{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670286577558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670286577567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 16:29:37 2022 " "Processing started: Mon Dec 05 16:29:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670286577567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286577567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286577567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670286578490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670286578490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/qsyssystem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/qsyssystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem " "Found entity 1: QsysSystem" {  } { { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QsysSystem/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QsysSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_avalon_st_adapter " "Found entity 1: QsysSystem_avalon_st_adapter" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_avalon_st_adapter_channel_adapter_0 " "Found entity 1: QsysSystem_avalon_st_adapter_channel_adapter_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_irq_mapper " "Found entity 1: QsysSystem_irq_mapper" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_irq_mapper.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0 " "Found entity 1: QsysSystem_mm_interconnect_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: QsysSystem_mm_interconnect_0_avalon_st_adapter_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: QsysSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_avalon_st_adapter " "Found entity 1: QsysSystem_mm_interconnect_0_avalon_st_adapter" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_mux_002 " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_mux_002" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588740 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_mux_001 " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_mux_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_mux " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_mux" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_demux_006 " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_demux_006" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_demux_002 " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_demux_002" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_demux_001 " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_demux_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_rsp_demux " "Found entity 1: QsysSystem_mm_interconnect_0_rsp_demux" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_mux_006 " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_mux_006" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_mux_002 " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_mux_002" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_mux_001 " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_mux_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_mux " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_mux" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_demux_002 " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_demux_002" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_demux_001 " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_demux_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_cmd_demux " "Found entity 1: QsysSystem_mm_interconnect_0_cmd_demux" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588905 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588905 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588905 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588905 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286588926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "QsysSystem/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286588946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "QsysSystem/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "QsysSystem/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "QsysSystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QsysSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588992 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QsysSystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286588998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286588998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_009_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_009_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588998 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router_009 " "Found entity 2: QsysSystem_mm_interconnect_0_router_009" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_009.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286588998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286588998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_005_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_005_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589001 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router_005 " "Found entity 2: QsysSystem_mm_interconnect_0_router_005" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_005.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_004_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_004_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589003 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router_004 " "Found entity 2: QsysSystem_mm_interconnect_0_router_004" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_004.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_003_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_003_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589007 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router_003 " "Found entity 2: QsysSystem_mm_interconnect_0_router_003" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_002_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_002_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589017 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router_002 " "Found entity 2: QsysSystem_mm_interconnect_0_router_002" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_001_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_001_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589030 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router_001 " "Found entity 2: QsysSystem_mm_interconnect_0_router_001" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysSystem_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysSystem_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at QsysSystem_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670286589033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_mm_interconnect_0_router_default_decode " "Found entity 1: QsysSystem_mm_interconnect_0_router_default_decode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589034 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_mm_interconnect_0_router " "Found entity 2: QsysSystem_mm_interconnect_0_router" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "QsysSystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_video_vga_controller_0 " "Found entity 1: QsysSystem_video_vga_controller_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_vga_controller_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589105 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1670286589113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_video_scaler_0 " "Found entity 1: QsysSystem_video_scaler_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_video_rgb_resampler_0 " "Found entity 1: QsysSystem_video_rgb_resampler_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_rgb_resampler_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_video_pll_0 " "Found entity 1: QsysSystem_video_pll_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pll_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "QsysSystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_video_pixel_buffer_dma_0 " "Found entity 1: QsysSystem_video_pixel_buffer_dma_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_video_dual_clock_buffer_0 " "Found entity 1: QsysSystem_video_dual_clock_buffer_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_timer_0 " "Found entity 1: QsysSystem_timer_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_timer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_sram_0 " "Found entity 1: QsysSystem_sram_0" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_sram_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Switches " "Found entity 1: QsysSystem_Switches" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Switches.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_sevseg4msb.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_sevseg4msb.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_SevSeg4MSB " "Found entity 1: QsysSystem_SevSeg4MSB" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SevSeg4MSB.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SevSeg4MSB.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_SYSID " "Found entity 1: QsysSystem_SYSID" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SYSID.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SYSID.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_SDRAM_input_efifo_module " "Found entity 1: QsysSystem_SDRAM_input_efifo_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589196 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_SDRAM " "Found entity 2: QsysSystem_SDRAM" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_red_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_red_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_RED_LEDs " "Found entity 1: QsysSystem_RED_LEDs" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_RED_LEDs.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_RED_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor.v 27 27 " "Found 27 design units, including 27 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_ic_data_module " "Found entity 1: QsysSystem_Processor_ic_data_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_Processor_ic_tag_module " "Found entity 2: QsysSystem_Processor_ic_tag_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "3 QsysSystem_Processor_bht_module " "Found entity 3: QsysSystem_Processor_bht_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "4 QsysSystem_Processor_register_bank_a_module " "Found entity 4: QsysSystem_Processor_register_bank_a_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "5 QsysSystem_Processor_register_bank_b_module " "Found entity 5: QsysSystem_Processor_register_bank_b_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "6 QsysSystem_Processor_dc_tag_module " "Found entity 6: QsysSystem_Processor_dc_tag_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "7 QsysSystem_Processor_dc_data_module " "Found entity 7: QsysSystem_Processor_dc_data_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "8 QsysSystem_Processor_dc_victim_module " "Found entity 8: QsysSystem_Processor_dc_victim_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "9 QsysSystem_Processor_nios2_oci_debug " "Found entity 9: QsysSystem_Processor_nios2_oci_debug" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "10 QsysSystem_Processor_ociram_sp_ram_module " "Found entity 10: QsysSystem_Processor_ociram_sp_ram_module" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "11 QsysSystem_Processor_nios2_ocimem " "Found entity 11: QsysSystem_Processor_nios2_ocimem" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "12 QsysSystem_Processor_nios2_avalon_reg " "Found entity 12: QsysSystem_Processor_nios2_avalon_reg" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "13 QsysSystem_Processor_nios2_oci_break " "Found entity 13: QsysSystem_Processor_nios2_oci_break" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "14 QsysSystem_Processor_nios2_oci_xbrk " "Found entity 14: QsysSystem_Processor_nios2_oci_xbrk" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "15 QsysSystem_Processor_nios2_oci_dbrk " "Found entity 15: QsysSystem_Processor_nios2_oci_dbrk" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "16 QsysSystem_Processor_nios2_oci_itrace " "Found entity 16: QsysSystem_Processor_nios2_oci_itrace" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "17 QsysSystem_Processor_nios2_oci_td_mode " "Found entity 17: QsysSystem_Processor_nios2_oci_td_mode" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "18 QsysSystem_Processor_nios2_oci_dtrace " "Found entity 18: QsysSystem_Processor_nios2_oci_dtrace" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "19 QsysSystem_Processor_nios2_oci_compute_input_tm_cnt " "Found entity 19: QsysSystem_Processor_nios2_oci_compute_input_tm_cnt" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "20 QsysSystem_Processor_nios2_oci_fifo_wrptr_inc " "Found entity 20: QsysSystem_Processor_nios2_oci_fifo_wrptr_inc" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "21 QsysSystem_Processor_nios2_oci_fifo_cnt_inc " "Found entity 21: QsysSystem_Processor_nios2_oci_fifo_cnt_inc" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "22 QsysSystem_Processor_nios2_oci_fifo " "Found entity 22: QsysSystem_Processor_nios2_oci_fifo" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "23 QsysSystem_Processor_nios2_oci_pib " "Found entity 23: QsysSystem_Processor_nios2_oci_pib" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "24 QsysSystem_Processor_nios2_oci_im " "Found entity 24: QsysSystem_Processor_nios2_oci_im" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "25 QsysSystem_Processor_nios2_performance_monitors " "Found entity 25: QsysSystem_Processor_nios2_performance_monitors" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "26 QsysSystem_Processor_nios2_oci " "Found entity 26: QsysSystem_Processor_nios2_oci" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""} { "Info" "ISGN_ENTITY_NAME" "27 QsysSystem_Processor " "Found entity 27: QsysSystem_Processor" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_jtag_debug_module_sysclk " "Found entity 1: QsysSystem_Processor_jtag_debug_module_sysclk" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_sysclk.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_jtag_debug_module_tck " "Found entity 1: QsysSystem_Processor_jtag_debug_module_tck" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_tck.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_jtag_debug_module_wrapper " "Found entity 1: QsysSystem_Processor_jtag_debug_module_wrapper" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_mult_cell " "Found entity 1: QsysSystem_Processor_mult_cell" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_oci_test_bench " "Found entity 1: QsysSystem_Processor_oci_test_bench" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_oci_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_processor_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_processor_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_Processor_test_bench " "Found entity 1: QsysSystem_Processor_test_bench" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_test_bench.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_on_chip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_on_chip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_On_Chip_Mem " "Found entity 1: QsysSystem_On_Chip_Mem" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_KEYS " "Found entity 1: QsysSystem_KEYS" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_KEYS.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_KEYS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_JTAG_UART_sim_scfifo_w " "Found entity 1: QsysSystem_JTAG_UART_sim_scfifo_w" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589944 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysSystem_JTAG_UART_scfifo_w " "Found entity 2: QsysSystem_JTAG_UART_scfifo_w" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589944 ""} { "Info" "ISGN_ENTITY_NAME" "3 QsysSystem_JTAG_UART_sim_scfifo_r " "Found entity 3: QsysSystem_JTAG_UART_sim_scfifo_r" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589944 ""} { "Info" "ISGN_ENTITY_NAME" "4 QsysSystem_JTAG_UART_scfifo_r " "Found entity 4: QsysSystem_JTAG_UART_scfifo_r" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589944 ""} { "Info" "ISGN_ENTITY_NAME" "5 QsysSystem_JTAG_UART " "Found entity 5: QsysSystem_JTAG_UART" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_green_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_green_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_GREEN_LEDs " "Found entity 1: QsysSystem_GREEN_LEDs" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_GREEN_LEDs.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_GREEN_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/qsyssystem_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/qsyssystem_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysSystem_CLK " "Found entity 1: QsysSystem_CLK" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_CLK.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_CLK.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286589956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286589956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590339 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590346 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590353 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590360 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590367 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590373 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590380 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590383 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590386 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyssystem/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsyssystem/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590399 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286590399 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FinalProjTopLev.v " "Can't analyze file -- file FinalProjTopLev.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1670286590402 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_Processor.v(2138) " "Verilog HDL or VHDL warning at QsysSystem_Processor.v(2138): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670286590429 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_Processor.v(2140) " "Verilog HDL or VHDL warning at QsysSystem_Processor.v(2140): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670286590429 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_Processor.v(2298) " "Verilog HDL or VHDL warning at QsysSystem_Processor.v(2298): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670286590430 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_Processor.v(3128) " "Verilog HDL or VHDL warning at QsysSystem_Processor.v(3128): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670286590432 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_SDRAM.v(318) " "Verilog HDL or VHDL warning at QsysSystem_SDRAM.v(318): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670286590439 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_SDRAM.v(328) " "Verilog HDL or VHDL warning at QsysSystem_SDRAM.v(328): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670286590439 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_SDRAM.v(338) " "Verilog HDL or VHDL warning at QsysSystem_SDRAM.v(338): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670286590439 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "QsysSystem_SDRAM.v(682) " "Verilog HDL or VHDL warning at QsysSystem_SDRAM.v(682): conditional expression evaluates to a constant" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670286590441 ""}
{ "Warning" "WSGN_SEARCH_FILE" "finalproject.v 1 1 " "Using design file finalproject.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286590620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670286590620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_LB_N finalproject.v(68) " "Verilog HDL Implicit Net warning at finalproject.v(68): created implicit net for \"SRAM_LB_N\"" {  } { { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670286590622 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sram_LB_N finalproject.v(30) " "Output port \"sram_LB_N\" at finalproject.v(30) has no driver" {  } { { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1670286590624 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem QsysSystem:Softcore " "Elaborating entity \"QsysSystem\" for hierarchy \"QsysSystem:Softcore\"" {  } { { "finalproject.v" "Softcore" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0 " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "altera_up_sd_card_avalon_interface_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286590988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591002 ""}  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286591002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_pr92.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286591043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286591043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"QsysSystem:Softcore\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591044 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/intelFPGA_lite/16.1/FinalProject/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/intelFPGA_lite/16.1/FinalProject/initial_data.mif -- setting all initial values to 0" {  } { { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1670286591047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_CLK QsysSystem:Softcore\|QsysSystem_CLK:clk " "Elaborating entity \"QsysSystem_CLK\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_CLK:clk\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "clk" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_CLK.v" "sys_pll" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_CLK.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591127 ""}  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286591127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286591169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286591169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_CLK.v" "reset_from_locked" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_CLK.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_GREEN_LEDs QsysSystem:Softcore\|QsysSystem_GREEN_LEDs:green_leds " "Elaborating entity \"QsysSystem_GREEN_LEDs\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_GREEN_LEDs:green_leds\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "green_leds" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_JTAG_UART QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart " "Elaborating entity \"QsysSystem_JTAG_UART\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "jtag_uart" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_JTAG_UART_scfifo_w QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w " "Elaborating entity \"QsysSystem_JTAG_UART_scfifo_w\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "the_QsysSystem_JTAG_UART_scfifo_w" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "wfifo" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591413 ""}  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286591413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286591457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286591457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286591476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286591476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286591495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286591495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286591541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286591541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286591595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286591595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286591642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286591642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_w:the_QsysSystem_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_JTAG_UART_scfifo_r QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_r:the_QsysSystem_JTAG_UART_scfifo_r " "Elaborating entity \"QsysSystem_JTAG_UART_scfifo_r\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|QsysSystem_JTAG_UART_scfifo_r:the_QsysSystem_JTAG_UART_scfifo_r\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "the_QsysSystem_JTAG_UART_scfifo_r" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "QsysSystem_JTAG_UART_alt_jtag_atlantic" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286591948 ""}  } { { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286591948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286591994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_JTAG_UART:jtag_uart\|alt_jtag_atlantic:QsysSystem_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_KEYS QsysSystem:Softcore\|QsysSystem_KEYS:keys " "Elaborating entity \"QsysSystem_KEYS\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_KEYS:keys\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "keys" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_On_Chip_Mem QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem " "Elaborating entity \"QsysSystem_On_Chip_Mem\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "on_chip_mem" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file QsysSystem_On_Chip_Mem.hex " "Parameter \"init_file\" = \"QsysSystem_On_Chip_Mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286592079 ""}  } { { "QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_On_Chip_Mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286592079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2h1 " "Found entity 1: altsyncram_v2h1" {  } { { "db/altsyncram_v2h1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_v2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286592125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286592125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2h1 QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_v2h1:auto_generated " "Elaborating entity \"altsyncram_v2h1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_On_Chip_Mem:on_chip_mem\|altsyncram:the_altsyncram\|altsyncram_v2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor QsysSystem:Softcore\|QsysSystem_Processor:processor " "Elaborating entity \"QsysSystem_Processor\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "processor" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_test_bench QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_test_bench:the_QsysSystem_Processor_test_bench " "Elaborating entity \"QsysSystem_Processor_test_bench\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_test_bench:the_QsysSystem_Processor_test_bench\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_test_bench" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 6149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_ic_data_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data " "Elaborating entity \"QsysSystem_Processor_ic_data_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_ic_data" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286592766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286592766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_data_module:QsysSystem_Processor_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_ic_tag_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag " "Elaborating entity \"QsysSystem_Processor_ic_tag_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_ic_tag" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41i1 " "Found entity 1: altsyncram_41i1" {  } { { "db/altsyncram_41i1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_41i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286592883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286592883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41i1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag\|altsyncram:the_altsyncram\|altsyncram_41i1:auto_generated " "Elaborating entity \"altsyncram_41i1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_ic_tag_module:QsysSystem_Processor_ic_tag\|altsyncram:the_altsyncram\|altsyncram_41i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_bht_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht " "Elaborating entity \"QsysSystem_Processor_bht_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_bht" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286592997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nkh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nkh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nkh1 " "Found entity 1: altsyncram_nkh1" {  } { { "db/altsyncram_nkh1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_nkh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286593061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286593061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nkh1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht\|altsyncram:the_altsyncram\|altsyncram_nkh1:auto_generated " "Elaborating entity \"altsyncram_nkh1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_bht_module:QsysSystem_Processor_bht\|altsyncram:the_altsyncram\|altsyncram_nkh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_register_bank_a_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a " "Elaborating entity \"QsysSystem_Processor_register_bank_a_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_register_bank_a" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2h1 " "Found entity 1: altsyncram_n2h1" {  } { { "db/altsyncram_n2h1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_n2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286593179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286593179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2h1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_n2h1:auto_generated " "Elaborating entity \"altsyncram_n2h1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_a_module:QsysSystem_Processor_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_n2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_register_bank_b_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b " "Elaborating entity \"QsysSystem_Processor_register_bank_b_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_register_bank_b" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2h1 " "Found entity 1: altsyncram_o2h1" {  } { { "db/altsyncram_o2h1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_o2h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286593374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286593374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o2h1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_o2h1:auto_generated " "Elaborating entity \"altsyncram_o2h1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_register_bank_b_module:QsysSystem_Processor_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_o2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_dc_tag_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag " "Elaborating entity \"QsysSystem_Processor_dc_tag_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_dc_tag" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 7959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79h1 " "Found entity 1: altsyncram_79h1" {  } { { "db/altsyncram_79h1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_79h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286593568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286593568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79h1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag\|altsyncram:the_altsyncram\|altsyncram_79h1:auto_generated " "Elaborating entity \"altsyncram_79h1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_tag_module:QsysSystem_Processor_dc_tag\|altsyncram:the_altsyncram\|altsyncram_79h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_dc_data_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data " "Elaborating entity \"QsysSystem_Processor_dc_data_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_dc_data" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 8016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_kpc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286593734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286593734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_data_module:QsysSystem_Processor_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_dc_victim_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim " "Elaborating entity \"QsysSystem_Processor_dc_victim_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_dc_victim" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 8146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286593852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286593852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_dc_victim_module:QsysSystem_Processor_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_mult_cell QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell " "Elaborating entity \"QsysSystem_Processor_mult_cell\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_mult_cell" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 9905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" "the_altmult_add_part_1" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286593954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286593954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286593957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" "the_altmult_add_part_2" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286594552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286594552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci " "Elaborating entity \"QsysSystem_Processor_nios2_oci\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 10194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_debug QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_debug:the_QsysSystem_Processor_nios2_oci_debug " "Elaborating entity \"QsysSystem_Processor_nios2_oci_debug\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_debug:the_QsysSystem_Processor_nios2_oci_debug\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_debug" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_debug:the_QsysSystem_Processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_debug:the_QsysSystem_Processor_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altera_std_synchronizer" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_ocimem QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem " "Elaborating entity \"QsysSystem_Processor_nios2_ocimem\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_ocimem" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286594984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_ociram_sp_ram_module QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram " "Elaborating entity \"QsysSystem_Processor_ociram_sp_ram_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_ociram_sp_ram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_altsyncram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1d91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1d91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1d91 " "Found entity 1: altsyncram_1d91" {  } { { "db/altsyncram_1d91.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_1d91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286595119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286595119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1d91 QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_1d91:auto_generated " "Elaborating entity \"altsyncram_1d91\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_ocimem:the_QsysSystem_Processor_nios2_ocimem\|QsysSystem_Processor_ociram_sp_ram_module:QsysSystem_Processor_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_1d91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_avalon_reg QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_avalon_reg:the_QsysSystem_Processor_nios2_avalon_reg " "Elaborating entity \"QsysSystem_Processor_nios2_avalon_reg\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_avalon_reg:the_QsysSystem_Processor_nios2_avalon_reg\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_avalon_reg" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_break QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_break:the_QsysSystem_Processor_nios2_oci_break " "Elaborating entity \"QsysSystem_Processor_nios2_oci_break\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_break:the_QsysSystem_Processor_nios2_oci_break\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_break" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_xbrk QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_xbrk:the_QsysSystem_Processor_nios2_oci_xbrk " "Elaborating entity \"QsysSystem_Processor_nios2_oci_xbrk\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_xbrk:the_QsysSystem_Processor_nios2_oci_xbrk\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_xbrk" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_dbrk QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dbrk:the_QsysSystem_Processor_nios2_oci_dbrk " "Elaborating entity \"QsysSystem_Processor_nios2_oci_dbrk\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dbrk:the_QsysSystem_Processor_nios2_oci_dbrk\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_dbrk" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_itrace QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_itrace:the_QsysSystem_Processor_nios2_oci_itrace " "Elaborating entity \"QsysSystem_Processor_nios2_oci_itrace\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_itrace:the_QsysSystem_Processor_nios2_oci_itrace\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_dtrace QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dtrace:the_QsysSystem_Processor_nios2_oci_dtrace " "Elaborating entity \"QsysSystem_Processor_nios2_oci_dtrace\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dtrace:the_QsysSystem_Processor_nios2_oci_dtrace\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_dtrace" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_td_mode QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dtrace:the_QsysSystem_Processor_nios2_oci_dtrace\|QsysSystem_Processor_nios2_oci_td_mode:QsysSystem_Processor_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"QsysSystem_Processor_nios2_oci_td_mode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_dtrace:the_QsysSystem_Processor_nios2_oci_dtrace\|QsysSystem_Processor_nios2_oci_td_mode:QsysSystem_Processor_nios2_oci_trc_ctrl_td_mode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "QsysSystem_Processor_nios2_oci_trc_ctrl_td_mode" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_fifo QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo " "Elaborating entity \"QsysSystem_Processor_nios2_oci_fifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_fifo" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_compute_input_tm_cnt QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_compute_input_tm_cnt:the_QsysSystem_Processor_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"QsysSystem_Processor_nios2_oci_compute_input_tm_cnt\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_compute_input_tm_cnt:the_QsysSystem_Processor_nios2_oci_compute_input_tm_cnt\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_compute_input_tm_cnt" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_fifo_wrptr_inc QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_fifo_wrptr_inc:the_QsysSystem_Processor_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"QsysSystem_Processor_nios2_oci_fifo_wrptr_inc\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_fifo_wrptr_inc:the_QsysSystem_Processor_nios2_oci_fifo_wrptr_inc\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_fifo_wrptr_inc" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_fifo_cnt_inc QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_fifo_cnt_inc:the_QsysSystem_Processor_nios2_oci_fifo_cnt_inc " "Elaborating entity \"QsysSystem_Processor_nios2_oci_fifo_cnt_inc\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_nios2_oci_fifo_cnt_inc:the_QsysSystem_Processor_nios2_oci_fifo_cnt_inc\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_fifo_cnt_inc" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_oci_test_bench QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_oci_test_bench:the_QsysSystem_Processor_oci_test_bench " "Elaborating entity \"QsysSystem_Processor_oci_test_bench\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_fifo:the_QsysSystem_Processor_nios2_oci_fifo\|QsysSystem_Processor_oci_test_bench:the_QsysSystem_Processor_oci_test_bench\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_oci_test_bench" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595767 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "QsysSystem_Processor_oci_test_bench " "Entity \"QsysSystem_Processor_oci_test_bench\" contains only dangling pins" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_oci_test_bench" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 2648 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1670286595768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_pib QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_pib:the_QsysSystem_Processor_nios2_oci_pib " "Elaborating entity \"QsysSystem_Processor_nios2_oci_pib\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_pib:the_QsysSystem_Processor_nios2_oci_pib\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_pib" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_nios2_oci_im QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_im:the_QsysSystem_Processor_nios2_oci_im " "Elaborating entity \"QsysSystem_Processor_nios2_oci_im\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_nios2_oci_im:the_QsysSystem_Processor_nios2_oci_im\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_im" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_jtag_debug_module_wrapper QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper " "Elaborating entity \"QsysSystem_Processor_jtag_debug_module_wrapper\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_jtag_debug_module_wrapper" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_jtag_debug_module_tck QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|QsysSystem_Processor_jtag_debug_module_tck:the_QsysSystem_Processor_jtag_debug_module_tck " "Elaborating entity \"QsysSystem_Processor_jtag_debug_module_tck\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|QsysSystem_Processor_jtag_debug_module_tck:the_QsysSystem_Processor_jtag_debug_module_tck\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" "the_QsysSystem_Processor_jtag_debug_module_tck" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Processor_jtag_debug_module_sysclk QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|QsysSystem_Processor_jtag_debug_module_sysclk:the_QsysSystem_Processor_jtag_debug_module_sysclk " "Elaborating entity \"QsysSystem_Processor_jtag_debug_module_sysclk\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|QsysSystem_Processor_jtag_debug_module_sysclk:the_QsysSystem_Processor_jtag_debug_module_sysclk\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" "the_QsysSystem_Processor_jtag_debug_module_sysclk" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" "QsysSystem_Processor_jtag_debug_module_phy" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286595978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci\|QsysSystem_Processor_jtag_debug_module_wrapper:the_QsysSystem_Processor_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:QsysSystem_Processor_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_RED_LEDs QsysSystem:Softcore\|QsysSystem_RED_LEDs:red_leds " "Elaborating entity \"QsysSystem_RED_LEDs\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_RED_LEDs:red_leds\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "red_leds" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_SDRAM QsysSystem:Softcore\|QsysSystem_SDRAM:sdram " "Elaborating entity \"QsysSystem_SDRAM\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_SDRAM:sdram\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "sdram" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_SDRAM_input_efifo_module QsysSystem:Softcore\|QsysSystem_SDRAM:sdram\|QsysSystem_SDRAM_input_efifo_module:the_QsysSystem_SDRAM_input_efifo_module " "Elaborating entity \"QsysSystem_SDRAM_input_efifo_module\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_SDRAM:sdram\|QsysSystem_SDRAM_input_efifo_module:the_QsysSystem_SDRAM_input_efifo_module\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "the_QsysSystem_SDRAM_input_efifo_module" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_SYSID QsysSystem:Softcore\|QsysSystem_SYSID:sysid " "Elaborating entity \"QsysSystem_SYSID\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_SYSID:sysid\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "sysid" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_SevSeg4MSB QsysSystem:Softcore\|QsysSystem_SevSeg4MSB:sevseg4msb " "Elaborating entity \"QsysSystem_SevSeg4MSB\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_SevSeg4MSB:sevseg4msb\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "sevseg4msb" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_Switches QsysSystem:Softcore\|QsysSystem_Switches:switches " "Elaborating entity \"QsysSystem_Switches\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_Switches:switches\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "switches" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_sram_0 QsysSystem:Softcore\|QsysSystem_sram_0:sram_0 " "Elaborating entity \"QsysSystem_sram_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_sram_0:sram_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "sram_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_timer_0 QsysSystem:Softcore\|QsysSystem_timer_0:timer_0 " "Elaborating entity \"QsysSystem_timer_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_timer_0:timer_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "timer_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_video_dual_clock_buffer_0 QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"QsysSystem_video_dual_clock_buffer_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "video_dual_clock_buffer_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286596698 ""}  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286596698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286596738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286596738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286596759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286596759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286596805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286596805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286596855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286596855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_j421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286596909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286596909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/alt_synch_pipe_g9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286596939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286596939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dffpipe_1v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286596956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286596956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/alt_synch_pipe_g9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286596978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286596978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286596979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/alt_synch_pipe_h9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dffpipe_2v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/alt_synch_pipe_h9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_video_pixel_buffer_dma_0 QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 " "Elaborating entity \"QsysSystem_video_pixel_buffer_dma_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "video_pixel_buffer_dma_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597135 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 QsysSystem_video_pixel_buffer_dma_0.v(237) " "Verilog HDL assignment warning at QsysSystem_video_pixel_buffer_dma_0.v(237): truncated value with size 32 to match size of target (16)" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286597137 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 QsysSystem_video_pixel_buffer_dma_0.v(238) " "Verilog HDL assignment warning at QsysSystem_video_pixel_buffer_dma_0.v(238): truncated value with size 32 to match size of target (16)" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286597137 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 QsysSystem_video_pixel_buffer_dma_0.v(243) " "Verilog HDL assignment warning at QsysSystem_video_pixel_buffer_dma_0.v(243): truncated value with size 32 to match size of target (8)" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286597137 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 QsysSystem_video_pixel_buffer_dma_0.v(244) " "Verilog HDL assignment warning at QsysSystem_video_pixel_buffer_dma_0.v(244): truncated value with size 32 to match size of target (8)" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286597137 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 QsysSystem_video_pixel_buffer_dma_0.v(324) " "Verilog HDL assignment warning at QsysSystem_video_pixel_buffer_dma_0.v(324): truncated value with size 32 to match size of target (9)" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286597138 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 QsysSystem_video_pixel_buffer_dma_0.v(338) " "Verilog HDL assignment warning at QsysSystem_video_pixel_buffer_dma_0.v(338): truncated value with size 32 to match size of target (8)" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286597139 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "Image_Buffer" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597307 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597315 ""}  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286597315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_p4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_es31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_p4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_ftb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_es31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_es31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_video_pll_0 QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0 " "Elaborating entity \"QsysSystem_video_pll_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "video_pll_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_pll_0.v" "video_pll" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pll_0.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597689 ""}  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286597689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_video_rgb_resampler_0 QsysSystem:Softcore\|QsysSystem_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"QsysSystem_video_rgb_resampler_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "video_rgb_resampler_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597748 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a QsysSystem_video_rgb_resampler_0.v(106) " "Verilog HDL or VHDL warning at QsysSystem_video_rgb_resampler_0.v(106): object \"a\" assigned a value but never read" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_rgb_resampler_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_rgb_resampler_0.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670286597749 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_video_scaler_0 QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0 " "Elaborating entity \"QsysSystem_video_scaler_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "video_scaler_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" "Multiply_Height" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597774 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(206) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(206): truncated value with size 32 to match size of target (9)" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286597775 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(218) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(218): truncated value with size 32 to match size of target (9)" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286597776 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(229) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(229): truncated value with size 32 to match size of target (1)" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286597776 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286597946 ""}  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286597946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_ci31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286597986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286597986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286597988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286598006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286598006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_ci31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286598059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286598059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cmpr_ms8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286598116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286598116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cntr_1ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286598169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286598169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cntr_ea7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286598221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286598221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/cntr_2ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286598271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286598271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" "Multiply_Width" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286598288 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286598289 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_video_vga_controller_0 QsysSystem:Softcore\|QsysSystem_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"QsysSystem_video_vga_controller_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_vga_controller_0:video_vga_controller_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "video_vga_controller_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing QsysSystem:Softcore\|QsysSystem_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_video_vga_controller_0.v" "VGA_Timing" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "QsysSystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286598323 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "QsysSystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286598323 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"QsysSystem_mm_interconnect_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_data_master_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_data_master_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:processor_instruction_master_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_instruction_master_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sram_0_avalon_sram_slave_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286598982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:processor_jtag_debug_module_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_jtag_debug_module_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:on_chip_mem_s1_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "on_chip_mem_s1_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 1966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:red_leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:red_leds_s1_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "red_leds_s1_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_data_master_agent\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_data_master_agent" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:processor_instruction_master_agent\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_instruction_master_agent" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sram_0_avalon_sram_slave_agent_rdata_fifo" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 3012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 3512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router:router " "Elaborating entity \"QsysSystem_mm_interconnect_0_router\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router:router\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router:router\|QsysSystem_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router:router\|QsysSystem_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_001:router_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_001_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_001:router_001\|QsysSystem_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_001_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_001:router_001\|QsysSystem_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_001.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_002 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_002\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_002:router_002\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router_002" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_002_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_002:router_002\|QsysSystem_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_002_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_002:router_002\|QsysSystem_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_002.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_003 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_003\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_003:router_003\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router_003" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_003_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_003:router_003\|QsysSystem_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_003_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_003:router_003\|QsysSystem_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_004 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_004\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_004:router_004\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router_004" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_004_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_004:router_004\|QsysSystem_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_004_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_004:router_004\|QsysSystem_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_005 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_005\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_005:router_005\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router_005" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_005_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_005:router_005\|QsysSystem_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_005_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_005:router_005\|QsysSystem_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_009 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_009\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_009:router_009\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "router_009" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 4922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_router_009_default_decode QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_009:router_009\|QsysSystem_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"QsysSystem_mm_interconnect_0_router_009_default_decode\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_router_009:router_009\|QsysSystem_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_limiter" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:processor_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:processor_data_master_limiter\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_data_master_limiter" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sram_0_avalon_sram_slave_burst_adapter" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_demux QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_demux\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_demux_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_demux_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_demux_002 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_demux_002\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_mux QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_mux\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286599981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_mux_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_mux_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_mux_002 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_mux_002\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_cmd_mux_006 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"QsysSystem_mm_interconnect_0_cmd_mux_006\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "cmd_mux_006" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_demux QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_demux\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_demux_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_demux_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_demux_002 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_demux_002\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_demux_006 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_demux_006\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_demux_006" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 5912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_mux QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_mux\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 6088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_mux_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_mux_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 6195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_001.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_rsp_mux_002 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"QsysSystem_mm_interconnect_0_rsp_mux_002\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 6236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_rsp_mux_002.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_video_pixel_buffer_dma_0_avalon_control_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_video_pixel_buffer_dma_0_avalon_control_slave_cmd_width_adapter\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_video_pixel_buffer_dma_0_avalon_control_slave_cmd_width_adapter" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 6302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600597 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670286600608 "|FinalProject|QsysSystem:Softcore|QsysSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_video_pixel_buffer_dma_0_avalon_control_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:processor_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:processor_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "processor_data_master_to_sram_0_avalon_sram_slave_cmd_width_adapter" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 6368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_pixel_buffer_dma_0_avalon_control_slave_to_video_pixel_buffer_dma_0_avalon_pixel_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_pixel_buffer_dma_0_avalon_control_slave_to_video_pixel_buffer_dma_0_avalon_pixel_dma_master_rsp_width_adapter\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_to_video_pixel_buffer_dma_0_avalon_pixel_dma_master_rsp_width_adapter" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 6434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_processor_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_processor_data_master_rsp_width_adapter\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "sram_0_avalon_sram_slave_to_processor_data_master_rsp_width_adapter" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 6500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600749 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670286600757 "|FinalProject|QsysSystem:Softcore|QsysSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_processor_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670286600758 "|FinalProject|QsysSystem:Softcore|QsysSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_processor_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "QsysSystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670286600758 "|FinalProject|QsysSystem:Softcore|QsysSystem_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_avalon_sram_slave_to_processor_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_avalon_st_adapter QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"QsysSystem_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 6529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QsysSystem_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_avalon_st_adapter_001 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"QsysSystem_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0.v" 6558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|QsysSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"QsysSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_mm_interconnect_0:mm_interconnect_0\|QsysSystem_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|QsysSystem_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_irq_mapper QsysSystem:Softcore\|QsysSystem_irq_mapper:irq_mapper " "Elaborating entity \"QsysSystem_irq_mapper\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_irq_mapper:irq_mapper\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "irq_mapper" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_avalon_st_adapter QsysSystem:Softcore\|QsysSystem_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"QsysSystem_avalon_st_adapter\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_avalon_st_adapter:avalon_st_adapter\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysSystem_avalon_st_adapter_channel_adapter_0 QsysSystem:Softcore\|QsysSystem_avalon_st_adapter:avalon_st_adapter\|QsysSystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"QsysSystem_avalon_st_adapter_channel_adapter_0\" for hierarchy \"QsysSystem:Softcore\|QsysSystem_avalon_st_adapter:avalon_st_adapter\|QsysSystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_avalon_st_adapter.v" "channel_adapter_0" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286600991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel QsysSystem_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at QsysSystem_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670286600992 "|FinalProject|QsysSystem:Softcore|QsysSystem_avalon_st_adapter:avalon_st_adapter|QsysSystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 QsysSystem_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at QsysSystem_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_avalon_st_adapter_channel_adapter_0.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1670286600992 "|FinalProject|QsysSystem:Softcore|QsysSystem_avalon_st_adapter:avalon_st_adapter|QsysSystem_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QsysSystem:Softcore\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QsysSystem:Softcore\|altera_reset_controller:rst_controller\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "rst_controller" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286601004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QsysSystem:Softcore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QsysSystem:Softcore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QsysSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286601018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QsysSystem:Softcore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QsysSystem:Softcore\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "QsysSystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286601029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QsysSystem:Softcore\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QsysSystem:Softcore\|altera_reset_controller:rst_controller_001\"" {  } { { "QsysSystem/synthesis/QsysSystem.v" "rst_controller_001" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286601039 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1670286603162 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_QsysSystem_Processor_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_QsysSystem_Processor_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "the_QsysSystem_Processor_nios2_oci_itrace" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 3584 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1670286603179 "|FinalProject|QsysSystem:Softcore|QsysSystem_Processor:processor|QsysSystem_Processor_nios2_oci:the_QsysSystem_Processor_nios2_oci|QsysSystem_Processor_nios2_oci_itrace:the_QsysSystem_Processor_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1670286603241 "|FinalProject|QsysSystem:Softcore|QsysSystem_CLK:clk|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "QsysSystem:Softcore\|video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"QsysSystem:Softcore\|video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "QsysSystem/synthesis/QsysSystem.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1670286603260 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1670286603260 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670286604122 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.05.16:30:08 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl " "2022.12.05.16:30:08 Progress: Loading sld40590b26/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286608431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286612026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286612238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286617295 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286617389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286617504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286617628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286617633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286617634 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670286618359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld40590b26/alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/ip/sld40590b26/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286618608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286618608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286618729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286618729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286618741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286618741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286618828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286618828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286618971 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286618971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286618971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/ip/sld40590b26/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286619036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286619036 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_j421.tdf" 70 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 155 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 429 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620571 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_j421.tdf" 100 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 155 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 429 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620571 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_j421.tdf" 130 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 155 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 429 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620571 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_j421.tdf" 400 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 155 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 429 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620571 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_j421.tdf" 430 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 155 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 429 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620571 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_j421.tdf" 700 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 155 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 429 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620571 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_j421.tdf" 730 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_dual_clock_buffer_0.v" 155 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 429 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620571 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670286620571 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670286620571 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_5tb1.tdf" 38 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" 177 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 489 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620580 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_5tb1.tdf" 68 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" 177 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 489 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620580 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_5tb1.tdf" 338 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" 177 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 489 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620580 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_5tb1.tdf" 368 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" 177 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 489 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620580 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_5tb1.tdf" 638 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" 177 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 489 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620580 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_5tb1.tdf" 668 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" 177 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 489 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620580 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_5tb1.tdf" 968 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_v931.tdf" 45 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_ci31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_scaler_0.v" 177 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 489 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620580 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\] " "Synthesized away node \"QsysSystem:Softcore\|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altsyncram_ftb1.tdf" 548 2 0 } } { "db/a_dpfifo_es31.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/a_dpfifo_es31.tdf" 46 2 0 } } { "db/scfifo_p4a1.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/scfifo_p4a1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pixel_buffer_dma_0.v" 396 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 451 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286620580 "|FinalProject|QsysSystem:Softcore|QsysSystem_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1670286620580 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1670286620580 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286628438 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670286628438 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670286628438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286628492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628493 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286628493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286628536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286628536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286628562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"QsysSystem:Softcore\|QsysSystem_Processor:processor\|QsysSystem_Processor_mult_cell:the_QsysSystem_Processor_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670286628562 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670286628562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670286628604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286628604 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1670286629832 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1670286629832 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1670286629895 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1670286629895 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1670286629895 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1670286629895 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1670286629895 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670286629916 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 356 -1 0 } } { "QsysSystem/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 352 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_SDRAM.v" 306 -1 0 } } { "QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "QsysSystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 398 -1 0 } } { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 6044 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 5631 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_JTAG_UART.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 6076 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 9304 -1 0 } } { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 90 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 1024 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_Processor.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_Processor.v" 6008 -1 0 } } { "QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 333 -1 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_timer_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670286630182 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670286630182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670286633592 "|FinalProject|sdram_wire_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sram_LB_N GND " "Pin \"sram_LB_N\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670286633592 "|FinalProject|sram_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_SYNC GND " "Pin \"vga_out_SYNC\" is stuck at GND" {  } { { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670286633592 "|FinalProject|vga_out_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670286633592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286634118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "253 " "253 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670286638555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286638934 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1670286639294 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1670286639294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286639491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/FinalProject/output_files/FinalProject.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/FinalProject/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286640645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670286643282 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670286643282 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"QsysSystem:Softcore\|QsysSystem_CLK:clk\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_CLK.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_CLK.v" 35 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 219 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1670286643629 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_pll_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pll_0.v" 34 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 458 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1670286643629 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"QsysSystem:Softcore\|QsysSystem_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "QsysSystem/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "QsysSystem/synthesis/submodules/QsysSystem_video_pll_0.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/submodules/QsysSystem_video_pll_0.v" 34 0 0 } } { "QsysSystem/synthesis/QsysSystem.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/QsysSystem/synthesis/QsysSystem.v" 458 0 0 } } { "finalproject.v" "" { Text "C:/intelFPGA_lite/16.1/FinalProject/finalproject.v" 81 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1670286643630 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9366 " "Implemented 9366 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670286644049 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670286644049 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "51 " "Implemented 51 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670286644049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8756 " "Implemented 8756 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670286644049 ""} { "Info" "ICUT_CUT_TM_RAMS" "355 " "Implemented 355 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670286644049 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670286644049 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1670286644049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670286644049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670286644172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 16:30:44 2022 " "Processing ended: Mon Dec 05 16:30:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670286644172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670286644172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670286644172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670286644172 ""}
