<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/Debounce.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/I2C_Core.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/I2C_Interface.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/I2C_Top_Level.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/Mux4to1.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/SSG_Driver.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/TOP_LEVEL.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/TSI.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/hex_to7segment.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/i2c_slave.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/led_controller.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/Chana/OneDrive/2018Fall_CSULB/CECS490B/Current_Project/Files/I2C_Project_10_24/tramelblaze_top.v&quot; into library work</arg>
</msg>

</messages>

