{
  "module_name": "mlxbf_gige_regs.h",
  "hash_id": "97a5bf3ddb1fbfd78bab88925d03110ccc18fe31a392f43eeac1b279dd7bb08a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/mellanox/mlxbf_gige/mlxbf_gige_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef __MLXBF_GIGE_REGS_H__\n#define __MLXBF_GIGE_REGS_H__\n\n#include <linux/bitfield.h>\n\n#define MLXBF_GIGE_VERSION                            0x0000\n#define MLXBF_GIGE_VERSION_BF2                        0x0\n#define MLXBF_GIGE_VERSION_BF3                        0x1\n#define MLXBF_GIGE_STATUS                             0x0010\n#define MLXBF_GIGE_STATUS_READY                       BIT(0)\n#define MLXBF_GIGE_INT_STATUS                         0x0028\n#define MLXBF_GIGE_INT_STATUS_RX_RECEIVE_PACKET       BIT(0)\n#define MLXBF_GIGE_INT_STATUS_RX_MAC_ERROR            BIT(1)\n#define MLXBF_GIGE_INT_STATUS_RX_TRN_ERROR            BIT(2)\n#define MLXBF_GIGE_INT_STATUS_SW_ACCESS_ERROR         BIT(3)\n#define MLXBF_GIGE_INT_STATUS_SW_CONFIG_ERROR         BIT(4)\n#define MLXBF_GIGE_INT_STATUS_TX_PI_CI_EXCEED_WQ_SIZE BIT(5)\n#define MLXBF_GIGE_INT_STATUS_TX_SMALL_FRAME_SIZE     BIT(6)\n#define MLXBF_GIGE_INT_STATUS_TX_CHECKSUM_INPUTS      BIT(7)\n#define MLXBF_GIGE_INT_STATUS_HW_ACCESS_ERROR         BIT(8)\n#define MLXBF_GIGE_INT_EN                             0x0030\n#define MLXBF_GIGE_INT_EN_RX_RECEIVE_PACKET           BIT(0)\n#define MLXBF_GIGE_INT_EN_RX_MAC_ERROR                BIT(1)\n#define MLXBF_GIGE_INT_EN_RX_TRN_ERROR                BIT(2)\n#define MLXBF_GIGE_INT_EN_SW_ACCESS_ERROR             BIT(3)\n#define MLXBF_GIGE_INT_EN_SW_CONFIG_ERROR             BIT(4)\n#define MLXBF_GIGE_INT_EN_TX_PI_CI_EXCEED_WQ_SIZE     BIT(5)\n#define MLXBF_GIGE_INT_EN_TX_SMALL_FRAME_SIZE         BIT(6)\n#define MLXBF_GIGE_INT_EN_TX_CHECKSUM_INPUTS          BIT(7)\n#define MLXBF_GIGE_INT_EN_HW_ACCESS_ERROR             BIT(8)\n#define MLXBF_GIGE_INT_MASK                           0x0038\n#define MLXBF_GIGE_INT_MASK_RX_RECEIVE_PACKET         BIT(0)\n#define MLXBF_GIGE_CONTROL                            0x0040\n#define MLXBF_GIGE_CONTROL_PORT_EN                    BIT(0)\n#define MLXBF_GIGE_CONTROL_MAC_ID_RANGE_EN            BIT(1)\n#define MLXBF_GIGE_CONTROL_EN_SPECIFIC_MAC            BIT(4)\n#define MLXBF_GIGE_CONTROL_CLEAN_PORT_EN              BIT(31)\n#define MLXBF_GIGE_RX_WQ_BASE                         0x0200\n#define MLXBF_GIGE_RX_WQE_SIZE_LOG2                   0x0208\n#define MLXBF_GIGE_RX_WQE_SIZE_LOG2_RESET_VAL         7\n#define MLXBF_GIGE_RX_CQ_BASE                         0x0210\n#define MLXBF_GIGE_TX_WQ_BASE                         0x0218\n#define MLXBF_GIGE_TX_WQ_SIZE_LOG2                    0x0220\n#define MLXBF_GIGE_TX_WQ_SIZE_LOG2_RESET_VAL          7\n#define MLXBF_GIGE_TX_CI_UPDATE_ADDRESS               0x0228\n#define MLXBF_GIGE_RX_WQE_PI                          0x0230\n#define MLXBF_GIGE_TX_PRODUCER_INDEX                  0x0238\n#define MLXBF_GIGE_RX_MAC_FILTER                      0x0240\n#define MLXBF_GIGE_RX_MAC_FILTER_STRIDE               0x0008\n#define MLXBF_GIGE_RX_DIN_DROP_COUNTER                0x0260\n#define MLXBF_GIGE_TX_CONSUMER_INDEX                  0x0310\n#define MLXBF_GIGE_TX_CONTROL                         0x0318\n#define MLXBF_GIGE_TX_CONTROL_GRACEFUL_STOP           BIT(0)\n#define MLXBF_GIGE_TX_STATUS                          0x0388\n#define MLXBF_GIGE_TX_STATUS_DATA_FIFO_FULL           BIT(1)\n#define MLXBF_GIGE_RX_MAC_FILTER_DMAC_RANGE_START     0x0520\n#define MLXBF_GIGE_RX_MAC_FILTER_DMAC_RANGE_END       0x0528\n#define MLXBF_GIGE_RX_MAC_FILTER_COUNT_DISC           0x0540\n#define MLXBF_GIGE_RX_MAC_FILTER_COUNT_DISC_EN        BIT(0)\n#define MLXBF_GIGE_RX_MAC_FILTER_COUNT_PASS           0x0548\n#define MLXBF_GIGE_RX_MAC_FILTER_COUNT_PASS_EN        BIT(0)\n#define MLXBF_GIGE_RX_PASS_COUNTER_ALL                0x0550\n#define MLXBF_GIGE_RX_DISC_COUNTER_ALL                0x0560\n#define MLXBF_GIGE_RX                                 0x0578\n#define MLXBF_GIGE_RX_STRIP_CRC_EN                    BIT(1)\n#define MLXBF_GIGE_RX_DMA                             0x0580\n#define MLXBF_GIGE_RX_DMA_EN                          BIT(0)\n#define MLXBF_GIGE_RX_CQE_PACKET_CI                   0x05b0\n#define MLXBF_GIGE_MAC_CFG                            0x05e8\n\n \n#define MLXBF_GIGE_MMIO_REG_SZ                        (MLXBF_GIGE_MAC_CFG + 8)\n\n#define MLXBF_GIGE_PLU_TX_REG0                        0x80\n#define MLXBF_GIGE_PLU_TX_IPG_SIZE_MASK               GENMASK(11, 0)\n#define MLXBF_GIGE_PLU_TX_SGMII_MODE_MASK             GENMASK(15, 14)\n\n#define MLXBF_GIGE_PLU_RX_REG0                        0x10\n#define MLXBF_GIGE_PLU_RX_SGMII_MODE_MASK             GENMASK(25, 24)\n\n#define MLXBF_GIGE_1G_SGMII_MODE                      0x0\n#define MLXBF_GIGE_10M_SGMII_MODE                     0x1\n#define MLXBF_GIGE_100M_SGMII_MODE                    0x2\n\n \n#define MLXBF_GIGE_1G_IPG_SIZE                        11\n#define MLXBF_GIGE_100M_IPG_SIZE                      119\n#define MLXBF_GIGE_10M_IPG_SIZE                       1199\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}