#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 19 11:34:39 2022
# Process ID: 27012
# Current directory: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15956 C:\Users\peter\Desktop\Elec Bsc\4th semester\SPRO4\Fifo_to_oled_v3\Oled_boyy\Oled_boyy.xpr
# Log file: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/vivado.log
# Journal file: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/ProgramData/Xillinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
ERROR: [VRFC 10-3354] formal port 'data_out' of mode out cannot be associated with actual port 'fifo_to_oled' of mode buffer [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:157]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:26]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mejn'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.pmod_adc [pmod_adc_default]
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_debouncer [signal_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.dit_dah [dit_dah_default]
Compiling architecture behavioral of entity xil_defaultlib.v2 [v2_default]
Compiling architecture behavioral of entity xil_defaultlib.translation_interface [translation_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection [fifo_oled_connection_default]
Compiling architecture behavioral of entity xil_defaultlib.mejn
Built simulation snapshot mejn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 972.480 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 972.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
ERROR: [VRFC 10-2935] 'fifo_to_oled' is already declared in this region [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:83]
ERROR: [VRFC 10-3354] formal port 'data_out' of mode out cannot be associated with actual port 'fifo_to_oled' of mode buffer [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:157]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:26]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mejn'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3354] formal port 'fifo_to_oled' of mode inout cannot be associated with actual port 'fifo_to_oled' of mode buffer [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:67]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit mejn in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 972.480 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mejn'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.pmod_adc [pmod_adc_default]
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_debouncer [signal_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.dit_dah [dit_dah_default]
Compiling architecture behavioral of entity xil_defaultlib.v2 [v2_default]
Compiling architecture behavioral of entity xil_defaultlib.translation_interface [translation_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection [fifo_oled_connection_default]
Compiling architecture behavioral of entity xil_defaultlib.mejn
Built simulation snapshot mejn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 972.480 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 972.480 ; gain = 0.000
add_force {/mejn/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/mejn/b_s} -radix hex {1 0ns} -cancel_after 1s
add_force {/mejn/input_to_fifo} -radix ascii {I 0ns} -cancel_after 10ns
run 500 ns
run 50 ms
run: Time (s): cpu = 00:00:37 ; elapsed = 00:01:14 . Memory (MB): peak = 972.480 ; gain = 0.000
run 50 ms
run: Time (s): cpu = 00:00:37 ; elapsed = 00:01:13 . Memory (MB): peak = 972.480 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 972.480 ; gain = 0.000
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/mejn/input_to_fifo} -radix hex {0 0ns}
run 50 ns
add_force {/mejn/input_to_fifo} -radix hex {1 0ns}
run 10 ns
run 10 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 972.480 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 972.480 ; gain = 0.000
add_force {/mejn/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run 10 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 972.480 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 972.480 ; gain = 0.000
remove_forces { {/mejn/input_to_fifo} }
run 10 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 972.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 972.480 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 972.480 ; gain = 0.000
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
add_force {/mejn/input_to_fifo} -radix hex {1 0ns}
run 10 ns
add_force {/mejn/input_to_fifo} -radix hex {0 0ns}
run 10 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 972.480 ; gain = 0.000
add_force {/mejn/input_to_fifo} -radix ascii {R 0ns} -cancel_after 10ns
run 10 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 972.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'translation_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mejn'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.pmod_adc [pmod_adc_default]
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_debouncer [signal_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.dit_dah [dit_dah_default]
Compiling architecture behavioral of entity xil_defaultlib.v2 [v2_default]
Compiling architecture behavioral of entity xil_defaultlib.translation_interface [translation_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection [fifo_oled_connection_default]
Compiling architecture behavioral of entity xil_defaultlib.mejn
Built simulation snapshot mejn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 972.480 ; gain = 0.000
add_force {/mejn/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/mejn/input_to_fifo} -radix ascii {P 50ns} -cancel_after 60ns
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 972.480 ; gain = 0.000
add_force {/mejn/input_to_fifo} -radix ascii {L 0ns} -cancel_after 10ns
run 10 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 972.480 ; gain = 0.000
add_force {/mejn/input_to_fifo} -radix ascii {O 0ns} -cancel_after 10ns
run 10 ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 972.480 ; gain = 0.000
set_property top fifo_oled_connection [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 972.480 ; gain = 0.000
add_force {/fifo_oled_connection/clkC} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/inputC} -radix ascii {A 0ns} -cancel_after 10ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/fifo_oled_connection/clkC} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection
Built simulation snapshot fifo_oled_connection_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/fifo_oled_connection/clkC} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/inputC} -radix ascii {R 0ns} -cancel_after 10ns
run 20 ns
run 10 ms
add_force {/fifo_oled_connection/inputC} -radix ascii {D 0ns} -cancel_after 10ns
run 10 ms
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fifo_oled_connection' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj fifo_oled_connection_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fifo_oled_connection_behav xil_defaultlib.fifo_oled_connection -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fifo_oled_connection_behav -key {Behavioral:sim_1:Functional:fifo_oled_connection} -tclbatch {fifo_oled_connection.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fifo_oled_connection.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fifo_oled_connection_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
run 10 ns
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
run 10 ns
add_force {/fifo_oled_connection/inputC} -radix hex {0 0ns}
run 10 ms
add_force {/fifo_oled_connection/inputC} -radix hex {5 0ns}
run 10 ns
add_force {/fifo_oled_connection/inputC} -radix hex {0 0ns}
run 10 ns
run 10 s
add_force {/fifo_oled_connection/inputC} -radix ascii {T 0ns} -cancel_after 10ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/fifo_oled_connection/inputC} -radix bin {01001110 0ns} -cancel_after 10ns
run 5 ms
add_force {/fifo_oled_connection/inputC} -radix bin {01001111 0ns}
add_force {/fifo_oled_connection/inputC} -radix bin {01001111 0ns}
run 5 ms
add_force {/fifo_oled_connection/inputC} -radix bin {01010100 0ns} -cancel_after 10ns
add_force {/fifo_oled_connection/inputC} -radix hex {01010100 20ns} -cancel_after 10ns
ERROR: [Simtcl 6-124] Cancel time must be strictly greater than start time
add_force {/fifo_oled_connection/inputC} -radix hex {01010100 20ns} -cancel_after 30ns
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '01010100': Object size 8 does not match size of given value 01010100.
add_force {/fifo_oled_connection/inputC} -radix bin {01010100 20ns} -cancel_after 30ns
run 5 ms
add_force {/fifo_oled_connection/inputC} -radix ascii {R 0ns} -cancel_after 10ns
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top mejn [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.pmod_adc [pmod_adc_default]
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_debouncer [signal_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.dit_dah [dit_dah_default]
Compiling architecture behavioral of entity xil_defaultlib.v2 [v2_default]
Compiling architecture behavioral of entity xil_defaultlib.translation_interface [translation_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection [fifo_oled_connection_default]
Compiling architecture behavioral of entity xil_defaultlib.mejn
Built simulation snapshot mejn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/mejn/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/mejn/input_to_fifo} -radix ascii {A 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix ascii {F 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix bin {01010100 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix ascii {T 0ns} -cancel_after 1ms
run 5 ms
add_force {/mejn/input_to_fifo} -radix ascii {R 0ns} -cancel_after 20ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix ascii {H 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/mejn/input_to_fifo} -radix ascii {F 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix ascii {G 0ns}
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo_oled_connection'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pulse_stable_conversion'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'translation_interface'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.pmod_adc [pmod_adc_default]
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_debouncer [signal_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.dit_dah [dit_dah_default]
Compiling architecture behavioral of entity xil_defaultlib.v2 [v2_default]
Compiling architecture behavioral of entity xil_defaultlib.translation_interface [translation_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection [fifo_oled_connection_default]
Compiling architecture behavioral of entity xil_defaultlib.mejn
Built simulation snapshot mejn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/mejn/input_to_fifo} -radix ascii {A 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix bin {01010000 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix bin {00100000 0ns} -cancel_after 10ns
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'translation_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mejn'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.pmod_adc [pmod_adc_default]
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_debouncer [signal_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.dit_dah [dit_dah_default]
Compiling architecture behavioral of entity xil_defaultlib.v2 [v2_default]
Compiling architecture behavioral of entity xil_defaultlib.translation_interface [translation_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection [fifo_oled_connection_default]
Compiling architecture behavioral of entity xil_defaultlib.mejn
Built simulation snapshot mejn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/mejn/b_s} -radix hex {1 0ns} -cancel_after 1s
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 80ms
run 441 ms
run: Time (s): cpu = 00:01:13 ; elapsed = 00:03:32 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 1ms
run 1 ms
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 300ms
run 660 ms
run: Time (s): cpu = 00:01:42 ; elapsed = 00:05:20 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 1ms
run 1 ms
add_force {/mejn/b_s} -radix hex {1 0ns}
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 300ms
run 661 ms
run: Time (s): cpu = 00:01:52 ; elapsed = 00:05:23 . Memory (MB): peak = 1148.449 ; gain = 0.000
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 1ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: mejn
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1434.164 ; gain = 180.352
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mejn' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:54]
INFO: [Synth 8-3491] module 'translation_interface' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:13' bound to instance 'ti' of component 'translation_interface' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:91]
INFO: [Synth 8-638] synthesizing module 'translation_interface' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:30]
INFO: [Synth 8-3491] module 'dit_dah' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:37' bound to instance 'dit_in' of component 'dit_dah' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:61]
INFO: [Synth 8-638] synthesizing module 'dit_dah' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:48]
INFO: [Synth 8-3491] module 'pmod_adc' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:5' bound to instance 'pmod_adc1' of component 'pmod_adc' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:85]
INFO: [Synth 8-638] synthesizing module 'pmod_adc' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:15]
WARNING: [Synth 8-614] signal 'sequncer_shift_reg' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pmod_adc' (1#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:15]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:34' bound to instance 'debouncer1' of component 'debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:86]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'FF' (2#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'signal_debouncer' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:34' bound to instance 'signal_debouncer1' of component 'signal_debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:87]
INFO: [Synth 8-638] synthesizing module 'signal_debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:57]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'signal_debouncer' (4#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:41]
WARNING: [Synth 8-614] signal 'flag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:88]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:88]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:88]
WARNING: [Synth 8-614] signal 'flag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'dit_dah' (5#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:48]
INFO: [Synth 8-3491] module 'v2' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd:35' bound to instance 'dit' of component 'v2' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:62]
INFO: [Synth 8-638] synthesizing module 'v2' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'v2' (6#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'translation_interface' (7#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:30]
INFO: [Synth 8-3491] module 'fifo_oled_connection' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:28' bound to instance 'fifo_oled' of component 'fifo_oled_connection' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:92]
INFO: [Synth 8-638] synthesizing module 'fifo_oled_connection' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:45]
INFO: [Synth 8-3491] module 'task1' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_reset' of component 'task1' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:133]
INFO: [Synth 8-638] synthesizing module 'task1' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:57]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'task1' (8#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'timer_variable' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:13' bound to instance 'slowclk' of component 'timer_variable' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:151]
INFO: [Synth 8-638] synthesizing module 'timer_variable' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:22]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'timer_variable' (9#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:22]
INFO: [Synth 8-3491] module 'oled_ctrl' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:13' bound to instance 'oled' of component 'oled_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:159]
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'task1' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'print' of component 'task1' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:85]
INFO: [Synth 8-3491] module 'oled_init' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:12' bound to instance 'Initialize' of component 'oled_init' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:87]
INFO: [Synth 8-638] synthesizing module 'oled_init' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:91]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (10#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:99]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (11#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (12#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'oled_ex' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:13' bound to instance 'Example' of component 'oled_ex' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:98]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:173]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:182]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:189]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (13#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (14#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-226] default block is never used [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (15#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'fifo_w_signal_control' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:9' bound to instance 'fifo' of component 'fifo_w_signal_control' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:174]
INFO: [Synth 8-638] synthesizing module 'fifo_w_signal_control' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:26]
INFO: [Synth 8-3491] module 'ram_8by32' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:16' bound to instance 'ram' of component 'ram_8by32' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:65]
INFO: [Synth 8-638] synthesizing module 'ram_8by32' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:35]
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'enable_in' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:37]
WARNING: [Synth 8-614] signal 'enable_out' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ram_8by32' (16#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:35]
WARNING: [Synth 8-614] signal 'inputflag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:70]
WARNING: [Synth 8-614] signal 'enable_input' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:70]
WARNING: [Synth 8-614] signal 'inputflag2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:70]
WARNING: [Synth 8-614] signal 'outputflag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:123]
WARNING: [Synth 8-614] signal 'enable_output' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:123]
WARNING: [Synth 8-614] signal 'outputflag2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'fifo_w_signal_control' (17#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:26]
INFO: [Synth 8-3491] module 'pulse_stable_conversion' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd:27' bound to instance 'component_input' of component 'pulse_stable_conversion' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:187]
INFO: [Synth 8-638] synthesizing module 'pulse_stable_conversion' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'pulse_stable_conversion' (18#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fifo_oled_connection' (19#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mejn' (20#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:54]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[31]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[30]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[29]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[28]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[27]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[26]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[25]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[24]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[23]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[22]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[21]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[20]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[19]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[18]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[17]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[16]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[15]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[14]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[13]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[12]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[11]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[10]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[9]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[8]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[7]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[6]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[5]
WARNING: [Synth 8-3331] design ascii_rom has unconnected port addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1508.320 ; gain = 254.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1508.469 ; gain = 254.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1508.469 ; gain = 254.656
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1647.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1704.309 ; gain = 450.496
75 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1704.309 ; gain = 555.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mejn' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj mejn_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'translation_interface'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mejn'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
"xelab -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/ProgramData/Xillinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b7d505108c7c409cac91a51598e1b5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mejn_behav xil_defaultlib.mejn -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mem_pkg
Compiling architecture behavioral of entity xil_defaultlib.pmod_adc [pmod_adc_default]
Compiling architecture behavioral of entity xil_defaultlib.FF [ff_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.signal_debouncer [signal_debouncer_default]
Compiling architecture behavioral of entity xil_defaultlib.dit_dah [dit_dah_default]
Compiling architecture behavioral of entity xil_defaultlib.v2 [v2_default]
Compiling architecture behavioral of entity xil_defaultlib.translation_interface [translation_interface_default]
Compiling architecture behavioral of entity xil_defaultlib.task1 [task1_default]
Compiling architecture behavioral of entity xil_defaultlib.timer_variable [timer_variable_default]
Compiling architecture behavioral of entity xil_defaultlib.spi_ctrl [spi_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.delay [delay_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_init [oled_init_default]
Compiling architecture behavioral of entity xil_defaultlib.ascii_rom [ascii_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ex [oled_ex_default]
Compiling architecture behavioral of entity xil_defaultlib.oled_ctrl [oled_ctrl_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_8by32 [ram_8by32_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_w_signal_control [fifo_w_signal_control_default]
Compiling architecture behavioral of entity xil_defaultlib.pulse_stable_conversion [pulse_stable_conversion_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo_oled_connection [fifo_oled_connection_default]
Compiling architecture behavioral of entity xil_defaultlib.mejn
Built simulation snapshot mejn_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mejn_behav -key {Behavioral:sim_1:Functional:mejn} -tclbatch {mejn.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source mejn.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mejn_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1733.387 ; gain = 29.078
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1755.332 ; gain = 18.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mejn' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:54]
INFO: [Synth 8-3491] module 'translation_interface' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:13' bound to instance 'ti' of component 'translation_interface' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:91]
INFO: [Synth 8-638] synthesizing module 'translation_interface' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:30]
INFO: [Synth 8-3491] module 'dit_dah' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:37' bound to instance 'dit_in' of component 'dit_dah' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:61]
INFO: [Synth 8-638] synthesizing module 'dit_dah' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:48]
INFO: [Synth 8-3491] module 'pmod_adc' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:5' bound to instance 'pmod_adc1' of component 'pmod_adc' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:85]
INFO: [Synth 8-638] synthesizing module 'pmod_adc' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:15]
WARNING: [Synth 8-614] signal 'sequncer_shift_reg' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pmod_adc' (1#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:15]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:34' bound to instance 'debouncer1' of component 'debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:86]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'FF' (2#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'signal_debouncer' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:34' bound to instance 'signal_debouncer1' of component 'signal_debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:87]
INFO: [Synth 8-638] synthesizing module 'signal_debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:57]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'signal_debouncer' (4#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:41]
WARNING: [Synth 8-614] signal 'flag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:88]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:88]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:88]
WARNING: [Synth 8-614] signal 'flag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'dit_dah' (5#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:48]
INFO: [Synth 8-3491] module 'v2' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd:35' bound to instance 'dit' of component 'v2' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:62]
INFO: [Synth 8-638] synthesizing module 'v2' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'v2' (6#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'translation_interface' (7#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:30]
INFO: [Synth 8-3491] module 'fifo_oled_connection' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:28' bound to instance 'fifo_oled' of component 'fifo_oled_connection' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:92]
INFO: [Synth 8-638] synthesizing module 'fifo_oled_connection' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:45]
INFO: [Synth 8-3491] module 'task1' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_reset' of component 'task1' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:133]
INFO: [Synth 8-638] synthesizing module 'task1' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:57]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'task1' (8#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'timer_variable' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:13' bound to instance 'slowclk' of component 'timer_variable' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:151]
INFO: [Synth 8-638] synthesizing module 'timer_variable' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:22]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'timer_variable' (9#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:22]
INFO: [Synth 8-3491] module 'oled_ctrl' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:13' bound to instance 'oled' of component 'oled_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:159]
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'task1' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'print' of component 'task1' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:85]
INFO: [Synth 8-3491] module 'oled_init' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:12' bound to instance 'Initialize' of component 'oled_init' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:87]
INFO: [Synth 8-638] synthesizing module 'oled_init' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:91]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (10#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:99]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (11#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (12#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'oled_ex' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:13' bound to instance 'Example' of component 'oled_ex' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:98]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:173]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:182]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:189]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (13#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (14#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-226] default block is never used [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (15#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'fifo_w_signal_control' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:9' bound to instance 'fifo' of component 'fifo_w_signal_control' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:174]
INFO: [Synth 8-638] synthesizing module 'fifo_w_signal_control' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:26]
INFO: [Synth 8-3491] module 'ram_8by32' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:16' bound to instance 'ram' of component 'ram_8by32' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:65]
INFO: [Synth 8-638] synthesizing module 'ram_8by32' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:35]
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'enable_in' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:37]
WARNING: [Synth 8-614] signal 'enable_out' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ram_8by32' (16#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:35]
WARNING: [Synth 8-614] signal 'inputflag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:70]
WARNING: [Synth 8-614] signal 'enable_input' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:70]
WARNING: [Synth 8-614] signal 'inputflag2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:70]
WARNING: [Synth 8-614] signal 'outputflag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:123]
WARNING: [Synth 8-614] signal 'enable_output' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:123]
WARNING: [Synth 8-614] signal 'outputflag2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'fifo_w_signal_control' (17#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:26]
INFO: [Synth 8-3491] module 'pulse_stable_conversion' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd:27' bound to instance 'component_input' of component 'pulse_stable_conversion' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:187]
INFO: [Synth 8-638] synthesizing module 'pulse_stable_conversion' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'pulse_stable_conversion' (18#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fifo_oled_connection' (19#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mejn' (20#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:54]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[31]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[30]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[29]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[28]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[27]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[26]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[25]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[24]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[23]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[22]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[21]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[20]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[19]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[18]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[17]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[16]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[15]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[14]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[13]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[12]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[11]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[10]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[9]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[8]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[7]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[6]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[5]
WARNING: [Synth 8-3331] design ascii_rom has unconnected port addr[10]
WARNING: [Synth 8-3331] design mejn has unconnected port inp
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1796.141 ; gain = 59.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1818.965 ; gain = 82.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1818.965 ; gain = 82.219
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1891.215 ; gain = 154.469
place_ports {pin_adc[1]} AA9
place_ports {pin_adc[0]} Y11
place_ports adc_d1 Y10
place_ports b_s R16
place_ports c_btn T18
place_ports c_led T22
place_ports clk Y9
place_ports oled_dc U10
place_ports oled_res U9
set_property package_pin "" [get_ports [list  oled_sclk]]
place_ports oled_sclk AB12
place_ports oled_sdin AA12
place_ports oled_vbat U11
place_ports oled_vdd U12
set_property package_pin "" [get_ports [list  rst]]
place_ports rst P16
set_property IOSTANDARD LVCMOS33 [get_ports [list {pin_adc[1]} {pin_adc[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list adc_d1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list b_s]]
set_property IOSTANDARD LVCMOS33 [get_ports [list c_btn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list c_led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_dc]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_res]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_sclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_sdin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_vbat]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_vdd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
close [ open {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Mejn_const.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Mejn_const.xdc}}
set_property target_constrs_file {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Mejn_const.xdc} [current_fileset -constrset]
save_constraints -force
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1891.215 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mejn' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:54]
INFO: [Synth 8-3491] module 'translation_interface' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:13' bound to instance 'ti' of component 'translation_interface' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:91]
INFO: [Synth 8-638] synthesizing module 'translation_interface' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:30]
INFO: [Synth 8-3491] module 'dit_dah' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:37' bound to instance 'dit_in' of component 'dit_dah' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:61]
INFO: [Synth 8-638] synthesizing module 'dit_dah' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:48]
INFO: [Synth 8-3491] module 'pmod_adc' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:5' bound to instance 'pmod_adc1' of component 'pmod_adc' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:85]
INFO: [Synth 8-638] synthesizing module 'pmod_adc' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:15]
WARNING: [Synth 8-614] signal 'sequncer_shift_reg' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'pmod_adc' (1#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/pmod_adc.vhd:15]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:34' bound to instance 'debouncer1' of component 'debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:86]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'FF' (2#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:32]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'signal_debouncer' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:34' bound to instance 'signal_debouncer1' of component 'signal_debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:87]
INFO: [Synth 8-638] synthesizing module 'signal_debouncer' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:57]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'signal_debouncer' (4#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/signal_debouncer.vhd:41]
WARNING: [Synth 8-614] signal 'flag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:88]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:88]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:88]
WARNING: [Synth 8-614] signal 'flag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'dit_dah' (5#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/SPRO4/dit_dah.vhd:48]
INFO: [Synth 8-3491] module 'v2' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd:35' bound to instance 'dit' of component 'v2' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:62]
INFO: [Synth 8-638] synthesizing module 'v2' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'v2' (6#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/new/v2.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'translation_interface' (7#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/sources_1/imports/new/translation_interface.vhd:30]
INFO: [Synth 8-3491] module 'fifo_oled_connection' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:28' bound to instance 'fifo_oled' of component 'fifo_oled_connection' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:92]
INFO: [Synth 8-638] synthesizing module 'fifo_oled_connection' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:45]
INFO: [Synth 8-3491] module 'task1' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'db_reset' of component 'task1' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:133]
INFO: [Synth 8-638] synthesizing module 'task1' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF1' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:57]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF2' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:58]
INFO: [Synth 8-3491] module 'FF' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/FF.vhd:25' bound to instance 'FF3' of component 'FF' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:59]
WARNING: [Synth 8-614] signal 'Q1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'Q2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'c1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
WARNING: [Synth 8-614] signal 'count1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'task1' (8#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:41]
INFO: [Synth 8-3491] module 'timer_variable' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:13' bound to instance 'slowclk' of component 'timer_variable' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:151]
INFO: [Synth 8-638] synthesizing module 'timer_variable' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:22]
WARNING: [Synth 8-614] signal 'enable' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'timer_variable' (9#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/timer_variable.vhd:22]
INFO: [Synth 8-3491] module 'oled_ctrl' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:13' bound to instance 'oled' of component 'oled_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:159]
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'task1' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Downloads/debouncer.vhd:34' bound to instance 'print' of component 'task1' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:85]
INFO: [Synth 8-3491] module 'oled_init' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:12' bound to instance 'Initialize' of component 'oled_init' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:87]
INFO: [Synth 8-638] synthesizing module 'oled_init' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:91]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (10#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:99]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (11#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (12#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_init.vhd:25]
INFO: [Synth 8-3491] module 'oled_ex' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:13' bound to instance 'Example' of component 'oled_ex' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:98]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:173]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:182]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:189]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (13#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/ascii.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (14#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ex.vhd:26]
INFO: [Synth 8-226] default block is never used [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (15#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/oled_ctrl.vhd:29]
INFO: [Synth 8-3491] module 'fifo_w_signal_control' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:9' bound to instance 'fifo' of component 'fifo_w_signal_control' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:174]
INFO: [Synth 8-638] synthesizing module 'fifo_w_signal_control' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:26]
INFO: [Synth 8-3491] module 'ram_8by32' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:16' bound to instance 'ram' of component 'ram_8by32' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:65]
INFO: [Synth 8-638] synthesizing module 'ram_8by32' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:35]
	Parameter width bound to: 8 - type: integer 
	Parameter depth bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'enable_in' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:37]
WARNING: [Synth 8-614] signal 'enable_out' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ram_8by32' (16#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/imports/Raul/Downloads/ram_8by32.vhd:35]
WARNING: [Synth 8-614] signal 'inputflag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:70]
WARNING: [Synth 8-614] signal 'enable_input' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:70]
WARNING: [Synth 8-614] signal 'inputflag2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:70]
WARNING: [Synth 8-614] signal 'outputflag1' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:123]
WARNING: [Synth 8-614] signal 'enable_output' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:123]
WARNING: [Synth 8-614] signal 'outputflag2' is read in the process but is not in the sensitivity list [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'fifo_w_signal_control' (17#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_w_signal_control.vhd:26]
INFO: [Synth 8-3491] module 'pulse_stable_conversion' declared at 'C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd:27' bound to instance 'component_input' of component 'pulse_stable_conversion' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:187]
INFO: [Synth 8-638] synthesizing module 'pulse_stable_conversion' [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'pulse_stable_conversion' (18#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/pulse_stable_conversion.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fifo_oled_connection' (19#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/fifo_oled_connection.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'mejn' (20#1) [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/sources_1/new/mejn.vhd:54]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[31]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[30]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[29]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[28]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[27]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[26]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[25]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[24]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[23]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[22]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[21]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[20]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[19]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[18]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[17]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[16]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[15]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[14]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[13]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[12]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[11]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[10]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[9]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[8]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[7]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[6]
WARNING: [Synth 8-3331] design ram_8by32 has unconnected port tail_addr[5]
WARNING: [Synth 8-3331] design ascii_rom has unconnected port addr[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1891.215 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1891.215 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1891.215 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Mejn_const.xdc]
Finished Parsing XDC File [C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Mejn_const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1923.824 ; gain = 32.609
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu May 19 14:57:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/synth_1/runme.log
[Thu May 19 14:57:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248AC8C40
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2950.824 ; gain = 1027.000
set_property PROGRAM.FILE {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/mejn.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/mejn.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/mejn.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/mejn.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/mejn.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248AC8C40
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 19 15:22:06 2022...
