{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552971695754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552971695754 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 01:01:35 2019 " "Processing started: Tue Mar 19 01:01:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552971695754 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552971695754 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register_Mod -c Register_Mod " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register_Mod -c Register_Mod" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552971695754 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552971696647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552971696648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/lc3_v2/misc_modules/negedge_dswitch_16reg/negedge_dswitch_16reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/lc3_v2/misc_modules/negedge_dswitch_16reg/negedge_dswitch_16reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Negedge_DSwitch_16Reg " "Found entity 1: Negedge_DSwitch_16Reg" {  } { { "../Misc_Modules/Negedge_DSwitch_16Reg/Negedge_DSwitch_16Reg.v" "" { Text "A:/Documents/GitHub/LC3_v2/Misc_Modules/Negedge_DSwitch_16Reg/Negedge_DSwitch_16Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552971718051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552971718051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/github/lc3_v2/misc_modules/negedge_dswitch/negedge_dswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/github/lc3_v2/misc_modules/negedge_dswitch/negedge_dswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Negedge_DSwitch " "Found entity 1: Negedge_DSwitch" {  } { { "../Misc_Modules/Negedge_DSwitch/Negedge_DSwitch.v" "" { Text "A:/Documents/GitHub/LC3_v2/Misc_Modules/Negedge_DSwitch/Negedge_DSwitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552971718051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552971718051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file register_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Mod " "Found entity 1: Register_Mod" {  } { { "Register_Mod.v" "" { Text "A:/Documents/GitHub/LC3_v2/Register_Mod/Register_Mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552971718067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552971718067 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Reg0_Out Register_Mod.v(16) " "Verilog HDL Module Declaration error at Register_Mod.v(16): top module port \"Reg0_Out\" is not found in the port list" {  } { { "Register_Mod.v" "" { Text "A:/Documents/GitHub/LC3_v2/Register_Mod/Register_Mod.v" 16 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1552971718067 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Reg1_Out Register_Mod.v(17) " "Verilog HDL Module Declaration error at Register_Mod.v(17): top module port \"Reg1_Out\" is not found in the port list" {  } { { "Register_Mod.v" "" { Text "A:/Documents/GitHub/LC3_v2/Register_Mod/Register_Mod.v" 17 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1552971718067 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Reg2_Out Register_Mod.v(18) " "Verilog HDL Module Declaration error at Register_Mod.v(18): top module port \"Reg2_Out\" is not found in the port list" {  } { { "Register_Mod.v" "" { Text "A:/Documents/GitHub/LC3_v2/Register_Mod/Register_Mod.v" 18 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1552971718067 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Reg3_Out Register_Mod.v(19) " "Verilog HDL Module Declaration error at Register_Mod.v(19): top module port \"Reg3_Out\" is not found in the port list" {  } { { "Register_Mod.v" "" { Text "A:/Documents/GitHub/LC3_v2/Register_Mod/Register_Mod.v" 19 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1552971718067 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Reg4_Out Register_Mod.v(20) " "Verilog HDL Module Declaration error at Register_Mod.v(20): top module port \"Reg4_Out\" is not found in the port list" {  } { { "Register_Mod.v" "" { Text "A:/Documents/GitHub/LC3_v2/Register_Mod/Register_Mod.v" 20 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1552971718067 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Reg5_Out Register_Mod.v(21) " "Verilog HDL Module Declaration error at Register_Mod.v(21): top module port \"Reg5_Out\" is not found in the port list" {  } { { "Register_Mod.v" "" { Text "A:/Documents/GitHub/LC3_v2/Register_Mod/Register_Mod.v" 21 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1552971718067 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Reg6_Out Register_Mod.v(22) " "Verilog HDL Module Declaration error at Register_Mod.v(22): top module port \"Reg6_Out\" is not found in the port list" {  } { { "Register_Mod.v" "" { Text "A:/Documents/GitHub/LC3_v2/Register_Mod/Register_Mod.v" 22 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1552971718067 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Reg7_Out Register_Mod.v(23) " "Verilog HDL Module Declaration error at Register_Mod.v(23): top module port \"Reg7_Out\" is not found in the port list" {  } { { "Register_Mod.v" "" { Text "A:/Documents/GitHub/LC3_v2/Register_Mod/Register_Mod.v" 23 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1552971718067 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552971718129 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 19 01:01:58 2019 " "Processing ended: Tue Mar 19 01:01:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552971718129 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552971718129 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552971718129 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552971718129 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552971718765 ""}
