<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file template_a2_impl.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Tue Mar 03 21:38:09 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o template_a2_impl.twr -gui template_a2_impl.ncd template_a2_impl.prf 
Design file:     template_a2_impl.ncd
Preference file: template_a2_impl.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk" 2.080000 MHz (0 errors)</A></LI>            300 items scored, 0 timing errors detected.
Report:  220.751MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk" 2.080000 MHz ;
            300 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 476.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i0  (from clk +)
   Destination:    FF         Data in        led_timer_54__i23  (to clk +)

   Delay:               4.364ns  (85.0% logic, 15.0% route), 14 logic levels.

 Constraint Details:

      4.364ns physical path delay SLICE_12 to SLICE_0 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.239ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q1 SLICE_12 (from clk)
ROUTE         1     0.656      R2C10A.Q1 to      R2C10A.A1 n24
C1TOFCO_DE  ---     0.889      R2C10A.A1 to     R2C10A.FCO SLICE_12
ROUTE         1     0.000     R2C10A.FCO to     R2C10B.FCI n195
FCITOFCO_D  ---     0.162     R2C10B.FCI to     R2C10B.FCO SLICE_11
ROUTE         1     0.000     R2C10B.FCO to     R2C10C.FCI n196
FCITOFCO_D  ---     0.162     R2C10C.FCI to     R2C10C.FCO SLICE_10
ROUTE         1     0.000     R2C10C.FCO to     R2C10D.FCI n197
FCITOFCO_D  ---     0.162     R2C10D.FCI to     R2C10D.FCO SLICE_9
ROUTE         1     0.000     R2C10D.FCO to     R2C11A.FCI n198
FCITOFCO_D  ---     0.162     R2C11A.FCI to     R2C11A.FCO SLICE_8
ROUTE         1     0.000     R2C11A.FCO to     R2C11B.FCI n199
FCITOFCO_D  ---     0.162     R2C11B.FCI to     R2C11B.FCO SLICE_7
ROUTE         1     0.000     R2C11B.FCO to     R2C11C.FCI n200
FCITOFCO_D  ---     0.162     R2C11C.FCI to     R2C11C.FCO SLICE_6
ROUTE         1     0.000     R2C11C.FCO to     R2C11D.FCI n201
FCITOFCO_D  ---     0.162     R2C11D.FCI to     R2C11D.FCO SLICE_5
ROUTE         1     0.000     R2C11D.FCO to     R2C12A.FCI n202
FCITOFCO_D  ---     0.162     R2C12A.FCI to     R2C12A.FCO SLICE_4
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n203
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_3
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n204
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_2
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n205
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_1
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n206
FCITOF0_DE  ---     0.585     R2C13A.FCI to      R2C13A.F0 SLICE_0
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 n102 (to clk)
                  --------
                    4.364   (85.0% logic, 15.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C10A.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C13A.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 476.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i1  (from clk +)
   Destination:    FF         Data in        led_timer_54__i23  (to clk +)

   Delay:               4.336ns  (84.9% logic, 15.1% route), 13 logic levels.

 Constraint Details:

      4.336ns physical path delay SLICE_11 to SLICE_0 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.267ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C10B.CLK to      R2C10B.Q0 SLICE_11 (from clk)
ROUTE         1     0.656      R2C10B.Q0 to      R2C10B.A0 n23
C0TOFCO_DE  ---     1.023      R2C10B.A0 to     R2C10B.FCO SLICE_11
ROUTE         1     0.000     R2C10B.FCO to     R2C10C.FCI n196
FCITOFCO_D  ---     0.162     R2C10C.FCI to     R2C10C.FCO SLICE_10
ROUTE         1     0.000     R2C10C.FCO to     R2C10D.FCI n197
FCITOFCO_D  ---     0.162     R2C10D.FCI to     R2C10D.FCO SLICE_9
ROUTE         1     0.000     R2C10D.FCO to     R2C11A.FCI n198
FCITOFCO_D  ---     0.162     R2C11A.FCI to     R2C11A.FCO SLICE_8
ROUTE         1     0.000     R2C11A.FCO to     R2C11B.FCI n199
FCITOFCO_D  ---     0.162     R2C11B.FCI to     R2C11B.FCO SLICE_7
ROUTE         1     0.000     R2C11B.FCO to     R2C11C.FCI n200
FCITOFCO_D  ---     0.162     R2C11C.FCI to     R2C11C.FCO SLICE_6
ROUTE         1     0.000     R2C11C.FCO to     R2C11D.FCI n201
FCITOFCO_D  ---     0.162     R2C11D.FCI to     R2C11D.FCO SLICE_5
ROUTE         1     0.000     R2C11D.FCO to     R2C12A.FCI n202
FCITOFCO_D  ---     0.162     R2C12A.FCI to     R2C12A.FCO SLICE_4
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n203
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_3
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n204
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_2
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n205
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_1
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n206
FCITOF0_DE  ---     0.585     R2C13A.FCI to      R2C13A.F0 SLICE_0
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 n102 (to clk)
                  --------
                    4.336   (84.9% logic, 15.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C10B.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C13A.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 476.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i0  (from clk +)
   Destination:    FF         Data in        led_timer_54__i22  (to clk +)

   Delay:               4.260ns  (84.6% logic, 15.4% route), 13 logic levels.

 Constraint Details:

      4.260ns physical path delay SLICE_12 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.343ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q1 SLICE_12 (from clk)
ROUTE         1     0.656      R2C10A.Q1 to      R2C10A.A1 n24
C1TOFCO_DE  ---     0.889      R2C10A.A1 to     R2C10A.FCO SLICE_12
ROUTE         1     0.000     R2C10A.FCO to     R2C10B.FCI n195
FCITOFCO_D  ---     0.162     R2C10B.FCI to     R2C10B.FCO SLICE_11
ROUTE         1     0.000     R2C10B.FCO to     R2C10C.FCI n196
FCITOFCO_D  ---     0.162     R2C10C.FCI to     R2C10C.FCO SLICE_10
ROUTE         1     0.000     R2C10C.FCO to     R2C10D.FCI n197
FCITOFCO_D  ---     0.162     R2C10D.FCI to     R2C10D.FCO SLICE_9
ROUTE         1     0.000     R2C10D.FCO to     R2C11A.FCI n198
FCITOFCO_D  ---     0.162     R2C11A.FCI to     R2C11A.FCO SLICE_8
ROUTE         1     0.000     R2C11A.FCO to     R2C11B.FCI n199
FCITOFCO_D  ---     0.162     R2C11B.FCI to     R2C11B.FCO SLICE_7
ROUTE         1     0.000     R2C11B.FCO to     R2C11C.FCI n200
FCITOFCO_D  ---     0.162     R2C11C.FCI to     R2C11C.FCO SLICE_6
ROUTE         1     0.000     R2C11C.FCO to     R2C11D.FCI n201
FCITOFCO_D  ---     0.162     R2C11D.FCI to     R2C11D.FCO SLICE_5
ROUTE         1     0.000     R2C11D.FCO to     R2C12A.FCI n202
FCITOFCO_D  ---     0.162     R2C12A.FCI to     R2C12A.FCO SLICE_4
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n203
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_3
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n204
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_2
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n205
FCITOF1_DE  ---     0.643     R2C12D.FCI to      R2C12D.F1 SLICE_1
ROUTE         1     0.000      R2C12D.F1 to     R2C12D.DI1 n103 (to clk)
                  --------
                    4.260   (84.6% logic, 15.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C10A.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C12D.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 476.371ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i1  (from clk +)
   Destination:    FF         Data in        led_timer_54__i22  (to clk +)

   Delay:               4.232ns  (84.5% logic, 15.5% route), 12 logic levels.

 Constraint Details:

      4.232ns physical path delay SLICE_11 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.371ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C10B.CLK to      R2C10B.Q0 SLICE_11 (from clk)
ROUTE         1     0.656      R2C10B.Q0 to      R2C10B.A0 n23
C0TOFCO_DE  ---     1.023      R2C10B.A0 to     R2C10B.FCO SLICE_11
ROUTE         1     0.000     R2C10B.FCO to     R2C10C.FCI n196
FCITOFCO_D  ---     0.162     R2C10C.FCI to     R2C10C.FCO SLICE_10
ROUTE         1     0.000     R2C10C.FCO to     R2C10D.FCI n197
FCITOFCO_D  ---     0.162     R2C10D.FCI to     R2C10D.FCO SLICE_9
ROUTE         1     0.000     R2C10D.FCO to     R2C11A.FCI n198
FCITOFCO_D  ---     0.162     R2C11A.FCI to     R2C11A.FCO SLICE_8
ROUTE         1     0.000     R2C11A.FCO to     R2C11B.FCI n199
FCITOFCO_D  ---     0.162     R2C11B.FCI to     R2C11B.FCO SLICE_7
ROUTE         1     0.000     R2C11B.FCO to     R2C11C.FCI n200
FCITOFCO_D  ---     0.162     R2C11C.FCI to     R2C11C.FCO SLICE_6
ROUTE         1     0.000     R2C11C.FCO to     R2C11D.FCI n201
FCITOFCO_D  ---     0.162     R2C11D.FCI to     R2C11D.FCO SLICE_5
ROUTE         1     0.000     R2C11D.FCO to     R2C12A.FCI n202
FCITOFCO_D  ---     0.162     R2C12A.FCI to     R2C12A.FCO SLICE_4
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n203
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_3
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n204
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_2
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n205
FCITOF1_DE  ---     0.643     R2C12D.FCI to      R2C12D.F1 SLICE_1
ROUTE         1     0.000      R2C12D.F1 to     R2C12D.DI1 n103 (to clk)
                  --------
                    4.232   (84.5% logic, 15.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C10B.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C12D.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 476.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i2  (from clk +)
   Destination:    FF         Data in        led_timer_54__i23  (to clk +)

   Delay:               4.202ns  (84.4% logic, 15.6% route), 13 logic levels.

 Constraint Details:

      4.202ns physical path delay SLICE_11 to SLICE_0 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.401ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C10B.CLK to      R2C10B.Q1 SLICE_11 (from clk)
ROUTE         1     0.656      R2C10B.Q1 to      R2C10B.A1 n22
C1TOFCO_DE  ---     0.889      R2C10B.A1 to     R2C10B.FCO SLICE_11
ROUTE         1     0.000     R2C10B.FCO to     R2C10C.FCI n196
FCITOFCO_D  ---     0.162     R2C10C.FCI to     R2C10C.FCO SLICE_10
ROUTE         1     0.000     R2C10C.FCO to     R2C10D.FCI n197
FCITOFCO_D  ---     0.162     R2C10D.FCI to     R2C10D.FCO SLICE_9
ROUTE         1     0.000     R2C10D.FCO to     R2C11A.FCI n198
FCITOFCO_D  ---     0.162     R2C11A.FCI to     R2C11A.FCO SLICE_8
ROUTE         1     0.000     R2C11A.FCO to     R2C11B.FCI n199
FCITOFCO_D  ---     0.162     R2C11B.FCI to     R2C11B.FCO SLICE_7
ROUTE         1     0.000     R2C11B.FCO to     R2C11C.FCI n200
FCITOFCO_D  ---     0.162     R2C11C.FCI to     R2C11C.FCO SLICE_6
ROUTE         1     0.000     R2C11C.FCO to     R2C11D.FCI n201
FCITOFCO_D  ---     0.162     R2C11D.FCI to     R2C11D.FCO SLICE_5
ROUTE         1     0.000     R2C11D.FCO to     R2C12A.FCI n202
FCITOFCO_D  ---     0.162     R2C12A.FCI to     R2C12A.FCO SLICE_4
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n203
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_3
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n204
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_2
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n205
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_1
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n206
FCITOF0_DE  ---     0.585     R2C13A.FCI to      R2C13A.F0 SLICE_0
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 n102 (to clk)
                  --------
                    4.202   (84.4% logic, 15.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C10B.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C13A.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 476.401ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i0  (from clk +)
   Destination:    FF         Data in        led_timer_54__i21  (to clk +)

   Delay:               4.202ns  (84.4% logic, 15.6% route), 13 logic levels.

 Constraint Details:

      4.202ns physical path delay SLICE_12 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.401ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q1 SLICE_12 (from clk)
ROUTE         1     0.656      R2C10A.Q1 to      R2C10A.A1 n24
C1TOFCO_DE  ---     0.889      R2C10A.A1 to     R2C10A.FCO SLICE_12
ROUTE         1     0.000     R2C10A.FCO to     R2C10B.FCI n195
FCITOFCO_D  ---     0.162     R2C10B.FCI to     R2C10B.FCO SLICE_11
ROUTE         1     0.000     R2C10B.FCO to     R2C10C.FCI n196
FCITOFCO_D  ---     0.162     R2C10C.FCI to     R2C10C.FCO SLICE_10
ROUTE         1     0.000     R2C10C.FCO to     R2C10D.FCI n197
FCITOFCO_D  ---     0.162     R2C10D.FCI to     R2C10D.FCO SLICE_9
ROUTE         1     0.000     R2C10D.FCO to     R2C11A.FCI n198
FCITOFCO_D  ---     0.162     R2C11A.FCI to     R2C11A.FCO SLICE_8
ROUTE         1     0.000     R2C11A.FCO to     R2C11B.FCI n199
FCITOFCO_D  ---     0.162     R2C11B.FCI to     R2C11B.FCO SLICE_7
ROUTE         1     0.000     R2C11B.FCO to     R2C11C.FCI n200
FCITOFCO_D  ---     0.162     R2C11C.FCI to     R2C11C.FCO SLICE_6
ROUTE         1     0.000     R2C11C.FCO to     R2C11D.FCI n201
FCITOFCO_D  ---     0.162     R2C11D.FCI to     R2C11D.FCO SLICE_5
ROUTE         1     0.000     R2C11D.FCO to     R2C12A.FCI n202
FCITOFCO_D  ---     0.162     R2C12A.FCI to     R2C12A.FCO SLICE_4
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n203
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_3
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n204
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_2
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n205
FCITOF0_DE  ---     0.585     R2C12D.FCI to      R2C12D.F0 SLICE_1
ROUTE         1     0.000      R2C12D.F0 to     R2C12D.DI0 n104 (to clk)
                  --------
                    4.202   (84.4% logic, 15.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C10A.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C12D.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 476.429ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i3  (from clk +)
   Destination:    FF         Data in        led_timer_54__i23  (to clk +)

   Delay:               4.174ns  (84.3% logic, 15.7% route), 12 logic levels.

 Constraint Details:

      4.174ns physical path delay SLICE_10 to SLICE_0 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.429ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C10C.CLK to      R2C10C.Q0 SLICE_10 (from clk)
ROUTE         1     0.656      R2C10C.Q0 to      R2C10C.A0 n21
C0TOFCO_DE  ---     1.023      R2C10C.A0 to     R2C10C.FCO SLICE_10
ROUTE         1     0.000     R2C10C.FCO to     R2C10D.FCI n197
FCITOFCO_D  ---     0.162     R2C10D.FCI to     R2C10D.FCO SLICE_9
ROUTE         1     0.000     R2C10D.FCO to     R2C11A.FCI n198
FCITOFCO_D  ---     0.162     R2C11A.FCI to     R2C11A.FCO SLICE_8
ROUTE         1     0.000     R2C11A.FCO to     R2C11B.FCI n199
FCITOFCO_D  ---     0.162     R2C11B.FCI to     R2C11B.FCO SLICE_7
ROUTE         1     0.000     R2C11B.FCO to     R2C11C.FCI n200
FCITOFCO_D  ---     0.162     R2C11C.FCI to     R2C11C.FCO SLICE_6
ROUTE         1     0.000     R2C11C.FCO to     R2C11D.FCI n201
FCITOFCO_D  ---     0.162     R2C11D.FCI to     R2C11D.FCO SLICE_5
ROUTE         1     0.000     R2C11D.FCO to     R2C12A.FCI n202
FCITOFCO_D  ---     0.162     R2C12A.FCI to     R2C12A.FCO SLICE_4
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n203
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_3
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n204
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_2
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n205
FCITOFCO_D  ---     0.162     R2C12D.FCI to     R2C12D.FCO SLICE_1
ROUTE         1     0.000     R2C12D.FCO to     R2C13A.FCI n206
FCITOF0_DE  ---     0.585     R2C13A.FCI to      R2C13A.F0 SLICE_0
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 n102 (to clk)
                  --------
                    4.174   (84.3% logic, 15.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C10C.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C13A.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 476.429ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i1  (from clk +)
   Destination:    FF         Data in        led_timer_54__i21  (to clk +)

   Delay:               4.174ns  (84.3% logic, 15.7% route), 12 logic levels.

 Constraint Details:

      4.174ns physical path delay SLICE_11 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.429ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C10B.CLK to      R2C10B.Q0 SLICE_11 (from clk)
ROUTE         1     0.656      R2C10B.Q0 to      R2C10B.A0 n23
C0TOFCO_DE  ---     1.023      R2C10B.A0 to     R2C10B.FCO SLICE_11
ROUTE         1     0.000     R2C10B.FCO to     R2C10C.FCI n196
FCITOFCO_D  ---     0.162     R2C10C.FCI to     R2C10C.FCO SLICE_10
ROUTE         1     0.000     R2C10C.FCO to     R2C10D.FCI n197
FCITOFCO_D  ---     0.162     R2C10D.FCI to     R2C10D.FCO SLICE_9
ROUTE         1     0.000     R2C10D.FCO to     R2C11A.FCI n198
FCITOFCO_D  ---     0.162     R2C11A.FCI to     R2C11A.FCO SLICE_8
ROUTE         1     0.000     R2C11A.FCO to     R2C11B.FCI n199
FCITOFCO_D  ---     0.162     R2C11B.FCI to     R2C11B.FCO SLICE_7
ROUTE         1     0.000     R2C11B.FCO to     R2C11C.FCI n200
FCITOFCO_D  ---     0.162     R2C11C.FCI to     R2C11C.FCO SLICE_6
ROUTE         1     0.000     R2C11C.FCO to     R2C11D.FCI n201
FCITOFCO_D  ---     0.162     R2C11D.FCI to     R2C11D.FCO SLICE_5
ROUTE         1     0.000     R2C11D.FCO to     R2C12A.FCI n202
FCITOFCO_D  ---     0.162     R2C12A.FCI to     R2C12A.FCO SLICE_4
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n203
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_3
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n204
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_2
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n205
FCITOF0_DE  ---     0.585     R2C12D.FCI to      R2C12D.F0 SLICE_1
ROUTE         1     0.000      R2C12D.F0 to     R2C12D.DI0 n104 (to clk)
                  --------
                    4.174   (84.3% logic, 15.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C10B.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C12D.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 476.505ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i2  (from clk +)
   Destination:    FF         Data in        led_timer_54__i22  (to clk +)

   Delay:               4.098ns  (84.0% logic, 16.0% route), 12 logic levels.

 Constraint Details:

      4.098ns physical path delay SLICE_11 to SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.505ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C10B.CLK to      R2C10B.Q1 SLICE_11 (from clk)
ROUTE         1     0.656      R2C10B.Q1 to      R2C10B.A1 n22
C1TOFCO_DE  ---     0.889      R2C10B.A1 to     R2C10B.FCO SLICE_11
ROUTE         1     0.000     R2C10B.FCO to     R2C10C.FCI n196
FCITOFCO_D  ---     0.162     R2C10C.FCI to     R2C10C.FCO SLICE_10
ROUTE         1     0.000     R2C10C.FCO to     R2C10D.FCI n197
FCITOFCO_D  ---     0.162     R2C10D.FCI to     R2C10D.FCO SLICE_9
ROUTE         1     0.000     R2C10D.FCO to     R2C11A.FCI n198
FCITOFCO_D  ---     0.162     R2C11A.FCI to     R2C11A.FCO SLICE_8
ROUTE         1     0.000     R2C11A.FCO to     R2C11B.FCI n199
FCITOFCO_D  ---     0.162     R2C11B.FCI to     R2C11B.FCO SLICE_7
ROUTE         1     0.000     R2C11B.FCO to     R2C11C.FCI n200
FCITOFCO_D  ---     0.162     R2C11C.FCI to     R2C11C.FCO SLICE_6
ROUTE         1     0.000     R2C11C.FCO to     R2C11D.FCI n201
FCITOFCO_D  ---     0.162     R2C11D.FCI to     R2C11D.FCO SLICE_5
ROUTE         1     0.000     R2C11D.FCO to     R2C12A.FCI n202
FCITOFCO_D  ---     0.162     R2C12A.FCI to     R2C12A.FCO SLICE_4
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n203
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_3
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n204
FCITOFCO_D  ---     0.162     R2C12C.FCI to     R2C12C.FCO SLICE_2
ROUTE         1     0.000     R2C12C.FCO to     R2C12D.FCI n205
FCITOF1_DE  ---     0.643     R2C12D.FCI to      R2C12D.F1 SLICE_1
ROUTE         1     0.000      R2C12D.F1 to     R2C12D.DI1 n103 (to clk)
                  --------
                    4.098   (84.0% logic, 16.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C10B.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C12D.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 476.505ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i0  (from clk +)
   Destination:    FF         Data in        led_timer_54__i20  (to clk +)

   Delay:               4.098ns  (84.0% logic, 16.0% route), 12 logic levels.

 Constraint Details:

      4.098ns physical path delay SLICE_12 to SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 476.505ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R2C10A.CLK to      R2C10A.Q1 SLICE_12 (from clk)
ROUTE         1     0.656      R2C10A.Q1 to      R2C10A.A1 n24
C1TOFCO_DE  ---     0.889      R2C10A.A1 to     R2C10A.FCO SLICE_12
ROUTE         1     0.000     R2C10A.FCO to     R2C10B.FCI n195
FCITOFCO_D  ---     0.162     R2C10B.FCI to     R2C10B.FCO SLICE_11
ROUTE         1     0.000     R2C10B.FCO to     R2C10C.FCI n196
FCITOFCO_D  ---     0.162     R2C10C.FCI to     R2C10C.FCO SLICE_10
ROUTE         1     0.000     R2C10C.FCO to     R2C10D.FCI n197
FCITOFCO_D  ---     0.162     R2C10D.FCI to     R2C10D.FCO SLICE_9
ROUTE         1     0.000     R2C10D.FCO to     R2C11A.FCI n198
FCITOFCO_D  ---     0.162     R2C11A.FCI to     R2C11A.FCO SLICE_8
ROUTE         1     0.000     R2C11A.FCO to     R2C11B.FCI n199
FCITOFCO_D  ---     0.162     R2C11B.FCI to     R2C11B.FCO SLICE_7
ROUTE         1     0.000     R2C11B.FCO to     R2C11C.FCI n200
FCITOFCO_D  ---     0.162     R2C11C.FCI to     R2C11C.FCO SLICE_6
ROUTE         1     0.000     R2C11C.FCO to     R2C11D.FCI n201
FCITOFCO_D  ---     0.162     R2C11D.FCI to     R2C11D.FCO SLICE_5
ROUTE         1     0.000     R2C11D.FCO to     R2C12A.FCI n202
FCITOFCO_D  ---     0.162     R2C12A.FCI to     R2C12A.FCO SLICE_4
ROUTE         1     0.000     R2C12A.FCO to     R2C12B.FCI n203
FCITOFCO_D  ---     0.162     R2C12B.FCI to     R2C12B.FCO SLICE_3
ROUTE         1     0.000     R2C12B.FCO to     R2C12C.FCI n204
FCITOF1_DE  ---     0.643     R2C12C.FCI to      R2C12C.F1 SLICE_2
ROUTE         1     0.000      R2C12C.F1 to     R2C12C.DI1 n105 (to clk)
                  --------
                    4.098   (84.0% logic, 16.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C10A.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     3.541        OSC.OSC to     R2C12C.CLK clk
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

Report:  220.751MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 2.080000 MHz ;      |    2.080 MHz|  220.751 MHz|  14  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk   Source: internal_oscillator_inst.OSC   Loads: 13
   Covered under: FREQUENCY NET "clk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 300 paths, 1 nets, and 91 connections (100.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.2.446</big></U></B>
Tue Mar 03 21:38:09 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o template_a2_impl.twr -gui template_a2_impl.ncd template_a2_impl.prf 
Design file:     template_a2_impl.ncd
Preference file: template_a2_impl.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk" 2.080000 MHz (0 errors)</A></LI>            300 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk" 2.080000 MHz ;
            300 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i3  (from clk +)
   Destination:    FF         Data in        led_timer_54__i3  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10C.CLK to      R2C10C.Q0 SLICE_10 (from clk)
ROUTE         1     0.130      R2C10C.Q0 to      R2C10C.A0 n21
CTOF_DEL    ---     0.101      R2C10C.A0 to      R2C10C.F0 SLICE_10
ROUTE         1     0.000      R2C10C.F0 to     R2C10C.DI0 n122 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C10C.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C10C.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i4  (from clk +)
   Destination:    FF         Data in        led_timer_54__i4  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10C.CLK to      R2C10C.Q1 SLICE_10 (from clk)
ROUTE         1     0.130      R2C10C.Q1 to      R2C10C.A1 n20
CTOF_DEL    ---     0.101      R2C10C.A1 to      R2C10C.F1 SLICE_10
ROUTE         1     0.000      R2C10C.F1 to     R2C10C.DI1 n121 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C10C.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C10C.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i2  (from clk +)
   Destination:    FF         Data in        led_timer_54__i2  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10B.CLK to      R2C10B.Q1 SLICE_11 (from clk)
ROUTE         1     0.130      R2C10B.Q1 to      R2C10B.A1 n22
CTOF_DEL    ---     0.101      R2C10B.A1 to      R2C10B.F1 SLICE_11
ROUTE         1     0.000      R2C10B.F1 to     R2C10B.DI1 n123 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C10B.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C10B.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i1  (from clk +)
   Destination:    FF         Data in        led_timer_54__i1  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10B.CLK to      R2C10B.Q0 SLICE_11 (from clk)
ROUTE         1     0.130      R2C10B.Q0 to      R2C10B.A0 n23
CTOF_DEL    ---     0.101      R2C10B.A0 to      R2C10B.F0 SLICE_11
ROUTE         1     0.000      R2C10B.F0 to     R2C10B.DI0 n124 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C10B.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C10B.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i0  (from clk +)
   Destination:    FF         Data in        led_timer_54__i0  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C10A.CLK to      R2C10A.Q1 SLICE_12 (from clk)
ROUTE         1     0.130      R2C10A.Q1 to      R2C10A.A1 n24
CTOF_DEL    ---     0.101      R2C10A.A1 to      R2C10A.F1 SLICE_12
ROUTE         1     0.000      R2C10A.F1 to     R2C10A.DI1 n125 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C10A.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C10A.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i19  (from clk +)
   Destination:    FF         Data in        led_timer_54__i19  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12C.CLK to      R2C12C.Q0 SLICE_2 (from clk)
ROUTE         1     0.130      R2C12C.Q0 to      R2C12C.A0 n5
CTOF_DEL    ---     0.101      R2C12C.A0 to      R2C12C.F0 SLICE_2
ROUTE         1     0.000      R2C12C.F0 to     R2C12C.DI0 n106 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C12C.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C12C.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i20  (from clk +)
   Destination:    FF         Data in        led_timer_54__i20  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12C.CLK to      R2C12C.Q1 SLICE_2 (from clk)
ROUTE         1     0.130      R2C12C.Q1 to      R2C12C.A1 n4
CTOF_DEL    ---     0.101      R2C12C.A1 to      R2C12C.F1 SLICE_2
ROUTE         1     0.000      R2C12C.F1 to     R2C12C.DI1 n105 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C12C.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C12C.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i18  (from clk +)
   Destination:    FF         Data in        led_timer_54__i18  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12B.CLK to      R2C12B.Q1 SLICE_3 (from clk)
ROUTE         1     0.130      R2C12B.Q1 to      R2C12B.A1 n6
CTOF_DEL    ---     0.101      R2C12B.A1 to      R2C12B.F1 SLICE_3
ROUTE         1     0.000      R2C12B.F1 to     R2C12B.DI1 n107 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C12B.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C12B.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i17  (from clk +)
   Destination:    FF         Data in        led_timer_54__i17  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12B.CLK to      R2C12B.Q0 SLICE_3 (from clk)
ROUTE         1     0.130      R2C12B.Q0 to      R2C12B.A0 n7
CTOF_DEL    ---     0.101      R2C12B.A0 to      R2C12B.F0 SLICE_3
ROUTE         1     0.000      R2C12B.F0 to     R2C12B.DI0 n108 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C12B.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C12B.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              led_timer_54__i15  (from clk +)
   Destination:    FF         Data in        led_timer_54__i15  (to clk +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C12A.CLK to      R2C12A.Q0 SLICE_4 (from clk)
ROUTE         1     0.130      R2C12A.Q0 to      R2C12A.A0 n9
CTOF_DEL    ---     0.101      R2C12A.A0 to      R2C12A.F0 SLICE_4
ROUTE         1     0.000      R2C12A.F0 to     R2C12A.DI0 n110 (to clk)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C12A.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator_inst to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.216        OSC.OSC to     R2C12A.CLK clk
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 2.080000 MHz ;      |     0.000 ns|     0.377 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk   Source: internal_oscillator_inst.OSC   Loads: 13
   Covered under: FREQUENCY NET "clk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 300 paths, 1 nets, and 91 connections (100.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
