verilog work "moore_vs_mealy.v"
