// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 19.4 (Release Build #64)
// 
// Legal Notice: Copyright 2019 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from obs_key_from_virtual_key_i_sfc_logic_s_cA000001Zey_from_virtual_key0
// SystemVerilog created on Sun May 24 22:38:34 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module obs_key_from_virtual_key_i_sfc_logic_s_cA000001Zey_from_virtual_key0 (
    input wire [63:0] in_retval_01_obs_key_from_virtual_key_avm_readdata,
    input wire [0:0] in_retval_01_obs_key_from_virtual_key_avm_writeack,
    input wire [0:0] in_retval_01_obs_key_from_virtual_key_avm_waitrequest,
    input wire [0:0] in_retval_01_obs_key_from_virtual_key_avm_readdatavalid,
    output wire [63:0] out_retval_01_obs_key_from_virtual_key_avm_address,
    output wire [0:0] out_retval_01_obs_key_from_virtual_key_avm_enable,
    output wire [0:0] out_retval_01_obs_key_from_virtual_key_avm_read,
    output wire [0:0] out_retval_01_obs_key_from_virtual_key_avm_write,
    output wire [63:0] out_retval_01_obs_key_from_virtual_key_avm_writedata,
    output wire [7:0] out_retval_01_obs_key_from_virtual_key_avm_byteenable,
    output wire [0:0] out_retval_01_obs_key_from_virtual_key_avm_burstcount,
    input wire [0:0] in_flush,
    output wire [0:0] out_c1_exi1_0_tpl,
    output wire [31:0] out_c1_exi1_1_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_obs_key_from_virtual_key1,
    input wire [0:0] in_c1_eni1_0_tpl,
    input wire [31:0] in_c1_eni1_1_tpl,
    input wire [63:0] in_c1_eni1_2_tpl,
    input wire [63:0] in_c1_eni1_3_tpl,
    input wire [63:0] in_c1_eni1_4_tpl,
    input wire [63:0] in_c1_eni1_5_tpl,
    input wire [63:0] in_c1_eni1_6_tpl,
    input wire [63:0] in_c1_eni1_7_tpl,
    input wire [63:0] in_c1_eni1_8_tpl,
    input wire [63:0] in_c1_eni1_9_tpl,
    input wire [63:0] in_c1_eni1_10_tpl,
    input wire [63:0] in_c1_eni1_11_tpl,
    input wire [63:0] in_c1_eni1_12_tpl,
    input wire [63:0] in_c1_eni1_13_tpl,
    input wire [63:0] in_c1_eni1_14_tpl,
    input wire [63:0] in_c1_eni1_15_tpl,
    input wire [63:0] in_c1_eni1_16_tpl,
    input wire [63:0] in_c1_eni1_17_tpl,
    input wire [63:0] in_c1_eni1_18_tpl,
    input wire [63:0] in_c1_eni1_19_tpl,
    input wire [63:0] in_c1_eni1_20_tpl,
    input wire [63:0] in_c1_eni1_21_tpl,
    input wire [63:0] in_c1_eni1_22_tpl,
    input wire [63:0] in_c1_eni1_23_tpl,
    input wire [63:0] in_c1_eni1_24_tpl,
    input wire [63:0] in_c1_eni1_25_tpl,
    input wire [63:0] in_c1_eni1_26_tpl,
    input wire [63:0] in_c1_eni1_27_tpl,
    input wire [63:0] in_c1_eni1_28_tpl,
    input wire [63:0] in_c1_eni1_29_tpl,
    input wire [63:0] in_c1_eni1_30_tpl,
    input wire [63:0] in_c1_eni1_31_tpl,
    input wire [63:0] in_c1_eni1_32_tpl,
    input wire [63:0] in_c1_eni1_33_tpl,
    input wire [63:0] in_c1_eni1_34_tpl,
    input wire [63:0] in_c1_eni1_35_tpl,
    input wire [63:0] in_c1_eni1_36_tpl,
    input wire [63:0] in_c1_eni1_37_tpl,
    input wire [63:0] in_c1_eni1_38_tpl,
    input wire [63:0] in_c1_eni1_39_tpl,
    input wire [63:0] in_c1_eni1_40_tpl,
    input wire [63:0] in_c1_eni1_41_tpl,
    input wire [63:0] in_c1_eni1_42_tpl,
    input wire [63:0] in_c1_eni1_43_tpl,
    input wire [63:0] in_c1_eni1_44_tpl,
    input wire [63:0] in_c1_eni1_45_tpl,
    input wire [63:0] in_c1_eni1_46_tpl,
    input wire [63:0] in_c1_eni1_47_tpl,
    input wire [63:0] in_c1_eni1_48_tpl,
    input wire [63:0] in_c1_eni1_49_tpl,
    input wire [63:0] in_c1_eni1_50_tpl,
    input wire [63:0] in_c1_eni1_51_tpl,
    input wire [63:0] in_c1_eni1_52_tpl,
    input wire [63:0] in_c1_eni1_53_tpl,
    input wire [63:0] in_c1_eni1_54_tpl,
    input wire [63:0] in_c1_eni1_55_tpl,
    input wire [63:0] in_c1_eni1_56_tpl,
    input wire [63:0] in_c1_eni1_57_tpl,
    input wire [63:0] in_c1_eni1_58_tpl,
    input wire [63:0] in_c1_eni1_59_tpl,
    input wire [63:0] in_c1_eni1_60_tpl,
    input wire [63:0] in_c1_eni1_61_tpl,
    input wire [63:0] in_c1_eni1_62_tpl,
    input wire [63:0] in_c1_eni1_63_tpl,
    input wire [63:0] in_c1_eni1_64_tpl,
    input wire [63:0] in_c1_eni1_65_tpl,
    input wire [63:0] in_c1_eni1_66_tpl,
    input wire [63:0] in_c1_eni1_67_tpl,
    input wire [63:0] in_c1_eni1_68_tpl,
    input wire [63:0] in_c1_eni1_69_tpl,
    input wire [63:0] in_c1_eni1_70_tpl,
    input wire [63:0] in_c1_eni1_71_tpl,
    input wire [63:0] in_c1_eni1_72_tpl,
    input wire [63:0] in_c1_eni1_73_tpl,
    input wire [63:0] in_c1_eni1_74_tpl,
    input wire [63:0] in_c1_eni1_75_tpl,
    input wire [63:0] in_c1_eni1_76_tpl,
    input wire [63:0] in_c1_eni1_77_tpl,
    input wire [63:0] in_c1_eni1_78_tpl,
    input wire [63:0] in_c1_eni1_79_tpl,
    input wire [63:0] in_c1_eni1_80_tpl,
    input wire [63:0] in_c1_eni1_81_tpl,
    input wire [63:0] in_c1_eni1_82_tpl,
    input wire [63:0] in_c1_eni1_83_tpl,
    input wire [63:0] in_c1_eni1_84_tpl,
    input wire [63:0] in_c1_eni1_85_tpl,
    input wire [63:0] in_c1_eni1_86_tpl,
    input wire [63:0] in_c1_eni1_87_tpl,
    input wire [63:0] in_c1_eni1_88_tpl,
    input wire [63:0] in_c1_eni1_89_tpl,
    input wire [63:0] in_c1_eni1_90_tpl,
    input wire [63:0] in_c1_eni1_91_tpl,
    input wire [63:0] in_c1_eni1_92_tpl,
    input wire [63:0] in_c1_eni1_93_tpl,
    input wire [63:0] in_c1_eni1_94_tpl,
    input wire [63:0] in_c1_eni1_95_tpl,
    input wire [63:0] in_c1_eni1_96_tpl,
    input wire [63:0] in_c1_eni1_97_tpl,
    input wire [63:0] in_c1_eni1_98_tpl,
    input wire [63:0] in_c1_eni1_99_tpl,
    input wire [63:0] in_c1_eni1_100_tpl,
    input wire [63:0] in_c1_eni1_101_tpl,
    input wire [63:0] in_c1_eni1_102_tpl,
    input wire [63:0] in_c1_eni1_103_tpl,
    input wire [63:0] in_c1_eni1_104_tpl,
    input wire [63:0] in_c1_eni1_105_tpl,
    input wire [63:0] in_c1_eni1_106_tpl,
    input wire [63:0] in_c1_eni1_107_tpl,
    input wire [63:0] in_c1_eni1_108_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [31:0] c_i32_176514_q;
    wire [31:0] c_i32_177515_q;
    wire [31:0] c_i32_178516_q;
    wire [31:0] c_i32_179517_q;
    wire [31:0] c_i32_180518_q;
    wire [31:0] c_i32_181519_q;
    wire [31:0] c_i32_182520_q;
    wire [31:0] c_i32_185521_q;
    wire [0:0] comparator_q;
    wire [0:0] i_acl_224_obs_key_from_virtual_key199_q;
    wire [0:0] i_acl_229_obs_key_from_virtual_key200_s;
    reg [63:0] i_acl_229_obs_key_from_virtual_key200_q;
    wire [0:0] i_acl_231_obs_key_from_virtual_key201_q;
    wire [0:0] i_acl_236_obs_key_from_virtual_key202_s;
    reg [63:0] i_acl_236_obs_key_from_virtual_key202_q;
    wire [0:0] i_acl_239_obs_key_from_virtual_key203_qi;
    reg [0:0] i_acl_239_obs_key_from_virtual_key203_q;
    wire [0:0] i_acl_242_obs_key_from_virtual_key204_s;
    reg [63:0] i_acl_242_obs_key_from_virtual_key204_q;
    wire [0:0] i_acl_243_obs_key_from_virtual_key205_q;
    wire [0:0] i_acl_249_obs_key_from_virtual_key206_s;
    reg [63:0] i_acl_249_obs_key_from_virtual_key206_q;
    wire [0:0] i_acl_250_obs_key_from_virtual_key207_q;
    wire [0:0] i_acl_256_obs_key_from_virtual_key208_s;
    reg [63:0] i_acl_256_obs_key_from_virtual_key208_q;
    wire [0:0] i_acl_258_obs_key_from_virtual_key209_q;
    wire [0:0] i_acl_263_obs_key_from_virtual_key210_s;
    reg [63:0] i_acl_263_obs_key_from_virtual_key210_q;
    wire [0:0] i_acl_264_obs_key_from_virtual_key211_q;
    wire [0:0] i_acl_270_obs_key_from_virtual_key212_s;
    reg [63:0] i_acl_270_obs_key_from_virtual_key212_q;
    wire [0:0] i_acl_273_obs_key_from_virtual_key213_q;
    wire [0:0] i_acl_277_obs_key_from_virtual_key214_s;
    reg [63:0] i_acl_277_obs_key_from_virtual_key214_q;
    wire [0:0] i_acl_278_obs_key_from_virtual_key215_q;
    wire [0:0] i_acl_284_obs_key_from_virtual_key216_s;
    reg [63:0] i_acl_284_obs_key_from_virtual_key216_q;
    wire [0:0] i_acl_285_obs_key_from_virtual_key217_qi;
    reg [0:0] i_acl_285_obs_key_from_virtual_key217_q;
    wire [0:0] i_acl_291_obs_key_from_virtual_key218_s;
    reg [63:0] i_acl_291_obs_key_from_virtual_key218_q;
    wire [0:0] i_acl_293_obs_key_from_virtual_key219_q;
    wire [0:0] i_acl_298_obs_key_from_virtual_key220_s;
    reg [63:0] i_acl_298_obs_key_from_virtual_key220_q;
    wire [0:0] i_acl_299_obs_key_from_virtual_key221_q;
    wire [0:0] i_acl_305_obs_key_from_virtual_key222_s;
    reg [63:0] i_acl_305_obs_key_from_virtual_key222_q;
    wire [0:0] i_acl_307_obs_key_from_virtual_key223_q;
    wire [0:0] i_acl_312_obs_key_from_virtual_key224_s;
    reg [63:0] i_acl_312_obs_key_from_virtual_key224_q;
    wire [0:0] i_acl_313_obs_key_from_virtual_key225_q;
    wire [0:0] i_acl_319_obs_key_from_virtual_key226_s;
    reg [63:0] i_acl_319_obs_key_from_virtual_key226_q;
    wire [0:0] i_acl_321_obs_key_from_virtual_key227_q;
    wire [0:0] i_acl_325_obs_key_from_virtual_key228_s;
    reg [63:0] i_acl_325_obs_key_from_virtual_key228_q;
    wire [0:0] i_acl_328_obs_key_from_virtual_key229_q;
    wire [0:0] i_acl_332_obs_key_from_virtual_key230_s;
    reg [63:0] i_acl_332_obs_key_from_virtual_key230_q;
    wire [0:0] i_acl_333_obs_key_from_virtual_key231_qi;
    reg [0:0] i_acl_333_obs_key_from_virtual_key231_q;
    wire [0:0] i_acl_338_obs_key_from_virtual_key232_s;
    reg [63:0] i_acl_338_obs_key_from_virtual_key232_q;
    wire [0:0] i_acl_339_obs_key_from_virtual_key233_q;
    wire [0:0] i_acl_345_obs_key_from_virtual_key234_s;
    reg [63:0] i_acl_345_obs_key_from_virtual_key234_q;
    wire [0:0] i_acl_401_obs_key_from_virtual_key237_q;
    wire [0:0] i_acl_407_obs_key_from_virtual_key238_s;
    reg [63:0] i_acl_407_obs_key_from_virtual_key238_q;
    wire [0:0] i_acl_408_obs_key_from_virtual_key239_q;
    wire [0:0] i_acl_414_obs_key_from_virtual_key240_s;
    reg [63:0] i_acl_414_obs_key_from_virtual_key240_q;
    wire [0:0] i_acl_416_obs_key_from_virtual_key241_q;
    wire [0:0] i_acl_421_obs_key_from_virtual_key242_s;
    reg [63:0] i_acl_421_obs_key_from_virtual_key242_q;
    wire [0:0] i_acl_423_obs_key_from_virtual_key243_qi;
    reg [0:0] i_acl_423_obs_key_from_virtual_key243_q;
    wire [0:0] i_acl_428_obs_key_from_virtual_key244_s;
    reg [63:0] i_acl_428_obs_key_from_virtual_key244_q;
    wire [0:0] i_acl_429_obs_key_from_virtual_key245_qi;
    reg [0:0] i_acl_429_obs_key_from_virtual_key245_q;
    wire [0:0] i_acl_435_obs_key_from_virtual_key246_s;
    reg [63:0] i_acl_435_obs_key_from_virtual_key246_q;
    wire [0:0] i_acl_437_obs_key_from_virtual_key247_qi;
    reg [0:0] i_acl_437_obs_key_from_virtual_key247_q;
    wire [0:0] i_acl_441_obs_key_from_virtual_key248_s;
    reg [63:0] i_acl_441_obs_key_from_virtual_key248_q;
    wire [0:0] i_acl_444_obs_key_from_virtual_key249_qi;
    reg [0:0] i_acl_444_obs_key_from_virtual_key249_q;
    wire [0:0] i_acl_448_obs_key_from_virtual_key250_s;
    reg [63:0] i_acl_448_obs_key_from_virtual_key250_q;
    wire [0:0] i_acl_449_obs_key_from_virtual_key251_qi;
    reg [0:0] i_acl_449_obs_key_from_virtual_key251_q;
    wire [0:0] i_acl_455_obs_key_from_virtual_key252_s;
    reg [63:0] i_acl_455_obs_key_from_virtual_key252_q;
    wire [0:0] i_acl_456_obs_key_from_virtual_key253_qi;
    reg [0:0] i_acl_456_obs_key_from_virtual_key253_q;
    wire [0:0] i_acl_462_obs_key_from_virtual_key254_s;
    reg [63:0] i_acl_462_obs_key_from_virtual_key254_q;
    wire [0:0] i_acl_470_obs_key_from_virtual_key255_s;
    reg [63:0] i_acl_470_obs_key_from_virtual_key255_q;
    wire [0:0] i_acl_477_obs_key_from_virtual_key258_s;
    reg [63:0] i_acl_477_obs_key_from_virtual_key258_q;
    wire [0:0] i_acl_478_obs_key_from_virtual_key259_q;
    wire [0:0] i_acl_484_obs_key_from_virtual_key260_s;
    reg [63:0] i_acl_484_obs_key_from_virtual_key260_q;
    wire [0:0] i_acl_487_obs_key_from_virtual_key261_q;
    wire [0:0] i_acl_490_obs_key_from_virtual_key262_s;
    reg [63:0] i_acl_490_obs_key_from_virtual_key262_q;
    wire [0:0] i_acl_492_obs_key_from_virtual_key263_q;
    wire [0:0] i_acl_497_obs_key_from_virtual_key264_s;
    reg [63:0] i_acl_497_obs_key_from_virtual_key264_q;
    wire [0:0] i_acl_498_obs_key_from_virtual_key265_q;
    wire [0:0] i_acl_503_obs_key_from_virtual_key266_s;
    reg [63:0] i_acl_503_obs_key_from_virtual_key266_q;
    wire [0:0] i_acl_505_obs_key_from_virtual_key267_qi;
    reg [0:0] i_acl_505_obs_key_from_virtual_key267_q;
    wire [0:0] i_acl_510_obs_key_from_virtual_key268_s;
    reg [63:0] i_acl_510_obs_key_from_virtual_key268_q;
    wire [0:0] i_acl_512_obs_key_from_virtual_key269_qi;
    reg [0:0] i_acl_512_obs_key_from_virtual_key269_q;
    wire [0:0] i_acl_517_obs_key_from_virtual_key270_s;
    reg [63:0] i_acl_517_obs_key_from_virtual_key270_q;
    wire [0:0] i_acl_518_obs_key_from_virtual_key271_qi;
    reg [0:0] i_acl_518_obs_key_from_virtual_key271_q;
    wire [0:0] i_acl_524_obs_key_from_virtual_key272_s;
    reg [63:0] i_acl_524_obs_key_from_virtual_key272_q;
    wire [0:0] i_acl_529_obs_key_from_virtual_key273_q;
    wire [0:0] i_acl_530_obs_key_from_virtual_key274_s;
    reg [63:0] i_acl_530_obs_key_from_virtual_key274_q;
    wire [0:0] i_acl_531_obs_key_from_virtual_key275_qi;
    reg [0:0] i_acl_531_obs_key_from_virtual_key275_q;
    wire [0:0] i_acl_537_obs_key_from_virtual_key276_s;
    reg [63:0] i_acl_537_obs_key_from_virtual_key276_q;
    wire [0:0] i_acl_544_obs_key_from_virtual_key279_s;
    reg [63:0] i_acl_544_obs_key_from_virtual_key279_q;
    wire [0:0] i_acl_546_obs_key_from_virtual_key280_qi;
    reg [0:0] i_acl_546_obs_key_from_virtual_key280_q;
    wire [0:0] i_acl_551_obs_key_from_virtual_key281_s;
    reg [63:0] i_acl_551_obs_key_from_virtual_key281_q;
    wire [0:0] i_acl_553_obs_key_from_virtual_key282_qi;
    reg [0:0] i_acl_553_obs_key_from_virtual_key282_q;
    wire [0:0] i_acl_557_obs_key_from_virtual_key283_s;
    reg [63:0] i_acl_557_obs_key_from_virtual_key283_q;
    wire [0:0] i_acl_561_obs_key_from_virtual_key284_qi;
    reg [0:0] i_acl_561_obs_key_from_virtual_key284_q;
    wire [0:0] i_acl_564_obs_key_from_virtual_key285_s;
    reg [63:0] i_acl_564_obs_key_from_virtual_key285_q;
    wire [0:0] i_acl_565_obs_key_from_virtual_key286_qi;
    reg [0:0] i_acl_565_obs_key_from_virtual_key286_q;
    wire [0:0] i_acl_571_obs_key_from_virtual_key287_s;
    reg [63:0] i_acl_571_obs_key_from_virtual_key287_q;
    wire [0:0] i_acl_578_obs_key_from_virtual_key290_s;
    reg [63:0] i_acl_578_obs_key_from_virtual_key290_q;
    wire [0:0] i_acl_585_obs_key_from_virtual_key293_s;
    reg [63:0] i_acl_585_obs_key_from_virtual_key293_q;
    wire [0:0] i_acl_586_obs_key_from_virtual_key294_q;
    wire [0:0] i_acl_592_obs_key_from_virtual_key295_s;
    reg [63:0] i_acl_592_obs_key_from_virtual_key295_q;
    wire [0:0] i_acl_594_obs_key_from_virtual_key296_q;
    wire [0:0] i_acl_599_obs_key_from_virtual_key297_s;
    reg [63:0] i_acl_599_obs_key_from_virtual_key297_q;
    wire [0:0] i_acl_604_obs_key_from_virtual_key298_q;
    wire [0:0] i_acl_606_obs_key_from_virtual_key299_s;
    reg [63:0] i_acl_606_obs_key_from_virtual_key299_q;
    wire [0:0] i_acl_607_obs_key_from_virtual_key300_q;
    wire [0:0] i_acl_613_obs_key_from_virtual_key301_s;
    reg [63:0] i_acl_613_obs_key_from_virtual_key301_q;
    wire [0:0] i_acl_615_obs_key_from_virtual_key302_qi;
    reg [0:0] i_acl_615_obs_key_from_virtual_key302_q;
    wire [0:0] i_acl_620_obs_key_from_virtual_key303_s;
    reg [63:0] i_acl_620_obs_key_from_virtual_key303_q;
    wire [0:0] i_acl_622_obs_key_from_virtual_key304_qi;
    reg [0:0] i_acl_622_obs_key_from_virtual_key304_q;
    wire [0:0] i_acl_627_obs_key_from_virtual_key305_s;
    reg [63:0] i_acl_627_obs_key_from_virtual_key305_q;
    wire [0:0] i_acl_628_obs_key_from_virtual_key306_qi;
    reg [0:0] i_acl_628_obs_key_from_virtual_key306_q;
    wire [0:0] i_acl_634_obs_key_from_virtual_key307_s;
    reg [63:0] i_acl_634_obs_key_from_virtual_key307_q;
    wire [0:0] i_acl_636_obs_key_from_virtual_key308_qi;
    reg [0:0] i_acl_636_obs_key_from_virtual_key308_q;
    wire [0:0] i_acl_640_obs_key_from_virtual_key309_s;
    reg [63:0] i_acl_640_obs_key_from_virtual_key309_q;
    wire [0:0] i_acl_643_obs_key_from_virtual_key310_qi;
    reg [0:0] i_acl_643_obs_key_from_virtual_key310_q;
    wire [0:0] i_acl_647_obs_key_from_virtual_key311_s;
    reg [63:0] i_acl_647_obs_key_from_virtual_key311_q;
    wire [0:0] i_acl_648_obs_key_from_virtual_key312_q;
    wire [0:0] i_acl_654_obs_key_from_virtual_key313_s;
    reg [63:0] i_acl_654_obs_key_from_virtual_key313_q;
    wire [0:0] i_acl_656_obs_key_from_virtual_key314_q;
    wire [0:0] i_acl_661_obs_key_from_virtual_key315_s;
    reg [63:0] i_acl_661_obs_key_from_virtual_key315_q;
    wire [0:0] i_acl_662_obs_key_from_virtual_key316_qi;
    reg [0:0] i_acl_662_obs_key_from_virtual_key316_q;
    wire [0:0] i_acl_668_obs_key_from_virtual_key317_s;
    reg [63:0] i_acl_668_obs_key_from_virtual_key317_q;
    wire [0:0] i_acl_670_obs_key_from_virtual_key318_q;
    wire [0:0] i_acl_674_obs_key_from_virtual_key319_s;
    reg [63:0] i_acl_674_obs_key_from_virtual_key319_q;
    wire [0:0] i_acl_682_obs_key_from_virtual_key320_s;
    reg [63:0] i_acl_682_obs_key_from_virtual_key320_q;
    wire [0:0] i_acl_684_obs_key_from_virtual_key321_qi;
    reg [0:0] i_acl_684_obs_key_from_virtual_key321_q;
    wire [0:0] i_acl_689_obs_key_from_virtual_key322_s;
    reg [63:0] i_acl_689_obs_key_from_virtual_key322_q;
    wire [0:0] i_acl_696_obs_key_from_virtual_key325_s;
    reg [63:0] i_acl_696_obs_key_from_virtual_key325_q;
    wire [0:0] i_acl_697_obs_key_from_virtual_key326_qi;
    reg [0:0] i_acl_697_obs_key_from_virtual_key326_q;
    wire [0:0] i_acl_703_obs_key_from_virtual_key327_s;
    reg [63:0] i_acl_703_obs_key_from_virtual_key327_q;
    wire [0:0] i_acl_704_obs_key_from_virtual_key328_qi;
    reg [0:0] i_acl_704_obs_key_from_virtual_key328_q;
    wire [0:0] i_acl_710_obs_key_from_virtual_key329_s;
    reg [63:0] i_acl_710_obs_key_from_virtual_key329_q;
    wire [0:0] i_acl_717_obs_key_from_virtual_key332_s;
    reg [63:0] i_acl_717_obs_key_from_virtual_key332_q;
    wire [0:0] i_acl_724_obs_key_from_virtual_key335_s;
    reg [63:0] i_acl_724_obs_key_from_virtual_key335_q;
    wire [0:0] i_acl_727_obs_key_from_virtual_key336_qi;
    reg [0:0] i_acl_727_obs_key_from_virtual_key336_q;
    wire [0:0] i_acl_730_obs_key_from_virtual_key337_s;
    reg [63:0] i_acl_730_obs_key_from_virtual_key337_q;
    wire [0:0] i_acl_734_obs_key_from_virtual_key338_qi;
    reg [0:0] i_acl_734_obs_key_from_virtual_key338_q;
    wire [0:0] i_acl_737_obs_key_from_virtual_key339_s;
    reg [63:0] i_acl_737_obs_key_from_virtual_key339_q;
    wire [0:0] i_acl_738_obs_key_from_virtual_key340_qi;
    reg [0:0] i_acl_738_obs_key_from_virtual_key340_q;
    wire [0:0] i_acl_744_obs_key_from_virtual_key341_s;
    reg [63:0] i_acl_744_obs_key_from_virtual_key341_q;
    wire [0:0] i_acl_747_obs_key_from_virtual_key342_qi;
    reg [0:0] i_acl_747_obs_key_from_virtual_key342_q;
    wire [0:0] i_acl_751_obs_key_from_virtual_key343_s;
    reg [63:0] i_acl_751_obs_key_from_virtual_key343_q;
    wire [0:0] i_acl_752_obs_key_from_virtual_key344_qi;
    reg [0:0] i_acl_752_obs_key_from_virtual_key344_q;
    wire [0:0] i_acl_758_obs_key_from_virtual_key345_s;
    reg [63:0] i_acl_758_obs_key_from_virtual_key345_q;
    wire [0:0] i_acl_761_obs_key_from_virtual_key346_qi;
    reg [0:0] i_acl_761_obs_key_from_virtual_key346_q;
    wire [0:0] i_acl_764_obs_key_from_virtual_key347_s;
    reg [63:0] i_acl_764_obs_key_from_virtual_key347_q;
    wire [0:0] i_acl_765_obs_key_from_virtual_key348_qi;
    reg [0:0] i_acl_765_obs_key_from_virtual_key348_q;
    wire [0:0] i_acl_771_obs_key_from_virtual_key349_s;
    reg [63:0] i_acl_771_obs_key_from_virtual_key349_q;
    wire [0:0] i_acl_775_obs_key_from_virtual_key350_qi;
    reg [0:0] i_acl_775_obs_key_from_virtual_key350_q;
    wire [0:0] i_acl_778_obs_key_from_virtual_key351_s;
    reg [63:0] i_acl_778_obs_key_from_virtual_key351_q;
    wire [0:0] i_acl_780_obs_key_from_virtual_key352_qi;
    reg [0:0] i_acl_780_obs_key_from_virtual_key352_q;
    wire [0:0] i_acl_785_obs_key_from_virtual_key353_s;
    reg [63:0] i_acl_785_obs_key_from_virtual_key353_q;
    wire [0:0] i_acl_786_obs_key_from_virtual_key354_qi;
    reg [0:0] i_acl_786_obs_key_from_virtual_key354_q;
    wire [0:0] i_acl_792_obs_key_from_virtual_key355_s;
    reg [63:0] i_acl_792_obs_key_from_virtual_key355_q;
    wire [0:0] i_acl_796_obs_key_from_virtual_key356_qi;
    reg [0:0] i_acl_796_obs_key_from_virtual_key356_q;
    wire [0:0] i_acl_798_obs_key_from_virtual_key357_s;
    reg [63:0] i_acl_798_obs_key_from_virtual_key357_q;
    wire [0:0] i_acl_803_obs_key_from_virtual_key358_qi;
    reg [0:0] i_acl_803_obs_key_from_virtual_key358_q;
    wire [0:0] i_acl_805_obs_key_from_virtual_key359_s;
    reg [63:0] i_acl_805_obs_key_from_virtual_key359_q;
    wire [0:0] i_acl_806_obs_key_from_virtual_key360_qi;
    reg [0:0] i_acl_806_obs_key_from_virtual_key360_q;
    wire [0:0] i_acl_812_obs_key_from_virtual_key361_s;
    reg [63:0] i_acl_812_obs_key_from_virtual_key361_q;
    wire [0:0] i_acl_813_obs_key_from_virtual_key362_qi;
    reg [0:0] i_acl_813_obs_key_from_virtual_key362_q;
    wire [0:0] i_acl_819_obs_key_from_virtual_key363_s;
    reg [63:0] i_acl_819_obs_key_from_virtual_key363_q;
    wire [0:0] i_acl_821_obs_key_from_virtual_key364_qi;
    reg [0:0] i_acl_821_obs_key_from_virtual_key364_q;
    wire [0:0] i_acl_826_obs_key_from_virtual_key365_s;
    reg [63:0] i_acl_826_obs_key_from_virtual_key365_q;
    wire [0:0] i_acl_828_obs_key_from_virtual_key366_qi;
    reg [0:0] i_acl_828_obs_key_from_virtual_key366_q;
    wire [0:0] i_acl_833_obs_key_from_virtual_key367_s;
    reg [63:0] i_acl_833_obs_key_from_virtual_key367_q;
    wire [0:0] i_acl_834_obs_key_from_virtual_key368_qi;
    reg [0:0] i_acl_834_obs_key_from_virtual_key368_q;
    wire [0:0] i_acl_840_obs_key_from_virtual_key369_s;
    reg [63:0] i_acl_840_obs_key_from_virtual_key369_q;
    wire [0:0] i_acl_842_obs_key_from_virtual_key370_qi;
    reg [0:0] i_acl_842_obs_key_from_virtual_key370_q;
    wire [0:0] i_acl_846_obs_key_from_virtual_key371_s;
    reg [63:0] i_acl_846_obs_key_from_virtual_key371_q;
    wire [0:0] i_acl_848_obs_key_from_virtual_key372_qi;
    reg [0:0] i_acl_848_obs_key_from_virtual_key372_q;
    wire [0:0] i_acl_853_obs_key_from_virtual_key373_s;
    reg [63:0] i_acl_853_obs_key_from_virtual_key373_q;
    wire [0:0] i_acl_854_obs_key_from_virtual_key374_qi;
    reg [0:0] i_acl_854_obs_key_from_virtual_key374_q;
    wire [0:0] i_acl_860_obs_key_from_virtual_key375_s;
    reg [63:0] i_acl_860_obs_key_from_virtual_key375_q;
    wire [0:0] i_acl_862_obs_key_from_virtual_key376_qi;
    reg [0:0] i_acl_862_obs_key_from_virtual_key376_q;
    wire [0:0] i_acl_867_obs_key_from_virtual_key377_s;
    reg [63:0] i_acl_867_obs_key_from_virtual_key377_q;
    wire [0:0] i_acl_870_obs_key_from_virtual_key378_qi;
    reg [0:0] i_acl_870_obs_key_from_virtual_key378_q;
    wire [0:0] i_acl_874_obs_key_from_virtual_key379_s;
    reg [63:0] i_acl_874_obs_key_from_virtual_key379_q;
    wire [0:0] i_acl_875_obs_key_from_virtual_key380_qi;
    reg [0:0] i_acl_875_obs_key_from_virtual_key380_q;
    wire [0:0] i_acl_881_obs_key_from_virtual_key381_s;
    reg [63:0] i_acl_881_obs_key_from_virtual_key381_q;
    wire [0:0] i_acl_882_obs_key_from_virtual_key382_qi;
    reg [0:0] i_acl_882_obs_key_from_virtual_key382_q;
    wire [0:0] i_acl_888_obs_key_from_virtual_key383_s;
    reg [63:0] i_acl_888_obs_key_from_virtual_key383_q;
    wire [0:0] i_acl_890_obs_key_from_virtual_key384_qi;
    reg [0:0] i_acl_890_obs_key_from_virtual_key384_q;
    wire [0:0] i_acl_895_obs_key_from_virtual_key385_s;
    reg [63:0] i_acl_895_obs_key_from_virtual_key385_q;
    wire [0:0] i_acl_897_obs_key_from_virtual_key386_qi;
    reg [0:0] i_acl_897_obs_key_from_virtual_key386_q;
    wire [0:0] i_acl_902_obs_key_from_virtual_key387_s;
    reg [63:0] i_acl_902_obs_key_from_virtual_key387_q;
    wire [0:0] i_acl_903_obs_key_from_virtual_key388_qi;
    reg [0:0] i_acl_903_obs_key_from_virtual_key388_q;
    wire [0:0] i_acl_909_obs_key_from_virtual_key389_s;
    reg [63:0] i_acl_909_obs_key_from_virtual_key389_q;
    wire [0:0] i_acl_913_obs_key_from_virtual_key390_qi;
    reg [0:0] i_acl_913_obs_key_from_virtual_key390_q;
    wire [0:0] i_acl_915_obs_key_from_virtual_key391_s;
    reg [63:0] i_acl_915_obs_key_from_virtual_key391_q;
    wire [0:0] i_acl_916_obs_key_from_virtual_key392_qi;
    reg [0:0] i_acl_916_obs_key_from_virtual_key392_q;
    wire [0:0] i_acl_922_obs_key_from_virtual_key393_s;
    reg [63:0] i_acl_922_obs_key_from_virtual_key393_q;
    wire [0:0] i_acl_923_obs_key_from_virtual_key394_qi;
    reg [0:0] i_acl_923_obs_key_from_virtual_key394_q;
    wire [0:0] i_acl_929_obs_key_from_virtual_key395_s;
    reg [63:0] i_acl_929_obs_key_from_virtual_key395_q;
    wire [0:0] i_acl_937_obs_key_from_virtual_key396_s;
    reg [63:0] i_acl_937_obs_key_from_virtual_key396_q;
    wire [0:0] i_acl_944_obs_key_from_virtual_key399_s;
    reg [63:0] i_acl_944_obs_key_from_virtual_key399_q;
    wire [0:0] i_acl_947_obs_key_from_virtual_key400_qi;
    reg [0:0] i_acl_947_obs_key_from_virtual_key400_q;
    wire [0:0] i_acl_951_obs_key_from_virtual_key401_s;
    reg [63:0] i_acl_951_obs_key_from_virtual_key401_q;
    wire [0:0] i_acl_953_obs_key_from_virtual_key402_qi;
    reg [0:0] i_acl_953_obs_key_from_virtual_key402_q;
    wire [0:0] i_acl_957_obs_key_from_virtual_key403_s;
    reg [63:0] i_acl_957_obs_key_from_virtual_key403_q;
    wire [0:0] i_acl_964_obs_key_from_virtual_key404_s;
    reg [63:0] i_acl_964_obs_key_from_virtual_key404_q;
    wire [0:0] i_acl_965_obs_key_from_virtual_key405_q;
    wire [0:0] i_acl_967_obs_key_from_virtual_key406_q;
    wire [0:0] i_acl_970_obs_key_from_virtual_key407_s;
    reg [0:0] i_acl_970_obs_key_from_virtual_key407_q;
    wire [0:0] i_acl_971_obs_key_from_virtual_key408_q;
    wire [0:0] i_acl_973_obs_key_from_virtual_key409_q;
    wire [0:0] i_acl_975_obs_key_from_virtual_key410_s;
    reg [0:0] i_acl_975_obs_key_from_virtual_key410_q;
    wire [0:0] i_acl_976_obs_key_from_virtual_key411_q;
    wire [0:0] i_acl_977_obs_key_from_virtual_key412_qi;
    reg [0:0] i_acl_977_obs_key_from_virtual_key412_q;
    wire [0:0] i_acl_983_obs_key_from_virtual_key413_s;
    reg [0:0] i_acl_983_obs_key_from_virtual_key413_q;
    wire [0:0] i_acl_984_obs_key_from_virtual_key414_s;
    reg [63:0] i_acl_984_obs_key_from_virtual_key414_q;
    reg [63:0] i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q;
    wire [31:0] i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_o_readdata;
    wire [63:0] i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_address;
    wire [0:0] i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_burstcount;
    wire [7:0] i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_enable;
    wire [0:0] i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_read;
    wire [0:0] i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_write;
    wire [63:0] i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_writedata;
    wire [33:0] i_pivot109_obs_key_from_virtual_key11_a;
    wire [33:0] i_pivot109_obs_key_from_virtual_key11_b;
    logic [33:0] i_pivot109_obs_key_from_virtual_key11_o;
    wire [0:0] i_pivot109_obs_key_from_virtual_key11_c;
    wire [33:0] i_pivot111_obs_key_from_virtual_key5_a;
    wire [33:0] i_pivot111_obs_key_from_virtual_key5_b;
    logic [33:0] i_pivot111_obs_key_from_virtual_key5_o;
    wire [0:0] i_pivot111_obs_key_from_virtual_key5_c;
    wire [33:0] i_pivot113_obs_key_from_virtual_key145_a;
    wire [33:0] i_pivot113_obs_key_from_virtual_key145_b;
    logic [33:0] i_pivot113_obs_key_from_virtual_key145_o;
    wire [0:0] i_pivot113_obs_key_from_virtual_key145_c;
    wire [33:0] i_pivot115_obs_key_from_virtual_key81_a;
    wire [33:0] i_pivot115_obs_key_from_virtual_key81_b;
    logic [33:0] i_pivot115_obs_key_from_virtual_key81_o;
    wire [0:0] i_pivot115_obs_key_from_virtual_key81_c;
    wire [33:0] i_pivot117_obs_key_from_virtual_key147_a;
    wire [33:0] i_pivot117_obs_key_from_virtual_key147_b;
    logic [33:0] i_pivot117_obs_key_from_virtual_key147_o;
    wire [0:0] i_pivot117_obs_key_from_virtual_key147_c;
    wire [33:0] i_pivot119_obs_key_from_virtual_key83_a;
    wire [33:0] i_pivot119_obs_key_from_virtual_key83_b;
    logic [33:0] i_pivot119_obs_key_from_virtual_key83_o;
    wire [0:0] i_pivot119_obs_key_from_virtual_key83_c;
    wire [33:0] i_pivot121_obs_key_from_virtual_key41_a;
    wire [33:0] i_pivot121_obs_key_from_virtual_key41_b;
    logic [33:0] i_pivot121_obs_key_from_virtual_key41_o;
    wire [0:0] i_pivot121_obs_key_from_virtual_key41_c;
    wire [33:0] i_pivot123_obs_key_from_virtual_key149_a;
    wire [33:0] i_pivot123_obs_key_from_virtual_key149_b;
    logic [33:0] i_pivot123_obs_key_from_virtual_key149_o;
    wire [0:0] i_pivot123_obs_key_from_virtual_key149_c;
    wire [33:0] i_pivot125_obs_key_from_virtual_key85_a;
    wire [33:0] i_pivot125_obs_key_from_virtual_key85_b;
    logic [33:0] i_pivot125_obs_key_from_virtual_key85_o;
    wire [0:0] i_pivot125_obs_key_from_virtual_key85_c;
    wire [33:0] i_pivot127_obs_key_from_virtual_key151_a;
    wire [33:0] i_pivot127_obs_key_from_virtual_key151_b;
    logic [33:0] i_pivot127_obs_key_from_virtual_key151_o;
    wire [0:0] i_pivot127_obs_key_from_virtual_key151_c;
    wire [33:0] i_pivot129_obs_key_from_virtual_key153_a;
    wire [33:0] i_pivot129_obs_key_from_virtual_key153_b;
    logic [33:0] i_pivot129_obs_key_from_virtual_key153_o;
    wire [0:0] i_pivot129_obs_key_from_virtual_key153_c;
    wire [33:0] i_pivot131_obs_key_from_virtual_key87_a;
    wire [33:0] i_pivot131_obs_key_from_virtual_key87_b;
    logic [33:0] i_pivot131_obs_key_from_virtual_key87_o;
    wire [0:0] i_pivot131_obs_key_from_virtual_key87_c;
    wire [33:0] i_pivot133_obs_key_from_virtual_key43_a;
    wire [33:0] i_pivot133_obs_key_from_virtual_key43_b;
    logic [33:0] i_pivot133_obs_key_from_virtual_key43_o;
    wire [0:0] i_pivot133_obs_key_from_virtual_key43_c;
    wire [33:0] i_pivot135_obs_key_from_virtual_key23_a;
    wire [33:0] i_pivot135_obs_key_from_virtual_key23_b;
    logic [33:0] i_pivot135_obs_key_from_virtual_key23_o;
    wire [0:0] i_pivot135_obs_key_from_virtual_key23_c;
    wire [33:0] i_pivot137_obs_key_from_virtual_key155_a;
    wire [33:0] i_pivot137_obs_key_from_virtual_key155_b;
    logic [33:0] i_pivot137_obs_key_from_virtual_key155_o;
    wire [0:0] i_pivot137_obs_key_from_virtual_key155_c;
    wire [33:0] i_pivot139_obs_key_from_virtual_key89_a;
    wire [33:0] i_pivot139_obs_key_from_virtual_key89_b;
    logic [33:0] i_pivot139_obs_key_from_virtual_key89_o;
    wire [0:0] i_pivot139_obs_key_from_virtual_key89_c;
    wire [33:0] i_pivot13_obs_key_from_virtual_key61_a;
    wire [33:0] i_pivot13_obs_key_from_virtual_key61_b;
    logic [33:0] i_pivot13_obs_key_from_virtual_key61_o;
    wire [0:0] i_pivot13_obs_key_from_virtual_key61_c;
    wire [33:0] i_pivot141_obs_key_from_virtual_key157_a;
    wire [33:0] i_pivot141_obs_key_from_virtual_key157_b;
    logic [33:0] i_pivot141_obs_key_from_virtual_key157_o;
    wire [0:0] i_pivot141_obs_key_from_virtual_key157_c;
    wire [33:0] i_pivot143_obs_key_from_virtual_key159_a;
    wire [33:0] i_pivot143_obs_key_from_virtual_key159_b;
    logic [33:0] i_pivot143_obs_key_from_virtual_key159_o;
    wire [0:0] i_pivot143_obs_key_from_virtual_key159_c;
    wire [33:0] i_pivot145_obs_key_from_virtual_key91_a;
    wire [33:0] i_pivot145_obs_key_from_virtual_key91_b;
    logic [33:0] i_pivot145_obs_key_from_virtual_key91_o;
    wire [0:0] i_pivot145_obs_key_from_virtual_key91_c;
    wire [33:0] i_pivot147_obs_key_from_virtual_key45_a;
    wire [33:0] i_pivot147_obs_key_from_virtual_key45_b;
    logic [33:0] i_pivot147_obs_key_from_virtual_key45_o;
    wire [0:0] i_pivot147_obs_key_from_virtual_key45_c;
    wire [33:0] i_pivot149_obs_key_from_virtual_key161_a;
    wire [33:0] i_pivot149_obs_key_from_virtual_key161_b;
    logic [33:0] i_pivot149_obs_key_from_virtual_key161_o;
    wire [0:0] i_pivot149_obs_key_from_virtual_key161_c;
    wire [33:0] i_pivot151_obs_key_from_virtual_key93_a;
    wire [33:0] i_pivot151_obs_key_from_virtual_key93_b;
    logic [33:0] i_pivot151_obs_key_from_virtual_key93_o;
    wire [0:0] i_pivot151_obs_key_from_virtual_key93_c;
    wire [33:0] i_pivot153_obs_key_from_virtual_key163_a;
    wire [33:0] i_pivot153_obs_key_from_virtual_key163_b;
    logic [33:0] i_pivot153_obs_key_from_virtual_key163_o;
    wire [0:0] i_pivot153_obs_key_from_virtual_key163_c;
    wire [33:0] i_pivot155_obs_key_from_virtual_key165_a;
    wire [33:0] i_pivot155_obs_key_from_virtual_key165_b;
    logic [33:0] i_pivot155_obs_key_from_virtual_key165_o;
    wire [0:0] i_pivot155_obs_key_from_virtual_key165_c;
    wire [33:0] i_pivot157_obs_key_from_virtual_key95_a;
    wire [33:0] i_pivot157_obs_key_from_virtual_key95_b;
    logic [33:0] i_pivot157_obs_key_from_virtual_key95_o;
    wire [0:0] i_pivot157_obs_key_from_virtual_key95_c;
    wire [33:0] i_pivot159_obs_key_from_virtual_key47_a;
    wire [33:0] i_pivot159_obs_key_from_virtual_key47_b;
    logic [33:0] i_pivot159_obs_key_from_virtual_key47_o;
    wire [0:0] i_pivot159_obs_key_from_virtual_key47_c;
    wire [33:0] i_pivot161_obs_key_from_virtual_key25_a;
    wire [33:0] i_pivot161_obs_key_from_virtual_key25_b;
    logic [33:0] i_pivot161_obs_key_from_virtual_key25_o;
    wire [0:0] i_pivot161_obs_key_from_virtual_key25_c;
    wire [33:0] i_pivot163_obs_key_from_virtual_key13_a;
    wire [33:0] i_pivot163_obs_key_from_virtual_key13_b;
    logic [33:0] i_pivot163_obs_key_from_virtual_key13_o;
    wire [0:0] i_pivot163_obs_key_from_virtual_key13_c;
    wire [33:0] i_pivot165_obs_key_from_virtual_key167_a;
    wire [33:0] i_pivot165_obs_key_from_virtual_key167_b;
    logic [33:0] i_pivot165_obs_key_from_virtual_key167_o;
    wire [0:0] i_pivot165_obs_key_from_virtual_key167_c;
    wire [33:0] i_pivot167_obs_key_from_virtual_key97_a;
    wire [33:0] i_pivot167_obs_key_from_virtual_key97_b;
    logic [33:0] i_pivot167_obs_key_from_virtual_key97_o;
    wire [0:0] i_pivot167_obs_key_from_virtual_key97_c;
    wire [33:0] i_pivot169_obs_key_from_virtual_key169_a;
    wire [33:0] i_pivot169_obs_key_from_virtual_key169_b;
    logic [33:0] i_pivot169_obs_key_from_virtual_key169_o;
    wire [0:0] i_pivot169_obs_key_from_virtual_key169_c;
    wire [33:0] i_pivot171_obs_key_from_virtual_key171_a;
    wire [33:0] i_pivot171_obs_key_from_virtual_key171_b;
    logic [33:0] i_pivot171_obs_key_from_virtual_key171_o;
    wire [0:0] i_pivot171_obs_key_from_virtual_key171_c;
    wire [33:0] i_pivot173_obs_key_from_virtual_key99_a;
    wire [33:0] i_pivot173_obs_key_from_virtual_key99_b;
    logic [33:0] i_pivot173_obs_key_from_virtual_key99_o;
    wire [0:0] i_pivot173_obs_key_from_virtual_key99_c;
    wire [33:0] i_pivot175_obs_key_from_virtual_key49_a;
    wire [33:0] i_pivot175_obs_key_from_virtual_key49_b;
    logic [33:0] i_pivot175_obs_key_from_virtual_key49_o;
    wire [0:0] i_pivot175_obs_key_from_virtual_key49_c;
    wire [33:0] i_pivot177_obs_key_from_virtual_key173_a;
    wire [33:0] i_pivot177_obs_key_from_virtual_key173_b;
    logic [33:0] i_pivot177_obs_key_from_virtual_key173_o;
    wire [0:0] i_pivot177_obs_key_from_virtual_key173_c;
    wire [33:0] i_pivot179_obs_key_from_virtual_key101_a;
    wire [33:0] i_pivot179_obs_key_from_virtual_key101_b;
    logic [33:0] i_pivot179_obs_key_from_virtual_key101_o;
    wire [0:0] i_pivot179_obs_key_from_virtual_key101_c;
    wire [33:0] i_pivot181_obs_key_from_virtual_key175_a;
    wire [33:0] i_pivot181_obs_key_from_virtual_key175_b;
    logic [33:0] i_pivot181_obs_key_from_virtual_key175_o;
    wire [0:0] i_pivot181_obs_key_from_virtual_key175_c;
    wire [33:0] i_pivot183_obs_key_from_virtual_key177_a;
    wire [33:0] i_pivot183_obs_key_from_virtual_key177_b;
    logic [33:0] i_pivot183_obs_key_from_virtual_key177_o;
    wire [0:0] i_pivot183_obs_key_from_virtual_key177_c;
    wire [33:0] i_pivot185_obs_key_from_virtual_key103_a;
    wire [33:0] i_pivot185_obs_key_from_virtual_key103_b;
    logic [33:0] i_pivot185_obs_key_from_virtual_key103_o;
    wire [0:0] i_pivot185_obs_key_from_virtual_key103_c;
    wire [33:0] i_pivot187_obs_key_from_virtual_key51_a;
    wire [33:0] i_pivot187_obs_key_from_virtual_key51_b;
    logic [33:0] i_pivot187_obs_key_from_virtual_key51_o;
    wire [0:0] i_pivot187_obs_key_from_virtual_key51_c;
    wire [33:0] i_pivot189_obs_key_from_virtual_key27_a;
    wire [33:0] i_pivot189_obs_key_from_virtual_key27_b;
    logic [33:0] i_pivot189_obs_key_from_virtual_key27_o;
    wire [0:0] i_pivot189_obs_key_from_virtual_key27_c;
    wire [33:0] i_pivot191_obs_key_from_virtual_key179_a;
    wire [33:0] i_pivot191_obs_key_from_virtual_key179_b;
    logic [33:0] i_pivot191_obs_key_from_virtual_key179_o;
    wire [0:0] i_pivot191_obs_key_from_virtual_key179_c;
    wire [33:0] i_pivot193_obs_key_from_virtual_key105_a;
    wire [33:0] i_pivot193_obs_key_from_virtual_key105_b;
    logic [33:0] i_pivot193_obs_key_from_virtual_key105_o;
    wire [0:0] i_pivot193_obs_key_from_virtual_key105_c;
    wire [33:0] i_pivot195_obs_key_from_virtual_key181_a;
    wire [33:0] i_pivot195_obs_key_from_virtual_key181_b;
    logic [33:0] i_pivot195_obs_key_from_virtual_key181_o;
    wire [0:0] i_pivot195_obs_key_from_virtual_key181_c;
    wire [33:0] i_pivot197_obs_key_from_virtual_key183_a;
    wire [33:0] i_pivot197_obs_key_from_virtual_key183_b;
    logic [33:0] i_pivot197_obs_key_from_virtual_key183_o;
    wire [0:0] i_pivot197_obs_key_from_virtual_key183_c;
    wire [33:0] i_pivot199_obs_key_from_virtual_key107_a;
    wire [33:0] i_pivot199_obs_key_from_virtual_key107_b;
    logic [33:0] i_pivot199_obs_key_from_virtual_key107_o;
    wire [0:0] i_pivot199_obs_key_from_virtual_key107_c;
    wire [33:0] i_pivot19_obs_key_from_virtual_key119_a;
    wire [33:0] i_pivot19_obs_key_from_virtual_key119_b;
    logic [33:0] i_pivot19_obs_key_from_virtual_key119_o;
    wire [0:0] i_pivot19_obs_key_from_virtual_key119_c;
    wire [33:0] i_pivot201_obs_key_from_virtual_key53_a;
    wire [33:0] i_pivot201_obs_key_from_virtual_key53_b;
    logic [33:0] i_pivot201_obs_key_from_virtual_key53_o;
    wire [0:0] i_pivot201_obs_key_from_virtual_key53_c;
    wire [33:0] i_pivot203_obs_key_from_virtual_key185_a;
    wire [33:0] i_pivot203_obs_key_from_virtual_key185_b;
    logic [33:0] i_pivot203_obs_key_from_virtual_key185_o;
    wire [0:0] i_pivot203_obs_key_from_virtual_key185_c;
    wire [33:0] i_pivot205_obs_key_from_virtual_key109_a;
    wire [33:0] i_pivot205_obs_key_from_virtual_key109_b;
    logic [33:0] i_pivot205_obs_key_from_virtual_key109_o;
    wire [0:0] i_pivot205_obs_key_from_virtual_key109_c;
    wire [33:0] i_pivot207_obs_key_from_virtual_key187_a;
    wire [33:0] i_pivot207_obs_key_from_virtual_key187_b;
    logic [33:0] i_pivot207_obs_key_from_virtual_key187_o;
    wire [0:0] i_pivot207_obs_key_from_virtual_key187_c;
    wire [33:0] i_pivot211_obs_key_from_virtual_key189_a;
    wire [33:0] i_pivot211_obs_key_from_virtual_key189_b;
    logic [33:0] i_pivot211_obs_key_from_virtual_key189_o;
    wire [0:0] i_pivot211_obs_key_from_virtual_key189_c;
    wire [33:0] i_pivot213_obs_key_from_virtual_key111_a;
    wire [33:0] i_pivot213_obs_key_from_virtual_key111_b;
    logic [33:0] i_pivot213_obs_key_from_virtual_key111_o;
    wire [0:0] i_pivot213_obs_key_from_virtual_key111_c;
    wire [33:0] i_pivot215_obs_key_from_virtual_key55_a;
    wire [33:0] i_pivot215_obs_key_from_virtual_key55_b;
    logic [33:0] i_pivot215_obs_key_from_virtual_key55_o;
    wire [0:0] i_pivot215_obs_key_from_virtual_key55_c;
    wire [33:0] i_pivot217_obs_key_from_virtual_key29_a;
    wire [33:0] i_pivot217_obs_key_from_virtual_key29_b;
    logic [33:0] i_pivot217_obs_key_from_virtual_key29_o;
    wire [0:0] i_pivot217_obs_key_from_virtual_key29_c;
    wire [33:0] i_pivot219_obs_key_from_virtual_key15_a;
    wire [33:0] i_pivot219_obs_key_from_virtual_key15_b;
    logic [33:0] i_pivot219_obs_key_from_virtual_key15_o;
    wire [0:0] i_pivot219_obs_key_from_virtual_key15_c;
    wire [33:0] i_pivot221_obs_key_from_virtual_key7_a;
    wire [33:0] i_pivot221_obs_key_from_virtual_key7_b;
    logic [33:0] i_pivot221_obs_key_from_virtual_key7_o;
    wire [0:0] i_pivot221_obs_key_from_virtual_key7_c;
    wire [33:0] i_pivot223_obs_key_from_virtual_key3_a;
    wire [33:0] i_pivot223_obs_key_from_virtual_key3_b;
    logic [33:0] i_pivot223_obs_key_from_virtual_key3_o;
    wire [0:0] i_pivot223_obs_key_from_virtual_key3_c;
    wire [33:0] i_pivot25_obs_key_from_virtual_key17_a;
    wire [33:0] i_pivot25_obs_key_from_virtual_key17_b;
    logic [33:0] i_pivot25_obs_key_from_virtual_key17_o;
    wire [0:0] i_pivot25_obs_key_from_virtual_key17_c;
    wire [33:0] i_pivot27_obs_key_from_virtual_key121_a;
    wire [33:0] i_pivot27_obs_key_from_virtual_key121_b;
    logic [33:0] i_pivot27_obs_key_from_virtual_key121_o;
    wire [0:0] i_pivot27_obs_key_from_virtual_key121_c;
    wire [33:0] i_pivot29_obs_key_from_virtual_key63_a;
    wire [33:0] i_pivot29_obs_key_from_virtual_key63_b;
    logic [33:0] i_pivot29_obs_key_from_virtual_key63_o;
    wire [0:0] i_pivot29_obs_key_from_virtual_key63_c;
    wire [33:0] i_pivot33_obs_key_from_virtual_key123_a;
    wire [33:0] i_pivot33_obs_key_from_virtual_key123_b;
    logic [33:0] i_pivot33_obs_key_from_virtual_key123_o;
    wire [0:0] i_pivot33_obs_key_from_virtual_key123_c;
    wire [33:0] i_pivot35_obs_key_from_virtual_key125_a;
    wire [33:0] i_pivot35_obs_key_from_virtual_key125_b;
    logic [33:0] i_pivot35_obs_key_from_virtual_key125_o;
    wire [0:0] i_pivot35_obs_key_from_virtual_key125_c;
    wire [33:0] i_pivot37_obs_key_from_virtual_key65_a;
    wire [33:0] i_pivot37_obs_key_from_virtual_key65_b;
    logic [33:0] i_pivot37_obs_key_from_virtual_key65_o;
    wire [0:0] i_pivot37_obs_key_from_virtual_key65_c;
    wire [33:0] i_pivot39_obs_key_from_virtual_key33_a;
    wire [33:0] i_pivot39_obs_key_from_virtual_key33_b;
    logic [33:0] i_pivot39_obs_key_from_virtual_key33_o;
    wire [0:0] i_pivot39_obs_key_from_virtual_key33_c;
    wire [33:0] i_pivot3_obs_key_from_virtual_key57_a;
    wire [33:0] i_pivot3_obs_key_from_virtual_key57_b;
    logic [33:0] i_pivot3_obs_key_from_virtual_key57_o;
    wire [0:0] i_pivot3_obs_key_from_virtual_key57_c;
    wire [33:0] i_pivot41_obs_key_from_virtual_key127_a;
    wire [33:0] i_pivot41_obs_key_from_virtual_key127_b;
    logic [33:0] i_pivot41_obs_key_from_virtual_key127_o;
    wire [0:0] i_pivot41_obs_key_from_virtual_key127_c;
    wire [33:0] i_pivot43_obs_key_from_virtual_key67_a;
    wire [33:0] i_pivot43_obs_key_from_virtual_key67_b;
    logic [33:0] i_pivot43_obs_key_from_virtual_key67_o;
    wire [0:0] i_pivot43_obs_key_from_virtual_key67_c;
    wire [33:0] i_pivot45_obs_key_from_virtual_key129_a;
    wire [33:0] i_pivot45_obs_key_from_virtual_key129_b;
    logic [33:0] i_pivot45_obs_key_from_virtual_key129_o;
    wire [0:0] i_pivot45_obs_key_from_virtual_key129_c;
    wire [33:0] i_pivot47_obs_key_from_virtual_key131_a;
    wire [33:0] i_pivot47_obs_key_from_virtual_key131_b;
    logic [33:0] i_pivot47_obs_key_from_virtual_key131_o;
    wire [0:0] i_pivot47_obs_key_from_virtual_key131_c;
    wire [33:0] i_pivot49_obs_key_from_virtual_key69_a;
    wire [33:0] i_pivot49_obs_key_from_virtual_key69_b;
    logic [33:0] i_pivot49_obs_key_from_virtual_key69_o;
    wire [0:0] i_pivot49_obs_key_from_virtual_key69_c;
    wire [33:0] i_pivot51_obs_key_from_virtual_key35_a;
    wire [33:0] i_pivot51_obs_key_from_virtual_key35_b;
    logic [33:0] i_pivot51_obs_key_from_virtual_key35_o;
    wire [0:0] i_pivot51_obs_key_from_virtual_key35_c;
    wire [33:0] i_pivot53_obs_key_from_virtual_key19_a;
    wire [33:0] i_pivot53_obs_key_from_virtual_key19_b;
    logic [33:0] i_pivot53_obs_key_from_virtual_key19_o;
    wire [0:0] i_pivot53_obs_key_from_virtual_key19_c;
    wire [33:0] i_pivot55_obs_key_from_virtual_key9_a;
    wire [33:0] i_pivot55_obs_key_from_virtual_key9_b;
    logic [33:0] i_pivot55_obs_key_from_virtual_key9_o;
    wire [0:0] i_pivot55_obs_key_from_virtual_key9_c;
    wire [33:0] i_pivot57_obs_key_from_virtual_key133_a;
    wire [33:0] i_pivot57_obs_key_from_virtual_key133_b;
    logic [33:0] i_pivot57_obs_key_from_virtual_key133_o;
    wire [0:0] i_pivot57_obs_key_from_virtual_key133_c;
    wire [33:0] i_pivot59_obs_key_from_virtual_key71_a;
    wire [33:0] i_pivot59_obs_key_from_virtual_key71_b;
    logic [33:0] i_pivot59_obs_key_from_virtual_key71_o;
    wire [0:0] i_pivot59_obs_key_from_virtual_key71_c;
    wire [33:0] i_pivot5_obs_key_from_virtual_key117_a;
    wire [33:0] i_pivot5_obs_key_from_virtual_key117_b;
    logic [33:0] i_pivot5_obs_key_from_virtual_key117_o;
    wire [0:0] i_pivot5_obs_key_from_virtual_key117_c;
    wire [33:0] i_pivot61_obs_key_from_virtual_key135_a;
    wire [33:0] i_pivot61_obs_key_from_virtual_key135_b;
    logic [33:0] i_pivot61_obs_key_from_virtual_key135_o;
    wire [0:0] i_pivot61_obs_key_from_virtual_key135_c;
    wire [33:0] i_pivot63_obs_key_from_virtual_key137_a;
    wire [33:0] i_pivot63_obs_key_from_virtual_key137_b;
    logic [33:0] i_pivot63_obs_key_from_virtual_key137_o;
    wire [0:0] i_pivot63_obs_key_from_virtual_key137_c;
    wire [33:0] i_pivot65_obs_key_from_virtual_key73_a;
    wire [33:0] i_pivot65_obs_key_from_virtual_key73_b;
    logic [33:0] i_pivot65_obs_key_from_virtual_key73_o;
    wire [0:0] i_pivot65_obs_key_from_virtual_key73_c;
    wire [33:0] i_pivot67_obs_key_from_virtual_key37_a;
    wire [33:0] i_pivot67_obs_key_from_virtual_key37_b;
    logic [33:0] i_pivot67_obs_key_from_virtual_key37_o;
    wire [0:0] i_pivot67_obs_key_from_virtual_key37_c;
    wire [33:0] i_pivot69_obs_key_from_virtual_key139_a;
    wire [33:0] i_pivot69_obs_key_from_virtual_key139_b;
    logic [33:0] i_pivot69_obs_key_from_virtual_key139_o;
    wire [0:0] i_pivot69_obs_key_from_virtual_key139_c;
    wire [33:0] i_pivot71_obs_key_from_virtual_key75_a;
    wire [33:0] i_pivot71_obs_key_from_virtual_key75_b;
    logic [33:0] i_pivot71_obs_key_from_virtual_key75_o;
    wire [0:0] i_pivot71_obs_key_from_virtual_key75_c;
    wire [33:0] i_pivot73_obs_key_from_virtual_key141_a;
    wire [33:0] i_pivot73_obs_key_from_virtual_key141_b;
    logic [33:0] i_pivot73_obs_key_from_virtual_key141_o;
    wire [0:0] i_pivot73_obs_key_from_virtual_key141_c;
    wire [33:0] i_pivot75_obs_key_from_virtual_key143_a;
    wire [33:0] i_pivot75_obs_key_from_virtual_key143_b;
    logic [33:0] i_pivot75_obs_key_from_virtual_key143_o;
    wire [0:0] i_pivot75_obs_key_from_virtual_key143_c;
    wire [33:0] i_pivot77_obs_key_from_virtual_key77_a;
    wire [33:0] i_pivot77_obs_key_from_virtual_key77_b;
    logic [33:0] i_pivot77_obs_key_from_virtual_key77_o;
    wire [0:0] i_pivot77_obs_key_from_virtual_key77_c;
    wire [33:0] i_pivot79_obs_key_from_virtual_key39_a;
    wire [33:0] i_pivot79_obs_key_from_virtual_key39_b;
    logic [33:0] i_pivot79_obs_key_from_virtual_key39_o;
    wire [0:0] i_pivot79_obs_key_from_virtual_key39_c;
    wire [33:0] i_pivot7_obs_key_from_virtual_key59_a;
    wire [33:0] i_pivot7_obs_key_from_virtual_key59_b;
    logic [33:0] i_pivot7_obs_key_from_virtual_key59_o;
    wire [0:0] i_pivot7_obs_key_from_virtual_key59_c;
    wire [33:0] i_pivot81_obs_key_from_virtual_key21_a;
    wire [33:0] i_pivot81_obs_key_from_virtual_key21_b;
    logic [33:0] i_pivot81_obs_key_from_virtual_key21_o;
    wire [0:0] i_pivot81_obs_key_from_virtual_key21_c;
    wire [33:0] i_pivot85_obs_key_from_virtual_key79_a;
    wire [33:0] i_pivot85_obs_key_from_virtual_key79_b;
    logic [33:0] i_pivot85_obs_key_from_virtual_key79_o;
    wire [0:0] i_pivot85_obs_key_from_virtual_key79_c;
    wire [33:0] i_pivot9_obs_key_from_virtual_key31_a;
    wire [33:0] i_pivot9_obs_key_from_virtual_key31_b;
    logic [33:0] i_pivot9_obs_key_from_virtual_key31_o;
    wire [0:0] i_pivot9_obs_key_from_virtual_key31_c;
    wire [33:0] i_pivot_obs_key_from_virtual_key115_a;
    wire [33:0] i_pivot_obs_key_from_virtual_key115_b;
    logic [33:0] i_pivot_obs_key_from_virtual_key115_o;
    wire [0:0] i_pivot_obs_key_from_virtual_key115_c;
    wire [0:0] i_switchleaf17_not_obs_key_from_virtual_key193_q;
    wire [0:0] i_switchleaf17_obs_key_from_virtual_key191_q;
    wire [0:0] i_switchleaf209_not_obs_key_from_virtual_key198_q;
    wire [0:0] i_switchleaf209_obs_key_from_virtual_key196_q;
    wire [0:0] i_switchleaf31_obs_key_from_virtual_key194_q;
    wire [0:0] i_switchleaf_obs_key_from_virtual_key113_q;
    wire [0:0] i_unnamed_obs_key_from_virtual_key256_qi;
    reg [0:0] i_unnamed_obs_key_from_virtual_key256_q;
    wire [0:0] i_unnamed_obs_key_from_virtual_key277_q;
    wire [0:0] i_unnamed_obs_key_from_virtual_key288_qi;
    reg [0:0] i_unnamed_obs_key_from_virtual_key288_q;
    wire [0:0] i_unnamed_obs_key_from_virtual_key291_q;
    wire [0:0] i_unnamed_obs_key_from_virtual_key323_qi;
    reg [0:0] i_unnamed_obs_key_from_virtual_key323_q;
    wire [0:0] i_unnamed_obs_key_from_virtual_key330_qi;
    reg [0:0] i_unnamed_obs_key_from_virtual_key330_q;
    wire [0:0] i_unnamed_obs_key_from_virtual_key333_qi;
    reg [0:0] i_unnamed_obs_key_from_virtual_key333_q;
    wire [0:0] i_unnamed_obs_key_from_virtual_key397_qi;
    reg [0:0] i_unnamed_obs_key_from_virtual_key397_q;
    wire [31:0] c_i32_130445_recast_x_q;
    wire [31:0] c_i32_131474_recast_x_q;
    wire [31:0] c_i32_132432_recast_x_q;
    wire [31:0] c_i32_133446_recast_x_q;
    wire [31:0] c_i32_134475_recast_x_q;
    wire [31:0] c_i32_135425_recast_x_q;
    wire [31:0] c_i32_136447_recast_x_q;
    wire [31:0] c_i32_137528_recast_x_q;
    wire [31:0] c_i32_138522_recast_x_q;
    wire [31:0] c_i32_139526_recast_x_q;
    wire [31:0] c_i32_140527_recast_x_q;
    wire [31:0] c_i32_141476_recast_x_q;
    wire [31:0] c_i32_143421_recast_x_q;
    wire [31:0] c_i32_144448_recast_x_q;
    wire [31:0] c_i32_145477_recast_x_q;
    wire [31:0] c_i32_146433_recast_x_q;
    wire [31:0] c_i32_148478_recast_x_q;
    wire [31:0] c_i32_149449_recast_x_q;
    wire [31:0] c_i32_150479_recast_x_q;
    wire [31:0] c_i32_151426_recast_x_q;
    wire [31:0] c_i32_152450_recast_x_q;
    wire [31:0] c_i32_153480_recast_x_q;
    wire [31:0] c_i32_154434_recast_x_q;
    wire [31:0] c_i32_155481_recast_x_q;
    wire [31:0] c_i32_156451_recast_x_q;
    wire [31:0] c_i32_157482_recast_x_q;
    wire [31:0] c_i32_158419_recast_x_q;
    wire [31:0] c_i32_159452_recast_x_q;
    wire [31:0] c_i32_160483_recast_x_q;
    wire [31:0] c_i32_161435_recast_x_q;
    wire [31:0] c_i32_162484_recast_x_q;
    wire [31:0] c_i32_163453_recast_x_q;
    wire [31:0] c_i32_164485_recast_x_q;
    wire [31:0] c_i32_165427_recast_x_q;
    wire [31:0] c_i32_166454_recast_x_q;
    wire [31:0] c_i32_167486_recast_x_q;
    wire [31:0] c_i32_168436_recast_x_q;
    wire [31:0] c_i32_169487_recast_x_q;
    wire [31:0] c_i32_170455_recast_x_q;
    wire [31:0] c_i32_171488_recast_x_q;
    wire [31:0] c_i32_172422_recast_x_q;
    wire [31:0] c_i32_173456_recast_x_q;
    wire [31:0] c_i32_174529_recast_x_q;
    wire [31:0] c_i32_175525_recast_x_q;
    wire [31:0] c_i32_183524_recast_x_q;
    wire [31:0] c_i32_184523_recast_x_q;
    wire [31:0] c_i32_186418_recast_x_q;
    wire [31:0] c_i32_187457_recast_x_q;
    wire [31:0] c_i32_188489_recast_x_q;
    wire [31:0] c_i32_189437_recast_x_q;
    wire [31:0] c_i32_190458_recast_x_q;
    wire [31:0] c_i32_191490_recast_x_q;
    wire [31:0] c_i32_192428_recast_x_q;
    wire [31:0] c_i32_193459_recast_x_q;
    wire [31:0] c_i32_194491_recast_x_q;
    wire [31:0] c_i32_195438_recast_x_q;
    wire [31:0] c_i32_196492_recast_x_q;
    wire [31:0] c_i32_197460_recast_x_q;
    wire [31:0] c_i32_198493_recast_x_q;
    wire [31:0] c_i32_199423_recast_x_q;
    wire [31:0] c_i32_200461_recast_x_q;
    wire [31:0] c_i32_201494_recast_x_q;
    wire [31:0] c_i32_202439_recast_x_q;
    wire [31:0] c_i32_203495_recast_x_q;
    wire [31:0] c_i32_204462_recast_x_q;
    wire [31:0] c_i32_205496_recast_x_q;
    wire [31:0] c_i32_206429_recast_x_q;
    wire [31:0] c_i32_207463_recast_x_q;
    wire [31:0] c_i32_208497_recast_x_q;
    wire [31:0] c_i32_209440_recast_x_q;
    wire [31:0] c_i32_210498_recast_x_q;
    wire [31:0] c_i32_211464_recast_x_q;
    wire [31:0] c_i32_212499_recast_x_q;
    wire [31:0] c_i32_213420_recast_x_q;
    wire [31:0] c_i32_214465_recast_x_q;
    wire [31:0] c_i32_215500_recast_x_q;
    wire [31:0] c_i32_216441_recast_x_q;
    wire [31:0] c_i32_217501_recast_x_q;
    wire [31:0] c_i32_218466_recast_x_q;
    wire [31:0] c_i32_219502_recast_x_q;
    wire [31:0] c_i32_220430_recast_x_q;
    wire [31:0] c_i32_221467_recast_x_q;
    wire [31:0] c_i32_222503_recast_x_q;
    wire [31:0] c_i32_223442_recast_x_q;
    wire [31:0] c_i32_224504_recast_x_q;
    wire [31:0] c_i32_225468_recast_x_q;
    wire [31:0] c_i32_226505_recast_x_q;
    wire [31:0] c_i32_227424_recast_x_q;
    wire [31:0] c_i32_228469_recast_x_q;
    wire [31:0] c_i32_229506_recast_x_q;
    wire [31:0] c_i32_230443_recast_x_q;
    wire [31:0] c_i32_231507_recast_x_q;
    wire [31:0] c_i32_232470_recast_x_q;
    wire [31:0] c_i32_233508_recast_x_q;
    wire [31:0] c_i32_234431_recast_x_q;
    wire [31:0] c_i32_235471_recast_x_q;
    wire [31:0] c_i32_236509_recast_x_q;
    wire [31:0] c_i32_237444_recast_x_q;
    wire [31:0] c_i32_238510_recast_x_q;
    wire [31:0] c_i32_239472_recast_x_q;
    wire [31:0] c_i32_240511_recast_x_q;
    wire [31:0] c_i32_54473_recast_x_q;
    wire [0:0] dupName_0_comparator_x_q;
    wire [0:0] dupName_1_comparator_x_q;
    wire [0:0] dupName_2_comparator_x_q;
    wire [0:0] dupName_3_comparator_x_q;
    wire [0:0] dupName_4_comparator_x_q;
    wire [0:0] dupName_5_comparator_x_q;
    wire [0:0] dupName_6_comparator_x_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    reg [0:0] redist0_valid_fanout_reg0_q_5_q;
    reg [0:0] redist0_valid_fanout_reg0_q_5_delay_0;
    reg [0:0] redist0_valid_fanout_reg0_q_5_delay_1;
    reg [0:0] redist0_valid_fanout_reg0_q_5_delay_2;
    reg [0:0] redist0_valid_fanout_reg0_q_5_delay_3;
    reg [31:0] redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q;
    reg [31:0] redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q;
    reg [31:0] redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q;
    reg [31:0] redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q;
    reg [31:0] redist5_sync_together533_aunroll_x_in_c1_eni1_1_tpl_5_q;
    reg [31:0] redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q;
    reg [31:0] redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q;
    reg [31:0] redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q;
    reg [63:0] redist20_sync_together533_aunroll_x_in_c1_eni1_13_tpl_15_q;
    reg [63:0] redist25_sync_together533_aunroll_x_in_c1_eni1_19_tpl_1_q;
    reg [63:0] redist29_sync_together533_aunroll_x_in_c1_eni1_24_tpl_1_q;
    reg [63:0] redist33_sync_together533_aunroll_x_in_c1_eni1_28_tpl_1_q;
    reg [63:0] redist38_sync_together533_aunroll_x_in_c1_eni1_33_tpl_1_q;
    reg [63:0] redist59_sync_together533_aunroll_x_in_c1_eni1_54_tpl_1_q;
    reg [63:0] redist60_sync_together533_aunroll_x_in_c1_eni1_55_tpl_1_q;
    reg [63:0] redist63_sync_together533_aunroll_x_in_c1_eni1_58_tpl_1_q;
    reg [63:0] redist64_sync_together533_aunroll_x_in_c1_eni1_59_tpl_2_q;
    reg [63:0] redist64_sync_together533_aunroll_x_in_c1_eni1_59_tpl_2_delay_0;
    reg [63:0] redist65_sync_together533_aunroll_x_in_c1_eni1_60_tpl_2_q;
    reg [63:0] redist65_sync_together533_aunroll_x_in_c1_eni1_60_tpl_2_delay_0;
    reg [63:0] redist66_sync_together533_aunroll_x_in_c1_eni1_61_tpl_2_q;
    reg [63:0] redist66_sync_together533_aunroll_x_in_c1_eni1_61_tpl_2_delay_0;
    reg [63:0] redist68_sync_together533_aunroll_x_in_c1_eni1_63_tpl_2_q;
    reg [63:0] redist68_sync_together533_aunroll_x_in_c1_eni1_63_tpl_2_delay_0;
    reg [63:0] redist70_sync_together533_aunroll_x_in_c1_eni1_64_tpl_15_q;
    reg [63:0] redist72_sync_together533_aunroll_x_in_c1_eni1_66_tpl_2_q;
    reg [63:0] redist72_sync_together533_aunroll_x_in_c1_eni1_66_tpl_2_delay_0;
    reg [63:0] redist90_sync_together533_aunroll_x_in_c1_eni1_84_tpl_2_q;
    reg [63:0] redist90_sync_together533_aunroll_x_in_c1_eni1_84_tpl_2_delay_0;
    reg [63:0] redist91_sync_together533_aunroll_x_in_c1_eni1_85_tpl_2_q;
    reg [63:0] redist91_sync_together533_aunroll_x_in_c1_eni1_85_tpl_2_delay_0;
    reg [63:0] redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_q;
    reg [63:0] redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_delay_0;
    reg [63:0] redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_q;
    reg [63:0] redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_delay_0;
    reg [63:0] redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_q;
    reg [63:0] redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_delay_0;
    reg [63:0] redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_q;
    reg [63:0] redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_delay_0;
    reg [63:0] redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_q;
    reg [63:0] redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_delay_0;
    reg [63:0] redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_q;
    reg [63:0] redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_delay_0;
    reg [63:0] redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_q;
    reg [63:0] redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_delay_0;
    reg [63:0] redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_q;
    reg [63:0] redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_delay_0;
    reg [63:0] redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_q;
    reg [63:0] redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_delay_0;
    reg [63:0] redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_q;
    reg [63:0] redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_delay_0;
    reg [0:0] redist115_sync_together533_aunroll_x_in_i_valid_14_q;
    reg [0:0] redist116_i_unnamed_obs_key_from_virtual_key397_q_6_q;
    reg [0:0] redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_0;
    reg [0:0] redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_1;
    reg [0:0] redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_2;
    reg [0:0] redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_3;
    reg [0:0] redist117_i_unnamed_obs_key_from_virtual_key333_q_2_q;
    reg [0:0] redist118_i_unnamed_obs_key_from_virtual_key330_q_2_q;
    reg [0:0] redist119_i_switchleaf_obs_key_from_virtual_key113_q_7_q;
    reg [0:0] redist120_i_switchleaf31_obs_key_from_virtual_key194_q_1_q;
    reg [0:0] redist121_i_switchleaf17_obs_key_from_virtual_key191_q_6_q;
    reg [0:0] redist122_i_pivot_obs_key_from_virtual_key115_c_4_q;
    reg [0:0] redist122_i_pivot_obs_key_from_virtual_key115_c_4_delay_0;
    reg [0:0] redist122_i_pivot_obs_key_from_virtual_key115_c_4_delay_1;
    reg [0:0] redist123_i_pivot7_obs_key_from_virtual_key59_c_4_q;
    reg [0:0] redist123_i_pivot7_obs_key_from_virtual_key59_c_4_delay_0;
    reg [0:0] redist123_i_pivot7_obs_key_from_virtual_key59_c_4_delay_1;
    reg [0:0] redist124_i_pivot79_obs_key_from_virtual_key39_c_2_q;
    reg [0:0] redist125_i_pivot77_obs_key_from_virtual_key77_c_4_q;
    reg [0:0] redist125_i_pivot77_obs_key_from_virtual_key77_c_4_delay_0;
    reg [0:0] redist125_i_pivot77_obs_key_from_virtual_key77_c_4_delay_1;
    reg [0:0] redist126_i_pivot73_obs_key_from_virtual_key141_c_3_q;
    reg [0:0] redist126_i_pivot73_obs_key_from_virtual_key141_c_3_delay_0;
    reg [0:0] redist127_i_pivot71_obs_key_from_virtual_key75_c_1_q;
    reg [0:0] redist128_i_pivot35_obs_key_from_virtual_key125_c_1_q;
    reg [0:0] redist129_i_pivot29_obs_key_from_virtual_key63_c_2_q;
    reg [0:0] redist130_i_pivot27_obs_key_from_virtual_key121_c_2_q;
    reg [0:0] redist131_i_pivot223_obs_key_from_virtual_key3_c_4_q;
    reg [0:0] redist131_i_pivot223_obs_key_from_virtual_key3_c_4_delay_0;
    reg [0:0] redist131_i_pivot223_obs_key_from_virtual_key3_c_4_delay_1;
    reg [0:0] redist132_i_pivot211_obs_key_from_virtual_key189_c_2_q;
    reg [0:0] redist133_i_pivot195_obs_key_from_virtual_key181_c_3_q;
    reg [0:0] redist133_i_pivot195_obs_key_from_virtual_key181_c_3_delay_0;
    reg [0:0] redist133_i_pivot195_obs_key_from_virtual_key181_c_3_delay_1;
    reg [0:0] redist134_i_pivot183_obs_key_from_virtual_key177_c_1_q;
    reg [0:0] redist135_i_pivot175_obs_key_from_virtual_key49_c_7_q;
    reg [0:0] redist136_i_pivot169_obs_key_from_virtual_key169_c_1_q;
    reg [0:0] redist137_i_pivot129_obs_key_from_virtual_key153_c_7_q;
    reg [0:0] redist138_i_pivot121_obs_key_from_virtual_key41_c_1_q;
    reg [0:0] redist139_i_pivot115_obs_key_from_virtual_key81_c_4_q;
    reg [0:0] redist139_i_pivot115_obs_key_from_virtual_key81_c_4_delay_0;
    reg [0:0] redist139_i_pivot115_obs_key_from_virtual_key81_c_4_delay_1;
    reg [0:0] redist140_i_pivot111_obs_key_from_virtual_key5_c_2_q;
    reg [0:0] redist140_i_pivot111_obs_key_from_virtual_key5_c_2_delay_0;
    reg [0:0] redist141_i_pivot109_obs_key_from_virtual_key11_c_4_q;
    reg [0:0] redist141_i_pivot109_obs_key_from_virtual_key11_c_4_delay_0;
    reg [0:0] redist141_i_pivot109_obs_key_from_virtual_key11_c_4_delay_1;
    reg [0:0] redist142_i_acl_983_obs_key_from_virtual_key413_q_6_q;
    reg [0:0] redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_0;
    reg [0:0] redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_1;
    reg [0:0] redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_2;
    reg [0:0] redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_3;
    reg [0:0] redist143_i_acl_977_obs_key_from_virtual_key412_q_5_q;
    reg [0:0] redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_0;
    reg [0:0] redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_1;
    reg [0:0] redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_2;
    reg [0:0] redist144_i_acl_953_obs_key_from_virtual_key402_q_7_q;
    reg [0:0] redist145_i_acl_947_obs_key_from_virtual_key400_q_6_q;
    reg [0:0] redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_0;
    reg [0:0] redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_1;
    reg [0:0] redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_2;
    reg [0:0] redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_3;
    reg [0:0] redist146_i_acl_923_obs_key_from_virtual_key394_q_6_q;
    reg [0:0] redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_0;
    reg [0:0] redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_1;
    reg [0:0] redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_2;
    reg [0:0] redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_3;
    reg [0:0] redist147_i_acl_916_obs_key_from_virtual_key392_q_7_q;
    reg [0:0] redist148_i_acl_913_obs_key_from_virtual_key390_q_5_q;
    reg [0:0] redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_0;
    reg [0:0] redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_1;
    reg [0:0] redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_2;
    reg [0:0] redist149_i_acl_903_obs_key_from_virtual_key388_q_5_q;
    reg [0:0] redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_0;
    reg [0:0] redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_1;
    reg [0:0] redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_2;
    reg [0:0] redist150_i_acl_897_obs_key_from_virtual_key386_q_4_q;
    reg [0:0] redist150_i_acl_897_obs_key_from_virtual_key386_q_4_delay_0;
    reg [0:0] redist150_i_acl_897_obs_key_from_virtual_key386_q_4_delay_1;
    reg [0:0] redist151_i_acl_890_obs_key_from_virtual_key384_q_4_q;
    reg [0:0] redist151_i_acl_890_obs_key_from_virtual_key384_q_4_delay_0;
    reg [0:0] redist151_i_acl_890_obs_key_from_virtual_key384_q_4_delay_1;
    reg [0:0] redist152_i_acl_882_obs_key_from_virtual_key382_q_4_q;
    reg [0:0] redist152_i_acl_882_obs_key_from_virtual_key382_q_4_delay_0;
    reg [0:0] redist152_i_acl_882_obs_key_from_virtual_key382_q_4_delay_1;
    reg [0:0] redist153_i_acl_875_obs_key_from_virtual_key380_q_4_q;
    reg [0:0] redist153_i_acl_875_obs_key_from_virtual_key380_q_4_delay_0;
    reg [0:0] redist153_i_acl_875_obs_key_from_virtual_key380_q_4_delay_1;
    reg [0:0] redist154_i_acl_870_obs_key_from_virtual_key378_q_4_q;
    reg [0:0] redist154_i_acl_870_obs_key_from_virtual_key378_q_4_delay_0;
    reg [0:0] redist154_i_acl_870_obs_key_from_virtual_key378_q_4_delay_1;
    reg [0:0] redist155_i_acl_862_obs_key_from_virtual_key376_q_5_q;
    reg [0:0] redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_0;
    reg [0:0] redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_1;
    reg [0:0] redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_2;
    reg [0:0] redist156_i_acl_854_obs_key_from_virtual_key374_q_5_q;
    reg [0:0] redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_0;
    reg [0:0] redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_1;
    reg [0:0] redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_2;
    reg [0:0] redist157_i_acl_848_obs_key_from_virtual_key372_q_4_q;
    reg [0:0] redist157_i_acl_848_obs_key_from_virtual_key372_q_4_delay_0;
    reg [0:0] redist157_i_acl_848_obs_key_from_virtual_key372_q_4_delay_1;
    reg [0:0] redist158_i_acl_842_obs_key_from_virtual_key370_q_4_q;
    reg [0:0] redist158_i_acl_842_obs_key_from_virtual_key370_q_4_delay_0;
    reg [0:0] redist158_i_acl_842_obs_key_from_virtual_key370_q_4_delay_1;
    reg [0:0] redist159_i_acl_834_obs_key_from_virtual_key368_q_4_q;
    reg [0:0] redist159_i_acl_834_obs_key_from_virtual_key368_q_4_delay_0;
    reg [0:0] redist159_i_acl_834_obs_key_from_virtual_key368_q_4_delay_1;
    reg [0:0] redist160_i_acl_828_obs_key_from_virtual_key366_q_4_q;
    reg [0:0] redist160_i_acl_828_obs_key_from_virtual_key366_q_4_delay_0;
    reg [0:0] redist160_i_acl_828_obs_key_from_virtual_key366_q_4_delay_1;
    reg [0:0] redist161_i_acl_821_obs_key_from_virtual_key364_q_4_q;
    reg [0:0] redist161_i_acl_821_obs_key_from_virtual_key364_q_4_delay_0;
    reg [0:0] redist161_i_acl_821_obs_key_from_virtual_key364_q_4_delay_1;
    reg [0:0] redist162_i_acl_813_obs_key_from_virtual_key362_q_4_q;
    reg [0:0] redist162_i_acl_813_obs_key_from_virtual_key362_q_4_delay_0;
    reg [0:0] redist162_i_acl_813_obs_key_from_virtual_key362_q_4_delay_1;
    reg [0:0] redist163_i_acl_806_obs_key_from_virtual_key360_q_4_q;
    reg [0:0] redist163_i_acl_806_obs_key_from_virtual_key360_q_4_delay_0;
    reg [0:0] redist163_i_acl_806_obs_key_from_virtual_key360_q_4_delay_1;
    reg [0:0] redist164_i_acl_803_obs_key_from_virtual_key358_q_3_q;
    reg [0:0] redist164_i_acl_803_obs_key_from_virtual_key358_q_3_delay_0;
    reg [0:0] redist165_i_acl_796_obs_key_from_virtual_key356_q_3_q;
    reg [0:0] redist165_i_acl_796_obs_key_from_virtual_key356_q_3_delay_0;
    reg [0:0] redist166_i_acl_786_obs_key_from_virtual_key354_q_3_q;
    reg [0:0] redist166_i_acl_786_obs_key_from_virtual_key354_q_3_delay_0;
    reg [0:0] redist167_i_acl_780_obs_key_from_virtual_key352_q_3_q;
    reg [0:0] redist167_i_acl_780_obs_key_from_virtual_key352_q_3_delay_0;
    reg [0:0] redist168_i_acl_775_obs_key_from_virtual_key350_q_3_q;
    reg [0:0] redist168_i_acl_775_obs_key_from_virtual_key350_q_3_delay_0;
    reg [0:0] redist169_i_acl_765_obs_key_from_virtual_key348_q_3_q;
    reg [0:0] redist169_i_acl_765_obs_key_from_virtual_key348_q_3_delay_0;
    reg [0:0] redist170_i_acl_761_obs_key_from_virtual_key346_q_3_q;
    reg [0:0] redist170_i_acl_761_obs_key_from_virtual_key346_q_3_delay_0;
    reg [0:0] redist171_i_acl_752_obs_key_from_virtual_key344_q_2_q;
    reg [0:0] redist172_i_acl_747_obs_key_from_virtual_key342_q_2_q;
    reg [0:0] redist173_i_acl_738_obs_key_from_virtual_key340_q_2_q;
    reg [0:0] redist174_i_acl_734_obs_key_from_virtual_key338_q_2_q;
    reg [0:0] redist175_i_acl_727_obs_key_from_virtual_key336_q_2_q;
    reg [0:0] redist176_i_acl_565_obs_key_from_virtual_key286_q_5_q;
    reg [0:0] redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_0;
    reg [0:0] redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_1;
    reg [0:0] redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_2;
    reg [0:0] redist177_i_acl_561_obs_key_from_virtual_key284_q_6_q;
    reg [0:0] redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_0;
    reg [0:0] redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_1;
    reg [0:0] redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_2;
    reg [0:0] redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_3;
    reg [0:0] redist178_i_acl_553_obs_key_from_virtual_key282_q_5_q;
    reg [0:0] redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_0;
    reg [0:0] redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_1;
    reg [0:0] redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_2;
    reg [0:0] redist179_i_acl_546_obs_key_from_virtual_key280_q_3_q;
    reg [0:0] redist179_i_acl_546_obs_key_from_virtual_key280_q_3_delay_0;
    reg [0:0] redist180_i_acl_531_obs_key_from_virtual_key275_q_6_q;
    reg [0:0] redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_0;
    reg [0:0] redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_1;
    reg [0:0] redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_2;
    reg [0:0] redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_3;
    reg [0:0] redist181_i_acl_518_obs_key_from_virtual_key271_q_4_q;
    reg [0:0] redist181_i_acl_518_obs_key_from_virtual_key271_q_4_delay_0;
    reg [0:0] redist181_i_acl_518_obs_key_from_virtual_key271_q_4_delay_1;
    reg [0:0] redist182_i_acl_512_obs_key_from_virtual_key269_q_4_q;
    reg [0:0] redist182_i_acl_512_obs_key_from_virtual_key269_q_4_delay_0;
    reg [0:0] redist182_i_acl_512_obs_key_from_virtual_key269_q_4_delay_1;
    reg [0:0] redist183_i_acl_505_obs_key_from_virtual_key267_q_3_q;
    reg [0:0] redist183_i_acl_505_obs_key_from_virtual_key267_q_3_delay_0;
    wire redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_reset0;
    wire [63:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_ia;
    wire [1:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_aa;
    wire [1:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_ab;
    wire [63:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_iq;
    wire [63:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_q;
    wire [1:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_i;
    (* preserve *) reg redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_eq;
    reg [1:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_wraddr_q;
    wire [1:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_last_q;
    wire [0:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_cmpReg_q;
    wire [0:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_notEnable_q;
    wire [0:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_sticky_ena_q;
    wire [0:0] redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_enaAnd_q;
    wire redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_reset0;
    wire [63:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_ia;
    wire [0:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_aa;
    wire [0:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_ab;
    wire [63:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_iq;
    wire [63:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_q;
    wire [0:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_rdcnt_i;
    reg [0:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_cmpReg_q;
    wire [0:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_notEnable_q;
    wire [0:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_sticky_ena_q;
    wire [0:0] redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_enaAnd_q;
    wire redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_reset0;
    wire [63:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_ia;
    wire [0:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_aa;
    wire [0:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_ab;
    wire [63:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_iq;
    wire [63:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_q;
    wire [0:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_rdcnt_i;
    reg [0:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_cmpReg_q;
    wire [0:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_notEnable_q;
    wire [0:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_sticky_ena_q;
    wire [0:0] redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_enaAnd_q;
    wire redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_reset0;
    wire [63:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_ia;
    wire [0:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_aa;
    wire [0:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_ab;
    wire [63:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_iq;
    wire [63:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_q;
    wire [0:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_rdcnt_i;
    reg [0:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_cmpReg_q;
    wire [0:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_notEnable_q;
    wire [0:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_sticky_ena_q;
    wire [0:0] redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_enaAnd_q;
    wire redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_reset0;
    wire [63:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_ia;
    wire [1:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_aa;
    wire [1:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_ab;
    wire [63:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_iq;
    wire [63:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_q;
    wire [1:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i;
    (* preserve *) reg redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_eq;
    reg [1:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_wraddr_q;
    wire [1:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_last_q;
    wire [0:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_cmpReg_q;
    wire [0:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_notEnable_q;
    wire [0:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena_q;
    wire [0:0] redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_enaAnd_q;
    wire redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_reset0;
    wire [63:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_ia;
    wire [1:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_aa;
    wire [1:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_ab;
    wire [63:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_iq;
    wire [63:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_q;
    wire [1:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i;
    (* preserve *) reg redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_eq;
    reg [1:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_wraddr_q;
    wire [1:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_last_q;
    wire [0:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_cmpReg_q;
    wire [0:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_notEnable_q;
    wire [0:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena_q;
    wire [0:0] redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_enaAnd_q;
    wire redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_reset0;
    wire [63:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_ia;
    wire [1:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_aa;
    wire [1:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_ab;
    wire [63:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_iq;
    wire [63:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_q;
    wire [1:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i;
    (* preserve *) reg redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_eq;
    reg [1:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_wraddr_q;
    wire [1:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_last_q;
    wire [0:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_cmpReg_q;
    wire [0:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_notEnable_q;
    wire [0:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena_q;
    wire [0:0] redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_enaAnd_q;
    wire redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_reset0;
    wire [63:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_ia;
    wire [1:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_aa;
    wire [1:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_ab;
    wire [63:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_iq;
    wire [63:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_q;
    wire [1:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i;
    (* preserve *) reg redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_eq;
    reg [1:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_wraddr_q;
    wire [1:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_last_q;
    wire [0:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_cmpReg_q;
    wire [0:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_notEnable_q;
    wire [0:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena_q;
    wire [0:0] redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_enaAnd_q;
    wire redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_reset0;
    wire [63:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_ia;
    wire [1:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_aa;
    wire [1:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_ab;
    wire [63:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_iq;
    wire [63:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_q;
    wire [1:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i;
    (* preserve *) reg redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_eq;
    reg [1:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_wraddr_q;
    wire [1:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_last_q;
    wire [0:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_cmpReg_q;
    wire [0:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_notEnable_q;
    wire [0:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena_q;
    wire [0:0] redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_enaAnd_q;
    wire redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_reset0;
    wire [63:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_ia;
    wire [1:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_aa;
    wire [1:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_ab;
    wire [63:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_iq;
    wire [63:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_q;
    wire [1:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_q;
    (* preserve *) reg [1:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i;
    (* preserve *) reg redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_eq;
    reg [1:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_wraddr_q;
    wire [1:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_last_q;
    wire [0:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_cmp_q;
    (* dont_merge *) reg [0:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_cmpReg_q;
    wire [0:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_notEnable_q;
    wire [0:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena_q;
    wire [0:0] redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_enaAnd_q;
    wire redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_reset0;
    wire [63:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_ia;
    wire [3:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_aa;
    wire [3:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_ab;
    wire [63:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_iq;
    wire [63:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_q;
    wire [3:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_i;
    (* preserve *) reg redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_eq;
    reg [3:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_wraddr_q;
    wire [4:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_last_q;
    wire [4:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmp_b;
    wire [0:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmpReg_q;
    wire [0:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_notEnable_q;
    wire [0:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_sticky_ena_q;
    wire [0:0] redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_enaAnd_q;
    wire redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_reset0;
    wire [63:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_ia;
    wire [2:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_aa;
    wire [2:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_ab;
    wire [63:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_iq;
    wire [63:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_q;
    wire [2:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i;
    (* preserve *) reg redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_eq;
    reg [2:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_wraddr_q;
    wire [2:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_last_q;
    wire [0:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_cmpReg_q;
    wire [0:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_notEnable_q;
    wire [0:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena_q;
    wire [0:0] redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_enaAnd_q;
    wire redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_reset0;
    wire [63:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_ia;
    wire [1:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_aa;
    wire [1:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_ab;
    wire [63:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_iq;
    wire [63:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_q;
    wire [1:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt_i;
    reg [1:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_wraddr_q;
    wire [2:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_last_q;
    wire [2:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmp_b;
    wire [0:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmpReg_q;
    wire [0:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_notEnable_q;
    wire [0:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_sticky_ena_q;
    wire [0:0] redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_enaAnd_q;
    wire redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_reset0;
    wire [63:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_ia;
    wire [2:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_aa;
    wire [2:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_ab;
    wire [63:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_iq;
    wire [63:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_q;
    wire [2:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i;
    (* preserve *) reg redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_eq;
    reg [2:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_wraddr_q;
    wire [2:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_last_q;
    wire [0:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_cmpReg_q;
    wire [0:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_notEnable_q;
    wire [0:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena_q;
    wire [0:0] redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_enaAnd_q;
    wire redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_reset0;
    wire [63:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_ia;
    wire [2:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_aa;
    wire [2:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_ab;
    wire [63:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_iq;
    wire [63:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_q;
    wire [2:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_i;
    (* preserve *) reg redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_eq;
    reg [2:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_wraddr_q;
    wire [2:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_last_q;
    wire [0:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_cmpReg_q;
    wire [0:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_notEnable_q;
    wire [0:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_sticky_ena_q;
    wire [0:0] redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_enaAnd_q;
    wire redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_reset0;
    wire [63:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_ia;
    wire [2:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_aa;
    wire [2:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_ab;
    wire [63:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_iq;
    wire [63:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_q;
    wire [2:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_i;
    (* preserve *) reg redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_eq;
    reg [2:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_wraddr_q;
    wire [3:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_last_q;
    wire [3:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmp_b;
    wire [0:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmpReg_q;
    wire [0:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_notEnable_q;
    wire [0:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_sticky_ena_q;
    wire [0:0] redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_enaAnd_q;
    wire redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_reset0;
    wire [63:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_ia;
    wire [3:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_aa;
    wire [3:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_ab;
    wire [63:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_iq;
    wire [63:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_q;
    wire [3:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_i;
    (* preserve *) reg redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_eq;
    reg [3:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_wraddr_q;
    wire [3:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_last_q;
    wire [0:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_cmpReg_q;
    wire [0:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_notEnable_q;
    wire [0:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_sticky_ena_q;
    wire [0:0] redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_enaAnd_q;
    wire redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_reset0;
    wire [63:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_ia;
    wire [2:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_aa;
    wire [2:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_ab;
    wire [63:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_iq;
    wire [63:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_q;
    wire [2:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_i;
    (* preserve *) reg redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_eq;
    reg [2:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_wraddr_q;
    wire [2:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_last_q;
    wire [0:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_cmpReg_q;
    wire [0:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_notEnable_q;
    wire [0:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_sticky_ena_q;
    wire [0:0] redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_enaAnd_q;
    wire redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_reset0;
    wire [63:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_ia;
    wire [2:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_aa;
    wire [2:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_ab;
    wire [63:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_iq;
    wire [63:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_q;
    wire [2:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_i;
    (* preserve *) reg redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_eq;
    reg [2:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_wraddr_q;
    wire [2:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_last_q;
    wire [0:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_cmpReg_q;
    wire [0:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_notEnable_q;
    wire [0:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_sticky_ena_q;
    wire [0:0] redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_enaAnd_q;
    wire redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_reset0;
    wire [63:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_ia;
    wire [2:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_aa;
    wire [2:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_ab;
    wire [63:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_iq;
    wire [63:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_q;
    wire [2:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt_i;
    reg [2:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_wraddr_q;
    wire [3:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_last_q;
    wire [3:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmp_b;
    wire [0:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmpReg_q;
    wire [0:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_notEnable_q;
    wire [0:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_sticky_ena_q;
    wire [0:0] redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_enaAnd_q;
    wire redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_reset0;
    wire [63:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_ia;
    wire [3:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_aa;
    wire [3:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_ab;
    wire [63:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_iq;
    wire [63:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_q;
    wire [3:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_i;
    (* preserve *) reg redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_eq;
    reg [3:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_wraddr_q;
    wire [3:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_last_q;
    wire [0:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_cmpReg_q;
    wire [0:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_notEnable_q;
    wire [0:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_sticky_ena_q;
    wire [0:0] redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_enaAnd_q;
    wire redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_reset0;
    wire [63:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_ia;
    wire [2:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_aa;
    wire [2:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_ab;
    wire [63:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_iq;
    wire [63:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_q;
    wire [2:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt_i;
    reg [2:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_wraddr_q;
    wire [3:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_last_q;
    wire [3:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmp_b;
    wire [0:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmpReg_q;
    wire [0:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_notEnable_q;
    wire [0:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_sticky_ena_q;
    wire [0:0] redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_enaAnd_q;
    wire redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_reset0;
    wire [63:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_ia;
    wire [3:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_aa;
    wire [3:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_ab;
    wire [63:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_iq;
    wire [63:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_q;
    wire [3:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i;
    (* preserve *) reg redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_eq;
    reg [3:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_wraddr_q;
    wire [4:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_last_q;
    wire [4:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmp_b;
    wire [0:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmpReg_q;
    wire [0:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_notEnable_q;
    wire [0:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena_q;
    wire [0:0] redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_enaAnd_q;
    wire redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_reset0;
    wire [63:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_ia;
    wire [1:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_aa;
    wire [1:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_ab;
    wire [63:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_iq;
    wire [63:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_q;
    wire [1:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt_i;
    reg [1:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_wraddr_q;
    wire [2:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_last_q;
    wire [2:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmp_b;
    wire [0:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmpReg_q;
    wire [0:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_notEnable_q;
    wire [0:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_sticky_ena_q;
    wire [0:0] redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_enaAnd_q;
    wire redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_reset0;
    wire [63:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_ia;
    wire [1:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_aa;
    wire [1:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_ab;
    wire [63:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_iq;
    wire [63:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_q;
    wire [1:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt_i;
    reg [1:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_wraddr_q;
    wire [2:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_last_q;
    wire [2:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmp_b;
    wire [0:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmpReg_q;
    wire [0:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_notEnable_q;
    wire [0:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_sticky_ena_q;
    wire [0:0] redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_enaAnd_q;
    wire redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_reset0;
    wire [63:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_ia;
    wire [2:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_aa;
    wire [2:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_ab;
    wire [63:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_iq;
    wire [63:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_q;
    wire [2:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_i;
    (* preserve *) reg redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_eq;
    reg [2:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_wraddr_q;
    wire [3:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_last_q;
    wire [3:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmp_b;
    wire [0:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmpReg_q;
    wire [0:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_notEnable_q;
    wire [0:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_sticky_ena_q;
    wire [0:0] redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_enaAnd_q;
    wire redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_reset0;
    wire [63:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_ia;
    wire [2:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_aa;
    wire [2:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_ab;
    wire [63:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_iq;
    wire [63:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_q;
    wire [2:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_i;
    (* preserve *) reg redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_eq;
    reg [2:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_wraddr_q;
    wire [3:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_last_q;
    wire [3:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmp_b;
    wire [0:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmpReg_q;
    wire [0:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_notEnable_q;
    wire [0:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_sticky_ena_q;
    wire [0:0] redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_enaAnd_q;
    wire redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_reset0;
    wire [63:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_ia;
    wire [2:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_aa;
    wire [2:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_ab;
    wire [63:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_iq;
    wire [63:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_q;
    wire [2:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt_i;
    reg [2:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_wraddr_q;
    wire [3:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_last_q;
    wire [3:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmp_b;
    wire [0:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmpReg_q;
    wire [0:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_notEnable_q;
    wire [0:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_sticky_ena_q;
    wire [0:0] redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_enaAnd_q;
    wire redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_reset0;
    wire [63:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_ia;
    wire [2:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_aa;
    wire [2:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_ab;
    wire [63:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_iq;
    wire [63:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_q;
    wire [2:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt_i;
    reg [2:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_wraddr_q;
    wire [3:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_last_q;
    wire [3:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmp_b;
    wire [0:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmpReg_q;
    wire [0:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_notEnable_q;
    wire [0:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_sticky_ena_q;
    wire [0:0] redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_enaAnd_q;
    wire redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_reset0;
    wire [63:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_ia;
    wire [3:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_aa;
    wire [3:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_ab;
    wire [63:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_iq;
    wire [63:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_q;
    wire [3:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_i;
    (* preserve *) reg redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_eq;
    reg [3:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_wraddr_q;
    wire [4:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_last_q;
    wire [4:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmp_b;
    wire [0:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmpReg_q;
    wire [0:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_notEnable_q;
    wire [0:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_sticky_ena_q;
    wire [0:0] redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_enaAnd_q;
    wire redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_reset0;
    wire [63:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_ia;
    wire [3:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_aa;
    wire [3:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_ab;
    wire [63:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_iq;
    wire [63:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_q;
    wire [3:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_i;
    (* preserve *) reg redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_eq;
    reg [3:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_wraddr_q;
    wire [4:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_last_q;
    wire [4:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmp_b;
    wire [0:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmpReg_q;
    wire [0:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_notEnable_q;
    wire [0:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_sticky_ena_q;
    wire [0:0] redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_enaAnd_q;
    wire redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_reset0;
    wire [63:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_ia;
    wire [3:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_aa;
    wire [3:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_ab;
    wire [63:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_iq;
    wire [63:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_q;
    wire [3:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_i;
    (* preserve *) reg redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_eq;
    reg [3:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_wraddr_q;
    wire [4:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_last_q;
    wire [4:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmp_b;
    wire [0:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmpReg_q;
    wire [0:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_notEnable_q;
    wire [0:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_sticky_ena_q;
    wire [0:0] redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_enaAnd_q;
    wire redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_reset0;
    wire [63:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_ia;
    wire [3:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_aa;
    wire [3:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_ab;
    wire [63:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_iq;
    wire [63:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_q;
    wire [3:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_i;
    (* preserve *) reg redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_eq;
    reg [3:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_wraddr_q;
    wire [4:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_last_q;
    wire [4:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmp_b;
    wire [0:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmpReg_q;
    wire [0:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_notEnable_q;
    wire [0:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_sticky_ena_q;
    wire [0:0] redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_enaAnd_q;
    wire redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_reset0;
    wire [63:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_ia;
    wire [3:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_aa;
    wire [3:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_ab;
    wire [63:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_iq;
    wire [63:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_q;
    wire [3:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_i;
    (* preserve *) reg redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_eq;
    reg [3:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_wraddr_q;
    wire [4:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_last_q;
    wire [4:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmp_b;
    wire [0:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmpReg_q;
    wire [0:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_notEnable_q;
    wire [0:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_sticky_ena_q;
    wire [0:0] redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_enaAnd_q;
    reg [63:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_outputreg0_q;
    wire redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_reset0;
    wire [63:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_ia;
    wire [3:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_aa;
    wire [3:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_ab;
    wire [63:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_iq;
    wire [63:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_q;
    wire [3:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_i;
    (* preserve *) reg redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_eq;
    reg [3:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_wraddr_q;
    wire [4:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_last_q;
    wire [4:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmp_b;
    wire [0:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmpReg_q;
    wire [0:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_notEnable_q;
    wire [0:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_sticky_ena_q;
    wire [0:0] redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_enaAnd_q;
    reg [63:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_outputreg0_q;
    wire redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_reset0;
    wire [63:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_ia;
    wire [3:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_aa;
    wire [3:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_ab;
    wire [63:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_iq;
    wire [63:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_q;
    wire [3:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_i;
    (* preserve *) reg redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_eq;
    reg [3:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_wraddr_q;
    wire [4:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_last_q;
    wire [4:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmp_b;
    wire [0:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmpReg_q;
    wire [0:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_notEnable_q;
    wire [0:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_sticky_ena_q;
    wire [0:0] redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_enaAnd_q;
    wire redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_reset0;
    wire [63:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_ia;
    wire [2:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_aa;
    wire [2:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_ab;
    wire [63:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_iq;
    wire [63:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_q;
    wire [2:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_i;
    (* preserve *) reg redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_eq;
    reg [2:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_wraddr_q;
    wire [3:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_last_q;
    wire [3:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmp_b;
    wire [0:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmpReg_q;
    wire [0:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_notEnable_q;
    wire [0:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_sticky_ena_q;
    wire [0:0] redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_enaAnd_q;
    wire redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_reset0;
    wire [63:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_ia;
    wire [3:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_aa;
    wire [3:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_ab;
    wire [63:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_iq;
    wire [63:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_q;
    wire [3:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_i;
    (* preserve *) reg redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_eq;
    reg [3:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_wraddr_q;
    wire [4:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_last_q;
    wire [4:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmp_b;
    wire [0:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmpReg_q;
    wire [0:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_notEnable_q;
    wire [0:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_sticky_ena_q;
    wire [0:0] redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_enaAnd_q;
    wire redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_reset0;
    wire [63:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_ia;
    wire [2:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_aa;
    wire [2:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_ab;
    wire [63:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_iq;
    wire [63:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_q;
    wire [2:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_i;
    (* preserve *) reg redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_eq;
    reg [2:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_wraddr_q;
    wire [3:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_last_q;
    wire [3:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmp_b;
    wire [0:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmpReg_q;
    wire [0:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_notEnable_q;
    wire [0:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_sticky_ena_q;
    wire [0:0] redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_enaAnd_q;
    wire redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_reset0;
    wire [63:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_ia;
    wire [2:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_aa;
    wire [2:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_ab;
    wire [63:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_iq;
    wire [63:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_q;
    wire [2:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_i;
    (* preserve *) reg redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_eq;
    reg [2:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_wraddr_q;
    wire [3:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_last_q;
    wire [3:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmp_b;
    wire [0:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmpReg_q;
    wire [0:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_notEnable_q;
    wire [0:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_sticky_ena_q;
    wire [0:0] redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_enaAnd_q;
    wire redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_reset0;
    wire [63:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_ia;
    wire [2:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_aa;
    wire [2:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_ab;
    wire [63:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_iq;
    wire [63:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_q;
    wire [2:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_i;
    (* preserve *) reg redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_eq;
    reg [2:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_wraddr_q;
    wire [3:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_last_q;
    wire [3:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmp_b;
    wire [0:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmpReg_q;
    wire [0:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_notEnable_q;
    wire [0:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_sticky_ena_q;
    wire [0:0] redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_enaAnd_q;
    wire redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_reset0;
    wire [63:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_ia;
    wire [2:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_aa;
    wire [2:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_ab;
    wire [63:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_iq;
    wire [63:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_q;
    wire [2:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_i;
    (* preserve *) reg redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_eq;
    reg [2:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_wraddr_q;
    wire [3:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_last_q;
    wire [3:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmp_b;
    wire [0:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmpReg_q;
    wire [0:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_notEnable_q;
    wire [0:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_sticky_ena_q;
    wire [0:0] redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_enaAnd_q;
    wire redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_reset0;
    wire [63:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_ia;
    wire [2:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_aa;
    wire [2:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_ab;
    wire [63:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_iq;
    wire [63:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_q;
    wire [2:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_i;
    (* preserve *) reg redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_eq;
    reg [2:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_wraddr_q;
    wire [3:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_last_q;
    wire [3:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmp_b;
    wire [0:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmpReg_q;
    wire [0:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_notEnable_q;
    wire [0:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_sticky_ena_q;
    wire [0:0] redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_enaAnd_q;
    wire redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_reset0;
    wire [63:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_ia;
    wire [2:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_aa;
    wire [2:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_ab;
    wire [63:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_iq;
    wire [63:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_q;
    wire [2:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_i;
    (* preserve *) reg redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_eq;
    reg [2:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_wraddr_q;
    wire [3:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_last_q;
    wire [3:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmp_b;
    wire [0:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmpReg_q;
    wire [0:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_notEnable_q;
    wire [0:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_sticky_ena_q;
    wire [0:0] redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_enaAnd_q;
    wire redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_reset0;
    wire [63:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_ia;
    wire [2:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_aa;
    wire [2:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_ab;
    wire [63:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_iq;
    wire [63:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_q;
    wire [2:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_q;
    (* preserve *) reg [2:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_i;
    (* preserve *) reg redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_eq;
    reg [2:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_wraddr_q;
    wire [3:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_last_q;
    wire [3:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmp_b;
    wire [0:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmp_q;
    (* dont_merge *) reg [0:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmpReg_q;
    wire [0:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_notEnable_q;
    wire [0:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_nor_q;
    (* dont_merge *) reg [0:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_sticky_ena_q;
    wire [0:0] redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_enaAnd_q;
    wire redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_reset0;
    wire [63:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_ia;
    wire [2:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_aa;
    wire [2:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_ab;
    wire [63:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_iq;
    wire [63:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_q;
    wire [2:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt_i;
    reg [2:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_wraddr_q;
    wire [3:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_last_q;
    wire [3:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmp_b;
    wire [0:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmpReg_q;
    wire [0:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_notEnable_q;
    wire [0:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_sticky_ena_q;
    wire [0:0] redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_enaAnd_q;
    wire redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_reset0;
    wire [63:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_ia;
    wire [2:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_aa;
    wire [2:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_ab;
    wire [63:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_iq;
    wire [63:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_q;
    wire [2:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt_i;
    reg [2:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_wraddr_q;
    wire [3:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_last_q;
    wire [3:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmp_b;
    wire [0:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmpReg_q;
    wire [0:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_notEnable_q;
    wire [0:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_sticky_ena_q;
    wire [0:0] redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_enaAnd_q;
    wire redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_reset0;
    wire [63:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_ia;
    wire [3:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_aa;
    wire [3:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_ab;
    wire [63:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_iq;
    wire [63:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_q;
    wire [3:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_i;
    (* preserve *) reg redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_eq;
    reg [3:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_wraddr_q;
    wire [3:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_last_q;
    wire [0:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_cmpReg_q;
    wire [0:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_notEnable_q;
    wire [0:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_sticky_ena_q;
    wire [0:0] redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_enaAnd_q;
    wire redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_reset0;
    wire [63:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_ia;
    wire [3:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_aa;
    wire [3:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_ab;
    wire [63:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_iq;
    wire [63:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_q;
    wire [3:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_i;
    (* preserve *) reg redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_eq;
    reg [3:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_wraddr_q;
    wire [4:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_last_q;
    wire [4:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmp_b;
    wire [0:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmpReg_q;
    wire [0:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_notEnable_q;
    wire [0:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_sticky_ena_q;
    wire [0:0] redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_enaAnd_q;
    wire redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_reset0;
    wire [63:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_ia;
    wire [1:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_aa;
    wire [1:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_ab;
    wire [63:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_iq;
    wire [63:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_q;
    wire [1:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt_i;
    reg [1:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_wraddr_q;
    wire [2:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_last_q;
    wire [2:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmp_b;
    wire [0:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmpReg_q;
    wire [0:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_notEnable_q;
    wire [0:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_sticky_ena_q;
    wire [0:0] redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_enaAnd_q;
    reg [63:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_outputreg0_q;
    wire redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_reset0;
    wire [63:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_ia;
    wire [3:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_aa;
    wire [3:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_ab;
    wire [63:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_iq;
    wire [63:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_q;
    wire [3:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_q;
    (* preserve *) reg [3:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_i;
    (* preserve *) reg redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_eq;
    reg [3:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_wraddr_q;
    wire [4:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_last_q;
    wire [4:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmp_b;
    wire [0:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmp_q;
    (* dont_merge *) reg [0:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmpReg_q;
    wire [0:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_notEnable_q;
    wire [0:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_nor_q;
    (* dont_merge *) reg [0:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_sticky_ena_q;
    wire [0:0] redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_enaAnd_q;
    wire redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_reset0;
    wire [63:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_ia;
    wire [3:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_aa;
    wire [3:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_ab;
    wire [63:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_iq;
    wire [63:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_q;
    wire [3:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_i;
    (* preserve *) reg redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_eq;
    reg [3:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_wraddr_q;
    wire [4:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_last_q;
    wire [4:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmp_b;
    wire [0:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmpReg_q;
    wire [0:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_notEnable_q;
    wire [0:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_sticky_ena_q;
    wire [0:0] redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_enaAnd_q;
    wire redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_reset0;
    wire [63:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_ia;
    wire [3:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_aa;
    wire [3:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_ab;
    wire [63:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_iq;
    wire [63:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_q;
    wire [3:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_i;
    (* preserve *) reg redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_eq;
    reg [3:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_wraddr_q;
    wire [4:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_last_q;
    wire [4:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmp_b;
    wire [0:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmpReg_q;
    wire [0:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_notEnable_q;
    wire [0:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_sticky_ena_q;
    wire [0:0] redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_enaAnd_q;
    wire redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_reset0;
    wire [63:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_ia;
    wire [3:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_aa;
    wire [3:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_ab;
    wire [63:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_iq;
    wire [63:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_q;
    wire [3:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_i;
    (* preserve *) reg redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_eq;
    reg [3:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_wraddr_q;
    wire [4:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_last_q;
    wire [4:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmp_b;
    wire [0:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmpReg_q;
    wire [0:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_notEnable_q;
    wire [0:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_sticky_ena_q;
    wire [0:0] redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_enaAnd_q;
    wire redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_reset0;
    wire [63:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_ia;
    wire [3:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_aa;
    wire [3:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_ab;
    wire [63:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_iq;
    wire [63:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_q;
    wire [3:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_i;
    (* preserve *) reg redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_eq;
    reg [3:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_wraddr_q;
    wire [4:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_last_q;
    wire [4:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmp_b;
    wire [0:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmpReg_q;
    wire [0:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_notEnable_q;
    wire [0:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_sticky_ena_q;
    wire [0:0] redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_enaAnd_q;
    wire redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_reset0;
    wire [63:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_ia;
    wire [3:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_aa;
    wire [3:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_ab;
    wire [63:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_iq;
    wire [63:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_q;
    wire [3:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_i;
    (* preserve *) reg redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_eq;
    reg [3:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_wraddr_q;
    wire [4:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_last_q;
    wire [4:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmp_b;
    wire [0:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmpReg_q;
    wire [0:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_notEnable_q;
    wire [0:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_sticky_ena_q;
    wire [0:0] redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_enaAnd_q;
    wire redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_reset0;
    wire [63:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_ia;
    wire [3:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_aa;
    wire [3:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_ab;
    wire [63:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_iq;
    wire [63:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_q;
    wire [3:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_i;
    (* preserve *) reg redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_eq;
    reg [3:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_wraddr_q;
    wire [4:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_last_q;
    wire [4:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmp_b;
    wire [0:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmpReg_q;
    wire [0:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_notEnable_q;
    wire [0:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_sticky_ena_q;
    wire [0:0] redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_enaAnd_q;
    wire redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_reset0;
    wire [63:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_ia;
    wire [3:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_aa;
    wire [3:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_ab;
    wire [63:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_iq;
    wire [63:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_q;
    wire [3:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_i;
    (* preserve *) reg redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_eq;
    reg [3:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_wraddr_q;
    wire [4:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_last_q;
    wire [4:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmp_b;
    wire [0:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmpReg_q;
    wire [0:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_notEnable_q;
    wire [0:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_sticky_ena_q;
    wire [0:0] redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_enaAnd_q;
    wire redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_reset0;
    wire [63:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_ia;
    wire [3:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_aa;
    wire [3:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_ab;
    wire [63:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_iq;
    wire [63:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_q;
    wire [3:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_i;
    (* preserve *) reg redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_eq;
    reg [3:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_wraddr_q;
    wire [4:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_last_q;
    wire [4:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmp_b;
    wire [0:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmpReg_q;
    wire [0:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_notEnable_q;
    wire [0:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_sticky_ena_q;
    wire [0:0] redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_enaAnd_q;
    wire redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_reset0;
    wire [63:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_ia;
    wire [3:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_aa;
    wire [3:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_ab;
    wire [63:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_iq;
    wire [63:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_q;
    wire [3:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_i;
    (* preserve *) reg redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_eq;
    reg [3:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_wraddr_q;
    wire [4:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_last_q;
    wire [4:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmp_b;
    wire [0:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmpReg_q;
    wire [0:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_notEnable_q;
    wire [0:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_sticky_ena_q;
    wire [0:0] redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_enaAnd_q;
    wire redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_reset0;
    wire [63:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_ia;
    wire [3:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_aa;
    wire [3:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_ab;
    wire [63:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_iq;
    wire [63:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_q;
    wire [3:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_i;
    (* preserve *) reg redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_eq;
    reg [3:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_wraddr_q;
    wire [4:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_last_q;
    wire [4:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmp_b;
    wire [0:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmpReg_q;
    wire [0:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_notEnable_q;
    wire [0:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_sticky_ena_q;
    wire [0:0] redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_enaAnd_q;
    wire redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_reset0;
    wire [63:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_ia;
    wire [3:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_aa;
    wire [3:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_ab;
    wire [63:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_iq;
    wire [63:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_q;
    wire [3:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_i;
    (* preserve *) reg redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_eq;
    reg [3:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_wraddr_q;
    wire [4:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_last_q;
    wire [4:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmp_b;
    wire [0:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmpReg_q;
    wire [0:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_notEnable_q;
    wire [0:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_sticky_ena_q;
    wire [0:0] redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_enaAnd_q;
    wire redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_reset0;
    wire [63:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_ia;
    wire [3:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_aa;
    wire [3:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_ab;
    wire [63:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_iq;
    wire [63:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_q;
    wire [3:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i;
    (* preserve *) reg redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_eq;
    reg [3:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_wraddr_q;
    wire [4:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_last_q;
    wire [4:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmp_b;
    wire [0:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmpReg_q;
    wire [0:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_notEnable_q;
    wire [0:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena_q;
    wire [0:0] redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_enaAnd_q;
    wire redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_reset0;
    wire [63:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_ia;
    wire [3:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_aa;
    wire [3:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_ab;
    wire [63:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_iq;
    wire [63:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_q;
    wire [3:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_i;
    (* preserve *) reg redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_eq;
    reg [3:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_wraddr_q;
    wire [4:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_last_q;
    wire [4:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmp_b;
    wire [0:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmpReg_q;
    wire [0:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_notEnable_q;
    wire [0:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_sticky_ena_q;
    wire [0:0] redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_enaAnd_q;
    wire redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_reset0;
    wire [63:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_ia;
    wire [3:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_aa;
    wire [3:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_ab;
    wire [63:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_iq;
    wire [63:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_q;
    wire [3:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_q;
    (* preserve *) reg [3:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i;
    (* preserve *) reg redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_eq;
    reg [3:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_wraddr_q;
    wire [4:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_last_q;
    wire [4:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmp_b;
    wire [0:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmp_q;
    (* dont_merge *) reg [0:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmpReg_q;
    wire [0:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_notEnable_q;
    wire [0:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_nor_q;
    (* dont_merge *) reg [0:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena_q;
    wire [0:0] redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_enaAnd_q;
    wire redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_reset0;
    wire [63:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_ia;
    wire [3:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_aa;
    wire [3:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_ab;
    wire [63:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_iq;
    wire [63:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_q;
    wire [3:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_q;
    (* preserve *) reg [3:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_i;
    (* preserve *) reg redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_eq;
    reg [3:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_wraddr_q;
    wire [4:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_last_q;
    wire [4:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmp_b;
    wire [0:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmp_q;
    (* dont_merge *) reg [0:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmpReg_q;
    wire [0:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_notEnable_q;
    wire [0:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_nor_q;
    (* dont_merge *) reg [0:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_sticky_ena_q;
    wire [0:0] redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_enaAnd_q;
    wire redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_reset0;
    wire [63:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_ia;
    wire [3:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_aa;
    wire [3:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_ab;
    wire [63:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_iq;
    wire [63:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_q;
    wire [3:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_i;
    (* preserve *) reg redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_eq;
    reg [3:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_wraddr_q;
    wire [3:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_last_q;
    wire [0:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_cmpReg_q;
    wire [0:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_notEnable_q;
    wire [0:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_sticky_ena_q;
    wire [0:0] redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_enaAnd_q;
    wire redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_reset0;
    wire [63:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_ia;
    wire [3:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_aa;
    wire [3:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_ab;
    wire [63:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_iq;
    wire [63:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_q;
    wire [3:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_i;
    (* preserve *) reg redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_eq;
    reg [3:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_wraddr_q;
    wire [3:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_last_q;
    wire [0:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_cmpReg_q;
    wire [0:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_notEnable_q;
    wire [0:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_sticky_ena_q;
    wire [0:0] redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_enaAnd_q;
    wire redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_reset0;
    wire [63:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_ia;
    wire [2:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_aa;
    wire [2:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_ab;
    wire [63:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_iq;
    wire [63:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_q;
    wire [2:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt_i;
    reg [2:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_wraddr_q;
    wire [3:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_last_q;
    wire [3:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmp_b;
    wire [0:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmpReg_q;
    wire [0:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_notEnable_q;
    wire [0:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_sticky_ena_q;
    wire [0:0] redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_enaAnd_q;
    wire redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_reset0;
    wire [63:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_ia;
    wire [2:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_aa;
    wire [2:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_ab;
    wire [63:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_iq;
    wire [63:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_q;
    wire [2:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i;
    (* preserve *) reg redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_eq;
    reg [2:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_wraddr_q;
    wire [3:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_last_q;
    wire [3:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmp_b;
    wire [0:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmpReg_q;
    wire [0:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_notEnable_q;
    wire [0:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena_q;
    wire [0:0] redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_enaAnd_q;
    reg [63:0] redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_outputreg0_q;
    wire redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_reset0;
    wire [63:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_ia;
    wire [2:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_aa;
    wire [2:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_ab;
    wire [63:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_iq;
    wire [63:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_q;
    wire [2:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_i;
    (* preserve *) reg redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_eq;
    reg [2:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_wraddr_q;
    wire [2:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_last_q;
    wire [0:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_cmpReg_q;
    wire [0:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_notEnable_q;
    wire [0:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_sticky_ena_q;
    wire [0:0] redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_enaAnd_q;
    reg [63:0] redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_outputreg0_q;
    wire redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_reset0;
    wire [63:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_ia;
    wire [1:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_aa;
    wire [1:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_ab;
    wire [63:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_iq;
    wire [63:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_q;
    wire [1:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt_i;
    reg [1:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_wraddr_q;
    wire [2:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_last_q;
    wire [2:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmp_b;
    wire [0:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmpReg_q;
    wire [0:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_notEnable_q;
    wire [0:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_sticky_ena_q;
    wire [0:0] redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_enaAnd_q;
    wire redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_reset0;
    wire [63:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_ia;
    wire [3:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_aa;
    wire [3:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_ab;
    wire [63:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_iq;
    wire [63:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_q;
    wire [3:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_i;
    (* preserve *) reg redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_eq;
    reg [3:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_wraddr_q;
    wire [3:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_last_q;
    wire [0:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_cmpReg_q;
    wire [0:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_notEnable_q;
    wire [0:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_sticky_ena_q;
    wire [0:0] redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_enaAnd_q;
    reg [63:0] redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_outputreg0_q;
    wire redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_reset0;
    wire [63:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_ia;
    wire [2:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_aa;
    wire [2:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_ab;
    wire [63:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_iq;
    wire [63:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_q;
    wire [2:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_i;
    (* preserve *) reg redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_eq;
    reg [2:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_wraddr_q;
    wire [3:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_last_q;
    wire [3:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmp_b;
    wire [0:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmpReg_q;
    wire [0:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_notEnable_q;
    wire [0:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_sticky_ena_q;
    wire [0:0] redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_enaAnd_q;
    wire redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_reset0;
    wire [63:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_ia;
    wire [2:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_aa;
    wire [2:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_ab;
    wire [63:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_iq;
    wire [63:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_q;
    wire [2:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_i;
    (* preserve *) reg redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_eq;
    reg [2:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_wraddr_q;
    wire [2:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_last_q;
    wire [0:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_cmpReg_q;
    wire [0:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_notEnable_q;
    wire [0:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_sticky_ena_q;
    wire [0:0] redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_enaAnd_q;
    wire redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_reset0;
    wire [63:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_ia;
    wire [3:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_aa;
    wire [3:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_ab;
    wire [63:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_iq;
    wire [63:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_q;
    wire [3:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_q;
    (* preserve *) reg [3:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_i;
    (* preserve *) reg redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_eq;
    reg [3:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_wraddr_q;
    wire [4:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_last_q;
    wire [4:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmp_b;
    wire [0:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmp_q;
    (* dont_merge *) reg [0:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmpReg_q;
    wire [0:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_notEnable_q;
    wire [0:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_nor_q;
    (* dont_merge *) reg [0:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_sticky_ena_q;
    wire [0:0] redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_enaAnd_q;
    wire redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_reset0;
    wire [63:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_ia;
    wire [2:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_aa;
    wire [2:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_ab;
    wire [63:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_iq;
    wire [63:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_q;
    wire [2:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i;
    (* preserve *) reg redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_eq;
    reg [2:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_wraddr_q;
    wire [3:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_last_q;
    wire [3:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmp_b;
    wire [0:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmpReg_q;
    wire [0:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_notEnable_q;
    wire [0:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena_q;
    wire [0:0] redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_enaAnd_q;
    wire redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_reset0;
    wire [63:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_ia;
    wire [1:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_aa;
    wire [1:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_ab;
    wire [63:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_iq;
    wire [63:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_q;
    wire [1:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt_i;
    reg [1:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_wraddr_q;
    wire [2:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_last_q;
    wire [2:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmp_b;
    wire [0:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmpReg_q;
    wire [0:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_notEnable_q;
    wire [0:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_sticky_ena_q;
    wire [0:0] redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_enaAnd_q;
    reg [63:0] redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_outputreg0_q;
    wire redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_reset0;
    wire [63:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_ia;
    wire [1:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_aa;
    wire [1:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_ab;
    wire [63:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_iq;
    wire [63:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_q;
    wire [1:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt_q;
    (* preserve *) reg [1:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt_i;
    reg [1:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_wraddr_q;
    wire [2:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_last_q;
    wire [2:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmp_b;
    wire [0:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmp_q;
    (* dont_merge *) reg [0:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmpReg_q;
    wire [0:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_notEnable_q;
    wire [0:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_nor_q;
    (* dont_merge *) reg [0:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_sticky_ena_q;
    wire [0:0] redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_enaAnd_q;
    reg [63:0] redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_outputreg0_q;
    wire redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_reset0;
    wire [63:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_ia;
    wire [3:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_aa;
    wire [3:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_ab;
    wire [63:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_iq;
    wire [63:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_q;
    wire [3:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_q;
    (* preserve *) reg [3:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_i;
    (* preserve *) reg redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_eq;
    reg [3:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_wraddr_q;
    wire [3:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_last_q;
    wire [0:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_cmp_q;
    (* dont_merge *) reg [0:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_cmpReg_q;
    wire [0:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_notEnable_q;
    wire [0:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_sticky_ena_q;
    wire [0:0] redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_enaAnd_q;
    reg [63:0] redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_outputreg0_q;
    reg [63:0] redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_outputreg0_q;
    reg [63:0] redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_outputreg0_q;
    reg [63:0] redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_outputreg0_q;
    reg [63:0] redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_outputreg0_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist115_sync_together533_aunroll_x_in_i_valid_14(DELAY,660)
    dspba_delay_ver #( .width(1), .depth(14), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist115_sync_together533_aunroll_x_in_i_valid_14 ( .xin(in_i_valid), .xout(redist115_sync_together533_aunroll_x_in_i_valid_14_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg1(REG,544)@15 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(redist115_sync_together533_aunroll_x_in_i_valid_14_q);
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_notEnable(LOGICAL,1232)
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_nor(LOGICAL,1233)
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_nor_q = ~ (redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_notEnable_q | redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_sticky_ena_q);

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_last(CONSTANT,1229)
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_last_q = $unsigned(5'b01011);

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmp(LOGICAL,1230)
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmp_b = {1'b0, redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_q};
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmp_q = $unsigned(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_last_q == redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmp_b ? 1'b1 : 1'b0);

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmpReg(REG,1231)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmpReg_q <= $unsigned(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmp_q);
        end
    end

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_sticky_ena(REG,1234)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_nor_q == 1'b1)
        begin
            redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_sticky_ena_q <= $unsigned(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_cmpReg_q);
        end
    end

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_enaAnd(LOGICAL,1235)
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_enaAnd_q = redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_sticky_ena_q & VCC_q;

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt(COUNTER,1227)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_i <= 4'd0;
            redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_i == 4'd11)
            begin
                redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_eq <= 1'b0;
            end
            if (redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_eq == 1'b1)
            begin
                redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_i <= $unsigned(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_i <= $unsigned(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_q = redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_i[3:0];

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_wraddr(REG,1228)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_wraddr_q <= $unsigned(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_q);
        end
    end

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem(DUALMEM,1226)
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_ia = $unsigned(in_c1_eni1_67_tpl);
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_aa = redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_wraddr_q;
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_ab = redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_rdcnt_q;
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_dmem (
        .clocken1(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_reset0),
        .clock1(clock),
        .address_a(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_aa),
        .data_a(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_ab),
        .q_b(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_q = redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_iq[63:0];

    // redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_outputreg0(DELAY,1225)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_outputreg0_q <= '0;
        end
        else
        begin
            redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_outputreg0_q <= $unsigned(redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_mem_q);
        end
    end

    // redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_notEnable(LOGICAL,1211)
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_nor(LOGICAL,1212)
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_nor_q = ~ (redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_notEnable_q | redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_sticky_ena_q);

    // redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_last(CONSTANT,1208)
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_last_q = $unsigned(5'b01011);

    // redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmp(LOGICAL,1209)
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmp_b = {1'b0, redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_q};
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmp_q = $unsigned(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_last_q == redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmpReg(REG,1210)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmpReg_q <= $unsigned(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmp_q);
        end
    end

    // redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_sticky_ena(REG,1213)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_nor_q == 1'b1)
        begin
            redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_sticky_ena_q <= $unsigned(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_cmpReg_q);
        end
    end

    // redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_enaAnd(LOGICAL,1214)
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_enaAnd_q = redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_sticky_ena_q & VCC_q;

    // redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt(COUNTER,1206)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_i <= 4'd0;
            redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_i == 4'd11)
            begin
                redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_i <= $unsigned(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_i <= $unsigned(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_q = redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_i[3:0];

    // redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_wraddr(REG,1207)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_wraddr_q <= $unsigned(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_q);
        end
    end

    // redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem(DUALMEM,1205)
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_ia = $unsigned(in_c1_eni1_64_tpl);
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_aa = redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_wraddr_q;
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_ab = redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_rdcnt_q;
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_dmem (
        .clocken1(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_aa),
        .data_a(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_ab),
        .q_b(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_q = redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_iq[63:0];

    // redist70_sync_together533_aunroll_x_in_c1_eni1_64_tpl_15(DELAY,615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together533_aunroll_x_in_c1_eni1_64_tpl_15_q <= '0;
        end
        else
        begin
            redist70_sync_together533_aunroll_x_in_c1_eni1_64_tpl_15_q <= $unsigned(redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_q);
        end
    end

    // redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_notEnable(LOGICAL,829)
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_nor(LOGICAL,830)
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_nor_q = ~ (redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_notEnable_q | redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_sticky_ena_q);

    // redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_last(CONSTANT,826)
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_last_q = $unsigned(5'b01011);

    // redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmp(LOGICAL,827)
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmp_b = {1'b0, redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_q};
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmp_q = $unsigned(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_last_q == redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmpReg(REG,828)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmpReg_q <= $unsigned(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmp_q);
        end
    end

    // redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_sticky_ena(REG,831)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_nor_q == 1'b1)
        begin
            redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_sticky_ena_q <= $unsigned(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_cmpReg_q);
        end
    end

    // redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_enaAnd(LOGICAL,832)
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_enaAnd_q = redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_sticky_ena_q & VCC_q;

    // redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt(COUNTER,824)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_i <= 4'd0;
            redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_i == 4'd11)
            begin
                redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_i <= $unsigned(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_i <= $unsigned(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_q = redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_i[3:0];

    // redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_wraddr(REG,825)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_wraddr_q <= $unsigned(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_q);
        end
    end

    // redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem(DUALMEM,823)
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_ia = $unsigned(in_c1_eni1_13_tpl);
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_aa = redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_wraddr_q;
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_ab = redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_rdcnt_q;
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_dmem (
        .clocken1(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_aa),
        .data_a(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_ab),
        .q_b(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_q = redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_iq[63:0];

    // redist20_sync_together533_aunroll_x_in_c1_eni1_13_tpl_15(DELAY,565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_sync_together533_aunroll_x_in_c1_eni1_13_tpl_15_q <= '0;
        end
        else
        begin
            redist20_sync_together533_aunroll_x_in_c1_eni1_13_tpl_15_q <= $unsigned(redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_q);
        end
    end

    // redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_notEnable(LOGICAL,1485)
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_nor(LOGICAL,1486)
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_nor_q = ~ (redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_notEnable_q | redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_sticky_ena_q);

    // redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_last(CONSTANT,1482)
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_last_q = $unsigned(5'b01011);

    // redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmp(LOGICAL,1483)
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmp_b = {1'b0, redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_q};
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmp_q = $unsigned(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_last_q == redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmpReg(REG,1484)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmpReg_q <= $unsigned(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmp_q);
        end
    end

    // redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_sticky_ena(REG,1487)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_nor_q == 1'b1)
        begin
            redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_sticky_ena_q <= $unsigned(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_cmpReg_q);
        end
    end

    // redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_enaAnd(LOGICAL,1488)
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_enaAnd_q = redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_sticky_ena_q & VCC_q;

    // redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt(COUNTER,1480)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_i <= 4'd0;
            redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_i == 4'd11)
            begin
                redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_i <= $unsigned(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_i <= $unsigned(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_q = redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_i[3:0];

    // redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_wraddr(REG,1481)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_wraddr_q <= $unsigned(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_q);
        end
    end

    // redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem(DUALMEM,1479)
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_ia = $unsigned(in_c1_eni1_97_tpl);
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_aa = redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_wraddr_q;
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_ab = redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_rdcnt_q;
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_dmem (
        .clocken1(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_aa),
        .data_a(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_ab),
        .q_b(redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_q = redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_iq[63:0];

    // redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_notEnable(LOGICAL,1101)
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_nor(LOGICAL,1102)
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_nor_q = ~ (redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_notEnable_q | redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_sticky_ena_q);

    // redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_last(CONSTANT,1098)
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_last_q = $unsigned(5'b01011);

    // redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmp(LOGICAL,1099)
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmp_b = {1'b0, redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_q};
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmp_q = $unsigned(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_last_q == redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmpReg(REG,1100)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmpReg_q <= $unsigned(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmp_q);
        end
    end

    // redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_sticky_ena(REG,1103)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_nor_q == 1'b1)
        begin
            redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_sticky_ena_q <= $unsigned(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_cmpReg_q);
        end
    end

    // redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_enaAnd(LOGICAL,1104)
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_enaAnd_q = redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_sticky_ena_q & VCC_q;

    // redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt(COUNTER,1096)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_i <= 4'd0;
            redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_i == 4'd11)
            begin
                redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_i <= $unsigned(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_i <= $unsigned(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_q = redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_i[3:0];

    // redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_wraddr(REG,1097)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_wraddr_q <= $unsigned(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_q);
        end
    end

    // redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem(DUALMEM,1095)
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_ia = $unsigned(in_c1_eni1_46_tpl);
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_aa = redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_wraddr_q;
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_ab = redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_rdcnt_q;
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_dmem (
        .clocken1(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_aa),
        .data_a(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_ab),
        .q_b(redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_q = redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_iq[63:0];

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_notEnable(LOGICAL,1081)
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_nor(LOGICAL,1082)
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_nor_q = ~ (redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_notEnable_q | redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_sticky_ena_q);

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_last(CONSTANT,1078)
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmp(LOGICAL,1079)
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmp_b = {1'b0, redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_q};
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmp_q = $unsigned(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_last_q == redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmpReg(REG,1080)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmpReg_q <= $unsigned(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmp_q);
        end
    end

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_sticky_ena(REG,1083)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_nor_q == 1'b1)
        begin
            redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_sticky_ena_q <= $unsigned(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_cmpReg_q);
        end
    end

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_enaAnd(LOGICAL,1084)
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_enaAnd_q = redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_sticky_ena_q & VCC_q;

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt(COUNTER,1076)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_i <= 4'd0;
            redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_i == 4'd10)
            begin
                redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_i <= $unsigned(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_i <= $unsigned(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_q = redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_i[3:0];

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_wraddr(REG,1077)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_wraddr_q <= $unsigned(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_q);
        end
    end

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem(DUALMEM,1075)
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_ia = $unsigned(in_c1_eni1_44_tpl);
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_aa = redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_wraddr_q;
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_ab = redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_rdcnt_q;
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_dmem (
        .clocken1(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_aa),
        .data_a(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_ab),
        .q_b(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_q = redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_iq[63:0];

    // redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_outputreg0(DELAY,1074)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_outputreg0_q <= $unsigned(redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_mem_q);
        end
    end

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_notEnable(LOGICAL,1070)
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_notEnable_q = $unsigned(~ (VCC_q));

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_nor(LOGICAL,1071)
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_nor_q = ~ (redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_notEnable_q | redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_sticky_ena_q);

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_last(CONSTANT,1067)
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_last_q = $unsigned(5'b01010);

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmp(LOGICAL,1068)
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmp_b = {1'b0, redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_q};
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmp_q = $unsigned(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_last_q == redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmp_b ? 1'b1 : 1'b0);

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmpReg(REG,1069)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmpReg_q <= $unsigned(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmp_q);
        end
    end

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_sticky_ena(REG,1072)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_nor_q == 1'b1)
        begin
            redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_sticky_ena_q <= $unsigned(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_cmpReg_q);
        end
    end

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_enaAnd(LOGICAL,1073)
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_enaAnd_q = redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_sticky_ena_q & VCC_q;

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt(COUNTER,1065)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_i <= 4'd0;
            redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_i == 4'd10)
            begin
                redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_eq <= 1'b0;
            end
            if (redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_eq == 1'b1)
            begin
                redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_i <= $unsigned(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_i <= $unsigned(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_q = redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_i[3:0];

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_wraddr(REG,1066)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_wraddr_q <= $unsigned(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_q);
        end
    end

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem(DUALMEM,1064)
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_ia = $unsigned(in_c1_eni1_43_tpl);
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_aa = redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_wraddr_q;
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_ab = redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_rdcnt_q;
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_dmem (
        .clocken1(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_reset0),
        .clock1(clock),
        .address_a(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_aa),
        .data_a(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_ab),
        .q_b(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_q = redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_iq[63:0];

    // redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_outputreg0(DELAY,1063)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_outputreg0_q <= '0;
        end
        else
        begin
            redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_outputreg0_q <= $unsigned(redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_mem_q);
        end
    end

    // redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_notEnable(LOGICAL,1059)
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_nor(LOGICAL,1060)
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_nor_q = ~ (redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_notEnable_q | redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_sticky_ena_q);

    // redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_last(CONSTANT,1056)
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmp(LOGICAL,1057)
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmp_b = {1'b0, redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_q};
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmp_q = $unsigned(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_last_q == redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmpReg(REG,1058)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmpReg_q <= $unsigned(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmp_q);
        end
    end

    // redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_sticky_ena(REG,1061)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_nor_q == 1'b1)
        begin
            redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_sticky_ena_q <= $unsigned(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_cmpReg_q);
        end
    end

    // redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_enaAnd(LOGICAL,1062)
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_enaAnd_q = redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_sticky_ena_q & VCC_q;

    // redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt(COUNTER,1054)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_i <= 4'd0;
            redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_i == 4'd10)
            begin
                redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_i <= $unsigned(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_i <= $unsigned(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_q = redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_i[3:0];

    // redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_wraddr(REG,1055)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_wraddr_q <= $unsigned(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_q);
        end
    end

    // redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem(DUALMEM,1053)
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_ia = $unsigned(in_c1_eni1_42_tpl);
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_aa = redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_wraddr_q;
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_ab = redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_rdcnt_q;
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_dmem (
        .clocken1(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_aa),
        .data_a(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_ab),
        .q_b(redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_q = redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_iq[63:0];

    // redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_notEnable(LOGICAL,1049)
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_nor(LOGICAL,1050)
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_nor_q = ~ (redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_notEnable_q | redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_sticky_ena_q);

    // redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_last(CONSTANT,1046)
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmp(LOGICAL,1047)
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmp_b = {1'b0, redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_q};
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmp_q = $unsigned(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_last_q == redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmpReg(REG,1048)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmpReg_q <= $unsigned(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmp_q);
        end
    end

    // redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_sticky_ena(REG,1051)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_nor_q == 1'b1)
        begin
            redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_sticky_ena_q <= $unsigned(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_cmpReg_q);
        end
    end

    // redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_enaAnd(LOGICAL,1052)
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_enaAnd_q = redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_sticky_ena_q & VCC_q;

    // redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt(COUNTER,1044)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_i <= 4'd0;
            redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_i == 4'd10)
            begin
                redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_i <= $unsigned(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_i <= $unsigned(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_q = redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_i[3:0];

    // redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_wraddr(REG,1045)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_wraddr_q <= $unsigned(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_q);
        end
    end

    // redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem(DUALMEM,1043)
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_ia = $unsigned(in_c1_eni1_41_tpl);
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_aa = redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_wraddr_q;
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_ab = redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_rdcnt_q;
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_dmem (
        .clocken1(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_aa),
        .data_a(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_ab),
        .q_b(redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_q = redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_iq[63:0];

    // redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_notEnable(LOGICAL,1039)
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_nor(LOGICAL,1040)
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_nor_q = ~ (redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_notEnable_q | redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_sticky_ena_q);

    // redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_last(CONSTANT,1036)
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmp(LOGICAL,1037)
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmp_b = {1'b0, redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_q};
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmp_q = $unsigned(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_last_q == redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmpReg(REG,1038)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmpReg_q <= $unsigned(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmp_q);
        end
    end

    // redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_sticky_ena(REG,1041)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_nor_q == 1'b1)
        begin
            redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_sticky_ena_q <= $unsigned(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_cmpReg_q);
        end
    end

    // redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_enaAnd(LOGICAL,1042)
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_enaAnd_q = redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_sticky_ena_q & VCC_q;

    // redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt(COUNTER,1034)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_i <= 4'd0;
            redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_i == 4'd10)
            begin
                redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_i <= $unsigned(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_i <= $unsigned(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_q = redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_i[3:0];

    // redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_wraddr(REG,1035)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_wraddr_q <= $unsigned(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_q);
        end
    end

    // redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem(DUALMEM,1033)
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_ia = $unsigned(in_c1_eni1_40_tpl);
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_aa = redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_wraddr_q;
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_ab = redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_rdcnt_q;
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_dmem (
        .clocken1(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_aa),
        .data_a(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_ab),
        .q_b(redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_q = redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_iq[63:0];

    // redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_notEnable(LOGICAL,1029)
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_nor(LOGICAL,1030)
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_nor_q = ~ (redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_notEnable_q | redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_sticky_ena_q);

    // redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_last(CONSTANT,1026)
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmp(LOGICAL,1027)
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmp_b = {1'b0, redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_q};
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmp_q = $unsigned(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_last_q == redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmpReg(REG,1028)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmpReg_q <= $unsigned(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmp_q);
        end
    end

    // redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_sticky_ena(REG,1031)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_nor_q == 1'b1)
        begin
            redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_sticky_ena_q <= $unsigned(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_cmpReg_q);
        end
    end

    // redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_enaAnd(LOGICAL,1032)
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_enaAnd_q = redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_sticky_ena_q & VCC_q;

    // redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt(COUNTER,1024)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_i <= 4'd0;
            redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_i == 4'd10)
            begin
                redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_i <= $unsigned(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_i <= $unsigned(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_q = redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_i[3:0];

    // redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_wraddr(REG,1025)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_wraddr_q <= $unsigned(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_q);
        end
    end

    // redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem(DUALMEM,1023)
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_ia = $unsigned(in_c1_eni1_39_tpl);
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_aa = redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_wraddr_q;
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_ab = redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_rdcnt_q;
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_dmem (
        .clocken1(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_aa),
        .data_a(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_ab),
        .q_b(redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_q = redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_iq[63:0];

    // redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_notEnable(LOGICAL,1019)
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_nor(LOGICAL,1020)
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_nor_q = ~ (redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_notEnable_q | redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_sticky_ena_q);

    // redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_last(CONSTANT,1016)
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmp(LOGICAL,1017)
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmp_b = {1'b0, redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_q};
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmp_q = $unsigned(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_last_q == redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmpReg(REG,1018)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmpReg_q <= $unsigned(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmp_q);
        end
    end

    // redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_sticky_ena(REG,1021)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_nor_q == 1'b1)
        begin
            redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_sticky_ena_q <= $unsigned(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_cmpReg_q);
        end
    end

    // redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_enaAnd(LOGICAL,1022)
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_enaAnd_q = redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_sticky_ena_q & VCC_q;

    // redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt(COUNTER,1014)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_i <= 4'd0;
            redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_i == 4'd10)
            begin
                redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_i <= $unsigned(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_i <= $unsigned(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_q = redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_i[3:0];

    // redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_wraddr(REG,1015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_wraddr_q <= $unsigned(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_q);
        end
    end

    // redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem(DUALMEM,1013)
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_ia = $unsigned(in_c1_eni1_38_tpl);
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_aa = redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_wraddr_q;
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_ab = redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_rdcnt_q;
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_dmem (
        .clocken1(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_aa),
        .data_a(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_ab),
        .q_b(redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_q = redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_iq[63:0];

    // redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_notEnable(LOGICAL,1352)
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_nor(LOGICAL,1353)
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_nor_q = ~ (redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_notEnable_q | redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena_q);

    // redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_last(CONSTANT,1349)
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmp(LOGICAL,1350)
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmp_b = {1'b0, redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_q};
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmp_q = $unsigned(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_last_q == redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmpReg(REG,1351)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmpReg_q <= $unsigned(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmp_q);
        end
    end

    // redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena(REG,1354)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_nor_q == 1'b1)
        begin
            redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena_q <= $unsigned(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_cmpReg_q);
        end
    end

    // redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_enaAnd(LOGICAL,1355)
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_enaAnd_q = redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_sticky_ena_q & VCC_q;

    // redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt(COUNTER,1347)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i <= 4'd0;
            redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i == 4'd10)
            begin
                redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i <= $unsigned(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i <= $unsigned(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_q = redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_i[3:0];

    // redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_wraddr(REG,1348)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_wraddr_q <= $unsigned(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_q);
        end
    end

    // redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem(DUALMEM,1346)
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_ia = $unsigned(in_c1_eni1_79_tpl);
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_aa = redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_wraddr_q;
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_ab = redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_rdcnt_q;
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_dmem (
        .clocken1(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_aa),
        .data_a(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_ab),
        .q_b(redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_q = redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_iq[63:0];

    // redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_notEnable(LOGICAL,1372)
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_notEnable_q = $unsigned(~ (VCC_q));

    // redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_nor(LOGICAL,1373)
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_nor_q = ~ (redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_notEnable_q | redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena_q);

    // redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_last(CONSTANT,1369)
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_last_q = $unsigned(5'b01010);

    // redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmp(LOGICAL,1370)
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmp_b = {1'b0, redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_q};
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmp_q = $unsigned(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_last_q == redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmp_b ? 1'b1 : 1'b0);

    // redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmpReg(REG,1371)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmpReg_q <= $unsigned(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmp_q);
        end
    end

    // redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena(REG,1374)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_nor_q == 1'b1)
        begin
            redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena_q <= $unsigned(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_cmpReg_q);
        end
    end

    // redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_enaAnd(LOGICAL,1375)
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_enaAnd_q = redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_sticky_ena_q & VCC_q;

    // redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt(COUNTER,1367)
    // low=0, high=11, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i <= 4'd0;
            redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i == 4'd10)
            begin
                redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_eq <= 1'b0;
            end
            if (redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_eq == 1'b1)
            begin
                redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i <= $unsigned(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i) + $unsigned(4'd5);
            end
            else
            begin
                redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i <= $unsigned(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_q = redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_i[3:0];

    // redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_wraddr(REG,1368)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_wraddr_q <= $unsigned(4'b1011);
        end
        else
        begin
            redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_wraddr_q <= $unsigned(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_q);
        end
    end

    // redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem(DUALMEM,1366)
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_ia = $unsigned(in_c1_eni1_81_tpl);
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_aa = redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_wraddr_q;
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_ab = redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_rdcnt_q;
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(12),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(12),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_dmem (
        .clocken1(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_reset0),
        .clock1(clock),
        .address_a(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_aa),
        .data_a(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_ab),
        .q_b(redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_q = redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_iq[63:0];

    // redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_notEnable(LOGICAL,1242)
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_nor(LOGICAL,1243)
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_nor_q = ~ (redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_notEnable_q | redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_sticky_ena_q);

    // redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_last(CONSTANT,1239)
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmp(LOGICAL,1240)
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmp_b = {1'b0, redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_q};
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmp_q = $unsigned(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_last_q == redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmpReg(REG,1241)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmpReg_q <= $unsigned(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmp_q);
        end
    end

    // redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_sticky_ena(REG,1244)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_nor_q == 1'b1)
        begin
            redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_sticky_ena_q <= $unsigned(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_cmpReg_q);
        end
    end

    // redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_enaAnd(LOGICAL,1245)
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_enaAnd_q = redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_sticky_ena_q & VCC_q;

    // redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt(COUNTER,1237)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_i <= 4'd0;
            redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_i == 4'd9)
            begin
                redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_i <= $unsigned(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_i <= $unsigned(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_q = redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_i[3:0];

    // redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_wraddr(REG,1238)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_wraddr_q <= $unsigned(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_q);
        end
    end

    // redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem(DUALMEM,1236)
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_ia = $unsigned(in_c1_eni1_68_tpl);
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_aa = redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_wraddr_q;
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_ab = redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_rdcnt_q;
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_dmem (
        .clocken1(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_aa),
        .data_a(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_ab),
        .q_b(redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_q = redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_iq[63:0];

    // redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_notEnable(LOGICAL,1332)
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_nor(LOGICAL,1333)
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_nor_q = ~ (redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_notEnable_q | redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_sticky_ena_q);

    // redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_last(CONSTANT,1329)
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmp(LOGICAL,1330)
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmp_b = {1'b0, redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_q};
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmp_q = $unsigned(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_last_q == redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmpReg(REG,1331)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmpReg_q <= $unsigned(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmp_q);
        end
    end

    // redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_sticky_ena(REG,1334)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_nor_q == 1'b1)
        begin
            redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_sticky_ena_q <= $unsigned(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_cmpReg_q);
        end
    end

    // redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_enaAnd(LOGICAL,1335)
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_enaAnd_q = redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_sticky_ena_q & VCC_q;

    // redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt(COUNTER,1327)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_i <= 4'd0;
            redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_i == 4'd9)
            begin
                redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_i <= $unsigned(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_i <= $unsigned(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_q = redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_i[3:0];

    // redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_wraddr(REG,1328)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_wraddr_q <= $unsigned(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_q);
        end
    end

    // redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem(DUALMEM,1326)
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_ia = $unsigned(in_c1_eni1_77_tpl);
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_aa = redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_wraddr_q;
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_ab = redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_rdcnt_q;
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_dmem (
        .clocken1(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_aa),
        .data_a(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_ab),
        .q_b(redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_q = redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_iq[63:0];

    // redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_notEnable(LOGICAL,1322)
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_nor(LOGICAL,1323)
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_nor_q = ~ (redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_notEnable_q | redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_sticky_ena_q);

    // redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_last(CONSTANT,1319)
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmp(LOGICAL,1320)
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmp_b = {1'b0, redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_q};
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmp_q = $unsigned(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_last_q == redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmpReg(REG,1321)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmpReg_q <= $unsigned(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmp_q);
        end
    end

    // redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_sticky_ena(REG,1324)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_nor_q == 1'b1)
        begin
            redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_sticky_ena_q <= $unsigned(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_cmpReg_q);
        end
    end

    // redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_enaAnd(LOGICAL,1325)
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_enaAnd_q = redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_sticky_ena_q & VCC_q;

    // redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt(COUNTER,1317)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_i <= 4'd0;
            redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_i == 4'd9)
            begin
                redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_i <= $unsigned(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_i <= $unsigned(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_q = redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_i[3:0];

    // redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_wraddr(REG,1318)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_wraddr_q <= $unsigned(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_q);
        end
    end

    // redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem(DUALMEM,1316)
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_ia = $unsigned(in_c1_eni1_76_tpl);
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_aa = redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_wraddr_q;
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_ab = redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_rdcnt_q;
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_dmem (
        .clocken1(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_aa),
        .data_a(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_ab),
        .q_b(redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_q = redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_iq[63:0];

    // redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_notEnable(LOGICAL,1312)
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_nor(LOGICAL,1313)
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_nor_q = ~ (redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_notEnable_q | redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_sticky_ena_q);

    // redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_last(CONSTANT,1309)
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmp(LOGICAL,1310)
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmp_b = {1'b0, redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_q};
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmp_q = $unsigned(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_last_q == redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmpReg(REG,1311)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmpReg_q <= $unsigned(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmp_q);
        end
    end

    // redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_sticky_ena(REG,1314)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_nor_q == 1'b1)
        begin
            redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_sticky_ena_q <= $unsigned(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_cmpReg_q);
        end
    end

    // redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_enaAnd(LOGICAL,1315)
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_enaAnd_q = redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_sticky_ena_q & VCC_q;

    // redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt(COUNTER,1307)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_i <= 4'd0;
            redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_i == 4'd9)
            begin
                redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_i <= $unsigned(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_i <= $unsigned(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_q = redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_i[3:0];

    // redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_wraddr(REG,1308)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_wraddr_q <= $unsigned(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_q);
        end
    end

    // redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem(DUALMEM,1306)
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_ia = $unsigned(in_c1_eni1_75_tpl);
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_aa = redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_wraddr_q;
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_ab = redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_rdcnt_q;
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_dmem (
        .clocken1(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_aa),
        .data_a(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_ab),
        .q_b(redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_q = redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_iq[63:0];

    // redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_notEnable(LOGICAL,1302)
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_nor(LOGICAL,1303)
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_nor_q = ~ (redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_notEnable_q | redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_sticky_ena_q);

    // redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_last(CONSTANT,1299)
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmp(LOGICAL,1300)
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmp_b = {1'b0, redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_q};
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmp_q = $unsigned(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_last_q == redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmpReg(REG,1301)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmpReg_q <= $unsigned(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmp_q);
        end
    end

    // redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_sticky_ena(REG,1304)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_nor_q == 1'b1)
        begin
            redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_sticky_ena_q <= $unsigned(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_cmpReg_q);
        end
    end

    // redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_enaAnd(LOGICAL,1305)
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_enaAnd_q = redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_sticky_ena_q & VCC_q;

    // redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt(COUNTER,1297)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_i <= 4'd0;
            redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_i == 4'd9)
            begin
                redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_i <= $unsigned(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_i <= $unsigned(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_q = redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_i[3:0];

    // redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_wraddr(REG,1298)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_wraddr_q <= $unsigned(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_q);
        end
    end

    // redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem(DUALMEM,1296)
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_ia = $unsigned(in_c1_eni1_74_tpl);
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_aa = redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_wraddr_q;
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_ab = redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_rdcnt_q;
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_dmem (
        .clocken1(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_aa),
        .data_a(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_ab),
        .q_b(redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_q = redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_iq[63:0];

    // redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_notEnable(LOGICAL,1292)
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_nor(LOGICAL,1293)
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_nor_q = ~ (redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_notEnable_q | redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_sticky_ena_q);

    // redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_last(CONSTANT,1289)
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmp(LOGICAL,1290)
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmp_b = {1'b0, redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_q};
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmp_q = $unsigned(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_last_q == redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmpReg(REG,1291)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmpReg_q <= $unsigned(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmp_q);
        end
    end

    // redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_sticky_ena(REG,1294)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_nor_q == 1'b1)
        begin
            redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_sticky_ena_q <= $unsigned(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_cmpReg_q);
        end
    end

    // redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_enaAnd(LOGICAL,1295)
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_enaAnd_q = redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_sticky_ena_q & VCC_q;

    // redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt(COUNTER,1287)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_i <= 4'd0;
            redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_i == 4'd9)
            begin
                redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_i <= $unsigned(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_i <= $unsigned(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_q = redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_i[3:0];

    // redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_wraddr(REG,1288)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_wraddr_q <= $unsigned(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_q);
        end
    end

    // redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem(DUALMEM,1286)
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_ia = $unsigned(in_c1_eni1_73_tpl);
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_aa = redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_wraddr_q;
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_ab = redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_rdcnt_q;
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_dmem (
        .clocken1(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_aa),
        .data_a(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_ab),
        .q_b(redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_q = redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_iq[63:0];

    // redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_notEnable(LOGICAL,1282)
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_nor(LOGICAL,1283)
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_nor_q = ~ (redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_notEnable_q | redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_sticky_ena_q);

    // redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_last(CONSTANT,1279)
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_last_q = $unsigned(5'b01001);

    // redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmp(LOGICAL,1280)
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmp_b = {1'b0, redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_q};
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmp_q = $unsigned(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_last_q == redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmpReg(REG,1281)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmpReg_q <= $unsigned(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmp_q);
        end
    end

    // redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_sticky_ena(REG,1284)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_nor_q == 1'b1)
        begin
            redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_sticky_ena_q <= $unsigned(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_cmpReg_q);
        end
    end

    // redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_enaAnd(LOGICAL,1285)
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_enaAnd_q = redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_sticky_ena_q & VCC_q;

    // redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt(COUNTER,1277)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_i <= 4'd0;
            redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_i == 4'd9)
            begin
                redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_i <= $unsigned(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_i <= $unsigned(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_q = redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_i[3:0];

    // redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_wraddr(REG,1278)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_wraddr_q <= $unsigned(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_q);
        end
    end

    // redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem(DUALMEM,1276)
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_ia = $unsigned(in_c1_eni1_72_tpl);
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_aa = redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_wraddr_q;
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_ab = redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_rdcnt_q;
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_dmem (
        .clocken1(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_aa),
        .data_a(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_ab),
        .q_b(redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_q = redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_iq[63:0];

    // redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_notEnable(LOGICAL,1272)
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_nor(LOGICAL,1273)
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_nor_q = ~ (redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_notEnable_q | redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_sticky_ena_q);

    // redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_last(CONSTANT,1269)
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmp(LOGICAL,1270)
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmp_b = {1'b0, redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_q};
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmp_q = $unsigned(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_last_q == redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmpReg(REG,1271)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmpReg_q <= $unsigned(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmp_q);
        end
    end

    // redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_sticky_ena(REG,1274)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_nor_q == 1'b1)
        begin
            redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_sticky_ena_q <= $unsigned(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_cmpReg_q);
        end
    end

    // redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_enaAnd(LOGICAL,1275)
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_enaAnd_q = redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_sticky_ena_q & VCC_q;

    // redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt(COUNTER,1267)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_i <= 4'd0;
            redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_i == 4'd8)
            begin
                redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_i <= $unsigned(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_i <= $unsigned(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_q = redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_i[3:0];

    // redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_wraddr(REG,1268)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_wraddr_q <= $unsigned(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_q);
        end
    end

    // redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem(DUALMEM,1266)
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_ia = $unsigned(in_c1_eni1_71_tpl);
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_aa = redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_wraddr_q;
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_ab = redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_rdcnt_q;
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_dmem (
        .clocken1(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_aa),
        .data_a(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_ab),
        .q_b(redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_q = redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_iq[63:0];

    // redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_notEnable(LOGICAL,1262)
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_nor(LOGICAL,1263)
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_nor_q = ~ (redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_notEnable_q | redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_sticky_ena_q);

    // redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_last(CONSTANT,1259)
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmp(LOGICAL,1260)
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmp_b = {1'b0, redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_q};
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmp_q = $unsigned(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_last_q == redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmpReg(REG,1261)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmpReg_q <= $unsigned(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmp_q);
        end
    end

    // redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_sticky_ena(REG,1264)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_nor_q == 1'b1)
        begin
            redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_sticky_ena_q <= $unsigned(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_cmpReg_q);
        end
    end

    // redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_enaAnd(LOGICAL,1265)
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_enaAnd_q = redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_sticky_ena_q & VCC_q;

    // redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt(COUNTER,1257)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_i <= 4'd0;
            redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_i == 4'd8)
            begin
                redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_i <= $unsigned(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_i <= $unsigned(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_q = redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_i[3:0];

    // redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_wraddr(REG,1258)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_wraddr_q <= $unsigned(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_q);
        end
    end

    // redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem(DUALMEM,1256)
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_ia = $unsigned(in_c1_eni1_70_tpl);
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_aa = redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_wraddr_q;
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_ab = redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_rdcnt_q;
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_dmem (
        .clocken1(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_aa),
        .data_a(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_ab),
        .q_b(redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_q = redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_iq[63:0];

    // redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_notEnable(LOGICAL,1252)
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_nor(LOGICAL,1253)
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_nor_q = ~ (redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_notEnable_q | redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_sticky_ena_q);

    // redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_last(CONSTANT,1249)
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmp(LOGICAL,1250)
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmp_b = {1'b0, redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_q};
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmp_q = $unsigned(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_last_q == redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmpReg(REG,1251)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmpReg_q <= $unsigned(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmp_q);
        end
    end

    // redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_sticky_ena(REG,1254)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_nor_q == 1'b1)
        begin
            redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_sticky_ena_q <= $unsigned(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_cmpReg_q);
        end
    end

    // redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_enaAnd(LOGICAL,1255)
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_enaAnd_q = redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_sticky_ena_q & VCC_q;

    // redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt(COUNTER,1247)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_i <= 4'd0;
            redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_i == 4'd8)
            begin
                redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_i <= $unsigned(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_i <= $unsigned(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_q = redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_i[3:0];

    // redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_wraddr(REG,1248)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_wraddr_q <= $unsigned(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_q);
        end
    end

    // redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem(DUALMEM,1246)
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_ia = $unsigned(in_c1_eni1_69_tpl);
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_aa = redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_wraddr_q;
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_ab = redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_rdcnt_q;
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_dmem (
        .clocken1(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_aa),
        .data_a(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_ab),
        .q_b(redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_q = redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_iq[63:0];

    // redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_notEnable(LOGICAL,949)
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_nor(LOGICAL,950)
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_nor_q = ~ (redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_notEnable_q | redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena_q);

    // redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_last(CONSTANT,946)
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmp(LOGICAL,947)
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmp_b = {1'b0, redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_q};
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmp_q = $unsigned(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_last_q == redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmpReg(REG,948)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmpReg_q <= $unsigned(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmp_q);
        end
    end

    // redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena(REG,951)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_nor_q == 1'b1)
        begin
            redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena_q <= $unsigned(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_cmpReg_q);
        end
    end

    // redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_enaAnd(LOGICAL,952)
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_enaAnd_q = redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_sticky_ena_q & VCC_q;

    // redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt(COUNTER,944)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i <= 4'd0;
            redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i == 4'd8)
            begin
                redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i <= $unsigned(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i <= $unsigned(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_q = redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_i[3:0];

    // redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_wraddr(REG,945)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_wraddr_q <= $unsigned(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_q);
        end
    end

    // redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem(DUALMEM,943)
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_ia = $unsigned(in_c1_eni1_30_tpl);
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_aa = redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_wraddr_q;
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_ab = redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_rdcnt_q;
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_dmem (
        .clocken1(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_aa),
        .data_a(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_ab),
        .q_b(redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_q = redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_iq[63:0];

    // redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_notEnable(LOGICAL,1382)
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_nor(LOGICAL,1383)
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_nor_q = ~ (redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_notEnable_q | redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_sticky_ena_q);

    // redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_last(CONSTANT,1379)
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmp(LOGICAL,1380)
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmp_b = {1'b0, redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_q};
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmp_q = $unsigned(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_last_q == redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmpReg(REG,1381)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmpReg_q <= $unsigned(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmp_q);
        end
    end

    // redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_sticky_ena(REG,1384)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_nor_q == 1'b1)
        begin
            redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_sticky_ena_q <= $unsigned(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_cmpReg_q);
        end
    end

    // redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_enaAnd(LOGICAL,1385)
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_enaAnd_q = redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_sticky_ena_q & VCC_q;

    // redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt(COUNTER,1377)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_i <= 4'd0;
            redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_i == 4'd8)
            begin
                redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_i <= $unsigned(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_i <= $unsigned(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_q = redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_i[3:0];

    // redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_wraddr(REG,1378)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_wraddr_q <= $unsigned(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_q);
        end
    end

    // redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem(DUALMEM,1376)
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_ia = $unsigned(in_c1_eni1_82_tpl);
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_aa = redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_wraddr_q;
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_ab = redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_rdcnt_q;
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_dmem (
        .clocken1(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_aa),
        .data_a(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_ab),
        .q_b(redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_q = redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_iq[63:0];

    // redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_notEnable(LOGICAL,1362)
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_nor(LOGICAL,1363)
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_nor_q = ~ (redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_notEnable_q | redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_sticky_ena_q);

    // redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_last(CONSTANT,1359)
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmp(LOGICAL,1360)
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmp_b = {1'b0, redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_q};
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmp_q = $unsigned(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_last_q == redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmpReg(REG,1361)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmpReg_q <= $unsigned(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmp_q);
        end
    end

    // redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_sticky_ena(REG,1364)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_nor_q == 1'b1)
        begin
            redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_sticky_ena_q <= $unsigned(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_cmpReg_q);
        end
    end

    // redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_enaAnd(LOGICAL,1365)
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_enaAnd_q = redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_sticky_ena_q & VCC_q;

    // redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt(COUNTER,1357)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_i <= 4'd0;
            redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_i == 4'd8)
            begin
                redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_i <= $unsigned(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_i <= $unsigned(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_q = redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_i[3:0];

    // redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_wraddr(REG,1358)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_wraddr_q <= $unsigned(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_q);
        end
    end

    // redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem(DUALMEM,1356)
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_ia = $unsigned(in_c1_eni1_80_tpl);
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_aa = redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_wraddr_q;
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_ab = redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_rdcnt_q;
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_dmem (
        .clocken1(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_aa),
        .data_a(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_ab),
        .q_b(redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_q = redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_iq[63:0];

    // redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_notEnable(LOGICAL,1342)
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_notEnable_q = $unsigned(~ (VCC_q));

    // redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_nor(LOGICAL,1343)
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_nor_q = ~ (redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_notEnable_q | redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_sticky_ena_q);

    // redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_last(CONSTANT,1339)
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_last_q = $unsigned(5'b01000);

    // redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmp(LOGICAL,1340)
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmp_b = {1'b0, redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_q};
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmp_q = $unsigned(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_last_q == redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmp_b ? 1'b1 : 1'b0);

    // redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmpReg(REG,1341)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmpReg_q <= $unsigned(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmp_q);
        end
    end

    // redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_sticky_ena(REG,1344)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_nor_q == 1'b1)
        begin
            redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_sticky_ena_q <= $unsigned(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_cmpReg_q);
        end
    end

    // redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_enaAnd(LOGICAL,1345)
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_enaAnd_q = redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_sticky_ena_q & VCC_q;

    // redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt(COUNTER,1337)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_i <= 4'd0;
            redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_i == 4'd8)
            begin
                redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_eq <= 1'b0;
            end
            if (redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_eq == 1'b1)
            begin
                redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_i <= $unsigned(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_i <= $unsigned(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_q = redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_i[3:0];

    // redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_wraddr(REG,1338)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_wraddr_q <= $unsigned(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_q);
        end
    end

    // redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem(DUALMEM,1336)
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_ia = $unsigned(in_c1_eni1_78_tpl);
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_aa = redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_wraddr_q;
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_ab = redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_rdcnt_q;
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_dmem (
        .clocken1(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_reset0),
        .clock1(clock),
        .address_a(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_aa),
        .data_a(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_ab),
        .q_b(redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_q = redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_iq[63:0];

    // redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_notEnable(LOGICAL,1392)
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_nor(LOGICAL,1393)
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_nor_q = ~ (redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_notEnable_q | redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_sticky_ena_q);

    // redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_last(CONSTANT,1389)
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_cmp(LOGICAL,1390)
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_cmp_q = $unsigned(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_last_q == redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_cmpReg(REG,1391)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_cmpReg_q <= $unsigned(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_cmp_q);
        end
    end

    // redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_sticky_ena(REG,1394)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_nor_q == 1'b1)
        begin
            redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_sticky_ena_q <= $unsigned(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_cmpReg_q);
        end
    end

    // redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_enaAnd(LOGICAL,1395)
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_enaAnd_q = redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_sticky_ena_q & VCC_q;

    // redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt(COUNTER,1387)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_i <= 4'd0;
            redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_i == 4'd7)
            begin
                redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_i <= $unsigned(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_i <= $unsigned(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_q = redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_i[3:0];

    // redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_wraddr(REG,1388)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_wraddr_q <= $unsigned(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_q);
        end
    end

    // redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem(DUALMEM,1386)
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_ia = $unsigned(in_c1_eni1_83_tpl);
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_aa = redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_wraddr_q;
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_ab = redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_rdcnt_q;
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_dmem (
        .clocken1(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_aa),
        .data_a(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_ab),
        .q_b(redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_q = redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_iq[63:0];

    // redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_notEnable(LOGICAL,889)
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_nor(LOGICAL,890)
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_nor_q = ~ (redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_notEnable_q | redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_sticky_ena_q);

    // redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_last(CONSTANT,886)
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_cmp(LOGICAL,887)
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_cmp_q = $unsigned(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_last_q == redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_cmpReg(REG,888)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_cmpReg_q <= $unsigned(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_cmp_q);
        end
    end

    // redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_sticky_ena(REG,891)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_nor_q == 1'b1)
        begin
            redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_sticky_ena_q <= $unsigned(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_cmpReg_q);
        end
    end

    // redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_enaAnd(LOGICAL,892)
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_enaAnd_q = redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_sticky_ena_q & VCC_q;

    // redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt(COUNTER,884)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_i <= 4'd0;
            redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_i == 4'd7)
            begin
                redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_i <= $unsigned(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_i <= $unsigned(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_q = redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_i[3:0];

    // redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_wraddr(REG,885)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_wraddr_q <= $unsigned(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_q);
        end
    end

    // redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem(DUALMEM,883)
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_ia = $unsigned(in_c1_eni1_21_tpl);
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_aa = redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_wraddr_q;
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_ab = redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_rdcnt_q;
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_dmem (
        .clocken1(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_aa),
        .data_a(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_ab),
        .q_b(redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_q = redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_iq[63:0];

    // redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_notEnable(LOGICAL,1527)
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_nor(LOGICAL,1528)
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_nor_q = ~ (redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_notEnable_q | redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_sticky_ena_q);

    // redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_last(CONSTANT,1524)
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_cmp(LOGICAL,1525)
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_cmp_q = $unsigned(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_last_q == redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_cmpReg(REG,1526)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_cmpReg_q <= $unsigned(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_cmp_q);
        end
    end

    // redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_sticky_ena(REG,1529)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_nor_q == 1'b1)
        begin
            redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_sticky_ena_q <= $unsigned(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_cmpReg_q);
        end
    end

    // redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_enaAnd(LOGICAL,1530)
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_enaAnd_q = redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_sticky_ena_q & VCC_q;

    // redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt(COUNTER,1522)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_i <= 4'd0;
            redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_i == 4'd7)
            begin
                redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_i <= $unsigned(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_i <= $unsigned(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_q = redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_i[3:0];

    // redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_wraddr(REG,1523)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_wraddr_q <= $unsigned(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_q);
        end
    end

    // redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem(DUALMEM,1521)
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_ia = $unsigned(in_c1_eni1_103_tpl);
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_aa = redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_wraddr_q;
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_ab = redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_rdcnt_q;
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_dmem (
        .clocken1(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_aa),
        .data_a(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_ab),
        .q_b(redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_q = redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_iq[63:0];

    // redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_notEnable(LOGICAL,929)
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_nor(LOGICAL,930)
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_nor_q = ~ (redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_notEnable_q | redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_sticky_ena_q);

    // redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_last(CONSTANT,926)
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_cmp(LOGICAL,927)
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_cmp_q = $unsigned(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_last_q == redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_cmpReg(REG,928)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_cmpReg_q <= $unsigned(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_cmp_q);
        end
    end

    // redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_sticky_ena(REG,931)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_nor_q == 1'b1)
        begin
            redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_sticky_ena_q <= $unsigned(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_cmpReg_q);
        end
    end

    // redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_enaAnd(LOGICAL,932)
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_enaAnd_q = redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_sticky_ena_q & VCC_q;

    // redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt(COUNTER,924)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_i <= 4'd0;
            redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_i == 4'd7)
            begin
                redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_i <= $unsigned(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_i <= $unsigned(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_q = redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_i[3:0];

    // redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_wraddr(REG,925)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_wraddr_q <= $unsigned(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_q);
        end
    end

    // redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem(DUALMEM,923)
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_ia = $unsigned(in_c1_eni1_27_tpl);
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_aa = redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_wraddr_q;
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_ab = redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_rdcnt_q;
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_dmem (
        .clocken1(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_aa),
        .data_a(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_ab),
        .q_b(redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_q = redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_iq[63:0];

    // redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_notEnable(LOGICAL,1201)
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_nor(LOGICAL,1202)
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_nor_q = ~ (redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_notEnable_q | redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_sticky_ena_q);

    // redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_last(CONSTANT,1198)
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_cmp(LOGICAL,1199)
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_cmp_q = $unsigned(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_last_q == redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_cmpReg(REG,1200)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_cmpReg_q <= $unsigned(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_cmp_q);
        end
    end

    // redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_sticky_ena(REG,1203)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_nor_q == 1'b1)
        begin
            redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_sticky_ena_q <= $unsigned(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_cmpReg_q);
        end
    end

    // redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_enaAnd(LOGICAL,1204)
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_enaAnd_q = redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_sticky_ena_q & VCC_q;

    // redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt(COUNTER,1196)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_i <= 4'd0;
            redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_i == 4'd7)
            begin
                redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_i <= $unsigned(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_i <= $unsigned(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_q = redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_i[3:0];

    // redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_wraddr(REG,1197)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_wraddr_q <= $unsigned(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_q);
        end
    end

    // redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem(DUALMEM,1195)
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_ia = $unsigned(in_c1_eni1_62_tpl);
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_aa = redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_wraddr_q;
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_ab = redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_rdcnt_q;
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_dmem (
        .clocken1(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_aa),
        .data_a(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_ab),
        .q_b(redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_q = redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_iq[63:0];

    // redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_notEnable(LOGICAL,1454)
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_nor(LOGICAL,1455)
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_nor_q = ~ (redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_notEnable_q | redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_sticky_ena_q);

    // redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_last(CONSTANT,1451)
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_cmp(LOGICAL,1452)
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_cmp_q = $unsigned(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_last_q == redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_cmpReg(REG,1453)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_cmpReg_q <= $unsigned(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_cmp_q);
        end
    end

    // redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_sticky_ena(REG,1456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_nor_q == 1'b1)
        begin
            redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_sticky_ena_q <= $unsigned(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_cmpReg_q);
        end
    end

    // redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_enaAnd(LOGICAL,1457)
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_enaAnd_q = redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_sticky_ena_q & VCC_q;

    // redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt(COUNTER,1449)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_i <= 4'd0;
            redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_i == 4'd7)
            begin
                redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_i <= $unsigned(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_i <= $unsigned(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_q = redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_i[3:0];

    // redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_wraddr(REG,1450)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_wraddr_q <= $unsigned(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_q);
        end
    end

    // redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem(DUALMEM,1448)
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_ia = $unsigned(in_c1_eni1_93_tpl);
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_aa = redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_wraddr_q;
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_ab = redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_rdcnt_q;
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_dmem (
        .clocken1(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_aa),
        .data_a(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_ab),
        .q_b(redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_q = redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_iq[63:0];

    // redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_notEnable(LOGICAL,1402)
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_nor(LOGICAL,1403)
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_nor_q = ~ (redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_notEnable_q | redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_sticky_ena_q);

    // redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_last(CONSTANT,1399)
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_last_q = $unsigned(4'b0111);

    // redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_cmp(LOGICAL,1400)
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_cmp_q = $unsigned(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_last_q == redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_q ? 1'b1 : 1'b0);

    // redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_cmpReg(REG,1401)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_cmpReg_q <= $unsigned(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_cmp_q);
        end
    end

    // redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_sticky_ena(REG,1404)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_nor_q == 1'b1)
        begin
            redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_sticky_ena_q <= $unsigned(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_cmpReg_q);
        end
    end

    // redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_enaAnd(LOGICAL,1405)
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_enaAnd_q = redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_sticky_ena_q & VCC_q;

    // redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt(COUNTER,1397)
    // low=0, high=8, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_i <= 4'd0;
            redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_i == 4'd7)
            begin
                redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_eq <= 1'b0;
            end
            if (redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_eq == 1'b1)
            begin
                redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_i <= $unsigned(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_i) + $unsigned(4'd8);
            end
            else
            begin
                redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_i <= $unsigned(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_q = redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_i[3:0];

    // redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_wraddr(REG,1398)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_wraddr_q <= $unsigned(4'b1000);
        end
        else
        begin
            redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_wraddr_q <= $unsigned(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_q);
        end
    end

    // redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem(DUALMEM,1396)
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_ia = $unsigned(in_c1_eni1_86_tpl);
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_aa = redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_wraddr_q;
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_ab = redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_rdcnt_q;
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(4),
        .numwords_a(9),
        .width_b(64),
        .widthad_b(4),
        .numwords_b(9),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_dmem (
        .clocken1(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_aa),
        .data_a(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_ab),
        .q_b(redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_q = redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_iq[63:0];

    // redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_notEnable(LOGICAL,939)
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_nor(LOGICAL,940)
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_nor_q = ~ (redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_notEnable_q | redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_sticky_ena_q);

    // redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_last(CONSTANT,936)
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmp(LOGICAL,937)
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmp_b = {1'b0, redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt_q};
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmp_q = $unsigned(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_last_q == redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmpReg(REG,938)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmpReg_q <= $unsigned(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmp_q);
        end
    end

    // redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_sticky_ena(REG,941)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_nor_q == 1'b1)
        begin
            redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_sticky_ena_q <= $unsigned(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_cmpReg_q);
        end
    end

    // redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_enaAnd(LOGICAL,942)
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_enaAnd_q = redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_sticky_ena_q & VCC_q;

    // redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt(COUNTER,934)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt_i <= $unsigned(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt_q = redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt_i[2:0];

    // redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_wraddr(REG,935)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_wraddr_q <= $unsigned(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt_q);
        end
    end

    // redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem(DUALMEM,933)
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_ia = $unsigned(in_c1_eni1_29_tpl);
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_aa = redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_wraddr_q;
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_ab = redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_rdcnt_q;
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_dmem (
        .clocken1(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_aa),
        .data_a(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_ab),
        .q_b(redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_q = redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_iq[63:0];

    // redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_notEnable(LOGICAL,919)
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_nor(LOGICAL,920)
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_nor_q = ~ (redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_notEnable_q | redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_sticky_ena_q);

    // redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_last(CONSTANT,916)
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmp(LOGICAL,917)
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmp_b = {1'b0, redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt_q};
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmp_q = $unsigned(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_last_q == redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmpReg(REG,918)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmpReg_q <= $unsigned(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmp_q);
        end
    end

    // redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_sticky_ena(REG,921)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_nor_q == 1'b1)
        begin
            redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_sticky_ena_q <= $unsigned(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_cmpReg_q);
        end
    end

    // redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_enaAnd(LOGICAL,922)
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_enaAnd_q = redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_sticky_ena_q & VCC_q;

    // redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt(COUNTER,914)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt_i <= $unsigned(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt_q = redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt_i[2:0];

    // redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_wraddr(REG,915)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_wraddr_q <= $unsigned(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt_q);
        end
    end

    // redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem(DUALMEM,913)
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_ia = $unsigned(in_c1_eni1_26_tpl);
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_aa = redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_wraddr_q;
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_ab = redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_rdcnt_q;
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_dmem (
        .clocken1(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_aa),
        .data_a(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_ab),
        .q_b(redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_q = redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_iq[63:0];

    // redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_notEnable(LOGICAL,1412)
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_nor(LOGICAL,1413)
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_nor_q = ~ (redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_notEnable_q | redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_sticky_ena_q);

    // redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_last(CONSTANT,1409)
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmp(LOGICAL,1410)
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmp_b = {1'b0, redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt_q};
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmp_q = $unsigned(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_last_q == redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmpReg(REG,1411)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmpReg_q <= $unsigned(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmp_q);
        end
    end

    // redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_sticky_ena(REG,1414)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_nor_q == 1'b1)
        begin
            redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_sticky_ena_q <= $unsigned(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_cmpReg_q);
        end
    end

    // redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_enaAnd(LOGICAL,1415)
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_enaAnd_q = redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_sticky_ena_q & VCC_q;

    // redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt(COUNTER,1407)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt_i <= $unsigned(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt_q = redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt_i[2:0];

    // redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_wraddr(REG,1408)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_wraddr_q <= $unsigned(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt_q);
        end
    end

    // redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem(DUALMEM,1406)
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_ia = $unsigned(in_c1_eni1_87_tpl);
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_aa = redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_wraddr_q;
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_ab = redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_rdcnt_q;
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_dmem (
        .clocken1(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_aa),
        .data_a(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_ab),
        .q_b(redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_q = redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_iq[63:0];

    // redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_notEnable(LOGICAL,1191)
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_nor(LOGICAL,1192)
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_nor_q = ~ (redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_notEnable_q | redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_sticky_ena_q);

    // redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_last(CONSTANT,1188)
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmp(LOGICAL,1189)
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmp_b = {1'b0, redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt_q};
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmp_q = $unsigned(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_last_q == redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmpReg(REG,1190)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmpReg_q <= $unsigned(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmp_q);
        end
    end

    // redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_sticky_ena(REG,1193)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_nor_q == 1'b1)
        begin
            redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_sticky_ena_q <= $unsigned(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_cmpReg_q);
        end
    end

    // redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_enaAnd(LOGICAL,1194)
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_enaAnd_q = redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_sticky_ena_q & VCC_q;

    // redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt(COUNTER,1186)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt_i <= $unsigned(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt_q = redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt_i[2:0];

    // redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_wraddr(REG,1187)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_wraddr_q <= $unsigned(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt_q);
        end
    end

    // redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem(DUALMEM,1185)
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_ia = $unsigned(in_c1_eni1_57_tpl);
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_aa = redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_wraddr_q;
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_ab = redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_rdcnt_q;
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_dmem (
        .clocken1(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_aa),
        .data_a(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_ab),
        .q_b(redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_q = redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_iq[63:0];

    // redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_notEnable(LOGICAL,1181)
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_nor(LOGICAL,1182)
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_nor_q = ~ (redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_notEnable_q | redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_sticky_ena_q);

    // redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_last(CONSTANT,1178)
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmp(LOGICAL,1179)
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmp_b = {1'b0, redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt_q};
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmp_q = $unsigned(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_last_q == redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmpReg(REG,1180)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmpReg_q <= $unsigned(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmp_q);
        end
    end

    // redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_sticky_ena(REG,1183)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_nor_q == 1'b1)
        begin
            redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_sticky_ena_q <= $unsigned(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_cmpReg_q);
        end
    end

    // redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_enaAnd(LOGICAL,1184)
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_enaAnd_q = redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_sticky_ena_q & VCC_q;

    // redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt(COUNTER,1176)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt_i <= $unsigned(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt_q = redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt_i[2:0];

    // redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_wraddr(REG,1177)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_wraddr_q <= $unsigned(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt_q);
        end
    end

    // redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem(DUALMEM,1175)
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_ia = $unsigned(in_c1_eni1_56_tpl);
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_aa = redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_wraddr_q;
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_ab = redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_rdcnt_q;
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_dmem (
        .clocken1(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_aa),
        .data_a(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_ab),
        .q_b(redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_q = redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_iq[63:0];

    // redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_notEnable(LOGICAL,1009)
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_nor(LOGICAL,1010)
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_nor_q = ~ (redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_notEnable_q | redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_sticky_ena_q);

    // redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_last(CONSTANT,1006)
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmp(LOGICAL,1007)
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmp_b = {1'b0, redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt_q};
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmp_q = $unsigned(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_last_q == redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmpReg(REG,1008)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmpReg_q <= $unsigned(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmp_q);
        end
    end

    // redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_sticky_ena(REG,1011)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_nor_q == 1'b1)
        begin
            redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_sticky_ena_q <= $unsigned(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_cmpReg_q);
        end
    end

    // redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_enaAnd(LOGICAL,1012)
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_enaAnd_q = redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_sticky_ena_q & VCC_q;

    // redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt(COUNTER,1004)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt_i <= $unsigned(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt_q = redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt_i[2:0];

    // redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_wraddr(REG,1005)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_wraddr_q <= $unsigned(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt_q);
        end
    end

    // redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem(DUALMEM,1003)
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_ia = $unsigned(in_c1_eni1_37_tpl);
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_aa = redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_wraddr_q;
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_ab = redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_rdcnt_q;
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_dmem (
        .clocken1(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_aa),
        .data_a(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_ab),
        .q_b(redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_q = redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_iq[63:0];

    // redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_notEnable(LOGICAL,999)
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_nor(LOGICAL,1000)
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_nor_q = ~ (redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_notEnable_q | redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_sticky_ena_q);

    // redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_last(CONSTANT,996)
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmp(LOGICAL,997)
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmp_b = {1'b0, redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt_q};
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmp_q = $unsigned(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_last_q == redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmpReg(REG,998)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmpReg_q <= $unsigned(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmp_q);
        end
    end

    // redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_sticky_ena(REG,1001)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_nor_q == 1'b1)
        begin
            redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_sticky_ena_q <= $unsigned(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_cmpReg_q);
        end
    end

    // redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_enaAnd(LOGICAL,1002)
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_enaAnd_q = redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_sticky_ena_q & VCC_q;

    // redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt(COUNTER,994)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt_i <= $unsigned(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt_q = redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt_i[2:0];

    // redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_wraddr(REG,995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_wraddr_q <= $unsigned(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt_q);
        end
    end

    // redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem(DUALMEM,993)
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_ia = $unsigned(in_c1_eni1_36_tpl);
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_aa = redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_wraddr_q;
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_ab = redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_rdcnt_q;
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_dmem (
        .clocken1(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_aa),
        .data_a(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_ab),
        .q_b(redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_q = redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_iq[63:0];

    // redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_notEnable(LOGICAL,989)
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_nor(LOGICAL,990)
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_nor_q = ~ (redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_notEnable_q | redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_sticky_ena_q);

    // redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_last(CONSTANT,986)
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmp(LOGICAL,987)
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmp_b = {1'b0, redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_q};
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmp_q = $unsigned(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_last_q == redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmpReg(REG,988)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmpReg_q <= $unsigned(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmp_q);
        end
    end

    // redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_sticky_ena(REG,991)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_nor_q == 1'b1)
        begin
            redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_sticky_ena_q <= $unsigned(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_cmpReg_q);
        end
    end

    // redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_enaAnd(LOGICAL,992)
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_enaAnd_q = redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_sticky_ena_q & VCC_q;

    // redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt(COUNTER,984)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_i <= 3'd0;
            redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_i == 3'd5)
            begin
                redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_i <= $unsigned(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_i <= $unsigned(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_q = redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_i[2:0];

    // redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_wraddr(REG,985)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_wraddr_q <= $unsigned(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_q);
        end
    end

    // redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem(DUALMEM,983)
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_ia = $unsigned(in_c1_eni1_35_tpl);
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_aa = redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_wraddr_q;
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_ab = redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_rdcnt_q;
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_dmem (
        .clocken1(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_aa),
        .data_a(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_ab),
        .q_b(redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_q = redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_iq[63:0];

    // redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_notEnable(LOGICAL,1171)
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_nor(LOGICAL,1172)
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_nor_q = ~ (redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_notEnable_q | redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_sticky_ena_q);

    // redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_last(CONSTANT,1168)
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmp(LOGICAL,1169)
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmp_b = {1'b0, redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_q};
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmp_q = $unsigned(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_last_q == redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmpReg(REG,1170)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmpReg_q <= $unsigned(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmp_q);
        end
    end

    // redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_sticky_ena(REG,1173)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_nor_q == 1'b1)
        begin
            redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_sticky_ena_q <= $unsigned(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_cmpReg_q);
        end
    end

    // redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_enaAnd(LOGICAL,1174)
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_enaAnd_q = redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_sticky_ena_q & VCC_q;

    // redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt(COUNTER,1166)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_i <= 3'd0;
            redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_i == 3'd5)
            begin
                redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_i <= $unsigned(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_i <= $unsigned(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_q = redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_i[2:0];

    // redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_wraddr(REG,1167)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_wraddr_q <= $unsigned(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_q);
        end
    end

    // redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem(DUALMEM,1165)
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_ia = $unsigned(in_c1_eni1_53_tpl);
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_aa = redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_wraddr_q;
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_ab = redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_rdcnt_q;
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_dmem (
        .clocken1(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_aa),
        .data_a(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_ab),
        .q_b(redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_q = redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_iq[63:0];

    // redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_notEnable(LOGICAL,1161)
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_nor(LOGICAL,1162)
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_nor_q = ~ (redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_notEnable_q | redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_sticky_ena_q);

    // redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_last(CONSTANT,1158)
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmp(LOGICAL,1159)
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmp_b = {1'b0, redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_q};
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmp_q = $unsigned(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_last_q == redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmpReg(REG,1160)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmpReg_q <= $unsigned(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmp_q);
        end
    end

    // redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_sticky_ena(REG,1163)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_nor_q == 1'b1)
        begin
            redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_sticky_ena_q <= $unsigned(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_cmpReg_q);
        end
    end

    // redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_enaAnd(LOGICAL,1164)
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_enaAnd_q = redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_sticky_ena_q & VCC_q;

    // redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt(COUNTER,1156)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_i <= 3'd0;
            redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_i == 3'd5)
            begin
                redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_i <= $unsigned(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_i <= $unsigned(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_q = redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_i[2:0];

    // redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_wraddr(REG,1157)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_wraddr_q <= $unsigned(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_q);
        end
    end

    // redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem(DUALMEM,1155)
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_ia = $unsigned(in_c1_eni1_52_tpl);
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_aa = redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_wraddr_q;
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_ab = redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_rdcnt_q;
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_dmem (
        .clocken1(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_aa),
        .data_a(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_ab),
        .q_b(redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_q = redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_iq[63:0];

    // redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_notEnable(LOGICAL,1151)
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_nor(LOGICAL,1152)
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_nor_q = ~ (redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_notEnable_q | redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_sticky_ena_q);

    // redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_last(CONSTANT,1148)
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmp(LOGICAL,1149)
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmp_b = {1'b0, redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_q};
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmp_q = $unsigned(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_last_q == redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmpReg(REG,1150)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmpReg_q <= $unsigned(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmp_q);
        end
    end

    // redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_sticky_ena(REG,1153)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_nor_q == 1'b1)
        begin
            redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_sticky_ena_q <= $unsigned(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_cmpReg_q);
        end
    end

    // redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_enaAnd(LOGICAL,1154)
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_enaAnd_q = redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_sticky_ena_q & VCC_q;

    // redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt(COUNTER,1146)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_i <= 3'd0;
            redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_i == 3'd5)
            begin
                redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_i <= $unsigned(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_i <= $unsigned(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_q = redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_i[2:0];

    // redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_wraddr(REG,1147)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_wraddr_q <= $unsigned(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_q);
        end
    end

    // redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem(DUALMEM,1145)
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_ia = $unsigned(in_c1_eni1_51_tpl);
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_aa = redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_wraddr_q;
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_ab = redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_rdcnt_q;
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_dmem (
        .clocken1(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_aa),
        .data_a(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_ab),
        .q_b(redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_q = redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_iq[63:0];

    // redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_notEnable(LOGICAL,1141)
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_nor(LOGICAL,1142)
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_nor_q = ~ (redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_notEnable_q | redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_sticky_ena_q);

    // redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_last(CONSTANT,1138)
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmp(LOGICAL,1139)
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmp_b = {1'b0, redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_q};
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmp_q = $unsigned(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_last_q == redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmpReg(REG,1140)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmpReg_q <= $unsigned(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmp_q);
        end
    end

    // redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_sticky_ena(REG,1143)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_nor_q == 1'b1)
        begin
            redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_sticky_ena_q <= $unsigned(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_cmpReg_q);
        end
    end

    // redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_enaAnd(LOGICAL,1144)
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_enaAnd_q = redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_sticky_ena_q & VCC_q;

    // redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt(COUNTER,1136)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_i <= 3'd0;
            redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_i == 3'd5)
            begin
                redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_i <= $unsigned(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_i <= $unsigned(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_q = redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_i[2:0];

    // redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_wraddr(REG,1137)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_wraddr_q <= $unsigned(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_q);
        end
    end

    // redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem(DUALMEM,1135)
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_ia = $unsigned(in_c1_eni1_50_tpl);
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_aa = redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_wraddr_q;
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_ab = redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_rdcnt_q;
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_dmem (
        .clocken1(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_aa),
        .data_a(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_ab),
        .q_b(redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_q = redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_iq[63:0];

    // redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_notEnable(LOGICAL,1131)
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_nor(LOGICAL,1132)
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_nor_q = ~ (redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_notEnable_q | redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_sticky_ena_q);

    // redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_last(CONSTANT,1128)
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmp(LOGICAL,1129)
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmp_b = {1'b0, redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_q};
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmp_q = $unsigned(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_last_q == redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmpReg(REG,1130)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmpReg_q <= $unsigned(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmp_q);
        end
    end

    // redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_sticky_ena(REG,1133)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_nor_q == 1'b1)
        begin
            redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_sticky_ena_q <= $unsigned(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_cmpReg_q);
        end
    end

    // redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_enaAnd(LOGICAL,1134)
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_enaAnd_q = redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_sticky_ena_q & VCC_q;

    // redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt(COUNTER,1126)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_i <= 3'd0;
            redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_i == 3'd5)
            begin
                redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_i <= $unsigned(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_i <= $unsigned(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_q = redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_i[2:0];

    // redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_wraddr(REG,1127)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_wraddr_q <= $unsigned(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_q);
        end
    end

    // redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem(DUALMEM,1125)
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_ia = $unsigned(in_c1_eni1_49_tpl);
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_aa = redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_wraddr_q;
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_ab = redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_rdcnt_q;
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_dmem (
        .clocken1(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_aa),
        .data_a(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_ab),
        .q_b(redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_q = redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_iq[63:0];

    // redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_notEnable(LOGICAL,1121)
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_notEnable_q = $unsigned(~ (VCC_q));

    // redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_nor(LOGICAL,1122)
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_nor_q = ~ (redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_notEnable_q | redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_sticky_ena_q);

    // redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_last(CONSTANT,1118)
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_last_q = $unsigned(4'b0101);

    // redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmp(LOGICAL,1119)
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmp_b = {1'b0, redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_q};
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmp_q = $unsigned(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_last_q == redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmp_b ? 1'b1 : 1'b0);

    // redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmpReg(REG,1120)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmpReg_q <= $unsigned(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmp_q);
        end
    end

    // redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_sticky_ena(REG,1123)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_nor_q == 1'b1)
        begin
            redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_sticky_ena_q <= $unsigned(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_cmpReg_q);
        end
    end

    // redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_enaAnd(LOGICAL,1124)
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_enaAnd_q = redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_sticky_ena_q & VCC_q;

    // redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt(COUNTER,1116)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_i <= 3'd0;
            redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_i == 3'd5)
            begin
                redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_eq <= 1'b0;
            end
            if (redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_eq == 1'b1)
            begin
                redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_i <= $unsigned(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_i <= $unsigned(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_q = redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_i[2:0];

    // redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_wraddr(REG,1117)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_wraddr_q <= $unsigned(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_q);
        end
    end

    // redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem(DUALMEM,1115)
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_ia = $unsigned(in_c1_eni1_48_tpl);
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_aa = redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_wraddr_q;
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_ab = redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_rdcnt_q;
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_dmem (
        .clocken1(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_reset0),
        .clock1(clock),
        .address_a(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_aa),
        .data_a(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_ab),
        .q_b(redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_q = redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_iq[63:0];

    // redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_notEnable(LOGICAL,1111)
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_nor(LOGICAL,1112)
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_nor_q = ~ (redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_notEnable_q | redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_sticky_ena_q);

    // redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_last(CONSTANT,1108)
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmp(LOGICAL,1109)
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmp_b = {1'b0, redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_q};
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmp_q = $unsigned(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_last_q == redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmpReg(REG,1110)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmpReg_q <= $unsigned(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmp_q);
        end
    end

    // redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_sticky_ena(REG,1113)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_nor_q == 1'b1)
        begin
            redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_sticky_ena_q <= $unsigned(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_cmpReg_q);
        end
    end

    // redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_enaAnd(LOGICAL,1114)
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_enaAnd_q = redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_sticky_ena_q & VCC_q;

    // redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt(COUNTER,1106)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_i <= 3'd0;
            redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_i == 3'd4)
            begin
                redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_i <= $unsigned(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_i <= $unsigned(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_q = redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_i[2:0];

    // redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_wraddr(REG,1107)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_wraddr_q <= $unsigned(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_q);
        end
    end

    // redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem(DUALMEM,1105)
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_ia = $unsigned(in_c1_eni1_47_tpl);
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_aa = redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_wraddr_q;
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_ab = redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_rdcnt_q;
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_dmem (
        .clocken1(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_aa),
        .data_a(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_ab),
        .q_b(redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_q = redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_iq[63:0];

    // redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_notEnable(LOGICAL,1091)
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_nor(LOGICAL,1092)
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_nor_q = ~ (redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_notEnable_q | redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_sticky_ena_q);

    // redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_last(CONSTANT,1088)
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmp(LOGICAL,1089)
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmp_b = {1'b0, redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_q};
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmp_q = $unsigned(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_last_q == redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmpReg(REG,1090)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmpReg_q <= $unsigned(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmp_q);
        end
    end

    // redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_sticky_ena(REG,1093)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_nor_q == 1'b1)
        begin
            redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_sticky_ena_q <= $unsigned(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_cmpReg_q);
        end
    end

    // redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_enaAnd(LOGICAL,1094)
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_enaAnd_q = redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_sticky_ena_q & VCC_q;

    // redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt(COUNTER,1086)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_i <= 3'd0;
            redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_i == 3'd4)
            begin
                redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_i <= $unsigned(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_i <= $unsigned(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_q = redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_i[2:0];

    // redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_wraddr(REG,1087)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_wraddr_q <= $unsigned(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_q);
        end
    end

    // redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem(DUALMEM,1085)
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_ia = $unsigned(in_c1_eni1_45_tpl);
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_aa = redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_wraddr_q;
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_ab = redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_rdcnt_q;
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_dmem (
        .clocken1(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_aa),
        .data_a(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_ab),
        .q_b(redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_q = redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_iq[63:0];

    // redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_notEnable(LOGICAL,979)
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_nor(LOGICAL,980)
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_nor_q = ~ (redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_notEnable_q | redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_sticky_ena_q);

    // redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_last(CONSTANT,976)
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmp(LOGICAL,977)
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmp_b = {1'b0, redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_q};
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmp_q = $unsigned(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_last_q == redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmpReg(REG,978)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmpReg_q <= $unsigned(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmp_q);
        end
    end

    // redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_sticky_ena(REG,981)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_nor_q == 1'b1)
        begin
            redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_sticky_ena_q <= $unsigned(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_cmpReg_q);
        end
    end

    // redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_enaAnd(LOGICAL,982)
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_enaAnd_q = redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_sticky_ena_q & VCC_q;

    // redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt(COUNTER,974)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_i <= 3'd0;
            redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_i == 3'd4)
            begin
                redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_i <= $unsigned(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_i <= $unsigned(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_q = redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_i[2:0];

    // redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_wraddr(REG,975)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_wraddr_q <= $unsigned(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_q);
        end
    end

    // redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem(DUALMEM,973)
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_ia = $unsigned(in_c1_eni1_34_tpl);
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_aa = redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_wraddr_q;
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_ab = redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_rdcnt_q;
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_dmem (
        .clocken1(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_aa),
        .data_a(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_ab),
        .q_b(redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_q = redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_iq[63:0];

    // redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_notEnable(LOGICAL,1465)
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_nor(LOGICAL,1466)
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_nor_q = ~ (redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_notEnable_q | redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_sticky_ena_q);

    // redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_last(CONSTANT,1462)
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmp(LOGICAL,1463)
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmp_b = {1'b0, redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_q};
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmp_q = $unsigned(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_last_q == redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmpReg(REG,1464)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmpReg_q <= $unsigned(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmp_q);
        end
    end

    // redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_sticky_ena(REG,1467)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_nor_q == 1'b1)
        begin
            redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_sticky_ena_q <= $unsigned(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_cmpReg_q);
        end
    end

    // redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_enaAnd(LOGICAL,1468)
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_enaAnd_q = redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_sticky_ena_q & VCC_q;

    // redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt(COUNTER,1460)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_i <= 3'd0;
            redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_i == 3'd4)
            begin
                redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_i <= $unsigned(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_i <= $unsigned(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_q = redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_i[2:0];

    // redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_wraddr(REG,1461)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_wraddr_q <= $unsigned(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_q);
        end
    end

    // redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem(DUALMEM,1459)
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_ia = $unsigned(in_c1_eni1_95_tpl);
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_aa = redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_wraddr_q;
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_ab = redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_rdcnt_q;
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_dmem (
        .clocken1(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_aa),
        .data_a(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_ab),
        .q_b(redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_q = redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_iq[63:0];

    // redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_notEnable(LOGICAL,879)
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_nor(LOGICAL,880)
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_nor_q = ~ (redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_notEnable_q | redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_sticky_ena_q);

    // redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_last(CONSTANT,876)
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmp(LOGICAL,877)
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmp_b = {1'b0, redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_q};
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmp_q = $unsigned(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_last_q == redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmpReg(REG,878)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmpReg_q <= $unsigned(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmp_q);
        end
    end

    // redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_sticky_ena(REG,881)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_nor_q == 1'b1)
        begin
            redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_sticky_ena_q <= $unsigned(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_cmpReg_q);
        end
    end

    // redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_enaAnd(LOGICAL,882)
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_enaAnd_q = redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_sticky_ena_q & VCC_q;

    // redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt(COUNTER,874)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_i <= 3'd0;
            redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_i == 3'd4)
            begin
                redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_i <= $unsigned(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_i <= $unsigned(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_q = redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_i[2:0];

    // redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_wraddr(REG,875)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_wraddr_q <= $unsigned(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_q);
        end
    end

    // redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem(DUALMEM,873)
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_ia = $unsigned(in_c1_eni1_20_tpl);
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_aa = redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_wraddr_q;
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_ab = redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_rdcnt_q;
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_dmem (
        .clocken1(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_aa),
        .data_a(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_ab),
        .q_b(redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_q = redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_iq[63:0];

    // redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_notEnable(LOGICAL,1495)
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_nor(LOGICAL,1496)
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_nor_q = ~ (redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_notEnable_q | redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena_q);

    // redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_last(CONSTANT,1492)
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmp(LOGICAL,1493)
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmp_b = {1'b0, redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_q};
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmp_q = $unsigned(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_last_q == redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmpReg(REG,1494)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmpReg_q <= $unsigned(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmp_q);
        end
    end

    // redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena(REG,1497)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_nor_q == 1'b1)
        begin
            redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena_q <= $unsigned(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_cmpReg_q);
        end
    end

    // redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_enaAnd(LOGICAL,1498)
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_enaAnd_q = redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_sticky_ena_q & VCC_q;

    // redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt(COUNTER,1490)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i <= 3'd0;
            redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i == 3'd4)
            begin
                redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i <= $unsigned(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i <= $unsigned(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_q = redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_i[2:0];

    // redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_wraddr(REG,1491)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_wraddr_q <= $unsigned(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_q);
        end
    end

    // redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem(DUALMEM,1489)
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_ia = $unsigned(in_c1_eni1_98_tpl);
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_aa = redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_wraddr_q;
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_ab = redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_rdcnt_q;
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_dmem (
        .clocken1(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_aa),
        .data_a(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_ab),
        .q_b(redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_q = redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_iq[63:0];

    // redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_notEnable(LOGICAL,1422)
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_nor(LOGICAL,1423)
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_nor_q = ~ (redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_notEnable_q | redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena_q);

    // redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_last(CONSTANT,1419)
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmp(LOGICAL,1420)
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmp_b = {1'b0, redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_q};
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmp_q = $unsigned(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_last_q == redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmpReg(REG,1421)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmpReg_q <= $unsigned(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmp_q);
        end
    end

    // redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena(REG,1424)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_nor_q == 1'b1)
        begin
            redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena_q <= $unsigned(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_cmpReg_q);
        end
    end

    // redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_enaAnd(LOGICAL,1425)
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_enaAnd_q = redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_sticky_ena_q & VCC_q;

    // redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt(COUNTER,1417)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i <= 3'd0;
            redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i == 3'd4)
            begin
                redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i <= $unsigned(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i <= $unsigned(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_q = redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_i[2:0];

    // redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_wraddr(REG,1418)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_wraddr_q <= $unsigned(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_q);
        end
    end

    // redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem(DUALMEM,1416)
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_ia = $unsigned(in_c1_eni1_88_tpl);
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_aa = redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_wraddr_q;
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_ab = redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_rdcnt_q;
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_dmem (
        .clocken1(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_aa),
        .data_a(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_ab),
        .q_b(redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_q = redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_iq[63:0];

    // redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_notEnable(LOGICAL,899)
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_nor(LOGICAL,900)
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_nor_q = ~ (redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_notEnable_q | redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_sticky_ena_q);

    // redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_last(CONSTANT,896)
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_cmp(LOGICAL,897)
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_cmp_q = $unsigned(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_last_q == redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_cmpReg(REG,898)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_cmpReg_q <= $unsigned(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_cmp_q);
        end
    end

    // redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_sticky_ena(REG,901)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_nor_q == 1'b1)
        begin
            redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_sticky_ena_q <= $unsigned(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_cmpReg_q);
        end
    end

    // redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_enaAnd(LOGICAL,902)
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_enaAnd_q = redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_sticky_ena_q & VCC_q;

    // redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt(COUNTER,894)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_i <= 3'd0;
            redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_i == 3'd3)
            begin
                redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_i <= $unsigned(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_i <= $unsigned(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_q = redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_i[2:0];

    // redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_wraddr(REG,895)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_wraddr_q <= $unsigned(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_q);
        end
    end

    // redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem(DUALMEM,893)
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_ia = $unsigned(in_c1_eni1_22_tpl);
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_aa = redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_wraddr_q;
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_ab = redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_rdcnt_q;
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_dmem (
        .clocken1(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_aa),
        .data_a(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_ab),
        .q_b(redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_q = redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_iq[63:0];

    // redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_notEnable(LOGICAL,909)
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_nor(LOGICAL,910)
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_nor_q = ~ (redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_notEnable_q | redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_sticky_ena_q);

    // redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_last(CONSTANT,906)
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_cmp(LOGICAL,907)
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_cmp_q = $unsigned(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_last_q == redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_cmpReg(REG,908)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_cmpReg_q <= $unsigned(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_cmp_q);
        end
    end

    // redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_sticky_ena(REG,911)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_nor_q == 1'b1)
        begin
            redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_sticky_ena_q <= $unsigned(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_cmpReg_q);
        end
    end

    // redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_enaAnd(LOGICAL,912)
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_enaAnd_q = redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_sticky_ena_q & VCC_q;

    // redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt(COUNTER,904)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_i <= 3'd0;
            redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_i == 3'd3)
            begin
                redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_i <= $unsigned(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_i <= $unsigned(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_q = redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_i[2:0];

    // redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_wraddr(REG,905)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_wraddr_q <= $unsigned(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_q);
        end
    end

    // redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem(DUALMEM,903)
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_ia = $unsigned(in_c1_eni1_25_tpl);
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_aa = redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_wraddr_q;
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_ab = redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_rdcnt_q;
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_dmem (
        .clocken1(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_aa),
        .data_a(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_ab),
        .q_b(redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_q = redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_iq[63:0];

    // redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_notEnable(LOGICAL,1433)
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_nor(LOGICAL,1434)
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_nor_q = ~ (redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_notEnable_q | redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_sticky_ena_q);

    // redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_last(CONSTANT,1430)
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_cmp(LOGICAL,1431)
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_cmp_q = $unsigned(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_last_q == redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_cmpReg(REG,1432)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_cmpReg_q <= $unsigned(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_cmp_q);
        end
    end

    // redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_sticky_ena(REG,1435)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_nor_q == 1'b1)
        begin
            redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_sticky_ena_q <= $unsigned(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_cmpReg_q);
        end
    end

    // redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_enaAnd(LOGICAL,1436)
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_enaAnd_q = redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_sticky_ena_q & VCC_q;

    // redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt(COUNTER,1428)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_i <= 3'd0;
            redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_i == 3'd3)
            begin
                redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_i <= $unsigned(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_i <= $unsigned(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_q = redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_i[2:0];

    // redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_wraddr(REG,1429)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_wraddr_q <= $unsigned(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_q);
        end
    end

    // redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem(DUALMEM,1427)
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_ia = $unsigned(in_c1_eni1_90_tpl);
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_aa = redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_wraddr_q;
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_ab = redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_rdcnt_q;
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_dmem (
        .clocken1(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_aa),
        .data_a(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_ab),
        .q_b(redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_q = redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_iq[63:0];

    // redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_notEnable(LOGICAL,1475)
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_nor(LOGICAL,1476)
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_nor_q = ~ (redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_notEnable_q | redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_sticky_ena_q);

    // redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_last(CONSTANT,1472)
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_cmp(LOGICAL,1473)
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_cmp_q = $unsigned(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_last_q == redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_cmpReg(REG,1474)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_cmpReg_q <= $unsigned(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_cmp_q);
        end
    end

    // redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_sticky_ena(REG,1477)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_nor_q == 1'b1)
        begin
            redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_sticky_ena_q <= $unsigned(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_cmpReg_q);
        end
    end

    // redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_enaAnd(LOGICAL,1478)
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_enaAnd_q = redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_sticky_ena_q & VCC_q;

    // redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt(COUNTER,1470)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_i <= 3'd0;
            redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_i == 3'd3)
            begin
                redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_i <= $unsigned(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_i <= $unsigned(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_q = redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_i[2:0];

    // redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_wraddr(REG,1471)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_wraddr_q <= $unsigned(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_q);
        end
    end

    // redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem(DUALMEM,1469)
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_ia = $unsigned(in_c1_eni1_96_tpl);
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_aa = redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_wraddr_q;
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_ab = redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_rdcnt_q;
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_dmem (
        .clocken1(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_aa),
        .data_a(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_ab),
        .q_b(redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_q = redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_iq[63:0];

    // redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_notEnable(LOGICAL,839)
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_nor(LOGICAL,840)
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_nor_q = ~ (redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_notEnable_q | redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena_q);

    // redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_last(CONSTANT,836)
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_cmp(LOGICAL,837)
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_cmp_q = $unsigned(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_last_q == redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_cmpReg(REG,838)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_cmpReg_q <= $unsigned(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_cmp_q);
        end
    end

    // redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena(REG,841)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_nor_q == 1'b1)
        begin
            redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena_q <= $unsigned(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_cmpReg_q);
        end
    end

    // redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_enaAnd(LOGICAL,842)
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_enaAnd_q = redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_sticky_ena_q & VCC_q;

    // redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt(COUNTER,834)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i <= 3'd0;
            redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i == 3'd3)
            begin
                redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i <= $unsigned(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i <= $unsigned(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_q = redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_i[2:0];

    // redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_wraddr(REG,835)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_wraddr_q <= $unsigned(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_q);
        end
    end

    // redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem(DUALMEM,833)
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_ia = $unsigned(in_c1_eni1_15_tpl);
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_aa = redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_wraddr_q;
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_ab = redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_rdcnt_q;
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_dmem (
        .clocken1(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_aa),
        .data_a(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_ab),
        .q_b(redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_q = redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_iq[63:0];

    // redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_notEnable(LOGICAL,869)
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_nor(LOGICAL,870)
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_nor_q = ~ (redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_notEnable_q | redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_sticky_ena_q);

    // redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_last(CONSTANT,866)
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_cmp(LOGICAL,867)
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_cmp_q = $unsigned(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_last_q == redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_cmpReg(REG,868)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_cmpReg_q <= $unsigned(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_cmp_q);
        end
    end

    // redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_sticky_ena(REG,871)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_nor_q == 1'b1)
        begin
            redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_sticky_ena_q <= $unsigned(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_cmpReg_q);
        end
    end

    // redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_enaAnd(LOGICAL,872)
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_enaAnd_q = redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_sticky_ena_q & VCC_q;

    // redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt(COUNTER,864)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_i <= 3'd0;
            redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_i == 3'd3)
            begin
                redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_i <= $unsigned(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_i <= $unsigned(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_q = redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_i[2:0];

    // redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_wraddr(REG,865)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_wraddr_q <= $unsigned(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_q);
        end
    end

    // redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem(DUALMEM,863)
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_ia = $unsigned(in_c1_eni1_18_tpl);
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_aa = redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_wraddr_q;
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_ab = redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_rdcnt_q;
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_dmem (
        .clocken1(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_aa),
        .data_a(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_ab),
        .q_b(redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_q = redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_iq[63:0];

    // redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_notEnable(LOGICAL,859)
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_nor(LOGICAL,860)
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_nor_q = ~ (redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_notEnable_q | redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena_q);

    // redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_last(CONSTANT,856)
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_cmp(LOGICAL,857)
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_cmp_q = $unsigned(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_last_q == redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_cmpReg(REG,858)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_cmpReg_q <= $unsigned(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_cmp_q);
        end
    end

    // redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena(REG,861)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_nor_q == 1'b1)
        begin
            redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena_q <= $unsigned(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_cmpReg_q);
        end
    end

    // redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_enaAnd(LOGICAL,862)
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_enaAnd_q = redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_sticky_ena_q & VCC_q;

    // redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt(COUNTER,854)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i <= 3'd0;
            redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i == 3'd3)
            begin
                redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i <= $unsigned(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i <= $unsigned(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_q = redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_i[2:0];

    // redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_wraddr(REG,855)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_wraddr_q <= $unsigned(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_q);
        end
    end

    // redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem(DUALMEM,853)
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_ia = $unsigned(in_c1_eni1_17_tpl);
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_aa = redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_wraddr_q;
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_ab = redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_rdcnt_q;
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(64),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_dmem (
        .clocken1(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_aa),
        .data_a(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_ab),
        .q_b(redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_q = redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_iq[63:0];

    // redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_notEnable(LOGICAL,959)
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_nor(LOGICAL,960)
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_nor_q = ~ (redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_notEnable_q | redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_sticky_ena_q);

    // redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_last(CONSTANT,956)
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmp(LOGICAL,957)
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmp_b = {1'b0, redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt_q};
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmp_q = $unsigned(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_last_q == redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmpReg(REG,958)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmpReg_q <= $unsigned(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmp_q);
        end
    end

    // redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_sticky_ena(REG,961)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_nor_q == 1'b1)
        begin
            redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_sticky_ena_q <= $unsigned(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_cmpReg_q);
        end
    end

    // redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_enaAnd(LOGICAL,962)
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_enaAnd_q = redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_sticky_ena_q & VCC_q;

    // redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt(COUNTER,954)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt_i <= $unsigned(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt_q = redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt_i[1:0];

    // redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_wraddr(REG,955)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_wraddr_q <= $unsigned(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt_q);
        end
    end

    // redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem(DUALMEM,953)
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_ia = $unsigned(in_c1_eni1_31_tpl);
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_aa = redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_wraddr_q;
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_ab = redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_rdcnt_q;
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_dmem (
        .clocken1(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_aa),
        .data_a(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_ab),
        .q_b(redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_q = redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_iq[63:0];

    // redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_notEnable(LOGICAL,1221)
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_nor(LOGICAL,1222)
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_nor_q = ~ (redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_notEnable_q | redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_sticky_ena_q);

    // redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_last(CONSTANT,1218)
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmp(LOGICAL,1219)
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmp_b = {1'b0, redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt_q};
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmp_q = $unsigned(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_last_q == redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmpReg(REG,1220)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmpReg_q <= $unsigned(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmp_q);
        end
    end

    // redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_sticky_ena(REG,1223)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_nor_q == 1'b1)
        begin
            redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_sticky_ena_q <= $unsigned(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_cmpReg_q);
        end
    end

    // redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_enaAnd(LOGICAL,1224)
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_enaAnd_q = redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_sticky_ena_q & VCC_q;

    // redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt(COUNTER,1216)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt_i <= $unsigned(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt_q = redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt_i[1:0];

    // redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_wraddr(REG,1217)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_wraddr_q <= $unsigned(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt_q);
        end
    end

    // redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem(DUALMEM,1215)
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_ia = $unsigned(in_c1_eni1_65_tpl);
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_aa = redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_wraddr_q;
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_ab = redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_rdcnt_q;
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_dmem (
        .clocken1(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_aa),
        .data_a(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_ab),
        .q_b(redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_q = redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_iq[63:0];

    // redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_notEnable(LOGICAL,1505)
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_nor(LOGICAL,1506)
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_nor_q = ~ (redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_notEnable_q | redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_sticky_ena_q);

    // redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_last(CONSTANT,1502)
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmp(LOGICAL,1503)
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmp_b = {1'b0, redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt_q};
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmp_q = $unsigned(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_last_q == redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmpReg(REG,1504)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmpReg_q <= $unsigned(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmp_q);
        end
    end

    // redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_sticky_ena(REG,1507)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_nor_q == 1'b1)
        begin
            redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_sticky_ena_q <= $unsigned(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_cmpReg_q);
        end
    end

    // redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_enaAnd(LOGICAL,1508)
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_enaAnd_q = redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_sticky_ena_q & VCC_q;

    // redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt(COUNTER,1500)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt_i <= $unsigned(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt_q = redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt_i[1:0];

    // redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_wraddr(REG,1501)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_wraddr_q <= $unsigned(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt_q);
        end
    end

    // redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem(DUALMEM,1499)
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_ia = $unsigned(in_c1_eni1_99_tpl);
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_aa = redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_wraddr_q;
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_ab = redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_rdcnt_q;
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_dmem (
        .clocken1(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_aa),
        .data_a(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_ab),
        .q_b(redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_q = redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_iq[63:0];

    // redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_notEnable(LOGICAL,1516)
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_nor(LOGICAL,1517)
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_nor_q = ~ (redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_notEnable_q | redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_sticky_ena_q);

    // redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_last(CONSTANT,1513)
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmp(LOGICAL,1514)
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmp_b = {1'b0, redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt_q};
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmp_q = $unsigned(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_last_q == redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmpReg(REG,1515)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmpReg_q <= $unsigned(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmp_q);
        end
    end

    // redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_sticky_ena(REG,1518)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_nor_q == 1'b1)
        begin
            redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_sticky_ena_q <= $unsigned(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_cmpReg_q);
        end
    end

    // redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_enaAnd(LOGICAL,1519)
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_enaAnd_q = redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_sticky_ena_q & VCC_q;

    // redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt(COUNTER,1511)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt_i <= $unsigned(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt_q = redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt_i[1:0];

    // redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_wraddr(REG,1512)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_wraddr_q <= $unsigned(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt_q);
        end
    end

    // redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem(DUALMEM,1510)
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_ia = $unsigned(in_c1_eni1_101_tpl);
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_aa = redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_wraddr_q;
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_ab = redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_rdcnt_q;
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_dmem (
        .clocken1(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_aa),
        .data_a(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_ab),
        .q_b(redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_q = redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_iq[63:0];

    // redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_notEnable(LOGICAL,849)
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_nor(LOGICAL,850)
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_nor_q = ~ (redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_notEnable_q | redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_sticky_ena_q);

    // redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_last(CONSTANT,846)
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmp(LOGICAL,847)
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmp_b = {1'b0, redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt_q};
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmp_q = $unsigned(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_last_q == redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmpReg(REG,848)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmpReg_q <= $unsigned(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmp_q);
        end
    end

    // redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_sticky_ena(REG,851)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_nor_q == 1'b1)
        begin
            redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_sticky_ena_q <= $unsigned(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_cmpReg_q);
        end
    end

    // redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_enaAnd(LOGICAL,852)
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_enaAnd_q = redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_sticky_ena_q & VCC_q;

    // redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt(COUNTER,844)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt_i <= $unsigned(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt_q = redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt_i[1:0];

    // redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_wraddr(REG,845)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_wraddr_q <= $unsigned(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt_q);
        end
    end

    // redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem(DUALMEM,843)
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_ia = $unsigned(in_c1_eni1_16_tpl);
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_aa = redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_wraddr_q;
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_ab = redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_rdcnt_q;
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_dmem (
        .clocken1(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_aa),
        .data_a(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_ab),
        .q_b(redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_q = redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_iq[63:0];

    // redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_notEnable(LOGICAL,969)
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_nor(LOGICAL,970)
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_nor_q = ~ (redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_notEnable_q | redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_sticky_ena_q);

    // redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_last(CONSTANT,966)
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmp(LOGICAL,967)
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmp_b = {1'b0, redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt_q};
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmp_q = $unsigned(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_last_q == redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmpReg(REG,968)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmpReg_q <= $unsigned(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmp_q);
        end
    end

    // redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_sticky_ena(REG,971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_nor_q == 1'b1)
        begin
            redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_sticky_ena_q <= $unsigned(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_cmpReg_q);
        end
    end

    // redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_enaAnd(LOGICAL,972)
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_enaAnd_q = redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_sticky_ena_q & VCC_q;

    // redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt(COUNTER,964)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt_i <= $unsigned(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt_q = redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt_i[1:0];

    // redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_wraddr(REG,965)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_wraddr_q <= $unsigned(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt_q);
        end
    end

    // redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem(DUALMEM,963)
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_ia = $unsigned(in_c1_eni1_32_tpl);
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_aa = redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_wraddr_q;
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_ab = redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_rdcnt_q;
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_dmem (
        .clocken1(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_aa),
        .data_a(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_ab),
        .q_b(redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_q = redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_iq[63:0];

    // redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_notEnable(LOGICAL,1444)
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_notEnable_q = $unsigned(~ (VCC_q));

    // redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_nor(LOGICAL,1445)
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_nor_q = ~ (redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_notEnable_q | redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_sticky_ena_q);

    // redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_last(CONSTANT,1441)
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_last_q = $unsigned(3'b010);

    // redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmp(LOGICAL,1442)
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmp_b = {1'b0, redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt_q};
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmp_q = $unsigned(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_last_q == redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmp_b ? 1'b1 : 1'b0);

    // redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmpReg(REG,1443)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmpReg_q <= $unsigned(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmp_q);
        end
    end

    // redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_sticky_ena(REG,1446)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_nor_q == 1'b1)
        begin
            redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_sticky_ena_q <= $unsigned(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_cmpReg_q);
        end
    end

    // redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_enaAnd(LOGICAL,1447)
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_enaAnd_q = redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_sticky_ena_q & VCC_q;

    // redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt(COUNTER,1439)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt_i <= $unsigned(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt_q = redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt_i[1:0];

    // redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_wraddr(REG,1440)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_wraddr_q <= $unsigned(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt_q);
        end
    end

    // redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem(DUALMEM,1438)
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_ia = $unsigned(in_c1_eni1_92_tpl);
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_aa = redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_wraddr_q;
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_ab = redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_rdcnt_q;
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_dmem (
        .clocken1(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_reset0),
        .clock1(clock),
        .address_a(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_aa),
        .data_a(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_ab),
        .q_b(redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_q = redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_iq[63:0];

    // redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_notEnable(LOGICAL,735)
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_nor(LOGICAL,736)
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_nor_q = ~ (redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_notEnable_q | redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_sticky_ena_q);

    // redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_last(CONSTANT,732)
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_cmp(LOGICAL,733)
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_cmp_q = $unsigned(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_last_q == redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_cmpReg(REG,734)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_cmpReg_q <= $unsigned(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_cmp_q);
        end
    end

    // redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_sticky_ena(REG,737)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_nor_q == 1'b1)
        begin
            redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_sticky_ena_q <= $unsigned(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_cmpReg_q);
        end
    end

    // redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_enaAnd(LOGICAL,738)
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_enaAnd_q = redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_sticky_ena_q & VCC_q;

    // redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt(COUNTER,730)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_i <= 2'd0;
            redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_i == 2'd1)
            begin
                redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_i <= $unsigned(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_i <= $unsigned(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_q = redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_i[1:0];

    // redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_wraddr(REG,731)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_wraddr_q <= $unsigned(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_q);
        end
    end

    // redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem(DUALMEM,729)
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_ia = $unsigned(in_c1_eni1_2_tpl);
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_aa = redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_wraddr_q;
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_ab = redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_rdcnt_q;
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_dmem (
        .clocken1(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_aa),
        .data_a(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_ab),
        .q_b(redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_q = redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_iq[63:0];

    // redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_notEnable(LOGICAL,819)
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_nor(LOGICAL,820)
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_nor_q = ~ (redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_notEnable_q | redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena_q);

    // redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_last(CONSTANT,816)
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_cmp(LOGICAL,817)
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_cmp_q = $unsigned(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_last_q == redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_cmpReg(REG,818)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_cmpReg_q <= $unsigned(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_cmp_q);
        end
    end

    // redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena(REG,821)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_nor_q == 1'b1)
        begin
            redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena_q <= $unsigned(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_cmpReg_q);
        end
    end

    // redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_enaAnd(LOGICAL,822)
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_enaAnd_q = redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_sticky_ena_q & VCC_q;

    // redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt(COUNTER,814)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i <= 2'd0;
            redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i == 2'd1)
            begin
                redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i <= $unsigned(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i <= $unsigned(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_q = redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_i[1:0];

    // redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_wraddr(REG,815)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_wraddr_q <= $unsigned(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_q);
        end
    end

    // redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem(DUALMEM,813)
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_ia = $unsigned(in_c1_eni1_11_tpl);
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_aa = redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_wraddr_q;
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_ab = redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_rdcnt_q;
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_dmem (
        .clocken1(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_aa),
        .data_a(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_ab),
        .q_b(redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_q = redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_iq[63:0];

    // redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_notEnable(LOGICAL,809)
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_nor(LOGICAL,810)
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_nor_q = ~ (redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_notEnable_q | redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena_q);

    // redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_last(CONSTANT,806)
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_cmp(LOGICAL,807)
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_cmp_q = $unsigned(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_last_q == redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_cmpReg(REG,808)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_cmpReg_q <= $unsigned(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_cmp_q);
        end
    end

    // redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena(REG,811)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_nor_q == 1'b1)
        begin
            redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena_q <= $unsigned(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_cmpReg_q);
        end
    end

    // redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_enaAnd(LOGICAL,812)
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_enaAnd_q = redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_sticky_ena_q & VCC_q;

    // redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt(COUNTER,804)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i <= 2'd0;
            redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i == 2'd1)
            begin
                redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i <= $unsigned(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i <= $unsigned(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_q = redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_i[1:0];

    // redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_wraddr(REG,805)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_wraddr_q <= $unsigned(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_q);
        end
    end

    // redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem(DUALMEM,803)
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_ia = $unsigned(in_c1_eni1_10_tpl);
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_aa = redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_wraddr_q;
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_ab = redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_rdcnt_q;
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_dmem (
        .clocken1(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_aa),
        .data_a(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_ab),
        .q_b(redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_q = redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_iq[63:0];

    // redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_notEnable(LOGICAL,799)
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_nor(LOGICAL,800)
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_nor_q = ~ (redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_notEnable_q | redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena_q);

    // redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_last(CONSTANT,796)
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_cmp(LOGICAL,797)
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_cmp_q = $unsigned(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_last_q == redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_cmpReg(REG,798)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_cmpReg_q <= $unsigned(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_cmp_q);
        end
    end

    // redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena(REG,801)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_nor_q == 1'b1)
        begin
            redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena_q <= $unsigned(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_cmpReg_q);
        end
    end

    // redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_enaAnd(LOGICAL,802)
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_enaAnd_q = redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_sticky_ena_q & VCC_q;

    // redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt(COUNTER,794)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i <= 2'd0;
            redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i == 2'd1)
            begin
                redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i <= $unsigned(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i <= $unsigned(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_q = redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_i[1:0];

    // redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_wraddr(REG,795)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_wraddr_q <= $unsigned(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_q);
        end
    end

    // redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem(DUALMEM,793)
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_ia = $unsigned(in_c1_eni1_9_tpl);
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_aa = redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_wraddr_q;
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_ab = redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_rdcnt_q;
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_dmem (
        .clocken1(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_aa),
        .data_a(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_ab),
        .q_b(redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_q = redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_iq[63:0];

    // redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_notEnable(LOGICAL,789)
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_nor(LOGICAL,790)
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_nor_q = ~ (redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_notEnable_q | redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena_q);

    // redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_last(CONSTANT,786)
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_cmp(LOGICAL,787)
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_cmp_q = $unsigned(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_last_q == redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_cmpReg(REG,788)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_cmpReg_q <= $unsigned(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_cmp_q);
        end
    end

    // redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena(REG,791)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_nor_q == 1'b1)
        begin
            redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena_q <= $unsigned(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_cmpReg_q);
        end
    end

    // redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_enaAnd(LOGICAL,792)
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_enaAnd_q = redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_sticky_ena_q & VCC_q;

    // redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt(COUNTER,784)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i <= 2'd0;
            redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i == 2'd1)
            begin
                redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i <= $unsigned(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i <= $unsigned(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_q = redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_i[1:0];

    // redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_wraddr(REG,785)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_wraddr_q <= $unsigned(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_q);
        end
    end

    // redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem(DUALMEM,783)
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_ia = $unsigned(in_c1_eni1_8_tpl);
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_aa = redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_wraddr_q;
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_ab = redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_rdcnt_q;
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_dmem (
        .clocken1(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_aa),
        .data_a(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_ab),
        .q_b(redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_q = redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_iq[63:0];

    // redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_notEnable(LOGICAL,779)
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_nor(LOGICAL,780)
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_nor_q = ~ (redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_notEnable_q | redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena_q);

    // redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_last(CONSTANT,776)
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_cmp(LOGICAL,777)
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_cmp_q = $unsigned(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_last_q == redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_cmpReg(REG,778)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_cmpReg_q <= $unsigned(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_cmp_q);
        end
    end

    // redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena(REG,781)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_nor_q == 1'b1)
        begin
            redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena_q <= $unsigned(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_cmpReg_q);
        end
    end

    // redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_enaAnd(LOGICAL,782)
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_enaAnd_q = redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_sticky_ena_q & VCC_q;

    // redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt(COUNTER,774)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i <= 2'd0;
            redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i == 2'd1)
            begin
                redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i <= $unsigned(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i <= $unsigned(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_q = redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_i[1:0];

    // redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_wraddr(REG,775)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_wraddr_q <= $unsigned(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_q);
        end
    end

    // redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem(DUALMEM,773)
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_ia = $unsigned(in_c1_eni1_7_tpl);
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_aa = redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_wraddr_q;
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_ab = redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_rdcnt_q;
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_dmem (
        .clocken1(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_aa),
        .data_a(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_ab),
        .q_b(redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_q = redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_iq[63:0];

    // redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_notEnable(LOGICAL,769)
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_nor(LOGICAL,770)
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_nor_q = ~ (redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_notEnable_q | redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena_q);

    // redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_last(CONSTANT,766)
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_last_q = $unsigned(2'b01);

    // redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_cmp(LOGICAL,767)
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_cmp_q = $unsigned(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_last_q == redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_q ? 1'b1 : 1'b0);

    // redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_cmpReg(REG,768)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_cmpReg_q <= $unsigned(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_cmp_q);
        end
    end

    // redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena(REG,771)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_nor_q == 1'b1)
        begin
            redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena_q <= $unsigned(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_cmpReg_q);
        end
    end

    // redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_enaAnd(LOGICAL,772)
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_enaAnd_q = redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_sticky_ena_q & VCC_q;

    // redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt(COUNTER,764)
    // low=0, high=2, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i <= 2'd0;
            redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i == 2'd1)
            begin
                redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_eq <= 1'b0;
            end
            if (redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_eq == 1'b1)
            begin
                redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i <= $unsigned(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i) + $unsigned(2'd2);
            end
            else
            begin
                redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i <= $unsigned(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i) + $unsigned(2'd1);
            end
        end
    end
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_q = redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_i[1:0];

    // redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_wraddr(REG,765)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_wraddr_q <= $unsigned(2'b10);
        end
        else
        begin
            redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_wraddr_q <= $unsigned(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_q);
        end
    end

    // redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem(DUALMEM,763)
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_ia = $unsigned(in_c1_eni1_6_tpl);
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_aa = redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_wraddr_q;
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_ab = redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_rdcnt_q;
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(2),
        .numwords_a(3),
        .width_b(64),
        .widthad_b(2),
        .numwords_b(3),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_dmem (
        .clocken1(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_aa),
        .data_a(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_ab),
        .q_b(redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_q = redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_iq[63:0];

    // redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_notEnable(LOGICAL,759)
    assign redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_nor(LOGICAL,760)
    assign redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_nor_q = ~ (redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_notEnable_q | redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_sticky_ena_q);

    // redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_cmpReg(REG,758)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_sticky_ena(REG,761)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_nor_q == 1'b1)
        begin
            redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_sticky_ena_q <= $unsigned(redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_cmpReg_q);
        end
    end

    // redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_enaAnd(LOGICAL,762)
    assign redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_enaAnd_q = redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_sticky_ena_q & VCC_q;

    // redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_rdcnt(COUNTER,756)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_rdcnt_i <= $unsigned(redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_rdcnt_q = redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_rdcnt_i[0:0];

    // redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_wraddr(REG,757)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_wraddr_q <= $unsigned(redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_rdcnt_q);
        end
    end

    // redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem(DUALMEM,755)
    assign redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_ia = $unsigned(in_c1_eni1_5_tpl);
    assign redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_aa = redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_wraddr_q;
    assign redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_ab = redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_rdcnt_q;
    assign redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_dmem (
        .clocken1(redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_aa),
        .data_a(redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_ab),
        .q_b(redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_q = redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_iq[63:0];

    // redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_notEnable(LOGICAL,751)
    assign redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_nor(LOGICAL,752)
    assign redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_nor_q = ~ (redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_notEnable_q | redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_sticky_ena_q);

    // redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_cmpReg(REG,750)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_sticky_ena(REG,753)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_nor_q == 1'b1)
        begin
            redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_sticky_ena_q <= $unsigned(redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_cmpReg_q);
        end
    end

    // redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_enaAnd(LOGICAL,754)
    assign redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_enaAnd_q = redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_sticky_ena_q & VCC_q;

    // redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_rdcnt(COUNTER,748)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_rdcnt_i <= $unsigned(redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_rdcnt_q = redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_rdcnt_i[0:0];

    // redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_wraddr(REG,749)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_wraddr_q <= $unsigned(redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_rdcnt_q);
        end
    end

    // redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem(DUALMEM,747)
    assign redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_ia = $unsigned(in_c1_eni1_4_tpl);
    assign redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_aa = redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_wraddr_q;
    assign redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_ab = redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_rdcnt_q;
    assign redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_dmem (
        .clocken1(redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_aa),
        .data_a(redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_ab),
        .q_b(redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_q = redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_iq[63:0];

    // redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_notEnable(LOGICAL,743)
    assign redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_nor(LOGICAL,744)
    assign redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_nor_q = ~ (redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_notEnable_q | redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_sticky_ena_q);

    // redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_cmpReg(REG,742)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_sticky_ena(REG,745)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_nor_q == 1'b1)
        begin
            redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_sticky_ena_q <= $unsigned(redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_cmpReg_q);
        end
    end

    // redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_enaAnd(LOGICAL,746)
    assign redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_enaAnd_q = redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_sticky_ena_q & VCC_q;

    // redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_rdcnt(COUNTER,740)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_rdcnt_i <= $unsigned(redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_rdcnt_q = redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_rdcnt_i[0:0];

    // redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_wraddr(REG,741)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_wraddr_q <= $unsigned(redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_rdcnt_q);
        end
    end

    // redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem(DUALMEM,739)
    assign redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_ia = $unsigned(in_c1_eni1_3_tpl);
    assign redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_aa = redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_wraddr_q;
    assign redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_ab = redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_rdcnt_q;
    assign redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_dmem (
        .clocken1(redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_aa),
        .data_a(redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_ab),
        .q_b(redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_q = redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_iq[63:0];

    // redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3(DELAY,642)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_delay_0 <= '0;
            redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_q <= '0;
        end
        else
        begin
            redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_delay_0 <= $unsigned(in_c1_eni1_91_tpl);
            redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_q <= redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_delay_0;
        end
    end

    // redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_outputreg0(DELAY,1437)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_outputreg0_q <= $unsigned(redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_q);
        end
    end

    // redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3(DELAY,640)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_delay_0 <= '0;
            redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_q <= '0;
        end
        else
        begin
            redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_delay_0 <= $unsigned(in_c1_eni1_89_tpl);
            redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_q <= redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_delay_0;
        end
    end

    // redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_outputreg0(DELAY,1426)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_outputreg0_q <= $unsigned(redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_q);
        end
    end

    // redist91_sync_together533_aunroll_x_in_c1_eni1_85_tpl_2(DELAY,636)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together533_aunroll_x_in_c1_eni1_85_tpl_2_delay_0 <= '0;
            redist91_sync_together533_aunroll_x_in_c1_eni1_85_tpl_2_q <= '0;
        end
        else
        begin
            redist91_sync_together533_aunroll_x_in_c1_eni1_85_tpl_2_delay_0 <= $unsigned(in_c1_eni1_85_tpl);
            redist91_sync_together533_aunroll_x_in_c1_eni1_85_tpl_2_q <= redist91_sync_together533_aunroll_x_in_c1_eni1_85_tpl_2_delay_0;
        end
    end

    // redist90_sync_together533_aunroll_x_in_c1_eni1_84_tpl_2(DELAY,635)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together533_aunroll_x_in_c1_eni1_84_tpl_2_delay_0 <= '0;
            redist90_sync_together533_aunroll_x_in_c1_eni1_84_tpl_2_q <= '0;
        end
        else
        begin
            redist90_sync_together533_aunroll_x_in_c1_eni1_84_tpl_2_delay_0 <= $unsigned(in_c1_eni1_84_tpl);
            redist90_sync_together533_aunroll_x_in_c1_eni1_84_tpl_2_q <= redist90_sync_together533_aunroll_x_in_c1_eni1_84_tpl_2_delay_0;
        end
    end

    // redist72_sync_together533_aunroll_x_in_c1_eni1_66_tpl_2(DELAY,617)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together533_aunroll_x_in_c1_eni1_66_tpl_2_delay_0 <= '0;
            redist72_sync_together533_aunroll_x_in_c1_eni1_66_tpl_2_q <= '0;
        end
        else
        begin
            redist72_sync_together533_aunroll_x_in_c1_eni1_66_tpl_2_delay_0 <= $unsigned(in_c1_eni1_66_tpl);
            redist72_sync_together533_aunroll_x_in_c1_eni1_66_tpl_2_q <= redist72_sync_together533_aunroll_x_in_c1_eni1_66_tpl_2_delay_0;
        end
    end

    // redist68_sync_together533_aunroll_x_in_c1_eni1_63_tpl_2(DELAY,613)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together533_aunroll_x_in_c1_eni1_63_tpl_2_delay_0 <= '0;
            redist68_sync_together533_aunroll_x_in_c1_eni1_63_tpl_2_q <= '0;
        end
        else
        begin
            redist68_sync_together533_aunroll_x_in_c1_eni1_63_tpl_2_delay_0 <= $unsigned(in_c1_eni1_63_tpl);
            redist68_sync_together533_aunroll_x_in_c1_eni1_63_tpl_2_q <= redist68_sync_together533_aunroll_x_in_c1_eni1_63_tpl_2_delay_0;
        end
    end

    // redist66_sync_together533_aunroll_x_in_c1_eni1_61_tpl_2(DELAY,611)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together533_aunroll_x_in_c1_eni1_61_tpl_2_delay_0 <= '0;
            redist66_sync_together533_aunroll_x_in_c1_eni1_61_tpl_2_q <= '0;
        end
        else
        begin
            redist66_sync_together533_aunroll_x_in_c1_eni1_61_tpl_2_delay_0 <= $unsigned(in_c1_eni1_61_tpl);
            redist66_sync_together533_aunroll_x_in_c1_eni1_61_tpl_2_q <= redist66_sync_together533_aunroll_x_in_c1_eni1_61_tpl_2_delay_0;
        end
    end

    // redist65_sync_together533_aunroll_x_in_c1_eni1_60_tpl_2(DELAY,610)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together533_aunroll_x_in_c1_eni1_60_tpl_2_delay_0 <= '0;
            redist65_sync_together533_aunroll_x_in_c1_eni1_60_tpl_2_q <= '0;
        end
        else
        begin
            redist65_sync_together533_aunroll_x_in_c1_eni1_60_tpl_2_delay_0 <= $unsigned(in_c1_eni1_60_tpl);
            redist65_sync_together533_aunroll_x_in_c1_eni1_60_tpl_2_q <= redist65_sync_together533_aunroll_x_in_c1_eni1_60_tpl_2_delay_0;
        end
    end

    // redist64_sync_together533_aunroll_x_in_c1_eni1_59_tpl_2(DELAY,609)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together533_aunroll_x_in_c1_eni1_59_tpl_2_delay_0 <= '0;
            redist64_sync_together533_aunroll_x_in_c1_eni1_59_tpl_2_q <= '0;
        end
        else
        begin
            redist64_sync_together533_aunroll_x_in_c1_eni1_59_tpl_2_delay_0 <= $unsigned(in_c1_eni1_59_tpl);
            redist64_sync_together533_aunroll_x_in_c1_eni1_59_tpl_2_q <= redist64_sync_together533_aunroll_x_in_c1_eni1_59_tpl_2_delay_0;
        end
    end

    // redist63_sync_together533_aunroll_x_in_c1_eni1_58_tpl_1(DELAY,608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_sync_together533_aunroll_x_in_c1_eni1_58_tpl_1_q <= '0;
        end
        else
        begin
            redist63_sync_together533_aunroll_x_in_c1_eni1_58_tpl_1_q <= $unsigned(in_c1_eni1_58_tpl);
        end
    end

    // redist60_sync_together533_aunroll_x_in_c1_eni1_55_tpl_1(DELAY,605)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_sync_together533_aunroll_x_in_c1_eni1_55_tpl_1_q <= '0;
        end
        else
        begin
            redist60_sync_together533_aunroll_x_in_c1_eni1_55_tpl_1_q <= $unsigned(in_c1_eni1_55_tpl);
        end
    end

    // redist59_sync_together533_aunroll_x_in_c1_eni1_54_tpl_1(DELAY,604)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together533_aunroll_x_in_c1_eni1_54_tpl_1_q <= '0;
        end
        else
        begin
            redist59_sync_together533_aunroll_x_in_c1_eni1_54_tpl_1_q <= $unsigned(in_c1_eni1_54_tpl);
        end
    end

    // redist38_sync_together533_aunroll_x_in_c1_eni1_33_tpl_1(DELAY,583)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist38_sync_together533_aunroll_x_in_c1_eni1_33_tpl_1_q <= '0;
        end
        else
        begin
            redist38_sync_together533_aunroll_x_in_c1_eni1_33_tpl_1_q <= $unsigned(in_c1_eni1_33_tpl);
        end
    end

    // redist33_sync_together533_aunroll_x_in_c1_eni1_28_tpl_1(DELAY,578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_sync_together533_aunroll_x_in_c1_eni1_28_tpl_1_q <= '0;
        end
        else
        begin
            redist33_sync_together533_aunroll_x_in_c1_eni1_28_tpl_1_q <= $unsigned(in_c1_eni1_28_tpl);
        end
    end

    // redist29_sync_together533_aunroll_x_in_c1_eni1_24_tpl_1(DELAY,574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_sync_together533_aunroll_x_in_c1_eni1_24_tpl_1_q <= '0;
        end
        else
        begin
            redist29_sync_together533_aunroll_x_in_c1_eni1_24_tpl_1_q <= $unsigned(in_c1_eni1_24_tpl);
        end
    end

    // redist25_sync_together533_aunroll_x_in_c1_eni1_19_tpl_1(DELAY,570)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_sync_together533_aunroll_x_in_c1_eni1_19_tpl_1_q <= '0;
        end
        else
        begin
            redist25_sync_together533_aunroll_x_in_c1_eni1_19_tpl_1_q <= $unsigned(in_c1_eni1_19_tpl);
        end
    end

    // c_i32_231507_recast_x(CONSTANT,520)
    assign c_i32_231507_recast_x_q = $unsigned(32'b00000000000000000000000011100111);

    // i_pivot195_obs_key_from_virtual_key181(COMPARE,259)@1
    assign i_pivot195_obs_key_from_virtual_key181_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot195_obs_key_from_virtual_key181_b = $unsigned({{2{c_i32_231507_recast_x_q[31]}}, c_i32_231507_recast_x_q});
    assign i_pivot195_obs_key_from_virtual_key181_o = $unsigned($signed(i_pivot195_obs_key_from_virtual_key181_a) - $signed(i_pivot195_obs_key_from_virtual_key181_b));
    assign i_pivot195_obs_key_from_virtual_key181_c[0] = i_pivot195_obs_key_from_virtual_key181_o[33];

    // c_i32_230443_recast_x(CONSTANT,519)
    assign c_i32_230443_recast_x_q = $unsigned(32'b00000000000000000000000011100110);

    // i_pivot201_obs_key_from_virtual_key53(COMPARE,263)@1
    assign i_pivot201_obs_key_from_virtual_key53_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot201_obs_key_from_virtual_key53_b = $unsigned({{2{c_i32_230443_recast_x_q[31]}}, c_i32_230443_recast_x_q});
    assign i_pivot201_obs_key_from_virtual_key53_o = $unsigned($signed(i_pivot201_obs_key_from_virtual_key53_a) - $signed(i_pivot201_obs_key_from_virtual_key53_b));
    assign i_pivot201_obs_key_from_virtual_key53_c[0] = i_pivot201_obs_key_from_virtual_key53_o[33];

    // i_acl_224_obs_key_from_virtual_key199(LOGICAL,15)@1
    assign i_acl_224_obs_key_from_virtual_key199_q = i_pivot201_obs_key_from_virtual_key53_c ^ i_pivot195_obs_key_from_virtual_key181_c;

    // i_acl_229_obs_key_from_virtual_key200(MUX,16)@1
    assign i_acl_229_obs_key_from_virtual_key200_s = i_acl_224_obs_key_from_virtual_key199_q;
    always @(i_acl_229_obs_key_from_virtual_key200_s or in_c1_eni1_23_tpl or in_c1_eni1_12_tpl)
    begin
        unique case (i_acl_229_obs_key_from_virtual_key200_s)
            1'b0 : i_acl_229_obs_key_from_virtual_key200_q = in_c1_eni1_23_tpl;
            1'b1 : i_acl_229_obs_key_from_virtual_key200_q = in_c1_eni1_12_tpl;
            default : i_acl_229_obs_key_from_virtual_key200_q = 64'b0;
        endcase
    end

    // c_i32_229506_recast_x(CONSTANT,518)
    assign c_i32_229506_recast_x_q = $unsigned(32'b00000000000000000000000011100101);

    // i_pivot191_obs_key_from_virtual_key179(COMPARE,257)@1
    assign i_pivot191_obs_key_from_virtual_key179_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot191_obs_key_from_virtual_key179_b = $unsigned({{2{c_i32_229506_recast_x_q[31]}}, c_i32_229506_recast_x_q});
    assign i_pivot191_obs_key_from_virtual_key179_o = $unsigned($signed(i_pivot191_obs_key_from_virtual_key179_a) - $signed(i_pivot191_obs_key_from_virtual_key179_b));
    assign i_pivot191_obs_key_from_virtual_key179_c[0] = i_pivot191_obs_key_from_virtual_key179_o[33];

    // i_acl_231_obs_key_from_virtual_key201(LOGICAL,17)@1
    assign i_acl_231_obs_key_from_virtual_key201_q = i_pivot191_obs_key_from_virtual_key179_c ^ i_pivot201_obs_key_from_virtual_key53_c;

    // i_acl_236_obs_key_from_virtual_key202(MUX,18)@1 + 1
    assign i_acl_236_obs_key_from_virtual_key202_s = i_acl_231_obs_key_from_virtual_key201_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_236_obs_key_from_virtual_key202_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_236_obs_key_from_virtual_key202_s)
                1'b0 : i_acl_236_obs_key_from_virtual_key202_q <= i_acl_229_obs_key_from_virtual_key200_q;
                1'b1 : i_acl_236_obs_key_from_virtual_key202_q <= in_c1_eni1_14_tpl;
                default : i_acl_236_obs_key_from_virtual_key202_q <= 64'b0;
            endcase
        end
    end

    // c_i32_228469_recast_x(CONSTANT,517)
    assign c_i32_228469_recast_x_q = $unsigned(32'b00000000000000000000000011100100);

    // i_pivot193_obs_key_from_virtual_key105(COMPARE,258)@1
    assign i_pivot193_obs_key_from_virtual_key105_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot193_obs_key_from_virtual_key105_b = $unsigned({{2{c_i32_228469_recast_x_q[31]}}, c_i32_228469_recast_x_q});
    assign i_pivot193_obs_key_from_virtual_key105_o = $unsigned($signed(i_pivot193_obs_key_from_virtual_key105_a) - $signed(i_pivot193_obs_key_from_virtual_key105_b));
    assign i_pivot193_obs_key_from_virtual_key105_c[0] = i_pivot193_obs_key_from_virtual_key105_o[33];

    // c_i32_227424_recast_x(CONSTANT,516)
    assign c_i32_227424_recast_x_q = $unsigned(32'b00000000000000000000000011100011);

    // i_pivot219_obs_key_from_virtual_key15(COMPARE,271)@1
    assign i_pivot219_obs_key_from_virtual_key15_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot219_obs_key_from_virtual_key15_b = $unsigned({{2{c_i32_227424_recast_x_q[31]}}, c_i32_227424_recast_x_q});
    assign i_pivot219_obs_key_from_virtual_key15_o = $unsigned($signed(i_pivot219_obs_key_from_virtual_key15_a) - $signed(i_pivot219_obs_key_from_virtual_key15_b));
    assign i_pivot219_obs_key_from_virtual_key15_c[0] = i_pivot219_obs_key_from_virtual_key15_o[33];

    // i_acl_239_obs_key_from_virtual_key203(LOGICAL,19)@1 + 1
    assign i_acl_239_obs_key_from_virtual_key203_qi = i_pivot219_obs_key_from_virtual_key15_c ^ i_pivot193_obs_key_from_virtual_key105_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_239_obs_key_from_virtual_key203_delay ( .xin(i_acl_239_obs_key_from_virtual_key203_qi), .xout(i_acl_239_obs_key_from_virtual_key203_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_242_obs_key_from_virtual_key204(MUX,20)@2
    assign i_acl_242_obs_key_from_virtual_key204_s = i_acl_239_obs_key_from_virtual_key203_q;
    always @(i_acl_242_obs_key_from_virtual_key204_s or i_acl_236_obs_key_from_virtual_key202_q or redist25_sync_together533_aunroll_x_in_c1_eni1_19_tpl_1_q)
    begin
        unique case (i_acl_242_obs_key_from_virtual_key204_s)
            1'b0 : i_acl_242_obs_key_from_virtual_key204_q = i_acl_236_obs_key_from_virtual_key202_q;
            1'b1 : i_acl_242_obs_key_from_virtual_key204_q = redist25_sync_together533_aunroll_x_in_c1_eni1_19_tpl_1_q;
            default : i_acl_242_obs_key_from_virtual_key204_q = 64'b0;
        endcase
    end

    // c_i32_226505_recast_x(CONSTANT,515)
    assign c_i32_226505_recast_x_q = $unsigned(32'b00000000000000000000000011100010);

    // i_pivot183_obs_key_from_virtual_key177(COMPARE,253)@1
    assign i_pivot183_obs_key_from_virtual_key177_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot183_obs_key_from_virtual_key177_b = $unsigned({{2{c_i32_226505_recast_x_q[31]}}, c_i32_226505_recast_x_q});
    assign i_pivot183_obs_key_from_virtual_key177_o = $unsigned($signed(i_pivot183_obs_key_from_virtual_key177_a) - $signed(i_pivot183_obs_key_from_virtual_key177_b));
    assign i_pivot183_obs_key_from_virtual_key177_c[0] = i_pivot183_obs_key_from_virtual_key177_o[33];

    // redist134_i_pivot183_obs_key_from_virtual_key177_c_1(DELAY,679)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_i_pivot183_obs_key_from_virtual_key177_c_1_q <= '0;
        end
        else
        begin
            redist134_i_pivot183_obs_key_from_virtual_key177_c_1_q <= $unsigned(i_pivot183_obs_key_from_virtual_key177_c);
        end
    end

    // c_i32_225468_recast_x(CONSTANT,514)
    assign c_i32_225468_recast_x_q = $unsigned(32'b00000000000000000000000011100001);

    // i_pivot185_obs_key_from_virtual_key103(COMPARE,254)@1 + 1
    assign i_pivot185_obs_key_from_virtual_key103_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot185_obs_key_from_virtual_key103_b = $unsigned({{2{c_i32_225468_recast_x_q[31]}}, c_i32_225468_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot185_obs_key_from_virtual_key103_o <= 34'b0;
        end
        else
        begin
            i_pivot185_obs_key_from_virtual_key103_o <= $unsigned($signed(i_pivot185_obs_key_from_virtual_key103_a) - $signed(i_pivot185_obs_key_from_virtual_key103_b));
        end
    end
    assign i_pivot185_obs_key_from_virtual_key103_c[0] = i_pivot185_obs_key_from_virtual_key103_o[33];

    // i_acl_243_obs_key_from_virtual_key205(LOGICAL,21)@2
    assign i_acl_243_obs_key_from_virtual_key205_q = i_pivot185_obs_key_from_virtual_key103_c ^ redist134_i_pivot183_obs_key_from_virtual_key177_c_1_q;

    // i_acl_249_obs_key_from_virtual_key206(MUX,22)@2
    assign i_acl_249_obs_key_from_virtual_key206_s = i_acl_243_obs_key_from_virtual_key205_q;
    always @(i_acl_249_obs_key_from_virtual_key206_s or i_acl_242_obs_key_from_virtual_key204_q or redist29_sync_together533_aunroll_x_in_c1_eni1_24_tpl_1_q)
    begin
        unique case (i_acl_249_obs_key_from_virtual_key206_s)
            1'b0 : i_acl_249_obs_key_from_virtual_key206_q = i_acl_242_obs_key_from_virtual_key204_q;
            1'b1 : i_acl_249_obs_key_from_virtual_key206_q = redist29_sync_together533_aunroll_x_in_c1_eni1_24_tpl_1_q;
            default : i_acl_249_obs_key_from_virtual_key206_q = 64'b0;
        endcase
    end

    // c_i32_224504_recast_x(CONSTANT,513)
    assign c_i32_224504_recast_x_q = $unsigned(32'b00000000000000000000000011100000);

    // i_pivot181_obs_key_from_virtual_key175(COMPARE,252)@1 + 1
    assign i_pivot181_obs_key_from_virtual_key175_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot181_obs_key_from_virtual_key175_b = $unsigned({{2{c_i32_224504_recast_x_q[31]}}, c_i32_224504_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot181_obs_key_from_virtual_key175_o <= 34'b0;
        end
        else
        begin
            i_pivot181_obs_key_from_virtual_key175_o <= $unsigned($signed(i_pivot181_obs_key_from_virtual_key175_a) - $signed(i_pivot181_obs_key_from_virtual_key175_b));
        end
    end
    assign i_pivot181_obs_key_from_virtual_key175_c[0] = i_pivot181_obs_key_from_virtual_key175_o[33];

    // i_acl_250_obs_key_from_virtual_key207(LOGICAL,23)@2
    assign i_acl_250_obs_key_from_virtual_key207_q = i_pivot181_obs_key_from_virtual_key175_c ^ i_pivot185_obs_key_from_virtual_key103_c;

    // i_acl_256_obs_key_from_virtual_key208(MUX,24)@2
    assign i_acl_256_obs_key_from_virtual_key208_s = i_acl_250_obs_key_from_virtual_key207_q;
    always @(i_acl_256_obs_key_from_virtual_key208_s or i_acl_249_obs_key_from_virtual_key206_q or redist33_sync_together533_aunroll_x_in_c1_eni1_28_tpl_1_q)
    begin
        unique case (i_acl_256_obs_key_from_virtual_key208_s)
            1'b0 : i_acl_256_obs_key_from_virtual_key208_q = i_acl_249_obs_key_from_virtual_key206_q;
            1'b1 : i_acl_256_obs_key_from_virtual_key208_q = redist33_sync_together533_aunroll_x_in_c1_eni1_28_tpl_1_q;
            default : i_acl_256_obs_key_from_virtual_key208_q = 64'b0;
        endcase
    end

    // c_i32_223442_recast_x(CONSTANT,512)
    assign c_i32_223442_recast_x_q = $unsigned(32'b00000000000000000000000011011111);

    // i_pivot187_obs_key_from_virtual_key51(COMPARE,255)@1 + 1
    assign i_pivot187_obs_key_from_virtual_key51_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot187_obs_key_from_virtual_key51_b = $unsigned({{2{c_i32_223442_recast_x_q[31]}}, c_i32_223442_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot187_obs_key_from_virtual_key51_o <= 34'b0;
        end
        else
        begin
            i_pivot187_obs_key_from_virtual_key51_o <= $unsigned($signed(i_pivot187_obs_key_from_virtual_key51_a) - $signed(i_pivot187_obs_key_from_virtual_key51_b));
        end
    end
    assign i_pivot187_obs_key_from_virtual_key51_c[0] = i_pivot187_obs_key_from_virtual_key51_o[33];

    // c_i32_222503_recast_x(CONSTANT,511)
    assign c_i32_222503_recast_x_q = $unsigned(32'b00000000000000000000000011011110);

    // i_pivot177_obs_key_from_virtual_key173(COMPARE,250)@1 + 1
    assign i_pivot177_obs_key_from_virtual_key173_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot177_obs_key_from_virtual_key173_b = $unsigned({{2{c_i32_222503_recast_x_q[31]}}, c_i32_222503_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot177_obs_key_from_virtual_key173_o <= 34'b0;
        end
        else
        begin
            i_pivot177_obs_key_from_virtual_key173_o <= $unsigned($signed(i_pivot177_obs_key_from_virtual_key173_a) - $signed(i_pivot177_obs_key_from_virtual_key173_b));
        end
    end
    assign i_pivot177_obs_key_from_virtual_key173_c[0] = i_pivot177_obs_key_from_virtual_key173_o[33];

    // i_acl_258_obs_key_from_virtual_key209(LOGICAL,25)@2
    assign i_acl_258_obs_key_from_virtual_key209_q = i_pivot177_obs_key_from_virtual_key173_c ^ i_pivot187_obs_key_from_virtual_key51_c;

    // i_acl_263_obs_key_from_virtual_key210(MUX,26)@2
    assign i_acl_263_obs_key_from_virtual_key210_s = i_acl_258_obs_key_from_virtual_key209_q;
    always @(i_acl_263_obs_key_from_virtual_key210_s or i_acl_256_obs_key_from_virtual_key208_q or redist38_sync_together533_aunroll_x_in_c1_eni1_33_tpl_1_q)
    begin
        unique case (i_acl_263_obs_key_from_virtual_key210_s)
            1'b0 : i_acl_263_obs_key_from_virtual_key210_q = i_acl_256_obs_key_from_virtual_key208_q;
            1'b1 : i_acl_263_obs_key_from_virtual_key210_q = redist38_sync_together533_aunroll_x_in_c1_eni1_33_tpl_1_q;
            default : i_acl_263_obs_key_from_virtual_key210_q = 64'b0;
        endcase
    end

    // c_i32_221467_recast_x(CONSTANT,510)
    assign c_i32_221467_recast_x_q = $unsigned(32'b00000000000000000000000011011101);

    // i_pivot179_obs_key_from_virtual_key101(COMPARE,251)@1 + 1
    assign i_pivot179_obs_key_from_virtual_key101_a = $unsigned({{2{in_c1_eni1_1_tpl[31]}}, in_c1_eni1_1_tpl});
    assign i_pivot179_obs_key_from_virtual_key101_b = $unsigned({{2{c_i32_221467_recast_x_q[31]}}, c_i32_221467_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot179_obs_key_from_virtual_key101_o <= 34'b0;
        end
        else
        begin
            i_pivot179_obs_key_from_virtual_key101_o <= $unsigned($signed(i_pivot179_obs_key_from_virtual_key101_a) - $signed(i_pivot179_obs_key_from_virtual_key101_b));
        end
    end
    assign i_pivot179_obs_key_from_virtual_key101_c[0] = i_pivot179_obs_key_from_virtual_key101_o[33];

    // i_acl_264_obs_key_from_virtual_key211(LOGICAL,27)@2
    assign i_acl_264_obs_key_from_virtual_key211_q = i_pivot179_obs_key_from_virtual_key101_c ^ i_pivot177_obs_key_from_virtual_key173_c;

    // i_acl_270_obs_key_from_virtual_key212(MUX,28)@2
    assign i_acl_270_obs_key_from_virtual_key212_s = i_acl_264_obs_key_from_virtual_key211_q;
    always @(i_acl_270_obs_key_from_virtual_key212_s or i_acl_263_obs_key_from_virtual_key210_q or redist59_sync_together533_aunroll_x_in_c1_eni1_54_tpl_1_q)
    begin
        unique case (i_acl_270_obs_key_from_virtual_key212_s)
            1'b0 : i_acl_270_obs_key_from_virtual_key212_q = i_acl_263_obs_key_from_virtual_key210_q;
            1'b1 : i_acl_270_obs_key_from_virtual_key212_q = redist59_sync_together533_aunroll_x_in_c1_eni1_54_tpl_1_q;
            default : i_acl_270_obs_key_from_virtual_key212_q = 64'b0;
        endcase
    end

    // c_i32_220430_recast_x(CONSTANT,509)
    assign c_i32_220430_recast_x_q = $unsigned(32'b00000000000000000000000011011100);

    // redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1(DELAY,546)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q <= '0;
        end
        else
        begin
            redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q <= $unsigned(in_c1_eni1_1_tpl);
        end
    end

    // i_pivot189_obs_key_from_virtual_key27(COMPARE,256)@2
    assign i_pivot189_obs_key_from_virtual_key27_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot189_obs_key_from_virtual_key27_b = $unsigned({{2{c_i32_220430_recast_x_q[31]}}, c_i32_220430_recast_x_q});
    assign i_pivot189_obs_key_from_virtual_key27_o = $unsigned($signed(i_pivot189_obs_key_from_virtual_key27_a) - $signed(i_pivot189_obs_key_from_virtual_key27_b));
    assign i_pivot189_obs_key_from_virtual_key27_c[0] = i_pivot189_obs_key_from_virtual_key27_o[33];

    // c_i32_219502_recast_x(CONSTANT,508)
    assign c_i32_219502_recast_x_q = $unsigned(32'b00000000000000000000000011011011);

    // i_pivot171_obs_key_from_virtual_key171(COMPARE,247)@2
    assign i_pivot171_obs_key_from_virtual_key171_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot171_obs_key_from_virtual_key171_b = $unsigned({{2{c_i32_219502_recast_x_q[31]}}, c_i32_219502_recast_x_q});
    assign i_pivot171_obs_key_from_virtual_key171_o = $unsigned($signed(i_pivot171_obs_key_from_virtual_key171_a) - $signed(i_pivot171_obs_key_from_virtual_key171_b));
    assign i_pivot171_obs_key_from_virtual_key171_c[0] = i_pivot171_obs_key_from_virtual_key171_o[33];

    // i_acl_273_obs_key_from_virtual_key213(LOGICAL,29)@2
    assign i_acl_273_obs_key_from_virtual_key213_q = i_pivot171_obs_key_from_virtual_key171_c ^ i_pivot189_obs_key_from_virtual_key27_c;

    // i_acl_277_obs_key_from_virtual_key214(MUX,30)@2
    assign i_acl_277_obs_key_from_virtual_key214_s = i_acl_273_obs_key_from_virtual_key213_q;
    always @(i_acl_277_obs_key_from_virtual_key214_s or i_acl_270_obs_key_from_virtual_key212_q or redist60_sync_together533_aunroll_x_in_c1_eni1_55_tpl_1_q)
    begin
        unique case (i_acl_277_obs_key_from_virtual_key214_s)
            1'b0 : i_acl_277_obs_key_from_virtual_key214_q = i_acl_270_obs_key_from_virtual_key212_q;
            1'b1 : i_acl_277_obs_key_from_virtual_key214_q = redist60_sync_together533_aunroll_x_in_c1_eni1_55_tpl_1_q;
            default : i_acl_277_obs_key_from_virtual_key214_q = 64'b0;
        endcase
    end

    // c_i32_218466_recast_x(CONSTANT,507)
    assign c_i32_218466_recast_x_q = $unsigned(32'b00000000000000000000000011011010);

    // i_pivot173_obs_key_from_virtual_key99(COMPARE,248)@2
    assign i_pivot173_obs_key_from_virtual_key99_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot173_obs_key_from_virtual_key99_b = $unsigned({{2{c_i32_218466_recast_x_q[31]}}, c_i32_218466_recast_x_q});
    assign i_pivot173_obs_key_from_virtual_key99_o = $unsigned($signed(i_pivot173_obs_key_from_virtual_key99_a) - $signed(i_pivot173_obs_key_from_virtual_key99_b));
    assign i_pivot173_obs_key_from_virtual_key99_c[0] = i_pivot173_obs_key_from_virtual_key99_o[33];

    // i_acl_278_obs_key_from_virtual_key215(LOGICAL,31)@2
    assign i_acl_278_obs_key_from_virtual_key215_q = i_pivot173_obs_key_from_virtual_key99_c ^ i_pivot171_obs_key_from_virtual_key171_c;

    // i_acl_284_obs_key_from_virtual_key216(MUX,32)@2 + 1
    assign i_acl_284_obs_key_from_virtual_key216_s = i_acl_278_obs_key_from_virtual_key215_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_284_obs_key_from_virtual_key216_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_284_obs_key_from_virtual_key216_s)
                1'b0 : i_acl_284_obs_key_from_virtual_key216_q <= i_acl_277_obs_key_from_virtual_key214_q;
                1'b1 : i_acl_284_obs_key_from_virtual_key216_q <= redist63_sync_together533_aunroll_x_in_c1_eni1_58_tpl_1_q;
                default : i_acl_284_obs_key_from_virtual_key216_q <= 64'b0;
            endcase
        end
    end

    // c_i32_217501_recast_x(CONSTANT,506)
    assign c_i32_217501_recast_x_q = $unsigned(32'b00000000000000000000000011011001);

    // i_pivot169_obs_key_from_virtual_key169(COMPARE,246)@2
    assign i_pivot169_obs_key_from_virtual_key169_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot169_obs_key_from_virtual_key169_b = $unsigned({{2{c_i32_217501_recast_x_q[31]}}, c_i32_217501_recast_x_q});
    assign i_pivot169_obs_key_from_virtual_key169_o = $unsigned($signed(i_pivot169_obs_key_from_virtual_key169_a) - $signed(i_pivot169_obs_key_from_virtual_key169_b));
    assign i_pivot169_obs_key_from_virtual_key169_c[0] = i_pivot169_obs_key_from_virtual_key169_o[33];

    // i_acl_285_obs_key_from_virtual_key217(LOGICAL,33)@2 + 1
    assign i_acl_285_obs_key_from_virtual_key217_qi = i_pivot169_obs_key_from_virtual_key169_c ^ i_pivot173_obs_key_from_virtual_key99_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_285_obs_key_from_virtual_key217_delay ( .xin(i_acl_285_obs_key_from_virtual_key217_qi), .xout(i_acl_285_obs_key_from_virtual_key217_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_291_obs_key_from_virtual_key218(MUX,34)@3
    assign i_acl_291_obs_key_from_virtual_key218_s = i_acl_285_obs_key_from_virtual_key217_q;
    always @(i_acl_291_obs_key_from_virtual_key218_s or i_acl_284_obs_key_from_virtual_key216_q or redist64_sync_together533_aunroll_x_in_c1_eni1_59_tpl_2_q)
    begin
        unique case (i_acl_291_obs_key_from_virtual_key218_s)
            1'b0 : i_acl_291_obs_key_from_virtual_key218_q = i_acl_284_obs_key_from_virtual_key216_q;
            1'b1 : i_acl_291_obs_key_from_virtual_key218_q = redist64_sync_together533_aunroll_x_in_c1_eni1_59_tpl_2_q;
            default : i_acl_291_obs_key_from_virtual_key218_q = 64'b0;
        endcase
    end

    // redist136_i_pivot169_obs_key_from_virtual_key169_c_1(DELAY,681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_i_pivot169_obs_key_from_virtual_key169_c_1_q <= '0;
        end
        else
        begin
            redist136_i_pivot169_obs_key_from_virtual_key169_c_1_q <= $unsigned(i_pivot169_obs_key_from_virtual_key169_c);
        end
    end

    // c_i32_216441_recast_x(CONSTANT,505)
    assign c_i32_216441_recast_x_q = $unsigned(32'b00000000000000000000000011011000);

    // i_pivot175_obs_key_from_virtual_key49(COMPARE,249)@2 + 1
    assign i_pivot175_obs_key_from_virtual_key49_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot175_obs_key_from_virtual_key49_b = $unsigned({{2{c_i32_216441_recast_x_q[31]}}, c_i32_216441_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot175_obs_key_from_virtual_key49_o <= 34'b0;
        end
        else
        begin
            i_pivot175_obs_key_from_virtual_key49_o <= $unsigned($signed(i_pivot175_obs_key_from_virtual_key49_a) - $signed(i_pivot175_obs_key_from_virtual_key49_b));
        end
    end
    assign i_pivot175_obs_key_from_virtual_key49_c[0] = i_pivot175_obs_key_from_virtual_key49_o[33];

    // i_acl_293_obs_key_from_virtual_key219(LOGICAL,35)@3
    assign i_acl_293_obs_key_from_virtual_key219_q = i_pivot175_obs_key_from_virtual_key49_c ^ redist136_i_pivot169_obs_key_from_virtual_key169_c_1_q;

    // i_acl_298_obs_key_from_virtual_key220(MUX,36)@3
    assign i_acl_298_obs_key_from_virtual_key220_s = i_acl_293_obs_key_from_virtual_key219_q;
    always @(i_acl_298_obs_key_from_virtual_key220_s or i_acl_291_obs_key_from_virtual_key218_q or redist65_sync_together533_aunroll_x_in_c1_eni1_60_tpl_2_q)
    begin
        unique case (i_acl_298_obs_key_from_virtual_key220_s)
            1'b0 : i_acl_298_obs_key_from_virtual_key220_q = i_acl_291_obs_key_from_virtual_key218_q;
            1'b1 : i_acl_298_obs_key_from_virtual_key220_q = redist65_sync_together533_aunroll_x_in_c1_eni1_60_tpl_2_q;
            default : i_acl_298_obs_key_from_virtual_key220_q = 64'b0;
        endcase
    end

    // c_i32_198493_recast_x(CONSTANT,487)
    assign c_i32_198493_recast_x_q = $unsigned(32'b00000000000000000000000011000110);

    // i_pivot129_obs_key_from_virtual_key153(COMPARE,225)@2 + 1
    assign i_pivot129_obs_key_from_virtual_key153_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot129_obs_key_from_virtual_key153_b = $unsigned({{2{c_i32_198493_recast_x_q[31]}}, c_i32_198493_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot129_obs_key_from_virtual_key153_o <= 34'b0;
        end
        else
        begin
            i_pivot129_obs_key_from_virtual_key153_o <= $unsigned($signed(i_pivot129_obs_key_from_virtual_key153_a) - $signed(i_pivot129_obs_key_from_virtual_key153_b));
        end
    end
    assign i_pivot129_obs_key_from_virtual_key153_c[0] = i_pivot129_obs_key_from_virtual_key153_o[33];

    // c_i32_197460_recast_x(CONSTANT,486)
    assign c_i32_197460_recast_x_q = $unsigned(32'b00000000000000000000000011000101);

    // i_pivot131_obs_key_from_virtual_key87(COMPARE,226)@2 + 1
    assign i_pivot131_obs_key_from_virtual_key87_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot131_obs_key_from_virtual_key87_b = $unsigned({{2{c_i32_197460_recast_x_q[31]}}, c_i32_197460_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot131_obs_key_from_virtual_key87_o <= 34'b0;
        end
        else
        begin
            i_pivot131_obs_key_from_virtual_key87_o <= $unsigned($signed(i_pivot131_obs_key_from_virtual_key87_a) - $signed(i_pivot131_obs_key_from_virtual_key87_b));
        end
    end
    assign i_pivot131_obs_key_from_virtual_key87_c[0] = i_pivot131_obs_key_from_virtual_key87_o[33];

    // i_acl_299_obs_key_from_virtual_key221(LOGICAL,37)@3
    assign i_acl_299_obs_key_from_virtual_key221_q = i_pivot131_obs_key_from_virtual_key87_c ^ i_pivot129_obs_key_from_virtual_key153_c;

    // i_acl_305_obs_key_from_virtual_key222(MUX,38)@3
    assign i_acl_305_obs_key_from_virtual_key222_s = i_acl_299_obs_key_from_virtual_key221_q;
    always @(i_acl_305_obs_key_from_virtual_key222_s or i_acl_298_obs_key_from_virtual_key220_q or redist66_sync_together533_aunroll_x_in_c1_eni1_61_tpl_2_q)
    begin
        unique case (i_acl_305_obs_key_from_virtual_key222_s)
            1'b0 : i_acl_305_obs_key_from_virtual_key222_q = i_acl_298_obs_key_from_virtual_key220_q;
            1'b1 : i_acl_305_obs_key_from_virtual_key222_q = redist66_sync_together533_aunroll_x_in_c1_eni1_61_tpl_2_q;
            default : i_acl_305_obs_key_from_virtual_key222_q = 64'b0;
        endcase
    end

    // c_i32_196492_recast_x(CONSTANT,485)
    assign c_i32_196492_recast_x_q = $unsigned(32'b00000000000000000000000011000100);

    // i_pivot127_obs_key_from_virtual_key151(COMPARE,224)@2 + 1
    assign i_pivot127_obs_key_from_virtual_key151_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot127_obs_key_from_virtual_key151_b = $unsigned({{2{c_i32_196492_recast_x_q[31]}}, c_i32_196492_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot127_obs_key_from_virtual_key151_o <= 34'b0;
        end
        else
        begin
            i_pivot127_obs_key_from_virtual_key151_o <= $unsigned($signed(i_pivot127_obs_key_from_virtual_key151_a) - $signed(i_pivot127_obs_key_from_virtual_key151_b));
        end
    end
    assign i_pivot127_obs_key_from_virtual_key151_c[0] = i_pivot127_obs_key_from_virtual_key151_o[33];

    // c_i32_195438_recast_x(CONSTANT,484)
    assign c_i32_195438_recast_x_q = $unsigned(32'b00000000000000000000000011000011);

    // i_pivot133_obs_key_from_virtual_key43(COMPARE,227)@2 + 1
    assign i_pivot133_obs_key_from_virtual_key43_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot133_obs_key_from_virtual_key43_b = $unsigned({{2{c_i32_195438_recast_x_q[31]}}, c_i32_195438_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot133_obs_key_from_virtual_key43_o <= 34'b0;
        end
        else
        begin
            i_pivot133_obs_key_from_virtual_key43_o <= $unsigned($signed(i_pivot133_obs_key_from_virtual_key43_a) - $signed(i_pivot133_obs_key_from_virtual_key43_b));
        end
    end
    assign i_pivot133_obs_key_from_virtual_key43_c[0] = i_pivot133_obs_key_from_virtual_key43_o[33];

    // i_acl_307_obs_key_from_virtual_key223(LOGICAL,39)@3
    assign i_acl_307_obs_key_from_virtual_key223_q = i_pivot133_obs_key_from_virtual_key43_c ^ i_pivot127_obs_key_from_virtual_key151_c;

    // i_acl_312_obs_key_from_virtual_key224(MUX,40)@3
    assign i_acl_312_obs_key_from_virtual_key224_s = i_acl_307_obs_key_from_virtual_key223_q;
    always @(i_acl_312_obs_key_from_virtual_key224_s or i_acl_305_obs_key_from_virtual_key222_q or redist68_sync_together533_aunroll_x_in_c1_eni1_63_tpl_2_q)
    begin
        unique case (i_acl_312_obs_key_from_virtual_key224_s)
            1'b0 : i_acl_312_obs_key_from_virtual_key224_q = i_acl_305_obs_key_from_virtual_key222_q;
            1'b1 : i_acl_312_obs_key_from_virtual_key224_q = redist68_sync_together533_aunroll_x_in_c1_eni1_63_tpl_2_q;
            default : i_acl_312_obs_key_from_virtual_key224_q = 64'b0;
        endcase
    end

    // c_i32_194491_recast_x(CONSTANT,483)
    assign c_i32_194491_recast_x_q = $unsigned(32'b00000000000000000000000011000010);

    // i_pivot123_obs_key_from_virtual_key149(COMPARE,222)@2 + 1
    assign i_pivot123_obs_key_from_virtual_key149_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot123_obs_key_from_virtual_key149_b = $unsigned({{2{c_i32_194491_recast_x_q[31]}}, c_i32_194491_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot123_obs_key_from_virtual_key149_o <= 34'b0;
        end
        else
        begin
            i_pivot123_obs_key_from_virtual_key149_o <= $unsigned($signed(i_pivot123_obs_key_from_virtual_key149_a) - $signed(i_pivot123_obs_key_from_virtual_key149_b));
        end
    end
    assign i_pivot123_obs_key_from_virtual_key149_c[0] = i_pivot123_obs_key_from_virtual_key149_o[33];

    // c_i32_193459_recast_x(CONSTANT,482)
    assign c_i32_193459_recast_x_q = $unsigned(32'b00000000000000000000000011000001);

    // i_pivot125_obs_key_from_virtual_key85(COMPARE,223)@2 + 1
    assign i_pivot125_obs_key_from_virtual_key85_a = $unsigned({{2{redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q[31]}}, redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q});
    assign i_pivot125_obs_key_from_virtual_key85_b = $unsigned({{2{c_i32_193459_recast_x_q[31]}}, c_i32_193459_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot125_obs_key_from_virtual_key85_o <= 34'b0;
        end
        else
        begin
            i_pivot125_obs_key_from_virtual_key85_o <= $unsigned($signed(i_pivot125_obs_key_from_virtual_key85_a) - $signed(i_pivot125_obs_key_from_virtual_key85_b));
        end
    end
    assign i_pivot125_obs_key_from_virtual_key85_c[0] = i_pivot125_obs_key_from_virtual_key85_o[33];

    // i_acl_313_obs_key_from_virtual_key225(LOGICAL,41)@3
    assign i_acl_313_obs_key_from_virtual_key225_q = i_pivot125_obs_key_from_virtual_key85_c ^ i_pivot123_obs_key_from_virtual_key149_c;

    // i_acl_319_obs_key_from_virtual_key226(MUX,42)@3
    assign i_acl_319_obs_key_from_virtual_key226_s = i_acl_313_obs_key_from_virtual_key225_q;
    always @(i_acl_319_obs_key_from_virtual_key226_s or i_acl_312_obs_key_from_virtual_key224_q or redist72_sync_together533_aunroll_x_in_c1_eni1_66_tpl_2_q)
    begin
        unique case (i_acl_319_obs_key_from_virtual_key226_s)
            1'b0 : i_acl_319_obs_key_from_virtual_key226_q = i_acl_312_obs_key_from_virtual_key224_q;
            1'b1 : i_acl_319_obs_key_from_virtual_key226_q = redist72_sync_together533_aunroll_x_in_c1_eni1_66_tpl_2_q;
            default : i_acl_319_obs_key_from_virtual_key226_q = 64'b0;
        endcase
    end

    // c_i32_192428_recast_x(CONSTANT,481)
    assign c_i32_192428_recast_x_q = $unsigned(32'b00000000000000000000000011000000);

    // redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2(DELAY,547)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q <= '0;
        end
        else
        begin
            redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q <= $unsigned(redist1_sync_together533_aunroll_x_in_c1_eni1_1_tpl_1_q);
        end
    end

    // i_pivot135_obs_key_from_virtual_key23(COMPARE,228)@3
    assign i_pivot135_obs_key_from_virtual_key23_a = $unsigned({{2{redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q[31]}}, redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q});
    assign i_pivot135_obs_key_from_virtual_key23_b = $unsigned({{2{c_i32_192428_recast_x_q[31]}}, c_i32_192428_recast_x_q});
    assign i_pivot135_obs_key_from_virtual_key23_o = $unsigned($signed(i_pivot135_obs_key_from_virtual_key23_a) - $signed(i_pivot135_obs_key_from_virtual_key23_b));
    assign i_pivot135_obs_key_from_virtual_key23_c[0] = i_pivot135_obs_key_from_virtual_key23_o[33];

    // i_acl_321_obs_key_from_virtual_key227(LOGICAL,43)@3
    assign i_acl_321_obs_key_from_virtual_key227_q = i_pivot135_obs_key_from_virtual_key23_c ^ i_pivot125_obs_key_from_virtual_key85_c;

    // i_acl_325_obs_key_from_virtual_key228(MUX,44)@3
    assign i_acl_325_obs_key_from_virtual_key228_s = i_acl_321_obs_key_from_virtual_key227_q;
    always @(i_acl_325_obs_key_from_virtual_key228_s or i_acl_319_obs_key_from_virtual_key226_q or redist90_sync_together533_aunroll_x_in_c1_eni1_84_tpl_2_q)
    begin
        unique case (i_acl_325_obs_key_from_virtual_key228_s)
            1'b0 : i_acl_325_obs_key_from_virtual_key228_q = i_acl_319_obs_key_from_virtual_key226_q;
            1'b1 : i_acl_325_obs_key_from_virtual_key228_q = redist90_sync_together533_aunroll_x_in_c1_eni1_84_tpl_2_q;
            default : i_acl_325_obs_key_from_virtual_key228_q = 64'b0;
        endcase
    end

    // c_i32_191490_recast_x(CONSTANT,480)
    assign c_i32_191490_recast_x_q = $unsigned(32'b00000000000000000000000010111111);

    // i_pivot117_obs_key_from_virtual_key147(COMPARE,219)@3
    assign i_pivot117_obs_key_from_virtual_key147_a = $unsigned({{2{redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q[31]}}, redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q});
    assign i_pivot117_obs_key_from_virtual_key147_b = $unsigned({{2{c_i32_191490_recast_x_q[31]}}, c_i32_191490_recast_x_q});
    assign i_pivot117_obs_key_from_virtual_key147_o = $unsigned($signed(i_pivot117_obs_key_from_virtual_key147_a) - $signed(i_pivot117_obs_key_from_virtual_key147_b));
    assign i_pivot117_obs_key_from_virtual_key147_c[0] = i_pivot117_obs_key_from_virtual_key147_o[33];

    // i_acl_328_obs_key_from_virtual_key229(LOGICAL,45)@3
    assign i_acl_328_obs_key_from_virtual_key229_q = i_pivot117_obs_key_from_virtual_key147_c ^ i_pivot135_obs_key_from_virtual_key23_c;

    // i_acl_332_obs_key_from_virtual_key230(MUX,46)@3 + 1
    assign i_acl_332_obs_key_from_virtual_key230_s = i_acl_328_obs_key_from_virtual_key229_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_332_obs_key_from_virtual_key230_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_332_obs_key_from_virtual_key230_s)
                1'b0 : i_acl_332_obs_key_from_virtual_key230_q <= i_acl_325_obs_key_from_virtual_key228_q;
                1'b1 : i_acl_332_obs_key_from_virtual_key230_q <= redist91_sync_together533_aunroll_x_in_c1_eni1_85_tpl_2_q;
                default : i_acl_332_obs_key_from_virtual_key230_q <= 64'b0;
            endcase
        end
    end

    // c_i32_190458_recast_x(CONSTANT,479)
    assign c_i32_190458_recast_x_q = $unsigned(32'b00000000000000000000000010111110);

    // i_pivot119_obs_key_from_virtual_key83(COMPARE,220)@3
    assign i_pivot119_obs_key_from_virtual_key83_a = $unsigned({{2{redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q[31]}}, redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q});
    assign i_pivot119_obs_key_from_virtual_key83_b = $unsigned({{2{c_i32_190458_recast_x_q[31]}}, c_i32_190458_recast_x_q});
    assign i_pivot119_obs_key_from_virtual_key83_o = $unsigned($signed(i_pivot119_obs_key_from_virtual_key83_a) - $signed(i_pivot119_obs_key_from_virtual_key83_b));
    assign i_pivot119_obs_key_from_virtual_key83_c[0] = i_pivot119_obs_key_from_virtual_key83_o[33];

    // c_i32_189437_recast_x(CONSTANT,478)
    assign c_i32_189437_recast_x_q = $unsigned(32'b00000000000000000000000010111101);

    // i_pivot121_obs_key_from_virtual_key41(COMPARE,221)@3
    assign i_pivot121_obs_key_from_virtual_key41_a = $unsigned({{2{redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q[31]}}, redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q});
    assign i_pivot121_obs_key_from_virtual_key41_b = $unsigned({{2{c_i32_189437_recast_x_q[31]}}, c_i32_189437_recast_x_q});
    assign i_pivot121_obs_key_from_virtual_key41_o = $unsigned($signed(i_pivot121_obs_key_from_virtual_key41_a) - $signed(i_pivot121_obs_key_from_virtual_key41_b));
    assign i_pivot121_obs_key_from_virtual_key41_c[0] = i_pivot121_obs_key_from_virtual_key41_o[33];

    // i_acl_333_obs_key_from_virtual_key231(LOGICAL,47)@3 + 1
    assign i_acl_333_obs_key_from_virtual_key231_qi = i_pivot121_obs_key_from_virtual_key41_c ^ i_pivot119_obs_key_from_virtual_key83_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_333_obs_key_from_virtual_key231_delay ( .xin(i_acl_333_obs_key_from_virtual_key231_qi), .xout(i_acl_333_obs_key_from_virtual_key231_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_338_obs_key_from_virtual_key232(MUX,48)@4
    assign i_acl_338_obs_key_from_virtual_key232_s = i_acl_333_obs_key_from_virtual_key231_q;
    always @(i_acl_338_obs_key_from_virtual_key232_s or i_acl_332_obs_key_from_virtual_key230_q or redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_outputreg0_q)
    begin
        unique case (i_acl_338_obs_key_from_virtual_key232_s)
            1'b0 : i_acl_338_obs_key_from_virtual_key232_q = i_acl_332_obs_key_from_virtual_key230_q;
            1'b1 : i_acl_338_obs_key_from_virtual_key232_q = redist95_sync_together533_aunroll_x_in_c1_eni1_89_tpl_3_outputreg0_q;
            default : i_acl_338_obs_key_from_virtual_key232_q = 64'b0;
        endcase
    end

    // c_i32_188489_recast_x(CONSTANT,477)
    assign c_i32_188489_recast_x_q = $unsigned(32'b00000000000000000000000010111100);

    // i_pivot113_obs_key_from_virtual_key145(COMPARE,217)@3 + 1
    assign i_pivot113_obs_key_from_virtual_key145_a = $unsigned({{2{redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q[31]}}, redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q});
    assign i_pivot113_obs_key_from_virtual_key145_b = $unsigned({{2{c_i32_188489_recast_x_q[31]}}, c_i32_188489_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot113_obs_key_from_virtual_key145_o <= 34'b0;
        end
        else
        begin
            i_pivot113_obs_key_from_virtual_key145_o <= $unsigned($signed(i_pivot113_obs_key_from_virtual_key145_a) - $signed(i_pivot113_obs_key_from_virtual_key145_b));
        end
    end
    assign i_pivot113_obs_key_from_virtual_key145_c[0] = i_pivot113_obs_key_from_virtual_key145_o[33];

    // c_i32_187457_recast_x(CONSTANT,476)
    assign c_i32_187457_recast_x_q = $unsigned(32'b00000000000000000000000010111011);

    // i_pivot115_obs_key_from_virtual_key81(COMPARE,218)@3 + 1
    assign i_pivot115_obs_key_from_virtual_key81_a = $unsigned({{2{redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q[31]}}, redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q});
    assign i_pivot115_obs_key_from_virtual_key81_b = $unsigned({{2{c_i32_187457_recast_x_q[31]}}, c_i32_187457_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot115_obs_key_from_virtual_key81_o <= 34'b0;
        end
        else
        begin
            i_pivot115_obs_key_from_virtual_key81_o <= $unsigned($signed(i_pivot115_obs_key_from_virtual_key81_a) - $signed(i_pivot115_obs_key_from_virtual_key81_b));
        end
    end
    assign i_pivot115_obs_key_from_virtual_key81_c[0] = i_pivot115_obs_key_from_virtual_key81_o[33];

    // i_acl_339_obs_key_from_virtual_key233(LOGICAL,49)@4
    assign i_acl_339_obs_key_from_virtual_key233_q = i_pivot115_obs_key_from_virtual_key81_c ^ i_pivot113_obs_key_from_virtual_key145_c;

    // i_acl_345_obs_key_from_virtual_key234(MUX,50)@4
    assign i_acl_345_obs_key_from_virtual_key234_s = i_acl_339_obs_key_from_virtual_key233_q;
    always @(i_acl_345_obs_key_from_virtual_key234_s or i_acl_338_obs_key_from_virtual_key232_q or redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_outputreg0_q)
    begin
        unique case (i_acl_345_obs_key_from_virtual_key234_s)
            1'b0 : i_acl_345_obs_key_from_virtual_key234_q = i_acl_338_obs_key_from_virtual_key232_q;
            1'b1 : i_acl_345_obs_key_from_virtual_key234_q = redist97_sync_together533_aunroll_x_in_c1_eni1_91_tpl_3_outputreg0_q;
            default : i_acl_345_obs_key_from_virtual_key234_q = 64'b0;
        endcase
    end

    // redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3(DELAY,645)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_delay_0 <= '0;
            redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_q <= '0;
        end
        else
        begin
            redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_delay_0 <= $unsigned(in_c1_eni1_94_tpl);
            redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_q <= redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_delay_0;
        end
    end

    // redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_outputreg0(DELAY,1458)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_outputreg0_q <= $unsigned(redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_q);
        end
    end

    // c_i32_185521(CONSTANT,11)
    assign c_i32_185521_q = $unsigned(32'b00000000000000000000000010111001);

    // redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3(DELAY,548)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q <= '0;
        end
        else
        begin
            redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q <= $unsigned(redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q);
        end
    end

    // dupName_6_comparator_x(LOGICAL,540)@4
    assign dupName_6_comparator_x_q = $unsigned(redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_185521_q ? 1'b1 : 1'b0);

    // redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3(DELAY,651)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_delay_0 <= '0;
            redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_q <= '0;
        end
        else
        begin
            redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_delay_0 <= $unsigned(in_c1_eni1_100_tpl);
            redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_q <= redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_delay_0;
        end
    end

    // redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_outputreg0(DELAY,1509)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_outputreg0_q <= $unsigned(redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_q);
        end
    end

    // c_i32_182520(CONSTANT,10)
    assign c_i32_182520_q = $unsigned(32'b00000000000000000000000010110110);

    // dupName_5_comparator_x(LOGICAL,539)@4
    assign dupName_5_comparator_x_q = $unsigned(redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_182520_q ? 1'b1 : 1'b0);

    // redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3(DELAY,653)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_delay_0 <= '0;
            redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_q <= '0;
        end
        else
        begin
            redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_delay_0 <= $unsigned(in_c1_eni1_102_tpl);
            redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_q <= redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_delay_0;
        end
    end

    // redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_outputreg0(DELAY,1520)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_outputreg0_q <= $unsigned(redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_q);
        end
    end

    // c_i32_181519(CONSTANT,9)
    assign c_i32_181519_q = $unsigned(32'b00000000000000000000000010110101);

    // dupName_4_comparator_x(LOGICAL,538)@4
    assign dupName_4_comparator_x_q = $unsigned(redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_181519_q ? 1'b1 : 1'b0);

    // redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3(DELAY,655)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_delay_0 <= '0;
            redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_q <= '0;
        end
        else
        begin
            redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_delay_0 <= $unsigned(in_c1_eni1_104_tpl);
            redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_q <= redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_delay_0;
        end
    end

    // redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_outputreg0(DELAY,1531)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_outputreg0_q <= $unsigned(redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_q);
        end
    end

    // c_i32_180518(CONSTANT,8)
    assign c_i32_180518_q = $unsigned(32'b00000000000000000000000010110100);

    // dupName_3_comparator_x(LOGICAL,537)@4
    assign dupName_3_comparator_x_q = $unsigned(redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_180518_q ? 1'b1 : 1'b0);

    // redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3(DELAY,656)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_delay_0 <= '0;
            redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_q <= '0;
        end
        else
        begin
            redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_delay_0 <= $unsigned(in_c1_eni1_105_tpl);
            redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_q <= redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_delay_0;
        end
    end

    // redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_outputreg0(DELAY,1532)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_outputreg0_q <= $unsigned(redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_q);
        end
    end

    // c_i32_179517(CONSTANT,7)
    assign c_i32_179517_q = $unsigned(32'b00000000000000000000000010110011);

    // dupName_2_comparator_x(LOGICAL,536)@4
    assign dupName_2_comparator_x_q = $unsigned(redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_179517_q ? 1'b1 : 1'b0);

    // redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3(DELAY,657)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_delay_0 <= '0;
            redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_q <= '0;
        end
        else
        begin
            redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_delay_0 <= $unsigned(in_c1_eni1_106_tpl);
            redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_q <= redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_delay_0;
        end
    end

    // redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_outputreg0(DELAY,1533)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_outputreg0_q <= $unsigned(redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_q);
        end
    end

    // c_i32_178516(CONSTANT,6)
    assign c_i32_178516_q = $unsigned(32'b00000000000000000000000010110010);

    // dupName_1_comparator_x(LOGICAL,535)@4
    assign dupName_1_comparator_x_q = $unsigned(redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_178516_q ? 1'b1 : 1'b0);

    // redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3(DELAY,658)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_delay_0 <= '0;
            redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_q <= '0;
        end
        else
        begin
            redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_delay_0 <= $unsigned(in_c1_eni1_107_tpl);
            redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_q <= redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_delay_0;
        end
    end

    // redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_outputreg0(DELAY,1534)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_outputreg0_q <= $unsigned(redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_q);
        end
    end

    // c_i32_177515(CONSTANT,5)
    assign c_i32_177515_q = $unsigned(32'b00000000000000000000000010110001);

    // dupName_0_comparator_x(LOGICAL,531)@4
    assign dupName_0_comparator_x_q = $unsigned(redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_177515_q ? 1'b1 : 1'b0);

    // redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3(DELAY,659)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_delay_0 <= '0;
            redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_q <= '0;
        end
        else
        begin
            redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_delay_0 <= $unsigned(in_c1_eni1_108_tpl);
            redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_q <= redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_delay_0;
        end
    end

    // redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_outputreg0(DELAY,1535)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_outputreg0_q <= '0;
        end
        else
        begin
            redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_outputreg0_q <= $unsigned(redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_q);
        end
    end

    // c_i32_176514(CONSTANT,4)
    assign c_i32_176514_q = $unsigned(32'b00000000000000000000000010110000);

    // comparator(LOGICAL,12)@4
    assign comparator_q = $unsigned(redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q == c_i32_176514_q ? 1'b1 : 1'b0);

    // i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236(SELECTOR,213)@4
    always @(comparator_q or redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_outputreg0_q or dupName_0_comparator_x_q or redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_outputreg0_q or dupName_1_comparator_x_q or redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_outputreg0_q or dupName_2_comparator_x_q or redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_outputreg0_q or dupName_3_comparator_x_q or redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_outputreg0_q or dupName_4_comparator_x_q or redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_outputreg0_q or dupName_5_comparator_x_q or redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_outputreg0_q or dupName_6_comparator_x_q or redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_outputreg0_q or i_acl_345_obs_key_from_virtual_key234_q)
    begin
        i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q = i_acl_345_obs_key_from_virtual_key234_q;
        if (dupName_6_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q = redist100_sync_together533_aunroll_x_in_c1_eni1_94_tpl_3_outputreg0_q;
        end
        if (dupName_5_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q = redist106_sync_together533_aunroll_x_in_c1_eni1_100_tpl_3_outputreg0_q;
        end
        if (dupName_4_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q = redist108_sync_together533_aunroll_x_in_c1_eni1_102_tpl_3_outputreg0_q;
        end
        if (dupName_3_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q = redist110_sync_together533_aunroll_x_in_c1_eni1_104_tpl_3_outputreg0_q;
        end
        if (dupName_2_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q = redist111_sync_together533_aunroll_x_in_c1_eni1_105_tpl_3_outputreg0_q;
        end
        if (dupName_1_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q = redist112_sync_together533_aunroll_x_in_c1_eni1_106_tpl_3_outputreg0_q;
        end
        if (dupName_0_comparator_x_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q = redist113_sync_together533_aunroll_x_in_c1_eni1_107_tpl_3_outputreg0_q;
        end
        if (comparator_q == 1'b1)
        begin
            i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q = redist114_sync_together533_aunroll_x_in_c1_eni1_108_tpl_3_outputreg0_q;
        end
    end

    // c_i32_240511_recast_x(CONSTANT,529)
    assign c_i32_240511_recast_x_q = $unsigned(32'b00000000000000000000000011110000);

    // i_pivot211_obs_key_from_virtual_key189(COMPARE,267)@3 + 1
    assign i_pivot211_obs_key_from_virtual_key189_a = $unsigned({{2{redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q[31]}}, redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q});
    assign i_pivot211_obs_key_from_virtual_key189_b = $unsigned({{2{c_i32_240511_recast_x_q[31]}}, c_i32_240511_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot211_obs_key_from_virtual_key189_o <= 34'b0;
        end
        else
        begin
            i_pivot211_obs_key_from_virtual_key189_o <= $unsigned($signed(i_pivot211_obs_key_from_virtual_key189_a) - $signed(i_pivot211_obs_key_from_virtual_key189_b));
        end
    end
    assign i_pivot211_obs_key_from_virtual_key189_c[0] = i_pivot211_obs_key_from_virtual_key189_o[33];

    // c_i32_239472_recast_x(CONSTANT,528)
    assign c_i32_239472_recast_x_q = $unsigned(32'b00000000000000000000000011101111);

    // i_pivot213_obs_key_from_virtual_key111(COMPARE,268)@3 + 1
    assign i_pivot213_obs_key_from_virtual_key111_a = $unsigned({{2{redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q[31]}}, redist2_sync_together533_aunroll_x_in_c1_eni1_1_tpl_2_q});
    assign i_pivot213_obs_key_from_virtual_key111_b = $unsigned({{2{c_i32_239472_recast_x_q[31]}}, c_i32_239472_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot213_obs_key_from_virtual_key111_o <= 34'b0;
        end
        else
        begin
            i_pivot213_obs_key_from_virtual_key111_o <= $unsigned($signed(i_pivot213_obs_key_from_virtual_key111_a) - $signed(i_pivot213_obs_key_from_virtual_key111_b));
        end
    end
    assign i_pivot213_obs_key_from_virtual_key111_c[0] = i_pivot213_obs_key_from_virtual_key111_o[33];

    // i_acl_401_obs_key_from_virtual_key237(LOGICAL,51)@4
    assign i_acl_401_obs_key_from_virtual_key237_q = i_pivot213_obs_key_from_virtual_key111_c ^ i_pivot211_obs_key_from_virtual_key189_c;

    // i_acl_407_obs_key_from_virtual_key238(MUX,52)@4
    assign i_acl_407_obs_key_from_virtual_key238_s = i_acl_401_obs_key_from_virtual_key237_q;
    always @(i_acl_407_obs_key_from_virtual_key238_s or i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q or redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_q)
    begin
        unique case (i_acl_407_obs_key_from_virtual_key238_s)
            1'b0 : i_acl_407_obs_key_from_virtual_key238_q = i_llvm_fpga_case_p1024i32_i32_v8i32_s_case_assign_struct_obs_key_from_virtual_key_fpgaunique_0s_case_stmt_obs_key_from_virtual_key236_q;
            1'b1 : i_acl_407_obs_key_from_virtual_key238_q = redist10_sync_together533_aunroll_x_in_c1_eni1_3_tpl_3_mem_q;
            default : i_acl_407_obs_key_from_virtual_key238_q = 64'b0;
        endcase
    end

    // c_i32_238510_recast_x(CONSTANT,527)
    assign c_i32_238510_recast_x_q = $unsigned(32'b00000000000000000000000011101110);

    // i_pivot207_obs_key_from_virtual_key187(COMPARE,266)@4
    assign i_pivot207_obs_key_from_virtual_key187_a = $unsigned({{2{redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q[31]}}, redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q});
    assign i_pivot207_obs_key_from_virtual_key187_b = $unsigned({{2{c_i32_238510_recast_x_q[31]}}, c_i32_238510_recast_x_q});
    assign i_pivot207_obs_key_from_virtual_key187_o = $unsigned($signed(i_pivot207_obs_key_from_virtual_key187_a) - $signed(i_pivot207_obs_key_from_virtual_key187_b));
    assign i_pivot207_obs_key_from_virtual_key187_c[0] = i_pivot207_obs_key_from_virtual_key187_o[33];

    // i_acl_408_obs_key_from_virtual_key239(LOGICAL,53)@4
    assign i_acl_408_obs_key_from_virtual_key239_q = i_pivot207_obs_key_from_virtual_key187_c ^ i_pivot213_obs_key_from_virtual_key111_c;

    // i_acl_414_obs_key_from_virtual_key240(MUX,54)@4
    assign i_acl_414_obs_key_from_virtual_key240_s = i_acl_408_obs_key_from_virtual_key239_q;
    always @(i_acl_414_obs_key_from_virtual_key240_s or i_acl_407_obs_key_from_virtual_key238_q or redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_q)
    begin
        unique case (i_acl_414_obs_key_from_virtual_key240_s)
            1'b0 : i_acl_414_obs_key_from_virtual_key240_q = i_acl_407_obs_key_from_virtual_key238_q;
            1'b1 : i_acl_414_obs_key_from_virtual_key240_q = redist11_sync_together533_aunroll_x_in_c1_eni1_4_tpl_3_mem_q;
            default : i_acl_414_obs_key_from_virtual_key240_q = 64'b0;
        endcase
    end

    // c_i32_237444_recast_x(CONSTANT,526)
    assign c_i32_237444_recast_x_q = $unsigned(32'b00000000000000000000000011101101);

    // i_pivot215_obs_key_from_virtual_key55(COMPARE,269)@4
    assign i_pivot215_obs_key_from_virtual_key55_a = $unsigned({{2{redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q[31]}}, redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q});
    assign i_pivot215_obs_key_from_virtual_key55_b = $unsigned({{2{c_i32_237444_recast_x_q[31]}}, c_i32_237444_recast_x_q});
    assign i_pivot215_obs_key_from_virtual_key55_o = $unsigned($signed(i_pivot215_obs_key_from_virtual_key55_a) - $signed(i_pivot215_obs_key_from_virtual_key55_b));
    assign i_pivot215_obs_key_from_virtual_key55_c[0] = i_pivot215_obs_key_from_virtual_key55_o[33];

    // i_acl_416_obs_key_from_virtual_key241(LOGICAL,55)@4
    assign i_acl_416_obs_key_from_virtual_key241_q = i_pivot215_obs_key_from_virtual_key55_c ^ i_pivot207_obs_key_from_virtual_key187_c;

    // i_acl_421_obs_key_from_virtual_key242(MUX,56)@4 + 1
    assign i_acl_421_obs_key_from_virtual_key242_s = i_acl_416_obs_key_from_virtual_key241_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_421_obs_key_from_virtual_key242_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_421_obs_key_from_virtual_key242_s)
                1'b0 : i_acl_421_obs_key_from_virtual_key242_q <= i_acl_414_obs_key_from_virtual_key240_q;
                1'b1 : i_acl_421_obs_key_from_virtual_key242_q <= redist12_sync_together533_aunroll_x_in_c1_eni1_5_tpl_3_mem_q;
                default : i_acl_421_obs_key_from_virtual_key242_q <= 64'b0;
            endcase
        end
    end

    // c_i32_236509_recast_x(CONSTANT,525)
    assign c_i32_236509_recast_x_q = $unsigned(32'b00000000000000000000000011101100);

    // i_pivot203_obs_key_from_virtual_key185(COMPARE,264)@4
    assign i_pivot203_obs_key_from_virtual_key185_a = $unsigned({{2{redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q[31]}}, redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q});
    assign i_pivot203_obs_key_from_virtual_key185_b = $unsigned({{2{c_i32_236509_recast_x_q[31]}}, c_i32_236509_recast_x_q});
    assign i_pivot203_obs_key_from_virtual_key185_o = $unsigned($signed(i_pivot203_obs_key_from_virtual_key185_a) - $signed(i_pivot203_obs_key_from_virtual_key185_b));
    assign i_pivot203_obs_key_from_virtual_key185_c[0] = i_pivot203_obs_key_from_virtual_key185_o[33];

    // i_acl_423_obs_key_from_virtual_key243(LOGICAL,57)@4 + 1
    assign i_acl_423_obs_key_from_virtual_key243_qi = i_pivot203_obs_key_from_virtual_key185_c ^ i_pivot215_obs_key_from_virtual_key55_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_423_obs_key_from_virtual_key243_delay ( .xin(i_acl_423_obs_key_from_virtual_key243_qi), .xout(i_acl_423_obs_key_from_virtual_key243_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_428_obs_key_from_virtual_key244(MUX,58)@5
    assign i_acl_428_obs_key_from_virtual_key244_s = i_acl_423_obs_key_from_virtual_key243_q;
    always @(i_acl_428_obs_key_from_virtual_key244_s or i_acl_421_obs_key_from_virtual_key242_q or redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_q)
    begin
        unique case (i_acl_428_obs_key_from_virtual_key244_s)
            1'b0 : i_acl_428_obs_key_from_virtual_key244_q = i_acl_421_obs_key_from_virtual_key242_q;
            1'b1 : i_acl_428_obs_key_from_virtual_key244_q = redist13_sync_together533_aunroll_x_in_c1_eni1_6_tpl_4_mem_q;
            default : i_acl_428_obs_key_from_virtual_key244_q = 64'b0;
        endcase
    end

    // c_i32_235471_recast_x(CONSTANT,524)
    assign c_i32_235471_recast_x_q = $unsigned(32'b00000000000000000000000011101011);

    // i_pivot205_obs_key_from_virtual_key109(COMPARE,265)@4
    assign i_pivot205_obs_key_from_virtual_key109_a = $unsigned({{2{redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q[31]}}, redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q});
    assign i_pivot205_obs_key_from_virtual_key109_b = $unsigned({{2{c_i32_235471_recast_x_q[31]}}, c_i32_235471_recast_x_q});
    assign i_pivot205_obs_key_from_virtual_key109_o = $unsigned($signed(i_pivot205_obs_key_from_virtual_key109_a) - $signed(i_pivot205_obs_key_from_virtual_key109_b));
    assign i_pivot205_obs_key_from_virtual_key109_c[0] = i_pivot205_obs_key_from_virtual_key109_o[33];

    // i_acl_429_obs_key_from_virtual_key245(LOGICAL,59)@4 + 1
    assign i_acl_429_obs_key_from_virtual_key245_qi = i_pivot205_obs_key_from_virtual_key109_c ^ i_pivot203_obs_key_from_virtual_key185_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_429_obs_key_from_virtual_key245_delay ( .xin(i_acl_429_obs_key_from_virtual_key245_qi), .xout(i_acl_429_obs_key_from_virtual_key245_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_435_obs_key_from_virtual_key246(MUX,60)@5
    assign i_acl_435_obs_key_from_virtual_key246_s = i_acl_429_obs_key_from_virtual_key245_q;
    always @(i_acl_435_obs_key_from_virtual_key246_s or i_acl_428_obs_key_from_virtual_key244_q or redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_q)
    begin
        unique case (i_acl_435_obs_key_from_virtual_key246_s)
            1'b0 : i_acl_435_obs_key_from_virtual_key246_q = i_acl_428_obs_key_from_virtual_key244_q;
            1'b1 : i_acl_435_obs_key_from_virtual_key246_q = redist14_sync_together533_aunroll_x_in_c1_eni1_7_tpl_4_mem_q;
            default : i_acl_435_obs_key_from_virtual_key246_q = 64'b0;
        endcase
    end

    // c_i32_234431_recast_x(CONSTANT,523)
    assign c_i32_234431_recast_x_q = $unsigned(32'b00000000000000000000000011101010);

    // i_pivot217_obs_key_from_virtual_key29(COMPARE,270)@4
    assign i_pivot217_obs_key_from_virtual_key29_a = $unsigned({{2{redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q[31]}}, redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q});
    assign i_pivot217_obs_key_from_virtual_key29_b = $unsigned({{2{c_i32_234431_recast_x_q[31]}}, c_i32_234431_recast_x_q});
    assign i_pivot217_obs_key_from_virtual_key29_o = $unsigned($signed(i_pivot217_obs_key_from_virtual_key29_a) - $signed(i_pivot217_obs_key_from_virtual_key29_b));
    assign i_pivot217_obs_key_from_virtual_key29_c[0] = i_pivot217_obs_key_from_virtual_key29_o[33];

    // i_acl_437_obs_key_from_virtual_key247(LOGICAL,61)@4 + 1
    assign i_acl_437_obs_key_from_virtual_key247_qi = i_pivot217_obs_key_from_virtual_key29_c ^ i_pivot205_obs_key_from_virtual_key109_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_437_obs_key_from_virtual_key247_delay ( .xin(i_acl_437_obs_key_from_virtual_key247_qi), .xout(i_acl_437_obs_key_from_virtual_key247_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_441_obs_key_from_virtual_key248(MUX,62)@5
    assign i_acl_441_obs_key_from_virtual_key248_s = i_acl_437_obs_key_from_virtual_key247_q;
    always @(i_acl_441_obs_key_from_virtual_key248_s or i_acl_435_obs_key_from_virtual_key246_q or redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_q)
    begin
        unique case (i_acl_441_obs_key_from_virtual_key248_s)
            1'b0 : i_acl_441_obs_key_from_virtual_key248_q = i_acl_435_obs_key_from_virtual_key246_q;
            1'b1 : i_acl_441_obs_key_from_virtual_key248_q = redist15_sync_together533_aunroll_x_in_c1_eni1_8_tpl_4_mem_q;
            default : i_acl_441_obs_key_from_virtual_key248_q = 64'b0;
        endcase
    end

    // c_i32_233508_recast_x(CONSTANT,522)
    assign c_i32_233508_recast_x_q = $unsigned(32'b00000000000000000000000011101001);

    // i_pivot197_obs_key_from_virtual_key183(COMPARE,260)@4
    assign i_pivot197_obs_key_from_virtual_key183_a = $unsigned({{2{redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q[31]}}, redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q});
    assign i_pivot197_obs_key_from_virtual_key183_b = $unsigned({{2{c_i32_233508_recast_x_q[31]}}, c_i32_233508_recast_x_q});
    assign i_pivot197_obs_key_from_virtual_key183_o = $unsigned($signed(i_pivot197_obs_key_from_virtual_key183_a) - $signed(i_pivot197_obs_key_from_virtual_key183_b));
    assign i_pivot197_obs_key_from_virtual_key183_c[0] = i_pivot197_obs_key_from_virtual_key183_o[33];

    // i_acl_444_obs_key_from_virtual_key249(LOGICAL,63)@4 + 1
    assign i_acl_444_obs_key_from_virtual_key249_qi = i_pivot197_obs_key_from_virtual_key183_c ^ i_pivot217_obs_key_from_virtual_key29_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_444_obs_key_from_virtual_key249_delay ( .xin(i_acl_444_obs_key_from_virtual_key249_qi), .xout(i_acl_444_obs_key_from_virtual_key249_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_448_obs_key_from_virtual_key250(MUX,64)@5
    assign i_acl_448_obs_key_from_virtual_key250_s = i_acl_444_obs_key_from_virtual_key249_q;
    always @(i_acl_448_obs_key_from_virtual_key250_s or i_acl_441_obs_key_from_virtual_key248_q or redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_q)
    begin
        unique case (i_acl_448_obs_key_from_virtual_key250_s)
            1'b0 : i_acl_448_obs_key_from_virtual_key250_q = i_acl_441_obs_key_from_virtual_key248_q;
            1'b1 : i_acl_448_obs_key_from_virtual_key250_q = redist16_sync_together533_aunroll_x_in_c1_eni1_9_tpl_4_mem_q;
            default : i_acl_448_obs_key_from_virtual_key250_q = 64'b0;
        endcase
    end

    // c_i32_232470_recast_x(CONSTANT,521)
    assign c_i32_232470_recast_x_q = $unsigned(32'b00000000000000000000000011101000);

    // i_pivot199_obs_key_from_virtual_key107(COMPARE,261)@4
    assign i_pivot199_obs_key_from_virtual_key107_a = $unsigned({{2{redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q[31]}}, redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q});
    assign i_pivot199_obs_key_from_virtual_key107_b = $unsigned({{2{c_i32_232470_recast_x_q[31]}}, c_i32_232470_recast_x_q});
    assign i_pivot199_obs_key_from_virtual_key107_o = $unsigned($signed(i_pivot199_obs_key_from_virtual_key107_a) - $signed(i_pivot199_obs_key_from_virtual_key107_b));
    assign i_pivot199_obs_key_from_virtual_key107_c[0] = i_pivot199_obs_key_from_virtual_key107_o[33];

    // i_acl_449_obs_key_from_virtual_key251(LOGICAL,65)@4 + 1
    assign i_acl_449_obs_key_from_virtual_key251_qi = i_pivot199_obs_key_from_virtual_key107_c ^ i_pivot197_obs_key_from_virtual_key183_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_449_obs_key_from_virtual_key251_delay ( .xin(i_acl_449_obs_key_from_virtual_key251_qi), .xout(i_acl_449_obs_key_from_virtual_key251_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_455_obs_key_from_virtual_key252(MUX,66)@5
    assign i_acl_455_obs_key_from_virtual_key252_s = i_acl_449_obs_key_from_virtual_key251_q;
    always @(i_acl_455_obs_key_from_virtual_key252_s or i_acl_448_obs_key_from_virtual_key250_q or redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_q)
    begin
        unique case (i_acl_455_obs_key_from_virtual_key252_s)
            1'b0 : i_acl_455_obs_key_from_virtual_key252_q = i_acl_448_obs_key_from_virtual_key250_q;
            1'b1 : i_acl_455_obs_key_from_virtual_key252_q = redist17_sync_together533_aunroll_x_in_c1_eni1_10_tpl_4_mem_q;
            default : i_acl_455_obs_key_from_virtual_key252_q = 64'b0;
        endcase
    end

    // redist133_i_pivot195_obs_key_from_virtual_key181_c_3(DELAY,678)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_i_pivot195_obs_key_from_virtual_key181_c_3_delay_0 <= '0;
            redist133_i_pivot195_obs_key_from_virtual_key181_c_3_delay_1 <= '0;
            redist133_i_pivot195_obs_key_from_virtual_key181_c_3_q <= '0;
        end
        else
        begin
            redist133_i_pivot195_obs_key_from_virtual_key181_c_3_delay_0 <= $unsigned(i_pivot195_obs_key_from_virtual_key181_c);
            redist133_i_pivot195_obs_key_from_virtual_key181_c_3_delay_1 <= redist133_i_pivot195_obs_key_from_virtual_key181_c_3_delay_0;
            redist133_i_pivot195_obs_key_from_virtual_key181_c_3_q <= redist133_i_pivot195_obs_key_from_virtual_key181_c_3_delay_1;
        end
    end

    // i_acl_456_obs_key_from_virtual_key253(LOGICAL,67)@4 + 1
    assign i_acl_456_obs_key_from_virtual_key253_qi = redist133_i_pivot195_obs_key_from_virtual_key181_c_3_q ^ i_pivot199_obs_key_from_virtual_key107_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_456_obs_key_from_virtual_key253_delay ( .xin(i_acl_456_obs_key_from_virtual_key253_qi), .xout(i_acl_456_obs_key_from_virtual_key253_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_462_obs_key_from_virtual_key254(MUX,68)@5
    assign i_acl_462_obs_key_from_virtual_key254_s = i_acl_456_obs_key_from_virtual_key253_q;
    always @(i_acl_462_obs_key_from_virtual_key254_s or i_acl_455_obs_key_from_virtual_key252_q or redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_q)
    begin
        unique case (i_acl_462_obs_key_from_virtual_key254_s)
            1'b0 : i_acl_462_obs_key_from_virtual_key254_q = i_acl_455_obs_key_from_virtual_key252_q;
            1'b1 : i_acl_462_obs_key_from_virtual_key254_q = redist18_sync_together533_aunroll_x_in_c1_eni1_11_tpl_4_mem_q;
            default : i_acl_462_obs_key_from_virtual_key254_q = 64'b0;
        endcase
    end

    // redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4(DELAY,549)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q <= '0;
        end
        else
        begin
            redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q <= $unsigned(redist3_sync_together533_aunroll_x_in_c1_eni1_1_tpl_3_q);
        end
    end

    // i_switchleaf209_obs_key_from_virtual_key196(LOGICAL,311)@5
    assign i_switchleaf209_obs_key_from_virtual_key196_q = $unsigned(redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q == c_i32_240511_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_470_obs_key_from_virtual_key255(MUX,69)@5 + 1
    assign i_acl_470_obs_key_from_virtual_key255_s = i_switchleaf209_obs_key_from_virtual_key196_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_470_obs_key_from_virtual_key255_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_470_obs_key_from_virtual_key255_s)
                1'b0 : i_acl_470_obs_key_from_virtual_key255_q <= i_acl_462_obs_key_from_virtual_key254_q;
                1'b1 : i_acl_470_obs_key_from_virtual_key255_q <= redist9_sync_together533_aunroll_x_in_c1_eni1_2_tpl_4_mem_q;
                default : i_acl_470_obs_key_from_virtual_key255_q <= 64'b0;
            endcase
        end
    end

    // c_i32_138522_recast_x(CONSTANT,437)
    assign c_i32_138522_recast_x_q = $unsigned(32'b00000000000000000000000010001010);

    // i_unnamed_obs_key_from_virtual_key256(LOGICAL,314)@5 + 1
    assign i_unnamed_obs_key_from_virtual_key256_qi = $unsigned(redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q == c_i32_138522_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_from_virtual_key256_delay ( .xin(i_unnamed_obs_key_from_virtual_key256_qi), .xout(i_unnamed_obs_key_from_virtual_key256_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_477_obs_key_from_virtual_key258(MUX,70)@6
    assign i_acl_477_obs_key_from_virtual_key258_s = i_unnamed_obs_key_from_virtual_key256_q;
    always @(i_acl_477_obs_key_from_virtual_key258_s or i_acl_470_obs_key_from_virtual_key255_q or redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_q)
    begin
        unique case (i_acl_477_obs_key_from_virtual_key258_s)
            1'b0 : i_acl_477_obs_key_from_virtual_key258_q = i_acl_470_obs_key_from_virtual_key255_q;
            1'b1 : i_acl_477_obs_key_from_virtual_key258_q = redist98_sync_together533_aunroll_x_in_c1_eni1_92_tpl_5_mem_q;
            default : i_acl_477_obs_key_from_virtual_key258_q = 64'b0;
        endcase
    end

    // c_i32_170455_recast_x(CONSTANT,467)
    assign c_i32_170455_recast_x_q = $unsigned(32'b00000000000000000000000010101010);

    // i_pivot77_obs_key_from_virtual_key77(COMPARE,301)@5 + 1
    assign i_pivot77_obs_key_from_virtual_key77_a = $unsigned({{2{redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot77_obs_key_from_virtual_key77_b = $unsigned({{2{c_i32_170455_recast_x_q[31]}}, c_i32_170455_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot77_obs_key_from_virtual_key77_o <= 34'b0;
        end
        else
        begin
            i_pivot77_obs_key_from_virtual_key77_o <= $unsigned($signed(i_pivot77_obs_key_from_virtual_key77_a) - $signed(i_pivot77_obs_key_from_virtual_key77_b));
        end
    end
    assign i_pivot77_obs_key_from_virtual_key77_c[0] = i_pivot77_obs_key_from_virtual_key77_o[33];

    // c_i32_169487_recast_x(CONSTANT,466)
    assign c_i32_169487_recast_x_q = $unsigned(32'b00000000000000000000000010101001);

    // i_pivot73_obs_key_from_virtual_key141(COMPARE,299)@5 + 1
    assign i_pivot73_obs_key_from_virtual_key141_a = $unsigned({{2{redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot73_obs_key_from_virtual_key141_b = $unsigned({{2{c_i32_169487_recast_x_q[31]}}, c_i32_169487_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot73_obs_key_from_virtual_key141_o <= 34'b0;
        end
        else
        begin
            i_pivot73_obs_key_from_virtual_key141_o <= $unsigned($signed(i_pivot73_obs_key_from_virtual_key141_a) - $signed(i_pivot73_obs_key_from_virtual_key141_b));
        end
    end
    assign i_pivot73_obs_key_from_virtual_key141_c[0] = i_pivot73_obs_key_from_virtual_key141_o[33];

    // i_acl_478_obs_key_from_virtual_key259(LOGICAL,71)@6
    assign i_acl_478_obs_key_from_virtual_key259_q = i_pivot73_obs_key_from_virtual_key141_c ^ i_pivot77_obs_key_from_virtual_key77_c;

    // i_acl_484_obs_key_from_virtual_key260(MUX,72)@6
    assign i_acl_484_obs_key_from_virtual_key260_s = i_acl_478_obs_key_from_virtual_key259_q;
    always @(i_acl_484_obs_key_from_virtual_key260_s or i_acl_477_obs_key_from_virtual_key258_q or redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_q)
    begin
        unique case (i_acl_484_obs_key_from_virtual_key260_s)
            1'b0 : i_acl_484_obs_key_from_virtual_key260_q = i_acl_477_obs_key_from_virtual_key258_q;
            1'b1 : i_acl_484_obs_key_from_virtual_key260_q = redist37_sync_together533_aunroll_x_in_c1_eni1_32_tpl_5_mem_q;
            default : i_acl_484_obs_key_from_virtual_key260_q = 64'b0;
        endcase
    end

    // c_i32_173456_recast_x(CONSTANT,470)
    assign c_i32_173456_recast_x_q = $unsigned(32'b00000000000000000000000010101101);

    // i_pivot85_obs_key_from_virtual_key79(COMPARE,305)@5 + 1
    assign i_pivot85_obs_key_from_virtual_key79_a = $unsigned({{2{redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot85_obs_key_from_virtual_key79_b = $unsigned({{2{c_i32_173456_recast_x_q[31]}}, c_i32_173456_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot85_obs_key_from_virtual_key79_o <= 34'b0;
        end
        else
        begin
            i_pivot85_obs_key_from_virtual_key79_o <= $unsigned($signed(i_pivot85_obs_key_from_virtual_key79_a) - $signed(i_pivot85_obs_key_from_virtual_key79_b));
        end
    end
    assign i_pivot85_obs_key_from_virtual_key79_c[0] = i_pivot85_obs_key_from_virtual_key79_o[33];

    // c_i32_172422_recast_x(CONSTANT,469)
    assign c_i32_172422_recast_x_q = $unsigned(32'b00000000000000000000000010101100);

    // i_pivot109_obs_key_from_virtual_key11(COMPARE,215)@5 + 1
    assign i_pivot109_obs_key_from_virtual_key11_a = $unsigned({{2{redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot109_obs_key_from_virtual_key11_b = $unsigned({{2{c_i32_172422_recast_x_q[31]}}, c_i32_172422_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot109_obs_key_from_virtual_key11_o <= 34'b0;
        end
        else
        begin
            i_pivot109_obs_key_from_virtual_key11_o <= $unsigned($signed(i_pivot109_obs_key_from_virtual_key11_a) - $signed(i_pivot109_obs_key_from_virtual_key11_b));
        end
    end
    assign i_pivot109_obs_key_from_virtual_key11_c[0] = i_pivot109_obs_key_from_virtual_key11_o[33];

    // i_acl_487_obs_key_from_virtual_key261(LOGICAL,73)@6
    assign i_acl_487_obs_key_from_virtual_key261_q = i_pivot109_obs_key_from_virtual_key11_c ^ i_pivot85_obs_key_from_virtual_key79_c;

    // i_acl_490_obs_key_from_virtual_key262(MUX,74)@6
    assign i_acl_490_obs_key_from_virtual_key262_s = i_acl_487_obs_key_from_virtual_key261_q;
    always @(i_acl_490_obs_key_from_virtual_key262_s or i_acl_484_obs_key_from_virtual_key260_q or redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_q)
    begin
        unique case (i_acl_490_obs_key_from_virtual_key262_s)
            1'b0 : i_acl_490_obs_key_from_virtual_key262_q = i_acl_484_obs_key_from_virtual_key260_q;
            1'b1 : i_acl_490_obs_key_from_virtual_key262_q = redist22_sync_together533_aunroll_x_in_c1_eni1_16_tpl_5_mem_q;
            default : i_acl_490_obs_key_from_virtual_key262_q = 64'b0;
        endcase
    end

    // c_i32_132432_recast_x(CONSTANT,431)
    assign c_i32_132432_recast_x_q = $unsigned(32'b00000000000000000000000010000100);

    // i_pivot9_obs_key_from_virtual_key31(COMPARE,306)@5 + 1
    assign i_pivot9_obs_key_from_virtual_key31_a = $unsigned({{2{redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot9_obs_key_from_virtual_key31_b = $unsigned({{2{c_i32_132432_recast_x_q[31]}}, c_i32_132432_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot9_obs_key_from_virtual_key31_o <= 34'b0;
        end
        else
        begin
            i_pivot9_obs_key_from_virtual_key31_o <= $unsigned($signed(i_pivot9_obs_key_from_virtual_key31_a) - $signed(i_pivot9_obs_key_from_virtual_key31_b));
        end
    end
    assign i_pivot9_obs_key_from_virtual_key31_c[0] = i_pivot9_obs_key_from_virtual_key31_o[33];

    // c_i32_131474_recast_x(CONSTANT,430)
    assign c_i32_131474_recast_x_q = $unsigned(32'b00000000000000000000000010000011);

    // i_pivot_obs_key_from_virtual_key115(COMPARE,307)@5 + 1
    assign i_pivot_obs_key_from_virtual_key115_a = $unsigned({{2{redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot_obs_key_from_virtual_key115_b = $unsigned({{2{c_i32_131474_recast_x_q[31]}}, c_i32_131474_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot_obs_key_from_virtual_key115_o <= 34'b0;
        end
        else
        begin
            i_pivot_obs_key_from_virtual_key115_o <= $unsigned($signed(i_pivot_obs_key_from_virtual_key115_a) - $signed(i_pivot_obs_key_from_virtual_key115_b));
        end
    end
    assign i_pivot_obs_key_from_virtual_key115_c[0] = i_pivot_obs_key_from_virtual_key115_o[33];

    // i_acl_492_obs_key_from_virtual_key263(LOGICAL,75)@6
    assign i_acl_492_obs_key_from_virtual_key263_q = i_pivot_obs_key_from_virtual_key115_c ^ i_pivot9_obs_key_from_virtual_key31_c;

    // i_acl_497_obs_key_from_virtual_key264(MUX,76)@6
    assign i_acl_497_obs_key_from_virtual_key264_s = i_acl_492_obs_key_from_virtual_key263_q;
    always @(i_acl_497_obs_key_from_virtual_key264_s or i_acl_490_obs_key_from_virtual_key262_q or redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_q)
    begin
        unique case (i_acl_497_obs_key_from_virtual_key264_s)
            1'b0 : i_acl_497_obs_key_from_virtual_key264_q = i_acl_490_obs_key_from_virtual_key262_q;
            1'b1 : i_acl_497_obs_key_from_virtual_key264_q = redist107_sync_together533_aunroll_x_in_c1_eni1_101_tpl_5_mem_q;
            default : i_acl_497_obs_key_from_virtual_key264_q = 64'b0;
        endcase
    end

    // c_i32_133446_recast_x(CONSTANT,432)
    assign c_i32_133446_recast_x_q = $unsigned(32'b00000000000000000000000010000101);

    // i_pivot7_obs_key_from_virtual_key59(COMPARE,303)@5 + 1
    assign i_pivot7_obs_key_from_virtual_key59_a = $unsigned({{2{redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q[31]}}, redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q});
    assign i_pivot7_obs_key_from_virtual_key59_b = $unsigned({{2{c_i32_133446_recast_x_q[31]}}, c_i32_133446_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot7_obs_key_from_virtual_key59_o <= 34'b0;
        end
        else
        begin
            i_pivot7_obs_key_from_virtual_key59_o <= $unsigned($signed(i_pivot7_obs_key_from_virtual_key59_a) - $signed(i_pivot7_obs_key_from_virtual_key59_b));
        end
    end
    assign i_pivot7_obs_key_from_virtual_key59_c[0] = i_pivot7_obs_key_from_virtual_key59_o[33];

    // i_acl_498_obs_key_from_virtual_key265(LOGICAL,77)@6
    assign i_acl_498_obs_key_from_virtual_key265_q = i_pivot9_obs_key_from_virtual_key31_c ^ i_pivot7_obs_key_from_virtual_key59_c;

    // i_acl_503_obs_key_from_virtual_key266(MUX,78)@6
    assign i_acl_503_obs_key_from_virtual_key266_s = i_acl_498_obs_key_from_virtual_key265_q;
    always @(i_acl_503_obs_key_from_virtual_key266_s or i_acl_497_obs_key_from_virtual_key264_q or redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_q)
    begin
        unique case (i_acl_503_obs_key_from_virtual_key266_s)
            1'b0 : i_acl_503_obs_key_from_virtual_key266_q = i_acl_497_obs_key_from_virtual_key264_q;
            1'b1 : i_acl_503_obs_key_from_virtual_key266_q = redist105_sync_together533_aunroll_x_in_c1_eni1_99_tpl_5_mem_q;
            default : i_acl_503_obs_key_from_virtual_key266_q = 64'b0;
        endcase
    end

    // i_acl_505_obs_key_from_virtual_key267(LOGICAL,79)@3 + 1
    assign i_acl_505_obs_key_from_virtual_key267_qi = i_pivot123_obs_key_from_virtual_key149_c ^ i_pivot133_obs_key_from_virtual_key43_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_505_obs_key_from_virtual_key267_delay ( .xin(i_acl_505_obs_key_from_virtual_key267_qi), .xout(i_acl_505_obs_key_from_virtual_key267_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist183_i_acl_505_obs_key_from_virtual_key267_q_3(DELAY,728)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_i_acl_505_obs_key_from_virtual_key267_q_3_delay_0 <= '0;
            redist183_i_acl_505_obs_key_from_virtual_key267_q_3_q <= '0;
        end
        else
        begin
            redist183_i_acl_505_obs_key_from_virtual_key267_q_3_delay_0 <= $unsigned(i_acl_505_obs_key_from_virtual_key267_q);
            redist183_i_acl_505_obs_key_from_virtual_key267_q_3_q <= redist183_i_acl_505_obs_key_from_virtual_key267_q_3_delay_0;
        end
    end

    // i_acl_510_obs_key_from_virtual_key268(MUX,80)@6
    assign i_acl_510_obs_key_from_virtual_key268_s = redist183_i_acl_505_obs_key_from_virtual_key267_q_3_q;
    always @(i_acl_510_obs_key_from_virtual_key268_s or i_acl_503_obs_key_from_virtual_key266_q or redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_q)
    begin
        unique case (i_acl_510_obs_key_from_virtual_key268_s)
            1'b0 : i_acl_510_obs_key_from_virtual_key268_q = i_acl_503_obs_key_from_virtual_key266_q;
            1'b1 : i_acl_510_obs_key_from_virtual_key268_q = redist71_sync_together533_aunroll_x_in_c1_eni1_65_tpl_5_mem_q;
            default : i_acl_510_obs_key_from_virtual_key268_q = 64'b0;
        endcase
    end

    // i_acl_512_obs_key_from_virtual_key269(LOGICAL,81)@2 + 1
    assign i_acl_512_obs_key_from_virtual_key269_qi = i_pivot187_obs_key_from_virtual_key51_c ^ i_pivot181_obs_key_from_virtual_key175_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_512_obs_key_from_virtual_key269_delay ( .xin(i_acl_512_obs_key_from_virtual_key269_qi), .xout(i_acl_512_obs_key_from_virtual_key269_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist182_i_acl_512_obs_key_from_virtual_key269_q_4(DELAY,727)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist182_i_acl_512_obs_key_from_virtual_key269_q_4_delay_0 <= '0;
            redist182_i_acl_512_obs_key_from_virtual_key269_q_4_delay_1 <= '0;
            redist182_i_acl_512_obs_key_from_virtual_key269_q_4_q <= '0;
        end
        else
        begin
            redist182_i_acl_512_obs_key_from_virtual_key269_q_4_delay_0 <= $unsigned(i_acl_512_obs_key_from_virtual_key269_q);
            redist182_i_acl_512_obs_key_from_virtual_key269_q_4_delay_1 <= redist182_i_acl_512_obs_key_from_virtual_key269_q_4_delay_0;
            redist182_i_acl_512_obs_key_from_virtual_key269_q_4_q <= redist182_i_acl_512_obs_key_from_virtual_key269_q_4_delay_1;
        end
    end

    // i_acl_517_obs_key_from_virtual_key270(MUX,82)@6 + 1
    assign i_acl_517_obs_key_from_virtual_key270_s = redist182_i_acl_512_obs_key_from_virtual_key269_q_4_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_517_obs_key_from_virtual_key270_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_517_obs_key_from_virtual_key270_s)
                1'b0 : i_acl_517_obs_key_from_virtual_key270_q <= i_acl_510_obs_key_from_virtual_key268_q;
                1'b1 : i_acl_517_obs_key_from_virtual_key270_q <= redist36_sync_together533_aunroll_x_in_c1_eni1_31_tpl_5_mem_q;
                default : i_acl_517_obs_key_from_virtual_key270_q <= 64'b0;
            endcase
        end
    end

    // i_acl_518_obs_key_from_virtual_key271(LOGICAL,83)@3 + 1
    assign i_acl_518_obs_key_from_virtual_key271_qi = i_pivot127_obs_key_from_virtual_key151_c ^ i_pivot131_obs_key_from_virtual_key87_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_518_obs_key_from_virtual_key271_delay ( .xin(i_acl_518_obs_key_from_virtual_key271_qi), .xout(i_acl_518_obs_key_from_virtual_key271_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist181_i_acl_518_obs_key_from_virtual_key271_q_4(DELAY,726)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_acl_518_obs_key_from_virtual_key271_q_4_delay_0 <= '0;
            redist181_i_acl_518_obs_key_from_virtual_key271_q_4_delay_1 <= '0;
            redist181_i_acl_518_obs_key_from_virtual_key271_q_4_q <= '0;
        end
        else
        begin
            redist181_i_acl_518_obs_key_from_virtual_key271_q_4_delay_0 <= $unsigned(i_acl_518_obs_key_from_virtual_key271_q);
            redist181_i_acl_518_obs_key_from_virtual_key271_q_4_delay_1 <= redist181_i_acl_518_obs_key_from_virtual_key271_q_4_delay_0;
            redist181_i_acl_518_obs_key_from_virtual_key271_q_4_q <= redist181_i_acl_518_obs_key_from_virtual_key271_q_4_delay_1;
        end
    end

    // i_acl_524_obs_key_from_virtual_key272(MUX,84)@7
    assign i_acl_524_obs_key_from_virtual_key272_s = redist181_i_acl_518_obs_key_from_virtual_key271_q_4_q;
    always @(i_acl_524_obs_key_from_virtual_key272_s or i_acl_517_obs_key_from_virtual_key270_q or redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_q)
    begin
        unique case (i_acl_524_obs_key_from_virtual_key272_s)
            1'b0 : i_acl_524_obs_key_from_virtual_key272_q = i_acl_517_obs_key_from_virtual_key270_q;
            1'b1 : i_acl_524_obs_key_from_virtual_key272_q = redist23_sync_together533_aunroll_x_in_c1_eni1_17_tpl_6_mem_q;
            default : i_acl_524_obs_key_from_virtual_key272_q = 64'b0;
        endcase
    end

    // redist139_i_pivot115_obs_key_from_virtual_key81_c_4(DELAY,684)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_i_pivot115_obs_key_from_virtual_key81_c_4_delay_0 <= '0;
            redist139_i_pivot115_obs_key_from_virtual_key81_c_4_delay_1 <= '0;
            redist139_i_pivot115_obs_key_from_virtual_key81_c_4_q <= '0;
        end
        else
        begin
            redist139_i_pivot115_obs_key_from_virtual_key81_c_4_delay_0 <= $unsigned(i_pivot115_obs_key_from_virtual_key81_c);
            redist139_i_pivot115_obs_key_from_virtual_key81_c_4_delay_1 <= redist139_i_pivot115_obs_key_from_virtual_key81_c_4_delay_0;
            redist139_i_pivot115_obs_key_from_virtual_key81_c_4_q <= redist139_i_pivot115_obs_key_from_virtual_key81_c_4_delay_1;
        end
    end

    // c_i32_186418_recast_x(CONSTANT,475)
    assign c_i32_186418_recast_x_q = $unsigned(32'b00000000000000000000000010111010);

    // redist5_sync_together533_aunroll_x_in_c1_eni1_1_tpl_5(DELAY,550)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_sync_together533_aunroll_x_in_c1_eni1_1_tpl_5_q <= '0;
        end
        else
        begin
            redist5_sync_together533_aunroll_x_in_c1_eni1_1_tpl_5_q <= $unsigned(redist4_sync_together533_aunroll_x_in_c1_eni1_1_tpl_4_q);
        end
    end

    // i_pivot223_obs_key_from_virtual_key3(COMPARE,273)@6 + 1
    assign i_pivot223_obs_key_from_virtual_key3_a = $unsigned({{2{redist5_sync_together533_aunroll_x_in_c1_eni1_1_tpl_5_q[31]}}, redist5_sync_together533_aunroll_x_in_c1_eni1_1_tpl_5_q});
    assign i_pivot223_obs_key_from_virtual_key3_b = $unsigned({{2{c_i32_186418_recast_x_q[31]}}, c_i32_186418_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot223_obs_key_from_virtual_key3_o <= 34'b0;
        end
        else
        begin
            i_pivot223_obs_key_from_virtual_key3_o <= $unsigned($signed(i_pivot223_obs_key_from_virtual_key3_a) - $signed(i_pivot223_obs_key_from_virtual_key3_b));
        end
    end
    assign i_pivot223_obs_key_from_virtual_key3_c[0] = i_pivot223_obs_key_from_virtual_key3_o[33];

    // i_acl_529_obs_key_from_virtual_key273(LOGICAL,85)@7
    assign i_acl_529_obs_key_from_virtual_key273_q = i_pivot223_obs_key_from_virtual_key3_c ^ redist139_i_pivot115_obs_key_from_virtual_key81_c_4_q;

    // i_acl_530_obs_key_from_virtual_key274(MUX,86)@7
    assign i_acl_530_obs_key_from_virtual_key274_s = i_acl_529_obs_key_from_virtual_key273_q;
    always @(i_acl_530_obs_key_from_virtual_key274_s or i_acl_524_obs_key_from_virtual_key272_q or redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_q)
    begin
        unique case (i_acl_530_obs_key_from_virtual_key274_s)
            1'b0 : i_acl_530_obs_key_from_virtual_key274_q = i_acl_524_obs_key_from_virtual_key272_q;
            1'b1 : i_acl_530_obs_key_from_virtual_key274_q = redist24_sync_together533_aunroll_x_in_c1_eni1_18_tpl_6_mem_q;
            default : i_acl_530_obs_key_from_virtual_key274_q = 64'b0;
        endcase
    end

    // i_acl_531_obs_key_from_virtual_key275(LOGICAL,87)@1 + 1
    assign i_acl_531_obs_key_from_virtual_key275_qi = i_pivot193_obs_key_from_virtual_key105_c ^ i_pivot191_obs_key_from_virtual_key179_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_531_obs_key_from_virtual_key275_delay ( .xin(i_acl_531_obs_key_from_virtual_key275_qi), .xout(i_acl_531_obs_key_from_virtual_key275_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist180_i_acl_531_obs_key_from_virtual_key275_q_6(DELAY,725)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_0 <= '0;
            redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_1 <= '0;
            redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_2 <= '0;
            redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_3 <= '0;
            redist180_i_acl_531_obs_key_from_virtual_key275_q_6_q <= '0;
        end
        else
        begin
            redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_0 <= $unsigned(i_acl_531_obs_key_from_virtual_key275_q);
            redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_1 <= redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_0;
            redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_2 <= redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_1;
            redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_3 <= redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_2;
            redist180_i_acl_531_obs_key_from_virtual_key275_q_6_q <= redist180_i_acl_531_obs_key_from_virtual_key275_q_6_delay_3;
        end
    end

    // i_acl_537_obs_key_from_virtual_key276(MUX,88)@7
    assign i_acl_537_obs_key_from_virtual_key276_s = redist180_i_acl_531_obs_key_from_virtual_key275_q_6_q;
    always @(i_acl_537_obs_key_from_virtual_key276_s or i_acl_530_obs_key_from_virtual_key274_q or redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_q)
    begin
        unique case (i_acl_537_obs_key_from_virtual_key276_s)
            1'b0 : i_acl_537_obs_key_from_virtual_key276_q = i_acl_530_obs_key_from_virtual_key274_q;
            1'b1 : i_acl_537_obs_key_from_virtual_key276_q = redist21_sync_together533_aunroll_x_in_c1_eni1_15_tpl_6_mem_q;
            default : i_acl_537_obs_key_from_virtual_key276_q = 64'b0;
        endcase
    end

    // c_i32_184523_recast_x(CONSTANT,474)
    assign c_i32_184523_recast_x_q = $unsigned(32'b00000000000000000000000010111000);

    // redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6(DELAY,551)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q <= '0;
        end
        else
        begin
            redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q <= $unsigned(redist5_sync_together533_aunroll_x_in_c1_eni1_1_tpl_5_q);
        end
    end

    // i_unnamed_obs_key_from_virtual_key277(LOGICAL,315)@7
    assign i_unnamed_obs_key_from_virtual_key277_q = $unsigned(redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_184523_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_544_obs_key_from_virtual_key279(MUX,89)@7
    assign i_acl_544_obs_key_from_virtual_key279_s = i_unnamed_obs_key_from_virtual_key277_q;
    always @(i_acl_544_obs_key_from_virtual_key279_s or i_acl_537_obs_key_from_virtual_key276_q or redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_q)
    begin
        unique case (i_acl_544_obs_key_from_virtual_key279_s)
            1'b0 : i_acl_544_obs_key_from_virtual_key279_q = i_acl_537_obs_key_from_virtual_key276_q;
            1'b1 : i_acl_544_obs_key_from_virtual_key279_q = redist102_sync_together533_aunroll_x_in_c1_eni1_96_tpl_6_mem_q;
            default : i_acl_544_obs_key_from_virtual_key279_q = 64'b0;
        endcase
    end

    // redist138_i_pivot121_obs_key_from_virtual_key41_c_1(DELAY,683)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_i_pivot121_obs_key_from_virtual_key41_c_1_q <= '0;
        end
        else
        begin
            redist138_i_pivot121_obs_key_from_virtual_key41_c_1_q <= $unsigned(i_pivot121_obs_key_from_virtual_key41_c);
        end
    end

    // i_acl_546_obs_key_from_virtual_key280(LOGICAL,90)@4 + 1
    assign i_acl_546_obs_key_from_virtual_key280_qi = i_pivot113_obs_key_from_virtual_key145_c ^ redist138_i_pivot121_obs_key_from_virtual_key41_c_1_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_546_obs_key_from_virtual_key280_delay ( .xin(i_acl_546_obs_key_from_virtual_key280_qi), .xout(i_acl_546_obs_key_from_virtual_key280_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist179_i_acl_546_obs_key_from_virtual_key280_q_3(DELAY,724)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_acl_546_obs_key_from_virtual_key280_q_3_delay_0 <= '0;
            redist179_i_acl_546_obs_key_from_virtual_key280_q_3_q <= '0;
        end
        else
        begin
            redist179_i_acl_546_obs_key_from_virtual_key280_q_3_delay_0 <= $unsigned(i_acl_546_obs_key_from_virtual_key280_q);
            redist179_i_acl_546_obs_key_from_virtual_key280_q_3_q <= redist179_i_acl_546_obs_key_from_virtual_key280_q_3_delay_0;
        end
    end

    // i_acl_551_obs_key_from_virtual_key281(MUX,91)@7
    assign i_acl_551_obs_key_from_virtual_key281_s = redist179_i_acl_546_obs_key_from_virtual_key280_q_3_q;
    always @(i_acl_551_obs_key_from_virtual_key281_s or i_acl_544_obs_key_from_virtual_key279_q or redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_q)
    begin
        unique case (i_acl_551_obs_key_from_virtual_key281_s)
            1'b0 : i_acl_551_obs_key_from_virtual_key281_q = i_acl_544_obs_key_from_virtual_key279_q;
            1'b1 : i_acl_551_obs_key_from_virtual_key281_q = redist96_sync_together533_aunroll_x_in_c1_eni1_90_tpl_6_mem_q;
            default : i_acl_551_obs_key_from_virtual_key281_q = 64'b0;
        endcase
    end

    // i_acl_553_obs_key_from_virtual_key282(LOGICAL,92)@2 + 1
    assign i_acl_553_obs_key_from_virtual_key282_qi = i_pivot189_obs_key_from_virtual_key27_c ^ i_pivot179_obs_key_from_virtual_key101_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_553_obs_key_from_virtual_key282_delay ( .xin(i_acl_553_obs_key_from_virtual_key282_qi), .xout(i_acl_553_obs_key_from_virtual_key282_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist178_i_acl_553_obs_key_from_virtual_key282_q_5(DELAY,723)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_0 <= '0;
            redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_1 <= '0;
            redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_2 <= '0;
            redist178_i_acl_553_obs_key_from_virtual_key282_q_5_q <= '0;
        end
        else
        begin
            redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_0 <= $unsigned(i_acl_553_obs_key_from_virtual_key282_q);
            redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_1 <= redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_0;
            redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_2 <= redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_1;
            redist178_i_acl_553_obs_key_from_virtual_key282_q_5_q <= redist178_i_acl_553_obs_key_from_virtual_key282_q_5_delay_2;
        end
    end

    // i_acl_557_obs_key_from_virtual_key283(MUX,93)@7
    assign i_acl_557_obs_key_from_virtual_key283_s = redist178_i_acl_553_obs_key_from_virtual_key282_q_5_q;
    always @(i_acl_557_obs_key_from_virtual_key283_s or i_acl_551_obs_key_from_virtual_key281_q or redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_q)
    begin
        unique case (i_acl_557_obs_key_from_virtual_key283_s)
            1'b0 : i_acl_557_obs_key_from_virtual_key283_q = i_acl_551_obs_key_from_virtual_key281_q;
            1'b1 : i_acl_557_obs_key_from_virtual_key283_q = redist30_sync_together533_aunroll_x_in_c1_eni1_25_tpl_6_mem_q;
            default : i_acl_557_obs_key_from_virtual_key283_q = 64'b0;
        endcase
    end

    // i_acl_561_obs_key_from_virtual_key284(LOGICAL,94)@1 + 1
    assign i_acl_561_obs_key_from_virtual_key284_qi = i_pivot183_obs_key_from_virtual_key177_c ^ i_pivot219_obs_key_from_virtual_key15_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_561_obs_key_from_virtual_key284_delay ( .xin(i_acl_561_obs_key_from_virtual_key284_qi), .xout(i_acl_561_obs_key_from_virtual_key284_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist177_i_acl_561_obs_key_from_virtual_key284_q_6(DELAY,722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_0 <= '0;
            redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_1 <= '0;
            redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_2 <= '0;
            redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_3 <= '0;
            redist177_i_acl_561_obs_key_from_virtual_key284_q_6_q <= '0;
        end
        else
        begin
            redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_0 <= $unsigned(i_acl_561_obs_key_from_virtual_key284_q);
            redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_1 <= redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_0;
            redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_2 <= redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_1;
            redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_3 <= redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_2;
            redist177_i_acl_561_obs_key_from_virtual_key284_q_6_q <= redist177_i_acl_561_obs_key_from_virtual_key284_q_6_delay_3;
        end
    end

    // i_acl_564_obs_key_from_virtual_key285(MUX,95)@7 + 1
    assign i_acl_564_obs_key_from_virtual_key285_s = redist177_i_acl_561_obs_key_from_virtual_key284_q_6_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_564_obs_key_from_virtual_key285_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_564_obs_key_from_virtual_key285_s)
                1'b0 : i_acl_564_obs_key_from_virtual_key285_q <= i_acl_557_obs_key_from_virtual_key283_q;
                1'b1 : i_acl_564_obs_key_from_virtual_key285_q <= redist28_sync_together533_aunroll_x_in_c1_eni1_22_tpl_6_mem_q;
                default : i_acl_564_obs_key_from_virtual_key285_q <= 64'b0;
            endcase
        end
    end

    // i_acl_565_obs_key_from_virtual_key286(LOGICAL,96)@3 + 1
    assign i_acl_565_obs_key_from_virtual_key286_qi = i_pivot119_obs_key_from_virtual_key83_c ^ i_pivot117_obs_key_from_virtual_key147_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_565_obs_key_from_virtual_key286_delay ( .xin(i_acl_565_obs_key_from_virtual_key286_qi), .xout(i_acl_565_obs_key_from_virtual_key286_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist176_i_acl_565_obs_key_from_virtual_key286_q_5(DELAY,721)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_0 <= '0;
            redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_1 <= '0;
            redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_2 <= '0;
            redist176_i_acl_565_obs_key_from_virtual_key286_q_5_q <= '0;
        end
        else
        begin
            redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_0 <= $unsigned(i_acl_565_obs_key_from_virtual_key286_q);
            redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_1 <= redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_0;
            redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_2 <= redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_1;
            redist176_i_acl_565_obs_key_from_virtual_key286_q_5_q <= redist176_i_acl_565_obs_key_from_virtual_key286_q_5_delay_2;
        end
    end

    // i_acl_571_obs_key_from_virtual_key287(MUX,97)@8
    assign i_acl_571_obs_key_from_virtual_key287_s = redist176_i_acl_565_obs_key_from_virtual_key286_q_5_q;
    always @(i_acl_571_obs_key_from_virtual_key287_s or i_acl_564_obs_key_from_virtual_key285_q or redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_q)
    begin
        unique case (i_acl_571_obs_key_from_virtual_key287_s)
            1'b0 : i_acl_571_obs_key_from_virtual_key287_q = i_acl_564_obs_key_from_virtual_key285_q;
            1'b1 : i_acl_571_obs_key_from_virtual_key287_q = redist94_sync_together533_aunroll_x_in_c1_eni1_88_tpl_7_mem_q;
            default : i_acl_571_obs_key_from_virtual_key287_q = 64'b0;
        endcase
    end

    // c_i32_183524_recast_x(CONSTANT,473)
    assign c_i32_183524_recast_x_q = $unsigned(32'b00000000000000000000000010110111);

    // i_unnamed_obs_key_from_virtual_key288(LOGICAL,316)@7 + 1
    assign i_unnamed_obs_key_from_virtual_key288_qi = $unsigned(redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q == c_i32_183524_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_from_virtual_key288_delay ( .xin(i_unnamed_obs_key_from_virtual_key288_qi), .xout(i_unnamed_obs_key_from_virtual_key288_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_578_obs_key_from_virtual_key290(MUX,98)@8
    assign i_acl_578_obs_key_from_virtual_key290_s = i_unnamed_obs_key_from_virtual_key288_q;
    always @(i_acl_578_obs_key_from_virtual_key290_s or i_acl_571_obs_key_from_virtual_key287_q or redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_q)
    begin
        unique case (i_acl_578_obs_key_from_virtual_key290_s)
            1'b0 : i_acl_578_obs_key_from_virtual_key290_q = i_acl_571_obs_key_from_virtual_key287_q;
            1'b1 : i_acl_578_obs_key_from_virtual_key290_q = redist104_sync_together533_aunroll_x_in_c1_eni1_98_tpl_7_mem_q;
            default : i_acl_578_obs_key_from_virtual_key290_q = 64'b0;
        endcase
    end

    // c_i32_175525_recast_x(CONSTANT,472)
    assign c_i32_175525_recast_x_q = $unsigned(32'b00000000000000000000000010101111);

    // redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7(DELAY,552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q <= '0;
        end
        else
        begin
            redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q <= $unsigned(redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q);
        end
    end

    // i_unnamed_obs_key_from_virtual_key291(LOGICAL,317)@8
    assign i_unnamed_obs_key_from_virtual_key291_q = $unsigned(redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q == c_i32_175525_recast_x_q ? 1'b1 : 1'b0);

    // i_acl_585_obs_key_from_virtual_key293(MUX,99)@8
    assign i_acl_585_obs_key_from_virtual_key293_s = i_unnamed_obs_key_from_virtual_key291_q;
    always @(i_acl_585_obs_key_from_virtual_key293_s or i_acl_578_obs_key_from_virtual_key290_q or redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_q)
    begin
        unique case (i_acl_585_obs_key_from_virtual_key293_s)
            1'b0 : i_acl_585_obs_key_from_virtual_key293_q = i_acl_578_obs_key_from_virtual_key290_q;
            1'b1 : i_acl_585_obs_key_from_virtual_key293_q = redist26_sync_together533_aunroll_x_in_c1_eni1_20_tpl_7_mem_q;
            default : i_acl_585_obs_key_from_virtual_key293_q = 64'b0;
        endcase
    end

    // c_i32_145477_recast_x(CONSTANT,443)
    assign c_i32_145477_recast_x_q = $unsigned(32'b00000000000000000000000010010001);

    // i_pivot27_obs_key_from_virtual_key121(COMPARE,275)@7 + 1
    assign i_pivot27_obs_key_from_virtual_key121_a = $unsigned({{2{redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot27_obs_key_from_virtual_key121_b = $unsigned({{2{c_i32_145477_recast_x_q[31]}}, c_i32_145477_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot27_obs_key_from_virtual_key121_o <= 34'b0;
        end
        else
        begin
            i_pivot27_obs_key_from_virtual_key121_o <= $unsigned($signed(i_pivot27_obs_key_from_virtual_key121_a) - $signed(i_pivot27_obs_key_from_virtual_key121_b));
        end
    end
    assign i_pivot27_obs_key_from_virtual_key121_c[0] = i_pivot27_obs_key_from_virtual_key121_o[33];

    // c_i32_144448_recast_x(CONSTANT,442)
    assign c_i32_144448_recast_x_q = $unsigned(32'b00000000000000000000000010010000);

    // i_pivot29_obs_key_from_virtual_key63(COMPARE,276)@7 + 1
    assign i_pivot29_obs_key_from_virtual_key63_a = $unsigned({{2{redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot29_obs_key_from_virtual_key63_b = $unsigned({{2{c_i32_144448_recast_x_q[31]}}, c_i32_144448_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot29_obs_key_from_virtual_key63_o <= 34'b0;
        end
        else
        begin
            i_pivot29_obs_key_from_virtual_key63_o <= $unsigned($signed(i_pivot29_obs_key_from_virtual_key63_a) - $signed(i_pivot29_obs_key_from_virtual_key63_b));
        end
    end
    assign i_pivot29_obs_key_from_virtual_key63_c[0] = i_pivot29_obs_key_from_virtual_key63_o[33];

    // i_acl_586_obs_key_from_virtual_key294(LOGICAL,100)@8
    assign i_acl_586_obs_key_from_virtual_key294_q = i_pivot29_obs_key_from_virtual_key63_c ^ i_pivot27_obs_key_from_virtual_key121_c;

    // i_acl_592_obs_key_from_virtual_key295(MUX,101)@8
    assign i_acl_592_obs_key_from_virtual_key295_s = i_acl_586_obs_key_from_virtual_key294_q;
    always @(i_acl_592_obs_key_from_virtual_key295_s or i_acl_585_obs_key_from_virtual_key293_q or redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_q)
    begin
        unique case (i_acl_592_obs_key_from_virtual_key295_s)
            1'b0 : i_acl_592_obs_key_from_virtual_key295_q = i_acl_585_obs_key_from_virtual_key293_q;
            1'b1 : i_acl_592_obs_key_from_virtual_key295_q = redist101_sync_together533_aunroll_x_in_c1_eni1_95_tpl_7_mem_q;
            default : i_acl_592_obs_key_from_virtual_key295_q = 64'b0;
        endcase
    end

    // redist126_i_pivot73_obs_key_from_virtual_key141_c_3(DELAY,671)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_i_pivot73_obs_key_from_virtual_key141_c_3_delay_0 <= '0;
            redist126_i_pivot73_obs_key_from_virtual_key141_c_3_q <= '0;
        end
        else
        begin
            redist126_i_pivot73_obs_key_from_virtual_key141_c_3_delay_0 <= $unsigned(i_pivot73_obs_key_from_virtual_key141_c);
            redist126_i_pivot73_obs_key_from_virtual_key141_c_3_q <= redist126_i_pivot73_obs_key_from_virtual_key141_c_3_delay_0;
        end
    end

    // c_i32_168436_recast_x(CONSTANT,465)
    assign c_i32_168436_recast_x_q = $unsigned(32'b00000000000000000000000010101000);

    // i_pivot79_obs_key_from_virtual_key39(COMPARE,302)@7 + 1
    assign i_pivot79_obs_key_from_virtual_key39_a = $unsigned({{2{redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q[31]}}, redist6_sync_together533_aunroll_x_in_c1_eni1_1_tpl_6_q});
    assign i_pivot79_obs_key_from_virtual_key39_b = $unsigned({{2{c_i32_168436_recast_x_q[31]}}, c_i32_168436_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot79_obs_key_from_virtual_key39_o <= 34'b0;
        end
        else
        begin
            i_pivot79_obs_key_from_virtual_key39_o <= $unsigned($signed(i_pivot79_obs_key_from_virtual_key39_a) - $signed(i_pivot79_obs_key_from_virtual_key39_b));
        end
    end
    assign i_pivot79_obs_key_from_virtual_key39_c[0] = i_pivot79_obs_key_from_virtual_key39_o[33];

    // i_acl_594_obs_key_from_virtual_key296(LOGICAL,102)@8
    assign i_acl_594_obs_key_from_virtual_key296_q = i_pivot79_obs_key_from_virtual_key39_c ^ redist126_i_pivot73_obs_key_from_virtual_key141_c_3_q;

    // i_acl_599_obs_key_from_virtual_key297(MUX,103)@8
    assign i_acl_599_obs_key_from_virtual_key297_s = i_acl_594_obs_key_from_virtual_key296_q;
    always @(i_acl_599_obs_key_from_virtual_key297_s or i_acl_592_obs_key_from_virtual_key295_q or redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_q)
    begin
        unique case (i_acl_599_obs_key_from_virtual_key297_s)
            1'b0 : i_acl_599_obs_key_from_virtual_key297_q = i_acl_592_obs_key_from_virtual_key295_q;
            1'b1 : i_acl_599_obs_key_from_virtual_key297_q = redist39_sync_together533_aunroll_x_in_c1_eni1_34_tpl_7_mem_q;
            default : i_acl_599_obs_key_from_virtual_key297_q = 64'b0;
        endcase
    end

    // c_i32_158419_recast_x(CONSTANT,455)
    assign c_i32_158419_recast_x_q = $unsigned(32'b00000000000000000000000010011110);

    // i_pivot111_obs_key_from_virtual_key5(COMPARE,216)@8
    assign i_pivot111_obs_key_from_virtual_key5_a = $unsigned({{2{redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q[31]}}, redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q});
    assign i_pivot111_obs_key_from_virtual_key5_b = $unsigned({{2{c_i32_158419_recast_x_q[31]}}, c_i32_158419_recast_x_q});
    assign i_pivot111_obs_key_from_virtual_key5_o = $unsigned($signed(i_pivot111_obs_key_from_virtual_key5_a) - $signed(i_pivot111_obs_key_from_virtual_key5_b));
    assign i_pivot111_obs_key_from_virtual_key5_c[0] = i_pivot111_obs_key_from_virtual_key5_o[33];

    // c_i32_157482_recast_x(CONSTANT,454)
    assign c_i32_157482_recast_x_q = $unsigned(32'b00000000000000000000000010011101);

    // i_pivot47_obs_key_from_virtual_key131(COMPARE,285)@8
    assign i_pivot47_obs_key_from_virtual_key131_a = $unsigned({{2{redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q[31]}}, redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q});
    assign i_pivot47_obs_key_from_virtual_key131_b = $unsigned({{2{c_i32_157482_recast_x_q[31]}}, c_i32_157482_recast_x_q});
    assign i_pivot47_obs_key_from_virtual_key131_o = $unsigned($signed(i_pivot47_obs_key_from_virtual_key131_a) - $signed(i_pivot47_obs_key_from_virtual_key131_b));
    assign i_pivot47_obs_key_from_virtual_key131_c[0] = i_pivot47_obs_key_from_virtual_key131_o[33];

    // i_acl_604_obs_key_from_virtual_key298(LOGICAL,104)@8
    assign i_acl_604_obs_key_from_virtual_key298_q = i_pivot47_obs_key_from_virtual_key131_c ^ i_pivot111_obs_key_from_virtual_key5_c;

    // i_acl_606_obs_key_from_virtual_key299(MUX,105)@8
    assign i_acl_606_obs_key_from_virtual_key299_s = i_acl_604_obs_key_from_virtual_key298_q;
    always @(i_acl_606_obs_key_from_virtual_key299_s or i_acl_599_obs_key_from_virtual_key297_q or redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_q)
    begin
        unique case (i_acl_606_obs_key_from_virtual_key299_s)
            1'b0 : i_acl_606_obs_key_from_virtual_key299_q = i_acl_599_obs_key_from_virtual_key297_q;
            1'b1 : i_acl_606_obs_key_from_virtual_key299_q = redist50_sync_together533_aunroll_x_in_c1_eni1_45_tpl_7_mem_q;
            default : i_acl_606_obs_key_from_virtual_key299_q = 64'b0;
        endcase
    end

    // c_i32_156451_recast_x(CONSTANT,453)
    assign c_i32_156451_recast_x_q = $unsigned(32'b00000000000000000000000010011100);

    // i_pivot49_obs_key_from_virtual_key69(COMPARE,286)@8
    assign i_pivot49_obs_key_from_virtual_key69_a = $unsigned({{2{redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q[31]}}, redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q});
    assign i_pivot49_obs_key_from_virtual_key69_b = $unsigned({{2{c_i32_156451_recast_x_q[31]}}, c_i32_156451_recast_x_q});
    assign i_pivot49_obs_key_from_virtual_key69_o = $unsigned($signed(i_pivot49_obs_key_from_virtual_key69_a) - $signed(i_pivot49_obs_key_from_virtual_key69_b));
    assign i_pivot49_obs_key_from_virtual_key69_c[0] = i_pivot49_obs_key_from_virtual_key69_o[33];

    // c_i32_155481_recast_x(CONSTANT,452)
    assign c_i32_155481_recast_x_q = $unsigned(32'b00000000000000000000000010011011);

    // i_pivot45_obs_key_from_virtual_key129(COMPARE,284)@8
    assign i_pivot45_obs_key_from_virtual_key129_a = $unsigned({{2{redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q[31]}}, redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q});
    assign i_pivot45_obs_key_from_virtual_key129_b = $unsigned({{2{c_i32_155481_recast_x_q[31]}}, c_i32_155481_recast_x_q});
    assign i_pivot45_obs_key_from_virtual_key129_o = $unsigned($signed(i_pivot45_obs_key_from_virtual_key129_a) - $signed(i_pivot45_obs_key_from_virtual_key129_b));
    assign i_pivot45_obs_key_from_virtual_key129_c[0] = i_pivot45_obs_key_from_virtual_key129_o[33];

    // i_acl_607_obs_key_from_virtual_key300(LOGICAL,106)@8
    assign i_acl_607_obs_key_from_virtual_key300_q = i_pivot45_obs_key_from_virtual_key129_c ^ i_pivot49_obs_key_from_virtual_key69_c;

    // i_acl_613_obs_key_from_virtual_key301(MUX,107)@8 + 1
    assign i_acl_613_obs_key_from_virtual_key301_s = i_acl_607_obs_key_from_virtual_key300_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_613_obs_key_from_virtual_key301_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_613_obs_key_from_virtual_key301_s)
                1'b0 : i_acl_613_obs_key_from_virtual_key301_q <= i_acl_606_obs_key_from_virtual_key299_q;
                1'b1 : i_acl_613_obs_key_from_virtual_key301_q <= redist52_sync_together533_aunroll_x_in_c1_eni1_47_tpl_7_mem_q;
                default : i_acl_613_obs_key_from_virtual_key301_q <= 64'b0;
            endcase
        end
    end

    // c_i32_154434_recast_x(CONSTANT,451)
    assign c_i32_154434_recast_x_q = $unsigned(32'b00000000000000000000000010011010);

    // i_pivot51_obs_key_from_virtual_key35(COMPARE,287)@8
    assign i_pivot51_obs_key_from_virtual_key35_a = $unsigned({{2{redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q[31]}}, redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q});
    assign i_pivot51_obs_key_from_virtual_key35_b = $unsigned({{2{c_i32_154434_recast_x_q[31]}}, c_i32_154434_recast_x_q});
    assign i_pivot51_obs_key_from_virtual_key35_o = $unsigned($signed(i_pivot51_obs_key_from_virtual_key35_a) - $signed(i_pivot51_obs_key_from_virtual_key35_b));
    assign i_pivot51_obs_key_from_virtual_key35_c[0] = i_pivot51_obs_key_from_virtual_key35_o[33];

    // i_acl_615_obs_key_from_virtual_key302(LOGICAL,108)@8 + 1
    assign i_acl_615_obs_key_from_virtual_key302_qi = i_pivot51_obs_key_from_virtual_key35_c ^ i_pivot45_obs_key_from_virtual_key129_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_615_obs_key_from_virtual_key302_delay ( .xin(i_acl_615_obs_key_from_virtual_key302_qi), .xout(i_acl_615_obs_key_from_virtual_key302_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_620_obs_key_from_virtual_key303(MUX,109)@9
    assign i_acl_620_obs_key_from_virtual_key303_s = i_acl_615_obs_key_from_virtual_key302_q;
    always @(i_acl_620_obs_key_from_virtual_key303_s or i_acl_613_obs_key_from_virtual_key301_q or redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_q)
    begin
        unique case (i_acl_620_obs_key_from_virtual_key303_s)
            1'b0 : i_acl_620_obs_key_from_virtual_key303_q = i_acl_613_obs_key_from_virtual_key301_q;
            1'b1 : i_acl_620_obs_key_from_virtual_key303_q = redist53_sync_together533_aunroll_x_in_c1_eni1_48_tpl_8_mem_q;
            default : i_acl_620_obs_key_from_virtual_key303_q = 64'b0;
        endcase
    end

    // c_i32_153480_recast_x(CONSTANT,450)
    assign c_i32_153480_recast_x_q = $unsigned(32'b00000000000000000000000010011001);

    // i_pivot41_obs_key_from_virtual_key127(COMPARE,282)@8
    assign i_pivot41_obs_key_from_virtual_key127_a = $unsigned({{2{redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q[31]}}, redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q});
    assign i_pivot41_obs_key_from_virtual_key127_b = $unsigned({{2{c_i32_153480_recast_x_q[31]}}, c_i32_153480_recast_x_q});
    assign i_pivot41_obs_key_from_virtual_key127_o = $unsigned($signed(i_pivot41_obs_key_from_virtual_key127_a) - $signed(i_pivot41_obs_key_from_virtual_key127_b));
    assign i_pivot41_obs_key_from_virtual_key127_c[0] = i_pivot41_obs_key_from_virtual_key127_o[33];

    // i_acl_622_obs_key_from_virtual_key304(LOGICAL,110)@8 + 1
    assign i_acl_622_obs_key_from_virtual_key304_qi = i_pivot41_obs_key_from_virtual_key127_c ^ i_pivot51_obs_key_from_virtual_key35_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_622_obs_key_from_virtual_key304_delay ( .xin(i_acl_622_obs_key_from_virtual_key304_qi), .xout(i_acl_622_obs_key_from_virtual_key304_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_627_obs_key_from_virtual_key305(MUX,111)@9
    assign i_acl_627_obs_key_from_virtual_key305_s = i_acl_622_obs_key_from_virtual_key304_q;
    always @(i_acl_627_obs_key_from_virtual_key305_s or i_acl_620_obs_key_from_virtual_key303_q or redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_q)
    begin
        unique case (i_acl_627_obs_key_from_virtual_key305_s)
            1'b0 : i_acl_627_obs_key_from_virtual_key305_q = i_acl_620_obs_key_from_virtual_key303_q;
            1'b1 : i_acl_627_obs_key_from_virtual_key305_q = redist54_sync_together533_aunroll_x_in_c1_eni1_49_tpl_8_mem_q;
            default : i_acl_627_obs_key_from_virtual_key305_q = 64'b0;
        endcase
    end

    // c_i32_152450_recast_x(CONSTANT,449)
    assign c_i32_152450_recast_x_q = $unsigned(32'b00000000000000000000000010011000);

    // i_pivot43_obs_key_from_virtual_key67(COMPARE,283)@8
    assign i_pivot43_obs_key_from_virtual_key67_a = $unsigned({{2{redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q[31]}}, redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q});
    assign i_pivot43_obs_key_from_virtual_key67_b = $unsigned({{2{c_i32_152450_recast_x_q[31]}}, c_i32_152450_recast_x_q});
    assign i_pivot43_obs_key_from_virtual_key67_o = $unsigned($signed(i_pivot43_obs_key_from_virtual_key67_a) - $signed(i_pivot43_obs_key_from_virtual_key67_b));
    assign i_pivot43_obs_key_from_virtual_key67_c[0] = i_pivot43_obs_key_from_virtual_key67_o[33];

    // i_acl_628_obs_key_from_virtual_key306(LOGICAL,112)@8 + 1
    assign i_acl_628_obs_key_from_virtual_key306_qi = i_pivot43_obs_key_from_virtual_key67_c ^ i_pivot41_obs_key_from_virtual_key127_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_628_obs_key_from_virtual_key306_delay ( .xin(i_acl_628_obs_key_from_virtual_key306_qi), .xout(i_acl_628_obs_key_from_virtual_key306_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_634_obs_key_from_virtual_key307(MUX,113)@9
    assign i_acl_634_obs_key_from_virtual_key307_s = i_acl_628_obs_key_from_virtual_key306_q;
    always @(i_acl_634_obs_key_from_virtual_key307_s or i_acl_627_obs_key_from_virtual_key305_q or redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_q)
    begin
        unique case (i_acl_634_obs_key_from_virtual_key307_s)
            1'b0 : i_acl_634_obs_key_from_virtual_key307_q = i_acl_627_obs_key_from_virtual_key305_q;
            1'b1 : i_acl_634_obs_key_from_virtual_key307_q = redist55_sync_together533_aunroll_x_in_c1_eni1_50_tpl_8_mem_q;
            default : i_acl_634_obs_key_from_virtual_key307_q = 64'b0;
        endcase
    end

    // c_i32_151426_recast_x(CONSTANT,448)
    assign c_i32_151426_recast_x_q = $unsigned(32'b00000000000000000000000010010111);

    // i_pivot53_obs_key_from_virtual_key19(COMPARE,288)@8
    assign i_pivot53_obs_key_from_virtual_key19_a = $unsigned({{2{redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q[31]}}, redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q});
    assign i_pivot53_obs_key_from_virtual_key19_b = $unsigned({{2{c_i32_151426_recast_x_q[31]}}, c_i32_151426_recast_x_q});
    assign i_pivot53_obs_key_from_virtual_key19_o = $unsigned($signed(i_pivot53_obs_key_from_virtual_key19_a) - $signed(i_pivot53_obs_key_from_virtual_key19_b));
    assign i_pivot53_obs_key_from_virtual_key19_c[0] = i_pivot53_obs_key_from_virtual_key19_o[33];

    // i_acl_636_obs_key_from_virtual_key308(LOGICAL,114)@8 + 1
    assign i_acl_636_obs_key_from_virtual_key308_qi = i_pivot53_obs_key_from_virtual_key19_c ^ i_pivot43_obs_key_from_virtual_key67_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_636_obs_key_from_virtual_key308_delay ( .xin(i_acl_636_obs_key_from_virtual_key308_qi), .xout(i_acl_636_obs_key_from_virtual_key308_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_640_obs_key_from_virtual_key309(MUX,115)@9
    assign i_acl_640_obs_key_from_virtual_key309_s = i_acl_636_obs_key_from_virtual_key308_q;
    always @(i_acl_640_obs_key_from_virtual_key309_s or i_acl_634_obs_key_from_virtual_key307_q or redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_q)
    begin
        unique case (i_acl_640_obs_key_from_virtual_key309_s)
            1'b0 : i_acl_640_obs_key_from_virtual_key309_q = i_acl_634_obs_key_from_virtual_key307_q;
            1'b1 : i_acl_640_obs_key_from_virtual_key309_q = redist56_sync_together533_aunroll_x_in_c1_eni1_51_tpl_8_mem_q;
            default : i_acl_640_obs_key_from_virtual_key309_q = 64'b0;
        endcase
    end

    // c_i32_150479_recast_x(CONSTANT,447)
    assign c_i32_150479_recast_x_q = $unsigned(32'b00000000000000000000000010010110);

    // i_pivot35_obs_key_from_virtual_key125(COMPARE,278)@8
    assign i_pivot35_obs_key_from_virtual_key125_a = $unsigned({{2{redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q[31]}}, redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q});
    assign i_pivot35_obs_key_from_virtual_key125_b = $unsigned({{2{c_i32_150479_recast_x_q[31]}}, c_i32_150479_recast_x_q});
    assign i_pivot35_obs_key_from_virtual_key125_o = $unsigned($signed(i_pivot35_obs_key_from_virtual_key125_a) - $signed(i_pivot35_obs_key_from_virtual_key125_b));
    assign i_pivot35_obs_key_from_virtual_key125_c[0] = i_pivot35_obs_key_from_virtual_key125_o[33];

    // i_acl_643_obs_key_from_virtual_key310(LOGICAL,116)@8 + 1
    assign i_acl_643_obs_key_from_virtual_key310_qi = i_pivot35_obs_key_from_virtual_key125_c ^ i_pivot53_obs_key_from_virtual_key19_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_643_obs_key_from_virtual_key310_delay ( .xin(i_acl_643_obs_key_from_virtual_key310_qi), .xout(i_acl_643_obs_key_from_virtual_key310_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_647_obs_key_from_virtual_key311(MUX,117)@9
    assign i_acl_647_obs_key_from_virtual_key311_s = i_acl_643_obs_key_from_virtual_key310_q;
    always @(i_acl_647_obs_key_from_virtual_key311_s or i_acl_640_obs_key_from_virtual_key309_q or redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_q)
    begin
        unique case (i_acl_647_obs_key_from_virtual_key311_s)
            1'b0 : i_acl_647_obs_key_from_virtual_key311_q = i_acl_640_obs_key_from_virtual_key309_q;
            1'b1 : i_acl_647_obs_key_from_virtual_key311_q = redist57_sync_together533_aunroll_x_in_c1_eni1_52_tpl_8_mem_q;
            default : i_acl_647_obs_key_from_virtual_key311_q = 64'b0;
        endcase
    end

    // redist128_i_pivot35_obs_key_from_virtual_key125_c_1(DELAY,673)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_i_pivot35_obs_key_from_virtual_key125_c_1_q <= '0;
        end
        else
        begin
            redist128_i_pivot35_obs_key_from_virtual_key125_c_1_q <= $unsigned(i_pivot35_obs_key_from_virtual_key125_c);
        end
    end

    // c_i32_149449_recast_x(CONSTANT,446)
    assign c_i32_149449_recast_x_q = $unsigned(32'b00000000000000000000000010010101);

    // redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8(DELAY,553)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q <= '0;
        end
        else
        begin
            redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q <= $unsigned(redist7_sync_together533_aunroll_x_in_c1_eni1_1_tpl_7_q);
        end
    end

    // i_pivot37_obs_key_from_virtual_key65(COMPARE,279)@9
    assign i_pivot37_obs_key_from_virtual_key65_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot37_obs_key_from_virtual_key65_b = $unsigned({{2{c_i32_149449_recast_x_q[31]}}, c_i32_149449_recast_x_q});
    assign i_pivot37_obs_key_from_virtual_key65_o = $unsigned($signed(i_pivot37_obs_key_from_virtual_key65_a) - $signed(i_pivot37_obs_key_from_virtual_key65_b));
    assign i_pivot37_obs_key_from_virtual_key65_c[0] = i_pivot37_obs_key_from_virtual_key65_o[33];

    // i_acl_648_obs_key_from_virtual_key312(LOGICAL,118)@9
    assign i_acl_648_obs_key_from_virtual_key312_q = i_pivot37_obs_key_from_virtual_key65_c ^ redist128_i_pivot35_obs_key_from_virtual_key125_c_1_q;

    // i_acl_654_obs_key_from_virtual_key313(MUX,119)@9
    assign i_acl_654_obs_key_from_virtual_key313_s = i_acl_648_obs_key_from_virtual_key312_q;
    always @(i_acl_654_obs_key_from_virtual_key313_s or i_acl_647_obs_key_from_virtual_key311_q or redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_q)
    begin
        unique case (i_acl_654_obs_key_from_virtual_key313_s)
            1'b0 : i_acl_654_obs_key_from_virtual_key313_q = i_acl_647_obs_key_from_virtual_key311_q;
            1'b1 : i_acl_654_obs_key_from_virtual_key313_q = redist58_sync_together533_aunroll_x_in_c1_eni1_53_tpl_8_mem_q;
            default : i_acl_654_obs_key_from_virtual_key313_q = 64'b0;
        endcase
    end

    // redist124_i_pivot79_obs_key_from_virtual_key39_c_2(DELAY,669)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_i_pivot79_obs_key_from_virtual_key39_c_2_q <= '0;
        end
        else
        begin
            redist124_i_pivot79_obs_key_from_virtual_key39_c_2_q <= $unsigned(i_pivot79_obs_key_from_virtual_key39_c);
        end
    end

    // c_i32_167486_recast_x(CONSTANT,464)
    assign c_i32_167486_recast_x_q = $unsigned(32'b00000000000000000000000010100111);

    // i_pivot69_obs_key_from_virtual_key139(COMPARE,297)@9
    assign i_pivot69_obs_key_from_virtual_key139_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot69_obs_key_from_virtual_key139_b = $unsigned({{2{c_i32_167486_recast_x_q[31]}}, c_i32_167486_recast_x_q});
    assign i_pivot69_obs_key_from_virtual_key139_o = $unsigned($signed(i_pivot69_obs_key_from_virtual_key139_a) - $signed(i_pivot69_obs_key_from_virtual_key139_b));
    assign i_pivot69_obs_key_from_virtual_key139_c[0] = i_pivot69_obs_key_from_virtual_key139_o[33];

    // i_acl_656_obs_key_from_virtual_key314(LOGICAL,120)@9
    assign i_acl_656_obs_key_from_virtual_key314_q = i_pivot69_obs_key_from_virtual_key139_c ^ redist124_i_pivot79_obs_key_from_virtual_key39_c_2_q;

    // i_acl_661_obs_key_from_virtual_key315(MUX,121)@9 + 1
    assign i_acl_661_obs_key_from_virtual_key315_s = i_acl_656_obs_key_from_virtual_key314_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_661_obs_key_from_virtual_key315_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_661_obs_key_from_virtual_key315_s)
                1'b0 : i_acl_661_obs_key_from_virtual_key315_q <= i_acl_654_obs_key_from_virtual_key313_q;
                1'b1 : i_acl_661_obs_key_from_virtual_key315_q <= redist40_sync_together533_aunroll_x_in_c1_eni1_35_tpl_8_mem_q;
                default : i_acl_661_obs_key_from_virtual_key315_q <= 64'b0;
            endcase
        end
    end

    // c_i32_166454_recast_x(CONSTANT,463)
    assign c_i32_166454_recast_x_q = $unsigned(32'b00000000000000000000000010100110);

    // i_pivot71_obs_key_from_virtual_key75(COMPARE,298)@9
    assign i_pivot71_obs_key_from_virtual_key75_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot71_obs_key_from_virtual_key75_b = $unsigned({{2{c_i32_166454_recast_x_q[31]}}, c_i32_166454_recast_x_q});
    assign i_pivot71_obs_key_from_virtual_key75_o = $unsigned($signed(i_pivot71_obs_key_from_virtual_key75_a) - $signed(i_pivot71_obs_key_from_virtual_key75_b));
    assign i_pivot71_obs_key_from_virtual_key75_c[0] = i_pivot71_obs_key_from_virtual_key75_o[33];

    // i_acl_662_obs_key_from_virtual_key316(LOGICAL,122)@9 + 1
    assign i_acl_662_obs_key_from_virtual_key316_qi = i_pivot71_obs_key_from_virtual_key75_c ^ i_pivot69_obs_key_from_virtual_key139_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_662_obs_key_from_virtual_key316_delay ( .xin(i_acl_662_obs_key_from_virtual_key316_qi), .xout(i_acl_662_obs_key_from_virtual_key316_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_668_obs_key_from_virtual_key317(MUX,123)@10
    assign i_acl_668_obs_key_from_virtual_key317_s = i_acl_662_obs_key_from_virtual_key316_q;
    always @(i_acl_668_obs_key_from_virtual_key317_s or i_acl_661_obs_key_from_virtual_key315_q or redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_q)
    begin
        unique case (i_acl_668_obs_key_from_virtual_key317_s)
            1'b0 : i_acl_668_obs_key_from_virtual_key317_q = i_acl_661_obs_key_from_virtual_key315_q;
            1'b1 : i_acl_668_obs_key_from_virtual_key317_q = redist41_sync_together533_aunroll_x_in_c1_eni1_36_tpl_9_mem_q;
            default : i_acl_668_obs_key_from_virtual_key317_q = 64'b0;
        endcase
    end

    // redist127_i_pivot71_obs_key_from_virtual_key75_c_1(DELAY,672)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_i_pivot71_obs_key_from_virtual_key75_c_1_q <= '0;
        end
        else
        begin
            redist127_i_pivot71_obs_key_from_virtual_key75_c_1_q <= $unsigned(i_pivot71_obs_key_from_virtual_key75_c);
        end
    end

    // c_i32_165427_recast_x(CONSTANT,462)
    assign c_i32_165427_recast_x_q = $unsigned(32'b00000000000000000000000010100101);

    // i_pivot81_obs_key_from_virtual_key21(COMPARE,304)@9 + 1
    assign i_pivot81_obs_key_from_virtual_key21_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot81_obs_key_from_virtual_key21_b = $unsigned({{2{c_i32_165427_recast_x_q[31]}}, c_i32_165427_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot81_obs_key_from_virtual_key21_o <= 34'b0;
        end
        else
        begin
            i_pivot81_obs_key_from_virtual_key21_o <= $unsigned($signed(i_pivot81_obs_key_from_virtual_key21_a) - $signed(i_pivot81_obs_key_from_virtual_key21_b));
        end
    end
    assign i_pivot81_obs_key_from_virtual_key21_c[0] = i_pivot81_obs_key_from_virtual_key21_o[33];

    // i_acl_670_obs_key_from_virtual_key318(LOGICAL,124)@10
    assign i_acl_670_obs_key_from_virtual_key318_q = i_pivot81_obs_key_from_virtual_key21_c ^ redist127_i_pivot71_obs_key_from_virtual_key75_c_1_q;

    // i_acl_674_obs_key_from_virtual_key319(MUX,125)@10
    assign i_acl_674_obs_key_from_virtual_key319_s = i_acl_670_obs_key_from_virtual_key318_q;
    always @(i_acl_674_obs_key_from_virtual_key319_s or i_acl_668_obs_key_from_virtual_key317_q or redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_q)
    begin
        unique case (i_acl_674_obs_key_from_virtual_key319_s)
            1'b0 : i_acl_674_obs_key_from_virtual_key319_q = i_acl_668_obs_key_from_virtual_key317_q;
            1'b1 : i_acl_674_obs_key_from_virtual_key319_q = redist42_sync_together533_aunroll_x_in_c1_eni1_37_tpl_9_mem_q;
            default : i_acl_674_obs_key_from_virtual_key319_q = 64'b0;
        endcase
    end

    // c_i32_146433_recast_x(CONSTANT,444)
    assign c_i32_146433_recast_x_q = $unsigned(32'b00000000000000000000000010010010);

    // i_switchleaf31_obs_key_from_virtual_key194(LOGICAL,312)@9
    assign i_switchleaf31_obs_key_from_virtual_key194_q = $unsigned(redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q == c_i32_146433_recast_x_q ? 1'b1 : 1'b0);

    // redist120_i_switchleaf31_obs_key_from_virtual_key194_q_1(DELAY,665)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist120_i_switchleaf31_obs_key_from_virtual_key194_q_1_q <= '0;
        end
        else
        begin
            redist120_i_switchleaf31_obs_key_from_virtual_key194_q_1_q <= $unsigned(i_switchleaf31_obs_key_from_virtual_key194_q);
        end
    end

    // i_acl_682_obs_key_from_virtual_key320(MUX,126)@10
    assign i_acl_682_obs_key_from_virtual_key320_s = redist120_i_switchleaf31_obs_key_from_virtual_key194_q_1_q;
    always @(i_acl_682_obs_key_from_virtual_key320_s or i_acl_674_obs_key_from_virtual_key319_q or redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_q)
    begin
        unique case (i_acl_682_obs_key_from_virtual_key320_s)
            1'b0 : i_acl_682_obs_key_from_virtual_key320_q = i_acl_674_obs_key_from_virtual_key319_q;
            1'b1 : i_acl_682_obs_key_from_virtual_key320_q = redist61_sync_together533_aunroll_x_in_c1_eni1_56_tpl_9_mem_q;
            default : i_acl_682_obs_key_from_virtual_key320_q = 64'b0;
        endcase
    end

    // i_pivot39_obs_key_from_virtual_key33(COMPARE,280)@9
    assign i_pivot39_obs_key_from_virtual_key33_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot39_obs_key_from_virtual_key33_b = $unsigned({{2{c_i32_146433_recast_x_q[31]}}, c_i32_146433_recast_x_q});
    assign i_pivot39_obs_key_from_virtual_key33_o = $unsigned($signed(i_pivot39_obs_key_from_virtual_key33_a) - $signed(i_pivot39_obs_key_from_virtual_key33_b));
    assign i_pivot39_obs_key_from_virtual_key33_c[0] = i_pivot39_obs_key_from_virtual_key33_o[33];

    // redist130_i_pivot27_obs_key_from_virtual_key121_c_2(DELAY,675)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist130_i_pivot27_obs_key_from_virtual_key121_c_2_q <= '0;
        end
        else
        begin
            redist130_i_pivot27_obs_key_from_virtual_key121_c_2_q <= $unsigned(i_pivot27_obs_key_from_virtual_key121_c);
        end
    end

    // i_acl_684_obs_key_from_virtual_key321(LOGICAL,127)@9 + 1
    assign i_acl_684_obs_key_from_virtual_key321_qi = redist130_i_pivot27_obs_key_from_virtual_key121_c_2_q ^ i_pivot39_obs_key_from_virtual_key33_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_684_obs_key_from_virtual_key321_delay ( .xin(i_acl_684_obs_key_from_virtual_key321_qi), .xout(i_acl_684_obs_key_from_virtual_key321_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_689_obs_key_from_virtual_key322(MUX,128)@10
    assign i_acl_689_obs_key_from_virtual_key322_s = i_acl_684_obs_key_from_virtual_key321_q;
    always @(i_acl_689_obs_key_from_virtual_key322_s or i_acl_682_obs_key_from_virtual_key320_q or redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_q)
    begin
        unique case (i_acl_689_obs_key_from_virtual_key322_s)
            1'b0 : i_acl_689_obs_key_from_virtual_key322_q = i_acl_682_obs_key_from_virtual_key320_q;
            1'b1 : i_acl_689_obs_key_from_virtual_key322_q = redist62_sync_together533_aunroll_x_in_c1_eni1_57_tpl_9_mem_q;
            default : i_acl_689_obs_key_from_virtual_key322_q = 64'b0;
        endcase
    end

    // c_i32_139526_recast_x(CONSTANT,438)
    assign c_i32_139526_recast_x_q = $unsigned(32'b00000000000000000000000010001011);

    // i_unnamed_obs_key_from_virtual_key323(LOGICAL,318)@9 + 1
    assign i_unnamed_obs_key_from_virtual_key323_qi = $unsigned(redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q == c_i32_139526_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_from_virtual_key323_delay ( .xin(i_unnamed_obs_key_from_virtual_key323_qi), .xout(i_unnamed_obs_key_from_virtual_key323_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_696_obs_key_from_virtual_key325(MUX,129)@10
    assign i_acl_696_obs_key_from_virtual_key325_s = i_unnamed_obs_key_from_virtual_key323_q;
    always @(i_acl_696_obs_key_from_virtual_key325_s or i_acl_689_obs_key_from_virtual_key322_q or redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_q)
    begin
        unique case (i_acl_696_obs_key_from_virtual_key325_s)
            1'b0 : i_acl_696_obs_key_from_virtual_key325_q = i_acl_689_obs_key_from_virtual_key322_q;
            1'b1 : i_acl_696_obs_key_from_virtual_key325_q = redist93_sync_together533_aunroll_x_in_c1_eni1_87_tpl_9_mem_q;
            default : i_acl_696_obs_key_from_virtual_key325_q = 64'b0;
        endcase
    end

    // c_i32_148478_recast_x(CONSTANT,445)
    assign c_i32_148478_recast_x_q = $unsigned(32'b00000000000000000000000010010100);

    // i_pivot33_obs_key_from_virtual_key123(COMPARE,277)@9
    assign i_pivot33_obs_key_from_virtual_key123_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot33_obs_key_from_virtual_key123_b = $unsigned({{2{c_i32_148478_recast_x_q[31]}}, c_i32_148478_recast_x_q});
    assign i_pivot33_obs_key_from_virtual_key123_o = $unsigned($signed(i_pivot33_obs_key_from_virtual_key123_a) - $signed(i_pivot33_obs_key_from_virtual_key123_b));
    assign i_pivot33_obs_key_from_virtual_key123_c[0] = i_pivot33_obs_key_from_virtual_key123_o[33];

    // i_acl_697_obs_key_from_virtual_key326(LOGICAL,130)@9 + 1
    assign i_acl_697_obs_key_from_virtual_key326_qi = i_pivot33_obs_key_from_virtual_key123_c ^ i_pivot37_obs_key_from_virtual_key65_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_697_obs_key_from_virtual_key326_delay ( .xin(i_acl_697_obs_key_from_virtual_key326_qi), .xout(i_acl_697_obs_key_from_virtual_key326_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_703_obs_key_from_virtual_key327(MUX,131)@10
    assign i_acl_703_obs_key_from_virtual_key327_s = i_acl_697_obs_key_from_virtual_key326_q;
    always @(i_acl_703_obs_key_from_virtual_key327_s or i_acl_696_obs_key_from_virtual_key325_q or redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_q)
    begin
        unique case (i_acl_703_obs_key_from_virtual_key327_s)
            1'b0 : i_acl_703_obs_key_from_virtual_key327_q = i_acl_696_obs_key_from_virtual_key325_q;
            1'b1 : i_acl_703_obs_key_from_virtual_key327_q = redist31_sync_together533_aunroll_x_in_c1_eni1_26_tpl_9_mem_q;
            default : i_acl_703_obs_key_from_virtual_key327_q = 64'b0;
        endcase
    end

    // c_i32_171488_recast_x(CONSTANT,468)
    assign c_i32_171488_recast_x_q = $unsigned(32'b00000000000000000000000010101011);

    // i_pivot75_obs_key_from_virtual_key143(COMPARE,300)@9
    assign i_pivot75_obs_key_from_virtual_key143_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot75_obs_key_from_virtual_key143_b = $unsigned({{2{c_i32_171488_recast_x_q[31]}}, c_i32_171488_recast_x_q});
    assign i_pivot75_obs_key_from_virtual_key143_o = $unsigned($signed(i_pivot75_obs_key_from_virtual_key143_a) - $signed(i_pivot75_obs_key_from_virtual_key143_b));
    assign i_pivot75_obs_key_from_virtual_key143_c[0] = i_pivot75_obs_key_from_virtual_key143_o[33];

    // redist125_i_pivot77_obs_key_from_virtual_key77_c_4(DELAY,670)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_i_pivot77_obs_key_from_virtual_key77_c_4_delay_0 <= '0;
            redist125_i_pivot77_obs_key_from_virtual_key77_c_4_delay_1 <= '0;
            redist125_i_pivot77_obs_key_from_virtual_key77_c_4_q <= '0;
        end
        else
        begin
            redist125_i_pivot77_obs_key_from_virtual_key77_c_4_delay_0 <= $unsigned(i_pivot77_obs_key_from_virtual_key77_c);
            redist125_i_pivot77_obs_key_from_virtual_key77_c_4_delay_1 <= redist125_i_pivot77_obs_key_from_virtual_key77_c_4_delay_0;
            redist125_i_pivot77_obs_key_from_virtual_key77_c_4_q <= redist125_i_pivot77_obs_key_from_virtual_key77_c_4_delay_1;
        end
    end

    // i_acl_704_obs_key_from_virtual_key328(LOGICAL,132)@9 + 1
    assign i_acl_704_obs_key_from_virtual_key328_qi = redist125_i_pivot77_obs_key_from_virtual_key77_c_4_q ^ i_pivot75_obs_key_from_virtual_key143_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_704_obs_key_from_virtual_key328_delay ( .xin(i_acl_704_obs_key_from_virtual_key328_qi), .xout(i_acl_704_obs_key_from_virtual_key328_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_710_obs_key_from_virtual_key329(MUX,133)@10 + 1
    assign i_acl_710_obs_key_from_virtual_key329_s = i_acl_704_obs_key_from_virtual_key328_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_710_obs_key_from_virtual_key329_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_710_obs_key_from_virtual_key329_s)
                1'b0 : i_acl_710_obs_key_from_virtual_key329_q <= i_acl_703_obs_key_from_virtual_key327_q;
                1'b1 : i_acl_710_obs_key_from_virtual_key329_q <= redist34_sync_together533_aunroll_x_in_c1_eni1_29_tpl_9_mem_q;
                default : i_acl_710_obs_key_from_virtual_key329_q <= 64'b0;
            endcase
        end
    end

    // c_i32_140527_recast_x(CONSTANT,439)
    assign c_i32_140527_recast_x_q = $unsigned(32'b00000000000000000000000010001100);

    // i_unnamed_obs_key_from_virtual_key330(LOGICAL,319)@9 + 1
    assign i_unnamed_obs_key_from_virtual_key330_qi = $unsigned(redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q == c_i32_140527_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_from_virtual_key330_delay ( .xin(i_unnamed_obs_key_from_virtual_key330_qi), .xout(i_unnamed_obs_key_from_virtual_key330_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist118_i_unnamed_obs_key_from_virtual_key330_q_2(DELAY,663)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist118_i_unnamed_obs_key_from_virtual_key330_q_2_q <= '0;
        end
        else
        begin
            redist118_i_unnamed_obs_key_from_virtual_key330_q_2_q <= $unsigned(i_unnamed_obs_key_from_virtual_key330_q);
        end
    end

    // i_acl_717_obs_key_from_virtual_key332(MUX,134)@11
    assign i_acl_717_obs_key_from_virtual_key332_s = redist118_i_unnamed_obs_key_from_virtual_key330_q_2_q;
    always @(i_acl_717_obs_key_from_virtual_key332_s or i_acl_710_obs_key_from_virtual_key329_q or redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_q)
    begin
        unique case (i_acl_717_obs_key_from_virtual_key332_s)
            1'b0 : i_acl_717_obs_key_from_virtual_key332_q = i_acl_710_obs_key_from_virtual_key329_q;
            1'b1 : i_acl_717_obs_key_from_virtual_key332_q = redist92_sync_together533_aunroll_x_in_c1_eni1_86_tpl_10_mem_q;
            default : i_acl_717_obs_key_from_virtual_key332_q = 64'b0;
        endcase
    end

    // c_i32_137528_recast_x(CONSTANT,436)
    assign c_i32_137528_recast_x_q = $unsigned(32'b00000000000000000000000010001001);

    // i_unnamed_obs_key_from_virtual_key333(LOGICAL,320)@9 + 1
    assign i_unnamed_obs_key_from_virtual_key333_qi = $unsigned(redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q == c_i32_137528_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_from_virtual_key333_delay ( .xin(i_unnamed_obs_key_from_virtual_key333_qi), .xout(i_unnamed_obs_key_from_virtual_key333_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist117_i_unnamed_obs_key_from_virtual_key333_q_2(DELAY,662)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist117_i_unnamed_obs_key_from_virtual_key333_q_2_q <= '0;
        end
        else
        begin
            redist117_i_unnamed_obs_key_from_virtual_key333_q_2_q <= $unsigned(i_unnamed_obs_key_from_virtual_key333_q);
        end
    end

    // i_acl_724_obs_key_from_virtual_key335(MUX,135)@11
    assign i_acl_724_obs_key_from_virtual_key335_s = redist117_i_unnamed_obs_key_from_virtual_key333_q_2_q;
    always @(i_acl_724_obs_key_from_virtual_key335_s or i_acl_717_obs_key_from_virtual_key332_q or redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_q)
    begin
        unique case (i_acl_724_obs_key_from_virtual_key335_s)
            1'b0 : i_acl_724_obs_key_from_virtual_key335_q = i_acl_717_obs_key_from_virtual_key332_q;
            1'b1 : i_acl_724_obs_key_from_virtual_key335_q = redist99_sync_together533_aunroll_x_in_c1_eni1_93_tpl_10_mem_q;
            default : i_acl_724_obs_key_from_virtual_key335_q = 64'b0;
        endcase
    end

    // redist129_i_pivot29_obs_key_from_virtual_key63_c_2(DELAY,674)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist129_i_pivot29_obs_key_from_virtual_key63_c_2_q <= '0;
        end
        else
        begin
            redist129_i_pivot29_obs_key_from_virtual_key63_c_2_q <= $unsigned(i_pivot29_obs_key_from_virtual_key63_c);
        end
    end

    // c_i32_143421_recast_x(CONSTANT,441)
    assign c_i32_143421_recast_x_q = $unsigned(32'b00000000000000000000000010001111);

    // i_pivot55_obs_key_from_virtual_key9(COMPARE,289)@9
    assign i_pivot55_obs_key_from_virtual_key9_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot55_obs_key_from_virtual_key9_b = $unsigned({{2{c_i32_143421_recast_x_q[31]}}, c_i32_143421_recast_x_q});
    assign i_pivot55_obs_key_from_virtual_key9_o = $unsigned($signed(i_pivot55_obs_key_from_virtual_key9_a) - $signed(i_pivot55_obs_key_from_virtual_key9_b));
    assign i_pivot55_obs_key_from_virtual_key9_c[0] = i_pivot55_obs_key_from_virtual_key9_o[33];

    // i_acl_727_obs_key_from_virtual_key336(LOGICAL,136)@9 + 1
    assign i_acl_727_obs_key_from_virtual_key336_qi = i_pivot55_obs_key_from_virtual_key9_c ^ redist129_i_pivot29_obs_key_from_virtual_key63_c_2_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_727_obs_key_from_virtual_key336_delay ( .xin(i_acl_727_obs_key_from_virtual_key336_qi), .xout(i_acl_727_obs_key_from_virtual_key336_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist175_i_acl_727_obs_key_from_virtual_key336_q_2(DELAY,720)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_acl_727_obs_key_from_virtual_key336_q_2_q <= '0;
        end
        else
        begin
            redist175_i_acl_727_obs_key_from_virtual_key336_q_2_q <= $unsigned(i_acl_727_obs_key_from_virtual_key336_q);
        end
    end

    // i_acl_730_obs_key_from_virtual_key337(MUX,137)@11
    assign i_acl_730_obs_key_from_virtual_key337_s = redist175_i_acl_727_obs_key_from_virtual_key336_q_2_q;
    always @(i_acl_730_obs_key_from_virtual_key337_s or i_acl_724_obs_key_from_virtual_key335_q or redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_q)
    begin
        unique case (i_acl_730_obs_key_from_virtual_key337_s)
            1'b0 : i_acl_730_obs_key_from_virtual_key337_q = i_acl_724_obs_key_from_virtual_key335_q;
            1'b1 : i_acl_730_obs_key_from_virtual_key337_q = redist67_sync_together533_aunroll_x_in_c1_eni1_62_tpl_10_mem_q;
            default : i_acl_730_obs_key_from_virtual_key337_q = 64'b0;
        endcase
    end

    // redist141_i_pivot109_obs_key_from_virtual_key11_c_4(DELAY,686)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist141_i_pivot109_obs_key_from_virtual_key11_c_4_delay_0 <= '0;
            redist141_i_pivot109_obs_key_from_virtual_key11_c_4_delay_1 <= '0;
            redist141_i_pivot109_obs_key_from_virtual_key11_c_4_q <= '0;
        end
        else
        begin
            redist141_i_pivot109_obs_key_from_virtual_key11_c_4_delay_0 <= $unsigned(i_pivot109_obs_key_from_virtual_key11_c);
            redist141_i_pivot109_obs_key_from_virtual_key11_c_4_delay_1 <= redist141_i_pivot109_obs_key_from_virtual_key11_c_4_delay_0;
            redist141_i_pivot109_obs_key_from_virtual_key11_c_4_q <= redist141_i_pivot109_obs_key_from_virtual_key11_c_4_delay_1;
        end
    end

    // i_acl_734_obs_key_from_virtual_key338(LOGICAL,138)@9 + 1
    assign i_acl_734_obs_key_from_virtual_key338_qi = i_pivot75_obs_key_from_virtual_key143_c ^ redist141_i_pivot109_obs_key_from_virtual_key11_c_4_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_734_obs_key_from_virtual_key338_delay ( .xin(i_acl_734_obs_key_from_virtual_key338_qi), .xout(i_acl_734_obs_key_from_virtual_key338_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist174_i_acl_734_obs_key_from_virtual_key338_q_2(DELAY,719)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist174_i_acl_734_obs_key_from_virtual_key338_q_2_q <= '0;
        end
        else
        begin
            redist174_i_acl_734_obs_key_from_virtual_key338_q_2_q <= $unsigned(i_acl_734_obs_key_from_virtual_key338_q);
        end
    end

    // i_acl_737_obs_key_from_virtual_key339(MUX,139)@11
    assign i_acl_737_obs_key_from_virtual_key339_s = redist174_i_acl_734_obs_key_from_virtual_key338_q_2_q;
    always @(i_acl_737_obs_key_from_virtual_key339_s or i_acl_730_obs_key_from_virtual_key337_q or redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_q)
    begin
        unique case (i_acl_737_obs_key_from_virtual_key339_s)
            1'b0 : i_acl_737_obs_key_from_virtual_key339_q = i_acl_730_obs_key_from_virtual_key337_q;
            1'b1 : i_acl_737_obs_key_from_virtual_key339_q = redist32_sync_together533_aunroll_x_in_c1_eni1_27_tpl_10_mem_q;
            default : i_acl_737_obs_key_from_virtual_key339_q = 64'b0;
        endcase
    end

    // redist122_i_pivot_obs_key_from_virtual_key115_c_4(DELAY,667)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_i_pivot_obs_key_from_virtual_key115_c_4_delay_0 <= '0;
            redist122_i_pivot_obs_key_from_virtual_key115_c_4_delay_1 <= '0;
            redist122_i_pivot_obs_key_from_virtual_key115_c_4_q <= '0;
        end
        else
        begin
            redist122_i_pivot_obs_key_from_virtual_key115_c_4_delay_0 <= $unsigned(i_pivot_obs_key_from_virtual_key115_c);
            redist122_i_pivot_obs_key_from_virtual_key115_c_4_delay_1 <= redist122_i_pivot_obs_key_from_virtual_key115_c_4_delay_0;
            redist122_i_pivot_obs_key_from_virtual_key115_c_4_q <= redist122_i_pivot_obs_key_from_virtual_key115_c_4_delay_1;
        end
    end

    // c_i32_130445_recast_x(CONSTANT,429)
    assign c_i32_130445_recast_x_q = $unsigned(32'b00000000000000000000000010000010);

    // i_pivot3_obs_key_from_virtual_key57(COMPARE,281)@9
    assign i_pivot3_obs_key_from_virtual_key57_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot3_obs_key_from_virtual_key57_b = $unsigned({{2{c_i32_130445_recast_x_q[31]}}, c_i32_130445_recast_x_q});
    assign i_pivot3_obs_key_from_virtual_key57_o = $unsigned($signed(i_pivot3_obs_key_from_virtual_key57_a) - $signed(i_pivot3_obs_key_from_virtual_key57_b));
    assign i_pivot3_obs_key_from_virtual_key57_c[0] = i_pivot3_obs_key_from_virtual_key57_o[33];

    // i_acl_738_obs_key_from_virtual_key340(LOGICAL,140)@9 + 1
    assign i_acl_738_obs_key_from_virtual_key340_qi = i_pivot3_obs_key_from_virtual_key57_c ^ redist122_i_pivot_obs_key_from_virtual_key115_c_4_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_738_obs_key_from_virtual_key340_delay ( .xin(i_acl_738_obs_key_from_virtual_key340_qi), .xout(i_acl_738_obs_key_from_virtual_key340_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist173_i_acl_738_obs_key_from_virtual_key340_q_2(DELAY,718)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist173_i_acl_738_obs_key_from_virtual_key340_q_2_q <= '0;
        end
        else
        begin
            redist173_i_acl_738_obs_key_from_virtual_key340_q_2_q <= $unsigned(i_acl_738_obs_key_from_virtual_key340_q);
        end
    end

    // i_acl_744_obs_key_from_virtual_key341(MUX,141)@11
    assign i_acl_744_obs_key_from_virtual_key341_s = redist173_i_acl_738_obs_key_from_virtual_key340_q_2_q;
    always @(i_acl_744_obs_key_from_virtual_key341_s or i_acl_737_obs_key_from_virtual_key339_q or redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_q)
    begin
        unique case (i_acl_744_obs_key_from_virtual_key341_s)
            1'b0 : i_acl_744_obs_key_from_virtual_key341_q = i_acl_737_obs_key_from_virtual_key339_q;
            1'b1 : i_acl_744_obs_key_from_virtual_key341_q = redist109_sync_together533_aunroll_x_in_c1_eni1_103_tpl_10_mem_q;
            default : i_acl_744_obs_key_from_virtual_key341_q = 64'b0;
        endcase
    end

    // c_i32_206429_recast_x(CONSTANT,495)
    assign c_i32_206429_recast_x_q = $unsigned(32'b00000000000000000000000011001110);

    // i_pivot161_obs_key_from_virtual_key25(COMPARE,242)@9
    assign i_pivot161_obs_key_from_virtual_key25_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot161_obs_key_from_virtual_key25_b = $unsigned({{2{c_i32_206429_recast_x_q[31]}}, c_i32_206429_recast_x_q});
    assign i_pivot161_obs_key_from_virtual_key25_o = $unsigned($signed(i_pivot161_obs_key_from_virtual_key25_a) - $signed(i_pivot161_obs_key_from_virtual_key25_b));
    assign i_pivot161_obs_key_from_virtual_key25_c[0] = i_pivot161_obs_key_from_virtual_key25_o[33];

    // c_i32_205496_recast_x(CONSTANT,494)
    assign c_i32_205496_recast_x_q = $unsigned(32'b00000000000000000000000011001101);

    // i_pivot143_obs_key_from_virtual_key159(COMPARE,233)@9
    assign i_pivot143_obs_key_from_virtual_key159_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot143_obs_key_from_virtual_key159_b = $unsigned({{2{c_i32_205496_recast_x_q[31]}}, c_i32_205496_recast_x_q});
    assign i_pivot143_obs_key_from_virtual_key159_o = $unsigned($signed(i_pivot143_obs_key_from_virtual_key159_a) - $signed(i_pivot143_obs_key_from_virtual_key159_b));
    assign i_pivot143_obs_key_from_virtual_key159_c[0] = i_pivot143_obs_key_from_virtual_key159_o[33];

    // i_acl_747_obs_key_from_virtual_key342(LOGICAL,142)@9 + 1
    assign i_acl_747_obs_key_from_virtual_key342_qi = i_pivot143_obs_key_from_virtual_key159_c ^ i_pivot161_obs_key_from_virtual_key25_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_747_obs_key_from_virtual_key342_delay ( .xin(i_acl_747_obs_key_from_virtual_key342_qi), .xout(i_acl_747_obs_key_from_virtual_key342_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist172_i_acl_747_obs_key_from_virtual_key342_q_2(DELAY,717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_acl_747_obs_key_from_virtual_key342_q_2_q <= '0;
        end
        else
        begin
            redist172_i_acl_747_obs_key_from_virtual_key342_q_2_q <= $unsigned(i_acl_747_obs_key_from_virtual_key342_q);
        end
    end

    // i_acl_751_obs_key_from_virtual_key343(MUX,143)@11
    assign i_acl_751_obs_key_from_virtual_key343_s = redist172_i_acl_747_obs_key_from_virtual_key342_q_2_q;
    always @(i_acl_751_obs_key_from_virtual_key343_s or i_acl_744_obs_key_from_virtual_key341_q or redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_q)
    begin
        unique case (i_acl_751_obs_key_from_virtual_key343_s)
            1'b0 : i_acl_751_obs_key_from_virtual_key343_q = i_acl_744_obs_key_from_virtual_key341_q;
            1'b1 : i_acl_751_obs_key_from_virtual_key343_q = redist27_sync_together533_aunroll_x_in_c1_eni1_21_tpl_10_mem_q;
            default : i_acl_751_obs_key_from_virtual_key343_q = 64'b0;
        endcase
    end

    // c_i32_204462_recast_x(CONSTANT,493)
    assign c_i32_204462_recast_x_q = $unsigned(32'b00000000000000000000000011001100);

    // i_pivot145_obs_key_from_virtual_key91(COMPARE,234)@9
    assign i_pivot145_obs_key_from_virtual_key91_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot145_obs_key_from_virtual_key91_b = $unsigned({{2{c_i32_204462_recast_x_q[31]}}, c_i32_204462_recast_x_q});
    assign i_pivot145_obs_key_from_virtual_key91_o = $unsigned($signed(i_pivot145_obs_key_from_virtual_key91_a) - $signed(i_pivot145_obs_key_from_virtual_key91_b));
    assign i_pivot145_obs_key_from_virtual_key91_c[0] = i_pivot145_obs_key_from_virtual_key91_o[33];

    // c_i32_203495_recast_x(CONSTANT,492)
    assign c_i32_203495_recast_x_q = $unsigned(32'b00000000000000000000000011001011);

    // i_pivot141_obs_key_from_virtual_key157(COMPARE,232)@9
    assign i_pivot141_obs_key_from_virtual_key157_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot141_obs_key_from_virtual_key157_b = $unsigned({{2{c_i32_203495_recast_x_q[31]}}, c_i32_203495_recast_x_q});
    assign i_pivot141_obs_key_from_virtual_key157_o = $unsigned($signed(i_pivot141_obs_key_from_virtual_key157_a) - $signed(i_pivot141_obs_key_from_virtual_key157_b));
    assign i_pivot141_obs_key_from_virtual_key157_c[0] = i_pivot141_obs_key_from_virtual_key157_o[33];

    // i_acl_752_obs_key_from_virtual_key344(LOGICAL,144)@9 + 1
    assign i_acl_752_obs_key_from_virtual_key344_qi = i_pivot141_obs_key_from_virtual_key157_c ^ i_pivot145_obs_key_from_virtual_key91_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_752_obs_key_from_virtual_key344_delay ( .xin(i_acl_752_obs_key_from_virtual_key344_qi), .xout(i_acl_752_obs_key_from_virtual_key344_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist171_i_acl_752_obs_key_from_virtual_key344_q_2(DELAY,716)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist171_i_acl_752_obs_key_from_virtual_key344_q_2_q <= '0;
        end
        else
        begin
            redist171_i_acl_752_obs_key_from_virtual_key344_q_2_q <= $unsigned(i_acl_752_obs_key_from_virtual_key344_q);
        end
    end

    // i_acl_758_obs_key_from_virtual_key345(MUX,145)@11 + 1
    assign i_acl_758_obs_key_from_virtual_key345_s = redist171_i_acl_752_obs_key_from_virtual_key344_q_2_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_758_obs_key_from_virtual_key345_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_758_obs_key_from_virtual_key345_s)
                1'b0 : i_acl_758_obs_key_from_virtual_key345_q <= i_acl_751_obs_key_from_virtual_key343_q;
                1'b1 : i_acl_758_obs_key_from_virtual_key345_q <= redist89_sync_together533_aunroll_x_in_c1_eni1_83_tpl_10_mem_q;
                default : i_acl_758_obs_key_from_virtual_key345_q <= 64'b0;
            endcase
        end
    end

    // c_i32_200461_recast_x(CONSTANT,489)
    assign c_i32_200461_recast_x_q = $unsigned(32'b00000000000000000000000011001000);

    // i_pivot139_obs_key_from_virtual_key89(COMPARE,230)@9
    assign i_pivot139_obs_key_from_virtual_key89_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot139_obs_key_from_virtual_key89_b = $unsigned({{2{c_i32_200461_recast_x_q[31]}}, c_i32_200461_recast_x_q});
    assign i_pivot139_obs_key_from_virtual_key89_o = $unsigned($signed(i_pivot139_obs_key_from_virtual_key89_a) - $signed(i_pivot139_obs_key_from_virtual_key89_b));
    assign i_pivot139_obs_key_from_virtual_key89_c[0] = i_pivot139_obs_key_from_virtual_key89_o[33];

    // c_i32_199423_recast_x(CONSTANT,488)
    assign c_i32_199423_recast_x_q = $unsigned(32'b00000000000000000000000011000111);

    // i_pivot163_obs_key_from_virtual_key13(COMPARE,243)@9
    assign i_pivot163_obs_key_from_virtual_key13_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot163_obs_key_from_virtual_key13_b = $unsigned({{2{c_i32_199423_recast_x_q[31]}}, c_i32_199423_recast_x_q});
    assign i_pivot163_obs_key_from_virtual_key13_o = $unsigned($signed(i_pivot163_obs_key_from_virtual_key13_a) - $signed(i_pivot163_obs_key_from_virtual_key13_b));
    assign i_pivot163_obs_key_from_virtual_key13_c[0] = i_pivot163_obs_key_from_virtual_key13_o[33];

    // i_acl_761_obs_key_from_virtual_key346(LOGICAL,146)@9 + 1
    assign i_acl_761_obs_key_from_virtual_key346_qi = i_pivot163_obs_key_from_virtual_key13_c ^ i_pivot139_obs_key_from_virtual_key89_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_761_obs_key_from_virtual_key346_delay ( .xin(i_acl_761_obs_key_from_virtual_key346_qi), .xout(i_acl_761_obs_key_from_virtual_key346_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist170_i_acl_761_obs_key_from_virtual_key346_q_3(DELAY,715)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist170_i_acl_761_obs_key_from_virtual_key346_q_3_delay_0 <= '0;
            redist170_i_acl_761_obs_key_from_virtual_key346_q_3_q <= '0;
        end
        else
        begin
            redist170_i_acl_761_obs_key_from_virtual_key346_q_3_delay_0 <= $unsigned(i_acl_761_obs_key_from_virtual_key346_q);
            redist170_i_acl_761_obs_key_from_virtual_key346_q_3_q <= redist170_i_acl_761_obs_key_from_virtual_key346_q_3_delay_0;
        end
    end

    // i_acl_764_obs_key_from_virtual_key347(MUX,147)@12
    assign i_acl_764_obs_key_from_virtual_key347_s = redist170_i_acl_761_obs_key_from_virtual_key346_q_3_q;
    always @(i_acl_764_obs_key_from_virtual_key347_s or i_acl_758_obs_key_from_virtual_key345_q or redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_q)
    begin
        unique case (i_acl_764_obs_key_from_virtual_key347_s)
            1'b0 : i_acl_764_obs_key_from_virtual_key347_q = i_acl_758_obs_key_from_virtual_key345_q;
            1'b1 : i_acl_764_obs_key_from_virtual_key347_q = redist84_sync_together533_aunroll_x_in_c1_eni1_78_tpl_11_mem_q;
            default : i_acl_764_obs_key_from_virtual_key347_q = 64'b0;
        endcase
    end

    // c_i32_201494_recast_x(CONSTANT,490)
    assign c_i32_201494_recast_x_q = $unsigned(32'b00000000000000000000000011001001);

    // i_pivot137_obs_key_from_virtual_key155(COMPARE,229)@9
    assign i_pivot137_obs_key_from_virtual_key155_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot137_obs_key_from_virtual_key155_b = $unsigned({{2{c_i32_201494_recast_x_q[31]}}, c_i32_201494_recast_x_q});
    assign i_pivot137_obs_key_from_virtual_key155_o = $unsigned($signed(i_pivot137_obs_key_from_virtual_key155_a) - $signed(i_pivot137_obs_key_from_virtual_key155_b));
    assign i_pivot137_obs_key_from_virtual_key155_c[0] = i_pivot137_obs_key_from_virtual_key155_o[33];

    // i_acl_765_obs_key_from_virtual_key348(LOGICAL,148)@9 + 1
    assign i_acl_765_obs_key_from_virtual_key348_qi = i_pivot139_obs_key_from_virtual_key89_c ^ i_pivot137_obs_key_from_virtual_key155_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_765_obs_key_from_virtual_key348_delay ( .xin(i_acl_765_obs_key_from_virtual_key348_qi), .xout(i_acl_765_obs_key_from_virtual_key348_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist169_i_acl_765_obs_key_from_virtual_key348_q_3(DELAY,714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist169_i_acl_765_obs_key_from_virtual_key348_q_3_delay_0 <= '0;
            redist169_i_acl_765_obs_key_from_virtual_key348_q_3_q <= '0;
        end
        else
        begin
            redist169_i_acl_765_obs_key_from_virtual_key348_q_3_delay_0 <= $unsigned(i_acl_765_obs_key_from_virtual_key348_q);
            redist169_i_acl_765_obs_key_from_virtual_key348_q_3_q <= redist169_i_acl_765_obs_key_from_virtual_key348_q_3_delay_0;
        end
    end

    // i_acl_771_obs_key_from_virtual_key349(MUX,149)@12
    assign i_acl_771_obs_key_from_virtual_key349_s = redist169_i_acl_765_obs_key_from_virtual_key348_q_3_q;
    always @(i_acl_771_obs_key_from_virtual_key349_s or i_acl_764_obs_key_from_virtual_key347_q or redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_q)
    begin
        unique case (i_acl_771_obs_key_from_virtual_key349_s)
            1'b0 : i_acl_771_obs_key_from_virtual_key349_q = i_acl_764_obs_key_from_virtual_key347_q;
            1'b1 : i_acl_771_obs_key_from_virtual_key349_q = redist86_sync_together533_aunroll_x_in_c1_eni1_80_tpl_11_mem_q;
            default : i_acl_771_obs_key_from_virtual_key349_q = 64'b0;
        endcase
    end

    // redist137_i_pivot129_obs_key_from_virtual_key153_c_7(DELAY,682)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist137_i_pivot129_obs_key_from_virtual_key153_c_7 ( .xin(i_pivot129_obs_key_from_virtual_key153_c), .xout(redist137_i_pivot129_obs_key_from_virtual_key153_c_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_775_obs_key_from_virtual_key350(LOGICAL,150)@9 + 1
    assign i_acl_775_obs_key_from_virtual_key350_qi = redist137_i_pivot129_obs_key_from_virtual_key153_c_7_q ^ i_pivot163_obs_key_from_virtual_key13_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_775_obs_key_from_virtual_key350_delay ( .xin(i_acl_775_obs_key_from_virtual_key350_qi), .xout(i_acl_775_obs_key_from_virtual_key350_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist168_i_acl_775_obs_key_from_virtual_key350_q_3(DELAY,713)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist168_i_acl_775_obs_key_from_virtual_key350_q_3_delay_0 <= '0;
            redist168_i_acl_775_obs_key_from_virtual_key350_q_3_q <= '0;
        end
        else
        begin
            redist168_i_acl_775_obs_key_from_virtual_key350_q_3_delay_0 <= $unsigned(i_acl_775_obs_key_from_virtual_key350_q);
            redist168_i_acl_775_obs_key_from_virtual_key350_q_3_q <= redist168_i_acl_775_obs_key_from_virtual_key350_q_3_delay_0;
        end
    end

    // i_acl_778_obs_key_from_virtual_key351(MUX,151)@12
    assign i_acl_778_obs_key_from_virtual_key351_s = redist168_i_acl_775_obs_key_from_virtual_key350_q_3_q;
    always @(i_acl_778_obs_key_from_virtual_key351_s or i_acl_771_obs_key_from_virtual_key349_q or redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_q)
    begin
        unique case (i_acl_778_obs_key_from_virtual_key351_s)
            1'b0 : i_acl_778_obs_key_from_virtual_key351_q = i_acl_771_obs_key_from_virtual_key349_q;
            1'b1 : i_acl_778_obs_key_from_virtual_key351_q = redist88_sync_together533_aunroll_x_in_c1_eni1_82_tpl_11_mem_q;
            default : i_acl_778_obs_key_from_virtual_key351_q = 64'b0;
        endcase
    end

    // c_i32_202439_recast_x(CONSTANT,491)
    assign c_i32_202439_recast_x_q = $unsigned(32'b00000000000000000000000011001010);

    // i_pivot147_obs_key_from_virtual_key45(COMPARE,235)@9
    assign i_pivot147_obs_key_from_virtual_key45_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot147_obs_key_from_virtual_key45_b = $unsigned({{2{c_i32_202439_recast_x_q[31]}}, c_i32_202439_recast_x_q});
    assign i_pivot147_obs_key_from_virtual_key45_o = $unsigned($signed(i_pivot147_obs_key_from_virtual_key45_a) - $signed(i_pivot147_obs_key_from_virtual_key45_b));
    assign i_pivot147_obs_key_from_virtual_key45_c[0] = i_pivot147_obs_key_from_virtual_key45_o[33];

    // i_acl_780_obs_key_from_virtual_key352(LOGICAL,152)@9 + 1
    assign i_acl_780_obs_key_from_virtual_key352_qi = i_pivot147_obs_key_from_virtual_key45_c ^ i_pivot141_obs_key_from_virtual_key157_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_780_obs_key_from_virtual_key352_delay ( .xin(i_acl_780_obs_key_from_virtual_key352_qi), .xout(i_acl_780_obs_key_from_virtual_key352_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist167_i_acl_780_obs_key_from_virtual_key352_q_3(DELAY,712)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist167_i_acl_780_obs_key_from_virtual_key352_q_3_delay_0 <= '0;
            redist167_i_acl_780_obs_key_from_virtual_key352_q_3_q <= '0;
        end
        else
        begin
            redist167_i_acl_780_obs_key_from_virtual_key352_q_3_delay_0 <= $unsigned(i_acl_780_obs_key_from_virtual_key352_q);
            redist167_i_acl_780_obs_key_from_virtual_key352_q_3_q <= redist167_i_acl_780_obs_key_from_virtual_key352_q_3_delay_0;
        end
    end

    // i_acl_785_obs_key_from_virtual_key353(MUX,153)@12
    assign i_acl_785_obs_key_from_virtual_key353_s = redist167_i_acl_780_obs_key_from_virtual_key352_q_3_q;
    always @(i_acl_785_obs_key_from_virtual_key353_s or i_acl_778_obs_key_from_virtual_key351_q or redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_q)
    begin
        unique case (i_acl_785_obs_key_from_virtual_key353_s)
            1'b0 : i_acl_785_obs_key_from_virtual_key353_q = i_acl_778_obs_key_from_virtual_key351_q;
            1'b1 : i_acl_785_obs_key_from_virtual_key353_q = redist35_sync_together533_aunroll_x_in_c1_eni1_30_tpl_11_mem_q;
            default : i_acl_785_obs_key_from_virtual_key353_q = 64'b0;
        endcase
    end

    // c_i32_215500_recast_x(CONSTANT,504)
    assign c_i32_215500_recast_x_q = $unsigned(32'b00000000000000000000000011010111);

    // i_pivot165_obs_key_from_virtual_key167(COMPARE,244)@9
    assign i_pivot165_obs_key_from_virtual_key167_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot165_obs_key_from_virtual_key167_b = $unsigned({{2{c_i32_215500_recast_x_q[31]}}, c_i32_215500_recast_x_q});
    assign i_pivot165_obs_key_from_virtual_key167_o = $unsigned($signed(i_pivot165_obs_key_from_virtual_key167_a) - $signed(i_pivot165_obs_key_from_virtual_key167_b));
    assign i_pivot165_obs_key_from_virtual_key167_c[0] = i_pivot165_obs_key_from_virtual_key167_o[33];

    // c_i32_214465_recast_x(CONSTANT,503)
    assign c_i32_214465_recast_x_q = $unsigned(32'b00000000000000000000000011010110);

    // i_pivot167_obs_key_from_virtual_key97(COMPARE,245)@9
    assign i_pivot167_obs_key_from_virtual_key97_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot167_obs_key_from_virtual_key97_b = $unsigned({{2{c_i32_214465_recast_x_q[31]}}, c_i32_214465_recast_x_q});
    assign i_pivot167_obs_key_from_virtual_key97_o = $unsigned($signed(i_pivot167_obs_key_from_virtual_key97_a) - $signed(i_pivot167_obs_key_from_virtual_key97_b));
    assign i_pivot167_obs_key_from_virtual_key97_c[0] = i_pivot167_obs_key_from_virtual_key97_o[33];

    // i_acl_786_obs_key_from_virtual_key354(LOGICAL,154)@9 + 1
    assign i_acl_786_obs_key_from_virtual_key354_qi = i_pivot167_obs_key_from_virtual_key97_c ^ i_pivot165_obs_key_from_virtual_key167_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_786_obs_key_from_virtual_key354_delay ( .xin(i_acl_786_obs_key_from_virtual_key354_qi), .xout(i_acl_786_obs_key_from_virtual_key354_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist166_i_acl_786_obs_key_from_virtual_key354_q_3(DELAY,711)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist166_i_acl_786_obs_key_from_virtual_key354_q_3_delay_0 <= '0;
            redist166_i_acl_786_obs_key_from_virtual_key354_q_3_q <= '0;
        end
        else
        begin
            redist166_i_acl_786_obs_key_from_virtual_key354_q_3_delay_0 <= $unsigned(i_acl_786_obs_key_from_virtual_key354_q);
            redist166_i_acl_786_obs_key_from_virtual_key354_q_3_q <= redist166_i_acl_786_obs_key_from_virtual_key354_q_3_delay_0;
        end
    end

    // i_acl_792_obs_key_from_virtual_key355(MUX,155)@12
    assign i_acl_792_obs_key_from_virtual_key355_s = redist166_i_acl_786_obs_key_from_virtual_key354_q_3_q;
    always @(i_acl_792_obs_key_from_virtual_key355_s or i_acl_785_obs_key_from_virtual_key353_q or redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_q)
    begin
        unique case (i_acl_792_obs_key_from_virtual_key355_s)
            1'b0 : i_acl_792_obs_key_from_virtual_key355_q = i_acl_785_obs_key_from_virtual_key353_q;
            1'b1 : i_acl_792_obs_key_from_virtual_key355_q = redist75_sync_together533_aunroll_x_in_c1_eni1_69_tpl_11_mem_q;
            default : i_acl_792_obs_key_from_virtual_key355_q = 64'b0;
        endcase
    end

    // c_i32_213420_recast_x(CONSTANT,502)
    assign c_i32_213420_recast_x_q = $unsigned(32'b00000000000000000000000011010101);

    // i_pivot221_obs_key_from_virtual_key7(COMPARE,272)@9
    assign i_pivot221_obs_key_from_virtual_key7_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot221_obs_key_from_virtual_key7_b = $unsigned({{2{c_i32_213420_recast_x_q[31]}}, c_i32_213420_recast_x_q});
    assign i_pivot221_obs_key_from_virtual_key7_o = $unsigned($signed(i_pivot221_obs_key_from_virtual_key7_a) - $signed(i_pivot221_obs_key_from_virtual_key7_b));
    assign i_pivot221_obs_key_from_virtual_key7_c[0] = i_pivot221_obs_key_from_virtual_key7_o[33];

    // i_acl_796_obs_key_from_virtual_key356(LOGICAL,156)@9 + 1
    assign i_acl_796_obs_key_from_virtual_key356_qi = i_pivot221_obs_key_from_virtual_key7_c ^ i_pivot167_obs_key_from_virtual_key97_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_796_obs_key_from_virtual_key356_delay ( .xin(i_acl_796_obs_key_from_virtual_key356_qi), .xout(i_acl_796_obs_key_from_virtual_key356_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist165_i_acl_796_obs_key_from_virtual_key356_q_3(DELAY,710)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist165_i_acl_796_obs_key_from_virtual_key356_q_3_delay_0 <= '0;
            redist165_i_acl_796_obs_key_from_virtual_key356_q_3_q <= '0;
        end
        else
        begin
            redist165_i_acl_796_obs_key_from_virtual_key356_q_3_delay_0 <= $unsigned(i_acl_796_obs_key_from_virtual_key356_q);
            redist165_i_acl_796_obs_key_from_virtual_key356_q_3_q <= redist165_i_acl_796_obs_key_from_virtual_key356_q_3_delay_0;
        end
    end

    // i_acl_798_obs_key_from_virtual_key357(MUX,157)@12
    assign i_acl_798_obs_key_from_virtual_key357_s = redist165_i_acl_796_obs_key_from_virtual_key356_q_3_q;
    always @(i_acl_798_obs_key_from_virtual_key357_s or i_acl_792_obs_key_from_virtual_key355_q or redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_q)
    begin
        unique case (i_acl_798_obs_key_from_virtual_key357_s)
            1'b0 : i_acl_798_obs_key_from_virtual_key357_q = i_acl_792_obs_key_from_virtual_key355_q;
            1'b1 : i_acl_798_obs_key_from_virtual_key357_q = redist76_sync_together533_aunroll_x_in_c1_eni1_70_tpl_11_mem_q;
            default : i_acl_798_obs_key_from_virtual_key357_q = 64'b0;
        endcase
    end

    // c_i32_212499_recast_x(CONSTANT,501)
    assign c_i32_212499_recast_x_q = $unsigned(32'b00000000000000000000000011010100);

    // i_pivot155_obs_key_from_virtual_key165(COMPARE,239)@9
    assign i_pivot155_obs_key_from_virtual_key165_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot155_obs_key_from_virtual_key165_b = $unsigned({{2{c_i32_212499_recast_x_q[31]}}, c_i32_212499_recast_x_q});
    assign i_pivot155_obs_key_from_virtual_key165_o = $unsigned($signed(i_pivot155_obs_key_from_virtual_key165_a) - $signed(i_pivot155_obs_key_from_virtual_key165_b));
    assign i_pivot155_obs_key_from_virtual_key165_c[0] = i_pivot155_obs_key_from_virtual_key165_o[33];

    // i_acl_803_obs_key_from_virtual_key358(LOGICAL,158)@9 + 1
    assign i_acl_803_obs_key_from_virtual_key358_qi = i_pivot155_obs_key_from_virtual_key165_c ^ i_pivot221_obs_key_from_virtual_key7_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_803_obs_key_from_virtual_key358_delay ( .xin(i_acl_803_obs_key_from_virtual_key358_qi), .xout(i_acl_803_obs_key_from_virtual_key358_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist164_i_acl_803_obs_key_from_virtual_key358_q_3(DELAY,709)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist164_i_acl_803_obs_key_from_virtual_key358_q_3_delay_0 <= '0;
            redist164_i_acl_803_obs_key_from_virtual_key358_q_3_q <= '0;
        end
        else
        begin
            redist164_i_acl_803_obs_key_from_virtual_key358_q_3_delay_0 <= $unsigned(i_acl_803_obs_key_from_virtual_key358_q);
            redist164_i_acl_803_obs_key_from_virtual_key358_q_3_q <= redist164_i_acl_803_obs_key_from_virtual_key358_q_3_delay_0;
        end
    end

    // i_acl_805_obs_key_from_virtual_key359(MUX,159)@12 + 1
    assign i_acl_805_obs_key_from_virtual_key359_s = redist164_i_acl_803_obs_key_from_virtual_key358_q_3_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_805_obs_key_from_virtual_key359_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_805_obs_key_from_virtual_key359_s)
                1'b0 : i_acl_805_obs_key_from_virtual_key359_q <= i_acl_798_obs_key_from_virtual_key357_q;
                1'b1 : i_acl_805_obs_key_from_virtual_key359_q <= redist77_sync_together533_aunroll_x_in_c1_eni1_71_tpl_11_mem_q;
                default : i_acl_805_obs_key_from_virtual_key359_q <= 64'b0;
            endcase
        end
    end

    // c_i32_211464_recast_x(CONSTANT,500)
    assign c_i32_211464_recast_x_q = $unsigned(32'b00000000000000000000000011010011);

    // i_pivot157_obs_key_from_virtual_key95(COMPARE,240)@9
    assign i_pivot157_obs_key_from_virtual_key95_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot157_obs_key_from_virtual_key95_b = $unsigned({{2{c_i32_211464_recast_x_q[31]}}, c_i32_211464_recast_x_q});
    assign i_pivot157_obs_key_from_virtual_key95_o = $unsigned($signed(i_pivot157_obs_key_from_virtual_key95_a) - $signed(i_pivot157_obs_key_from_virtual_key95_b));
    assign i_pivot157_obs_key_from_virtual_key95_c[0] = i_pivot157_obs_key_from_virtual_key95_o[33];

    // i_acl_806_obs_key_from_virtual_key360(LOGICAL,160)@9 + 1
    assign i_acl_806_obs_key_from_virtual_key360_qi = i_pivot157_obs_key_from_virtual_key95_c ^ i_pivot155_obs_key_from_virtual_key165_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_806_obs_key_from_virtual_key360_delay ( .xin(i_acl_806_obs_key_from_virtual_key360_qi), .xout(i_acl_806_obs_key_from_virtual_key360_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist163_i_acl_806_obs_key_from_virtual_key360_q_4(DELAY,708)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist163_i_acl_806_obs_key_from_virtual_key360_q_4_delay_0 <= '0;
            redist163_i_acl_806_obs_key_from_virtual_key360_q_4_delay_1 <= '0;
            redist163_i_acl_806_obs_key_from_virtual_key360_q_4_q <= '0;
        end
        else
        begin
            redist163_i_acl_806_obs_key_from_virtual_key360_q_4_delay_0 <= $unsigned(i_acl_806_obs_key_from_virtual_key360_q);
            redist163_i_acl_806_obs_key_from_virtual_key360_q_4_delay_1 <= redist163_i_acl_806_obs_key_from_virtual_key360_q_4_delay_0;
            redist163_i_acl_806_obs_key_from_virtual_key360_q_4_q <= redist163_i_acl_806_obs_key_from_virtual_key360_q_4_delay_1;
        end
    end

    // i_acl_812_obs_key_from_virtual_key361(MUX,161)@13
    assign i_acl_812_obs_key_from_virtual_key361_s = redist163_i_acl_806_obs_key_from_virtual_key360_q_4_q;
    always @(i_acl_812_obs_key_from_virtual_key361_s or i_acl_805_obs_key_from_virtual_key359_q or redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_q)
    begin
        unique case (i_acl_812_obs_key_from_virtual_key361_s)
            1'b0 : i_acl_812_obs_key_from_virtual_key361_q = i_acl_805_obs_key_from_virtual_key359_q;
            1'b1 : i_acl_812_obs_key_from_virtual_key361_q = redist78_sync_together533_aunroll_x_in_c1_eni1_72_tpl_12_mem_q;
            default : i_acl_812_obs_key_from_virtual_key361_q = 64'b0;
        endcase
    end

    // c_i32_210498_recast_x(CONSTANT,499)
    assign c_i32_210498_recast_x_q = $unsigned(32'b00000000000000000000000011010010);

    // i_pivot153_obs_key_from_virtual_key163(COMPARE,238)@9
    assign i_pivot153_obs_key_from_virtual_key163_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot153_obs_key_from_virtual_key163_b = $unsigned({{2{c_i32_210498_recast_x_q[31]}}, c_i32_210498_recast_x_q});
    assign i_pivot153_obs_key_from_virtual_key163_o = $unsigned($signed(i_pivot153_obs_key_from_virtual_key163_a) - $signed(i_pivot153_obs_key_from_virtual_key163_b));
    assign i_pivot153_obs_key_from_virtual_key163_c[0] = i_pivot153_obs_key_from_virtual_key163_o[33];

    // i_acl_813_obs_key_from_virtual_key362(LOGICAL,162)@9 + 1
    assign i_acl_813_obs_key_from_virtual_key362_qi = i_pivot153_obs_key_from_virtual_key163_c ^ i_pivot157_obs_key_from_virtual_key95_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_813_obs_key_from_virtual_key362_delay ( .xin(i_acl_813_obs_key_from_virtual_key362_qi), .xout(i_acl_813_obs_key_from_virtual_key362_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist162_i_acl_813_obs_key_from_virtual_key362_q_4(DELAY,707)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist162_i_acl_813_obs_key_from_virtual_key362_q_4_delay_0 <= '0;
            redist162_i_acl_813_obs_key_from_virtual_key362_q_4_delay_1 <= '0;
            redist162_i_acl_813_obs_key_from_virtual_key362_q_4_q <= '0;
        end
        else
        begin
            redist162_i_acl_813_obs_key_from_virtual_key362_q_4_delay_0 <= $unsigned(i_acl_813_obs_key_from_virtual_key362_q);
            redist162_i_acl_813_obs_key_from_virtual_key362_q_4_delay_1 <= redist162_i_acl_813_obs_key_from_virtual_key362_q_4_delay_0;
            redist162_i_acl_813_obs_key_from_virtual_key362_q_4_q <= redist162_i_acl_813_obs_key_from_virtual_key362_q_4_delay_1;
        end
    end

    // i_acl_819_obs_key_from_virtual_key363(MUX,163)@13
    assign i_acl_819_obs_key_from_virtual_key363_s = redist162_i_acl_813_obs_key_from_virtual_key362_q_4_q;
    always @(i_acl_819_obs_key_from_virtual_key363_s or i_acl_812_obs_key_from_virtual_key361_q or redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_q)
    begin
        unique case (i_acl_819_obs_key_from_virtual_key363_s)
            1'b0 : i_acl_819_obs_key_from_virtual_key363_q = i_acl_812_obs_key_from_virtual_key361_q;
            1'b1 : i_acl_819_obs_key_from_virtual_key363_q = redist79_sync_together533_aunroll_x_in_c1_eni1_73_tpl_12_mem_q;
            default : i_acl_819_obs_key_from_virtual_key363_q = 64'b0;
        endcase
    end

    // c_i32_209440_recast_x(CONSTANT,498)
    assign c_i32_209440_recast_x_q = $unsigned(32'b00000000000000000000000011010001);

    // i_pivot159_obs_key_from_virtual_key47(COMPARE,241)@9
    assign i_pivot159_obs_key_from_virtual_key47_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot159_obs_key_from_virtual_key47_b = $unsigned({{2{c_i32_209440_recast_x_q[31]}}, c_i32_209440_recast_x_q});
    assign i_pivot159_obs_key_from_virtual_key47_o = $unsigned($signed(i_pivot159_obs_key_from_virtual_key47_a) - $signed(i_pivot159_obs_key_from_virtual_key47_b));
    assign i_pivot159_obs_key_from_virtual_key47_c[0] = i_pivot159_obs_key_from_virtual_key47_o[33];

    // i_acl_821_obs_key_from_virtual_key364(LOGICAL,164)@9 + 1
    assign i_acl_821_obs_key_from_virtual_key364_qi = i_pivot159_obs_key_from_virtual_key47_c ^ i_pivot153_obs_key_from_virtual_key163_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_821_obs_key_from_virtual_key364_delay ( .xin(i_acl_821_obs_key_from_virtual_key364_qi), .xout(i_acl_821_obs_key_from_virtual_key364_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist161_i_acl_821_obs_key_from_virtual_key364_q_4(DELAY,706)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_i_acl_821_obs_key_from_virtual_key364_q_4_delay_0 <= '0;
            redist161_i_acl_821_obs_key_from_virtual_key364_q_4_delay_1 <= '0;
            redist161_i_acl_821_obs_key_from_virtual_key364_q_4_q <= '0;
        end
        else
        begin
            redist161_i_acl_821_obs_key_from_virtual_key364_q_4_delay_0 <= $unsigned(i_acl_821_obs_key_from_virtual_key364_q);
            redist161_i_acl_821_obs_key_from_virtual_key364_q_4_delay_1 <= redist161_i_acl_821_obs_key_from_virtual_key364_q_4_delay_0;
            redist161_i_acl_821_obs_key_from_virtual_key364_q_4_q <= redist161_i_acl_821_obs_key_from_virtual_key364_q_4_delay_1;
        end
    end

    // i_acl_826_obs_key_from_virtual_key365(MUX,165)@13
    assign i_acl_826_obs_key_from_virtual_key365_s = redist161_i_acl_821_obs_key_from_virtual_key364_q_4_q;
    always @(i_acl_826_obs_key_from_virtual_key365_s or i_acl_819_obs_key_from_virtual_key363_q or redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_q)
    begin
        unique case (i_acl_826_obs_key_from_virtual_key365_s)
            1'b0 : i_acl_826_obs_key_from_virtual_key365_q = i_acl_819_obs_key_from_virtual_key363_q;
            1'b1 : i_acl_826_obs_key_from_virtual_key365_q = redist80_sync_together533_aunroll_x_in_c1_eni1_74_tpl_12_mem_q;
            default : i_acl_826_obs_key_from_virtual_key365_q = 64'b0;
        endcase
    end

    // c_i32_208497_recast_x(CONSTANT,497)
    assign c_i32_208497_recast_x_q = $unsigned(32'b00000000000000000000000011010000);

    // i_pivot149_obs_key_from_virtual_key161(COMPARE,236)@9
    assign i_pivot149_obs_key_from_virtual_key161_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot149_obs_key_from_virtual_key161_b = $unsigned({{2{c_i32_208497_recast_x_q[31]}}, c_i32_208497_recast_x_q});
    assign i_pivot149_obs_key_from_virtual_key161_o = $unsigned($signed(i_pivot149_obs_key_from_virtual_key161_a) - $signed(i_pivot149_obs_key_from_virtual_key161_b));
    assign i_pivot149_obs_key_from_virtual_key161_c[0] = i_pivot149_obs_key_from_virtual_key161_o[33];

    // i_acl_828_obs_key_from_virtual_key366(LOGICAL,166)@9 + 1
    assign i_acl_828_obs_key_from_virtual_key366_qi = i_pivot149_obs_key_from_virtual_key161_c ^ i_pivot159_obs_key_from_virtual_key47_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_828_obs_key_from_virtual_key366_delay ( .xin(i_acl_828_obs_key_from_virtual_key366_qi), .xout(i_acl_828_obs_key_from_virtual_key366_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist160_i_acl_828_obs_key_from_virtual_key366_q_4(DELAY,705)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist160_i_acl_828_obs_key_from_virtual_key366_q_4_delay_0 <= '0;
            redist160_i_acl_828_obs_key_from_virtual_key366_q_4_delay_1 <= '0;
            redist160_i_acl_828_obs_key_from_virtual_key366_q_4_q <= '0;
        end
        else
        begin
            redist160_i_acl_828_obs_key_from_virtual_key366_q_4_delay_0 <= $unsigned(i_acl_828_obs_key_from_virtual_key366_q);
            redist160_i_acl_828_obs_key_from_virtual_key366_q_4_delay_1 <= redist160_i_acl_828_obs_key_from_virtual_key366_q_4_delay_0;
            redist160_i_acl_828_obs_key_from_virtual_key366_q_4_q <= redist160_i_acl_828_obs_key_from_virtual_key366_q_4_delay_1;
        end
    end

    // i_acl_833_obs_key_from_virtual_key367(MUX,167)@13
    assign i_acl_833_obs_key_from_virtual_key367_s = redist160_i_acl_828_obs_key_from_virtual_key366_q_4_q;
    always @(i_acl_833_obs_key_from_virtual_key367_s or i_acl_826_obs_key_from_virtual_key365_q or redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_q)
    begin
        unique case (i_acl_833_obs_key_from_virtual_key367_s)
            1'b0 : i_acl_833_obs_key_from_virtual_key367_q = i_acl_826_obs_key_from_virtual_key365_q;
            1'b1 : i_acl_833_obs_key_from_virtual_key367_q = redist81_sync_together533_aunroll_x_in_c1_eni1_75_tpl_12_mem_q;
            default : i_acl_833_obs_key_from_virtual_key367_q = 64'b0;
        endcase
    end

    // c_i32_207463_recast_x(CONSTANT,496)
    assign c_i32_207463_recast_x_q = $unsigned(32'b00000000000000000000000011001111);

    // i_pivot151_obs_key_from_virtual_key93(COMPARE,237)@9
    assign i_pivot151_obs_key_from_virtual_key93_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot151_obs_key_from_virtual_key93_b = $unsigned({{2{c_i32_207463_recast_x_q[31]}}, c_i32_207463_recast_x_q});
    assign i_pivot151_obs_key_from_virtual_key93_o = $unsigned($signed(i_pivot151_obs_key_from_virtual_key93_a) - $signed(i_pivot151_obs_key_from_virtual_key93_b));
    assign i_pivot151_obs_key_from_virtual_key93_c[0] = i_pivot151_obs_key_from_virtual_key93_o[33];

    // i_acl_834_obs_key_from_virtual_key368(LOGICAL,168)@9 + 1
    assign i_acl_834_obs_key_from_virtual_key368_qi = i_pivot151_obs_key_from_virtual_key93_c ^ i_pivot149_obs_key_from_virtual_key161_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_834_obs_key_from_virtual_key368_delay ( .xin(i_acl_834_obs_key_from_virtual_key368_qi), .xout(i_acl_834_obs_key_from_virtual_key368_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist159_i_acl_834_obs_key_from_virtual_key368_q_4(DELAY,704)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist159_i_acl_834_obs_key_from_virtual_key368_q_4_delay_0 <= '0;
            redist159_i_acl_834_obs_key_from_virtual_key368_q_4_delay_1 <= '0;
            redist159_i_acl_834_obs_key_from_virtual_key368_q_4_q <= '0;
        end
        else
        begin
            redist159_i_acl_834_obs_key_from_virtual_key368_q_4_delay_0 <= $unsigned(i_acl_834_obs_key_from_virtual_key368_q);
            redist159_i_acl_834_obs_key_from_virtual_key368_q_4_delay_1 <= redist159_i_acl_834_obs_key_from_virtual_key368_q_4_delay_0;
            redist159_i_acl_834_obs_key_from_virtual_key368_q_4_q <= redist159_i_acl_834_obs_key_from_virtual_key368_q_4_delay_1;
        end
    end

    // i_acl_840_obs_key_from_virtual_key369(MUX,169)@13
    assign i_acl_840_obs_key_from_virtual_key369_s = redist159_i_acl_834_obs_key_from_virtual_key368_q_4_q;
    always @(i_acl_840_obs_key_from_virtual_key369_s or i_acl_833_obs_key_from_virtual_key367_q or redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_q)
    begin
        unique case (i_acl_840_obs_key_from_virtual_key369_s)
            1'b0 : i_acl_840_obs_key_from_virtual_key369_q = i_acl_833_obs_key_from_virtual_key367_q;
            1'b1 : i_acl_840_obs_key_from_virtual_key369_q = redist82_sync_together533_aunroll_x_in_c1_eni1_76_tpl_12_mem_q;
            default : i_acl_840_obs_key_from_virtual_key369_q = 64'b0;
        endcase
    end

    // i_acl_842_obs_key_from_virtual_key370(LOGICAL,170)@9 + 1
    assign i_acl_842_obs_key_from_virtual_key370_qi = i_pivot161_obs_key_from_virtual_key25_c ^ i_pivot151_obs_key_from_virtual_key93_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_842_obs_key_from_virtual_key370_delay ( .xin(i_acl_842_obs_key_from_virtual_key370_qi), .xout(i_acl_842_obs_key_from_virtual_key370_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist158_i_acl_842_obs_key_from_virtual_key370_q_4(DELAY,703)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist158_i_acl_842_obs_key_from_virtual_key370_q_4_delay_0 <= '0;
            redist158_i_acl_842_obs_key_from_virtual_key370_q_4_delay_1 <= '0;
            redist158_i_acl_842_obs_key_from_virtual_key370_q_4_q <= '0;
        end
        else
        begin
            redist158_i_acl_842_obs_key_from_virtual_key370_q_4_delay_0 <= $unsigned(i_acl_842_obs_key_from_virtual_key370_q);
            redist158_i_acl_842_obs_key_from_virtual_key370_q_4_delay_1 <= redist158_i_acl_842_obs_key_from_virtual_key370_q_4_delay_0;
            redist158_i_acl_842_obs_key_from_virtual_key370_q_4_q <= redist158_i_acl_842_obs_key_from_virtual_key370_q_4_delay_1;
        end
    end

    // i_acl_846_obs_key_from_virtual_key371(MUX,171)@13
    assign i_acl_846_obs_key_from_virtual_key371_s = redist158_i_acl_842_obs_key_from_virtual_key370_q_4_q;
    always @(i_acl_846_obs_key_from_virtual_key371_s or i_acl_840_obs_key_from_virtual_key369_q or redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_q)
    begin
        unique case (i_acl_846_obs_key_from_virtual_key371_s)
            1'b0 : i_acl_846_obs_key_from_virtual_key371_q = i_acl_840_obs_key_from_virtual_key369_q;
            1'b1 : i_acl_846_obs_key_from_virtual_key371_q = redist83_sync_together533_aunroll_x_in_c1_eni1_77_tpl_12_mem_q;
            default : i_acl_846_obs_key_from_virtual_key371_q = 64'b0;
        endcase
    end

    // redist135_i_pivot175_obs_key_from_virtual_key49_c_7(DELAY,680)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist135_i_pivot175_obs_key_from_virtual_key49_c_7 ( .xin(i_pivot175_obs_key_from_virtual_key49_c), .xout(redist135_i_pivot175_obs_key_from_virtual_key49_c_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_848_obs_key_from_virtual_key372(LOGICAL,172)@9 + 1
    assign i_acl_848_obs_key_from_virtual_key372_qi = i_pivot165_obs_key_from_virtual_key167_c ^ redist135_i_pivot175_obs_key_from_virtual_key49_c_7_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_848_obs_key_from_virtual_key372_delay ( .xin(i_acl_848_obs_key_from_virtual_key372_qi), .xout(i_acl_848_obs_key_from_virtual_key372_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist157_i_acl_848_obs_key_from_virtual_key372_q_4(DELAY,702)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist157_i_acl_848_obs_key_from_virtual_key372_q_4_delay_0 <= '0;
            redist157_i_acl_848_obs_key_from_virtual_key372_q_4_delay_1 <= '0;
            redist157_i_acl_848_obs_key_from_virtual_key372_q_4_q <= '0;
        end
        else
        begin
            redist157_i_acl_848_obs_key_from_virtual_key372_q_4_delay_0 <= $unsigned(i_acl_848_obs_key_from_virtual_key372_q);
            redist157_i_acl_848_obs_key_from_virtual_key372_q_4_delay_1 <= redist157_i_acl_848_obs_key_from_virtual_key372_q_4_delay_0;
            redist157_i_acl_848_obs_key_from_virtual_key372_q_4_q <= redist157_i_acl_848_obs_key_from_virtual_key372_q_4_delay_1;
        end
    end

    // i_acl_853_obs_key_from_virtual_key373(MUX,173)@13 + 1
    assign i_acl_853_obs_key_from_virtual_key373_s = redist157_i_acl_848_obs_key_from_virtual_key372_q_4_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_853_obs_key_from_virtual_key373_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_853_obs_key_from_virtual_key373_s)
                1'b0 : i_acl_853_obs_key_from_virtual_key373_q <= i_acl_846_obs_key_from_virtual_key371_q;
                1'b1 : i_acl_853_obs_key_from_virtual_key373_q <= redist74_sync_together533_aunroll_x_in_c1_eni1_68_tpl_12_mem_q;
                default : i_acl_853_obs_key_from_virtual_key373_q <= 64'b0;
            endcase
        end
    end

    // i_acl_854_obs_key_from_virtual_key374(LOGICAL,174)@9 + 1
    assign i_acl_854_obs_key_from_virtual_key374_qi = i_pivot145_obs_key_from_virtual_key91_c ^ i_pivot143_obs_key_from_virtual_key159_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_854_obs_key_from_virtual_key374_delay ( .xin(i_acl_854_obs_key_from_virtual_key374_qi), .xout(i_acl_854_obs_key_from_virtual_key374_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist156_i_acl_854_obs_key_from_virtual_key374_q_5(DELAY,701)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_0 <= '0;
            redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_1 <= '0;
            redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_2 <= '0;
            redist156_i_acl_854_obs_key_from_virtual_key374_q_5_q <= '0;
        end
        else
        begin
            redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_0 <= $unsigned(i_acl_854_obs_key_from_virtual_key374_q);
            redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_1 <= redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_0;
            redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_2 <= redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_1;
            redist156_i_acl_854_obs_key_from_virtual_key374_q_5_q <= redist156_i_acl_854_obs_key_from_virtual_key374_q_5_delay_2;
        end
    end

    // i_acl_860_obs_key_from_virtual_key375(MUX,175)@14
    assign i_acl_860_obs_key_from_virtual_key375_s = redist156_i_acl_854_obs_key_from_virtual_key374_q_5_q;
    always @(i_acl_860_obs_key_from_virtual_key375_s or i_acl_853_obs_key_from_virtual_key373_q or redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_q)
    begin
        unique case (i_acl_860_obs_key_from_virtual_key375_s)
            1'b0 : i_acl_860_obs_key_from_virtual_key375_q = i_acl_853_obs_key_from_virtual_key373_q;
            1'b1 : i_acl_860_obs_key_from_virtual_key375_q = redist87_sync_together533_aunroll_x_in_c1_eni1_81_tpl_13_mem_q;
            default : i_acl_860_obs_key_from_virtual_key375_q = 64'b0;
        endcase
    end

    // i_acl_862_obs_key_from_virtual_key376(LOGICAL,176)@9 + 1
    assign i_acl_862_obs_key_from_virtual_key376_qi = i_pivot137_obs_key_from_virtual_key155_c ^ i_pivot147_obs_key_from_virtual_key45_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_862_obs_key_from_virtual_key376_delay ( .xin(i_acl_862_obs_key_from_virtual_key376_qi), .xout(i_acl_862_obs_key_from_virtual_key376_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist155_i_acl_862_obs_key_from_virtual_key376_q_5(DELAY,700)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_0 <= '0;
            redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_1 <= '0;
            redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_2 <= '0;
            redist155_i_acl_862_obs_key_from_virtual_key376_q_5_q <= '0;
        end
        else
        begin
            redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_0 <= $unsigned(i_acl_862_obs_key_from_virtual_key376_q);
            redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_1 <= redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_0;
            redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_2 <= redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_1;
            redist155_i_acl_862_obs_key_from_virtual_key376_q_5_q <= redist155_i_acl_862_obs_key_from_virtual_key376_q_5_delay_2;
        end
    end

    // i_acl_867_obs_key_from_virtual_key377(MUX,177)@14
    assign i_acl_867_obs_key_from_virtual_key377_s = redist155_i_acl_862_obs_key_from_virtual_key376_q_5_q;
    always @(i_acl_867_obs_key_from_virtual_key377_s or i_acl_860_obs_key_from_virtual_key375_q or redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_q)
    begin
        unique case (i_acl_867_obs_key_from_virtual_key377_s)
            1'b0 : i_acl_867_obs_key_from_virtual_key377_q = i_acl_860_obs_key_from_virtual_key375_q;
            1'b1 : i_acl_867_obs_key_from_virtual_key377_q = redist85_sync_together533_aunroll_x_in_c1_eni1_79_tpl_13_mem_q;
            default : i_acl_867_obs_key_from_virtual_key377_q = 64'b0;
        endcase
    end

    // c_i32_164485_recast_x(CONSTANT,461)
    assign c_i32_164485_recast_x_q = $unsigned(32'b00000000000000000000000010100100);

    // i_pivot63_obs_key_from_virtual_key137(COMPARE,294)@9 + 1
    assign i_pivot63_obs_key_from_virtual_key137_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot63_obs_key_from_virtual_key137_b = $unsigned({{2{c_i32_164485_recast_x_q[31]}}, c_i32_164485_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot63_obs_key_from_virtual_key137_o <= 34'b0;
        end
        else
        begin
            i_pivot63_obs_key_from_virtual_key137_o <= $unsigned($signed(i_pivot63_obs_key_from_virtual_key137_a) - $signed(i_pivot63_obs_key_from_virtual_key137_b));
        end
    end
    assign i_pivot63_obs_key_from_virtual_key137_c[0] = i_pivot63_obs_key_from_virtual_key137_o[33];

    // i_acl_870_obs_key_from_virtual_key378(LOGICAL,178)@10 + 1
    assign i_acl_870_obs_key_from_virtual_key378_qi = i_pivot63_obs_key_from_virtual_key137_c ^ i_pivot81_obs_key_from_virtual_key21_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_870_obs_key_from_virtual_key378_delay ( .xin(i_acl_870_obs_key_from_virtual_key378_qi), .xout(i_acl_870_obs_key_from_virtual_key378_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist154_i_acl_870_obs_key_from_virtual_key378_q_4(DELAY,699)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist154_i_acl_870_obs_key_from_virtual_key378_q_4_delay_0 <= '0;
            redist154_i_acl_870_obs_key_from_virtual_key378_q_4_delay_1 <= '0;
            redist154_i_acl_870_obs_key_from_virtual_key378_q_4_q <= '0;
        end
        else
        begin
            redist154_i_acl_870_obs_key_from_virtual_key378_q_4_delay_0 <= $unsigned(i_acl_870_obs_key_from_virtual_key378_q);
            redist154_i_acl_870_obs_key_from_virtual_key378_q_4_delay_1 <= redist154_i_acl_870_obs_key_from_virtual_key378_q_4_delay_0;
            redist154_i_acl_870_obs_key_from_virtual_key378_q_4_q <= redist154_i_acl_870_obs_key_from_virtual_key378_q_4_delay_1;
        end
    end

    // i_acl_874_obs_key_from_virtual_key379(MUX,179)@14
    assign i_acl_874_obs_key_from_virtual_key379_s = redist154_i_acl_870_obs_key_from_virtual_key378_q_4_q;
    always @(i_acl_874_obs_key_from_virtual_key379_s or i_acl_867_obs_key_from_virtual_key377_q or redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_q)
    begin
        unique case (i_acl_874_obs_key_from_virtual_key379_s)
            1'b0 : i_acl_874_obs_key_from_virtual_key379_q = i_acl_867_obs_key_from_virtual_key377_q;
            1'b1 : i_acl_874_obs_key_from_virtual_key379_q = redist43_sync_together533_aunroll_x_in_c1_eni1_38_tpl_13_mem_q;
            default : i_acl_874_obs_key_from_virtual_key379_q = 64'b0;
        endcase
    end

    // c_i32_163453_recast_x(CONSTANT,460)
    assign c_i32_163453_recast_x_q = $unsigned(32'b00000000000000000000000010100011);

    // i_pivot65_obs_key_from_virtual_key73(COMPARE,295)@9 + 1
    assign i_pivot65_obs_key_from_virtual_key73_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot65_obs_key_from_virtual_key73_b = $unsigned({{2{c_i32_163453_recast_x_q[31]}}, c_i32_163453_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot65_obs_key_from_virtual_key73_o <= 34'b0;
        end
        else
        begin
            i_pivot65_obs_key_from_virtual_key73_o <= $unsigned($signed(i_pivot65_obs_key_from_virtual_key73_a) - $signed(i_pivot65_obs_key_from_virtual_key73_b));
        end
    end
    assign i_pivot65_obs_key_from_virtual_key73_c[0] = i_pivot65_obs_key_from_virtual_key73_o[33];

    // i_acl_875_obs_key_from_virtual_key380(LOGICAL,180)@10 + 1
    assign i_acl_875_obs_key_from_virtual_key380_qi = i_pivot65_obs_key_from_virtual_key73_c ^ i_pivot63_obs_key_from_virtual_key137_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_875_obs_key_from_virtual_key380_delay ( .xin(i_acl_875_obs_key_from_virtual_key380_qi), .xout(i_acl_875_obs_key_from_virtual_key380_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist153_i_acl_875_obs_key_from_virtual_key380_q_4(DELAY,698)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist153_i_acl_875_obs_key_from_virtual_key380_q_4_delay_0 <= '0;
            redist153_i_acl_875_obs_key_from_virtual_key380_q_4_delay_1 <= '0;
            redist153_i_acl_875_obs_key_from_virtual_key380_q_4_q <= '0;
        end
        else
        begin
            redist153_i_acl_875_obs_key_from_virtual_key380_q_4_delay_0 <= $unsigned(i_acl_875_obs_key_from_virtual_key380_q);
            redist153_i_acl_875_obs_key_from_virtual_key380_q_4_delay_1 <= redist153_i_acl_875_obs_key_from_virtual_key380_q_4_delay_0;
            redist153_i_acl_875_obs_key_from_virtual_key380_q_4_q <= redist153_i_acl_875_obs_key_from_virtual_key380_q_4_delay_1;
        end
    end

    // i_acl_881_obs_key_from_virtual_key381(MUX,181)@14
    assign i_acl_881_obs_key_from_virtual_key381_s = redist153_i_acl_875_obs_key_from_virtual_key380_q_4_q;
    always @(i_acl_881_obs_key_from_virtual_key381_s or i_acl_874_obs_key_from_virtual_key379_q or redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_q)
    begin
        unique case (i_acl_881_obs_key_from_virtual_key381_s)
            1'b0 : i_acl_881_obs_key_from_virtual_key381_q = i_acl_874_obs_key_from_virtual_key379_q;
            1'b1 : i_acl_881_obs_key_from_virtual_key381_q = redist44_sync_together533_aunroll_x_in_c1_eni1_39_tpl_13_mem_q;
            default : i_acl_881_obs_key_from_virtual_key381_q = 64'b0;
        endcase
    end

    // c_i32_162484_recast_x(CONSTANT,459)
    assign c_i32_162484_recast_x_q = $unsigned(32'b00000000000000000000000010100010);

    // i_pivot61_obs_key_from_virtual_key135(COMPARE,293)@9 + 1
    assign i_pivot61_obs_key_from_virtual_key135_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot61_obs_key_from_virtual_key135_b = $unsigned({{2{c_i32_162484_recast_x_q[31]}}, c_i32_162484_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot61_obs_key_from_virtual_key135_o <= 34'b0;
        end
        else
        begin
            i_pivot61_obs_key_from_virtual_key135_o <= $unsigned($signed(i_pivot61_obs_key_from_virtual_key135_a) - $signed(i_pivot61_obs_key_from_virtual_key135_b));
        end
    end
    assign i_pivot61_obs_key_from_virtual_key135_c[0] = i_pivot61_obs_key_from_virtual_key135_o[33];

    // i_acl_882_obs_key_from_virtual_key382(LOGICAL,182)@10 + 1
    assign i_acl_882_obs_key_from_virtual_key382_qi = i_pivot61_obs_key_from_virtual_key135_c ^ i_pivot65_obs_key_from_virtual_key73_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_882_obs_key_from_virtual_key382_delay ( .xin(i_acl_882_obs_key_from_virtual_key382_qi), .xout(i_acl_882_obs_key_from_virtual_key382_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist152_i_acl_882_obs_key_from_virtual_key382_q_4(DELAY,697)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist152_i_acl_882_obs_key_from_virtual_key382_q_4_delay_0 <= '0;
            redist152_i_acl_882_obs_key_from_virtual_key382_q_4_delay_1 <= '0;
            redist152_i_acl_882_obs_key_from_virtual_key382_q_4_q <= '0;
        end
        else
        begin
            redist152_i_acl_882_obs_key_from_virtual_key382_q_4_delay_0 <= $unsigned(i_acl_882_obs_key_from_virtual_key382_q);
            redist152_i_acl_882_obs_key_from_virtual_key382_q_4_delay_1 <= redist152_i_acl_882_obs_key_from_virtual_key382_q_4_delay_0;
            redist152_i_acl_882_obs_key_from_virtual_key382_q_4_q <= redist152_i_acl_882_obs_key_from_virtual_key382_q_4_delay_1;
        end
    end

    // i_acl_888_obs_key_from_virtual_key383(MUX,183)@14
    assign i_acl_888_obs_key_from_virtual_key383_s = redist152_i_acl_882_obs_key_from_virtual_key382_q_4_q;
    always @(i_acl_888_obs_key_from_virtual_key383_s or i_acl_881_obs_key_from_virtual_key381_q or redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_q)
    begin
        unique case (i_acl_888_obs_key_from_virtual_key383_s)
            1'b0 : i_acl_888_obs_key_from_virtual_key383_q = i_acl_881_obs_key_from_virtual_key381_q;
            1'b1 : i_acl_888_obs_key_from_virtual_key383_q = redist45_sync_together533_aunroll_x_in_c1_eni1_40_tpl_13_mem_q;
            default : i_acl_888_obs_key_from_virtual_key383_q = 64'b0;
        endcase
    end

    // c_i32_161435_recast_x(CONSTANT,458)
    assign c_i32_161435_recast_x_q = $unsigned(32'b00000000000000000000000010100001);

    // i_pivot67_obs_key_from_virtual_key37(COMPARE,296)@9 + 1
    assign i_pivot67_obs_key_from_virtual_key37_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot67_obs_key_from_virtual_key37_b = $unsigned({{2{c_i32_161435_recast_x_q[31]}}, c_i32_161435_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot67_obs_key_from_virtual_key37_o <= 34'b0;
        end
        else
        begin
            i_pivot67_obs_key_from_virtual_key37_o <= $unsigned($signed(i_pivot67_obs_key_from_virtual_key37_a) - $signed(i_pivot67_obs_key_from_virtual_key37_b));
        end
    end
    assign i_pivot67_obs_key_from_virtual_key37_c[0] = i_pivot67_obs_key_from_virtual_key37_o[33];

    // i_acl_890_obs_key_from_virtual_key384(LOGICAL,184)@10 + 1
    assign i_acl_890_obs_key_from_virtual_key384_qi = i_pivot67_obs_key_from_virtual_key37_c ^ i_pivot61_obs_key_from_virtual_key135_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_890_obs_key_from_virtual_key384_delay ( .xin(i_acl_890_obs_key_from_virtual_key384_qi), .xout(i_acl_890_obs_key_from_virtual_key384_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist151_i_acl_890_obs_key_from_virtual_key384_q_4(DELAY,696)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_i_acl_890_obs_key_from_virtual_key384_q_4_delay_0 <= '0;
            redist151_i_acl_890_obs_key_from_virtual_key384_q_4_delay_1 <= '0;
            redist151_i_acl_890_obs_key_from_virtual_key384_q_4_q <= '0;
        end
        else
        begin
            redist151_i_acl_890_obs_key_from_virtual_key384_q_4_delay_0 <= $unsigned(i_acl_890_obs_key_from_virtual_key384_q);
            redist151_i_acl_890_obs_key_from_virtual_key384_q_4_delay_1 <= redist151_i_acl_890_obs_key_from_virtual_key384_q_4_delay_0;
            redist151_i_acl_890_obs_key_from_virtual_key384_q_4_q <= redist151_i_acl_890_obs_key_from_virtual_key384_q_4_delay_1;
        end
    end

    // i_acl_895_obs_key_from_virtual_key385(MUX,185)@14
    assign i_acl_895_obs_key_from_virtual_key385_s = redist151_i_acl_890_obs_key_from_virtual_key384_q_4_q;
    always @(i_acl_895_obs_key_from_virtual_key385_s or i_acl_888_obs_key_from_virtual_key383_q or redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_q)
    begin
        unique case (i_acl_895_obs_key_from_virtual_key385_s)
            1'b0 : i_acl_895_obs_key_from_virtual_key385_q = i_acl_888_obs_key_from_virtual_key383_q;
            1'b1 : i_acl_895_obs_key_from_virtual_key385_q = redist46_sync_together533_aunroll_x_in_c1_eni1_41_tpl_13_mem_q;
            default : i_acl_895_obs_key_from_virtual_key385_q = 64'b0;
        endcase
    end

    // c_i32_160483_recast_x(CONSTANT,457)
    assign c_i32_160483_recast_x_q = $unsigned(32'b00000000000000000000000010100000);

    // i_pivot57_obs_key_from_virtual_key133(COMPARE,290)@9 + 1
    assign i_pivot57_obs_key_from_virtual_key133_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot57_obs_key_from_virtual_key133_b = $unsigned({{2{c_i32_160483_recast_x_q[31]}}, c_i32_160483_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot57_obs_key_from_virtual_key133_o <= 34'b0;
        end
        else
        begin
            i_pivot57_obs_key_from_virtual_key133_o <= $unsigned($signed(i_pivot57_obs_key_from_virtual_key133_a) - $signed(i_pivot57_obs_key_from_virtual_key133_b));
        end
    end
    assign i_pivot57_obs_key_from_virtual_key133_c[0] = i_pivot57_obs_key_from_virtual_key133_o[33];

    // i_acl_897_obs_key_from_virtual_key386(LOGICAL,186)@10 + 1
    assign i_acl_897_obs_key_from_virtual_key386_qi = i_pivot57_obs_key_from_virtual_key133_c ^ i_pivot67_obs_key_from_virtual_key37_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_897_obs_key_from_virtual_key386_delay ( .xin(i_acl_897_obs_key_from_virtual_key386_qi), .xout(i_acl_897_obs_key_from_virtual_key386_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist150_i_acl_897_obs_key_from_virtual_key386_q_4(DELAY,695)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist150_i_acl_897_obs_key_from_virtual_key386_q_4_delay_0 <= '0;
            redist150_i_acl_897_obs_key_from_virtual_key386_q_4_delay_1 <= '0;
            redist150_i_acl_897_obs_key_from_virtual_key386_q_4_q <= '0;
        end
        else
        begin
            redist150_i_acl_897_obs_key_from_virtual_key386_q_4_delay_0 <= $unsigned(i_acl_897_obs_key_from_virtual_key386_q);
            redist150_i_acl_897_obs_key_from_virtual_key386_q_4_delay_1 <= redist150_i_acl_897_obs_key_from_virtual_key386_q_4_delay_0;
            redist150_i_acl_897_obs_key_from_virtual_key386_q_4_q <= redist150_i_acl_897_obs_key_from_virtual_key386_q_4_delay_1;
        end
    end

    // i_acl_902_obs_key_from_virtual_key387(MUX,187)@14 + 1
    assign i_acl_902_obs_key_from_virtual_key387_s = redist150_i_acl_897_obs_key_from_virtual_key386_q_4_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_902_obs_key_from_virtual_key387_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_902_obs_key_from_virtual_key387_s)
                1'b0 : i_acl_902_obs_key_from_virtual_key387_q <= i_acl_895_obs_key_from_virtual_key385_q;
                1'b1 : i_acl_902_obs_key_from_virtual_key387_q <= redist47_sync_together533_aunroll_x_in_c1_eni1_42_tpl_13_mem_q;
                default : i_acl_902_obs_key_from_virtual_key387_q <= 64'b0;
            endcase
        end
    end

    // c_i32_159452_recast_x(CONSTANT,456)
    assign c_i32_159452_recast_x_q = $unsigned(32'b00000000000000000000000010011111);

    // i_pivot59_obs_key_from_virtual_key71(COMPARE,291)@9 + 1
    assign i_pivot59_obs_key_from_virtual_key71_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot59_obs_key_from_virtual_key71_b = $unsigned({{2{c_i32_159452_recast_x_q[31]}}, c_i32_159452_recast_x_q});
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_pivot59_obs_key_from_virtual_key71_o <= 34'b0;
        end
        else
        begin
            i_pivot59_obs_key_from_virtual_key71_o <= $unsigned($signed(i_pivot59_obs_key_from_virtual_key71_a) - $signed(i_pivot59_obs_key_from_virtual_key71_b));
        end
    end
    assign i_pivot59_obs_key_from_virtual_key71_c[0] = i_pivot59_obs_key_from_virtual_key71_o[33];

    // i_acl_903_obs_key_from_virtual_key388(LOGICAL,188)@10 + 1
    assign i_acl_903_obs_key_from_virtual_key388_qi = i_pivot59_obs_key_from_virtual_key71_c ^ i_pivot57_obs_key_from_virtual_key133_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_903_obs_key_from_virtual_key388_delay ( .xin(i_acl_903_obs_key_from_virtual_key388_qi), .xout(i_acl_903_obs_key_from_virtual_key388_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist149_i_acl_903_obs_key_from_virtual_key388_q_5(DELAY,694)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_0 <= '0;
            redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_1 <= '0;
            redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_2 <= '0;
            redist149_i_acl_903_obs_key_from_virtual_key388_q_5_q <= '0;
        end
        else
        begin
            redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_0 <= $unsigned(i_acl_903_obs_key_from_virtual_key388_q);
            redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_1 <= redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_0;
            redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_2 <= redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_1;
            redist149_i_acl_903_obs_key_from_virtual_key388_q_5_q <= redist149_i_acl_903_obs_key_from_virtual_key388_q_5_delay_2;
        end
    end

    // i_acl_909_obs_key_from_virtual_key389(MUX,189)@15
    assign i_acl_909_obs_key_from_virtual_key389_s = redist149_i_acl_903_obs_key_from_virtual_key388_q_5_q;
    always @(i_acl_909_obs_key_from_virtual_key389_s or i_acl_902_obs_key_from_virtual_key387_q or redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_outputreg0_q)
    begin
        unique case (i_acl_909_obs_key_from_virtual_key389_s)
            1'b0 : i_acl_909_obs_key_from_virtual_key389_q = i_acl_902_obs_key_from_virtual_key387_q;
            1'b1 : i_acl_909_obs_key_from_virtual_key389_q = redist48_sync_together533_aunroll_x_in_c1_eni1_43_tpl_14_outputreg0_q;
            default : i_acl_909_obs_key_from_virtual_key389_q = 64'b0;
        endcase
    end

    // redist140_i_pivot111_obs_key_from_virtual_key5_c_2(DELAY,685)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist140_i_pivot111_obs_key_from_virtual_key5_c_2_delay_0 <= '0;
            redist140_i_pivot111_obs_key_from_virtual_key5_c_2_q <= '0;
        end
        else
        begin
            redist140_i_pivot111_obs_key_from_virtual_key5_c_2_delay_0 <= $unsigned(i_pivot111_obs_key_from_virtual_key5_c);
            redist140_i_pivot111_obs_key_from_virtual_key5_c_2_q <= redist140_i_pivot111_obs_key_from_virtual_key5_c_2_delay_0;
        end
    end

    // i_acl_913_obs_key_from_virtual_key390(LOGICAL,190)@10 + 1
    assign i_acl_913_obs_key_from_virtual_key390_qi = redist140_i_pivot111_obs_key_from_virtual_key5_c_2_q ^ i_pivot59_obs_key_from_virtual_key71_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_913_obs_key_from_virtual_key390_delay ( .xin(i_acl_913_obs_key_from_virtual_key390_qi), .xout(i_acl_913_obs_key_from_virtual_key390_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist148_i_acl_913_obs_key_from_virtual_key390_q_5(DELAY,693)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_0 <= '0;
            redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_1 <= '0;
            redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_2 <= '0;
            redist148_i_acl_913_obs_key_from_virtual_key390_q_5_q <= '0;
        end
        else
        begin
            redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_0 <= $unsigned(i_acl_913_obs_key_from_virtual_key390_q);
            redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_1 <= redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_0;
            redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_2 <= redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_1;
            redist148_i_acl_913_obs_key_from_virtual_key390_q_5_q <= redist148_i_acl_913_obs_key_from_virtual_key390_q_5_delay_2;
        end
    end

    // i_acl_915_obs_key_from_virtual_key391(MUX,191)@15
    assign i_acl_915_obs_key_from_virtual_key391_s = redist148_i_acl_913_obs_key_from_virtual_key390_q_5_q;
    always @(i_acl_915_obs_key_from_virtual_key391_s or i_acl_909_obs_key_from_virtual_key389_q or redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_outputreg0_q)
    begin
        unique case (i_acl_915_obs_key_from_virtual_key391_s)
            1'b0 : i_acl_915_obs_key_from_virtual_key391_q = i_acl_909_obs_key_from_virtual_key389_q;
            1'b1 : i_acl_915_obs_key_from_virtual_key391_q = redist49_sync_together533_aunroll_x_in_c1_eni1_44_tpl_14_outputreg0_q;
            default : i_acl_915_obs_key_from_virtual_key391_q = 64'b0;
        endcase
    end

    // i_acl_916_obs_key_from_virtual_key392(LOGICAL,192)@8 + 1
    assign i_acl_916_obs_key_from_virtual_key392_qi = i_pivot49_obs_key_from_virtual_key69_c ^ i_pivot47_obs_key_from_virtual_key131_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_916_obs_key_from_virtual_key392_delay ( .xin(i_acl_916_obs_key_from_virtual_key392_qi), .xout(i_acl_916_obs_key_from_virtual_key392_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist147_i_acl_916_obs_key_from_virtual_key392_q_7(DELAY,692)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist147_i_acl_916_obs_key_from_virtual_key392_q_7 ( .xin(i_acl_916_obs_key_from_virtual_key392_q), .xout(redist147_i_acl_916_obs_key_from_virtual_key392_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_922_obs_key_from_virtual_key393(MUX,193)@15
    assign i_acl_922_obs_key_from_virtual_key393_s = redist147_i_acl_916_obs_key_from_virtual_key392_q_7_q;
    always @(i_acl_922_obs_key_from_virtual_key393_s or i_acl_915_obs_key_from_virtual_key391_q or redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_q)
    begin
        unique case (i_acl_922_obs_key_from_virtual_key393_s)
            1'b0 : i_acl_922_obs_key_from_virtual_key393_q = i_acl_915_obs_key_from_virtual_key391_q;
            1'b1 : i_acl_922_obs_key_from_virtual_key393_q = redist51_sync_together533_aunroll_x_in_c1_eni1_46_tpl_14_mem_q;
            default : i_acl_922_obs_key_from_virtual_key393_q = 64'b0;
        endcase
    end

    // c_i32_134475_recast_x(CONSTANT,433)
    assign c_i32_134475_recast_x_q = $unsigned(32'b00000000000000000000000010000110);

    // i_pivot5_obs_key_from_virtual_key117(COMPARE,292)@9
    assign i_pivot5_obs_key_from_virtual_key117_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot5_obs_key_from_virtual_key117_b = $unsigned({{2{c_i32_134475_recast_x_q[31]}}, c_i32_134475_recast_x_q});
    assign i_pivot5_obs_key_from_virtual_key117_o = $unsigned($signed(i_pivot5_obs_key_from_virtual_key117_a) - $signed(i_pivot5_obs_key_from_virtual_key117_b));
    assign i_pivot5_obs_key_from_virtual_key117_c[0] = i_pivot5_obs_key_from_virtual_key117_o[33];

    // redist123_i_pivot7_obs_key_from_virtual_key59_c_4(DELAY,668)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_i_pivot7_obs_key_from_virtual_key59_c_4_delay_0 <= '0;
            redist123_i_pivot7_obs_key_from_virtual_key59_c_4_delay_1 <= '0;
            redist123_i_pivot7_obs_key_from_virtual_key59_c_4_q <= '0;
        end
        else
        begin
            redist123_i_pivot7_obs_key_from_virtual_key59_c_4_delay_0 <= $unsigned(i_pivot7_obs_key_from_virtual_key59_c);
            redist123_i_pivot7_obs_key_from_virtual_key59_c_4_delay_1 <= redist123_i_pivot7_obs_key_from_virtual_key59_c_4_delay_0;
            redist123_i_pivot7_obs_key_from_virtual_key59_c_4_q <= redist123_i_pivot7_obs_key_from_virtual_key59_c_4_delay_1;
        end
    end

    // i_acl_923_obs_key_from_virtual_key394(LOGICAL,194)@9 + 1
    assign i_acl_923_obs_key_from_virtual_key394_qi = redist123_i_pivot7_obs_key_from_virtual_key59_c_4_q ^ i_pivot5_obs_key_from_virtual_key117_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_923_obs_key_from_virtual_key394_delay ( .xin(i_acl_923_obs_key_from_virtual_key394_qi), .xout(i_acl_923_obs_key_from_virtual_key394_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist146_i_acl_923_obs_key_from_virtual_key394_q_6(DELAY,691)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_0 <= '0;
            redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_1 <= '0;
            redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_2 <= '0;
            redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_3 <= '0;
            redist146_i_acl_923_obs_key_from_virtual_key394_q_6_q <= '0;
        end
        else
        begin
            redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_0 <= $unsigned(i_acl_923_obs_key_from_virtual_key394_q);
            redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_1 <= redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_0;
            redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_2 <= redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_1;
            redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_3 <= redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_2;
            redist146_i_acl_923_obs_key_from_virtual_key394_q_6_q <= redist146_i_acl_923_obs_key_from_virtual_key394_q_6_delay_3;
        end
    end

    // i_acl_929_obs_key_from_virtual_key395(MUX,195)@15
    assign i_acl_929_obs_key_from_virtual_key395_s = redist146_i_acl_923_obs_key_from_virtual_key394_q_6_q;
    always @(i_acl_929_obs_key_from_virtual_key395_s or i_acl_922_obs_key_from_virtual_key393_q or redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_q)
    begin
        unique case (i_acl_929_obs_key_from_virtual_key395_s)
            1'b0 : i_acl_929_obs_key_from_virtual_key395_q = i_acl_922_obs_key_from_virtual_key393_q;
            1'b1 : i_acl_929_obs_key_from_virtual_key395_q = redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_q;
            default : i_acl_929_obs_key_from_virtual_key395_q = 64'b0;
        endcase
    end

    // c_i32_141476_recast_x(CONSTANT,440)
    assign c_i32_141476_recast_x_q = $unsigned(32'b00000000000000000000000010001101);

    // i_switchleaf17_obs_key_from_virtual_key191(LOGICAL,309)@9
    assign i_switchleaf17_obs_key_from_virtual_key191_q = $unsigned(redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q == c_i32_141476_recast_x_q ? 1'b1 : 1'b0);

    // redist121_i_switchleaf17_obs_key_from_virtual_key191_q_6(DELAY,666)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist121_i_switchleaf17_obs_key_from_virtual_key191_q_6 ( .xin(i_switchleaf17_obs_key_from_virtual_key191_q), .xout(redist121_i_switchleaf17_obs_key_from_virtual_key191_q_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_937_obs_key_from_virtual_key396(MUX,196)@15
    assign i_acl_937_obs_key_from_virtual_key396_s = redist121_i_switchleaf17_obs_key_from_virtual_key191_q_6_q;
    always @(i_acl_937_obs_key_from_virtual_key396_s or i_acl_929_obs_key_from_virtual_key395_q or redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_q)
    begin
        unique case (i_acl_937_obs_key_from_virtual_key396_s)
            1'b0 : i_acl_937_obs_key_from_virtual_key396_q = i_acl_929_obs_key_from_virtual_key395_q;
            1'b1 : i_acl_937_obs_key_from_virtual_key396_q = redist19_sync_together533_aunroll_x_in_c1_eni1_13_tpl_14_mem_q;
            default : i_acl_937_obs_key_from_virtual_key396_q = 64'b0;
        endcase
    end

    // c_i32_174529_recast_x(CONSTANT,471)
    assign c_i32_174529_recast_x_q = $unsigned(32'b00000000000000000000000010101110);

    // i_unnamed_obs_key_from_virtual_key397(LOGICAL,321)@9 + 1
    assign i_unnamed_obs_key_from_virtual_key397_qi = $unsigned(redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q == c_i32_174529_recast_x_q ? 1'b1 : 1'b0);
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_unnamed_obs_key_from_virtual_key397_delay ( .xin(i_unnamed_obs_key_from_virtual_key397_qi), .xout(i_unnamed_obs_key_from_virtual_key397_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist116_i_unnamed_obs_key_from_virtual_key397_q_6(DELAY,661)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_0 <= '0;
            redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_1 <= '0;
            redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_2 <= '0;
            redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_3 <= '0;
            redist116_i_unnamed_obs_key_from_virtual_key397_q_6_q <= '0;
        end
        else
        begin
            redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_0 <= $unsigned(i_unnamed_obs_key_from_virtual_key397_q);
            redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_1 <= redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_0;
            redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_2 <= redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_1;
            redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_3 <= redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_2;
            redist116_i_unnamed_obs_key_from_virtual_key397_q_6_q <= redist116_i_unnamed_obs_key_from_virtual_key397_q_6_delay_3;
        end
    end

    // i_acl_944_obs_key_from_virtual_key399(MUX,197)@15
    assign i_acl_944_obs_key_from_virtual_key399_s = redist116_i_unnamed_obs_key_from_virtual_key397_q_6_q;
    always @(i_acl_944_obs_key_from_virtual_key399_s or i_acl_937_obs_key_from_virtual_key396_q or redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_q)
    begin
        unique case (i_acl_944_obs_key_from_virtual_key399_s)
            1'b0 : i_acl_944_obs_key_from_virtual_key399_q = i_acl_937_obs_key_from_virtual_key396_q;
            1'b1 : i_acl_944_obs_key_from_virtual_key399_q = redist69_sync_together533_aunroll_x_in_c1_eni1_64_tpl_14_mem_q;
            default : i_acl_944_obs_key_from_virtual_key399_q = 64'b0;
        endcase
    end

    // c_i32_135425_recast_x(CONSTANT,434)
    assign c_i32_135425_recast_x_q = $unsigned(32'b00000000000000000000000010000111);

    // i_pivot25_obs_key_from_virtual_key17(COMPARE,274)@9
    assign i_pivot25_obs_key_from_virtual_key17_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot25_obs_key_from_virtual_key17_b = $unsigned({{2{c_i32_135425_recast_x_q[31]}}, c_i32_135425_recast_x_q});
    assign i_pivot25_obs_key_from_virtual_key17_o = $unsigned($signed(i_pivot25_obs_key_from_virtual_key17_a) - $signed(i_pivot25_obs_key_from_virtual_key17_b));
    assign i_pivot25_obs_key_from_virtual_key17_c[0] = i_pivot25_obs_key_from_virtual_key17_o[33];

    // i_acl_947_obs_key_from_virtual_key400(LOGICAL,198)@9 + 1
    assign i_acl_947_obs_key_from_virtual_key400_qi = i_pivot5_obs_key_from_virtual_key117_c ^ i_pivot25_obs_key_from_virtual_key17_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_947_obs_key_from_virtual_key400_delay ( .xin(i_acl_947_obs_key_from_virtual_key400_qi), .xout(i_acl_947_obs_key_from_virtual_key400_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist145_i_acl_947_obs_key_from_virtual_key400_q_6(DELAY,690)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_0 <= '0;
            redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_1 <= '0;
            redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_2 <= '0;
            redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_3 <= '0;
            redist145_i_acl_947_obs_key_from_virtual_key400_q_6_q <= '0;
        end
        else
        begin
            redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_0 <= $unsigned(i_acl_947_obs_key_from_virtual_key400_q);
            redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_1 <= redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_0;
            redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_2 <= redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_1;
            redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_3 <= redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_2;
            redist145_i_acl_947_obs_key_from_virtual_key400_q_6_q <= redist145_i_acl_947_obs_key_from_virtual_key400_q_6_delay_3;
        end
    end

    // i_acl_951_obs_key_from_virtual_key401(MUX,199)@15 + 1
    assign i_acl_951_obs_key_from_virtual_key401_s = redist145_i_acl_947_obs_key_from_virtual_key400_q_6_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_951_obs_key_from_virtual_key401_q <= 64'b0;
        end
        else
        begin
            unique case (i_acl_951_obs_key_from_virtual_key401_s)
                1'b0 : i_acl_951_obs_key_from_virtual_key401_q <= i_acl_944_obs_key_from_virtual_key399_q;
                1'b1 : i_acl_951_obs_key_from_virtual_key401_q <= redist103_sync_together533_aunroll_x_in_c1_eni1_97_tpl_14_mem_q;
                default : i_acl_951_obs_key_from_virtual_key401_q <= 64'b0;
            endcase
        end
    end

    // c_i32_136447_recast_x(CONSTANT,435)
    assign c_i32_136447_recast_x_q = $unsigned(32'b00000000000000000000000010001000);

    // i_pivot13_obs_key_from_virtual_key61(COMPARE,231)@9
    assign i_pivot13_obs_key_from_virtual_key61_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot13_obs_key_from_virtual_key61_b = $unsigned({{2{c_i32_136447_recast_x_q[31]}}, c_i32_136447_recast_x_q});
    assign i_pivot13_obs_key_from_virtual_key61_o = $unsigned($signed(i_pivot13_obs_key_from_virtual_key61_a) - $signed(i_pivot13_obs_key_from_virtual_key61_b));
    assign i_pivot13_obs_key_from_virtual_key61_c[0] = i_pivot13_obs_key_from_virtual_key61_o[33];

    // i_acl_953_obs_key_from_virtual_key402(LOGICAL,200)@9 + 1
    assign i_acl_953_obs_key_from_virtual_key402_qi = i_pivot25_obs_key_from_virtual_key17_c ^ i_pivot13_obs_key_from_virtual_key61_c;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_953_obs_key_from_virtual_key402_delay ( .xin(i_acl_953_obs_key_from_virtual_key402_qi), .xout(i_acl_953_obs_key_from_virtual_key402_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist144_i_acl_953_obs_key_from_virtual_key402_q_7(DELAY,689)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist144_i_acl_953_obs_key_from_virtual_key402_q_7 ( .xin(i_acl_953_obs_key_from_virtual_key402_q), .xout(redist144_i_acl_953_obs_key_from_virtual_key402_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_957_obs_key_from_virtual_key403(MUX,201)@16
    assign i_acl_957_obs_key_from_virtual_key403_s = redist144_i_acl_953_obs_key_from_virtual_key402_q_7_q;
    always @(i_acl_957_obs_key_from_virtual_key403_s or i_acl_951_obs_key_from_virtual_key401_q or redist20_sync_together533_aunroll_x_in_c1_eni1_13_tpl_15_q)
    begin
        unique case (i_acl_957_obs_key_from_virtual_key403_s)
            1'b0 : i_acl_957_obs_key_from_virtual_key403_q = i_acl_951_obs_key_from_virtual_key401_q;
            1'b1 : i_acl_957_obs_key_from_virtual_key403_q = redist20_sync_together533_aunroll_x_in_c1_eni1_13_tpl_15_q;
            default : i_acl_957_obs_key_from_virtual_key403_q = 64'b0;
        endcase
    end

    // c_i32_54473_recast_x(CONSTANT,530)
    assign c_i32_54473_recast_x_q = $unsigned(32'b00000000000000000000000000110110);

    // i_switchleaf_obs_key_from_virtual_key113(LOGICAL,313)@9
    assign i_switchleaf_obs_key_from_virtual_key113_q = $unsigned(redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q == c_i32_54473_recast_x_q ? 1'b1 : 1'b0);

    // redist119_i_switchleaf_obs_key_from_virtual_key113_q_7(DELAY,664)
    dspba_delay_ver #( .width(1), .depth(7), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist119_i_switchleaf_obs_key_from_virtual_key113_q_7 ( .xin(i_switchleaf_obs_key_from_virtual_key113_q), .xout(redist119_i_switchleaf_obs_key_from_virtual_key113_q_7_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_acl_964_obs_key_from_virtual_key404(MUX,202)@16
    assign i_acl_964_obs_key_from_virtual_key404_s = redist119_i_switchleaf_obs_key_from_virtual_key113_q_7_q;
    always @(i_acl_964_obs_key_from_virtual_key404_s or i_acl_957_obs_key_from_virtual_key403_q or redist70_sync_together533_aunroll_x_in_c1_eni1_64_tpl_15_q)
    begin
        unique case (i_acl_964_obs_key_from_virtual_key404_s)
            1'b0 : i_acl_964_obs_key_from_virtual_key404_q = i_acl_957_obs_key_from_virtual_key403_q;
            1'b1 : i_acl_964_obs_key_from_virtual_key404_q = redist70_sync_together533_aunroll_x_in_c1_eni1_64_tpl_15_q;
            default : i_acl_964_obs_key_from_virtual_key404_q = 64'b0;
        endcase
    end

    // i_acl_965_obs_key_from_virtual_key405(LOGICAL,203)@9
    assign i_acl_965_obs_key_from_virtual_key405_q = i_switchleaf_obs_key_from_virtual_key113_q ^ i_pivot3_obs_key_from_virtual_key57_c;

    // i_switchleaf17_not_obs_key_from_virtual_key193(LOGICAL,308)@9
    assign i_switchleaf17_not_obs_key_from_virtual_key193_q = i_switchleaf17_obs_key_from_virtual_key191_q ^ VCC_q;

    // i_pivot19_obs_key_from_virtual_key119(COMPARE,262)@9
    assign i_pivot19_obs_key_from_virtual_key119_a = $unsigned({{2{redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q[31]}}, redist8_sync_together533_aunroll_x_in_c1_eni1_1_tpl_8_q});
    assign i_pivot19_obs_key_from_virtual_key119_b = $unsigned({{2{c_i32_141476_recast_x_q[31]}}, c_i32_141476_recast_x_q});
    assign i_pivot19_obs_key_from_virtual_key119_o = $unsigned($signed(i_pivot19_obs_key_from_virtual_key119_a) - $signed(i_pivot19_obs_key_from_virtual_key119_b));
    assign i_pivot19_obs_key_from_virtual_key119_c[0] = i_pivot19_obs_key_from_virtual_key119_o[33];

    // i_acl_967_obs_key_from_virtual_key406(LOGICAL,204)@9
    assign i_acl_967_obs_key_from_virtual_key406_q = i_pivot19_obs_key_from_virtual_key119_c ^ i_switchleaf17_not_obs_key_from_virtual_key193_q;

    // i_acl_970_obs_key_from_virtual_key407(MUX,205)@9
    assign i_acl_970_obs_key_from_virtual_key407_s = i_pivot25_obs_key_from_virtual_key17_c;
    always @(i_acl_970_obs_key_from_virtual_key407_s or i_acl_967_obs_key_from_virtual_key406_q or i_acl_965_obs_key_from_virtual_key405_q)
    begin
        unique case (i_acl_970_obs_key_from_virtual_key407_s)
            1'b0 : i_acl_970_obs_key_from_virtual_key407_q = i_acl_967_obs_key_from_virtual_key406_q;
            1'b1 : i_acl_970_obs_key_from_virtual_key407_q = i_acl_965_obs_key_from_virtual_key405_q;
            default : i_acl_970_obs_key_from_virtual_key407_q = 1'b0;
        endcase
    end

    // i_acl_971_obs_key_from_virtual_key408(LOGICAL,206)@9
    assign i_acl_971_obs_key_from_virtual_key408_q = i_switchleaf31_obs_key_from_virtual_key194_q ^ i_pivot33_obs_key_from_virtual_key123_c;

    // i_acl_973_obs_key_from_virtual_key409(LOGICAL,207)@9
    assign i_acl_973_obs_key_from_virtual_key409_q = i_pivot39_obs_key_from_virtual_key33_c ^ i_acl_971_obs_key_from_virtual_key408_q;

    // i_acl_975_obs_key_from_virtual_key410(MUX,208)@9 + 1
    assign i_acl_975_obs_key_from_virtual_key410_s = i_pivot55_obs_key_from_virtual_key9_c;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_975_obs_key_from_virtual_key410_q <= 1'b0;
        end
        else
        begin
            unique case (i_acl_975_obs_key_from_virtual_key410_s)
                1'b0 : i_acl_975_obs_key_from_virtual_key410_q <= i_acl_973_obs_key_from_virtual_key409_q;
                1'b1 : i_acl_975_obs_key_from_virtual_key410_q <= i_acl_970_obs_key_from_virtual_key407_q;
                default : i_acl_975_obs_key_from_virtual_key410_q <= 1'b0;
            endcase
        end
    end

    // i_acl_976_obs_key_from_virtual_key411(LOGICAL,209)@10
    assign i_acl_976_obs_key_from_virtual_key411_q = redist140_i_pivot111_obs_key_from_virtual_key5_c_2_q & i_acl_975_obs_key_from_virtual_key410_q;

    // i_switchleaf209_not_obs_key_from_virtual_key198(LOGICAL,310)@5
    assign i_switchleaf209_not_obs_key_from_virtual_key198_q = i_switchleaf209_obs_key_from_virtual_key196_q ^ VCC_q;

    // redist132_i_pivot211_obs_key_from_virtual_key189_c_2(DELAY,677)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist132_i_pivot211_obs_key_from_virtual_key189_c_2_q <= '0;
        end
        else
        begin
            redist132_i_pivot211_obs_key_from_virtual_key189_c_2_q <= $unsigned(i_pivot211_obs_key_from_virtual_key189_c);
        end
    end

    // i_acl_977_obs_key_from_virtual_key412(LOGICAL,210)@5 + 1
    assign i_acl_977_obs_key_from_virtual_key412_qi = redist132_i_pivot211_obs_key_from_virtual_key189_c_2_q ^ i_switchleaf209_not_obs_key_from_virtual_key198_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_acl_977_obs_key_from_virtual_key412_delay ( .xin(i_acl_977_obs_key_from_virtual_key412_qi), .xout(i_acl_977_obs_key_from_virtual_key412_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist143_i_acl_977_obs_key_from_virtual_key412_q_5(DELAY,688)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_0 <= '0;
            redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_1 <= '0;
            redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_2 <= '0;
            redist143_i_acl_977_obs_key_from_virtual_key412_q_5_q <= '0;
        end
        else
        begin
            redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_0 <= $unsigned(i_acl_977_obs_key_from_virtual_key412_q);
            redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_1 <= redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_0;
            redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_2 <= redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_1;
            redist143_i_acl_977_obs_key_from_virtual_key412_q_5_q <= redist143_i_acl_977_obs_key_from_virtual_key412_q_5_delay_2;
        end
    end

    // redist131_i_pivot223_obs_key_from_virtual_key3_c_4(DELAY,676)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_i_pivot223_obs_key_from_virtual_key3_c_4_delay_0 <= '0;
            redist131_i_pivot223_obs_key_from_virtual_key3_c_4_delay_1 <= '0;
            redist131_i_pivot223_obs_key_from_virtual_key3_c_4_q <= '0;
        end
        else
        begin
            redist131_i_pivot223_obs_key_from_virtual_key3_c_4_delay_0 <= $unsigned(i_pivot223_obs_key_from_virtual_key3_c);
            redist131_i_pivot223_obs_key_from_virtual_key3_c_4_delay_1 <= redist131_i_pivot223_obs_key_from_virtual_key3_c_4_delay_0;
            redist131_i_pivot223_obs_key_from_virtual_key3_c_4_q <= redist131_i_pivot223_obs_key_from_virtual_key3_c_4_delay_1;
        end
    end

    // i_acl_983_obs_key_from_virtual_key413(MUX,211)@10 + 1
    assign i_acl_983_obs_key_from_virtual_key413_s = redist131_i_pivot223_obs_key_from_virtual_key3_c_4_q;
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_acl_983_obs_key_from_virtual_key413_q <= 1'b0;
        end
        else
        begin
            unique case (i_acl_983_obs_key_from_virtual_key413_s)
                1'b0 : i_acl_983_obs_key_from_virtual_key413_q <= redist143_i_acl_977_obs_key_from_virtual_key412_q_5_q;
                1'b1 : i_acl_983_obs_key_from_virtual_key413_q <= i_acl_976_obs_key_from_virtual_key411_q;
                default : i_acl_983_obs_key_from_virtual_key413_q <= 1'b0;
            endcase
        end
    end

    // redist142_i_acl_983_obs_key_from_virtual_key413_q_6(DELAY,687)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_0 <= '0;
            redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_1 <= '0;
            redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_2 <= '0;
            redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_3 <= '0;
            redist142_i_acl_983_obs_key_from_virtual_key413_q_6_q <= '0;
        end
        else
        begin
            redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_0 <= $unsigned(i_acl_983_obs_key_from_virtual_key413_q);
            redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_1 <= redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_0;
            redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_2 <= redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_1;
            redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_3 <= redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_2;
            redist142_i_acl_983_obs_key_from_virtual_key413_q_6_q <= redist142_i_acl_983_obs_key_from_virtual_key413_q_6_delay_3;
        end
    end

    // i_acl_984_obs_key_from_virtual_key414(MUX,212)@16
    assign i_acl_984_obs_key_from_virtual_key414_s = redist142_i_acl_983_obs_key_from_virtual_key413_q_6_q;
    always @(i_acl_984_obs_key_from_virtual_key414_s or i_acl_964_obs_key_from_virtual_key404_q or redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_outputreg0_q)
    begin
        unique case (i_acl_984_obs_key_from_virtual_key414_s)
            1'b0 : i_acl_984_obs_key_from_virtual_key414_q = i_acl_964_obs_key_from_virtual_key404_q;
            1'b1 : i_acl_984_obs_key_from_virtual_key414_q = redist73_sync_together533_aunroll_x_in_c1_eni1_67_tpl_15_outputreg0_q;
            default : i_acl_984_obs_key_from_virtual_key414_q = 64'b0;
        endcase
    end

    // i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415(BLACKBOX,214)@16
    // in in_i_stall@20000000
    // out out_o_readdata@21
    // out out_o_stall@20
    // out out_o_valid@21
    // out out_retval_01_obs_key_from_virtual_key_avm_address@20000000
    // out out_retval_01_obs_key_from_virtual_key_avm_burstcount@20000000
    // out out_retval_01_obs_key_from_virtual_key_avm_byteenable@20000000
    // out out_retval_01_obs_key_from_virtual_key_avm_enable@20000000
    // out out_retval_01_obs_key_from_virtual_key_avm_read@20000000
    // out out_retval_01_obs_key_from_virtual_key_avm_write@20000000
    // out out_retval_01_obs_key_from_virtual_key_avm_writedata@20000000
    obs_key_from_virtual_key_i_llvm_fpga_mem_retval_01_0 thei_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415 (
        .in_flush(in_flush),
        .in_i_address(i_acl_984_obs_key_from_virtual_key414_q),
        .in_i_predicate(GND_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg1_q),
        .in_retval_01_obs_key_from_virtual_key_avm_readdata(in_retval_01_obs_key_from_virtual_key_avm_readdata),
        .in_retval_01_obs_key_from_virtual_key_avm_readdatavalid(in_retval_01_obs_key_from_virtual_key_avm_readdatavalid),
        .in_retval_01_obs_key_from_virtual_key_avm_waitrequest(in_retval_01_obs_key_from_virtual_key_avm_waitrequest),
        .in_retval_01_obs_key_from_virtual_key_avm_writeack(in_retval_01_obs_key_from_virtual_key_avm_writeack),
        .out_o_readdata(i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .out_retval_01_obs_key_from_virtual_key_avm_address(i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_address),
        .out_retval_01_obs_key_from_virtual_key_avm_burstcount(i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_burstcount),
        .out_retval_01_obs_key_from_virtual_key_avm_byteenable(i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_byteenable),
        .out_retval_01_obs_key_from_virtual_key_avm_enable(i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_enable),
        .out_retval_01_obs_key_from_virtual_key_avm_read(i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_read),
        .out_retval_01_obs_key_from_virtual_key_avm_write(i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_write),
        .out_retval_01_obs_key_from_virtual_key_avm_writedata(i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_writedata),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,14)
    assign out_retval_01_obs_key_from_virtual_key_avm_address = i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_address;
    assign out_retval_01_obs_key_from_virtual_key_avm_enable = i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_enable;
    assign out_retval_01_obs_key_from_virtual_key_avm_read = i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_read;
    assign out_retval_01_obs_key_from_virtual_key_avm_write = i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_write;
    assign out_retval_01_obs_key_from_virtual_key_avm_writedata = i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_writedata;
    assign out_retval_01_obs_key_from_virtual_key_avm_byteenable = i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_byteenable;
    assign out_retval_01_obs_key_from_virtual_key_avm_burstcount = i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_retval_01_obs_key_from_virtual_key_avm_burstcount;

    // valid_fanout_reg0(REG,543)@15 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist115_sync_together533_aunroll_x_in_i_valid_14_q);
        end
    end

    // redist0_valid_fanout_reg0_q_5(DELAY,545)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_valid_fanout_reg0_q_5_delay_0 <= '0;
            redist0_valid_fanout_reg0_q_5_delay_1 <= '0;
            redist0_valid_fanout_reg0_q_5_delay_2 <= '0;
            redist0_valid_fanout_reg0_q_5_delay_3 <= '0;
            redist0_valid_fanout_reg0_q_5_q <= '0;
        end
        else
        begin
            redist0_valid_fanout_reg0_q_5_delay_0 <= $unsigned(valid_fanout_reg0_q);
            redist0_valid_fanout_reg0_q_5_delay_1 <= redist0_valid_fanout_reg0_q_5_delay_0;
            redist0_valid_fanout_reg0_q_5_delay_2 <= redist0_valid_fanout_reg0_q_5_delay_1;
            redist0_valid_fanout_reg0_q_5_delay_3 <= redist0_valid_fanout_reg0_q_5_delay_2;
            redist0_valid_fanout_reg0_q_5_q <= redist0_valid_fanout_reg0_q_5_delay_3;
        end
    end

    // sync_out_aunroll_x(GPOUT,541)@21
    assign out_c1_exi1_0_tpl = GND_q;
    assign out_c1_exi1_1_tpl = i_llvm_fpga_mem_retval_01_obs_key_from_virtual_key415_out_o_readdata;
    assign out_o_valid = redist0_valid_fanout_reg0_q_5_q;
    assign out_unnamed_obs_key_from_virtual_key1 = GND_q;

endmodule
