# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" --include "../../../../../../../../Downloads" \
"../../../../../../../../Downloads/axis_regslice.sv" \
"../../../../../../../../Downloads/tb_axis_regslice.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
