m255
K3
13
cModel Technology
dD:\SourceCode\VerilogHDL\ch1_mux41
T_opt
VLDn>2fj<Mk6h_eBOFHLO_1
04 9 4 work adder4_tb fast 0
=1-b06ebf0f66d4-5dcd0037-39e-3f98
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt
OE;O;10.1a;51
vadder4
IR:OJ<9m2VzbRAjLW]GYYP0
V_=lO@jElU7zjP4Di01hHC2
Z0 dD:\SourceCode\VerilogHDL\ch1_adder4
w1573715738
8D:/SourceCode/VerilogHDL/ch1_adder4/adder4.v
FD:/SourceCode/VerilogHDL/ch1_adder4/adder4.v
L0 1
Z1 OE;L;10.1a;51
r1
31
Z2 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s100 b`zcXhgD8bTd;_DGf`G[h2
!s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch1_adder4/adder4.v|
!s108 1573716016.779000
!s107 D:/SourceCode/VerilogHDL/ch1_adder4/adder4.v|
!i10b 1
!s85 0
vadder4_tb
IA0AmLB@oKL8f7gWD]IP9a1
VmKVNC9]2K@P<G4]Bbm1fg2
Z3 dD:\SourceCode\VerilogHDL\ch1_adder4
w1573716020
8D:/SourceCode/VerilogHDL/ch1_adder4/adder4_tb.v
FD:/SourceCode/VerilogHDL/ch1_adder4/adder4_tb.v
L0 2
R1
r1
31
R2
!s90 -reportprogress|300|-work|work|-vopt|D:/SourceCode/VerilogHDL/ch1_adder4/adder4_tb.v|
!i10b 1
!s100 g9QFC9_2GHdekbEiiVNhL1
!s85 0
!s108 1573716020.347000
!s107 D:/SourceCode/VerilogHDL/ch1_adder4/adder4_tb.v|
