<profile>

<section name = "Vitis HLS Report for 'compute_result_16_10_45_22_48_16_s'" level="0">
<item name = "Date">Thu Mar 25 14:59:50 2021
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">pyr_dense_optical_flow_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.459 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 33.335 ns, 33.335 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, -, 0, 178, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 24, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 9, -</column>
<column name="Register">-, -, 332, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_36s_36s_71_1_0_U187">mul_36s_36s_71_1_0, 0, 4, 0, 24, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_submuladd_20s_18s_16s_32s_32_4_0_U190">ama_submuladd_20s_18s_16s_32s_32_4_0, i0 + (i1 - i2) * i3</column>
<column name="mac_muladd_18s_16s_32s_32_4_0_U191">mac_muladd_18s_16s_32s_32_4_0, i0 + i1 * i2</column>
<column name="mul_mul_18s_16s_32_4_0_U188">mul_mul_18s_16s_32_4_0, i0 * i1</column>
<column name="mul_mul_18s_16s_32_4_0_U189">mul_mul_18s_16s_32_4_0, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_6_fu_236_p2">+, 0, 0, 39, 32, 32</column>
<column name="ret_V_5_fu_170_p2">-, 0, 0, 43, 36, 36</column>
<column name="ret_V_fu_154_p2">-, 0, 0, 43, 36, 36</column>
<column name="sub_ln1193_4_fu_217_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln1193_fu_207_p2">-, 0, 0, 26, 18, 19</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_return">9, 2, 15, 30</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_ce_reg">1, 0, 1, 0</column>
<column name="ap_return_int_reg">15, 0, 15, 0</column>
<column name="fracI_int_reg">24, 0, 24, 0</column>
<column name="fracJ_int_reg">24, 0, 24, 0</column>
<column name="i0_int_reg">16, 0, 16, 0</column>
<column name="i0_read_reg_297">16, 0, 16, 0</column>
<column name="i0_read_reg_297_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="i1_int_reg">16, 0, 16, 0</column>
<column name="i1_read_reg_292">16, 0, 16, 0</column>
<column name="i2_int_reg">16, 0, 16, 0</column>
<column name="i2_read_reg_287">16, 0, 16, 0</column>
<column name="i3_int_reg">16, 0, 16, 0</column>
<column name="i3_read_reg_282">16, 0, 16, 0</column>
<column name="i3_read_reg_282_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="p1_V_reg_314">18, 0, 18, 0</column>
<column name="p1_V_reg_314_pp0_iter1_reg">18, 0, 18, 0</column>
<column name="p2_V_reg_308">18, 0, 18, 0</column>
<column name="p2_V_reg_308_pp0_iter1_reg">18, 0, 18, 0</column>
<column name="p3_V_reg_302">18, 0, 18, 0</column>
<column name="p3_V_reg_302_pp0_iter1_reg">18, 0, 18, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_result&lt;16, 10, 45, 22, 48, 16&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_result&lt;16, 10, 45, 22, 48, 16&gt;, return value</column>
<column name="ap_return">out, 15, ap_ctrl_hs, compute_result&lt;16, 10, 45, 22, 48, 16&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_result&lt;16, 10, 45, 22, 48, 16&gt;, return value</column>
<column name="fracI">in, 24, ap_none, fracI, scalar</column>
<column name="fracJ">in, 24, ap_none, fracJ, scalar</column>
<column name="i0">in, 16, ap_none, i0, scalar</column>
<column name="i1">in, 16, ap_none, i1, scalar</column>
<column name="i2">in, 16, ap_none, i2, scalar</column>
<column name="i3">in, 16, ap_none, i3, scalar</column>
</table>
</item>
</section>
</profile>
