Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 12 11:35:27 2021
| Host         : ALESI1009 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_01_timing_summary_routed.rpt -pb TOP_01_timing_summary_routed.pb -rpx TOP_01_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_01
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.390        0.000                      0                  143        0.154        0.000                      0                  143        3.750        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.390        0.000                      0                  143        0.154        0.000                      0                  143        3.750        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 3.073ns (55.880%)  route 2.426ns (44.120%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.953     6.738    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.412 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.683 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.472     9.155    DEBOUNCE/State1
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.329     9.484 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.484    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.034    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.263    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.605 r  DEBOUNCE/Timer_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.605    DEBOUNCE/Timer_count_reg[20]_i_1_n_0
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.828 r  DEBOUNCE/Timer_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.828    DEBOUNCE/Timer_count_reg[24]_i_1_n_7
    SLICE_X0Y103         FDRE                                         r  DEBOUNCE/Timer_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.589    15.011    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  DEBOUNCE/Timer_count_reg[24]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.062    15.218    DEBOUNCE/Timer_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 3.070ns (55.856%)  route 2.426ns (44.144%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.953     6.738    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.412 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.683 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.472     9.155    DEBOUNCE/State1
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.329     9.484 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.484    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.034    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.263    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.825 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.825    DEBOUNCE/Timer_count_reg[20]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  DEBOUNCE/Timer_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  DEBOUNCE/Timer_count_reg[21]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.825    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 3.049ns (55.687%)  route 2.426ns (44.313%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.953     6.738    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.412 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.683 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.472     9.155    DEBOUNCE/State1
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.329     9.484 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.484    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.034    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.263    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.804 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.804    DEBOUNCE/Timer_count_reg[20]_i_1_n_4
    SLICE_X0Y102         FDRE                                         r  DEBOUNCE/Timer_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  DEBOUNCE/Timer_count_reg[23]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.804    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 2.975ns (55.080%)  route 2.426ns (44.920%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.953     6.738    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.412 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.683 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.472     9.155    DEBOUNCE/State1
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.329     9.484 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.484    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.034    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.263    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.730 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.730    DEBOUNCE/Timer_count_reg[20]_i_1_n_5
    SLICE_X0Y102         FDRE                                         r  DEBOUNCE/Timer_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  DEBOUNCE/Timer_count_reg[22]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 2.959ns (54.946%)  route 2.426ns (45.054%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.953     6.738    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.412 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.683 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.472     9.155    DEBOUNCE/State1
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.329     9.484 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.484    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.034    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.263    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.491 r  DEBOUNCE/Timer_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.491    DEBOUNCE/Timer_count_reg[16]_i_1_n_0
    SLICE_X0Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.714 r  DEBOUNCE/Timer_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.714    DEBOUNCE/Timer_count_reg[20]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  DEBOUNCE/Timer_count_reg[20]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.508ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.382ns  (logic 2.956ns (54.921%)  route 2.426ns (45.079%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.953     6.738    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.412 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.683 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.472     9.155    DEBOUNCE/State1
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.329     9.484 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.484    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.034    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.263    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.711 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.711    DEBOUNCE/Timer_count_reg[16]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[17]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.508    

Slack (MET) :             4.529ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 2.935ns (54.745%)  route 2.426ns (45.255%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.953     6.738    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.412 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.683 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.472     9.155    DEBOUNCE/State1
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.329     9.484 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.484    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.034    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.263    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.690 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.690    DEBOUNCE/Timer_count_reg[16]_i_1_n_4
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[19]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.529    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 2.861ns (54.111%)  route 2.426ns (45.889%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.953     6.738    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.412 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.683 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.472     9.155    DEBOUNCE/State1
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.329     9.484 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.484    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.034    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.263    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.616 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.616    DEBOUNCE/Timer_count_reg[16]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[18]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.616    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 2.845ns (53.972%)  route 2.426ns (46.028%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.953     6.738    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.412 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.683 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.472     9.155    DEBOUNCE/State1
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.329     9.484 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.484    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.034    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.263    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.377 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.377    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.600 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.600    DEBOUNCE/Timer_count_reg[16]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 DEBOUNCE/Timer_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.268ns  (logic 2.842ns (53.946%)  route 2.426ns (46.054%))
  Logic Levels:           9  (CARRY4=7 LUT2=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.726     5.329    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.456     5.785 r  DEBOUNCE/Timer_count_reg[9]/Q
                         net (fo=3, routed)           0.953     6.738    DEBOUNCE/Timer_count_reg[9]
    SLICE_X1Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.862 r  DEBOUNCE/State1_carry_i_5/O
                         net (fo=1, routed)           0.000     6.862    DEBOUNCE/State1_carry_i_5_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.412 r  DEBOUNCE/State1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.412    DEBOUNCE/State1_carry_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.526 r  DEBOUNCE/State1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.526    DEBOUNCE/State1_carry__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.683 r  DEBOUNCE/State1_carry__1/CO[1]
                         net (fo=28, routed)          1.472     9.155    DEBOUNCE/State1
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.329     9.484 r  DEBOUNCE/Timer_count[0]_i_5/O
                         net (fo=1, routed)           0.000     9.484    DEBOUNCE/Timer_count[0]_i_5_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.034 r  DEBOUNCE/Timer_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.034    DEBOUNCE/Timer_count_reg[0]_i_2_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.148 r  DEBOUNCE/Timer_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.148    DEBOUNCE/Timer_count_reg[4]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.262 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.263    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.597 r  DEBOUNCE/Timer_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.597    DEBOUNCE/Timer_count_reg[12]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_i (IN)
                         net (fo=0)                   0.000    10.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.590    15.012    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/C
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X0Y100         FDRE (Setup_fdre_C_D)        0.062    15.219    DEBOUNCE/Timer_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -10.597    
  -------------------------------------------------------------------
                         slack                                  4.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.452%)  route 0.354ns (65.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X5Y97          FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[0]/Q
                         net (fo=19, routed)          0.354     2.018    DISP7SEG8ON/PRESCALER_1kHz/COUNTER[0]
    SLICE_X6Y100         LUT6 (Prop_lut6_I4_O)        0.045     2.063 r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER[15]_i_1/O
                         net (fo=1, routed)           0.000     2.063    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_0[15]
    SLICE_X6Y100         FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.868     2.034    DISP7SEG8ON/PRESCALER_1kHz/CLK_i_IBUF_BUFG
    SLICE_X6Y100         FDCE                                         r  DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDCE (Hold_fdce_C_D)         0.121     1.909    DISP7SEG8ON/PRESCALER_1kHz/COUNTER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DEBOUNCE/Timer_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.130%)  route 0.174ns (32.870%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.605     1.524    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DEBOUNCE/Timer_count_reg[11]/Q
                         net (fo=2, routed)           0.173     1.838    DEBOUNCE/Timer_count_reg[11]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  DEBOUNCE/Timer_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCE/Timer_count[8]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.053 r  DEBOUNCE/Timer_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    DEBOUNCE/Timer_count_reg[12]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DEBOUNCE/Timer_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_ROM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_INST_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X1Y96          FDRE                                         r  DATA_PATH/DATA_ROM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  DATA_PATH/DATA_ROM_reg[6]/Q
                         net (fo=2, routed)           0.112     1.776    DATA_PATH/DATA_ROM[6]
    SLICE_X1Y95          FDCE                                         r  DATA_PATH/reg_INST_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.877     2.042    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X1Y95          FDCE                                         r  DATA_PATH/reg_INST_reg[6]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.070     1.609    DATA_PATH/reg_INST_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DEBOUNCE/Timer_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.366ns (67.800%)  route 0.174ns (32.200%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.605     1.524    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DEBOUNCE/Timer_count_reg[11]/Q
                         net (fo=2, routed)           0.173     1.838    DEBOUNCE/Timer_count_reg[11]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  DEBOUNCE/Timer_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCE/Timer_count[8]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.064 r  DEBOUNCE/Timer_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.064    DEBOUNCE/Timer_count_reg[12]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DEBOUNCE/Timer_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  DATA_PATH/DATA_BUS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  DATA_PATH/DATA_BUS_reg[3]/Q
                         net (fo=3, routed)           0.123     1.787    DATA_PATH/DATA_BUS[3]
    SLICE_X3Y94          FDCE                                         r  DATA_PATH/reg_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.877     2.042    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  DATA_PATH/reg_B_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.072     1.611    DATA_PATH/reg_B_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 DATA_PATH/DATA_BUS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/reg_B_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.604     1.523    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  DATA_PATH/DATA_BUS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  DATA_PATH/DATA_BUS_reg[1]/Q
                         net (fo=3, routed)           0.124     1.788    DATA_PATH/DATA_BUS[1]
    SLICE_X3Y94          FDCE                                         r  DATA_PATH/reg_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.877     2.042    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  DATA_PATH/reg_B_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.066     1.605    DATA_PATH/reg_B_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 DEBOUNCE/Timer_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.225%)  route 0.174ns (30.775%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.605     1.524    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DEBOUNCE/Timer_count_reg[11]/Q
                         net (fo=2, routed)           0.173     1.838    DEBOUNCE/Timer_count_reg[11]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  DEBOUNCE/Timer_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCE/Timer_count[8]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.089 r  DEBOUNCE/Timer_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.089    DEBOUNCE/Timer_count_reg[12]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DEBOUNCE/Timer_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 DEBOUNCE/Timer_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.391ns (69.225%)  route 0.174ns (30.775%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.605     1.524    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DEBOUNCE/Timer_count_reg[11]/Q
                         net (fo=2, routed)           0.173     1.838    DEBOUNCE/Timer_count_reg[11]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  DEBOUNCE/Timer_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCE/Timer_count[8]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.089 r  DEBOUNCE/Timer_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    DEBOUNCE/Timer_count_reg[12]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y100         FDRE                                         r  DEBOUNCE/Timer_count_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    DEBOUNCE/Timer_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 DEBOUNCE/Timer_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE/Timer_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.394ns (69.388%)  route 0.174ns (30.612%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.605     1.524    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  DEBOUNCE/Timer_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  DEBOUNCE/Timer_count_reg[11]/Q
                         net (fo=2, routed)           0.173     1.838    DEBOUNCE/Timer_count_reg[11]
    SLICE_X0Y99          LUT2 (Prop_lut2_I1_O)        0.045     1.883 r  DEBOUNCE/Timer_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DEBOUNCE/Timer_count[8]_i_2_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.998 r  DEBOUNCE/Timer_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.999    DEBOUNCE/Timer_count_reg[8]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  DEBOUNCE/Timer_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    DEBOUNCE/Timer_count_reg[12]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.092 r  DEBOUNCE/Timer_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.092    DEBOUNCE/Timer_count_reg[16]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    DEBOUNCE/CLK_i_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  DEBOUNCE/Timer_count_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    DEBOUNCE/Timer_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 DATA_PATH/reg_A_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_PATH/DATA_BUS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.947%)  route 0.146ns (44.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.603     1.522    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  DATA_PATH/reg_A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DATA_PATH/reg_A_reg[0]/Q
                         net (fo=5, routed)           0.146     1.810    DATA_PATH/DATA2[0]
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.855 r  DATA_PATH/DATA_BUS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    DATA_PATH/DATA_BUS[0]_i_1_n_0
    SLICE_X3Y95          FDRE                                         r  DATA_PATH/DATA_BUS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_i (IN)
                         net (fo=0)                   0.000     0.000    CLK_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_i_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.877     2.042    DATA_PATH/CLK_i_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  DATA_PATH/DATA_BUS_reg[0]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092     1.654    DATA_PATH/DATA_BUS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y95     DATA_PATH/DATA_BUS_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y95     DATA_PATH/DATA_BUS_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y95     DATA_PATH/DATA_BUS_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y95     DATA_PATH/DATA_BUS_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y96     DATA_PATH/DATA_ROM_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y96     DATA_PATH/DATA_ROM_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y96     DATA_PATH/DATA_ROM_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y94     DATA_PATH/DATA_ROM_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y96     DATA_PATH/DATA_ROM_reg[4]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y95     DATA_PATH/DATA_BUS_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y95     DATA_PATH/DATA_BUS_reg[1]/C
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y95     DATA_PATH/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y95     DATA_PATH/DATA_BUS_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y95     DATA_PATH/DATA_BUS_reg[1]/C



