// Seed: 1146299634
module module_0;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_1, id_2, id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  parameter id_3 = 1, id_4 = id_4;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  always_ff if (-1 | id_1 < 1'b0) id_2 = (1);
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  initial begin : LABEL_0
    begin : LABEL_0
      id_4 <= id_3;
    end
  end
  assign id_4 = -1;
  module_2 modCall_1 ();
  bit id_5;
  assign id_4 = id_5;
  wire id_6, id_7;
endmodule
