[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem",
    "duplicate":"~SMatMul|SMatMul/ProcElem:ProcElem",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_1",
    "duplicate":"~SMatMul|SMatMul/ProcElem_1:ProcElem",
    "index":0.0625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_2",
    "duplicate":"~SMatMul|SMatMul/ProcElem_2:ProcElem",
    "index":0.125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_3",
    "duplicate":"~SMatMul|SMatMul/ProcElem_3:ProcElem",
    "index":0.1875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_4",
    "duplicate":"~SMatMul|SMatMul/ProcElem_4:ProcElem",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_5",
    "duplicate":"~SMatMul|SMatMul/ProcElem_5:ProcElem",
    "index":0.3125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_6",
    "duplicate":"~SMatMul|SMatMul/ProcElem_6:ProcElem",
    "index":0.375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_7",
    "duplicate":"~SMatMul|SMatMul/ProcElem_7:ProcElem",
    "index":0.4375
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_8",
    "duplicate":"~SMatMul|SMatMul/ProcElem_8:ProcElem",
    "index":0.5
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_9",
    "duplicate":"~SMatMul|SMatMul/ProcElem_9:ProcElem",
    "index":0.5625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_10",
    "duplicate":"~SMatMul|SMatMul/ProcElem_10:ProcElem",
    "index":0.625
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_11",
    "duplicate":"~SMatMul|SMatMul/ProcElem_11:ProcElem",
    "index":0.6875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_12",
    "duplicate":"~SMatMul|SMatMul/ProcElem_12:ProcElem",
    "index":0.75
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_13",
    "duplicate":"~SMatMul|SMatMul/ProcElem_13:ProcElem",
    "index":0.8125
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_14",
    "duplicate":"~SMatMul|SMatMul/ProcElem_14:ProcElem",
    "index":0.875
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SMatMul|ProcElem_15",
    "duplicate":"~SMatMul|SMatMul/ProcElem_15:ProcElem",
    "index":0.9375
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]