
C:\Users\pablo\Documents\Empotrados\VivadoHLS\Convolucion\solution1\sim\verilog>set PATH= 

C:\Users\pablo\Documents\Empotrados\VivadoHLS\Convolucion\solution1\sim\verilog>call C:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_img_filter_top glbl -prj img_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s img_filter  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_img_filter_top glbl -prj img_filter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s img_filter 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_data_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_data_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_dest_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_dest_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_id_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_id_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_keep_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_keep_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_last_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_last_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_strb_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_strb_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_in_V_user_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_user_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_data_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_data_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_dest_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_dest_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_id_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_id_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_keep_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_keep_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_last_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_last_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_strb_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_strb_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/AESL_autofifo_out_V_user_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_user_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/fifo_w8_d480_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d480_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_img_filter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter_am_addcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_am_addcud_DSP48_0
INFO: [VRFC 10-311] analyzing module img_filter_am_addcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter_conv_wbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_conv_wbkb_ram
INFO: [VRFC 10-311] analyzing module img_filter_conv_wbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_kernel_rom
INFO: [VRFC 10-311] analyzing module img_filter_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/img_filter_mac_mudEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_mac_mudEe_DSP48_1
INFO: [VRFC 10-311] analyzing module img_filter_mac_mudEe
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.img_filter_kernel_rom
Compiling module xil_defaultlib.img_filter_kernel(DataWidth=3,Ad...
Compiling module xil_defaultlib.img_filter_conv_wbkb_ram
Compiling module xil_defaultlib.img_filter_conv_wbkb(DataWidth=8...
Compiling module xil_defaultlib.img_filter_am_addcud_DSP48_0
Compiling module xil_defaultlib.img_filter_am_addcud(ID=1,NUM_ST...
Compiling module xil_defaultlib.img_filter_mac_mudEe_DSP48_1
Compiling module xil_defaultlib.img_filter_mac_mudEe(ID=1,NUM_ST...
Compiling module xil_defaultlib.fifo_w8_d480_A
Compiling module xil_defaultlib.img_filter
Compiling module xil_defaultlib.AESL_autofifo_in_V_data_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_keep_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_strb_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_user_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_last_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_id_V
Compiling module xil_defaultlib.AESL_autofifo_in_V_dest_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_data_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_keep_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_strb_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_user_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_last_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_id_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_dest_V
Compiling module xil_defaultlib.apatb_img_filter_top
Compiling module work.glbl
Built simulation snapshot img_filter

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pablo/Documents/Empotrados/VivadoHLS/Convolucion/solution1/sim/verilog/xsim.dir/img_filter/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 14 16:33:47 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/img_filter/xsim_script.tcl
# xsim {img_filter} -autoloadwcfg -tclbatch {img_filter.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source img_filter.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 0 / 1 [67.81%] @ "100000145000"
// RTL Simulation : 0 / 1 [135.61%] @ "200000155000"
// RTL Simulation : 0 / 1 [203.42%] @ "300000165000"
// RTL Simulation : 0 / 1 [271.23%] @ "400000175000"
// RTL Simulation : 0 / 1 [339.03%] @ "500000185000"
// RTL Simulation : 0 / 1 [406.84%] @ "600000195000"
// RTL Simulation : 0 / 1 [474.65%] @ "700000205000"
// RTL Simulation : 0 / 1 [542.45%] @ "800000215000"
// RTL Simulation : 0 / 1 [610.26%] @ "900000225000"
// RTL Simulation : 0 / 1 [678.06%] @ "1000000235000"
// RTL Simulation : 0 / 1 [745.87%] @ "1100000245000"
// RTL Simulation : 0 / 1 [813.68%] @ "1200000255000"
// RTL Simulation : 0 / 1 [881.48%] @ "1300000265000"
// RTL Simulation : 0 / 1 [949.29%] @ "1400000275000"
