[
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/coremark/core_list_join.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_list_join.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_list_join.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/coremark/core_main.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_main.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_main.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/coremark/core_matrix.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_matrix.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_matrix.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/coremark/core_portme.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_portme.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_portme.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/coremark/core_state.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_state.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_state.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/coremark/core_util.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_util.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/coremark/core_util.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/coremark/func_atcm.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/coremark/func_atcm.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/coremark/func_atcm.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/board/rzn2l_rsk/board_init.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/board/rzn2l_rsk/board_init.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/board/rzn2l_rsk/board_init.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/board/rzn2l_rsk/board_leds.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/board/rzn2l_rsk/board_leds.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/board/rzn2l_rsk/board_leds.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/cr/startup_core.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/cr/startup_core.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/cr/startup_core.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/cr/system_core.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/cr/system_core.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/cr/system_core.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/startup.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/cmsis/Device/RENESAS/Source/system.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/bsp_cache.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_cache.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_cache.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/bsp_clocks.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_clocks.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_clocks.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/bsp_common.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_common.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_common.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/bsp_delay.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_delay.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_delay.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/bsp_io.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_io.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_io.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/bsp_irq.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_irq.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_irq.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/bsp_register_protection.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_register_protection.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_register_protection.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/bsp_reset.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_reset.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_reset.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/bsp_sbrk.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_sbrk.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/bsp_sbrk.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/cr/bsp_cache_core.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/cr/bsp_cache_core.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/cr/bsp_cache_core.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/cr/bsp_delay_core.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/cr/bsp_delay_core.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/cr/bsp_delay_core.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/all/cr/bsp_irq_core.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/cr/bsp_irq_core.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/all/cr/bsp_irq_core.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/rzn2l/bsp_irq_sense.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/rzn2l/bsp_irq_sense.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/rzn2l/bsp_irq_sense.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/bsp/mcu/rzn2l/bsp_loader_param.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/rzn2l/bsp_loader_param.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/bsp/mcu/rzn2l/bsp_loader_param.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/r_gpt/r_gpt.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/r_gpt/r_gpt.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/r_gpt/r_gpt.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/r_ioport/r_ioport.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/r_ioport/r_ioport.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/r_ioport/r_ioport.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn/fsp/src/r_sci_uart/r_sci_uart.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/r_sci_uart/r_sci_uart.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn/fsp/src/r_sci_uart/r_sci_uart.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn_gen/common_data.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn_gen/common_data.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn_gen/common_data.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn_gen/hal_data.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn_gen/hal_data.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn_gen/hal_data.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn_gen/main.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn_gen/main.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn_gen/main.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn_gen/pin_data.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn_gen/pin_data.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn_gen/pin_data.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/rzn_gen/vector_data.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/rzn_gen/vector_data.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/rzn_gen/vector_data.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/src/hal_entry.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/src/hal_entry.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/src/hal_entry.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "arm-none-eabi-gcc -mcpu\u003dcortex-r52 -mthumb -mfloat-abi\u003dhard -mfpu\u003dneon-fp-armv8 -fdiagnostics-parseable-fixits -Ofast -fmessage-length\u003d0 -fsigned-char -ffunction-sections -fdata-sections -fno-strict-aliasing -Wunused -Wuninitialized -Wall -Wextra -Wmissing-declarations -Wconversion -Wpointer-arith -Wshadow -Wlogical-op -Waggregate-return -Wfloat-equal -Wnull-dereference -g -gdwarf-4 -D_RENESAS_RZN_ -D_RZN_CORE\u003dCR52_0 -D_RZN_ORDINAL\u003d1 -DFSP_XSPI0_BOOT_SRAM_ATCM\u003d1 -I\"E:/RS_workspace/rzn2l_coremark_fsp200/generate\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/src\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\src\" -I\".\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\api\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\inc\\\\instances\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\fsp\\\\src\\\\bsp\\\\mcu\\\\all\\\\cr\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn\\\\arm\\\\CMSIS_5\\\\CMSIS\\\\Core_R\\\\Include\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_gen\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\\\\bsp\" -I\"E:\\\\RS_workspace\\\\rzn2l_coremark_fsp200\\\\rzn_cfg\\\\fsp_cfg\" -std\u003dc99 -Wno-format-truncation -Wno-stringop-overflow --param\u003dmin-pagesize\u003d0 -c -o \"E:/RS_workspace/rzn2l_coremark_fsp200/Debug/src/syscall.o\" \"E:/RS_workspace/rzn2l_coremark_fsp200/src/syscall.c\"",
    "file": "E:/RS_workspace/rzn2l_coremark_fsp200/src/syscall.c"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "clang -I \"${workspace_loc:/${ProjName}}/script\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/Debug\" -I\"E:\\RS_workspace\\rzn2l_coremark_fsp200\\Debug\" -ferror-limit\u003d30",
    "file": "E:\\RS_workspace\\rzn2l_coremark_fsp200\\Debug\\memory_regions.ld"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "clang -I \"${workspace_loc:/${ProjName}}/script\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/Debug\" -I\"E:\\RS_workspace\\rzn2l_coremark_fsp200\\script\" -ferror-limit\u003d30",
    "file": "E:\\RS_workspace\\rzn2l_coremark_fsp200\\script\\fsp_xspi0_boot.ld"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "clang -I \"${workspace_loc:/${ProjName}}/script\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/Debug\" -I\"E:\\RS_workspace\\rzn2l_coremark_fsp200\\script\" -ferror-limit\u003d30",
    "file": "E:\\RS_workspace\\rzn2l_coremark_fsp200\\script\\fsp_xspi0_boot_sram_all.ld"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "clang -I \"${workspace_loc:/${ProjName}}/script\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/Debug\" -I\"E:\\RS_workspace\\rzn2l_coremark_fsp200\\script\" -ferror-limit\u003d30",
    "file": "E:\\RS_workspace\\rzn2l_coremark_fsp200\\script\\fsp_xspi0_boot_sram_atcm.ld"
  },
  {
    "directory": "E:/RS_workspace/rzn2l_coremark_fsp200",
    "command": "clang -I \"${workspace_loc:/${ProjName}}/script\" -I\"E:/RS_workspace/rzn2l_coremark_fsp200/Debug\" -I\"E:\\RS_workspace\\rzn2l_coremark_fsp200\\script\" -ferror-limit\u003d30",
    "file": "E:\\RS_workspace\\rzn2l_coremark_fsp200\\script\\fsp_xspi0_boot_sram_text.ld"
  }
]