module low_clk(
  input logic CLK,
  output logic core_clk
);
  
  
  
endmodule