Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun May  3 18:26:52 2020
| Host         : DESKTOP-6IO763U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            5 |
| Yes          | No                    | No                     |             183 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|     Clock Signal     |              Enable Signal              |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+
|  clk_div/tff1/clk__0 |                                         |                                         |                1 |              1 |
|  clk_BUFG            | console_ppu/hvcount/hcounter[9]_i_1_n_0 |                                         |                1 |              1 |
|  sys_clk_IBUF_BUFG   |                                         |                                         |                1 |              1 |
| ~step_clk_BUFG       |                                         |                                         |                1 |              4 |
|  clk_BUFG            |                                         |                                         |                7 |              8 |
|  clk_BUFG            | console_ppu/hvcount/hcounter[9]_i_1_n_0 | console_ppu/hvcount/vcounter[9]_i_1_n_0 |                5 |              9 |
|  step_clk_BUFG       | program_counter/E[0]                    |                                         |                3 |              9 |
|  step_clk_BUFG       | program_counter/data[27][0]_i_2_1[0]    |                                         |                3 |              9 |
|  step_clk_BUFG       | program_counter/data[27][0]_i_2_3[0]    |                                         |                3 |              9 |
|  step_clk_BUFG       | program_counter/data[30][8]_i_5_0[0]    |                                         |                3 |              9 |
|  step_clk_BUFG       | program_counter/data[30][8]_i_5_2[0]    |                                         |                3 |              9 |
|  step_clk_BUFG       | program_counter/data[27][0]_i_2_2[0]    |                                         |                4 |              9 |
|  step_clk_BUFG       | program_counter/data[30][8]_i_5_1[0]    |                                         |                3 |              9 |
|  clk_BUFG            |                                         | console_ppu/hvcount/hcounter[9]_i_1_n_0 |                5 |             10 |
|  step_clk_BUFG       | program_counter/data[29][9]_i_4_0[0]    |                                         |                4 |             10 |
|  step_clk_BUFG       | program_counter/data[29][9]_i_3_2[0]    |                                         |                5 |             10 |
|  step_clk_BUFG       | program_counter/data[25][9]_i_2_3[0]    |                                         |                5 |             10 |
|  step_clk_BUFG       | program_counter/data[29][9]_i_4_1[0]    |                                         |                3 |             10 |
|  step_clk_BUFG       | program_counter/data[25][9]_i_2_2[0]    |                                         |                4 |             10 |
|  step_clk_BUFG       | program_counter/data[29][9]_i_3_0[0]    |                                         |                5 |             10 |
|  step_clk_BUFG       | program_counter/data[29][9]_i_3_1[0]    |                                         |                4 |             10 |
|  step_clk_BUFG       | program_counter/data[25][9]_i_2_1[0]    |                                         |                4 |             11 |
|  step_clk_BUFG       | program_counter/data[27][0]_i_2_0[0]    |                                         |                3 |             11 |
|  step_clk_BUFG       | program_counter/data[25][9]_i_2_0[0]    |                                         |                5 |             11 |
| ~step_clk_BUFG       | program_counter/program_addr_reg[3]_7   |                                         |               11 |             16 |
|  step_clk_BUFG       |                                         |                                         |               14 |             28 |
+----------------------+-----------------------------------------+-----------------------------------------+------------------+----------------+


