Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Sep 27 04:51:56 2024
| Host         : EthanWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pulse_gen_test_timing_summary_routed.rpt -pb pulse_gen_test_timing_summary_routed.pb -rpx pulse_gen_test_timing_summary_routed.rpx -warn_on_violation
| Design       : pulse_gen_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          29          
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -44.840    -1293.727                     29                  160        0.262        0.000                      0                  160        4.500        0.000                       0                    83  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -44.840    -1293.727                     29                  160        0.262        0.000                      0                  160        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           29  Failing Endpoints,  Worst Slack      -44.840ns,  Total Violation    -1293.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -44.840ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.336ns  (logic 33.460ns (61.580%)  route 20.876ns (38.420%))
  Logic Levels:           100  (CARRY4=78 LUT3=1 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.638     5.159    pulse_generator/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pulse_generator/sec_elapsed_reg[1]_replica/Q
                         net (fo=22, routed)          0.879     6.494    pulse_generator/sec_elapsed_reg[1]_repN
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  pulse_generator/threshold2__6_carry_i_8/O
                         net (fo=1, routed)           0.000     6.618    pulse_generator/threshold2__6_carry_i_8_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  pulse_generator/threshold2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    pulse_generator/threshold2__6_carry_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  pulse_generator/threshold2__6_carry__0/CO[3]
                         net (fo=12, routed)          1.078     8.360    pulse_generator/threshold2[25]
    SLICE_X0Y0           LUT6 (Prop_lut6_I4_O)        0.124     8.484 r  pulse_generator/clk_counter1_carry__1_i_82/O
                         net (fo=1, routed)           0.000     8.484    pulse_generator/clk_counter1_carry__1_i_82_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.885 r  pulse_generator/clk_counter1_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.885    pulse_generator/clk_counter1_carry__1_i_48_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  pulse_generator/clk_counter1_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.999    pulse_generator/clk_counter1_carry__1_i_34_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  pulse_generator/clk_counter1_carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.761    10.031    pulse_generator/clk_counter1_carry__1_i_35_0[22]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.860 r  pulse_generator/clk_counter1_carry__1_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.860    pulse_generator/clk_counter1_carry__1_i_53_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  pulse_generator/clk_counter1_carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.974    pulse_generator/clk_counter1_carry__1_i_36_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.245 r  pulse_generator/clk_counter1_carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.693    11.938    pulse_generator/clk_counter1_carry__1_i_35_0[21]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.782 r  pulse_generator/clk_counter1_carry__1_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.782    pulse_generator/clk_counter1_carry__1_i_58_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  pulse_generator/clk_counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.899    pulse_generator/clk_counter1_carry__1_i_38_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.153 r  pulse_generator/clk_counter1_carry__1_i_21/CO[0]
                         net (fo=12, routed)          0.543    13.696    pulse_generator/clk_counter1_carry__1_i_35_0[20]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    14.519 r  pulse_generator/clk_counter1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.519    pulse_generator/clk_counter1_carry__1_i_63_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.633 r  pulse_generator/clk_counter1_carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    14.633    pulse_generator/clk_counter1_carry__1_i_40_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.904 r  pulse_generator/clk_counter1_carry__1_i_22/CO[0]
                         net (fo=12, routed)          0.506    15.411    pulse_generator/clk_counter1_carry__1_i_35_0[19]
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.373    15.784 r  pulse_generator/clk_counter1_carry__1_i_96/O
                         net (fo=1, routed)           0.000    15.784    pulse_generator/clk_counter1_carry__1_i_96_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.334 r  pulse_generator/clk_counter1_carry__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.334    pulse_generator/clk_counter1_carry__1_i_68_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.448 r  pulse_generator/clk_counter1_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.448    pulse_generator/clk_counter1_carry__1_i_42_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.719 r  pulse_generator/clk_counter1_carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.666    17.385    pulse_generator/clk_counter1_carry__1_i_35_0[18]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.373    17.758 r  pulse_generator/clk_counter1_carry__1_i_100/O
                         net (fo=1, routed)           0.000    17.758    pulse_generator/clk_counter1_carry__1_i_100_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.308 r  pulse_generator/clk_counter1_carry__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    18.308    pulse_generator/clk_counter1_carry__1_i_73_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  pulse_generator/clk_counter1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.422    pulse_generator/clk_counter1_carry__1_i_44_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.693 r  pulse_generator/clk_counter1_carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.750    19.443    pulse_generator/clk_counter1_carry__1_i_35_0[17]
    SLICE_X5Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    20.272 r  pulse_generator/clk_counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    20.272    pulse_generator/clk_counter1_carry__0_i_94_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  pulse_generator/clk_counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.386    pulse_generator/clk_counter1_carry__1_i_46_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.657 r  pulse_generator/clk_counter1_carry__1_i_29/CO[0]
                         net (fo=13, routed)          0.666    21.323    pulse_generator/clk_counter1_carry__1_i_35_0[16]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.373    21.696 r  pulse_generator/clk_counter1_carry__0_i_102/O
                         net (fo=1, routed)           0.000    21.696    pulse_generator/clk_counter1_carry__0_i_102_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.246 r  pulse_generator/clk_counter1_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.246    pulse_generator/clk_counter1_carry__0_i_56_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.360 r  pulse_generator/clk_counter1_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.360    pulse_generator/clk_counter1_carry__0_i_55_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.631 r  pulse_generator/clk_counter1_carry__0_i_39/CO[0]
                         net (fo=12, routed)          0.564    23.195    pulse_generator/clk_counter1_carry__1_i_35_0[15]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    24.024 r  pulse_generator/clk_counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.024    pulse_generator/clk_counter1_carry__0_i_54_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  pulse_generator/clk_counter1_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.138    pulse_generator/clk_counter1_carry__0_i_38_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.409 r  pulse_generator/clk_counter1_carry__0_i_20/CO[0]
                         net (fo=12, routed)          0.820    25.229    pulse_generator/clk_counter1_carry__1_i_35_0[14]
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.373    25.602 r  pulse_generator/clk_counter1_carry__0_i_104/O
                         net (fo=1, routed)           0.000    25.602    pulse_generator/clk_counter1_carry__0_i_104_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.982 r  pulse_generator/clk_counter1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.982    pulse_generator/clk_counter1_carry__0_i_62_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.099 r  pulse_generator/clk_counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.099    pulse_generator/clk_counter1_carry__0_i_41_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.353 r  pulse_generator/clk_counter1_carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.672    27.025    pulse_generator/clk_counter1_carry__1_i_35_0[13]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.367    27.392 r  pulse_generator/clk_counter1_carry__0_i_71/O
                         net (fo=1, routed)           0.000    27.392    pulse_generator/clk_counter1_carry__0_i_71_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.924 r  pulse_generator/clk_counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.924    pulse_generator/clk_counter1_carry__0_i_43_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.195 r  pulse_generator/clk_counter1_carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.672    28.866    pulse_generator/clk_counter1_carry__1_i_35_0[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.373    29.239 r  pulse_generator/clk_counter1_carry__0_i_75/O
                         net (fo=1, routed)           0.000    29.239    pulse_generator/clk_counter1_carry__0_i_75_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.789 r  pulse_generator/clk_counter1_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.789    pulse_generator/clk_counter1_carry__0_i_45_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.060 r  pulse_generator/clk_counter1_carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.378    30.438    pulse_generator/clk_counter1_carry__1_i_35_0[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.373    30.811 r  pulse_generator/clk_counter1_carry__0_i_112/O
                         net (fo=1, routed)           0.332    31.143    pulse_generator/clk_counter1_carry__0_i_112_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.650 r  pulse_generator/clk_counter1_carry__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    31.650    pulse_generator/clk_counter1_carry__0_i_77_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.764 r  pulse_generator/clk_counter1_carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.764    pulse_generator/clk_counter1_carry__0_i_48_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.035 r  pulse_generator/clk_counter1_carry__0_i_31/CO[0]
                         net (fo=13, routed)          0.678    32.713    pulse_generator/clk_counter1_carry__1_i_35_0[10]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.373    33.086 r  pulse_generator/clk_counter1_carry__0_i_119/O
                         net (fo=1, routed)           0.000    33.086    pulse_generator/clk_counter1_carry__0_i_119_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.619 r  pulse_generator/clk_counter1_carry__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    33.619    pulse_generator/clk_counter1_carry__0_i_82_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.736 r  pulse_generator/clk_counter1_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.736    pulse_generator/clk_counter1_carry__0_i_50_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.990 r  pulse_generator/clk_counter1_carry__0_i_32/CO[0]
                         net (fo=13, routed)          0.693    34.684    pulse_generator/clk_counter1_carry__1_i_35_0[9]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.367    35.051 r  pulse_generator/clk_counter1_carry_i_78/O
                         net (fo=1, routed)           0.000    35.051    pulse_generator/clk_counter1_carry_i_78_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.601 r  pulse_generator/clk_counter1_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.601    pulse_generator/clk_counter1_carry_i_62_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.715 r  pulse_generator/clk_counter1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.715    pulse_generator/clk_counter1_carry__0_i_52_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.986 r  pulse_generator/clk_counter1_carry__0_i_33/CO[0]
                         net (fo=13, routed)          0.817    36.803    pulse_generator/clk_counter1_carry__1_i_35_0[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.373    37.176 r  pulse_generator/clk_counter1_carry_i_70/O
                         net (fo=1, routed)           0.000    37.176    pulse_generator/clk_counter1_carry_i_70_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.726 r  pulse_generator/clk_counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.726    pulse_generator/clk_counter1_carry_i_44_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  pulse_generator/clk_counter1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.840    pulse_generator/clk_counter1_carry_i_43_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.111 r  pulse_generator/clk_counter1_carry_i_35/CO[0]
                         net (fo=12, routed)          0.619    38.730    pulse_generator/clk_counter1_carry__1_i_35_0[7]
    SLICE_X4Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.559 r  pulse_generator/clk_counter1_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.559    pulse_generator/clk_counter1_carry_i_42_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  pulse_generator/clk_counter1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.673    pulse_generator/clk_counter1_carry_i_34_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.944 r  pulse_generator/clk_counter1_carry_i_23/CO[0]
                         net (fo=13, routed)          0.694    40.638    pulse_generator/clk_counter1_carry__1_i_35_0[6]
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.373    41.011 r  pulse_generator/clk_counter1_carry_i_74/O
                         net (fo=1, routed)           0.000    41.011    pulse_generator/clk_counter1_carry_i_74_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.544 r  pulse_generator/clk_counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.544    pulse_generator/clk_counter1_carry_i_50_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.661 r  pulse_generator/clk_counter1_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.661    pulse_generator/clk_counter1_carry_i_37_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.915 r  pulse_generator/clk_counter1_carry_i_24/CO[0]
                         net (fo=13, routed)          0.789    42.704    pulse_generator/clk_counter1_carry__1_i_35_0[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.367    43.071 r  pulse_generator/threshold2__702_carry_i_36/O
                         net (fo=1, routed)           0.000    43.071    pulse_generator/threshold2__702_carry_i_36_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.621 r  pulse_generator/threshold2__702_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.621    pulse_generator/threshold2__702_carry_i_28_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.735 r  pulse_generator/clk_counter1_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.735    pulse_generator/clk_counter1_carry_i_39_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.006 r  pulse_generator/clk_counter1_carry_i_25/CO[0]
                         net (fo=13, routed)          0.479    44.485    pulse_generator/clk_counter1_carry__1_i_35_0[4]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.373    44.858 r  pulse_generator/threshold2__702_carry_i_32/O
                         net (fo=1, routed)           0.000    44.858    pulse_generator/threshold2__702_carry_i_32_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.408 r  pulse_generator/threshold2__702_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.408    pulse_generator/threshold2__702_carry_i_23_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  pulse_generator/threshold2__702_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.522    pulse_generator/threshold2__702_carry__0_i_16_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.793 r  pulse_generator/clk_counter1_carry_i_26/CO[0]
                         net (fo=13, routed)          0.631    46.424    pulse_generator/clk_counter1_carry__1_i_35_0[3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.373    46.797 r  pulse_generator/threshold2__702_carry_i_27/O
                         net (fo=1, routed)           0.000    46.797    pulse_generator/threshold2__702_carry_i_27_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.347 r  pulse_generator/threshold2__702_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.347    pulse_generator/threshold2__702_carry_i_17_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.461 r  pulse_generator/threshold2__702_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.461    pulse_generator/threshold2__702_carry__0_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.732 r  pulse_generator/threshold2__702_carry_i_15/CO[0]
                         net (fo=13, routed)          0.822    48.555    pulse_generator/clk_counter1_carry__1_i_35_0[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.373    48.928 r  pulse_generator/threshold2__702_carry_i_21/O
                         net (fo=1, routed)           0.000    48.928    pulse_generator/threshold2__702_carry_i_21_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.478 r  pulse_generator/threshold2__702_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.478    pulse_generator/threshold2__702_carry_i_10_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.592 r  pulse_generator/threshold2__702_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.592    pulse_generator/threshold2__702_carry__0_i_6_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.863 r  pulse_generator/threshold2__702_carry_i_8/CO[0]
                         net (fo=13, routed)          0.691    50.553    pulse_generator/clk_counter1_carry__1_i_35_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.373    50.926 r  pulse_generator/threshold2__702_carry_i_14/O
                         net (fo=1, routed)           0.000    50.926    pulse_generator/threshold2__702_carry_i_14_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.459 r  pulse_generator/threshold2__702_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.459    pulse_generator/threshold2__702_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.576 r  pulse_generator/threshold2__702_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.576    pulse_generator/threshold2__702_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.830 r  pulse_generator/threshold2__702_carry_i_1/CO[0]
                         net (fo=13, routed)          0.364    52.195    pulse_generator/clk_counter1_carry__1_i_35_0[0]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.367    52.562 r  pulse_generator/threshold2__702_carry_i_3/O
                         net (fo=1, routed)           0.577    53.139    pulse_generator/threshold2__702_carry_i_3_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    53.772 r  pulse_generator/threshold2__702_carry/CO[3]
                         net (fo=1, routed)           0.000    53.772    pulse_generator/threshold2__702_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.886 r  pulse_generator/threshold2__702_carry__0/CO[3]
                         net (fo=2, routed)           0.806    54.692    pulse_generator/threshold2[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.272 r  pulse_generator/clk_counter1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.272    pulse_generator/clk_counter1_carry_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.386 r  pulse_generator/clk_counter1_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.386    pulse_generator/clk_counter1_carry_i_13_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.500 r  pulse_generator/clk_counter1_carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.500    pulse_generator/clk_counter1_carry__0_i_19_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  pulse_generator/clk_counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.614    pulse_generator/clk_counter1_carry__0_i_10_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.836 r  pulse_generator/clk_counter1_carry__1_i_18/O[0]
                         net (fo=1, routed)           0.425    56.261    pulse_generator/clk_counter1_carry__1_i_18_n_7
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.299    56.560 r  pulse_generator/clk_counter1_carry__1_i_16/O
                         net (fo=2, routed)           0.812    57.373    pulse_generator/threshold[16]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.124    57.497 r  pulse_generator/clk_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    57.497    pulse_generator/clk_counter1_carry__1_i_8_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.010 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.010    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.167 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304    58.470    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332    58.802 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.692    59.495    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504    14.845    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulse_generator/clk_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -59.495    
  -------------------------------------------------------------------
                         slack                                -44.840    

Slack (VIOLATED) :        -44.840ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.336ns  (logic 33.460ns (61.580%)  route 20.876ns (38.420%))
  Logic Levels:           100  (CARRY4=78 LUT3=1 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.638     5.159    pulse_generator/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pulse_generator/sec_elapsed_reg[1]_replica/Q
                         net (fo=22, routed)          0.879     6.494    pulse_generator/sec_elapsed_reg[1]_repN
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  pulse_generator/threshold2__6_carry_i_8/O
                         net (fo=1, routed)           0.000     6.618    pulse_generator/threshold2__6_carry_i_8_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  pulse_generator/threshold2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    pulse_generator/threshold2__6_carry_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  pulse_generator/threshold2__6_carry__0/CO[3]
                         net (fo=12, routed)          1.078     8.360    pulse_generator/threshold2[25]
    SLICE_X0Y0           LUT6 (Prop_lut6_I4_O)        0.124     8.484 r  pulse_generator/clk_counter1_carry__1_i_82/O
                         net (fo=1, routed)           0.000     8.484    pulse_generator/clk_counter1_carry__1_i_82_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.885 r  pulse_generator/clk_counter1_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.885    pulse_generator/clk_counter1_carry__1_i_48_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  pulse_generator/clk_counter1_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.999    pulse_generator/clk_counter1_carry__1_i_34_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  pulse_generator/clk_counter1_carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.761    10.031    pulse_generator/clk_counter1_carry__1_i_35_0[22]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.860 r  pulse_generator/clk_counter1_carry__1_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.860    pulse_generator/clk_counter1_carry__1_i_53_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  pulse_generator/clk_counter1_carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.974    pulse_generator/clk_counter1_carry__1_i_36_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.245 r  pulse_generator/clk_counter1_carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.693    11.938    pulse_generator/clk_counter1_carry__1_i_35_0[21]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.782 r  pulse_generator/clk_counter1_carry__1_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.782    pulse_generator/clk_counter1_carry__1_i_58_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  pulse_generator/clk_counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.899    pulse_generator/clk_counter1_carry__1_i_38_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.153 r  pulse_generator/clk_counter1_carry__1_i_21/CO[0]
                         net (fo=12, routed)          0.543    13.696    pulse_generator/clk_counter1_carry__1_i_35_0[20]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    14.519 r  pulse_generator/clk_counter1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.519    pulse_generator/clk_counter1_carry__1_i_63_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.633 r  pulse_generator/clk_counter1_carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    14.633    pulse_generator/clk_counter1_carry__1_i_40_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.904 r  pulse_generator/clk_counter1_carry__1_i_22/CO[0]
                         net (fo=12, routed)          0.506    15.411    pulse_generator/clk_counter1_carry__1_i_35_0[19]
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.373    15.784 r  pulse_generator/clk_counter1_carry__1_i_96/O
                         net (fo=1, routed)           0.000    15.784    pulse_generator/clk_counter1_carry__1_i_96_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.334 r  pulse_generator/clk_counter1_carry__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.334    pulse_generator/clk_counter1_carry__1_i_68_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.448 r  pulse_generator/clk_counter1_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.448    pulse_generator/clk_counter1_carry__1_i_42_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.719 r  pulse_generator/clk_counter1_carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.666    17.385    pulse_generator/clk_counter1_carry__1_i_35_0[18]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.373    17.758 r  pulse_generator/clk_counter1_carry__1_i_100/O
                         net (fo=1, routed)           0.000    17.758    pulse_generator/clk_counter1_carry__1_i_100_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.308 r  pulse_generator/clk_counter1_carry__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    18.308    pulse_generator/clk_counter1_carry__1_i_73_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  pulse_generator/clk_counter1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.422    pulse_generator/clk_counter1_carry__1_i_44_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.693 r  pulse_generator/clk_counter1_carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.750    19.443    pulse_generator/clk_counter1_carry__1_i_35_0[17]
    SLICE_X5Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    20.272 r  pulse_generator/clk_counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    20.272    pulse_generator/clk_counter1_carry__0_i_94_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  pulse_generator/clk_counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.386    pulse_generator/clk_counter1_carry__1_i_46_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.657 r  pulse_generator/clk_counter1_carry__1_i_29/CO[0]
                         net (fo=13, routed)          0.666    21.323    pulse_generator/clk_counter1_carry__1_i_35_0[16]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.373    21.696 r  pulse_generator/clk_counter1_carry__0_i_102/O
                         net (fo=1, routed)           0.000    21.696    pulse_generator/clk_counter1_carry__0_i_102_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.246 r  pulse_generator/clk_counter1_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.246    pulse_generator/clk_counter1_carry__0_i_56_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.360 r  pulse_generator/clk_counter1_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.360    pulse_generator/clk_counter1_carry__0_i_55_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.631 r  pulse_generator/clk_counter1_carry__0_i_39/CO[0]
                         net (fo=12, routed)          0.564    23.195    pulse_generator/clk_counter1_carry__1_i_35_0[15]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    24.024 r  pulse_generator/clk_counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.024    pulse_generator/clk_counter1_carry__0_i_54_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  pulse_generator/clk_counter1_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.138    pulse_generator/clk_counter1_carry__0_i_38_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.409 r  pulse_generator/clk_counter1_carry__0_i_20/CO[0]
                         net (fo=12, routed)          0.820    25.229    pulse_generator/clk_counter1_carry__1_i_35_0[14]
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.373    25.602 r  pulse_generator/clk_counter1_carry__0_i_104/O
                         net (fo=1, routed)           0.000    25.602    pulse_generator/clk_counter1_carry__0_i_104_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.982 r  pulse_generator/clk_counter1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.982    pulse_generator/clk_counter1_carry__0_i_62_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.099 r  pulse_generator/clk_counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.099    pulse_generator/clk_counter1_carry__0_i_41_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.353 r  pulse_generator/clk_counter1_carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.672    27.025    pulse_generator/clk_counter1_carry__1_i_35_0[13]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.367    27.392 r  pulse_generator/clk_counter1_carry__0_i_71/O
                         net (fo=1, routed)           0.000    27.392    pulse_generator/clk_counter1_carry__0_i_71_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.924 r  pulse_generator/clk_counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.924    pulse_generator/clk_counter1_carry__0_i_43_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.195 r  pulse_generator/clk_counter1_carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.672    28.866    pulse_generator/clk_counter1_carry__1_i_35_0[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.373    29.239 r  pulse_generator/clk_counter1_carry__0_i_75/O
                         net (fo=1, routed)           0.000    29.239    pulse_generator/clk_counter1_carry__0_i_75_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.789 r  pulse_generator/clk_counter1_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.789    pulse_generator/clk_counter1_carry__0_i_45_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.060 r  pulse_generator/clk_counter1_carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.378    30.438    pulse_generator/clk_counter1_carry__1_i_35_0[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.373    30.811 r  pulse_generator/clk_counter1_carry__0_i_112/O
                         net (fo=1, routed)           0.332    31.143    pulse_generator/clk_counter1_carry__0_i_112_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.650 r  pulse_generator/clk_counter1_carry__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    31.650    pulse_generator/clk_counter1_carry__0_i_77_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.764 r  pulse_generator/clk_counter1_carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.764    pulse_generator/clk_counter1_carry__0_i_48_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.035 r  pulse_generator/clk_counter1_carry__0_i_31/CO[0]
                         net (fo=13, routed)          0.678    32.713    pulse_generator/clk_counter1_carry__1_i_35_0[10]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.373    33.086 r  pulse_generator/clk_counter1_carry__0_i_119/O
                         net (fo=1, routed)           0.000    33.086    pulse_generator/clk_counter1_carry__0_i_119_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.619 r  pulse_generator/clk_counter1_carry__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    33.619    pulse_generator/clk_counter1_carry__0_i_82_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.736 r  pulse_generator/clk_counter1_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.736    pulse_generator/clk_counter1_carry__0_i_50_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.990 r  pulse_generator/clk_counter1_carry__0_i_32/CO[0]
                         net (fo=13, routed)          0.693    34.684    pulse_generator/clk_counter1_carry__1_i_35_0[9]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.367    35.051 r  pulse_generator/clk_counter1_carry_i_78/O
                         net (fo=1, routed)           0.000    35.051    pulse_generator/clk_counter1_carry_i_78_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.601 r  pulse_generator/clk_counter1_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.601    pulse_generator/clk_counter1_carry_i_62_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.715 r  pulse_generator/clk_counter1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.715    pulse_generator/clk_counter1_carry__0_i_52_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.986 r  pulse_generator/clk_counter1_carry__0_i_33/CO[0]
                         net (fo=13, routed)          0.817    36.803    pulse_generator/clk_counter1_carry__1_i_35_0[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.373    37.176 r  pulse_generator/clk_counter1_carry_i_70/O
                         net (fo=1, routed)           0.000    37.176    pulse_generator/clk_counter1_carry_i_70_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.726 r  pulse_generator/clk_counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.726    pulse_generator/clk_counter1_carry_i_44_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  pulse_generator/clk_counter1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.840    pulse_generator/clk_counter1_carry_i_43_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.111 r  pulse_generator/clk_counter1_carry_i_35/CO[0]
                         net (fo=12, routed)          0.619    38.730    pulse_generator/clk_counter1_carry__1_i_35_0[7]
    SLICE_X4Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.559 r  pulse_generator/clk_counter1_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.559    pulse_generator/clk_counter1_carry_i_42_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  pulse_generator/clk_counter1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.673    pulse_generator/clk_counter1_carry_i_34_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.944 r  pulse_generator/clk_counter1_carry_i_23/CO[0]
                         net (fo=13, routed)          0.694    40.638    pulse_generator/clk_counter1_carry__1_i_35_0[6]
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.373    41.011 r  pulse_generator/clk_counter1_carry_i_74/O
                         net (fo=1, routed)           0.000    41.011    pulse_generator/clk_counter1_carry_i_74_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.544 r  pulse_generator/clk_counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.544    pulse_generator/clk_counter1_carry_i_50_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.661 r  pulse_generator/clk_counter1_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.661    pulse_generator/clk_counter1_carry_i_37_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.915 r  pulse_generator/clk_counter1_carry_i_24/CO[0]
                         net (fo=13, routed)          0.789    42.704    pulse_generator/clk_counter1_carry__1_i_35_0[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.367    43.071 r  pulse_generator/threshold2__702_carry_i_36/O
                         net (fo=1, routed)           0.000    43.071    pulse_generator/threshold2__702_carry_i_36_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.621 r  pulse_generator/threshold2__702_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.621    pulse_generator/threshold2__702_carry_i_28_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.735 r  pulse_generator/clk_counter1_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.735    pulse_generator/clk_counter1_carry_i_39_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.006 r  pulse_generator/clk_counter1_carry_i_25/CO[0]
                         net (fo=13, routed)          0.479    44.485    pulse_generator/clk_counter1_carry__1_i_35_0[4]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.373    44.858 r  pulse_generator/threshold2__702_carry_i_32/O
                         net (fo=1, routed)           0.000    44.858    pulse_generator/threshold2__702_carry_i_32_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.408 r  pulse_generator/threshold2__702_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.408    pulse_generator/threshold2__702_carry_i_23_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  pulse_generator/threshold2__702_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.522    pulse_generator/threshold2__702_carry__0_i_16_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.793 r  pulse_generator/clk_counter1_carry_i_26/CO[0]
                         net (fo=13, routed)          0.631    46.424    pulse_generator/clk_counter1_carry__1_i_35_0[3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.373    46.797 r  pulse_generator/threshold2__702_carry_i_27/O
                         net (fo=1, routed)           0.000    46.797    pulse_generator/threshold2__702_carry_i_27_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.347 r  pulse_generator/threshold2__702_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.347    pulse_generator/threshold2__702_carry_i_17_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.461 r  pulse_generator/threshold2__702_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.461    pulse_generator/threshold2__702_carry__0_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.732 r  pulse_generator/threshold2__702_carry_i_15/CO[0]
                         net (fo=13, routed)          0.822    48.555    pulse_generator/clk_counter1_carry__1_i_35_0[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.373    48.928 r  pulse_generator/threshold2__702_carry_i_21/O
                         net (fo=1, routed)           0.000    48.928    pulse_generator/threshold2__702_carry_i_21_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.478 r  pulse_generator/threshold2__702_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.478    pulse_generator/threshold2__702_carry_i_10_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.592 r  pulse_generator/threshold2__702_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.592    pulse_generator/threshold2__702_carry__0_i_6_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.863 r  pulse_generator/threshold2__702_carry_i_8/CO[0]
                         net (fo=13, routed)          0.691    50.553    pulse_generator/clk_counter1_carry__1_i_35_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.373    50.926 r  pulse_generator/threshold2__702_carry_i_14/O
                         net (fo=1, routed)           0.000    50.926    pulse_generator/threshold2__702_carry_i_14_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.459 r  pulse_generator/threshold2__702_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.459    pulse_generator/threshold2__702_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.576 r  pulse_generator/threshold2__702_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.576    pulse_generator/threshold2__702_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.830 r  pulse_generator/threshold2__702_carry_i_1/CO[0]
                         net (fo=13, routed)          0.364    52.195    pulse_generator/clk_counter1_carry__1_i_35_0[0]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.367    52.562 r  pulse_generator/threshold2__702_carry_i_3/O
                         net (fo=1, routed)           0.577    53.139    pulse_generator/threshold2__702_carry_i_3_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    53.772 r  pulse_generator/threshold2__702_carry/CO[3]
                         net (fo=1, routed)           0.000    53.772    pulse_generator/threshold2__702_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.886 r  pulse_generator/threshold2__702_carry__0/CO[3]
                         net (fo=2, routed)           0.806    54.692    pulse_generator/threshold2[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.272 r  pulse_generator/clk_counter1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.272    pulse_generator/clk_counter1_carry_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.386 r  pulse_generator/clk_counter1_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.386    pulse_generator/clk_counter1_carry_i_13_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.500 r  pulse_generator/clk_counter1_carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.500    pulse_generator/clk_counter1_carry__0_i_19_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  pulse_generator/clk_counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.614    pulse_generator/clk_counter1_carry__0_i_10_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.836 r  pulse_generator/clk_counter1_carry__1_i_18/O[0]
                         net (fo=1, routed)           0.425    56.261    pulse_generator/clk_counter1_carry__1_i_18_n_7
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.299    56.560 r  pulse_generator/clk_counter1_carry__1_i_16/O
                         net (fo=2, routed)           0.812    57.373    pulse_generator/threshold[16]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.124    57.497 r  pulse_generator/clk_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    57.497    pulse_generator/clk_counter1_carry__1_i_8_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.010 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.010    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.167 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304    58.470    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332    58.802 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.692    59.495    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504    14.845    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulse_generator/clk_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -59.495    
  -------------------------------------------------------------------
                         slack                                -44.840    

Slack (VIOLATED) :        -44.840ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.336ns  (logic 33.460ns (61.580%)  route 20.876ns (38.420%))
  Logic Levels:           100  (CARRY4=78 LUT3=1 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.638     5.159    pulse_generator/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pulse_generator/sec_elapsed_reg[1]_replica/Q
                         net (fo=22, routed)          0.879     6.494    pulse_generator/sec_elapsed_reg[1]_repN
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  pulse_generator/threshold2__6_carry_i_8/O
                         net (fo=1, routed)           0.000     6.618    pulse_generator/threshold2__6_carry_i_8_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  pulse_generator/threshold2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    pulse_generator/threshold2__6_carry_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  pulse_generator/threshold2__6_carry__0/CO[3]
                         net (fo=12, routed)          1.078     8.360    pulse_generator/threshold2[25]
    SLICE_X0Y0           LUT6 (Prop_lut6_I4_O)        0.124     8.484 r  pulse_generator/clk_counter1_carry__1_i_82/O
                         net (fo=1, routed)           0.000     8.484    pulse_generator/clk_counter1_carry__1_i_82_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.885 r  pulse_generator/clk_counter1_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.885    pulse_generator/clk_counter1_carry__1_i_48_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  pulse_generator/clk_counter1_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.999    pulse_generator/clk_counter1_carry__1_i_34_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  pulse_generator/clk_counter1_carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.761    10.031    pulse_generator/clk_counter1_carry__1_i_35_0[22]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.860 r  pulse_generator/clk_counter1_carry__1_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.860    pulse_generator/clk_counter1_carry__1_i_53_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  pulse_generator/clk_counter1_carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.974    pulse_generator/clk_counter1_carry__1_i_36_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.245 r  pulse_generator/clk_counter1_carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.693    11.938    pulse_generator/clk_counter1_carry__1_i_35_0[21]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.782 r  pulse_generator/clk_counter1_carry__1_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.782    pulse_generator/clk_counter1_carry__1_i_58_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  pulse_generator/clk_counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.899    pulse_generator/clk_counter1_carry__1_i_38_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.153 r  pulse_generator/clk_counter1_carry__1_i_21/CO[0]
                         net (fo=12, routed)          0.543    13.696    pulse_generator/clk_counter1_carry__1_i_35_0[20]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    14.519 r  pulse_generator/clk_counter1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.519    pulse_generator/clk_counter1_carry__1_i_63_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.633 r  pulse_generator/clk_counter1_carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    14.633    pulse_generator/clk_counter1_carry__1_i_40_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.904 r  pulse_generator/clk_counter1_carry__1_i_22/CO[0]
                         net (fo=12, routed)          0.506    15.411    pulse_generator/clk_counter1_carry__1_i_35_0[19]
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.373    15.784 r  pulse_generator/clk_counter1_carry__1_i_96/O
                         net (fo=1, routed)           0.000    15.784    pulse_generator/clk_counter1_carry__1_i_96_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.334 r  pulse_generator/clk_counter1_carry__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.334    pulse_generator/clk_counter1_carry__1_i_68_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.448 r  pulse_generator/clk_counter1_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.448    pulse_generator/clk_counter1_carry__1_i_42_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.719 r  pulse_generator/clk_counter1_carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.666    17.385    pulse_generator/clk_counter1_carry__1_i_35_0[18]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.373    17.758 r  pulse_generator/clk_counter1_carry__1_i_100/O
                         net (fo=1, routed)           0.000    17.758    pulse_generator/clk_counter1_carry__1_i_100_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.308 r  pulse_generator/clk_counter1_carry__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    18.308    pulse_generator/clk_counter1_carry__1_i_73_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  pulse_generator/clk_counter1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.422    pulse_generator/clk_counter1_carry__1_i_44_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.693 r  pulse_generator/clk_counter1_carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.750    19.443    pulse_generator/clk_counter1_carry__1_i_35_0[17]
    SLICE_X5Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    20.272 r  pulse_generator/clk_counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    20.272    pulse_generator/clk_counter1_carry__0_i_94_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  pulse_generator/clk_counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.386    pulse_generator/clk_counter1_carry__1_i_46_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.657 r  pulse_generator/clk_counter1_carry__1_i_29/CO[0]
                         net (fo=13, routed)          0.666    21.323    pulse_generator/clk_counter1_carry__1_i_35_0[16]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.373    21.696 r  pulse_generator/clk_counter1_carry__0_i_102/O
                         net (fo=1, routed)           0.000    21.696    pulse_generator/clk_counter1_carry__0_i_102_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.246 r  pulse_generator/clk_counter1_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.246    pulse_generator/clk_counter1_carry__0_i_56_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.360 r  pulse_generator/clk_counter1_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.360    pulse_generator/clk_counter1_carry__0_i_55_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.631 r  pulse_generator/clk_counter1_carry__0_i_39/CO[0]
                         net (fo=12, routed)          0.564    23.195    pulse_generator/clk_counter1_carry__1_i_35_0[15]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    24.024 r  pulse_generator/clk_counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.024    pulse_generator/clk_counter1_carry__0_i_54_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  pulse_generator/clk_counter1_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.138    pulse_generator/clk_counter1_carry__0_i_38_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.409 r  pulse_generator/clk_counter1_carry__0_i_20/CO[0]
                         net (fo=12, routed)          0.820    25.229    pulse_generator/clk_counter1_carry__1_i_35_0[14]
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.373    25.602 r  pulse_generator/clk_counter1_carry__0_i_104/O
                         net (fo=1, routed)           0.000    25.602    pulse_generator/clk_counter1_carry__0_i_104_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.982 r  pulse_generator/clk_counter1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.982    pulse_generator/clk_counter1_carry__0_i_62_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.099 r  pulse_generator/clk_counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.099    pulse_generator/clk_counter1_carry__0_i_41_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.353 r  pulse_generator/clk_counter1_carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.672    27.025    pulse_generator/clk_counter1_carry__1_i_35_0[13]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.367    27.392 r  pulse_generator/clk_counter1_carry__0_i_71/O
                         net (fo=1, routed)           0.000    27.392    pulse_generator/clk_counter1_carry__0_i_71_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.924 r  pulse_generator/clk_counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.924    pulse_generator/clk_counter1_carry__0_i_43_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.195 r  pulse_generator/clk_counter1_carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.672    28.866    pulse_generator/clk_counter1_carry__1_i_35_0[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.373    29.239 r  pulse_generator/clk_counter1_carry__0_i_75/O
                         net (fo=1, routed)           0.000    29.239    pulse_generator/clk_counter1_carry__0_i_75_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.789 r  pulse_generator/clk_counter1_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.789    pulse_generator/clk_counter1_carry__0_i_45_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.060 r  pulse_generator/clk_counter1_carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.378    30.438    pulse_generator/clk_counter1_carry__1_i_35_0[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.373    30.811 r  pulse_generator/clk_counter1_carry__0_i_112/O
                         net (fo=1, routed)           0.332    31.143    pulse_generator/clk_counter1_carry__0_i_112_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.650 r  pulse_generator/clk_counter1_carry__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    31.650    pulse_generator/clk_counter1_carry__0_i_77_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.764 r  pulse_generator/clk_counter1_carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.764    pulse_generator/clk_counter1_carry__0_i_48_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.035 r  pulse_generator/clk_counter1_carry__0_i_31/CO[0]
                         net (fo=13, routed)          0.678    32.713    pulse_generator/clk_counter1_carry__1_i_35_0[10]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.373    33.086 r  pulse_generator/clk_counter1_carry__0_i_119/O
                         net (fo=1, routed)           0.000    33.086    pulse_generator/clk_counter1_carry__0_i_119_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.619 r  pulse_generator/clk_counter1_carry__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    33.619    pulse_generator/clk_counter1_carry__0_i_82_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.736 r  pulse_generator/clk_counter1_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.736    pulse_generator/clk_counter1_carry__0_i_50_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.990 r  pulse_generator/clk_counter1_carry__0_i_32/CO[0]
                         net (fo=13, routed)          0.693    34.684    pulse_generator/clk_counter1_carry__1_i_35_0[9]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.367    35.051 r  pulse_generator/clk_counter1_carry_i_78/O
                         net (fo=1, routed)           0.000    35.051    pulse_generator/clk_counter1_carry_i_78_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.601 r  pulse_generator/clk_counter1_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.601    pulse_generator/clk_counter1_carry_i_62_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.715 r  pulse_generator/clk_counter1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.715    pulse_generator/clk_counter1_carry__0_i_52_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.986 r  pulse_generator/clk_counter1_carry__0_i_33/CO[0]
                         net (fo=13, routed)          0.817    36.803    pulse_generator/clk_counter1_carry__1_i_35_0[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.373    37.176 r  pulse_generator/clk_counter1_carry_i_70/O
                         net (fo=1, routed)           0.000    37.176    pulse_generator/clk_counter1_carry_i_70_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.726 r  pulse_generator/clk_counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.726    pulse_generator/clk_counter1_carry_i_44_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  pulse_generator/clk_counter1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.840    pulse_generator/clk_counter1_carry_i_43_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.111 r  pulse_generator/clk_counter1_carry_i_35/CO[0]
                         net (fo=12, routed)          0.619    38.730    pulse_generator/clk_counter1_carry__1_i_35_0[7]
    SLICE_X4Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.559 r  pulse_generator/clk_counter1_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.559    pulse_generator/clk_counter1_carry_i_42_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  pulse_generator/clk_counter1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.673    pulse_generator/clk_counter1_carry_i_34_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.944 r  pulse_generator/clk_counter1_carry_i_23/CO[0]
                         net (fo=13, routed)          0.694    40.638    pulse_generator/clk_counter1_carry__1_i_35_0[6]
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.373    41.011 r  pulse_generator/clk_counter1_carry_i_74/O
                         net (fo=1, routed)           0.000    41.011    pulse_generator/clk_counter1_carry_i_74_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.544 r  pulse_generator/clk_counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.544    pulse_generator/clk_counter1_carry_i_50_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.661 r  pulse_generator/clk_counter1_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.661    pulse_generator/clk_counter1_carry_i_37_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.915 r  pulse_generator/clk_counter1_carry_i_24/CO[0]
                         net (fo=13, routed)          0.789    42.704    pulse_generator/clk_counter1_carry__1_i_35_0[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.367    43.071 r  pulse_generator/threshold2__702_carry_i_36/O
                         net (fo=1, routed)           0.000    43.071    pulse_generator/threshold2__702_carry_i_36_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.621 r  pulse_generator/threshold2__702_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.621    pulse_generator/threshold2__702_carry_i_28_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.735 r  pulse_generator/clk_counter1_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.735    pulse_generator/clk_counter1_carry_i_39_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.006 r  pulse_generator/clk_counter1_carry_i_25/CO[0]
                         net (fo=13, routed)          0.479    44.485    pulse_generator/clk_counter1_carry__1_i_35_0[4]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.373    44.858 r  pulse_generator/threshold2__702_carry_i_32/O
                         net (fo=1, routed)           0.000    44.858    pulse_generator/threshold2__702_carry_i_32_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.408 r  pulse_generator/threshold2__702_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.408    pulse_generator/threshold2__702_carry_i_23_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  pulse_generator/threshold2__702_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.522    pulse_generator/threshold2__702_carry__0_i_16_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.793 r  pulse_generator/clk_counter1_carry_i_26/CO[0]
                         net (fo=13, routed)          0.631    46.424    pulse_generator/clk_counter1_carry__1_i_35_0[3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.373    46.797 r  pulse_generator/threshold2__702_carry_i_27/O
                         net (fo=1, routed)           0.000    46.797    pulse_generator/threshold2__702_carry_i_27_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.347 r  pulse_generator/threshold2__702_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.347    pulse_generator/threshold2__702_carry_i_17_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.461 r  pulse_generator/threshold2__702_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.461    pulse_generator/threshold2__702_carry__0_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.732 r  pulse_generator/threshold2__702_carry_i_15/CO[0]
                         net (fo=13, routed)          0.822    48.555    pulse_generator/clk_counter1_carry__1_i_35_0[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.373    48.928 r  pulse_generator/threshold2__702_carry_i_21/O
                         net (fo=1, routed)           0.000    48.928    pulse_generator/threshold2__702_carry_i_21_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.478 r  pulse_generator/threshold2__702_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.478    pulse_generator/threshold2__702_carry_i_10_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.592 r  pulse_generator/threshold2__702_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.592    pulse_generator/threshold2__702_carry__0_i_6_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.863 r  pulse_generator/threshold2__702_carry_i_8/CO[0]
                         net (fo=13, routed)          0.691    50.553    pulse_generator/clk_counter1_carry__1_i_35_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.373    50.926 r  pulse_generator/threshold2__702_carry_i_14/O
                         net (fo=1, routed)           0.000    50.926    pulse_generator/threshold2__702_carry_i_14_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.459 r  pulse_generator/threshold2__702_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.459    pulse_generator/threshold2__702_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.576 r  pulse_generator/threshold2__702_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.576    pulse_generator/threshold2__702_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.830 r  pulse_generator/threshold2__702_carry_i_1/CO[0]
                         net (fo=13, routed)          0.364    52.195    pulse_generator/clk_counter1_carry__1_i_35_0[0]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.367    52.562 r  pulse_generator/threshold2__702_carry_i_3/O
                         net (fo=1, routed)           0.577    53.139    pulse_generator/threshold2__702_carry_i_3_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    53.772 r  pulse_generator/threshold2__702_carry/CO[3]
                         net (fo=1, routed)           0.000    53.772    pulse_generator/threshold2__702_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.886 r  pulse_generator/threshold2__702_carry__0/CO[3]
                         net (fo=2, routed)           0.806    54.692    pulse_generator/threshold2[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.272 r  pulse_generator/clk_counter1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.272    pulse_generator/clk_counter1_carry_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.386 r  pulse_generator/clk_counter1_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.386    pulse_generator/clk_counter1_carry_i_13_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.500 r  pulse_generator/clk_counter1_carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.500    pulse_generator/clk_counter1_carry__0_i_19_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  pulse_generator/clk_counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.614    pulse_generator/clk_counter1_carry__0_i_10_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.836 r  pulse_generator/clk_counter1_carry__1_i_18/O[0]
                         net (fo=1, routed)           0.425    56.261    pulse_generator/clk_counter1_carry__1_i_18_n_7
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.299    56.560 r  pulse_generator/clk_counter1_carry__1_i_16/O
                         net (fo=2, routed)           0.812    57.373    pulse_generator/threshold[16]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.124    57.497 r  pulse_generator/clk_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    57.497    pulse_generator/clk_counter1_carry__1_i_8_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.010 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.010    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.167 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304    58.470    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332    58.802 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.692    59.495    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504    14.845    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulse_generator/clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -59.495    
  -------------------------------------------------------------------
                         slack                                -44.840    

Slack (VIOLATED) :        -44.840ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.336ns  (logic 33.460ns (61.580%)  route 20.876ns (38.420%))
  Logic Levels:           100  (CARRY4=78 LUT3=1 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.638     5.159    pulse_generator/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pulse_generator/sec_elapsed_reg[1]_replica/Q
                         net (fo=22, routed)          0.879     6.494    pulse_generator/sec_elapsed_reg[1]_repN
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  pulse_generator/threshold2__6_carry_i_8/O
                         net (fo=1, routed)           0.000     6.618    pulse_generator/threshold2__6_carry_i_8_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  pulse_generator/threshold2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    pulse_generator/threshold2__6_carry_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  pulse_generator/threshold2__6_carry__0/CO[3]
                         net (fo=12, routed)          1.078     8.360    pulse_generator/threshold2[25]
    SLICE_X0Y0           LUT6 (Prop_lut6_I4_O)        0.124     8.484 r  pulse_generator/clk_counter1_carry__1_i_82/O
                         net (fo=1, routed)           0.000     8.484    pulse_generator/clk_counter1_carry__1_i_82_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.885 r  pulse_generator/clk_counter1_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.885    pulse_generator/clk_counter1_carry__1_i_48_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  pulse_generator/clk_counter1_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.999    pulse_generator/clk_counter1_carry__1_i_34_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  pulse_generator/clk_counter1_carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.761    10.031    pulse_generator/clk_counter1_carry__1_i_35_0[22]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.860 r  pulse_generator/clk_counter1_carry__1_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.860    pulse_generator/clk_counter1_carry__1_i_53_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  pulse_generator/clk_counter1_carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.974    pulse_generator/clk_counter1_carry__1_i_36_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.245 r  pulse_generator/clk_counter1_carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.693    11.938    pulse_generator/clk_counter1_carry__1_i_35_0[21]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.782 r  pulse_generator/clk_counter1_carry__1_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.782    pulse_generator/clk_counter1_carry__1_i_58_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  pulse_generator/clk_counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.899    pulse_generator/clk_counter1_carry__1_i_38_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.153 r  pulse_generator/clk_counter1_carry__1_i_21/CO[0]
                         net (fo=12, routed)          0.543    13.696    pulse_generator/clk_counter1_carry__1_i_35_0[20]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    14.519 r  pulse_generator/clk_counter1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.519    pulse_generator/clk_counter1_carry__1_i_63_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.633 r  pulse_generator/clk_counter1_carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    14.633    pulse_generator/clk_counter1_carry__1_i_40_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.904 r  pulse_generator/clk_counter1_carry__1_i_22/CO[0]
                         net (fo=12, routed)          0.506    15.411    pulse_generator/clk_counter1_carry__1_i_35_0[19]
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.373    15.784 r  pulse_generator/clk_counter1_carry__1_i_96/O
                         net (fo=1, routed)           0.000    15.784    pulse_generator/clk_counter1_carry__1_i_96_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.334 r  pulse_generator/clk_counter1_carry__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.334    pulse_generator/clk_counter1_carry__1_i_68_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.448 r  pulse_generator/clk_counter1_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.448    pulse_generator/clk_counter1_carry__1_i_42_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.719 r  pulse_generator/clk_counter1_carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.666    17.385    pulse_generator/clk_counter1_carry__1_i_35_0[18]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.373    17.758 r  pulse_generator/clk_counter1_carry__1_i_100/O
                         net (fo=1, routed)           0.000    17.758    pulse_generator/clk_counter1_carry__1_i_100_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.308 r  pulse_generator/clk_counter1_carry__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    18.308    pulse_generator/clk_counter1_carry__1_i_73_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  pulse_generator/clk_counter1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.422    pulse_generator/clk_counter1_carry__1_i_44_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.693 r  pulse_generator/clk_counter1_carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.750    19.443    pulse_generator/clk_counter1_carry__1_i_35_0[17]
    SLICE_X5Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    20.272 r  pulse_generator/clk_counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    20.272    pulse_generator/clk_counter1_carry__0_i_94_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  pulse_generator/clk_counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.386    pulse_generator/clk_counter1_carry__1_i_46_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.657 r  pulse_generator/clk_counter1_carry__1_i_29/CO[0]
                         net (fo=13, routed)          0.666    21.323    pulse_generator/clk_counter1_carry__1_i_35_0[16]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.373    21.696 r  pulse_generator/clk_counter1_carry__0_i_102/O
                         net (fo=1, routed)           0.000    21.696    pulse_generator/clk_counter1_carry__0_i_102_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.246 r  pulse_generator/clk_counter1_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.246    pulse_generator/clk_counter1_carry__0_i_56_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.360 r  pulse_generator/clk_counter1_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.360    pulse_generator/clk_counter1_carry__0_i_55_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.631 r  pulse_generator/clk_counter1_carry__0_i_39/CO[0]
                         net (fo=12, routed)          0.564    23.195    pulse_generator/clk_counter1_carry__1_i_35_0[15]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    24.024 r  pulse_generator/clk_counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.024    pulse_generator/clk_counter1_carry__0_i_54_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  pulse_generator/clk_counter1_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.138    pulse_generator/clk_counter1_carry__0_i_38_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.409 r  pulse_generator/clk_counter1_carry__0_i_20/CO[0]
                         net (fo=12, routed)          0.820    25.229    pulse_generator/clk_counter1_carry__1_i_35_0[14]
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.373    25.602 r  pulse_generator/clk_counter1_carry__0_i_104/O
                         net (fo=1, routed)           0.000    25.602    pulse_generator/clk_counter1_carry__0_i_104_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.982 r  pulse_generator/clk_counter1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.982    pulse_generator/clk_counter1_carry__0_i_62_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.099 r  pulse_generator/clk_counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.099    pulse_generator/clk_counter1_carry__0_i_41_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.353 r  pulse_generator/clk_counter1_carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.672    27.025    pulse_generator/clk_counter1_carry__1_i_35_0[13]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.367    27.392 r  pulse_generator/clk_counter1_carry__0_i_71/O
                         net (fo=1, routed)           0.000    27.392    pulse_generator/clk_counter1_carry__0_i_71_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.924 r  pulse_generator/clk_counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.924    pulse_generator/clk_counter1_carry__0_i_43_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.195 r  pulse_generator/clk_counter1_carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.672    28.866    pulse_generator/clk_counter1_carry__1_i_35_0[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.373    29.239 r  pulse_generator/clk_counter1_carry__0_i_75/O
                         net (fo=1, routed)           0.000    29.239    pulse_generator/clk_counter1_carry__0_i_75_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.789 r  pulse_generator/clk_counter1_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.789    pulse_generator/clk_counter1_carry__0_i_45_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.060 r  pulse_generator/clk_counter1_carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.378    30.438    pulse_generator/clk_counter1_carry__1_i_35_0[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.373    30.811 r  pulse_generator/clk_counter1_carry__0_i_112/O
                         net (fo=1, routed)           0.332    31.143    pulse_generator/clk_counter1_carry__0_i_112_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.650 r  pulse_generator/clk_counter1_carry__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    31.650    pulse_generator/clk_counter1_carry__0_i_77_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.764 r  pulse_generator/clk_counter1_carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.764    pulse_generator/clk_counter1_carry__0_i_48_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.035 r  pulse_generator/clk_counter1_carry__0_i_31/CO[0]
                         net (fo=13, routed)          0.678    32.713    pulse_generator/clk_counter1_carry__1_i_35_0[10]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.373    33.086 r  pulse_generator/clk_counter1_carry__0_i_119/O
                         net (fo=1, routed)           0.000    33.086    pulse_generator/clk_counter1_carry__0_i_119_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.619 r  pulse_generator/clk_counter1_carry__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    33.619    pulse_generator/clk_counter1_carry__0_i_82_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.736 r  pulse_generator/clk_counter1_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.736    pulse_generator/clk_counter1_carry__0_i_50_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.990 r  pulse_generator/clk_counter1_carry__0_i_32/CO[0]
                         net (fo=13, routed)          0.693    34.684    pulse_generator/clk_counter1_carry__1_i_35_0[9]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.367    35.051 r  pulse_generator/clk_counter1_carry_i_78/O
                         net (fo=1, routed)           0.000    35.051    pulse_generator/clk_counter1_carry_i_78_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.601 r  pulse_generator/clk_counter1_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.601    pulse_generator/clk_counter1_carry_i_62_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.715 r  pulse_generator/clk_counter1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.715    pulse_generator/clk_counter1_carry__0_i_52_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.986 r  pulse_generator/clk_counter1_carry__0_i_33/CO[0]
                         net (fo=13, routed)          0.817    36.803    pulse_generator/clk_counter1_carry__1_i_35_0[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.373    37.176 r  pulse_generator/clk_counter1_carry_i_70/O
                         net (fo=1, routed)           0.000    37.176    pulse_generator/clk_counter1_carry_i_70_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.726 r  pulse_generator/clk_counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.726    pulse_generator/clk_counter1_carry_i_44_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  pulse_generator/clk_counter1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.840    pulse_generator/clk_counter1_carry_i_43_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.111 r  pulse_generator/clk_counter1_carry_i_35/CO[0]
                         net (fo=12, routed)          0.619    38.730    pulse_generator/clk_counter1_carry__1_i_35_0[7]
    SLICE_X4Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.559 r  pulse_generator/clk_counter1_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.559    pulse_generator/clk_counter1_carry_i_42_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  pulse_generator/clk_counter1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.673    pulse_generator/clk_counter1_carry_i_34_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.944 r  pulse_generator/clk_counter1_carry_i_23/CO[0]
                         net (fo=13, routed)          0.694    40.638    pulse_generator/clk_counter1_carry__1_i_35_0[6]
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.373    41.011 r  pulse_generator/clk_counter1_carry_i_74/O
                         net (fo=1, routed)           0.000    41.011    pulse_generator/clk_counter1_carry_i_74_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.544 r  pulse_generator/clk_counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.544    pulse_generator/clk_counter1_carry_i_50_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.661 r  pulse_generator/clk_counter1_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.661    pulse_generator/clk_counter1_carry_i_37_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.915 r  pulse_generator/clk_counter1_carry_i_24/CO[0]
                         net (fo=13, routed)          0.789    42.704    pulse_generator/clk_counter1_carry__1_i_35_0[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.367    43.071 r  pulse_generator/threshold2__702_carry_i_36/O
                         net (fo=1, routed)           0.000    43.071    pulse_generator/threshold2__702_carry_i_36_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.621 r  pulse_generator/threshold2__702_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.621    pulse_generator/threshold2__702_carry_i_28_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.735 r  pulse_generator/clk_counter1_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.735    pulse_generator/clk_counter1_carry_i_39_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.006 r  pulse_generator/clk_counter1_carry_i_25/CO[0]
                         net (fo=13, routed)          0.479    44.485    pulse_generator/clk_counter1_carry__1_i_35_0[4]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.373    44.858 r  pulse_generator/threshold2__702_carry_i_32/O
                         net (fo=1, routed)           0.000    44.858    pulse_generator/threshold2__702_carry_i_32_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.408 r  pulse_generator/threshold2__702_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.408    pulse_generator/threshold2__702_carry_i_23_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  pulse_generator/threshold2__702_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.522    pulse_generator/threshold2__702_carry__0_i_16_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.793 r  pulse_generator/clk_counter1_carry_i_26/CO[0]
                         net (fo=13, routed)          0.631    46.424    pulse_generator/clk_counter1_carry__1_i_35_0[3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.373    46.797 r  pulse_generator/threshold2__702_carry_i_27/O
                         net (fo=1, routed)           0.000    46.797    pulse_generator/threshold2__702_carry_i_27_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.347 r  pulse_generator/threshold2__702_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.347    pulse_generator/threshold2__702_carry_i_17_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.461 r  pulse_generator/threshold2__702_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.461    pulse_generator/threshold2__702_carry__0_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.732 r  pulse_generator/threshold2__702_carry_i_15/CO[0]
                         net (fo=13, routed)          0.822    48.555    pulse_generator/clk_counter1_carry__1_i_35_0[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.373    48.928 r  pulse_generator/threshold2__702_carry_i_21/O
                         net (fo=1, routed)           0.000    48.928    pulse_generator/threshold2__702_carry_i_21_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.478 r  pulse_generator/threshold2__702_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.478    pulse_generator/threshold2__702_carry_i_10_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.592 r  pulse_generator/threshold2__702_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.592    pulse_generator/threshold2__702_carry__0_i_6_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.863 r  pulse_generator/threshold2__702_carry_i_8/CO[0]
                         net (fo=13, routed)          0.691    50.553    pulse_generator/clk_counter1_carry__1_i_35_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.373    50.926 r  pulse_generator/threshold2__702_carry_i_14/O
                         net (fo=1, routed)           0.000    50.926    pulse_generator/threshold2__702_carry_i_14_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.459 r  pulse_generator/threshold2__702_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.459    pulse_generator/threshold2__702_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.576 r  pulse_generator/threshold2__702_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.576    pulse_generator/threshold2__702_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.830 r  pulse_generator/threshold2__702_carry_i_1/CO[0]
                         net (fo=13, routed)          0.364    52.195    pulse_generator/clk_counter1_carry__1_i_35_0[0]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.367    52.562 r  pulse_generator/threshold2__702_carry_i_3/O
                         net (fo=1, routed)           0.577    53.139    pulse_generator/threshold2__702_carry_i_3_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    53.772 r  pulse_generator/threshold2__702_carry/CO[3]
                         net (fo=1, routed)           0.000    53.772    pulse_generator/threshold2__702_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.886 r  pulse_generator/threshold2__702_carry__0/CO[3]
                         net (fo=2, routed)           0.806    54.692    pulse_generator/threshold2[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.272 r  pulse_generator/clk_counter1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.272    pulse_generator/clk_counter1_carry_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.386 r  pulse_generator/clk_counter1_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.386    pulse_generator/clk_counter1_carry_i_13_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.500 r  pulse_generator/clk_counter1_carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.500    pulse_generator/clk_counter1_carry__0_i_19_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  pulse_generator/clk_counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.614    pulse_generator/clk_counter1_carry__0_i_10_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.836 r  pulse_generator/clk_counter1_carry__1_i_18/O[0]
                         net (fo=1, routed)           0.425    56.261    pulse_generator/clk_counter1_carry__1_i_18_n_7
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.299    56.560 r  pulse_generator/clk_counter1_carry__1_i_16/O
                         net (fo=2, routed)           0.812    57.373    pulse_generator/threshold[16]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.124    57.497 r  pulse_generator/clk_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    57.497    pulse_generator/clk_counter1_carry__1_i_8_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.010 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.010    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.167 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304    58.470    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332    58.802 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.692    59.495    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504    14.845    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[20]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulse_generator/clk_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -59.495    
  -------------------------------------------------------------------
                         slack                                -44.840    

Slack (VIOLATED) :        -44.836ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.331ns  (logic 33.460ns (61.585%)  route 20.871ns (38.415%))
  Logic Levels:           100  (CARRY4=78 LUT3=1 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.638     5.159    pulse_generator/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pulse_generator/sec_elapsed_reg[1]_replica/Q
                         net (fo=22, routed)          0.879     6.494    pulse_generator/sec_elapsed_reg[1]_repN
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  pulse_generator/threshold2__6_carry_i_8/O
                         net (fo=1, routed)           0.000     6.618    pulse_generator/threshold2__6_carry_i_8_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  pulse_generator/threshold2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    pulse_generator/threshold2__6_carry_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  pulse_generator/threshold2__6_carry__0/CO[3]
                         net (fo=12, routed)          1.078     8.360    pulse_generator/threshold2[25]
    SLICE_X0Y0           LUT6 (Prop_lut6_I4_O)        0.124     8.484 r  pulse_generator/clk_counter1_carry__1_i_82/O
                         net (fo=1, routed)           0.000     8.484    pulse_generator/clk_counter1_carry__1_i_82_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.885 r  pulse_generator/clk_counter1_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.885    pulse_generator/clk_counter1_carry__1_i_48_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  pulse_generator/clk_counter1_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.999    pulse_generator/clk_counter1_carry__1_i_34_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  pulse_generator/clk_counter1_carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.761    10.031    pulse_generator/clk_counter1_carry__1_i_35_0[22]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.860 r  pulse_generator/clk_counter1_carry__1_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.860    pulse_generator/clk_counter1_carry__1_i_53_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  pulse_generator/clk_counter1_carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.974    pulse_generator/clk_counter1_carry__1_i_36_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.245 r  pulse_generator/clk_counter1_carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.693    11.938    pulse_generator/clk_counter1_carry__1_i_35_0[21]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.782 r  pulse_generator/clk_counter1_carry__1_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.782    pulse_generator/clk_counter1_carry__1_i_58_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  pulse_generator/clk_counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.899    pulse_generator/clk_counter1_carry__1_i_38_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.153 r  pulse_generator/clk_counter1_carry__1_i_21/CO[0]
                         net (fo=12, routed)          0.543    13.696    pulse_generator/clk_counter1_carry__1_i_35_0[20]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    14.519 r  pulse_generator/clk_counter1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.519    pulse_generator/clk_counter1_carry__1_i_63_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.633 r  pulse_generator/clk_counter1_carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    14.633    pulse_generator/clk_counter1_carry__1_i_40_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.904 r  pulse_generator/clk_counter1_carry__1_i_22/CO[0]
                         net (fo=12, routed)          0.506    15.411    pulse_generator/clk_counter1_carry__1_i_35_0[19]
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.373    15.784 r  pulse_generator/clk_counter1_carry__1_i_96/O
                         net (fo=1, routed)           0.000    15.784    pulse_generator/clk_counter1_carry__1_i_96_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.334 r  pulse_generator/clk_counter1_carry__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.334    pulse_generator/clk_counter1_carry__1_i_68_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.448 r  pulse_generator/clk_counter1_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.448    pulse_generator/clk_counter1_carry__1_i_42_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.719 r  pulse_generator/clk_counter1_carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.666    17.385    pulse_generator/clk_counter1_carry__1_i_35_0[18]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.373    17.758 r  pulse_generator/clk_counter1_carry__1_i_100/O
                         net (fo=1, routed)           0.000    17.758    pulse_generator/clk_counter1_carry__1_i_100_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.308 r  pulse_generator/clk_counter1_carry__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    18.308    pulse_generator/clk_counter1_carry__1_i_73_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  pulse_generator/clk_counter1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.422    pulse_generator/clk_counter1_carry__1_i_44_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.693 r  pulse_generator/clk_counter1_carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.750    19.443    pulse_generator/clk_counter1_carry__1_i_35_0[17]
    SLICE_X5Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    20.272 r  pulse_generator/clk_counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    20.272    pulse_generator/clk_counter1_carry__0_i_94_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  pulse_generator/clk_counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.386    pulse_generator/clk_counter1_carry__1_i_46_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.657 r  pulse_generator/clk_counter1_carry__1_i_29/CO[0]
                         net (fo=13, routed)          0.666    21.323    pulse_generator/clk_counter1_carry__1_i_35_0[16]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.373    21.696 r  pulse_generator/clk_counter1_carry__0_i_102/O
                         net (fo=1, routed)           0.000    21.696    pulse_generator/clk_counter1_carry__0_i_102_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.246 r  pulse_generator/clk_counter1_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.246    pulse_generator/clk_counter1_carry__0_i_56_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.360 r  pulse_generator/clk_counter1_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.360    pulse_generator/clk_counter1_carry__0_i_55_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.631 r  pulse_generator/clk_counter1_carry__0_i_39/CO[0]
                         net (fo=12, routed)          0.564    23.195    pulse_generator/clk_counter1_carry__1_i_35_0[15]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    24.024 r  pulse_generator/clk_counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.024    pulse_generator/clk_counter1_carry__0_i_54_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  pulse_generator/clk_counter1_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.138    pulse_generator/clk_counter1_carry__0_i_38_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.409 r  pulse_generator/clk_counter1_carry__0_i_20/CO[0]
                         net (fo=12, routed)          0.820    25.229    pulse_generator/clk_counter1_carry__1_i_35_0[14]
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.373    25.602 r  pulse_generator/clk_counter1_carry__0_i_104/O
                         net (fo=1, routed)           0.000    25.602    pulse_generator/clk_counter1_carry__0_i_104_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.982 r  pulse_generator/clk_counter1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.982    pulse_generator/clk_counter1_carry__0_i_62_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.099 r  pulse_generator/clk_counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.099    pulse_generator/clk_counter1_carry__0_i_41_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.353 r  pulse_generator/clk_counter1_carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.672    27.025    pulse_generator/clk_counter1_carry__1_i_35_0[13]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.367    27.392 r  pulse_generator/clk_counter1_carry__0_i_71/O
                         net (fo=1, routed)           0.000    27.392    pulse_generator/clk_counter1_carry__0_i_71_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.924 r  pulse_generator/clk_counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.924    pulse_generator/clk_counter1_carry__0_i_43_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.195 r  pulse_generator/clk_counter1_carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.672    28.866    pulse_generator/clk_counter1_carry__1_i_35_0[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.373    29.239 r  pulse_generator/clk_counter1_carry__0_i_75/O
                         net (fo=1, routed)           0.000    29.239    pulse_generator/clk_counter1_carry__0_i_75_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.789 r  pulse_generator/clk_counter1_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.789    pulse_generator/clk_counter1_carry__0_i_45_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.060 r  pulse_generator/clk_counter1_carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.378    30.438    pulse_generator/clk_counter1_carry__1_i_35_0[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.373    30.811 r  pulse_generator/clk_counter1_carry__0_i_112/O
                         net (fo=1, routed)           0.332    31.143    pulse_generator/clk_counter1_carry__0_i_112_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.650 r  pulse_generator/clk_counter1_carry__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    31.650    pulse_generator/clk_counter1_carry__0_i_77_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.764 r  pulse_generator/clk_counter1_carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.764    pulse_generator/clk_counter1_carry__0_i_48_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.035 r  pulse_generator/clk_counter1_carry__0_i_31/CO[0]
                         net (fo=13, routed)          0.678    32.713    pulse_generator/clk_counter1_carry__1_i_35_0[10]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.373    33.086 r  pulse_generator/clk_counter1_carry__0_i_119/O
                         net (fo=1, routed)           0.000    33.086    pulse_generator/clk_counter1_carry__0_i_119_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.619 r  pulse_generator/clk_counter1_carry__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    33.619    pulse_generator/clk_counter1_carry__0_i_82_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.736 r  pulse_generator/clk_counter1_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.736    pulse_generator/clk_counter1_carry__0_i_50_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.990 r  pulse_generator/clk_counter1_carry__0_i_32/CO[0]
                         net (fo=13, routed)          0.693    34.684    pulse_generator/clk_counter1_carry__1_i_35_0[9]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.367    35.051 r  pulse_generator/clk_counter1_carry_i_78/O
                         net (fo=1, routed)           0.000    35.051    pulse_generator/clk_counter1_carry_i_78_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.601 r  pulse_generator/clk_counter1_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.601    pulse_generator/clk_counter1_carry_i_62_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.715 r  pulse_generator/clk_counter1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.715    pulse_generator/clk_counter1_carry__0_i_52_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.986 r  pulse_generator/clk_counter1_carry__0_i_33/CO[0]
                         net (fo=13, routed)          0.817    36.803    pulse_generator/clk_counter1_carry__1_i_35_0[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.373    37.176 r  pulse_generator/clk_counter1_carry_i_70/O
                         net (fo=1, routed)           0.000    37.176    pulse_generator/clk_counter1_carry_i_70_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.726 r  pulse_generator/clk_counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.726    pulse_generator/clk_counter1_carry_i_44_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  pulse_generator/clk_counter1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.840    pulse_generator/clk_counter1_carry_i_43_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.111 r  pulse_generator/clk_counter1_carry_i_35/CO[0]
                         net (fo=12, routed)          0.619    38.730    pulse_generator/clk_counter1_carry__1_i_35_0[7]
    SLICE_X4Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.559 r  pulse_generator/clk_counter1_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.559    pulse_generator/clk_counter1_carry_i_42_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  pulse_generator/clk_counter1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.673    pulse_generator/clk_counter1_carry_i_34_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.944 r  pulse_generator/clk_counter1_carry_i_23/CO[0]
                         net (fo=13, routed)          0.694    40.638    pulse_generator/clk_counter1_carry__1_i_35_0[6]
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.373    41.011 r  pulse_generator/clk_counter1_carry_i_74/O
                         net (fo=1, routed)           0.000    41.011    pulse_generator/clk_counter1_carry_i_74_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.544 r  pulse_generator/clk_counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.544    pulse_generator/clk_counter1_carry_i_50_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.661 r  pulse_generator/clk_counter1_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.661    pulse_generator/clk_counter1_carry_i_37_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.915 r  pulse_generator/clk_counter1_carry_i_24/CO[0]
                         net (fo=13, routed)          0.789    42.704    pulse_generator/clk_counter1_carry__1_i_35_0[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.367    43.071 r  pulse_generator/threshold2__702_carry_i_36/O
                         net (fo=1, routed)           0.000    43.071    pulse_generator/threshold2__702_carry_i_36_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.621 r  pulse_generator/threshold2__702_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.621    pulse_generator/threshold2__702_carry_i_28_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.735 r  pulse_generator/clk_counter1_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.735    pulse_generator/clk_counter1_carry_i_39_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.006 r  pulse_generator/clk_counter1_carry_i_25/CO[0]
                         net (fo=13, routed)          0.479    44.485    pulse_generator/clk_counter1_carry__1_i_35_0[4]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.373    44.858 r  pulse_generator/threshold2__702_carry_i_32/O
                         net (fo=1, routed)           0.000    44.858    pulse_generator/threshold2__702_carry_i_32_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.408 r  pulse_generator/threshold2__702_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.408    pulse_generator/threshold2__702_carry_i_23_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  pulse_generator/threshold2__702_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.522    pulse_generator/threshold2__702_carry__0_i_16_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.793 r  pulse_generator/clk_counter1_carry_i_26/CO[0]
                         net (fo=13, routed)          0.631    46.424    pulse_generator/clk_counter1_carry__1_i_35_0[3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.373    46.797 r  pulse_generator/threshold2__702_carry_i_27/O
                         net (fo=1, routed)           0.000    46.797    pulse_generator/threshold2__702_carry_i_27_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.347 r  pulse_generator/threshold2__702_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.347    pulse_generator/threshold2__702_carry_i_17_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.461 r  pulse_generator/threshold2__702_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.461    pulse_generator/threshold2__702_carry__0_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.732 r  pulse_generator/threshold2__702_carry_i_15/CO[0]
                         net (fo=13, routed)          0.822    48.555    pulse_generator/clk_counter1_carry__1_i_35_0[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.373    48.928 r  pulse_generator/threshold2__702_carry_i_21/O
                         net (fo=1, routed)           0.000    48.928    pulse_generator/threshold2__702_carry_i_21_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.478 r  pulse_generator/threshold2__702_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.478    pulse_generator/threshold2__702_carry_i_10_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.592 r  pulse_generator/threshold2__702_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.592    pulse_generator/threshold2__702_carry__0_i_6_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.863 r  pulse_generator/threshold2__702_carry_i_8/CO[0]
                         net (fo=13, routed)          0.691    50.553    pulse_generator/clk_counter1_carry__1_i_35_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.373    50.926 r  pulse_generator/threshold2__702_carry_i_14/O
                         net (fo=1, routed)           0.000    50.926    pulse_generator/threshold2__702_carry_i_14_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.459 r  pulse_generator/threshold2__702_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.459    pulse_generator/threshold2__702_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.576 r  pulse_generator/threshold2__702_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.576    pulse_generator/threshold2__702_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.830 r  pulse_generator/threshold2__702_carry_i_1/CO[0]
                         net (fo=13, routed)          0.364    52.195    pulse_generator/clk_counter1_carry__1_i_35_0[0]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.367    52.562 r  pulse_generator/threshold2__702_carry_i_3/O
                         net (fo=1, routed)           0.577    53.139    pulse_generator/threshold2__702_carry_i_3_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    53.772 r  pulse_generator/threshold2__702_carry/CO[3]
                         net (fo=1, routed)           0.000    53.772    pulse_generator/threshold2__702_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.886 r  pulse_generator/threshold2__702_carry__0/CO[3]
                         net (fo=2, routed)           0.806    54.692    pulse_generator/threshold2[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.272 r  pulse_generator/clk_counter1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.272    pulse_generator/clk_counter1_carry_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.386 r  pulse_generator/clk_counter1_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.386    pulse_generator/clk_counter1_carry_i_13_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.500 r  pulse_generator/clk_counter1_carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.500    pulse_generator/clk_counter1_carry__0_i_19_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  pulse_generator/clk_counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.614    pulse_generator/clk_counter1_carry__0_i_10_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.836 r  pulse_generator/clk_counter1_carry__1_i_18/O[0]
                         net (fo=1, routed)           0.425    56.261    pulse_generator/clk_counter1_carry__1_i_18_n_7
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.299    56.560 r  pulse_generator/clk_counter1_carry__1_i_16/O
                         net (fo=2, routed)           0.812    57.373    pulse_generator/threshold[16]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.124    57.497 r  pulse_generator/clk_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    57.497    pulse_generator/clk_counter1_carry__1_i_8_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.010 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.010    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.167 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304    58.470    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332    58.802 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.688    59.490    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  pulse_generator/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504    14.845    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  pulse_generator/clk_counter_reg[0]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X1Y23          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulse_generator/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -59.490    
  -------------------------------------------------------------------
                         slack                                -44.836    

Slack (VIOLATED) :        -44.688ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.188ns  (logic 33.460ns (61.748%)  route 20.728ns (38.252%))
  Logic Levels:           100  (CARRY4=78 LUT3=1 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.638     5.159    pulse_generator/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pulse_generator/sec_elapsed_reg[1]_replica/Q
                         net (fo=22, routed)          0.879     6.494    pulse_generator/sec_elapsed_reg[1]_repN
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  pulse_generator/threshold2__6_carry_i_8/O
                         net (fo=1, routed)           0.000     6.618    pulse_generator/threshold2__6_carry_i_8_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  pulse_generator/threshold2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    pulse_generator/threshold2__6_carry_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  pulse_generator/threshold2__6_carry__0/CO[3]
                         net (fo=12, routed)          1.078     8.360    pulse_generator/threshold2[25]
    SLICE_X0Y0           LUT6 (Prop_lut6_I4_O)        0.124     8.484 r  pulse_generator/clk_counter1_carry__1_i_82/O
                         net (fo=1, routed)           0.000     8.484    pulse_generator/clk_counter1_carry__1_i_82_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.885 r  pulse_generator/clk_counter1_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.885    pulse_generator/clk_counter1_carry__1_i_48_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  pulse_generator/clk_counter1_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.999    pulse_generator/clk_counter1_carry__1_i_34_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  pulse_generator/clk_counter1_carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.761    10.031    pulse_generator/clk_counter1_carry__1_i_35_0[22]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.860 r  pulse_generator/clk_counter1_carry__1_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.860    pulse_generator/clk_counter1_carry__1_i_53_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  pulse_generator/clk_counter1_carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.974    pulse_generator/clk_counter1_carry__1_i_36_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.245 r  pulse_generator/clk_counter1_carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.693    11.938    pulse_generator/clk_counter1_carry__1_i_35_0[21]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.782 r  pulse_generator/clk_counter1_carry__1_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.782    pulse_generator/clk_counter1_carry__1_i_58_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  pulse_generator/clk_counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.899    pulse_generator/clk_counter1_carry__1_i_38_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.153 r  pulse_generator/clk_counter1_carry__1_i_21/CO[0]
                         net (fo=12, routed)          0.543    13.696    pulse_generator/clk_counter1_carry__1_i_35_0[20]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    14.519 r  pulse_generator/clk_counter1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.519    pulse_generator/clk_counter1_carry__1_i_63_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.633 r  pulse_generator/clk_counter1_carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    14.633    pulse_generator/clk_counter1_carry__1_i_40_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.904 r  pulse_generator/clk_counter1_carry__1_i_22/CO[0]
                         net (fo=12, routed)          0.506    15.411    pulse_generator/clk_counter1_carry__1_i_35_0[19]
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.373    15.784 r  pulse_generator/clk_counter1_carry__1_i_96/O
                         net (fo=1, routed)           0.000    15.784    pulse_generator/clk_counter1_carry__1_i_96_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.334 r  pulse_generator/clk_counter1_carry__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.334    pulse_generator/clk_counter1_carry__1_i_68_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.448 r  pulse_generator/clk_counter1_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.448    pulse_generator/clk_counter1_carry__1_i_42_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.719 r  pulse_generator/clk_counter1_carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.666    17.385    pulse_generator/clk_counter1_carry__1_i_35_0[18]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.373    17.758 r  pulse_generator/clk_counter1_carry__1_i_100/O
                         net (fo=1, routed)           0.000    17.758    pulse_generator/clk_counter1_carry__1_i_100_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.308 r  pulse_generator/clk_counter1_carry__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    18.308    pulse_generator/clk_counter1_carry__1_i_73_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  pulse_generator/clk_counter1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.422    pulse_generator/clk_counter1_carry__1_i_44_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.693 r  pulse_generator/clk_counter1_carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.750    19.443    pulse_generator/clk_counter1_carry__1_i_35_0[17]
    SLICE_X5Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    20.272 r  pulse_generator/clk_counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    20.272    pulse_generator/clk_counter1_carry__0_i_94_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  pulse_generator/clk_counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.386    pulse_generator/clk_counter1_carry__1_i_46_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.657 r  pulse_generator/clk_counter1_carry__1_i_29/CO[0]
                         net (fo=13, routed)          0.666    21.323    pulse_generator/clk_counter1_carry__1_i_35_0[16]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.373    21.696 r  pulse_generator/clk_counter1_carry__0_i_102/O
                         net (fo=1, routed)           0.000    21.696    pulse_generator/clk_counter1_carry__0_i_102_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.246 r  pulse_generator/clk_counter1_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.246    pulse_generator/clk_counter1_carry__0_i_56_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.360 r  pulse_generator/clk_counter1_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.360    pulse_generator/clk_counter1_carry__0_i_55_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.631 r  pulse_generator/clk_counter1_carry__0_i_39/CO[0]
                         net (fo=12, routed)          0.564    23.195    pulse_generator/clk_counter1_carry__1_i_35_0[15]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    24.024 r  pulse_generator/clk_counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.024    pulse_generator/clk_counter1_carry__0_i_54_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  pulse_generator/clk_counter1_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.138    pulse_generator/clk_counter1_carry__0_i_38_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.409 r  pulse_generator/clk_counter1_carry__0_i_20/CO[0]
                         net (fo=12, routed)          0.820    25.229    pulse_generator/clk_counter1_carry__1_i_35_0[14]
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.373    25.602 r  pulse_generator/clk_counter1_carry__0_i_104/O
                         net (fo=1, routed)           0.000    25.602    pulse_generator/clk_counter1_carry__0_i_104_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.982 r  pulse_generator/clk_counter1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.982    pulse_generator/clk_counter1_carry__0_i_62_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.099 r  pulse_generator/clk_counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.099    pulse_generator/clk_counter1_carry__0_i_41_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.353 r  pulse_generator/clk_counter1_carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.672    27.025    pulse_generator/clk_counter1_carry__1_i_35_0[13]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.367    27.392 r  pulse_generator/clk_counter1_carry__0_i_71/O
                         net (fo=1, routed)           0.000    27.392    pulse_generator/clk_counter1_carry__0_i_71_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.924 r  pulse_generator/clk_counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.924    pulse_generator/clk_counter1_carry__0_i_43_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.195 r  pulse_generator/clk_counter1_carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.672    28.866    pulse_generator/clk_counter1_carry__1_i_35_0[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.373    29.239 r  pulse_generator/clk_counter1_carry__0_i_75/O
                         net (fo=1, routed)           0.000    29.239    pulse_generator/clk_counter1_carry__0_i_75_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.789 r  pulse_generator/clk_counter1_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.789    pulse_generator/clk_counter1_carry__0_i_45_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.060 r  pulse_generator/clk_counter1_carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.378    30.438    pulse_generator/clk_counter1_carry__1_i_35_0[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.373    30.811 r  pulse_generator/clk_counter1_carry__0_i_112/O
                         net (fo=1, routed)           0.332    31.143    pulse_generator/clk_counter1_carry__0_i_112_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.650 r  pulse_generator/clk_counter1_carry__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    31.650    pulse_generator/clk_counter1_carry__0_i_77_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.764 r  pulse_generator/clk_counter1_carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.764    pulse_generator/clk_counter1_carry__0_i_48_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.035 r  pulse_generator/clk_counter1_carry__0_i_31/CO[0]
                         net (fo=13, routed)          0.678    32.713    pulse_generator/clk_counter1_carry__1_i_35_0[10]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.373    33.086 r  pulse_generator/clk_counter1_carry__0_i_119/O
                         net (fo=1, routed)           0.000    33.086    pulse_generator/clk_counter1_carry__0_i_119_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.619 r  pulse_generator/clk_counter1_carry__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    33.619    pulse_generator/clk_counter1_carry__0_i_82_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.736 r  pulse_generator/clk_counter1_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.736    pulse_generator/clk_counter1_carry__0_i_50_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.990 r  pulse_generator/clk_counter1_carry__0_i_32/CO[0]
                         net (fo=13, routed)          0.693    34.684    pulse_generator/clk_counter1_carry__1_i_35_0[9]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.367    35.051 r  pulse_generator/clk_counter1_carry_i_78/O
                         net (fo=1, routed)           0.000    35.051    pulse_generator/clk_counter1_carry_i_78_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.601 r  pulse_generator/clk_counter1_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.601    pulse_generator/clk_counter1_carry_i_62_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.715 r  pulse_generator/clk_counter1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.715    pulse_generator/clk_counter1_carry__0_i_52_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.986 r  pulse_generator/clk_counter1_carry__0_i_33/CO[0]
                         net (fo=13, routed)          0.817    36.803    pulse_generator/clk_counter1_carry__1_i_35_0[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.373    37.176 r  pulse_generator/clk_counter1_carry_i_70/O
                         net (fo=1, routed)           0.000    37.176    pulse_generator/clk_counter1_carry_i_70_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.726 r  pulse_generator/clk_counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.726    pulse_generator/clk_counter1_carry_i_44_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  pulse_generator/clk_counter1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.840    pulse_generator/clk_counter1_carry_i_43_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.111 r  pulse_generator/clk_counter1_carry_i_35/CO[0]
                         net (fo=12, routed)          0.619    38.730    pulse_generator/clk_counter1_carry__1_i_35_0[7]
    SLICE_X4Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.559 r  pulse_generator/clk_counter1_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.559    pulse_generator/clk_counter1_carry_i_42_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  pulse_generator/clk_counter1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.673    pulse_generator/clk_counter1_carry_i_34_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.944 r  pulse_generator/clk_counter1_carry_i_23/CO[0]
                         net (fo=13, routed)          0.694    40.638    pulse_generator/clk_counter1_carry__1_i_35_0[6]
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.373    41.011 r  pulse_generator/clk_counter1_carry_i_74/O
                         net (fo=1, routed)           0.000    41.011    pulse_generator/clk_counter1_carry_i_74_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.544 r  pulse_generator/clk_counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.544    pulse_generator/clk_counter1_carry_i_50_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.661 r  pulse_generator/clk_counter1_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.661    pulse_generator/clk_counter1_carry_i_37_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.915 r  pulse_generator/clk_counter1_carry_i_24/CO[0]
                         net (fo=13, routed)          0.789    42.704    pulse_generator/clk_counter1_carry__1_i_35_0[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.367    43.071 r  pulse_generator/threshold2__702_carry_i_36/O
                         net (fo=1, routed)           0.000    43.071    pulse_generator/threshold2__702_carry_i_36_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.621 r  pulse_generator/threshold2__702_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.621    pulse_generator/threshold2__702_carry_i_28_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.735 r  pulse_generator/clk_counter1_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.735    pulse_generator/clk_counter1_carry_i_39_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.006 r  pulse_generator/clk_counter1_carry_i_25/CO[0]
                         net (fo=13, routed)          0.479    44.485    pulse_generator/clk_counter1_carry__1_i_35_0[4]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.373    44.858 r  pulse_generator/threshold2__702_carry_i_32/O
                         net (fo=1, routed)           0.000    44.858    pulse_generator/threshold2__702_carry_i_32_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.408 r  pulse_generator/threshold2__702_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.408    pulse_generator/threshold2__702_carry_i_23_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  pulse_generator/threshold2__702_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.522    pulse_generator/threshold2__702_carry__0_i_16_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.793 r  pulse_generator/clk_counter1_carry_i_26/CO[0]
                         net (fo=13, routed)          0.631    46.424    pulse_generator/clk_counter1_carry__1_i_35_0[3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.373    46.797 r  pulse_generator/threshold2__702_carry_i_27/O
                         net (fo=1, routed)           0.000    46.797    pulse_generator/threshold2__702_carry_i_27_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.347 r  pulse_generator/threshold2__702_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.347    pulse_generator/threshold2__702_carry_i_17_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.461 r  pulse_generator/threshold2__702_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.461    pulse_generator/threshold2__702_carry__0_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.732 r  pulse_generator/threshold2__702_carry_i_15/CO[0]
                         net (fo=13, routed)          0.822    48.555    pulse_generator/clk_counter1_carry__1_i_35_0[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.373    48.928 r  pulse_generator/threshold2__702_carry_i_21/O
                         net (fo=1, routed)           0.000    48.928    pulse_generator/threshold2__702_carry_i_21_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.478 r  pulse_generator/threshold2__702_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.478    pulse_generator/threshold2__702_carry_i_10_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.592 r  pulse_generator/threshold2__702_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.592    pulse_generator/threshold2__702_carry__0_i_6_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.863 r  pulse_generator/threshold2__702_carry_i_8/CO[0]
                         net (fo=13, routed)          0.691    50.553    pulse_generator/clk_counter1_carry__1_i_35_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.373    50.926 r  pulse_generator/threshold2__702_carry_i_14/O
                         net (fo=1, routed)           0.000    50.926    pulse_generator/threshold2__702_carry_i_14_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.459 r  pulse_generator/threshold2__702_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.459    pulse_generator/threshold2__702_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.576 r  pulse_generator/threshold2__702_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.576    pulse_generator/threshold2__702_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.830 r  pulse_generator/threshold2__702_carry_i_1/CO[0]
                         net (fo=13, routed)          0.364    52.195    pulse_generator/clk_counter1_carry__1_i_35_0[0]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.367    52.562 r  pulse_generator/threshold2__702_carry_i_3/O
                         net (fo=1, routed)           0.577    53.139    pulse_generator/threshold2__702_carry_i_3_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    53.772 r  pulse_generator/threshold2__702_carry/CO[3]
                         net (fo=1, routed)           0.000    53.772    pulse_generator/threshold2__702_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.886 r  pulse_generator/threshold2__702_carry__0/CO[3]
                         net (fo=2, routed)           0.806    54.692    pulse_generator/threshold2[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.272 r  pulse_generator/clk_counter1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.272    pulse_generator/clk_counter1_carry_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.386 r  pulse_generator/clk_counter1_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.386    pulse_generator/clk_counter1_carry_i_13_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.500 r  pulse_generator/clk_counter1_carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.500    pulse_generator/clk_counter1_carry__0_i_19_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  pulse_generator/clk_counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.614    pulse_generator/clk_counter1_carry__0_i_10_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.836 r  pulse_generator/clk_counter1_carry__1_i_18/O[0]
                         net (fo=1, routed)           0.425    56.261    pulse_generator/clk_counter1_carry__1_i_18_n_7
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.299    56.560 r  pulse_generator/clk_counter1_carry__1_i_16/O
                         net (fo=2, routed)           0.812    57.373    pulse_generator/threshold[16]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.124    57.497 r  pulse_generator/clk_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    57.497    pulse_generator/clk_counter1_carry__1_i_8_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.010 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.010    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.167 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304    58.470    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332    58.802 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.545    59.347    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508    14.849    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    pulse_generator/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -59.347    
  -------------------------------------------------------------------
                         slack                                -44.688    

Slack (VIOLATED) :        -44.688ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.188ns  (logic 33.460ns (61.748%)  route 20.728ns (38.252%))
  Logic Levels:           100  (CARRY4=78 LUT3=1 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.638     5.159    pulse_generator/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pulse_generator/sec_elapsed_reg[1]_replica/Q
                         net (fo=22, routed)          0.879     6.494    pulse_generator/sec_elapsed_reg[1]_repN
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  pulse_generator/threshold2__6_carry_i_8/O
                         net (fo=1, routed)           0.000     6.618    pulse_generator/threshold2__6_carry_i_8_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  pulse_generator/threshold2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    pulse_generator/threshold2__6_carry_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  pulse_generator/threshold2__6_carry__0/CO[3]
                         net (fo=12, routed)          1.078     8.360    pulse_generator/threshold2[25]
    SLICE_X0Y0           LUT6 (Prop_lut6_I4_O)        0.124     8.484 r  pulse_generator/clk_counter1_carry__1_i_82/O
                         net (fo=1, routed)           0.000     8.484    pulse_generator/clk_counter1_carry__1_i_82_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.885 r  pulse_generator/clk_counter1_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.885    pulse_generator/clk_counter1_carry__1_i_48_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  pulse_generator/clk_counter1_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.999    pulse_generator/clk_counter1_carry__1_i_34_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  pulse_generator/clk_counter1_carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.761    10.031    pulse_generator/clk_counter1_carry__1_i_35_0[22]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.860 r  pulse_generator/clk_counter1_carry__1_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.860    pulse_generator/clk_counter1_carry__1_i_53_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  pulse_generator/clk_counter1_carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.974    pulse_generator/clk_counter1_carry__1_i_36_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.245 r  pulse_generator/clk_counter1_carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.693    11.938    pulse_generator/clk_counter1_carry__1_i_35_0[21]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.782 r  pulse_generator/clk_counter1_carry__1_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.782    pulse_generator/clk_counter1_carry__1_i_58_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  pulse_generator/clk_counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.899    pulse_generator/clk_counter1_carry__1_i_38_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.153 r  pulse_generator/clk_counter1_carry__1_i_21/CO[0]
                         net (fo=12, routed)          0.543    13.696    pulse_generator/clk_counter1_carry__1_i_35_0[20]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    14.519 r  pulse_generator/clk_counter1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.519    pulse_generator/clk_counter1_carry__1_i_63_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.633 r  pulse_generator/clk_counter1_carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    14.633    pulse_generator/clk_counter1_carry__1_i_40_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.904 r  pulse_generator/clk_counter1_carry__1_i_22/CO[0]
                         net (fo=12, routed)          0.506    15.411    pulse_generator/clk_counter1_carry__1_i_35_0[19]
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.373    15.784 r  pulse_generator/clk_counter1_carry__1_i_96/O
                         net (fo=1, routed)           0.000    15.784    pulse_generator/clk_counter1_carry__1_i_96_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.334 r  pulse_generator/clk_counter1_carry__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.334    pulse_generator/clk_counter1_carry__1_i_68_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.448 r  pulse_generator/clk_counter1_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.448    pulse_generator/clk_counter1_carry__1_i_42_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.719 r  pulse_generator/clk_counter1_carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.666    17.385    pulse_generator/clk_counter1_carry__1_i_35_0[18]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.373    17.758 r  pulse_generator/clk_counter1_carry__1_i_100/O
                         net (fo=1, routed)           0.000    17.758    pulse_generator/clk_counter1_carry__1_i_100_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.308 r  pulse_generator/clk_counter1_carry__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    18.308    pulse_generator/clk_counter1_carry__1_i_73_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  pulse_generator/clk_counter1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.422    pulse_generator/clk_counter1_carry__1_i_44_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.693 r  pulse_generator/clk_counter1_carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.750    19.443    pulse_generator/clk_counter1_carry__1_i_35_0[17]
    SLICE_X5Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    20.272 r  pulse_generator/clk_counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    20.272    pulse_generator/clk_counter1_carry__0_i_94_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  pulse_generator/clk_counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.386    pulse_generator/clk_counter1_carry__1_i_46_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.657 r  pulse_generator/clk_counter1_carry__1_i_29/CO[0]
                         net (fo=13, routed)          0.666    21.323    pulse_generator/clk_counter1_carry__1_i_35_0[16]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.373    21.696 r  pulse_generator/clk_counter1_carry__0_i_102/O
                         net (fo=1, routed)           0.000    21.696    pulse_generator/clk_counter1_carry__0_i_102_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.246 r  pulse_generator/clk_counter1_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.246    pulse_generator/clk_counter1_carry__0_i_56_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.360 r  pulse_generator/clk_counter1_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.360    pulse_generator/clk_counter1_carry__0_i_55_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.631 r  pulse_generator/clk_counter1_carry__0_i_39/CO[0]
                         net (fo=12, routed)          0.564    23.195    pulse_generator/clk_counter1_carry__1_i_35_0[15]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    24.024 r  pulse_generator/clk_counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.024    pulse_generator/clk_counter1_carry__0_i_54_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  pulse_generator/clk_counter1_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.138    pulse_generator/clk_counter1_carry__0_i_38_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.409 r  pulse_generator/clk_counter1_carry__0_i_20/CO[0]
                         net (fo=12, routed)          0.820    25.229    pulse_generator/clk_counter1_carry__1_i_35_0[14]
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.373    25.602 r  pulse_generator/clk_counter1_carry__0_i_104/O
                         net (fo=1, routed)           0.000    25.602    pulse_generator/clk_counter1_carry__0_i_104_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.982 r  pulse_generator/clk_counter1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.982    pulse_generator/clk_counter1_carry__0_i_62_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.099 r  pulse_generator/clk_counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.099    pulse_generator/clk_counter1_carry__0_i_41_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.353 r  pulse_generator/clk_counter1_carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.672    27.025    pulse_generator/clk_counter1_carry__1_i_35_0[13]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.367    27.392 r  pulse_generator/clk_counter1_carry__0_i_71/O
                         net (fo=1, routed)           0.000    27.392    pulse_generator/clk_counter1_carry__0_i_71_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.924 r  pulse_generator/clk_counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.924    pulse_generator/clk_counter1_carry__0_i_43_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.195 r  pulse_generator/clk_counter1_carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.672    28.866    pulse_generator/clk_counter1_carry__1_i_35_0[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.373    29.239 r  pulse_generator/clk_counter1_carry__0_i_75/O
                         net (fo=1, routed)           0.000    29.239    pulse_generator/clk_counter1_carry__0_i_75_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.789 r  pulse_generator/clk_counter1_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.789    pulse_generator/clk_counter1_carry__0_i_45_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.060 r  pulse_generator/clk_counter1_carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.378    30.438    pulse_generator/clk_counter1_carry__1_i_35_0[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.373    30.811 r  pulse_generator/clk_counter1_carry__0_i_112/O
                         net (fo=1, routed)           0.332    31.143    pulse_generator/clk_counter1_carry__0_i_112_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.650 r  pulse_generator/clk_counter1_carry__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    31.650    pulse_generator/clk_counter1_carry__0_i_77_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.764 r  pulse_generator/clk_counter1_carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.764    pulse_generator/clk_counter1_carry__0_i_48_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.035 r  pulse_generator/clk_counter1_carry__0_i_31/CO[0]
                         net (fo=13, routed)          0.678    32.713    pulse_generator/clk_counter1_carry__1_i_35_0[10]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.373    33.086 r  pulse_generator/clk_counter1_carry__0_i_119/O
                         net (fo=1, routed)           0.000    33.086    pulse_generator/clk_counter1_carry__0_i_119_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.619 r  pulse_generator/clk_counter1_carry__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    33.619    pulse_generator/clk_counter1_carry__0_i_82_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.736 r  pulse_generator/clk_counter1_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.736    pulse_generator/clk_counter1_carry__0_i_50_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.990 r  pulse_generator/clk_counter1_carry__0_i_32/CO[0]
                         net (fo=13, routed)          0.693    34.684    pulse_generator/clk_counter1_carry__1_i_35_0[9]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.367    35.051 r  pulse_generator/clk_counter1_carry_i_78/O
                         net (fo=1, routed)           0.000    35.051    pulse_generator/clk_counter1_carry_i_78_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.601 r  pulse_generator/clk_counter1_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.601    pulse_generator/clk_counter1_carry_i_62_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.715 r  pulse_generator/clk_counter1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.715    pulse_generator/clk_counter1_carry__0_i_52_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.986 r  pulse_generator/clk_counter1_carry__0_i_33/CO[0]
                         net (fo=13, routed)          0.817    36.803    pulse_generator/clk_counter1_carry__1_i_35_0[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.373    37.176 r  pulse_generator/clk_counter1_carry_i_70/O
                         net (fo=1, routed)           0.000    37.176    pulse_generator/clk_counter1_carry_i_70_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.726 r  pulse_generator/clk_counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.726    pulse_generator/clk_counter1_carry_i_44_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  pulse_generator/clk_counter1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.840    pulse_generator/clk_counter1_carry_i_43_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.111 r  pulse_generator/clk_counter1_carry_i_35/CO[0]
                         net (fo=12, routed)          0.619    38.730    pulse_generator/clk_counter1_carry__1_i_35_0[7]
    SLICE_X4Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.559 r  pulse_generator/clk_counter1_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.559    pulse_generator/clk_counter1_carry_i_42_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  pulse_generator/clk_counter1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.673    pulse_generator/clk_counter1_carry_i_34_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.944 r  pulse_generator/clk_counter1_carry_i_23/CO[0]
                         net (fo=13, routed)          0.694    40.638    pulse_generator/clk_counter1_carry__1_i_35_0[6]
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.373    41.011 r  pulse_generator/clk_counter1_carry_i_74/O
                         net (fo=1, routed)           0.000    41.011    pulse_generator/clk_counter1_carry_i_74_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.544 r  pulse_generator/clk_counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.544    pulse_generator/clk_counter1_carry_i_50_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.661 r  pulse_generator/clk_counter1_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.661    pulse_generator/clk_counter1_carry_i_37_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.915 r  pulse_generator/clk_counter1_carry_i_24/CO[0]
                         net (fo=13, routed)          0.789    42.704    pulse_generator/clk_counter1_carry__1_i_35_0[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.367    43.071 r  pulse_generator/threshold2__702_carry_i_36/O
                         net (fo=1, routed)           0.000    43.071    pulse_generator/threshold2__702_carry_i_36_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.621 r  pulse_generator/threshold2__702_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.621    pulse_generator/threshold2__702_carry_i_28_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.735 r  pulse_generator/clk_counter1_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.735    pulse_generator/clk_counter1_carry_i_39_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.006 r  pulse_generator/clk_counter1_carry_i_25/CO[0]
                         net (fo=13, routed)          0.479    44.485    pulse_generator/clk_counter1_carry__1_i_35_0[4]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.373    44.858 r  pulse_generator/threshold2__702_carry_i_32/O
                         net (fo=1, routed)           0.000    44.858    pulse_generator/threshold2__702_carry_i_32_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.408 r  pulse_generator/threshold2__702_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.408    pulse_generator/threshold2__702_carry_i_23_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  pulse_generator/threshold2__702_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.522    pulse_generator/threshold2__702_carry__0_i_16_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.793 r  pulse_generator/clk_counter1_carry_i_26/CO[0]
                         net (fo=13, routed)          0.631    46.424    pulse_generator/clk_counter1_carry__1_i_35_0[3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.373    46.797 r  pulse_generator/threshold2__702_carry_i_27/O
                         net (fo=1, routed)           0.000    46.797    pulse_generator/threshold2__702_carry_i_27_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.347 r  pulse_generator/threshold2__702_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.347    pulse_generator/threshold2__702_carry_i_17_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.461 r  pulse_generator/threshold2__702_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.461    pulse_generator/threshold2__702_carry__0_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.732 r  pulse_generator/threshold2__702_carry_i_15/CO[0]
                         net (fo=13, routed)          0.822    48.555    pulse_generator/clk_counter1_carry__1_i_35_0[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.373    48.928 r  pulse_generator/threshold2__702_carry_i_21/O
                         net (fo=1, routed)           0.000    48.928    pulse_generator/threshold2__702_carry_i_21_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.478 r  pulse_generator/threshold2__702_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.478    pulse_generator/threshold2__702_carry_i_10_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.592 r  pulse_generator/threshold2__702_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.592    pulse_generator/threshold2__702_carry__0_i_6_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.863 r  pulse_generator/threshold2__702_carry_i_8/CO[0]
                         net (fo=13, routed)          0.691    50.553    pulse_generator/clk_counter1_carry__1_i_35_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.373    50.926 r  pulse_generator/threshold2__702_carry_i_14/O
                         net (fo=1, routed)           0.000    50.926    pulse_generator/threshold2__702_carry_i_14_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.459 r  pulse_generator/threshold2__702_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.459    pulse_generator/threshold2__702_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.576 r  pulse_generator/threshold2__702_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.576    pulse_generator/threshold2__702_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.830 r  pulse_generator/threshold2__702_carry_i_1/CO[0]
                         net (fo=13, routed)          0.364    52.195    pulse_generator/clk_counter1_carry__1_i_35_0[0]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.367    52.562 r  pulse_generator/threshold2__702_carry_i_3/O
                         net (fo=1, routed)           0.577    53.139    pulse_generator/threshold2__702_carry_i_3_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    53.772 r  pulse_generator/threshold2__702_carry/CO[3]
                         net (fo=1, routed)           0.000    53.772    pulse_generator/threshold2__702_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.886 r  pulse_generator/threshold2__702_carry__0/CO[3]
                         net (fo=2, routed)           0.806    54.692    pulse_generator/threshold2[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.272 r  pulse_generator/clk_counter1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.272    pulse_generator/clk_counter1_carry_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.386 r  pulse_generator/clk_counter1_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.386    pulse_generator/clk_counter1_carry_i_13_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.500 r  pulse_generator/clk_counter1_carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.500    pulse_generator/clk_counter1_carry__0_i_19_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  pulse_generator/clk_counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.614    pulse_generator/clk_counter1_carry__0_i_10_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.836 r  pulse_generator/clk_counter1_carry__1_i_18/O[0]
                         net (fo=1, routed)           0.425    56.261    pulse_generator/clk_counter1_carry__1_i_18_n_7
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.299    56.560 r  pulse_generator/clk_counter1_carry__1_i_16/O
                         net (fo=2, routed)           0.812    57.373    pulse_generator/threshold[16]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.124    57.497 r  pulse_generator/clk_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    57.497    pulse_generator/clk_counter1_carry__1_i_8_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.010 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.010    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.167 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304    58.470    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332    58.802 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.545    59.347    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508    14.849    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.429    14.659    pulse_generator/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                         -59.347    
  -------------------------------------------------------------------
                         slack                                -44.688    

Slack (VIOLATED) :        -44.687ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.181ns  (logic 33.460ns (61.756%)  route 20.721ns (38.244%))
  Logic Levels:           100  (CARRY4=78 LUT3=1 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.638     5.159    pulse_generator/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pulse_generator/sec_elapsed_reg[1]_replica/Q
                         net (fo=22, routed)          0.879     6.494    pulse_generator/sec_elapsed_reg[1]_repN
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  pulse_generator/threshold2__6_carry_i_8/O
                         net (fo=1, routed)           0.000     6.618    pulse_generator/threshold2__6_carry_i_8_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  pulse_generator/threshold2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    pulse_generator/threshold2__6_carry_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  pulse_generator/threshold2__6_carry__0/CO[3]
                         net (fo=12, routed)          1.078     8.360    pulse_generator/threshold2[25]
    SLICE_X0Y0           LUT6 (Prop_lut6_I4_O)        0.124     8.484 r  pulse_generator/clk_counter1_carry__1_i_82/O
                         net (fo=1, routed)           0.000     8.484    pulse_generator/clk_counter1_carry__1_i_82_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.885 r  pulse_generator/clk_counter1_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.885    pulse_generator/clk_counter1_carry__1_i_48_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  pulse_generator/clk_counter1_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.999    pulse_generator/clk_counter1_carry__1_i_34_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  pulse_generator/clk_counter1_carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.761    10.031    pulse_generator/clk_counter1_carry__1_i_35_0[22]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.860 r  pulse_generator/clk_counter1_carry__1_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.860    pulse_generator/clk_counter1_carry__1_i_53_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  pulse_generator/clk_counter1_carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.974    pulse_generator/clk_counter1_carry__1_i_36_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.245 r  pulse_generator/clk_counter1_carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.693    11.938    pulse_generator/clk_counter1_carry__1_i_35_0[21]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.782 r  pulse_generator/clk_counter1_carry__1_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.782    pulse_generator/clk_counter1_carry__1_i_58_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  pulse_generator/clk_counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.899    pulse_generator/clk_counter1_carry__1_i_38_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.153 r  pulse_generator/clk_counter1_carry__1_i_21/CO[0]
                         net (fo=12, routed)          0.543    13.696    pulse_generator/clk_counter1_carry__1_i_35_0[20]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    14.519 r  pulse_generator/clk_counter1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.519    pulse_generator/clk_counter1_carry__1_i_63_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.633 r  pulse_generator/clk_counter1_carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    14.633    pulse_generator/clk_counter1_carry__1_i_40_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.904 r  pulse_generator/clk_counter1_carry__1_i_22/CO[0]
                         net (fo=12, routed)          0.506    15.411    pulse_generator/clk_counter1_carry__1_i_35_0[19]
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.373    15.784 r  pulse_generator/clk_counter1_carry__1_i_96/O
                         net (fo=1, routed)           0.000    15.784    pulse_generator/clk_counter1_carry__1_i_96_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.334 r  pulse_generator/clk_counter1_carry__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.334    pulse_generator/clk_counter1_carry__1_i_68_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.448 r  pulse_generator/clk_counter1_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.448    pulse_generator/clk_counter1_carry__1_i_42_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.719 r  pulse_generator/clk_counter1_carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.666    17.385    pulse_generator/clk_counter1_carry__1_i_35_0[18]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.373    17.758 r  pulse_generator/clk_counter1_carry__1_i_100/O
                         net (fo=1, routed)           0.000    17.758    pulse_generator/clk_counter1_carry__1_i_100_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.308 r  pulse_generator/clk_counter1_carry__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    18.308    pulse_generator/clk_counter1_carry__1_i_73_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  pulse_generator/clk_counter1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.422    pulse_generator/clk_counter1_carry__1_i_44_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.693 r  pulse_generator/clk_counter1_carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.750    19.443    pulse_generator/clk_counter1_carry__1_i_35_0[17]
    SLICE_X5Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    20.272 r  pulse_generator/clk_counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    20.272    pulse_generator/clk_counter1_carry__0_i_94_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  pulse_generator/clk_counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.386    pulse_generator/clk_counter1_carry__1_i_46_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.657 r  pulse_generator/clk_counter1_carry__1_i_29/CO[0]
                         net (fo=13, routed)          0.666    21.323    pulse_generator/clk_counter1_carry__1_i_35_0[16]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.373    21.696 r  pulse_generator/clk_counter1_carry__0_i_102/O
                         net (fo=1, routed)           0.000    21.696    pulse_generator/clk_counter1_carry__0_i_102_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.246 r  pulse_generator/clk_counter1_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.246    pulse_generator/clk_counter1_carry__0_i_56_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.360 r  pulse_generator/clk_counter1_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.360    pulse_generator/clk_counter1_carry__0_i_55_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.631 r  pulse_generator/clk_counter1_carry__0_i_39/CO[0]
                         net (fo=12, routed)          0.564    23.195    pulse_generator/clk_counter1_carry__1_i_35_0[15]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    24.024 r  pulse_generator/clk_counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.024    pulse_generator/clk_counter1_carry__0_i_54_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  pulse_generator/clk_counter1_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.138    pulse_generator/clk_counter1_carry__0_i_38_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.409 r  pulse_generator/clk_counter1_carry__0_i_20/CO[0]
                         net (fo=12, routed)          0.820    25.229    pulse_generator/clk_counter1_carry__1_i_35_0[14]
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.373    25.602 r  pulse_generator/clk_counter1_carry__0_i_104/O
                         net (fo=1, routed)           0.000    25.602    pulse_generator/clk_counter1_carry__0_i_104_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.982 r  pulse_generator/clk_counter1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.982    pulse_generator/clk_counter1_carry__0_i_62_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.099 r  pulse_generator/clk_counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.099    pulse_generator/clk_counter1_carry__0_i_41_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.353 r  pulse_generator/clk_counter1_carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.672    27.025    pulse_generator/clk_counter1_carry__1_i_35_0[13]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.367    27.392 r  pulse_generator/clk_counter1_carry__0_i_71/O
                         net (fo=1, routed)           0.000    27.392    pulse_generator/clk_counter1_carry__0_i_71_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.924 r  pulse_generator/clk_counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.924    pulse_generator/clk_counter1_carry__0_i_43_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.195 r  pulse_generator/clk_counter1_carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.672    28.866    pulse_generator/clk_counter1_carry__1_i_35_0[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.373    29.239 r  pulse_generator/clk_counter1_carry__0_i_75/O
                         net (fo=1, routed)           0.000    29.239    pulse_generator/clk_counter1_carry__0_i_75_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.789 r  pulse_generator/clk_counter1_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.789    pulse_generator/clk_counter1_carry__0_i_45_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.060 r  pulse_generator/clk_counter1_carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.378    30.438    pulse_generator/clk_counter1_carry__1_i_35_0[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.373    30.811 r  pulse_generator/clk_counter1_carry__0_i_112/O
                         net (fo=1, routed)           0.332    31.143    pulse_generator/clk_counter1_carry__0_i_112_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.650 r  pulse_generator/clk_counter1_carry__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    31.650    pulse_generator/clk_counter1_carry__0_i_77_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.764 r  pulse_generator/clk_counter1_carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.764    pulse_generator/clk_counter1_carry__0_i_48_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.035 r  pulse_generator/clk_counter1_carry__0_i_31/CO[0]
                         net (fo=13, routed)          0.678    32.713    pulse_generator/clk_counter1_carry__1_i_35_0[10]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.373    33.086 r  pulse_generator/clk_counter1_carry__0_i_119/O
                         net (fo=1, routed)           0.000    33.086    pulse_generator/clk_counter1_carry__0_i_119_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.619 r  pulse_generator/clk_counter1_carry__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    33.619    pulse_generator/clk_counter1_carry__0_i_82_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.736 r  pulse_generator/clk_counter1_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.736    pulse_generator/clk_counter1_carry__0_i_50_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.990 r  pulse_generator/clk_counter1_carry__0_i_32/CO[0]
                         net (fo=13, routed)          0.693    34.684    pulse_generator/clk_counter1_carry__1_i_35_0[9]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.367    35.051 r  pulse_generator/clk_counter1_carry_i_78/O
                         net (fo=1, routed)           0.000    35.051    pulse_generator/clk_counter1_carry_i_78_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.601 r  pulse_generator/clk_counter1_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.601    pulse_generator/clk_counter1_carry_i_62_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.715 r  pulse_generator/clk_counter1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.715    pulse_generator/clk_counter1_carry__0_i_52_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.986 r  pulse_generator/clk_counter1_carry__0_i_33/CO[0]
                         net (fo=13, routed)          0.817    36.803    pulse_generator/clk_counter1_carry__1_i_35_0[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.373    37.176 r  pulse_generator/clk_counter1_carry_i_70/O
                         net (fo=1, routed)           0.000    37.176    pulse_generator/clk_counter1_carry_i_70_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.726 r  pulse_generator/clk_counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.726    pulse_generator/clk_counter1_carry_i_44_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  pulse_generator/clk_counter1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.840    pulse_generator/clk_counter1_carry_i_43_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.111 r  pulse_generator/clk_counter1_carry_i_35/CO[0]
                         net (fo=12, routed)          0.619    38.730    pulse_generator/clk_counter1_carry__1_i_35_0[7]
    SLICE_X4Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.559 r  pulse_generator/clk_counter1_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.559    pulse_generator/clk_counter1_carry_i_42_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  pulse_generator/clk_counter1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.673    pulse_generator/clk_counter1_carry_i_34_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.944 r  pulse_generator/clk_counter1_carry_i_23/CO[0]
                         net (fo=13, routed)          0.694    40.638    pulse_generator/clk_counter1_carry__1_i_35_0[6]
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.373    41.011 r  pulse_generator/clk_counter1_carry_i_74/O
                         net (fo=1, routed)           0.000    41.011    pulse_generator/clk_counter1_carry_i_74_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.544 r  pulse_generator/clk_counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.544    pulse_generator/clk_counter1_carry_i_50_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.661 r  pulse_generator/clk_counter1_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.661    pulse_generator/clk_counter1_carry_i_37_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.915 r  pulse_generator/clk_counter1_carry_i_24/CO[0]
                         net (fo=13, routed)          0.789    42.704    pulse_generator/clk_counter1_carry__1_i_35_0[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.367    43.071 r  pulse_generator/threshold2__702_carry_i_36/O
                         net (fo=1, routed)           0.000    43.071    pulse_generator/threshold2__702_carry_i_36_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.621 r  pulse_generator/threshold2__702_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.621    pulse_generator/threshold2__702_carry_i_28_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.735 r  pulse_generator/clk_counter1_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.735    pulse_generator/clk_counter1_carry_i_39_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.006 r  pulse_generator/clk_counter1_carry_i_25/CO[0]
                         net (fo=13, routed)          0.479    44.485    pulse_generator/clk_counter1_carry__1_i_35_0[4]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.373    44.858 r  pulse_generator/threshold2__702_carry_i_32/O
                         net (fo=1, routed)           0.000    44.858    pulse_generator/threshold2__702_carry_i_32_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.408 r  pulse_generator/threshold2__702_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.408    pulse_generator/threshold2__702_carry_i_23_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  pulse_generator/threshold2__702_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.522    pulse_generator/threshold2__702_carry__0_i_16_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.793 r  pulse_generator/clk_counter1_carry_i_26/CO[0]
                         net (fo=13, routed)          0.631    46.424    pulse_generator/clk_counter1_carry__1_i_35_0[3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.373    46.797 r  pulse_generator/threshold2__702_carry_i_27/O
                         net (fo=1, routed)           0.000    46.797    pulse_generator/threshold2__702_carry_i_27_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.347 r  pulse_generator/threshold2__702_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.347    pulse_generator/threshold2__702_carry_i_17_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.461 r  pulse_generator/threshold2__702_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.461    pulse_generator/threshold2__702_carry__0_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.732 r  pulse_generator/threshold2__702_carry_i_15/CO[0]
                         net (fo=13, routed)          0.822    48.555    pulse_generator/clk_counter1_carry__1_i_35_0[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.373    48.928 r  pulse_generator/threshold2__702_carry_i_21/O
                         net (fo=1, routed)           0.000    48.928    pulse_generator/threshold2__702_carry_i_21_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.478 r  pulse_generator/threshold2__702_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.478    pulse_generator/threshold2__702_carry_i_10_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.592 r  pulse_generator/threshold2__702_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.592    pulse_generator/threshold2__702_carry__0_i_6_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.863 r  pulse_generator/threshold2__702_carry_i_8/CO[0]
                         net (fo=13, routed)          0.691    50.553    pulse_generator/clk_counter1_carry__1_i_35_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.373    50.926 r  pulse_generator/threshold2__702_carry_i_14/O
                         net (fo=1, routed)           0.000    50.926    pulse_generator/threshold2__702_carry_i_14_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.459 r  pulse_generator/threshold2__702_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.459    pulse_generator/threshold2__702_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.576 r  pulse_generator/threshold2__702_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.576    pulse_generator/threshold2__702_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.830 r  pulse_generator/threshold2__702_carry_i_1/CO[0]
                         net (fo=13, routed)          0.364    52.195    pulse_generator/clk_counter1_carry__1_i_35_0[0]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.367    52.562 r  pulse_generator/threshold2__702_carry_i_3/O
                         net (fo=1, routed)           0.577    53.139    pulse_generator/threshold2__702_carry_i_3_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    53.772 r  pulse_generator/threshold2__702_carry/CO[3]
                         net (fo=1, routed)           0.000    53.772    pulse_generator/threshold2__702_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.886 r  pulse_generator/threshold2__702_carry__0/CO[3]
                         net (fo=2, routed)           0.806    54.692    pulse_generator/threshold2[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.272 r  pulse_generator/clk_counter1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.272    pulse_generator/clk_counter1_carry_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.386 r  pulse_generator/clk_counter1_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.386    pulse_generator/clk_counter1_carry_i_13_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.500 r  pulse_generator/clk_counter1_carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.500    pulse_generator/clk_counter1_carry__0_i_19_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  pulse_generator/clk_counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.614    pulse_generator/clk_counter1_carry__0_i_10_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.836 r  pulse_generator/clk_counter1_carry__1_i_18/O[0]
                         net (fo=1, routed)           0.425    56.261    pulse_generator/clk_counter1_carry__1_i_18_n_7
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.299    56.560 r  pulse_generator/clk_counter1_carry__1_i_16/O
                         net (fo=2, routed)           0.812    57.373    pulse_generator/threshold[16]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.124    57.497 r  pulse_generator/clk_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    57.497    pulse_generator/clk_counter1_carry__1_i_8_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.010 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.010    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.167 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304    58.470    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332    58.802 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.538    59.340    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  pulse_generator/clk_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.502    14.843    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  pulse_generator/clk_counter_reg[21]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    pulse_generator/clk_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -59.340    
  -------------------------------------------------------------------
                         slack                                -44.687    

Slack (VIOLATED) :        -44.687ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.181ns  (logic 33.460ns (61.756%)  route 20.721ns (38.244%))
  Logic Levels:           100  (CARRY4=78 LUT3=1 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.638     5.159    pulse_generator/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pulse_generator/sec_elapsed_reg[1]_replica/Q
                         net (fo=22, routed)          0.879     6.494    pulse_generator/sec_elapsed_reg[1]_repN
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  pulse_generator/threshold2__6_carry_i_8/O
                         net (fo=1, routed)           0.000     6.618    pulse_generator/threshold2__6_carry_i_8_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  pulse_generator/threshold2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    pulse_generator/threshold2__6_carry_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  pulse_generator/threshold2__6_carry__0/CO[3]
                         net (fo=12, routed)          1.078     8.360    pulse_generator/threshold2[25]
    SLICE_X0Y0           LUT6 (Prop_lut6_I4_O)        0.124     8.484 r  pulse_generator/clk_counter1_carry__1_i_82/O
                         net (fo=1, routed)           0.000     8.484    pulse_generator/clk_counter1_carry__1_i_82_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.885 r  pulse_generator/clk_counter1_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.885    pulse_generator/clk_counter1_carry__1_i_48_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  pulse_generator/clk_counter1_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.999    pulse_generator/clk_counter1_carry__1_i_34_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  pulse_generator/clk_counter1_carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.761    10.031    pulse_generator/clk_counter1_carry__1_i_35_0[22]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.860 r  pulse_generator/clk_counter1_carry__1_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.860    pulse_generator/clk_counter1_carry__1_i_53_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  pulse_generator/clk_counter1_carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.974    pulse_generator/clk_counter1_carry__1_i_36_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.245 r  pulse_generator/clk_counter1_carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.693    11.938    pulse_generator/clk_counter1_carry__1_i_35_0[21]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.782 r  pulse_generator/clk_counter1_carry__1_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.782    pulse_generator/clk_counter1_carry__1_i_58_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  pulse_generator/clk_counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.899    pulse_generator/clk_counter1_carry__1_i_38_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.153 r  pulse_generator/clk_counter1_carry__1_i_21/CO[0]
                         net (fo=12, routed)          0.543    13.696    pulse_generator/clk_counter1_carry__1_i_35_0[20]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    14.519 r  pulse_generator/clk_counter1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.519    pulse_generator/clk_counter1_carry__1_i_63_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.633 r  pulse_generator/clk_counter1_carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    14.633    pulse_generator/clk_counter1_carry__1_i_40_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.904 r  pulse_generator/clk_counter1_carry__1_i_22/CO[0]
                         net (fo=12, routed)          0.506    15.411    pulse_generator/clk_counter1_carry__1_i_35_0[19]
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.373    15.784 r  pulse_generator/clk_counter1_carry__1_i_96/O
                         net (fo=1, routed)           0.000    15.784    pulse_generator/clk_counter1_carry__1_i_96_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.334 r  pulse_generator/clk_counter1_carry__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.334    pulse_generator/clk_counter1_carry__1_i_68_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.448 r  pulse_generator/clk_counter1_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.448    pulse_generator/clk_counter1_carry__1_i_42_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.719 r  pulse_generator/clk_counter1_carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.666    17.385    pulse_generator/clk_counter1_carry__1_i_35_0[18]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.373    17.758 r  pulse_generator/clk_counter1_carry__1_i_100/O
                         net (fo=1, routed)           0.000    17.758    pulse_generator/clk_counter1_carry__1_i_100_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.308 r  pulse_generator/clk_counter1_carry__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    18.308    pulse_generator/clk_counter1_carry__1_i_73_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  pulse_generator/clk_counter1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.422    pulse_generator/clk_counter1_carry__1_i_44_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.693 r  pulse_generator/clk_counter1_carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.750    19.443    pulse_generator/clk_counter1_carry__1_i_35_0[17]
    SLICE_X5Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    20.272 r  pulse_generator/clk_counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    20.272    pulse_generator/clk_counter1_carry__0_i_94_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  pulse_generator/clk_counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.386    pulse_generator/clk_counter1_carry__1_i_46_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.657 r  pulse_generator/clk_counter1_carry__1_i_29/CO[0]
                         net (fo=13, routed)          0.666    21.323    pulse_generator/clk_counter1_carry__1_i_35_0[16]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.373    21.696 r  pulse_generator/clk_counter1_carry__0_i_102/O
                         net (fo=1, routed)           0.000    21.696    pulse_generator/clk_counter1_carry__0_i_102_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.246 r  pulse_generator/clk_counter1_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.246    pulse_generator/clk_counter1_carry__0_i_56_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.360 r  pulse_generator/clk_counter1_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.360    pulse_generator/clk_counter1_carry__0_i_55_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.631 r  pulse_generator/clk_counter1_carry__0_i_39/CO[0]
                         net (fo=12, routed)          0.564    23.195    pulse_generator/clk_counter1_carry__1_i_35_0[15]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    24.024 r  pulse_generator/clk_counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.024    pulse_generator/clk_counter1_carry__0_i_54_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  pulse_generator/clk_counter1_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.138    pulse_generator/clk_counter1_carry__0_i_38_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.409 r  pulse_generator/clk_counter1_carry__0_i_20/CO[0]
                         net (fo=12, routed)          0.820    25.229    pulse_generator/clk_counter1_carry__1_i_35_0[14]
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.373    25.602 r  pulse_generator/clk_counter1_carry__0_i_104/O
                         net (fo=1, routed)           0.000    25.602    pulse_generator/clk_counter1_carry__0_i_104_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.982 r  pulse_generator/clk_counter1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.982    pulse_generator/clk_counter1_carry__0_i_62_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.099 r  pulse_generator/clk_counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.099    pulse_generator/clk_counter1_carry__0_i_41_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.353 r  pulse_generator/clk_counter1_carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.672    27.025    pulse_generator/clk_counter1_carry__1_i_35_0[13]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.367    27.392 r  pulse_generator/clk_counter1_carry__0_i_71/O
                         net (fo=1, routed)           0.000    27.392    pulse_generator/clk_counter1_carry__0_i_71_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.924 r  pulse_generator/clk_counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.924    pulse_generator/clk_counter1_carry__0_i_43_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.195 r  pulse_generator/clk_counter1_carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.672    28.866    pulse_generator/clk_counter1_carry__1_i_35_0[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.373    29.239 r  pulse_generator/clk_counter1_carry__0_i_75/O
                         net (fo=1, routed)           0.000    29.239    pulse_generator/clk_counter1_carry__0_i_75_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.789 r  pulse_generator/clk_counter1_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.789    pulse_generator/clk_counter1_carry__0_i_45_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.060 r  pulse_generator/clk_counter1_carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.378    30.438    pulse_generator/clk_counter1_carry__1_i_35_0[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.373    30.811 r  pulse_generator/clk_counter1_carry__0_i_112/O
                         net (fo=1, routed)           0.332    31.143    pulse_generator/clk_counter1_carry__0_i_112_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.650 r  pulse_generator/clk_counter1_carry__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    31.650    pulse_generator/clk_counter1_carry__0_i_77_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.764 r  pulse_generator/clk_counter1_carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.764    pulse_generator/clk_counter1_carry__0_i_48_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.035 r  pulse_generator/clk_counter1_carry__0_i_31/CO[0]
                         net (fo=13, routed)          0.678    32.713    pulse_generator/clk_counter1_carry__1_i_35_0[10]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.373    33.086 r  pulse_generator/clk_counter1_carry__0_i_119/O
                         net (fo=1, routed)           0.000    33.086    pulse_generator/clk_counter1_carry__0_i_119_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.619 r  pulse_generator/clk_counter1_carry__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    33.619    pulse_generator/clk_counter1_carry__0_i_82_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.736 r  pulse_generator/clk_counter1_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.736    pulse_generator/clk_counter1_carry__0_i_50_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.990 r  pulse_generator/clk_counter1_carry__0_i_32/CO[0]
                         net (fo=13, routed)          0.693    34.684    pulse_generator/clk_counter1_carry__1_i_35_0[9]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.367    35.051 r  pulse_generator/clk_counter1_carry_i_78/O
                         net (fo=1, routed)           0.000    35.051    pulse_generator/clk_counter1_carry_i_78_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.601 r  pulse_generator/clk_counter1_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.601    pulse_generator/clk_counter1_carry_i_62_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.715 r  pulse_generator/clk_counter1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.715    pulse_generator/clk_counter1_carry__0_i_52_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.986 r  pulse_generator/clk_counter1_carry__0_i_33/CO[0]
                         net (fo=13, routed)          0.817    36.803    pulse_generator/clk_counter1_carry__1_i_35_0[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.373    37.176 r  pulse_generator/clk_counter1_carry_i_70/O
                         net (fo=1, routed)           0.000    37.176    pulse_generator/clk_counter1_carry_i_70_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.726 r  pulse_generator/clk_counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.726    pulse_generator/clk_counter1_carry_i_44_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  pulse_generator/clk_counter1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.840    pulse_generator/clk_counter1_carry_i_43_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.111 r  pulse_generator/clk_counter1_carry_i_35/CO[0]
                         net (fo=12, routed)          0.619    38.730    pulse_generator/clk_counter1_carry__1_i_35_0[7]
    SLICE_X4Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.559 r  pulse_generator/clk_counter1_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.559    pulse_generator/clk_counter1_carry_i_42_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  pulse_generator/clk_counter1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.673    pulse_generator/clk_counter1_carry_i_34_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.944 r  pulse_generator/clk_counter1_carry_i_23/CO[0]
                         net (fo=13, routed)          0.694    40.638    pulse_generator/clk_counter1_carry__1_i_35_0[6]
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.373    41.011 r  pulse_generator/clk_counter1_carry_i_74/O
                         net (fo=1, routed)           0.000    41.011    pulse_generator/clk_counter1_carry_i_74_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.544 r  pulse_generator/clk_counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.544    pulse_generator/clk_counter1_carry_i_50_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.661 r  pulse_generator/clk_counter1_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.661    pulse_generator/clk_counter1_carry_i_37_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.915 r  pulse_generator/clk_counter1_carry_i_24/CO[0]
                         net (fo=13, routed)          0.789    42.704    pulse_generator/clk_counter1_carry__1_i_35_0[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.367    43.071 r  pulse_generator/threshold2__702_carry_i_36/O
                         net (fo=1, routed)           0.000    43.071    pulse_generator/threshold2__702_carry_i_36_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.621 r  pulse_generator/threshold2__702_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.621    pulse_generator/threshold2__702_carry_i_28_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.735 r  pulse_generator/clk_counter1_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.735    pulse_generator/clk_counter1_carry_i_39_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.006 r  pulse_generator/clk_counter1_carry_i_25/CO[0]
                         net (fo=13, routed)          0.479    44.485    pulse_generator/clk_counter1_carry__1_i_35_0[4]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.373    44.858 r  pulse_generator/threshold2__702_carry_i_32/O
                         net (fo=1, routed)           0.000    44.858    pulse_generator/threshold2__702_carry_i_32_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.408 r  pulse_generator/threshold2__702_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.408    pulse_generator/threshold2__702_carry_i_23_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  pulse_generator/threshold2__702_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.522    pulse_generator/threshold2__702_carry__0_i_16_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.793 r  pulse_generator/clk_counter1_carry_i_26/CO[0]
                         net (fo=13, routed)          0.631    46.424    pulse_generator/clk_counter1_carry__1_i_35_0[3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.373    46.797 r  pulse_generator/threshold2__702_carry_i_27/O
                         net (fo=1, routed)           0.000    46.797    pulse_generator/threshold2__702_carry_i_27_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.347 r  pulse_generator/threshold2__702_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.347    pulse_generator/threshold2__702_carry_i_17_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.461 r  pulse_generator/threshold2__702_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.461    pulse_generator/threshold2__702_carry__0_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.732 r  pulse_generator/threshold2__702_carry_i_15/CO[0]
                         net (fo=13, routed)          0.822    48.555    pulse_generator/clk_counter1_carry__1_i_35_0[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.373    48.928 r  pulse_generator/threshold2__702_carry_i_21/O
                         net (fo=1, routed)           0.000    48.928    pulse_generator/threshold2__702_carry_i_21_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.478 r  pulse_generator/threshold2__702_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.478    pulse_generator/threshold2__702_carry_i_10_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.592 r  pulse_generator/threshold2__702_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.592    pulse_generator/threshold2__702_carry__0_i_6_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.863 r  pulse_generator/threshold2__702_carry_i_8/CO[0]
                         net (fo=13, routed)          0.691    50.553    pulse_generator/clk_counter1_carry__1_i_35_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.373    50.926 r  pulse_generator/threshold2__702_carry_i_14/O
                         net (fo=1, routed)           0.000    50.926    pulse_generator/threshold2__702_carry_i_14_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.459 r  pulse_generator/threshold2__702_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.459    pulse_generator/threshold2__702_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.576 r  pulse_generator/threshold2__702_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.576    pulse_generator/threshold2__702_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.830 r  pulse_generator/threshold2__702_carry_i_1/CO[0]
                         net (fo=13, routed)          0.364    52.195    pulse_generator/clk_counter1_carry__1_i_35_0[0]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.367    52.562 r  pulse_generator/threshold2__702_carry_i_3/O
                         net (fo=1, routed)           0.577    53.139    pulse_generator/threshold2__702_carry_i_3_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    53.772 r  pulse_generator/threshold2__702_carry/CO[3]
                         net (fo=1, routed)           0.000    53.772    pulse_generator/threshold2__702_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.886 r  pulse_generator/threshold2__702_carry__0/CO[3]
                         net (fo=2, routed)           0.806    54.692    pulse_generator/threshold2[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.272 r  pulse_generator/clk_counter1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.272    pulse_generator/clk_counter1_carry_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.386 r  pulse_generator/clk_counter1_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.386    pulse_generator/clk_counter1_carry_i_13_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.500 r  pulse_generator/clk_counter1_carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.500    pulse_generator/clk_counter1_carry__0_i_19_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  pulse_generator/clk_counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.614    pulse_generator/clk_counter1_carry__0_i_10_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.836 r  pulse_generator/clk_counter1_carry__1_i_18/O[0]
                         net (fo=1, routed)           0.425    56.261    pulse_generator/clk_counter1_carry__1_i_18_n_7
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.299    56.560 r  pulse_generator/clk_counter1_carry__1_i_16/O
                         net (fo=2, routed)           0.812    57.373    pulse_generator/threshold[16]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.124    57.497 r  pulse_generator/clk_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    57.497    pulse_generator/clk_counter1_carry__1_i_8_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.010 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.010    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.167 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304    58.470    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332    58.802 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.538    59.340    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  pulse_generator/clk_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.502    14.843    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  pulse_generator/clk_counter_reg[22]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    pulse_generator/clk_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -59.340    
  -------------------------------------------------------------------
                         slack                                -44.687    

Slack (VIOLATED) :        -44.687ns  (required time - arrival time)
  Source:                 pulse_generator/sec_elapsed_reg[1]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        54.181ns  (logic 33.460ns (61.756%)  route 20.721ns (38.244%))
  Logic Levels:           100  (CARRY4=78 LUT3=1 LUT4=1 LUT5=14 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.638     5.159    pulse_generator/clk_IBUF_BUFG
    SLICE_X3Y3           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  pulse_generator/sec_elapsed_reg[1]_replica/Q
                         net (fo=22, routed)          0.879     6.494    pulse_generator/sec_elapsed_reg[1]_repN
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.124     6.618 r  pulse_generator/threshold2__6_carry_i_8/O
                         net (fo=1, routed)           0.000     6.618    pulse_generator/threshold2__6_carry_i_8_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.168 r  pulse_generator/threshold2__6_carry/CO[3]
                         net (fo=1, routed)           0.000     7.168    pulse_generator/threshold2__6_carry_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.282 r  pulse_generator/threshold2__6_carry__0/CO[3]
                         net (fo=12, routed)          1.078     8.360    pulse_generator/threshold2[25]
    SLICE_X0Y0           LUT6 (Prop_lut6_I4_O)        0.124     8.484 r  pulse_generator/clk_counter1_carry__1_i_82/O
                         net (fo=1, routed)           0.000     8.484    pulse_generator/clk_counter1_carry__1_i_82_n_0
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.885 r  pulse_generator/clk_counter1_carry__1_i_48/CO[3]
                         net (fo=1, routed)           0.000     8.885    pulse_generator/clk_counter1_carry__1_i_48_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  pulse_generator/clk_counter1_carry__1_i_34/CO[3]
                         net (fo=1, routed)           0.000     8.999    pulse_generator/clk_counter1_carry__1_i_34_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.270 r  pulse_generator/clk_counter1_carry__1_i_19/CO[0]
                         net (fo=12, routed)          0.761    10.031    pulse_generator/clk_counter1_carry__1_i_35_0[22]
    SLICE_X1Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.860 r  pulse_generator/clk_counter1_carry__1_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.860    pulse_generator/clk_counter1_carry__1_i_53_n_0
    SLICE_X1Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  pulse_generator/clk_counter1_carry__1_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.974    pulse_generator/clk_counter1_carry__1_i_36_n_0
    SLICE_X1Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.245 r  pulse_generator/clk_counter1_carry__1_i_20/CO[0]
                         net (fo=12, routed)          0.693    11.938    pulse_generator/clk_counter1_carry__1_i_35_0[21]
    SLICE_X2Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    12.782 r  pulse_generator/clk_counter1_carry__1_i_58/CO[3]
                         net (fo=1, routed)           0.000    12.782    pulse_generator/clk_counter1_carry__1_i_58_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.899 r  pulse_generator/clk_counter1_carry__1_i_38/CO[3]
                         net (fo=1, routed)           0.000    12.899    pulse_generator/clk_counter1_carry__1_i_38_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.153 r  pulse_generator/clk_counter1_carry__1_i_21/CO[0]
                         net (fo=12, routed)          0.543    13.696    pulse_generator/clk_counter1_carry__1_i_35_0[20]
    SLICE_X3Y0           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    14.519 r  pulse_generator/clk_counter1_carry__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.519    pulse_generator/clk_counter1_carry__1_i_63_n_0
    SLICE_X3Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.633 r  pulse_generator/clk_counter1_carry__1_i_40/CO[3]
                         net (fo=1, routed)           0.000    14.633    pulse_generator/clk_counter1_carry__1_i_40_n_0
    SLICE_X3Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.904 r  pulse_generator/clk_counter1_carry__1_i_22/CO[0]
                         net (fo=12, routed)          0.506    15.411    pulse_generator/clk_counter1_carry__1_i_35_0[19]
    SLICE_X4Y0           LUT5 (Prop_lut5_I4_O)        0.373    15.784 r  pulse_generator/clk_counter1_carry__1_i_96/O
                         net (fo=1, routed)           0.000    15.784    pulse_generator/clk_counter1_carry__1_i_96_n_0
    SLICE_X4Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.334 r  pulse_generator/clk_counter1_carry__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    16.334    pulse_generator/clk_counter1_carry__1_i_68_n_0
    SLICE_X4Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.448 r  pulse_generator/clk_counter1_carry__1_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.448    pulse_generator/clk_counter1_carry__1_i_42_n_0
    SLICE_X4Y2           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.719 r  pulse_generator/clk_counter1_carry__1_i_27/CO[0]
                         net (fo=13, routed)          0.666    17.385    pulse_generator/clk_counter1_carry__1_i_35_0[18]
    SLICE_X4Y3           LUT5 (Prop_lut5_I4_O)        0.373    17.758 r  pulse_generator/clk_counter1_carry__1_i_100/O
                         net (fo=1, routed)           0.000    17.758    pulse_generator/clk_counter1_carry__1_i_100_n_0
    SLICE_X4Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.308 r  pulse_generator/clk_counter1_carry__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    18.308    pulse_generator/clk_counter1_carry__1_i_73_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.422 r  pulse_generator/clk_counter1_carry__1_i_44/CO[3]
                         net (fo=1, routed)           0.000    18.422    pulse_generator/clk_counter1_carry__1_i_44_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.693 r  pulse_generator/clk_counter1_carry__1_i_28/CO[0]
                         net (fo=12, routed)          0.750    19.443    pulse_generator/clk_counter1_carry__1_i_35_0[17]
    SLICE_X5Y2           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    20.272 r  pulse_generator/clk_counter1_carry__0_i_94/CO[3]
                         net (fo=1, routed)           0.000    20.272    pulse_generator/clk_counter1_carry__0_i_94_n_0
    SLICE_X5Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.386 r  pulse_generator/clk_counter1_carry__1_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.386    pulse_generator/clk_counter1_carry__1_i_46_n_0
    SLICE_X5Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    20.657 r  pulse_generator/clk_counter1_carry__1_i_29/CO[0]
                         net (fo=13, routed)          0.666    21.323    pulse_generator/clk_counter1_carry__1_i_35_0[16]
    SLICE_X7Y2           LUT5 (Prop_lut5_I4_O)        0.373    21.696 r  pulse_generator/clk_counter1_carry__0_i_102/O
                         net (fo=1, routed)           0.000    21.696    pulse_generator/clk_counter1_carry__0_i_102_n_0
    SLICE_X7Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.246 r  pulse_generator/clk_counter1_carry__0_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.246    pulse_generator/clk_counter1_carry__0_i_56_n_0
    SLICE_X7Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.360 r  pulse_generator/clk_counter1_carry__0_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.360    pulse_generator/clk_counter1_carry__0_i_55_n_0
    SLICE_X7Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.631 r  pulse_generator/clk_counter1_carry__0_i_39/CO[0]
                         net (fo=12, routed)          0.564    23.195    pulse_generator/clk_counter1_carry__1_i_35_0[15]
    SLICE_X7Y5           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    24.024 r  pulse_generator/clk_counter1_carry__0_i_54/CO[3]
                         net (fo=1, routed)           0.000    24.024    pulse_generator/clk_counter1_carry__0_i_54_n_0
    SLICE_X7Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.138 r  pulse_generator/clk_counter1_carry__0_i_38/CO[3]
                         net (fo=1, routed)           0.000    24.138    pulse_generator/clk_counter1_carry__0_i_38_n_0
    SLICE_X7Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.409 r  pulse_generator/clk_counter1_carry__0_i_20/CO[0]
                         net (fo=12, routed)          0.820    25.229    pulse_generator/clk_counter1_carry__1_i_35_0[14]
    SLICE_X6Y4           LUT6 (Prop_lut6_I4_O)        0.373    25.602 r  pulse_generator/clk_counter1_carry__0_i_104/O
                         net (fo=1, routed)           0.000    25.602    pulse_generator/clk_counter1_carry__0_i_104_n_0
    SLICE_X6Y4           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    25.982 r  pulse_generator/clk_counter1_carry__0_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.982    pulse_generator/clk_counter1_carry__0_i_62_n_0
    SLICE_X6Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.099 r  pulse_generator/clk_counter1_carry__0_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.099    pulse_generator/clk_counter1_carry__0_i_41_n_0
    SLICE_X6Y6           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.353 r  pulse_generator/clk_counter1_carry__0_i_21/CO[0]
                         net (fo=12, routed)          0.672    27.025    pulse_generator/clk_counter1_carry__1_i_35_0[13]
    SLICE_X5Y6           LUT6 (Prop_lut6_I4_O)        0.367    27.392 r  pulse_generator/clk_counter1_carry__0_i_71/O
                         net (fo=1, routed)           0.000    27.392    pulse_generator/clk_counter1_carry__0_i_71_n_0
    SLICE_X5Y6           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.924 r  pulse_generator/clk_counter1_carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    27.924    pulse_generator/clk_counter1_carry__0_i_43_n_0
    SLICE_X5Y7           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    28.195 r  pulse_generator/clk_counter1_carry__0_i_22/CO[0]
                         net (fo=12, routed)          0.672    28.866    pulse_generator/clk_counter1_carry__1_i_35_0[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I4_O)        0.373    29.239 r  pulse_generator/clk_counter1_carry__0_i_75/O
                         net (fo=1, routed)           0.000    29.239    pulse_generator/clk_counter1_carry__0_i_75_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.789 r  pulse_generator/clk_counter1_carry__0_i_45/CO[3]
                         net (fo=1, routed)           0.000    29.789    pulse_generator/clk_counter1_carry__0_i_45_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.060 r  pulse_generator/clk_counter1_carry__0_i_23/CO[0]
                         net (fo=13, routed)          0.378    30.438    pulse_generator/clk_counter1_carry__1_i_35_0[11]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.373    30.811 r  pulse_generator/clk_counter1_carry__0_i_112/O
                         net (fo=1, routed)           0.332    31.143    pulse_generator/clk_counter1_carry__0_i_112_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.650 r  pulse_generator/clk_counter1_carry__0_i_77/CO[3]
                         net (fo=1, routed)           0.000    31.650    pulse_generator/clk_counter1_carry__0_i_77_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.764 r  pulse_generator/clk_counter1_carry__0_i_48/CO[3]
                         net (fo=1, routed)           0.000    31.764    pulse_generator/clk_counter1_carry__0_i_48_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    32.035 r  pulse_generator/clk_counter1_carry__0_i_31/CO[0]
                         net (fo=13, routed)          0.678    32.713    pulse_generator/clk_counter1_carry__1_i_35_0[10]
    SLICE_X6Y8           LUT5 (Prop_lut5_I4_O)        0.373    33.086 r  pulse_generator/clk_counter1_carry__0_i_119/O
                         net (fo=1, routed)           0.000    33.086    pulse_generator/clk_counter1_carry__0_i_119_n_0
    SLICE_X6Y8           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.619 r  pulse_generator/clk_counter1_carry__0_i_82/CO[3]
                         net (fo=1, routed)           0.000    33.619    pulse_generator/clk_counter1_carry__0_i_82_n_0
    SLICE_X6Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.736 r  pulse_generator/clk_counter1_carry__0_i_50/CO[3]
                         net (fo=1, routed)           0.000    33.736    pulse_generator/clk_counter1_carry__0_i_50_n_0
    SLICE_X6Y10          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    33.990 r  pulse_generator/clk_counter1_carry__0_i_32/CO[0]
                         net (fo=13, routed)          0.693    34.684    pulse_generator/clk_counter1_carry__1_i_35_0[9]
    SLICE_X5Y9           LUT5 (Prop_lut5_I4_O)        0.367    35.051 r  pulse_generator/clk_counter1_carry_i_78/O
                         net (fo=1, routed)           0.000    35.051    pulse_generator/clk_counter1_carry_i_78_n_0
    SLICE_X5Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.601 r  pulse_generator/clk_counter1_carry_i_62/CO[3]
                         net (fo=1, routed)           0.000    35.601    pulse_generator/clk_counter1_carry_i_62_n_0
    SLICE_X5Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.715 r  pulse_generator/clk_counter1_carry__0_i_52/CO[3]
                         net (fo=1, routed)           0.000    35.715    pulse_generator/clk_counter1_carry__0_i_52_n_0
    SLICE_X5Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.986 r  pulse_generator/clk_counter1_carry__0_i_33/CO[0]
                         net (fo=13, routed)          0.817    36.803    pulse_generator/clk_counter1_carry__1_i_35_0[8]
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.373    37.176 r  pulse_generator/clk_counter1_carry_i_70/O
                         net (fo=1, routed)           0.000    37.176    pulse_generator/clk_counter1_carry_i_70_n_0
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.726 r  pulse_generator/clk_counter1_carry_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.726    pulse_generator/clk_counter1_carry_i_44_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.840 r  pulse_generator/clk_counter1_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.840    pulse_generator/clk_counter1_carry_i_43_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.111 r  pulse_generator/clk_counter1_carry_i_35/CO[0]
                         net (fo=12, routed)          0.619    38.730    pulse_generator/clk_counter1_carry__1_i_35_0[7]
    SLICE_X4Y10          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    39.559 r  pulse_generator/clk_counter1_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000    39.559    pulse_generator/clk_counter1_carry_i_42_n_0
    SLICE_X4Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.673 r  pulse_generator/clk_counter1_carry_i_34/CO[3]
                         net (fo=1, routed)           0.000    39.673    pulse_generator/clk_counter1_carry_i_34_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    39.944 r  pulse_generator/clk_counter1_carry_i_23/CO[0]
                         net (fo=13, routed)          0.694    40.638    pulse_generator/clk_counter1_carry__1_i_35_0[6]
    SLICE_X6Y11          LUT5 (Prop_lut5_I4_O)        0.373    41.011 r  pulse_generator/clk_counter1_carry_i_74/O
                         net (fo=1, routed)           0.000    41.011    pulse_generator/clk_counter1_carry_i_74_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.544 r  pulse_generator/clk_counter1_carry_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.544    pulse_generator/clk_counter1_carry_i_50_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.661 r  pulse_generator/clk_counter1_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    41.661    pulse_generator/clk_counter1_carry_i_37_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    41.915 r  pulse_generator/clk_counter1_carry_i_24/CO[0]
                         net (fo=13, routed)          0.789    42.704    pulse_generator/clk_counter1_carry__1_i_35_0[5]
    SLICE_X5Y12          LUT5 (Prop_lut5_I4_O)        0.367    43.071 r  pulse_generator/threshold2__702_carry_i_36/O
                         net (fo=1, routed)           0.000    43.071    pulse_generator/threshold2__702_carry_i_36_n_0
    SLICE_X5Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.621 r  pulse_generator/threshold2__702_carry_i_28/CO[3]
                         net (fo=1, routed)           0.000    43.621    pulse_generator/threshold2__702_carry_i_28_n_0
    SLICE_X5Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.735 r  pulse_generator/clk_counter1_carry_i_39/CO[3]
                         net (fo=1, routed)           0.000    43.735    pulse_generator/clk_counter1_carry_i_39_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.006 r  pulse_generator/clk_counter1_carry_i_25/CO[0]
                         net (fo=13, routed)          0.479    44.485    pulse_generator/clk_counter1_carry__1_i_35_0[4]
    SLICE_X4Y14          LUT5 (Prop_lut5_I4_O)        0.373    44.858 r  pulse_generator/threshold2__702_carry_i_32/O
                         net (fo=1, routed)           0.000    44.858    pulse_generator/threshold2__702_carry_i_32_n_0
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.408 r  pulse_generator/threshold2__702_carry_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.408    pulse_generator/threshold2__702_carry_i_23_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.522 r  pulse_generator/threshold2__702_carry__0_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.522    pulse_generator/threshold2__702_carry__0_i_16_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.793 r  pulse_generator/clk_counter1_carry_i_26/CO[0]
                         net (fo=13, routed)          0.631    46.424    pulse_generator/clk_counter1_carry__1_i_35_0[3]
    SLICE_X5Y15          LUT5 (Prop_lut5_I4_O)        0.373    46.797 r  pulse_generator/threshold2__702_carry_i_27/O
                         net (fo=1, routed)           0.000    46.797    pulse_generator/threshold2__702_carry_i_27_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.347 r  pulse_generator/threshold2__702_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    47.347    pulse_generator/threshold2__702_carry_i_17_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.461 r  pulse_generator/threshold2__702_carry__0_i_11/CO[3]
                         net (fo=1, routed)           0.000    47.461    pulse_generator/threshold2__702_carry__0_i_11_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    47.732 r  pulse_generator/threshold2__702_carry_i_15/CO[0]
                         net (fo=13, routed)          0.822    48.555    pulse_generator/clk_counter1_carry__1_i_35_0[2]
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.373    48.928 r  pulse_generator/threshold2__702_carry_i_21/O
                         net (fo=1, routed)           0.000    48.928    pulse_generator/threshold2__702_carry_i_21_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.478 r  pulse_generator/threshold2__702_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.478    pulse_generator/threshold2__702_carry_i_10_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.592 r  pulse_generator/threshold2__702_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.592    pulse_generator/threshold2__702_carry__0_i_6_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.863 r  pulse_generator/threshold2__702_carry_i_8/CO[0]
                         net (fo=13, routed)          0.691    50.553    pulse_generator/clk_counter1_carry__1_i_35_0[1]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.373    50.926 r  pulse_generator/threshold2__702_carry_i_14/O
                         net (fo=1, routed)           0.000    50.926    pulse_generator/threshold2__702_carry_i_14_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.459 r  pulse_generator/threshold2__702_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.459    pulse_generator/threshold2__702_carry_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.576 r  pulse_generator/threshold2__702_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.576    pulse_generator/threshold2__702_carry__0_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    51.830 r  pulse_generator/threshold2__702_carry_i_1/CO[0]
                         net (fo=13, routed)          0.364    52.195    pulse_generator/clk_counter1_carry__1_i_35_0[0]
    SLICE_X7Y18          LUT5 (Prop_lut5_I4_O)        0.367    52.562 r  pulse_generator/threshold2__702_carry_i_3/O
                         net (fo=1, routed)           0.577    53.139    pulse_generator/threshold2__702_carry_i_3_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633    53.772 r  pulse_generator/threshold2__702_carry/CO[3]
                         net (fo=1, routed)           0.000    53.772    pulse_generator/threshold2__702_carry_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.886 r  pulse_generator/threshold2__702_carry__0/CO[3]
                         net (fo=2, routed)           0.806    54.692    pulse_generator/threshold2[1]
    SLICE_X3Y18          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    55.272 r  pulse_generator/clk_counter1_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.272    pulse_generator/clk_counter1_carry_i_16_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.386 r  pulse_generator/clk_counter1_carry_i_13/CO[3]
                         net (fo=1, routed)           0.000    55.386    pulse_generator/clk_counter1_carry_i_13_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.500 r  pulse_generator/clk_counter1_carry__0_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.500    pulse_generator/clk_counter1_carry__0_i_19_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.614 r  pulse_generator/clk_counter1_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000    55.614    pulse_generator/clk_counter1_carry__0_i_10_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    55.836 r  pulse_generator/clk_counter1_carry__1_i_18/O[0]
                         net (fo=1, routed)           0.425    56.261    pulse_generator/clk_counter1_carry__1_i_18_n_7
    SLICE_X4Y22          LUT6 (Prop_lut6_I1_O)        0.299    56.560 r  pulse_generator/clk_counter1_carry__1_i_16/O
                         net (fo=2, routed)           0.812    57.373    pulse_generator/threshold[16]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.124    57.497 r  pulse_generator/clk_counter1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    57.497    pulse_generator/clk_counter1_carry__1_i_8_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    58.010 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    58.010    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.167 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304    58.470    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332    58.802 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.538    59.340    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y24          FDRE                                         r  pulse_generator/clk_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.502    14.843    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  pulse_generator/clk_counter_reg[23]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.429    14.653    pulse_generator/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -59.340    
  -------------------------------------------------------------------
                         slack                                -44.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 pulse_generator/sec_elapsed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/sec_elapsed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.469    pulse_generator/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  pulse_generator/sec_elapsed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  pulse_generator/sec_elapsed_reg[5]/Q
                         net (fo=9, routed)           0.174     1.807    pulse_generator/sec_elapsed_reg[5]
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.852 r  pulse_generator/sec_elapsed[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    pulse_generator/p_0_in[5]
    SLICE_X6Y18          FDRE                                         r  pulse_generator/sec_elapsed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.982    pulse_generator/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  pulse_generator/sec_elapsed_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.121     1.590    pulse_generator/sec_elapsed_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  pulse_generator/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  pulse_generator/clk_counter_reg[0]/Q
                         net (fo=4, routed)           0.168     1.775    pulse_generator/clk_counter[0]
    SLICE_X1Y23          LUT1 (Prop_lut1_I0_O)        0.045     1.820 r  pulse_generator/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    pulse_generator/clk_counter[0]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  pulse_generator/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  pulse_generator/clk_counter_reg[0]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.091     1.557    pulse_generator/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 pulse_generator/sec_elapsed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/sec_elapsed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.595     1.478    pulse_generator/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  pulse_generator/sec_elapsed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDRE (Prop_fdre_C_Q)         0.164     1.642 f  pulse_generator/sec_elapsed_reg[0]/Q
                         net (fo=7, routed)           0.186     1.828    pulse_generator/sec_elapsed_reg[0]
    SLICE_X2Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.873 r  pulse_generator/sec_elapsed[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    pulse_generator/sec_elapsed[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  pulse_generator/sec_elapsed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.866     1.993    pulse_generator/clk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  pulse_generator/sec_elapsed_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.120     1.598    pulse_generator/sec_elapsed_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  pulse_generator/clk_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pulse_generator/clk_counter_reg[11]/Q
                         net (fo=3, routed)           0.134     1.743    pulse_generator/clk_counter[11]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  pulse_generator/clk_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.854    pulse_generator/clk_counter0[11]
    SLICE_X0Y21          FDRE                                         r  pulse_generator/clk_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.981    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  pulse_generator/clk_counter_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    pulse_generator/clk_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.469    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  pulse_generator/clk_counter_reg[7]/Q
                         net (fo=3, routed)           0.134     1.744    pulse_generator/clk_counter[7]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  pulse_generator/clk_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.855    pulse_generator/clk_counter0[7]
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.982    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    pulse_generator/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  pulse_generator/clk_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  pulse_generator/clk_counter_reg[15]/Q
                         net (fo=3, routed)           0.134     1.743    pulse_generator/clk_counter[15]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  pulse_generator/clk_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.854    pulse_generator/clk_counter0[15]
    SLICE_X0Y22          FDRE                                         r  pulse_generator/clk_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.980    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y22          FDRE                                         r  pulse_generator/clk_counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    pulse_generator/clk_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  pulse_generator/clk_counter_reg[19]/Q
                         net (fo=3, routed)           0.134     1.741    pulse_generator/clk_counter[19]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  pulse_generator/clk_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.852    pulse_generator/clk_counter0[19]
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    pulse_generator/clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_generator/clk_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/clk_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.582     1.465    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  pulse_generator/clk_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pulse_generator/clk_counter_reg[23]/Q
                         net (fo=3, routed)           0.134     1.740    pulse_generator/clk_counter[23]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  pulse_generator/clk_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.851    pulse_generator/clk_counter0[23]
    SLICE_X0Y24          FDRE                                         r  pulse_generator/clk_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.850     1.977    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  pulse_generator/clk_counter_reg[23]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    pulse_generator/clk_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 pulse_generator/sec_elapsed_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/sec_elapsed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.469    pulse_generator/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  pulse_generator/sec_elapsed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  pulse_generator/sec_elapsed_reg[6]/Q
                         net (fo=13, routed)          0.198     1.832    pulse_generator/sec_elapsed_reg[6]
    SLICE_X6Y18          LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  pulse_generator/sec_elapsed[6]_i_1/O
                         net (fo=1, routed)           0.000     1.877    pulse_generator/p_0_in[6]
    SLICE_X6Y18          FDRE                                         r  pulse_generator/sec_elapsed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.982    pulse_generator/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  pulse_generator/sec_elapsed_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120     1.589    pulse_generator/sec_elapsed_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 pulse_generator/second_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/second_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.589     1.472    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  pulse_generator/second_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  pulse_generator/second_counter_reg[15]/Q
                         net (fo=2, routed)           0.169     1.782    pulse_generator/second_counter_reg[15]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  pulse_generator/second_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.827    pulse_generator/second_counter[12]_i_2_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  pulse_generator/second_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    pulse_generator/second_counter_reg[12]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  pulse_generator/second_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.858     1.985    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  pulse_generator/second_counter_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    pulse_generator/second_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    pulse_generator/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    pulse_generator/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    pulse_generator/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    pulse_generator/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    pulse_generator/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    pulse_generator/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    pulse_generator/clk_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y22    pulse_generator/clk_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y23    pulse_generator/clk_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    pulse_generator/clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    pulse_generator/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    pulse_generator/clk_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    pulse_generator/clk_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    pulse_generator/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y23    pulse_generator/clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    pulse_generator/clk_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    pulse_generator/clk_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y22    pulse_generator/clk_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_generator/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 4.155ns (64.046%)  route 2.332ns (35.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    pulse_generator/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  pulse_generator/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.478     5.619 r  pulse_generator/pulse_reg/Q
                         net (fo=2, routed)           2.332     7.952    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.677    11.628 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.628    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_generator/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.407ns (69.195%)  route 0.626ns (30.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    pulse_generator/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  pulse_generator/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.148     1.614 r  pulse_generator/pulse_reg/Q
                         net (fo=2, routed)           0.626     2.240    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.259     3.499 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.499    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            83 Endpoints
Min Delay            83 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.628ns  (logic 3.169ns (41.552%)  route 4.458ns (58.448%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=24, routed)          2.180     3.628    pulse_generator/sw_IBUF[3]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.152     3.780 r  pulse_generator/clk_counter1_carry__0_i_18/O
                         net (fo=2, routed)           0.681     4.462    pulse_generator/clk_counter1_carry__0_i_18_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.788 r  pulse_generator/clk_counter1_carry__0_i_15/O
                         net (fo=2, routed)           0.601     5.389    pulse_generator/threshold[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     5.513 r  pulse_generator/clk_counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.513    pulse_generator/clk_counter1_carry__0_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.026 r  pulse_generator/clk_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    pulse_generator/clk_counter1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.143    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.300 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304     6.603    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.935 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.692     7.628    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[17]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.628ns  (logic 3.169ns (41.552%)  route 4.458ns (58.448%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=24, routed)          2.180     3.628    pulse_generator/sw_IBUF[3]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.152     3.780 r  pulse_generator/clk_counter1_carry__0_i_18/O
                         net (fo=2, routed)           0.681     4.462    pulse_generator/clk_counter1_carry__0_i_18_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.788 r  pulse_generator/clk_counter1_carry__0_i_15/O
                         net (fo=2, routed)           0.601     5.389    pulse_generator/threshold[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     5.513 r  pulse_generator/clk_counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.513    pulse_generator/clk_counter1_carry__0_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.026 r  pulse_generator/clk_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    pulse_generator/clk_counter1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.143    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.300 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304     6.603    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.935 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.692     7.628    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[18]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.628ns  (logic 3.169ns (41.552%)  route 4.458ns (58.448%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=24, routed)          2.180     3.628    pulse_generator/sw_IBUF[3]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.152     3.780 r  pulse_generator/clk_counter1_carry__0_i_18/O
                         net (fo=2, routed)           0.681     4.462    pulse_generator/clk_counter1_carry__0_i_18_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.788 r  pulse_generator/clk_counter1_carry__0_i_15/O
                         net (fo=2, routed)           0.601     5.389    pulse_generator/threshold[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     5.513 r  pulse_generator/clk_counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.513    pulse_generator/clk_counter1_carry__0_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.026 r  pulse_generator/clk_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    pulse_generator/clk_counter1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.143    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.300 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304     6.603    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.935 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.692     7.628    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[19]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.628ns  (logic 3.169ns (41.552%)  route 4.458ns (58.448%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=24, routed)          2.180     3.628    pulse_generator/sw_IBUF[3]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.152     3.780 r  pulse_generator/clk_counter1_carry__0_i_18/O
                         net (fo=2, routed)           0.681     4.462    pulse_generator/clk_counter1_carry__0_i_18_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.788 r  pulse_generator/clk_counter1_carry__0_i_15/O
                         net (fo=2, routed)           0.601     5.389    pulse_generator/threshold[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     5.513 r  pulse_generator/clk_counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.513    pulse_generator/clk_counter1_carry__0_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.026 r  pulse_generator/clk_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    pulse_generator/clk_counter1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.143    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.300 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304     6.603    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.935 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.692     7.628    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  pulse_generator/clk_counter_reg[20]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.623ns  (logic 3.169ns (41.576%)  route 4.454ns (58.424%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=24, routed)          2.180     3.628    pulse_generator/sw_IBUF[3]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.152     3.780 r  pulse_generator/clk_counter1_carry__0_i_18/O
                         net (fo=2, routed)           0.681     4.462    pulse_generator/clk_counter1_carry__0_i_18_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.788 r  pulse_generator/clk_counter1_carry__0_i_15/O
                         net (fo=2, routed)           0.601     5.389    pulse_generator/threshold[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     5.513 r  pulse_generator/clk_counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.513    pulse_generator/clk_counter1_carry__0_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.026 r  pulse_generator/clk_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    pulse_generator/clk_counter1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.143    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.300 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304     6.603    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.935 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.688     7.623    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  pulse_generator/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  pulse_generator/clk_counter_reg[0]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.480ns  (logic 3.169ns (42.372%)  route 4.311ns (57.628%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=24, routed)          2.180     3.628    pulse_generator/sw_IBUF[3]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.152     3.780 r  pulse_generator/clk_counter1_carry__0_i_18/O
                         net (fo=2, routed)           0.681     4.462    pulse_generator/clk_counter1_carry__0_i_18_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.788 r  pulse_generator/clk_counter1_carry__0_i_15/O
                         net (fo=2, routed)           0.601     5.389    pulse_generator/threshold[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     5.513 r  pulse_generator/clk_counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.513    pulse_generator/clk_counter1_carry__0_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.026 r  pulse_generator/clk_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    pulse_generator/clk_counter1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.143    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.300 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304     6.603    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.935 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.545     7.480    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508     4.849    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[7]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.480ns  (logic 3.169ns (42.372%)  route 4.311ns (57.628%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=24, routed)          2.180     3.628    pulse_generator/sw_IBUF[3]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.152     3.780 r  pulse_generator/clk_counter1_carry__0_i_18/O
                         net (fo=2, routed)           0.681     4.462    pulse_generator/clk_counter1_carry__0_i_18_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.788 r  pulse_generator/clk_counter1_carry__0_i_15/O
                         net (fo=2, routed)           0.601     5.389    pulse_generator/threshold[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     5.513 r  pulse_generator/clk_counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.513    pulse_generator/clk_counter1_carry__0_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.026 r  pulse_generator/clk_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    pulse_generator/clk_counter1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.143    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.300 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304     6.603    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.935 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.545     7.480    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508     4.849    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  pulse_generator/clk_counter_reg[8]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.477ns  (logic 3.169ns (42.390%)  route 4.307ns (57.610%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=24, routed)          2.180     3.628    pulse_generator/sw_IBUF[3]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.152     3.780 r  pulse_generator/clk_counter1_carry__0_i_18/O
                         net (fo=2, routed)           0.681     4.462    pulse_generator/clk_counter1_carry__0_i_18_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.788 r  pulse_generator/clk_counter1_carry__0_i_15/O
                         net (fo=2, routed)           0.601     5.389    pulse_generator/threshold[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     5.513 r  pulse_generator/clk_counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.513    pulse_generator/clk_counter1_carry__0_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.026 r  pulse_generator/clk_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    pulse_generator/clk_counter1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.143    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.300 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304     6.603    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.935 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.541     7.477    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  pulse_generator/clk_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.507     4.848    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  pulse_generator/clk_counter_reg[10]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.477ns  (logic 3.169ns (42.390%)  route 4.307ns (57.610%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=24, routed)          2.180     3.628    pulse_generator/sw_IBUF[3]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.152     3.780 r  pulse_generator/clk_counter1_carry__0_i_18/O
                         net (fo=2, routed)           0.681     4.462    pulse_generator/clk_counter1_carry__0_i_18_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.788 r  pulse_generator/clk_counter1_carry__0_i_15/O
                         net (fo=2, routed)           0.601     5.389    pulse_generator/threshold[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     5.513 r  pulse_generator/clk_counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.513    pulse_generator/clk_counter1_carry__0_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.026 r  pulse_generator/clk_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    pulse_generator/clk_counter1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.143    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.300 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304     6.603    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.935 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.541     7.477    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  pulse_generator/clk_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.507     4.848    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  pulse_generator/clk_counter_reg[11]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            pulse_generator/clk_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.477ns  (logic 3.169ns (42.390%)  route 4.307ns (57.610%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  sw_IBUF[3]_inst/O
                         net (fo=24, routed)          2.180     3.628    pulse_generator/sw_IBUF[3]
    SLICE_X5Y21          LUT2 (Prop_lut2_I1_O)        0.152     3.780 r  pulse_generator/clk_counter1_carry__0_i_18/O
                         net (fo=2, routed)           0.681     4.462    pulse_generator/clk_counter1_carry__0_i_18_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.326     4.788 r  pulse_generator/clk_counter1_carry__0_i_15/O
                         net (fo=2, routed)           0.601     5.389    pulse_generator/threshold[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.124     5.513 r  pulse_generator/clk_counter1_carry__0_i_8/O
                         net (fo=1, routed)           0.000     5.513    pulse_generator/clk_counter1_carry__0_i_8_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.026 r  pulse_generator/clk_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.026    pulse_generator/clk_counter1_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.143 r  pulse_generator/clk_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.143    pulse_generator/clk_counter1_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.300 r  pulse_generator/clk_counter1_carry__2/CO[1]
                         net (fo=2, routed)           0.304     6.603    pulse_generator/p_1_in
    SLICE_X1Y23          LUT6 (Prop_lut6_I0_O)        0.332     6.935 r  pulse_generator/clk_counter[27]_i_1/O
                         net (fo=28, routed)          0.541     7.477    pulse_generator/clk_counter[27]_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  pulse_generator/clk_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.507     4.848    pulse_generator/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  pulse_generator/clk_counter_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pulse_generator/second_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.274ns (32.215%)  route 0.577ns (67.785%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.395     0.624    pulse_generator/sw_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.669 r  pulse_generator/second_counter[0]_i_1/O
                         net (fo=30, routed)          0.182     0.852    pulse_generator/second_counter[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  pulse_generator/second_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     1.988    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  pulse_generator/second_counter_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pulse_generator/second_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.274ns (32.215%)  route 0.577ns (67.785%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.395     0.624    pulse_generator/sw_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.669 r  pulse_generator/second_counter[0]_i_1/O
                         net (fo=30, routed)          0.182     0.852    pulse_generator/second_counter[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  pulse_generator/second_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     1.988    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  pulse_generator/second_counter_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pulse_generator/second_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.274ns (32.215%)  route 0.577ns (67.785%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.395     0.624    pulse_generator/sw_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.669 r  pulse_generator/second_counter[0]_i_1/O
                         net (fo=30, routed)          0.182     0.852    pulse_generator/second_counter[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  pulse_generator/second_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     1.988    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  pulse_generator/second_counter_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pulse_generator/second_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.852ns  (logic 0.274ns (32.215%)  route 0.577ns (67.785%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.395     0.624    pulse_generator/sw_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.669 r  pulse_generator/second_counter[0]_i_1/O
                         net (fo=30, routed)          0.182     0.852    pulse_generator/second_counter[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  pulse_generator/second_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.861     1.988    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  pulse_generator/second_counter_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pulse_generator/sec_elapsed_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.277ns (31.148%)  route 0.613ns (68.852%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.395     0.624    pulse_generator/sw_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.048     0.672 r  pulse_generator/sec_elapsed[7]_i_1/O
                         net (fo=25, routed)          0.218     0.890    pulse_generator/sec_elapsed
    SLICE_X2Y7           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     1.992    pulse_generator/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  pulse_generator/sec_elapsed_reg[1]_rep/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pulse_generator/sec_elapsed_reg[2]_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.277ns (31.148%)  route 0.613ns (68.852%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.395     0.624    pulse_generator/sw_IBUF[1]
    SLICE_X0Y14          LUT5 (Prop_lut5_I4_O)        0.048     0.672 r  pulse_generator/sec_elapsed[7]_i_1/O
                         net (fo=25, routed)          0.218     0.890    pulse_generator/sec_elapsed
    SLICE_X2Y7           FDRE                                         r  pulse_generator/sec_elapsed_reg[2]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.865     1.992    pulse_generator/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  pulse_generator/sec_elapsed_reg[2]_rep/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pulse_generator/second_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.274ns (29.620%)  route 0.652ns (70.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.395     0.624    pulse_generator/sw_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.669 r  pulse_generator/second_counter[0]_i_1/O
                         net (fo=30, routed)          0.257     0.926    pulse_generator/second_counter[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  pulse_generator/second_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.860     1.987    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  pulse_generator/second_counter_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pulse_generator/second_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.274ns (29.620%)  route 0.652ns (70.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.395     0.624    pulse_generator/sw_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.669 r  pulse_generator/second_counter[0]_i_1/O
                         net (fo=30, routed)          0.257     0.926    pulse_generator/second_counter[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  pulse_generator/second_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.860     1.987    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  pulse_generator/second_counter_reg[5]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pulse_generator/second_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.274ns (29.620%)  route 0.652ns (70.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.395     0.624    pulse_generator/sw_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.669 r  pulse_generator/second_counter[0]_i_1/O
                         net (fo=30, routed)          0.257     0.926    pulse_generator/second_counter[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  pulse_generator/second_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.860     1.987    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  pulse_generator/second_counter_reg[6]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            pulse_generator/second_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.274ns (29.620%)  route 0.652ns (70.380%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=2, routed)           0.395     0.624    pulse_generator/sw_IBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.669 r  pulse_generator/second_counter[0]_i_1/O
                         net (fo=30, routed)          0.257     0.926    pulse_generator/second_counter[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  pulse_generator/second_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.860     1.987    pulse_generator/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  pulse_generator/second_counter_reg[7]/C





