#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Aug 17 09:17:57 2016
# Process ID: 14362
# Log file: /home/david/Documents/Digitales/MIniAlu/planAhead_run_1/planAhead.log
# Journal file: /home/david/Documents/Digitales/MIniAlu/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/david/Documents/Digitales/MIniAlu/pa.fromNetlist.tcl
# create_project -name MIniAlu -dir "/home/david/Documents/Digitales/MIniAlu/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2655.074 ; gain = 13.137
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/david/Documents/Digitales/MIniAlu/MiniAlu.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/david/Documents/Digitales/MIniAlu} }
# set_property target_constrs_file "/home/david/Documents/Digitales/Proyecto 1/MiniAlu.ucf" [current_fileset -constrset]
Adding file '/home/david/Documents/Digitales/Proyecto 1/MiniAlu.ucf' to fileset 'constrs_1'
# add_files [list {/home/david/Documents/Digitales/Proyecto 1/MiniAlu.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s500efg320-4
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design MiniAlu.ngc ...
WARNING:NetListWriters:298 - No output is written to MiniAlu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus FFD2/Q<7 : 0> on block MiniAlu is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus FFD3/Q<7 : 0> on block MiniAlu is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd__AUX_Initial_1_cy<7 : 0> on block
   MiniAlu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus wInstruction<26 : 0> on block MiniAlu is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file MiniAlu.edif ...
ngc2edif: Total memory usage is 104244 kilobytes

Parsing EDIF File [./planAhead_run_1/MIniAlu.data/cache/MiniAlu_ngc_64ba4e12.edif]
Finished Parsing EDIF File [./planAhead_run_1/MIniAlu.data/cache/MiniAlu_ngc_64ba4e12.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [/home/david/Documents/Digitales/Proyecto 1/MiniAlu.ucf]
Finished Parsing UCF File [/home/david/Documents/Digitales/Proyecto 1/MiniAlu.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 051d8835
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2747.887 ; gain = 83.801
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/david/Documents/Digitales/MIniAlu/planAhead_pid14362.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Aug 17 09:21:59 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
