##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CapSense_IntClock
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (timer_clock_1(routed):R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (timer_clock_1(routed):F vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.4::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CapSense_IntClock          | Frequency: 28.34 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 32.67 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL                     | N/A                   | Target: 24.00 MHz  | 
Clock: WaveDAC8_1_DacClk          | N/A                   | Target: 0.01 MHz   | 
Clock: WaveDAC8_1_DacClk(routed)  | N/A                   | Target: 0.01 MHz   | 
Clock: timer_clock_1              | N/A                   | Target: 0.01 MHz   | 
Clock: timer_clock_1(routed)      | N/A                   | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CapSense_IntClock      CapSense_IntClock  41666.7          6386        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              CyBUS_CLK          41666.7          11061       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_1(routed)  CyBUS_CLK          41666.7          13742       N/A              N/A         N/A              N/A         41666.7          13742       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase  
-----------------  ------------  ----------------  
PWM_Output(0)_PAD  23618         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CapSense_IntClock
***********************************************
Clock: CapSense_IntClock
Frequency: 28.34 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 6386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29220
-------------------------------------   ----- 
End-of-path arrival time (ps)           29220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell5   2290   2290   6386  RISE       1
\CapSense:MeasureCH0:int\/main_0                macrocell23     2300   4590   6386  RISE       1
\CapSense:MeasureCH0:int\/q                     macrocell23     3350   7940   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1         macrocell24     3398  11338   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/q              macrocell24     3350  14688   6386  RISE       1
\CapSense:MeasureCH0:cnt_enable\/main_1         macrocell16     3242  17930   6386  RISE       1
\CapSense:MeasureCH0:cnt_enable\/q              macrocell16     3350  21280   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_2      macrocell18     2297  23576   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell18     3350  26926   6386  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell4   2294  29220   6386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 32.67 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 11061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26376
-------------------------------------   ----- 
End-of-path arrival time (ps)           26376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell38     2251   3461  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell38     3350   6811  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell36     2242   9054  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36     3350  12404  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   2242  14646  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   5130  19776  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  19776  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3300  23076  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  23076  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8   3300  26376  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9      0  26376  11061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (timer_clock_1(routed):R vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13742p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (timer_clock_1(routed):R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                   -4230
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23694
-------------------------------------   ----- 
End-of-path arrival time (ps)           23694
 
Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_1                                          clockblockcell      0      0   COMP  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_2          macrocell36      6372   6372  13742  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36      3350   9722  13742  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6    2242  11964  13742  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6    5130  17094  13742  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7       0  17094  13742  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7    3300  20394  13742  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8       0  20394  13742  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8    3300  23694  13742  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9       0  23694  13742  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1


5.2::Critical Path Report for (timer_clock_1(routed):F vs. CyBUS_CLK:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 13742p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (timer_clock_1(routed):F#1 vs. CyBUS_CLK:R#1202)   50041667
- Setup time                                                         -4230
---------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    50037437

Launch Clock Arrival Time                   50000000
+ Clock path delay                             0
+ Data path delay                          23694
-------------------------------------   -------- 
End-of-path arrival time (ps)           50023694
 
Data path
pin name                                                   model name      delay        AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                                          clockblockcell      0  50000000   COMP  FALL       1
\HeartbeatCounter:CounterUDB:count_enable\/main_2          macrocell36      6372  50006372  13742  FALL       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36      3350  50009722  13742  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6    2242  50011964  13742  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6    5130  50017094  13742  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7       0  50017094  13742  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7    3300  50020394  13742  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8       0  50020394  13742  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8    3300  50023694  13742  FALL       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9       0  50023694  13742  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 11061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26376
-------------------------------------   ----- 
End-of-path arrival time (ps)           26376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell38     2251   3461  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell38     3350   6811  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell36     2242   9054  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36     3350  12404  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   2242  14646  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   5130  19776  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  19776  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3300  23076  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  23076  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8   3300  26376  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9      0  26376  11061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 6386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29220
-------------------------------------   ----- 
End-of-path arrival time (ps)           29220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell5   2290   2290   6386  RISE       1
\CapSense:MeasureCH0:int\/main_0                macrocell23     2300   4590   6386  RISE       1
\CapSense:MeasureCH0:int\/q                     macrocell23     3350   7940   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1         macrocell24     3398  11338   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/q              macrocell24     3350  14688   6386  RISE       1
\CapSense:MeasureCH0:cnt_enable\/main_1         macrocell16     3242  17930   6386  RISE       1
\CapSense:MeasureCH0:cnt_enable\/q              macrocell16     3350  21280   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_2      macrocell18     2297  23576   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell18     3350  26926   6386  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell4   2294  29220   6386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 6386p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29220
-------------------------------------   ----- 
End-of-path arrival time (ps)           29220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell5   2290   2290   6386  RISE       1
\CapSense:MeasureCH0:int\/main_0                macrocell23     2300   4590   6386  RISE       1
\CapSense:MeasureCH0:int\/q                     macrocell23     3350   7940   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1         macrocell24     3398  11338   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/q              macrocell24     3350  14688   6386  RISE       1
\CapSense:MeasureCH0:cnt_enable\/main_1         macrocell16     3242  17930   6386  RISE       1
\CapSense:MeasureCH0:cnt_enable\/q              macrocell16     3350  21280   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_2      macrocell18     2297  23576   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell18     3350  26926   6386  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell4   2294  29220   6386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 6388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29218
-------------------------------------   ----- 
End-of-path arrival time (ps)           29218
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell5   2290   2290   6386  RISE       1
\CapSense:MeasureCH0:int\/main_0                macrocell23     2300   4590   6386  RISE       1
\CapSense:MeasureCH0:int\/q                     macrocell23     3350   7940   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1         macrocell24     3398  11338   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/q              macrocell24     3350  14688   6386  RISE       1
\CapSense:MeasureCH0:cnt_enable\/main_1         macrocell16     3242  17930   6386  RISE       1
\CapSense:MeasureCH0:cnt_enable\/q              macrocell16     3350  21280   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_2      macrocell17     2297  23576   6388  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell17     3350  26926   6388  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell4   2292  29218   6388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 6391p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29216
-------------------------------------   ----- 
End-of-path arrival time (ps)           29216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell5   2290   2290   6386  RISE       1
\CapSense:MeasureCH0:int\/main_0                macrocell23     2300   4590   6386  RISE       1
\CapSense:MeasureCH0:int\/q                     macrocell23     3350   7940   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1         macrocell24     3398  11338   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/q              macrocell24     3350  14688   6386  RISE       1
\CapSense:MeasureCH0:cnt_enable\/main_1         macrocell16     3242  17930   6386  RISE       1
\CapSense:MeasureCH0:cnt_enable\/q              macrocell16     3350  21280   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_1      macrocell19     2297  23576   6391  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell19     3350  26926   6391  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell4   2290  29216   6391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 11061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26376
-------------------------------------   ----- 
End-of-path arrival time (ps)           26376
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell38     2251   3461  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell38     3350   6811  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell36     2242   9054  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36     3350  12404  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   2242  14646  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   5130  19776  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  19776  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3300  23076  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  23076  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell8   3300  26376  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell9      0  26376  11061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 12025p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23581
-------------------------------------   ----- 
End-of-path arrival time (ps)           23581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell5   2290   2290   6386  RISE       1
\CapSense:MeasureCH0:int\/main_0               macrocell23     2300   4590   6386  RISE       1
\CapSense:MeasureCH0:int\/q                    macrocell23     3350   7940   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1        macrocell24     3398  11338   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/q             macrocell24     3350  14688   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_1     macrocell22     3233  17921  12025  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell22     3350  21271  12025  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell5   2311  23581  12025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 12034p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23572
-------------------------------------   ----- 
End-of-path arrival time (ps)           23572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell5   2290   2290   6386  RISE       1
\CapSense:MeasureCH0:int\/main_0               macrocell23     2300   4590   6386  RISE       1
\CapSense:MeasureCH0:int\/q                    macrocell23     3350   7940   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1        macrocell24     3398  11338   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/q             macrocell24     3350  14688   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_2     macrocell21     3233  17921  12034  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell21     3350  21271  12034  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell5   2302  23572  12034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 12042p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23565
-------------------------------------   ----- 
End-of-path arrival time (ps)           23565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell5   2290   2290   6386  RISE       1
\CapSense:MeasureCH0:int\/main_0               macrocell23     2300   4590   6386  RISE       1
\CapSense:MeasureCH0:int\/q                    macrocell23     3350   7940   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/main_1        macrocell24     3398  11338   6386  RISE       1
\CapSense:MeasureCH0:win_enable\/q             macrocell24     3350  14688   6386  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_2     macrocell20     3233  17921  12042  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell20     3350  21271  12042  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell5   2294  23565  12042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 13866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23571
-------------------------------------   ----- 
End-of-path arrival time (ps)           23571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  13866  RISE       1
\WDT_Timer:TimerUDB:timer_enable\/main_0                 macrocell67      2314   3524  13866  RISE       1
\WDT_Timer:TimerUDB:timer_enable\/q                      macrocell67      3350   6874  13866  RISE       1
\WDT_Timer:TimerUDB:trig_reg\/main_0                     macrocell68      2297   9171  13866  RISE       1
\WDT_Timer:TimerUDB:trig_reg\/q                          macrocell68      3350  12521  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell12   2620  15141  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell12   5130  20271  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell13      0  20271  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell13   3300  23571  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell14      0  23571  13866  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 14361p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23076
-------------------------------------   ----- 
End-of-path arrival time (ps)           23076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell38     2251   3461  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell38     3350   6811  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell36     2242   9054  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36     3350  12404  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   2242  14646  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   5130  19776  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  19776  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell7   3300  23076  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell8      0  23076  14361  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock       datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \HeartbeatCounter:CounterUDB:tc_reg_i\/main_0
Capture Clock  : \HeartbeatCounter:CounterUDB:tc_reg_i\/clock_0
Path slack     : 16706p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21451
-------------------------------------   ----- 
End-of-path arrival time (ps)           21451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell6    760    760  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell7      0    760  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell7   1210   1970  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell8      0   1970  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell8   1210   3180  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell9      0   3180  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell9   2740   5920  16706  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/main_0           macrocell44     3631   9551  16706  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/q                macrocell44     3350  12901  16706  RISE       1
\HeartbeatCounter:CounterUDB:tc_i\/main_0                macrocell42     2916  15817  16706  RISE       1
\HeartbeatCounter:CounterUDB:tc_i\/q                     macrocell42     3350  19167  16706  RISE       1
\HeartbeatCounter:CounterUDB:tc_reg_i\/main_0            macrocell43     2284  21451  16706  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:tc_reg_i\/clock_0              macrocell43         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 17166p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20271
-------------------------------------   ----- 
End-of-path arrival time (ps)           20271
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  13866  RISE       1
\WDT_Timer:TimerUDB:timer_enable\/main_0                 macrocell67      2314   3524  13866  RISE       1
\WDT_Timer:TimerUDB:timer_enable\/q                      macrocell67      3350   6874  13866  RISE       1
\WDT_Timer:TimerUDB:trig_reg\/main_0                     macrocell68      2297   9171  13866  RISE       1
\WDT_Timer:TimerUDB:trig_reg\/q                          macrocell68      3350  12521  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell12   2620  15141  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell12   5130  20271  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell13      0  20271  17166  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:dith_count_0\/q
Path End       : \PWM:PWMUDB:dith_count_1\/main_0
Capture Clock  : \PWM:PWMUDB:dith_count_1\/clock_0
Path slack     : 17214p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20943
-------------------------------------   ----- 
End-of-path arrival time (ps)           20943
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM:PWMUDB:dith_count_0\/q                            macrocell50   1250   1250  17214  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\/main_0  macrocell46   2285   3535  17214  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\/q       macrocell46   3350   6885  17214  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\/main_1                 macrocell49   2775   9661  17214  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\/q                      macrocell49   3350  13011  17214  RISE       1
\PWM:PWMUDB:dith_count_1\\D\/main_2                    macrocell53   2287  15297  17214  RISE       1
\PWM:PWMUDB:dith_count_1\\D\/q                         macrocell53   3350  18647  17214  RISE       1
\PWM:PWMUDB:dith_count_1\/main_0                       macrocell52   2296  20943  17214  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_1\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 17661p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19776
-------------------------------------   ----- 
End-of-path arrival time (ps)           19776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell38     2251   3461  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell38     3350   6811  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell36     2242   9054  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36     3350  12404  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   2242  14646  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell6   5130  19776  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell7      0  19776  17661  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 17970p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20186
-------------------------------------   ----- 
End-of-path arrival time (ps)           20186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q              macrocell8    1250   1250  17970  RISE       1
\CapSense:Net_1350\/main_1                  macrocell32   2951   4201  17970  RISE       1
\CapSense:Net_1350\/q                       macrocell32   3350   7551  17970  RISE       1
\CapSense:MeasureCH0:wndState_0\\D\/main_4  macrocell26   6989  14540  17970  RISE       1
\CapSense:MeasureCH0:wndState_0\\D\/q       macrocell26   3350  17890  17970  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_0     macrocell25   2296  20186  17970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:Net_1603\/main_0
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 18202p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19954
-------------------------------------   ----- 
End-of-path arrival time (ps)           19954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell8          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q              macrocell8    1250   1250  17970  RISE       1
\CapSense:Net_1350\/main_1                  macrocell32   2951   4201  17970  RISE       1
\CapSense:Net_1350\/q                       macrocell32   3350   7551  17970  RISE       1
\CapSense:MeasureCH0:wndState_3\\D\/main_5  macrocell31   6132  13683  18202  RISE       1
\CapSense:MeasureCH0:wndState_3\\D\/q       macrocell31   3350  17033  18202  RISE       1
\CapSense:Net_1603\/main_0                  macrocell33   2921  19954  18202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell33         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19576p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16031
-------------------------------------   ----- 
End-of-path arrival time (ps)           16031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  13866  RISE       1
\WDT_Timer:TimerUDB:timer_enable\/main_0                 macrocell67      2314   3524  13866  RISE       1
\WDT_Timer:TimerUDB:timer_enable\/q                      macrocell67      3350   6874  13866  RISE       1
\WDT_Timer:TimerUDB:trig_reg\/main_0                     macrocell68      2297   9171  13866  RISE       1
\WDT_Timer:TimerUDB:trig_reg\/q                          macrocell68      3350  12521  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell14   3510  16031  19576  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 19688p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21479
-------------------------------------   ----- 
End-of-path arrival time (ps)           21479
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell6    760    760  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell7      0    760  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell7   1210   1970  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell8      0   1970  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell8   1210   3180  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell9      0   3180  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell9   2740   5920  16706  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/main_0           macrocell44     3631   9551  16706  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/q                macrocell44     3350  12901  16706  RISE       1
\HeartbeatCounter:CounterUDB:status_3\/main_0            macrocell41     2915  15816  19688  RISE       1
\HeartbeatCounter:CounterUDB:status_3\/q                 macrocell41     3350  19166  19688  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2313  21479  19688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 19817p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18340
-------------------------------------   ----- 
End-of-path arrival time (ps)           18340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell5   2290   2290   6386  RISE       1
\CapSense:MeasureCH0:int\/main_0             macrocell23     2300   4590   6386  RISE       1
\CapSense:MeasureCH0:int\/q                  macrocell23     3350   7940   6386  RISE       1
\CapSense:MeasureCH0:wndState_1\\D\/main_5   macrocell28     3398  11338  19817  RISE       1
\CapSense:MeasureCH0:wndState_1\\D\/q        macrocell28     3350  14688  19817  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_0      macrocell27     3652  18340  19817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 19899p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15708
-------------------------------------   ----- 
End-of-path arrival time (ps)           15708
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell38     2251   3461  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell38     3350   6811  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell36     2242   9054  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36     3350  12404  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell8   3304  15708  19899  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock       datapathcell8       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 20042p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15565
-------------------------------------   ----- 
End-of-path arrival time (ps)           15565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell38     2251   3461  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell38     3350   6811  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell36     2242   9054  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36     3350  12404  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell9   3161  15565  20042  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 20464p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15142
-------------------------------------   ----- 
End-of-path arrival time (ps)           15142
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  13866  RISE       1
\WDT_Timer:TimerUDB:timer_enable\/main_0                 macrocell67      2314   3524  13866  RISE       1
\WDT_Timer:TimerUDB:timer_enable\/q                      macrocell67      3350   6874  13866  RISE       1
\WDT_Timer:TimerUDB:trig_reg\/main_0                     macrocell68      2297   9171  13866  RISE       1
\WDT_Timer:TimerUDB:trig_reg\/q                          macrocell68      3350  12521  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell13   2622  15142  20464  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 20466p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15141
-------------------------------------   ----- 
End-of-path arrival time (ps)           15141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  13866  RISE       1
\WDT_Timer:TimerUDB:timer_enable\/main_0                 macrocell67      2314   3524  13866  RISE       1
\WDT_Timer:TimerUDB:timer_enable\/q                      macrocell67      3350   6874  13866  RISE       1
\WDT_Timer:TimerUDB:trig_reg\/main_0                     macrocell68      2297   9171  13866  RISE       1
\WDT_Timer:TimerUDB:trig_reg\/q                          macrocell68      3350  12521  13866  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell12   2620  15141  20466  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 20664p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14942
-------------------------------------   ----- 
End-of-path arrival time (ps)           14942
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell38     2251   3461  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell38     3350   6811  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell36     2242   9054  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36     3350  12404  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell7   2539  14942  20664  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1668/main_0
Capture Clock  : Net_1668/clock_0
Path slack     : 20837p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17320
-------------------------------------   ----- 
End-of-path arrival time (ps)           17320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                             model name      delay     AT  slack  edge  Fanout
-----------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   1520   1520  20837  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   1520  20837  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   2230   3750  20837  RISE       1
\PWM:PWMUDB:pwm_temp\/main_0         macrocell57      2290   6040  20837  RISE       1
\PWM:PWMUDB:pwm_temp\/q              macrocell57      3350   9390  20837  RISE       1
\PWM:PWMUDB:pwm_i\/main_1            macrocell56      2285  11675  20837  RISE       1
\PWM:PWMUDB:pwm_i\/q                 macrocell56      3350  15025  20837  RISE       1
Net_1668/main_0                      macrocell2       2295  17320  20837  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1668/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 20961p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14646
-------------------------------------   ----- 
End-of-path arrival time (ps)           14646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/clock        controlcell2        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sCTRLReg:ctrlreg\/control_7   controlcell2    1210   1210  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/main_0          macrocell38     2251   3461  11061  RISE       1
\HeartbeatCounter:CounterUDB:final_enable\/q               macrocell38     3350   6811  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/main_0          macrocell36     2242   9054  11061  RISE       1
\HeartbeatCounter:CounterUDB:count_enable\/q               macrocell36     3350  12404  11061  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell6   2242  14646  20961  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 21297p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16860
-------------------------------------   ----- 
End-of-path arrival time (ps)           16860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell35         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                           macrocell35   1250   1250  21297  RISE       1
\CapSense:MeasureCH0:wndState_2\\D\/main_1  macrocell30   8604   9854  21297  RISE       1
\CapSense:MeasureCH0:wndState_2\\D\/q       macrocell30   3350  13204  21297  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_0     macrocell29   3656  16860  21297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \HeartbeatCounter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \HeartbeatCounter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 22337p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15820
-------------------------------------   ----- 
End-of-path arrival time (ps)           15820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell6    760    760  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell7      0    760  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell7   1210   1970  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell8      0   1970  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell8   1210   3180  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell9      0   3180  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell9   2740   5920  16706  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/main_0           macrocell44     3631   9551  16706  RISE       1
\HeartbeatCounter:CounterUDB:underflow\/q                macrocell44     3350  12901  16706  RISE       1
\HeartbeatCounter:CounterUDB:underflow_reg_i\/main_0     macrocell45     2919  15820  22337  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:underflow_reg_i\/clock_0       macrocell45         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:dith_count_0\/q
Path End       : \PWM:PWMUDB:dith_count_0\/main_0
Capture Clock  : \PWM:PWMUDB:dith_count_0\/clock_0
Path slack     : 23304p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14853
-------------------------------------   ----- 
End-of-path arrival time (ps)           14853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM:PWMUDB:dith_count_0\/q             macrocell50   1250   1250  17214  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\/main_0  macrocell48   2285   3535  23304  RISE       1
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\/q       macrocell48   3350   6885  23304  RISE       1
\PWM:PWMUDB:dith_count_0\\D\/main_2     macrocell51   2310   9195  23304  RISE       1
\PWM:PWMUDB:dith_count_0\\D\/q          macrocell51   3350  12545  23304  RISE       1
\PWM:PWMUDB:dith_count_0\/main_0        macrocell50   2308  14853  23304  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:tc_i_reg\/main_0
Capture Clock  : \PWM:PWMUDB:tc_i_reg\/clock_0
Path slack     : 24715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13441
-------------------------------------   ----- 
End-of-path arrival time (ps)           13441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                            model name      delay     AT  slack  edge  Fanout
----------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell10    760    760  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell11      0    760  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell11   2740   3500  24715  RISE       1
\PWM:PWMUDB:tc_i_reg\\D\/main_1     macrocell63      4305   7805  24715  RISE       1
\PWM:PWMUDB:tc_i_reg\\D\/q          macrocell63      3350  11155  24715  RISE       1
\PWM:PWMUDB:tc_i_reg\/main_0        macrocell62      2286  13441  24715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:tc_i_reg\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 24763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16403
-------------------------------------   ----- 
End-of-path arrival time (ps)           16403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell6   1600   1600  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell7      0   1600  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell7   1280   2880  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell8      0   2880  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell8   1280   4160  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell9      0   4160  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell9   2270   6430  24763  RISE       1
\HeartbeatCounter:CounterUDB:status_0\/main_1             macrocell40     3748  10178  24763  RISE       1
\HeartbeatCounter:CounterUDB:status_0\/q                  macrocell40     3350  13528  24763  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2876  16403  24763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1542/q
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 24865p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10742
-------------------------------------   ----- 
End-of-path arrival time (ps)           10742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1542/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1542/q                                                 macrocell1      1250   1250  15904  RISE       1
\HeartbeatCounter:CounterUDB:reload\/main_0                macrocell39     2521   3771  15904  RISE       1
\HeartbeatCounter:CounterUDB:reload\/q                     macrocell39     3350   7121  15904  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell8   3621  10742  24865  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/clock       datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1542/q
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 24887p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10720
-------------------------------------   ----- 
End-of-path arrival time (ps)           10720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1542/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1542/q                                                 macrocell1      1250   1250  15904  RISE       1
\HeartbeatCounter:CounterUDB:reload\/main_0                macrocell39     2521   3771  15904  RISE       1
\HeartbeatCounter:CounterUDB:reload\/q                     macrocell39     3350   7121  15904  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell9   3599  10720  24887  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/clock       datapathcell9       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_1804/main_0
Capture Clock  : Net_1804/clock_0
Path slack     : 25205p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12952
-------------------------------------   ----- 
End-of-path arrival time (ps)           12952
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell12    760    760  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell13      0    760  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell13   1210   1970  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell14      0   1970  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell14   2740   4710  20623  RISE       1
\WDT_Timer:TimerUDB:status_tc\/main_1         macrocell66      2607   7317  25205  RISE       1
\WDT_Timer:TimerUDB:status_tc\/q              macrocell66      3350  10667  25205  RISE       1
Net_1804/main_0                               macrocell3       2284  12952  25205  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1804/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1542/q
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 25784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9823
-------------------------------------   ---- 
End-of-path arrival time (ps)           9823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1542/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1542/q                                                 macrocell1      1250   1250  15904  RISE       1
\HeartbeatCounter:CounterUDB:reload\/main_0                macrocell39     2521   3771  15904  RISE       1
\HeartbeatCounter:CounterUDB:reload\/q                     macrocell39     3350   7121  15904  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell7   2702   9823  25784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/clock       datapathcell7       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1542/q
Path End       : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 25804p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9802
-------------------------------------   ---- 
End-of-path arrival time (ps)           9802
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1542/clock_0                                            macrocell1          0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1542/q                                                 macrocell1      1250   1250  15904  RISE       1
\HeartbeatCounter:CounterUDB:reload\/main_0                macrocell39     2521   3771  15904  RISE       1
\HeartbeatCounter:CounterUDB:reload\/q                     macrocell39     3350   7121  15904  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell6   2681   9802  25804  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/sir
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 26087p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3020
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38647

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12560
-------------------------------------   ----- 
End-of-path arrival time (ps)           12560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell10     1250   1250  26087  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell2   4350   5600  26087  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/sol_msb    datapathcell2   6960  12560  26087  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/sir        datapathcell3      0  12560  26087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26194p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11243
-------------------------------------   ----- 
End-of-path arrival time (ps)           11243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2613   6113  26194  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   5130  11243  26194  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  11243  26194  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                            datapathcell11      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 26592p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11565
-------------------------------------   ----- 
End-of-path arrival time (ps)           11565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                       macrocell35   1250   1250  21297  RISE       1
\CapSense:ClockGen:cstate_0\\D\/main_0  macrocell6    4667   5917  26592  RISE       1
\CapSense:ClockGen:cstate_0\\D\/q       macrocell6    3350   9267  26592  RISE       1
\CapSense:ClockGen:inter_reset\/main_0  macrocell10   2298  11565  26592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:mrst\/main_0
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 26674p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11483
-------------------------------------   ----- 
End-of-path arrival time (ps)           11483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                       macrocell35   1250   1250  21297  RISE       1
\CapSense:ClockGen:cstate_1\\D\/main_0  macrocell7    4583   5833  26674  RISE       1
\CapSense:ClockGen:cstate_1\\D\/q       macrocell7    3350   9183  26674  RISE       1
\CapSense:mrst\/main_0                  macrocell35   2299  11483  26674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell35         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sc_kill_tmp\/main_0
Capture Clock  : \PWM:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 26723p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11433
-------------------------------------   ----- 
End-of-path arrival time (ps)           11433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                            model name      delay     AT  slack  edge  Fanout
----------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell10    760    760  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell11      0    760  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell11   2740   3500  24715  RISE       1
\PWM:PWMUDB:sc_kill_tmp\\D\/main_0  macrocell61      2289   5789  26723  RISE       1
\PWM:PWMUDB:sc_kill_tmp\\D\/q       macrocell61      3350   9139  26723  RISE       1
\PWM:PWMUDB:sc_kill_tmp\/main_0     macrocell60      2294  11433  26723  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sc_kill_tmp\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cfbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 26727p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -5890
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35777

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell10     1250   1250  26087  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell2   4350   5600  26087  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cfbo       datapathcell2   3450   9050  26727  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cfbi       datapathcell3      0   9050  26727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 26882p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11275
-------------------------------------   ----- 
End-of-path arrival time (ps)           11275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell10   1250   1250  26087  RISE       1
\CapSense:ClockGen:cstate_2\\D\/main_3  macrocell9    4373   5623  26882  RISE       1
\CapSense:ClockGen:cstate_2\\D\/q       macrocell9    3350   8973  26882  RISE       1
\CapSense:ClockGen:cstate_2\/main_0     macrocell8    2302  11275  26882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell8          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27223p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8384
-------------------------------------   ---- 
End-of-path arrival time (ps)           8384
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    760    760  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    760  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1210   1970  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1970  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2740   4710  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   3674   8384  27223  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27225p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    760    760  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    760  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1210   1970  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1970  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2740   4710  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell13   3672   8382  27225  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : Net_1542/main_0
Capture Clock  : Net_1542/clock_0
Path slack     : 27434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell6   1600   1600  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell7      0   1600  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell7   1280   2880  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell8      0   2880  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell8   1280   4160  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell9      0   4160  24763  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell9   2270   6430  24763  RISE       1
Net_1542/main_0                                           macrocell1      4293  10723  27434  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1542/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 27785p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10372
-------------------------------------   ----- 
End-of-path arrival time (ps)           10372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb  datapathcell1   2430   2430  27785  RISE       1
\CapSense:ClockGen:tmp_ppulse_udb\/main_0        macrocell13     2290   4720  27785  RISE       1
\CapSense:ClockGen:tmp_ppulse_udb\/q             macrocell13     3350   8070  27785  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0        macrocell12     2302  10372  27785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 27880p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell5      1250   1250  26596  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_0  datapathcell3   4407   5657  27880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u1\/clock
Path slack     : 27933p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5604
-------------------------------------   ---- 
End-of-path arrival time (ps)           5604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell10     1250   1250  26087  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/cs_addr_2  datapathcell3   4354   5604  27933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 27937p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q            macrocell10     1250   1250  26087  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_2  datapathcell2   4350   5600  27937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \WDT_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28188p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12979
-------------------------------------   ----- 
End-of-path arrival time (ps)           12979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell12    760    760  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell13      0    760  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell13   1210   1970  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell14      0   1970  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell14   2740   4710  20623  RISE       1
\WDT_Timer:TimerUDB:status_tc\/main_1         macrocell66      2607   7317  25205  RISE       1
\WDT_Timer:TimerUDB:status_tc\/q              macrocell66      3350  10667  25205  RISE       1
\WDT_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2     2311  12979  28188  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12    760    760  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0    760  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1210   1970  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   1970  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2740   4710  20623  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell14   2588   7298  28309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 28446p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -8130
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     33537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5091
-------------------------------------   ---- 
End-of-path arrival time (ps)           5091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell5          0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q       macrocell5      1250   1250  26596  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cs_addr_0  datapathcell2   3841   5091  28446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 28612p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9545
-------------------------------------   ---- 
End-of-path arrival time (ps)           9545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q         macrocell12   1250   1250  28612  RISE       1
\CapSense:ClockGen:clock_detect\/main_0      macrocell4    2632   3882  28612  RISE       1
\CapSense:ClockGen:clock_detect\/q           macrocell4    3350   7232  28612  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_0  macrocell5    2313   9545  28612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell5          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 28966p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9190
-------------------------------------   ---- 
End-of-path arrival time (ps)           9190
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                          controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  28966  RISE       1
\PWM:PWMUDB:runmode_enable\\D\/main_0   macrocell59    2319   3529  28966  RISE       1
\PWM:PWMUDB:runmode_enable\\D\/q        macrocell59    3350   6879  28966  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell58    2312   9190  28966  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 29389p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     39567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2050   2050  20939  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      8128  10178  29389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29491p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   2616   6116  29491  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                            datapathcell11      0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29494p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  24715  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2613   6113  29494  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30921p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4686
-------------------------------------   ---- 
End-of-path arrival time (ps)           4686
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell58      1250   1250  26500  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   3436   4686  30921  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 31018p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb    datapathcell1   2290   2290  31018  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1  datapathcell1   2298   4588  31018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 31046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10121
-------------------------------------   ----- 
End-of-path arrival time (ps)           10121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/clock       datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\HeartbeatCounter:CounterUDB:sC32:counterdp:u0\/z0       datapathcell6    760    760  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell7      0    760  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u1\/z0       datapathcell7   1210   1970  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell8      0   1970  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u2\/z0       datapathcell8   1210   3180  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell9      0   3180  16706  RISE       1
\HeartbeatCounter:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell9   2740   5920  16706  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    4201  10121  31046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:sSTSReg:stsreg\/clock          statusicell1        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4539
-------------------------------------   ---- 
End-of-path arrival time (ps)           4539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                              model name      delay     AT  slack  edge  Fanout
------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell58      1250   1250  26500  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   3289   4539  31068  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                            datapathcell11      0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 31240p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6060
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q                 macrocell10     1250   1250  26087  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0  datapathcell1   3116   4366  31240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_1
Path End       : \HeartbeatCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \HeartbeatCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 31792p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (timer_clock_1(routed):F#1 vs. CyBUS_CLK:R#1202)   50041667
- Setup time                                                         -3510
---------------------------------------------------------------   -------- 
End-of-path required time (ps)                                    50038157

Launch Clock Arrival Time                   50000000
+ Clock path delay                             0
+ Data path delay                           6365
-------------------------------------   -------- 
End-of-path arrival time (ps)           50006365
 
Data path
pin name                                             model name      delay        AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  --------  -----  ----  ------
ClockBlock/dclk_1                                    clockblockcell      0  50000000   COMP  FALL       1
\HeartbeatCounter:CounterUDB:count_stored_i\/main_0  macrocell37      6365  50006365  31792  FALL       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\HeartbeatCounter:CounterUDB:count_stored_i\/clock_0        macrocell37         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/clk_en
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 32890p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6677
-------------------------------------   ---- 
End-of-path arrival time (ps)           6677
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out                  synccell         1020   1020  32890  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/clk_en  datapathcell12   5657   6677  32890  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/clk_en
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 33392p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                           model name      delay     AT  slack  edge  Fanout
---------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out          synccell         1020   1020  33392  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clk_en  datapathcell10   5155   6175  33392  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                            datapathcell10      0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : Net_1668/clk_en
Capture Clock  : Net_1668/clock_0
Path slack     : 33394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out  synccell      1020   1020  33392  RISE       1
Net_1668/clk_en            macrocell2    5153   6173  33394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1668/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:genblk1:ctrlreg\/clk_en
Capture Clock  : \PWM:PWMUDB:genblk1:ctrlreg\/clock
Path slack     : 33394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out            synccell       1020   1020  33392  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clk_en  controlcell3   5153   6173  33394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                          controlcell3        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:runmode_enable\/clk_en
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 33394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out           synccell      1020   1020  33392  RISE       1
\PWM:PWMUDB:runmode_enable\/clk_en  macrocell58   5153   6173  33394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/clk_en
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 33394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                           model name      delay     AT  slack  edge  Fanout
---------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out          synccell         1020   1020  33392  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clk_en  datapathcell11   5153   6173  33394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                            datapathcell11      0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:sc_kill_tmp\/clk_en
Capture Clock  : \PWM:PWMUDB:sc_kill_tmp\/clock_0
Path slack     : 33394p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6173
-------------------------------------   ---- 
End-of-path arrival time (ps)           6173
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out        synccell      1020   1020  33392  RISE       1
\PWM:PWMUDB:sc_kill_tmp\/clk_en  macrocell60   5153   6173  33394  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sc_kill_tmp\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo
Path End       : \CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi
Capture Clock  : \CapSense:ClockGen:sC16:PRSdp:u0\/clock
Path slack     : 33397p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -6730
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     34937

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1540
-------------------------------------   ---- 
End-of-path arrival time (ps)           1540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u1\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:sC16:PRSdp:u1\/cmsbo  datapathcell3   1540   1540  31547  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/cmsbi  datapathcell2      0   1540  33397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC16:PRSdp:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u1\/clk_en
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 33445p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out                  synccell         1020   1020  32890  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/clk_en  datapathcell13   5101   6121  33445  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \WDT_Timer:TimerUDB:hwEnable_reg\/main_0
Capture Clock  : \WDT_Timer:TimerUDB:hwEnable_reg\/clock_0
Path slack     : 33708p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  13866  RISE       1
\WDT_Timer:TimerUDB:hwEnable_reg\/main_0                 macrocell65    3238   4448  33708  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:hwEnable_reg\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 34275p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q       macrocell12   1250   1250  28612  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/main_0  macrocell11   2632   3882  34275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:ltch_kill_reg\/clk_en
Capture Clock  : \PWM:PWMUDB:ltch_kill_reg\/clock_0
Path slack     : 34501p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5065
-------------------------------------   ---- 
End-of-path arrival time (ps)           5065
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out          synccell      1020   1020  33392  RISE       1
\PWM:PWMUDB:ltch_kill_reg\/clk_en  macrocell54   4045   5065  34501  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:ltch_kill_reg\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:dith_count_0\/clk_en
Capture Clock  : \PWM:PWMUDB:dith_count_0\/clock_0
Path slack     : 34503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out         synccell      1020   1020  33392  RISE       1
\PWM:PWMUDB:dith_count_0\/clk_en  macrocell50   4043   5063  34503  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:dith_count_1\/clk_en
Capture Clock  : \PWM:PWMUDB:dith_count_1\/clock_0
Path slack     : 34503p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out         synccell      1020   1020  33392  RISE       1
\PWM:PWMUDB:dith_count_1\/clk_en  macrocell52   4043   5063  34503  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:dith_count_1\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_2/out
Path End       : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 34861p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_2/clock                               synccell            0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_2/out                           synccell       1020   1020  34861  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell4   3686   4706  34861  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell4        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : Net_1804/clk_en
Capture Clock  : Net_1804/clock_0
Path slack     : 35328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out  synccell      1020   1020  32890  RISE       1
Net_1804/clk_en              macrocell3    3219   4239  35328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1804/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \WDT_Timer:TimerUDB:hwEnable_reg\/clk_en
Capture Clock  : \WDT_Timer:TimerUDB:hwEnable_reg\/clock_0
Path slack     : 35328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out               synccell      1020   1020  32890  RISE       1
\WDT_Timer:TimerUDB:hwEnable_reg\/clk_en  macrocell65   3219   4239  35328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:hwEnable_reg\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \WDT_Timer:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \WDT_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 35328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out                synccell       1020   1020  32890  RISE       1
\WDT_Timer:TimerUDB:rstSts:stsreg\/clk_en  statusicell2   3219   4239  35328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell2        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \WDT_Timer:TimerUDB:sT24:timerdp:u2\/clk_en
Capture Clock  : \WDT_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 35328p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out                  synccell         1020   1020  32890  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/clk_en  datapathcell14   3219   4239  35328  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC/out
Path End       : \PWM:PWMUDB:tc_i_reg\/clk_en
Capture Clock  : \PWM:PWMUDB:tc_i_reg\/clock_0
Path slack     : 35613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC/out     synccell      1020   1020  33392  RISE       1
\PWM:PWMUDB:tc_i_reg\/clk_en  macrocell62   2934   3954  35613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:tc_i_reg\/clock_0                               macrocell62         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock_100k__SYNC_1/out
Path End       : \WDT_Timer:TimerUDB:capture_out_reg_i\/clk_en
Capture Clock  : \WDT_Timer:TimerUDB:capture_out_reg_i\/clock_0
Path slack     : 36255p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     39567

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3312
-------------------------------------   ---- 
End-of-path arrival time (ps)           3312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
ClockBlock_100k__SYNC_1/clock                               synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
ClockBlock_100k__SYNC_1/out                    synccell      1020   1020  32890  RISE       1
\WDT_Timer:TimerUDB:capture_out_reg_i\/clk_en  macrocell64   2292   3312  36255  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\WDT_Timer:TimerUDB:capture_out_reg_i\/clock_0              macrocell64         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense:ClockGen:ScanSpeed\/clock
Path slack     : 37436p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   41667
- Recovery time                                                        0
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4231
-------------------------------------   ---- 
End-of-path arrival time (ps)           4231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell10   1250   1250  26087  RISE       1
\CapSense:ClockGen:ScanSpeed\/reset  count7cell    2981   4231  37436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

