{"top":"global.cascade",
"namespaces":{
  "global":{
    "modules":{
      "cascade":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "conv1_stencil":{
            "modref":"global.conv1_stencil_ub"
          },
          "conv1_stencil_clkwrk_dsa0":{
            "modref":"global.conv1_stencil_clkwrk_dsa0_ub"
          },
          "conv2_stencil":{
            "modref":"global.conv2_stencil_ub"
          },
          "conv2_stencil_clkwrk_dsa1":{
            "modref":"global.conv2_stencil_clkwrk_dsa1_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_conv1_stencil":{
            "modref":"global.cu_op_hcompute_conv1_stencil"
          },
          "op_hcompute_conv1_stencil_1":{
            "modref":"global.cu_op_hcompute_conv1_stencil_1"
          },
          "op_hcompute_conv2_stencil":{
            "modref":"global.cu_op_hcompute_conv2_stencil"
          },
          "op_hcompute_conv2_stencil_1":{
            "modref":"global.cu_op_hcompute_conv2_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U20"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U18"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U19"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U21"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U16"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U15"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U17"
          }
        },
        "connections":[
          ["self.clk","_U22.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U22.in"],
          ["self.clk","conv1_stencil.clk"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_op_hcompute_conv1_stencil_1_write","conv1_stencil.op_hcompute_conv1_stencil_1_write"],
          ["op_hcompute_conv2_stencil_1.conv1_stencil_op_hcompute_conv2_stencil_1_read","conv1_stencil.op_hcompute_conv2_stencil_1_read"],
          ["self.reset","conv1_stencil.reset"],
          ["self.clk","conv1_stencil_clkwrk_dsa0.clk"],
          ["op_hcompute_conv1_stencil_1.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_1_read"],
          ["op_hcompute_conv1_stencil.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write","conv1_stencil_clkwrk_dsa0.op_hcompute_conv1_stencil_write"],
          ["self.reset","conv1_stencil_clkwrk_dsa0.reset"],
          ["self.clk","conv2_stencil.clk"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_op_hcompute_conv2_stencil_1_write","conv2_stencil.op_hcompute_conv2_stencil_1_write"],
          ["op_hcompute_hw_output_stencil.conv2_stencil_op_hcompute_hw_output_stencil_read","conv2_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","conv2_stencil.reset"],
          ["self.clk","conv2_stencil_clkwrk_dsa1.clk"],
          ["op_hcompute_conv2_stencil_1.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_1_read"],
          ["op_hcompute_conv2_stencil.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write","conv2_stencil_clkwrk_dsa1.op_hcompute_conv2_stencil_write"],
          ["self.reset","conv2_stencil_clkwrk_dsa1.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_conv1_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read","hw_input_global_wrapper_stencil.op_hcompute_conv1_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_conv1_stencil.clk"],
          ["self.clk","op_hcompute_conv1_stencil_1.clk"],
          ["self.clk","op_hcompute_conv2_stencil.clk"],
          ["self.clk","op_hcompute_conv2_stencil_1.clk"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "conv1_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv1_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv1_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_conv1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_conv1_stencil_write.0","self.op_hcompute_conv1_stencil_1_read.0"]
        ]
      },
      "conv1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv1_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv1_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv2_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_conv2_stencil_1_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "d_reg__U1":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_conv1_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[192],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[194],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_conv1_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U1.clk"],
          ["self.op_hcompute_conv1_stencil_1_write.0","d_reg__U1.in"],
          ["d_reg__U2.in","d_reg__U1.out"],
          ["self.op_hcompute_conv2_stencil_1_read.0","d_reg__U1.out"],
          ["self.clk","d_reg__U2.clk"],
          ["self.op_hcompute_conv2_stencil_1_read.7","d_reg__U2.out"],
          ["self.clk","d_reg__U3.clk"],
          ["ub_conv1_stencil_BANK_0.data_out_0","d_reg__U3.in"],
          ["d_reg__U4.in","d_reg__U3.out"],
          ["self.op_hcompute_conv2_stencil_1_read.5","d_reg__U3.out"],
          ["self.clk","d_reg__U4.clk"],
          ["self.op_hcompute_conv2_stencil_1_read.4","d_reg__U4.out"],
          ["self.clk","d_reg__U5.clk"],
          ["ub_conv1_stencil_BANK_0.data_out_1","d_reg__U5.in"],
          ["d_reg__U6.in","d_reg__U5.out"],
          ["self.op_hcompute_conv2_stencil_1_read.2","d_reg__U5.out"],
          ["self.clk","d_reg__U6.clk"],
          ["self.op_hcompute_conv2_stencil_1_read.1","d_reg__U6.out"],
          ["ub_conv1_stencil_BANK_0.clk","self.clk"],
          ["self.op_hcompute_conv2_stencil_1_read.8","self.op_hcompute_conv1_stencil_1_write.0"],
          ["ub_conv1_stencil_BANK_0.data_in_0","self.op_hcompute_conv1_stencil_1_write.0"],
          ["ub_conv1_stencil_BANK_0.data_out_1","self.op_hcompute_conv2_stencil_1_read.3"],
          ["ub_conv1_stencil_BANK_0.data_out_0","self.op_hcompute_conv2_stencil_1_read.6"],
          ["ub_conv1_stencil_BANK_0.flush","self.reset"],
          ["ub_conv1_stencil_BANK_0_clk_en_const.out","ub_conv1_stencil_BANK_0.clk_en"],
          ["ub_conv1_stencil_BANK_0_clk_en_const.out","ub_conv1_stencil_BANK_0.rst_n"]
        ]
      },
      "conv2_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv2_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv2_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_conv2_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_conv2_stencil_write.0","self.op_hcompute_conv2_stencil_1_read.0"]
        ]
      },
      "conv2_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv2_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv2_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_conv2_stencil_1_write.0"]
        ]
      },
      "cu_op_hcompute_conv1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv1_stencil"
          }
        },
        "connections":[
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_write.0","inner_compute.out_conv1_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["conv1_stencil_op_hcompute_conv1_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv1_stencil_1"
          }
        },
        "connections":[
          ["self.conv1_stencil_clkwrk_dsa0_op_hcompute_conv1_stencil_1_read.0","inner_compute.in0_conv1_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.0","inner_compute.in1_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.1","inner_compute.in1_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.2","inner_compute.in1_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.3","inner_compute.in1_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.4","inner_compute.in1_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.5","inner_compute.in1_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.6","inner_compute.in1_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.7","inner_compute.in1_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv1_stencil_1_read.8","inner_compute.in1_hw_input_global_wrapper_stencil.8"],
          ["self.conv1_stencil_op_hcompute_conv1_stencil_1_write.0","inner_compute.out_conv1_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv2_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv2_stencil"
          }
        },
        "connections":[
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_write.0","inner_compute.out_conv2_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv1_stencil_op_hcompute_conv2_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["conv2_stencil_op_hcompute_conv2_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_conv2_stencil_1"
          }
        },
        "connections":[
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.0","inner_compute.in0_conv1_stencil.0"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.1","inner_compute.in0_conv1_stencil.1"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.2","inner_compute.in0_conv1_stencil.2"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.3","inner_compute.in0_conv1_stencil.3"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.4","inner_compute.in0_conv1_stencil.4"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.5","inner_compute.in0_conv1_stencil.5"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.6","inner_compute.in0_conv1_stencil.6"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.7","inner_compute.in0_conv1_stencil.7"],
          ["self.conv1_stencil_op_hcompute_conv2_stencil_1_read.8","inner_compute.in0_conv1_stencil.8"],
          ["self.conv2_stencil_clkwrk_dsa1_op_hcompute_conv2_stencil_1_read.0","inner_compute.in1_conv2_stencil.0"],
          ["self.conv2_stencil_op_hcompute_conv2_stencil_1_write.0","inner_compute.out_conv2_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv2_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.conv2_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_conv2_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_conv1_stencil":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv1_stencil","const_p0__258.out"]
        ]
      },
      "hcompute_conv1_stencil_1":{
        "type":["Record",[
          ["out_conv1_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_277_288_289":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_278_286_287":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_280_285_286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_281_284_285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_1_289_290":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_1_290_291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_3_287_288":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_7_283_284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_hw_input_global_wrapper_stencil_8_282_283":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__276":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__276$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p4__279":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_hw_input_global_wrapper_stencil_2_276_277":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_4_276_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_5_279_280":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_6_276_281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_9_276_282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_2_276_277.out","add_277_288_289.in0"],
          ["add_hw_input_global_wrapper_stencil_3_287_288.out","add_277_288_289.in1"],
          ["add_conv1_stencil_1_289_290.in1","add_277_288_289.out"],
          ["mul_hw_input_global_wrapper_stencil_4_276_278.out","add_278_286_287.in0"],
          ["add_280_285_286.out","add_278_286_287.in1"],
          ["add_hw_input_global_wrapper_stencil_3_287_288.in1","add_278_286_287.out"],
          ["mul_hw_input_global_wrapper_stencil_5_279_280.out","add_280_285_286.in0"],
          ["add_281_284_285.out","add_280_285_286.in1"],
          ["mul_hw_input_global_wrapper_stencil_6_276_281.out","add_281_284_285.in0"],
          ["add_hw_input_global_wrapper_stencil_7_283_284.out","add_281_284_285.in1"],
          ["self.in0_conv1_stencil.0","add_conv1_stencil_1_289_290.in0"],
          ["add_hw_input_global_wrapper_stencil_1_290_291.in1","add_conv1_stencil_1_289_290.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_290_291.in0"],
          ["self.out_conv1_stencil","add_hw_input_global_wrapper_stencil_1_290_291.out"],
          ["self.in1_hw_input_global_wrapper_stencil.2","add_hw_input_global_wrapper_stencil_3_287_288.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_7_283_284.in0"],
          ["add_hw_input_global_wrapper_stencil_8_282_283.out","add_hw_input_global_wrapper_stencil_7_283_284.in1"],
          ["self.in1_hw_input_global_wrapper_stencil.7","add_hw_input_global_wrapper_stencil_8_282_283.in0"],
          ["mul_hw_input_global_wrapper_stencil_9_276_282.out","add_hw_input_global_wrapper_stencil_8_282_283.in1"],
          ["mul_hw_input_global_wrapper_stencil_4_276_278.in1","const_p2__276$1.out"],
          ["mul_hw_input_global_wrapper_stencil_6_276_281.in1","const_p2__276$2.out"],
          ["mul_hw_input_global_wrapper_stencil_9_276_282.in1","const_p2__276$3.out"],
          ["mul_hw_input_global_wrapper_stencil_2_276_277.in1","const_p2__276.out"],
          ["mul_hw_input_global_wrapper_stencil_5_279_280.in1","const_p4__279.out"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_276_277.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_input_global_wrapper_stencil_4_276_278.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_input_global_wrapper_stencil_5_279_280.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_input_global_wrapper_stencil_6_276_281.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.8","mul_hw_input_global_wrapper_stencil_9_276_282.in0"]
        ]
      },
      "hcompute_conv2_stencil":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__323":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv2_stencil","const_p0__323.out"]
        ]
      },
      "hcompute_conv2_stencil_1":{
        "type":["Record",[
          ["out_conv2_stencil",["Array",16,"Bit"]],
          ["in0_conv1_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in1_conv2_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_342_353_354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_343_351_352":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_345_350_351":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_346_349_350":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_2_355_356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_4_352_353":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_8_348_349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv1_stencil_9_347_348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv2_stencil_1_354_355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p2__341":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__341$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p4__344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "mul_conv1_stencil_10_341_347":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_3_341_342":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_5_341_343":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_6_344_345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_conv1_stencil_7_341_346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_conv1_stencil_3_341_342.out","add_342_353_354.in0"],
          ["add_conv1_stencil_4_352_353.out","add_342_353_354.in1"],
          ["add_conv2_stencil_1_354_355.in1","add_342_353_354.out"],
          ["mul_conv1_stencil_5_341_343.out","add_343_351_352.in0"],
          ["add_345_350_351.out","add_343_351_352.in1"],
          ["add_conv1_stencil_4_352_353.in1","add_343_351_352.out"],
          ["mul_conv1_stencil_6_344_345.out","add_345_350_351.in0"],
          ["add_346_349_350.out","add_345_350_351.in1"],
          ["mul_conv1_stencil_7_341_346.out","add_346_349_350.in0"],
          ["add_conv1_stencil_8_348_349.out","add_346_349_350.in1"],
          ["self.in0_conv1_stencil.1","add_conv1_stencil_2_355_356.in0"],
          ["add_conv2_stencil_1_354_355.out","add_conv1_stencil_2_355_356.in1"],
          ["self.out_conv2_stencil","add_conv1_stencil_2_355_356.out"],
          ["self.in0_conv1_stencil.3","add_conv1_stencil_4_352_353.in0"],
          ["self.in0_conv1_stencil.7","add_conv1_stencil_8_348_349.in0"],
          ["add_conv1_stencil_9_347_348.out","add_conv1_stencil_8_348_349.in1"],
          ["self.in0_conv1_stencil.8","add_conv1_stencil_9_347_348.in0"],
          ["mul_conv1_stencil_10_341_347.out","add_conv1_stencil_9_347_348.in1"],
          ["self.in1_conv2_stencil.0","add_conv2_stencil_1_354_355.in0"],
          ["mul_conv1_stencil_5_341_343.in1","const_p2__341$1.out"],
          ["mul_conv1_stencil_7_341_346.in1","const_p2__341$2.out"],
          ["mul_conv1_stencil_10_341_347.in1","const_p2__341$3.out"],
          ["mul_conv1_stencil_3_341_342.in1","const_p2__341.out"],
          ["mul_conv1_stencil_6_344_345.in1","const_p4__344.out"],
          ["self.in0_conv1_stencil.0","mul_conv1_stencil_10_341_347.in0"],
          ["self.in0_conv1_stencil.2","mul_conv1_stencil_3_341_342.in0"],
          ["self.in0_conv1_stencil.4","mul_conv1_stencil_5_341_343.in0"],
          ["self.in0_conv1_stencil.5","mul_conv1_stencil_6_344_345.in0"],
          ["self.in0_conv1_stencil.6","mul_conv1_stencil_7_341_346.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv2_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv2_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv1_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_conv1_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U9":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[126],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U10.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_1","d_reg__U10.in"],
          ["d_reg__U11.in","d_reg__U10.out"],
          ["self.op_hcompute_conv1_stencil_1_read.4","d_reg__U10.out"],
          ["self.clk","d_reg__U11.clk"],
          ["self.op_hcompute_conv1_stencil_1_read.1","d_reg__U11.out"],
          ["self.clk","d_reg__U12.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","d_reg__U12.in"],
          ["d_reg__U13.in","d_reg__U12.out"],
          ["self.op_hcompute_conv1_stencil_1_read.3","d_reg__U12.out"],
          ["self.clk","d_reg__U13.clk"],
          ["self.op_hcompute_conv1_stencil_1_read.0","d_reg__U13.out"],
          ["self.clk","d_reg__U8.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","d_reg__U8.in"],
          ["d_reg__U9.in","d_reg__U8.out"],
          ["self.op_hcompute_conv1_stencil_1_read.5","d_reg__U8.out"],
          ["self.clk","d_reg__U9.clk"],
          ["self.op_hcompute_conv1_stencil_1_read.2","d_reg__U9.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_conv1_stencil_1_read.6"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_conv1_stencil_1_read.7"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_1","self.op_hcompute_conv1_stencil_1_read.8"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U20":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U19":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U21":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U16":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U15":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
