
Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000665c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000011c  080067fc  080067fc  000167fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006918  08006918  00016918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800691c  0800691c  0001691c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08006920  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020014  2**0
                  CONTENTS
  7 .bss          00001b3c  20000014  20000014  00020014  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20001b50  20001b50  00020014  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bce5  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003408  00000000  00000000  0003bd29  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001210  00000000  00000000  0003f138  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000010b0  00000000  00000000  00040348  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009b72  00000000  00000000  000413f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005f9d  00000000  00000000  0004af6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00050f07  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004a40  00000000  00000000  00050f84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000014 	.word	0x20000014
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080067e4 	.word	0x080067e4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000018 	.word	0x20000018
 80001dc:	080067e4 	.word	0x080067e4

080001e0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001e4:	4a08      	ldr	r2, [pc, #32]	; (8000208 <HAL_Init+0x28>)
 80001e6:	4b08      	ldr	r3, [pc, #32]	; (8000208 <HAL_Init+0x28>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	f043 0310 	orr.w	r3, r3, #16
 80001ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001f0:	2003      	movs	r0, #3
 80001f2:	f001 f984 	bl	80014fe <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001f6:	2000      	movs	r0, #0
 80001f8:	f006 f9da 	bl	80065b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001fc:	f006 f8a6 	bl	800634c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000200:	2300      	movs	r3, #0
}
 8000202:	4618      	mov	r0, r3
 8000204:	bd80      	pop	{r7, pc}
 8000206:	bf00      	nop
 8000208:	40022000 	.word	0x40022000

0800020c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000210:	4b06      	ldr	r3, [pc, #24]	; (800022c <HAL_IncTick+0x20>)
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	461a      	mov	r2, r3
 8000216:	4b06      	ldr	r3, [pc, #24]	; (8000230 <HAL_IncTick+0x24>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	4413      	add	r3, r2
 800021c:	4a04      	ldr	r2, [pc, #16]	; (8000230 <HAL_IncTick+0x24>)
 800021e:	6013      	str	r3, [r2, #0]
}
 8000220:	bf00      	nop
 8000222:	46bd      	mov	sp, r7
 8000224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000228:	4770      	bx	lr
 800022a:	bf00      	nop
 800022c:	20000000 	.word	0x20000000
 8000230:	200019e0 	.word	0x200019e0

08000234 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0
  return uwTick;  
 8000238:	4b03      	ldr	r3, [pc, #12]	; (8000248 <HAL_GetTick+0x14>)
 800023a:	681b      	ldr	r3, [r3, #0]
}
 800023c:	4618      	mov	r0, r3
 800023e:	46bd      	mov	sp, r7
 8000240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000244:	4770      	bx	lr
 8000246:	bf00      	nop
 8000248:	200019e0 	.word	0x200019e0

0800024c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b09c      	sub	sp, #112	; 0x70
 8000250:	af00      	add	r7, sp, #0
 8000252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000254:	2300      	movs	r3, #0
 8000256:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800025a:	2300      	movs	r3, #0
 800025c:	66bb      	str	r3, [r7, #104]	; 0x68
  __IO uint32_t wait_loop_index = 0U;
 800025e:	2300      	movs	r3, #0
 8000260:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	2b00      	cmp	r3, #0
 8000266:	d101      	bne.n	800026c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000268:	2301      	movs	r3, #1
 800026a:	e1e2      	b.n	8000632 <HAL_ADC_Init+0x3e6>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	691b      	ldr	r3, [r3, #16]
 8000270:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000276:	f003 0310 	and.w	r3, r3, #16
 800027a:	2b00      	cmp	r3, #0
 800027c:	d176      	bne.n	800036c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000282:	2b00      	cmp	r3, #0
 8000284:	d152      	bne.n	800032c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	2200      	movs	r2, #0
 800028a:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	2200      	movs	r2, #0
 8000290:	651a      	str	r2, [r3, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	2200      	movs	r2, #0
 8000296:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	2200      	movs	r2, #0
 800029c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      
      /* Init the low level hardware */
      HAL_ADC_MspInit(hadc);
 80002a0:	6878      	ldr	r0, [r7, #4]
 80002a2:	f006 f87b 	bl	800639c <HAL_ADC_MspInit>
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	689b      	ldr	r3, [r3, #8]
 80002ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d13b      	bne.n	800032c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80002b4:	6878      	ldr	r0, [r7, #4]
 80002b6:	f001 f81b 	bl	80012f0 <ADC_Disable>
 80002ba:	4603      	mov	r3, r0
 80002bc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002c4:	f003 0310 	and.w	r3, r3, #16
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d12f      	bne.n	800032c <HAL_ADC_Init+0xe0>
 80002cc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d12b      	bne.n	800032c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002d8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80002dc:	f023 0302 	bic.w	r3, r3, #2
 80002e0:	f043 0202 	orr.w	r2, r3, #2
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	645a      	str	r2, [r3, #68]	; 0x44
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	687a      	ldr	r2, [r7, #4]
 80002ee:	6812      	ldr	r2, [r2, #0]
 80002f0:	6892      	ldr	r2, [r2, #8]
 80002f2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80002f6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	687a      	ldr	r2, [r7, #4]
 80002fe:	6812      	ldr	r2, [r2, #0]
 8000300:	6892      	ldr	r2, [r2, #8]
 8000302:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000306:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000308:	4b92      	ldr	r3, [pc, #584]	; (8000554 <HAL_ADC_Init+0x308>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a92      	ldr	r2, [pc, #584]	; (8000558 <HAL_ADC_Init+0x30c>)
 800030e:	fba2 2303 	umull	r2, r3, r2, r3
 8000312:	0c9a      	lsrs	r2, r3, #18
 8000314:	4613      	mov	r3, r2
 8000316:	009b      	lsls	r3, r3, #2
 8000318:	4413      	add	r3, r2
 800031a:	005b      	lsls	r3, r3, #1
 800031c:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 800031e:	e002      	b.n	8000326 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	3b01      	subs	r3, #1
 8000324:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8000326:	68fb      	ldr	r3, [r7, #12]
 8000328:	2b00      	cmp	r3, #0
 800032a:	d1f9      	bne.n	8000320 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000336:	2b00      	cmp	r3, #0
 8000338:	d007      	beq.n	800034a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	689b      	ldr	r3, [r3, #8]
 8000340:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000344:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000348:	d110      	bne.n	800036c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800034e:	f023 0312 	bic.w	r3, r3, #18
 8000352:	f043 0210 	orr.w	r2, r3, #16
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800035e:	f043 0201 	orr.w	r2, r3, #1
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8000366:	2301      	movs	r3, #1
 8000368:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000370:	f003 0310 	and.w	r3, r3, #16
 8000374:	2b00      	cmp	r3, #0
 8000376:	f040 814f 	bne.w	8000618 <HAL_ADC_Init+0x3cc>
 800037a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800037e:	2b00      	cmp	r3, #0
 8000380:	f040 814a 	bne.w	8000618 <HAL_ADC_Init+0x3cc>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	689b      	ldr	r3, [r3, #8]
 800038a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800038e:	2b00      	cmp	r3, #0
 8000390:	f040 8142 	bne.w	8000618 <HAL_ADC_Init+0x3cc>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000398:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800039c:	f043 0202 	orr.w	r2, r3, #2
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80003ac:	d004      	beq.n	80003b8 <HAL_ADC_Init+0x16c>
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	4a6a      	ldr	r2, [pc, #424]	; (800055c <HAL_ADC_Init+0x310>)
 80003b4:	4293      	cmp	r3, r2
 80003b6:	d101      	bne.n	80003bc <HAL_ADC_Init+0x170>
 80003b8:	4b69      	ldr	r3, [pc, #420]	; (8000560 <HAL_ADC_Init+0x314>)
 80003ba:	e000      	b.n	80003be <HAL_ADC_Init+0x172>
 80003bc:	4b69      	ldr	r3, [pc, #420]	; (8000564 <HAL_ADC_Init+0x318>)
 80003be:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80003c8:	d102      	bne.n	80003d0 <HAL_ADC_Init+0x184>
 80003ca:	4b64      	ldr	r3, [pc, #400]	; (800055c <HAL_ADC_Init+0x310>)
 80003cc:	613b      	str	r3, [r7, #16]
 80003ce:	e01a      	b.n	8000406 <HAL_ADC_Init+0x1ba>
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a61      	ldr	r2, [pc, #388]	; (800055c <HAL_ADC_Init+0x310>)
 80003d6:	4293      	cmp	r3, r2
 80003d8:	d103      	bne.n	80003e2 <HAL_ADC_Init+0x196>
 80003da:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80003de:	613b      	str	r3, [r7, #16]
 80003e0:	e011      	b.n	8000406 <HAL_ADC_Init+0x1ba>
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	681b      	ldr	r3, [r3, #0]
 80003e6:	4a60      	ldr	r2, [pc, #384]	; (8000568 <HAL_ADC_Init+0x31c>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d102      	bne.n	80003f2 <HAL_ADC_Init+0x1a6>
 80003ec:	4b5f      	ldr	r3, [pc, #380]	; (800056c <HAL_ADC_Init+0x320>)
 80003ee:	613b      	str	r3, [r7, #16]
 80003f0:	e009      	b.n	8000406 <HAL_ADC_Init+0x1ba>
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	4a5d      	ldr	r2, [pc, #372]	; (800056c <HAL_ADC_Init+0x320>)
 80003f8:	4293      	cmp	r3, r2
 80003fa:	d102      	bne.n	8000402 <HAL_ADC_Init+0x1b6>
 80003fc:	4b5a      	ldr	r3, [pc, #360]	; (8000568 <HAL_ADC_Init+0x31c>)
 80003fe:	613b      	str	r3, [r7, #16]
 8000400:	e001      	b.n	8000406 <HAL_ADC_Init+0x1ba>
 8000402:	2300      	movs	r3, #0
 8000404:	613b      	str	r3, [r7, #16]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	689b      	ldr	r3, [r3, #8]
 800040c:	f003 0303 	and.w	r3, r3, #3
 8000410:	2b01      	cmp	r3, #1
 8000412:	d108      	bne.n	8000426 <HAL_ADC_Init+0x1da>
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	681b      	ldr	r3, [r3, #0]
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	f003 0301 	and.w	r3, r3, #1
 800041e:	2b01      	cmp	r3, #1
 8000420:	d101      	bne.n	8000426 <HAL_ADC_Init+0x1da>
 8000422:	2301      	movs	r3, #1
 8000424:	e000      	b.n	8000428 <HAL_ADC_Init+0x1dc>
 8000426:	2300      	movs	r3, #0
 8000428:	2b00      	cmp	r3, #0
 800042a:	d11c      	bne.n	8000466 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800042c:	693b      	ldr	r3, [r7, #16]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800042e:	2b00      	cmp	r3, #0
 8000430:	d010      	beq.n	8000454 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000432:	693b      	ldr	r3, [r7, #16]
 8000434:	689b      	ldr	r3, [r3, #8]
 8000436:	f003 0303 	and.w	r3, r3, #3
 800043a:	2b01      	cmp	r3, #1
 800043c:	d107      	bne.n	800044e <HAL_ADC_Init+0x202>
 800043e:	693b      	ldr	r3, [r7, #16]
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f003 0301 	and.w	r3, r3, #1
 8000446:	2b01      	cmp	r3, #1
 8000448:	d101      	bne.n	800044e <HAL_ADC_Init+0x202>
 800044a:	2301      	movs	r3, #1
 800044c:	e000      	b.n	8000450 <HAL_ADC_Init+0x204>
 800044e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000450:	2b00      	cmp	r3, #0
 8000452:	d108      	bne.n	8000466 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000454:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000456:	689b      	ldr	r3, [r3, #8]
 8000458:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	685b      	ldr	r3, [r3, #4]
 8000460:	431a      	orrs	r2, r3
 8000462:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000464:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	69db      	ldr	r3, [r3, #28]
 800046a:	035a      	lsls	r2, r3, #13
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000470:	2b01      	cmp	r3, #1
 8000472:	d002      	beq.n	800047a <HAL_ADC_Init+0x22e>
 8000474:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000478:	e000      	b.n	800047c <HAL_ADC_Init+0x230>
 800047a:	2300      	movs	r3, #0
 800047c:	431a      	orrs	r2, r3
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	68db      	ldr	r3, [r3, #12]
 8000482:	431a      	orrs	r2, r3
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	689b      	ldr	r3, [r3, #8]
 8000488:	4313      	orrs	r3, r2
 800048a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800048c:	4313      	orrs	r3, r2
 800048e:	66bb      	str	r3, [r7, #104]	; 0x68
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000494:	2b01      	cmp	r3, #1
 8000496:	d11b      	bne.n	80004d0 <HAL_ADC_Init+0x284>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	69db      	ldr	r3, [r3, #28]
 800049c:	2b00      	cmp	r3, #0
 800049e:	d109      	bne.n	80004b4 <HAL_ADC_Init+0x268>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004a4:	3b01      	subs	r3, #1
 80004a6:	045a      	lsls	r2, r3, #17
 80004a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80004aa:	4313      	orrs	r3, r2
 80004ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80004b0:	66bb      	str	r3, [r7, #104]	; 0x68
 80004b2:	e00d      	b.n	80004d0 <HAL_ADC_Init+0x284>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80004b8:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80004bc:	f043 0220 	orr.w	r2, r3, #32
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80004c8:	f043 0201 	orr.w	r2, r3, #1
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004d4:	2b01      	cmp	r3, #1
 80004d6:	d055      	beq.n	8000584 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a22      	ldr	r2, [pc, #136]	; (8000568 <HAL_ADC_Init+0x31c>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d004      	beq.n	80004ec <HAL_ADC_Init+0x2a0>
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4a21      	ldr	r2, [pc, #132]	; (800056c <HAL_ADC_Init+0x320>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d141      	bne.n	8000570 <HAL_ADC_Init+0x324>
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004f0:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80004f4:	d02a      	beq.n	800054c <HAL_ADC_Init+0x300>
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80004fe:	d022      	beq.n	8000546 <HAL_ADC_Init+0x2fa>
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000504:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8000508:	d01a      	beq.n	8000540 <HAL_ADC_Init+0x2f4>
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800050e:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8000512:	d012      	beq.n	800053a <HAL_ADC_Init+0x2ee>
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000518:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 800051c:	d00a      	beq.n	8000534 <HAL_ADC_Init+0x2e8>
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000522:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8000526:	d002      	beq.n	800052e <HAL_ADC_Init+0x2e2>
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800052c:	e024      	b.n	8000578 <HAL_ADC_Init+0x32c>
 800052e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000532:	e021      	b.n	8000578 <HAL_ADC_Init+0x32c>
 8000534:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000538:	e01e      	b.n	8000578 <HAL_ADC_Init+0x32c>
 800053a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800053e:	e01b      	b.n	8000578 <HAL_ADC_Init+0x32c>
 8000540:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000544:	e018      	b.n	8000578 <HAL_ADC_Init+0x32c>
 8000546:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800054a:	e015      	b.n	8000578 <HAL_ADC_Init+0x32c>
 800054c:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000550:	e012      	b.n	8000578 <HAL_ADC_Init+0x32c>
 8000552:	bf00      	nop
 8000554:	20000010 	.word	0x20000010
 8000558:	431bde83 	.word	0x431bde83
 800055c:	50000100 	.word	0x50000100
 8000560:	50000300 	.word	0x50000300
 8000564:	50000700 	.word	0x50000700
 8000568:	50000400 	.word	0x50000400
 800056c:	50000500 	.word	0x50000500
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000574:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000578:	687a      	ldr	r2, [r7, #4]
 800057a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800057c:	4313      	orrs	r3, r2
 800057e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000580:	4313      	orrs	r3, r2
 8000582:	66bb      	str	r3, [r7, #104]	; 0x68
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	689b      	ldr	r3, [r3, #8]
 800058a:	f003 030c 	and.w	r3, r3, #12
 800058e:	2b00      	cmp	r3, #0
 8000590:	d113      	bne.n	80005ba <HAL_ADC_Init+0x36e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	681a      	ldr	r2, [r3, #0]
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80005a0:	f023 0302 	bic.w	r3, r3, #2
 80005a4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	699b      	ldr	r3, [r3, #24]
 80005aa:	039a      	lsls	r2, r3, #14
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005b0:	005b      	lsls	r3, r3, #1
 80005b2:	4313      	orrs	r3, r2
 80005b4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80005b6:	4313      	orrs	r3, r2
 80005b8:	66bb      	str	r3, [r7, #104]	; 0x68
                       ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	681a      	ldr	r2, [r3, #0]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	68d9      	ldr	r1, [r3, #12]
 80005c4:	4b1d      	ldr	r3, [pc, #116]	; (800063c <HAL_ADC_Init+0x3f0>)
 80005c6:	400b      	ands	r3, r1
 80005c8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80005ca:	430b      	orrs	r3, r1
 80005cc:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	691b      	ldr	r3, [r3, #16]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d10c      	bne.n	80005f0 <HAL_ADC_Init+0x3a4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	687a      	ldr	r2, [r7, #4]
 80005dc:	6812      	ldr	r2, [r2, #0]
 80005de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80005e0:	f022 010f 	bic.w	r1, r2, #15
 80005e4:	687a      	ldr	r2, [r7, #4]
 80005e6:	6a12      	ldr	r2, [r2, #32]
 80005e8:	3a01      	subs	r2, #1
 80005ea:	430a      	orrs	r2, r1
 80005ec:	631a      	str	r2, [r3, #48]	; 0x30
 80005ee:	e007      	b.n	8000600 <HAL_ADC_Init+0x3b4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	687a      	ldr	r2, [r7, #4]
 80005f6:	6812      	ldr	r2, [r2, #0]
 80005f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80005fa:	f022 020f 	bic.w	r2, r2, #15
 80005fe:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2200      	movs	r2, #0
 8000604:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800060a:	f023 0303 	bic.w	r3, r3, #3
 800060e:	f043 0201 	orr.w	r2, r3, #1
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	645a      	str	r2, [r3, #68]	; 0x44
 8000616:	e00a      	b.n	800062e <HAL_ADC_Init+0x3e2>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800061c:	f023 0312 	bic.w	r3, r3, #18
 8000620:	f043 0210 	orr.w	r2, r3, #16
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	645a      	str	r2, [r3, #68]	; 0x44
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000628:	2301      	movs	r3, #1
 800062a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800062e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8000632:	4618      	mov	r0, r3
 8000634:	3770      	adds	r7, #112	; 0x70
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	fff0c007 	.word	0xfff0c007

08000640 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000648:	2300      	movs	r3, #0
 800064a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	689b      	ldr	r3, [r3, #8]
 8000652:	f003 0304 	and.w	r3, r3, #4
 8000656:	2b00      	cmp	r3, #0
 8000658:	f040 80f9 	bne.w	800084e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000662:	2b01      	cmp	r3, #1
 8000664:	d101      	bne.n	800066a <HAL_ADC_Start+0x2a>
 8000666:	2302      	movs	r3, #2
 8000668:	e0f4      	b.n	8000854 <HAL_ADC_Start+0x214>
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	2201      	movs	r2, #1
 800066e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000672:	6878      	ldr	r0, [r7, #4]
 8000674:	f000 fdde 	bl	8001234 <ADC_Enable>
 8000678:	4603      	mov	r3, r0
 800067a:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800067c:	7bfb      	ldrb	r3, [r7, #15]
 800067e:	2b00      	cmp	r3, #0
 8000680:	f040 80e0 	bne.w	8000844 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000688:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800068c:	f023 0301 	bic.w	r3, r3, #1
 8000690:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80006a0:	d004      	beq.n	80006ac <HAL_ADC_Start+0x6c>
 80006a2:	687b      	ldr	r3, [r7, #4]
 80006a4:	681b      	ldr	r3, [r3, #0]
 80006a6:	4a6d      	ldr	r2, [pc, #436]	; (800085c <HAL_ADC_Start+0x21c>)
 80006a8:	4293      	cmp	r3, r2
 80006aa:	d106      	bne.n	80006ba <HAL_ADC_Start+0x7a>
 80006ac:	4b6c      	ldr	r3, [pc, #432]	; (8000860 <HAL_ADC_Start+0x220>)
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	f003 031f 	and.w	r3, r3, #31
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d010      	beq.n	80006da <HAL_ADC_Start+0x9a>
 80006b8:	e005      	b.n	80006c6 <HAL_ADC_Start+0x86>
 80006ba:	4b6a      	ldr	r3, [pc, #424]	; (8000864 <HAL_ADC_Start+0x224>)
 80006bc:	689b      	ldr	r3, [r3, #8]
 80006be:	f003 031f 	and.w	r3, r3, #31
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d009      	beq.n	80006da <HAL_ADC_Start+0x9a>
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80006ce:	d004      	beq.n	80006da <HAL_ADC_Start+0x9a>
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	4a64      	ldr	r2, [pc, #400]	; (8000868 <HAL_ADC_Start+0x228>)
 80006d6:	4293      	cmp	r3, r2
 80006d8:	d115      	bne.n	8000706 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006de:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	68db      	ldr	r3, [r3, #12]
 80006ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d036      	beq.n	8000762 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80006fc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	645a      	str	r2, [r3, #68]	; 0x44
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000704:	e02d      	b.n	8000762 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800070a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800071a:	d004      	beq.n	8000726 <HAL_ADC_Start+0xe6>
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	4a4e      	ldr	r2, [pc, #312]	; (800085c <HAL_ADC_Start+0x21c>)
 8000722:	4293      	cmp	r3, r2
 8000724:	d10a      	bne.n	800073c <HAL_ADC_Start+0xfc>
 8000726:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800072a:	68db      	ldr	r3, [r3, #12]
 800072c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000730:	2b00      	cmp	r3, #0
 8000732:	bf14      	ite	ne
 8000734:	2301      	movne	r3, #1
 8000736:	2300      	moveq	r3, #0
 8000738:	b2db      	uxtb	r3, r3
 800073a:	e008      	b.n	800074e <HAL_ADC_Start+0x10e>
 800073c:	4b4a      	ldr	r3, [pc, #296]	; (8000868 <HAL_ADC_Start+0x228>)
 800073e:	68db      	ldr	r3, [r3, #12]
 8000740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000744:	2b00      	cmp	r3, #0
 8000746:	bf14      	ite	ne
 8000748:	2301      	movne	r3, #1
 800074a:	2300      	moveq	r3, #0
 800074c:	b2db      	uxtb	r3, r3
 800074e:	2b00      	cmp	r3, #0
 8000750:	d007      	beq.n	8000762 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000756:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800075a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	645a      	str	r2, [r3, #68]	; 0x44
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000766:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800076a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800076e:	d106      	bne.n	800077e <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000774:	f023 0206 	bic.w	r2, r3, #6
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	649a      	str	r2, [r3, #72]	; 0x48
 800077c:	e002      	b.n	8000784 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2200      	movs	r2, #0
 8000782:	649a      	str	r2, [r3, #72]	; 0x48
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	2200      	movs	r2, #0
 8000788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	221c      	movs	r2, #28
 8000792:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800079c:	d004      	beq.n	80007a8 <HAL_ADC_Start+0x168>
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a2e      	ldr	r2, [pc, #184]	; (800085c <HAL_ADC_Start+0x21c>)
 80007a4:	4293      	cmp	r3, r2
 80007a6:	d106      	bne.n	80007b6 <HAL_ADC_Start+0x176>
 80007a8:	4b2d      	ldr	r3, [pc, #180]	; (8000860 <HAL_ADC_Start+0x220>)
 80007aa:	689b      	ldr	r3, [r3, #8]
 80007ac:	f003 031f 	and.w	r3, r3, #31
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d03e      	beq.n	8000832 <HAL_ADC_Start+0x1f2>
 80007b4:	e005      	b.n	80007c2 <HAL_ADC_Start+0x182>
 80007b6:	4b2b      	ldr	r3, [pc, #172]	; (8000864 <HAL_ADC_Start+0x224>)
 80007b8:	689b      	ldr	r3, [r3, #8]
 80007ba:	f003 031f 	and.w	r3, r3, #31
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d037      	beq.n	8000832 <HAL_ADC_Start+0x1f2>
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80007ca:	d004      	beq.n	80007d6 <HAL_ADC_Start+0x196>
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a22      	ldr	r2, [pc, #136]	; (800085c <HAL_ADC_Start+0x21c>)
 80007d2:	4293      	cmp	r3, r2
 80007d4:	d106      	bne.n	80007e4 <HAL_ADC_Start+0x1a4>
 80007d6:	4b22      	ldr	r3, [pc, #136]	; (8000860 <HAL_ADC_Start+0x220>)
 80007d8:	689b      	ldr	r3, [r3, #8]
 80007da:	f003 031f 	and.w	r3, r3, #31
 80007de:	2b05      	cmp	r3, #5
 80007e0:	d027      	beq.n	8000832 <HAL_ADC_Start+0x1f2>
 80007e2:	e005      	b.n	80007f0 <HAL_ADC_Start+0x1b0>
 80007e4:	4b1f      	ldr	r3, [pc, #124]	; (8000864 <HAL_ADC_Start+0x224>)
 80007e6:	689b      	ldr	r3, [r3, #8]
 80007e8:	f003 031f 	and.w	r3, r3, #31
 80007ec:	2b05      	cmp	r3, #5
 80007ee:	d020      	beq.n	8000832 <HAL_ADC_Start+0x1f2>
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80007f8:	d004      	beq.n	8000804 <HAL_ADC_Start+0x1c4>
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	4a17      	ldr	r2, [pc, #92]	; (800085c <HAL_ADC_Start+0x21c>)
 8000800:	4293      	cmp	r3, r2
 8000802:	d106      	bne.n	8000812 <HAL_ADC_Start+0x1d2>
 8000804:	4b16      	ldr	r3, [pc, #88]	; (8000860 <HAL_ADC_Start+0x220>)
 8000806:	689b      	ldr	r3, [r3, #8]
 8000808:	f003 031f 	and.w	r3, r3, #31
 800080c:	2b09      	cmp	r3, #9
 800080e:	d010      	beq.n	8000832 <HAL_ADC_Start+0x1f2>
 8000810:	e005      	b.n	800081e <HAL_ADC_Start+0x1de>
 8000812:	4b14      	ldr	r3, [pc, #80]	; (8000864 <HAL_ADC_Start+0x224>)
 8000814:	689b      	ldr	r3, [r3, #8]
 8000816:	f003 031f 	and.w	r3, r3, #31
 800081a:	2b09      	cmp	r3, #9
 800081c:	d009      	beq.n	8000832 <HAL_ADC_Start+0x1f2>
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000826:	d004      	beq.n	8000832 <HAL_ADC_Start+0x1f2>
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a0e      	ldr	r2, [pc, #56]	; (8000868 <HAL_ADC_Start+0x228>)
 800082e:	4293      	cmp	r3, r2
 8000830:	d10f      	bne.n	8000852 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	687a      	ldr	r2, [r7, #4]
 8000838:	6812      	ldr	r2, [r2, #0]
 800083a:	6892      	ldr	r2, [r2, #8]
 800083c:	f042 0204 	orr.w	r2, r2, #4
 8000840:	609a      	str	r2, [r3, #8]
 8000842:	e006      	b.n	8000852 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	2200      	movs	r2, #0
 8000848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800084c:	e001      	b.n	8000852 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800084e:	2302      	movs	r3, #2
 8000850:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000852:	7bfb      	ldrb	r3, [r7, #15]
}
 8000854:	4618      	mov	r0, r3
 8000856:	3710      	adds	r7, #16
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	50000100 	.word	0x50000100
 8000860:	50000300 	.word	0x50000300
 8000864:	50000700 	.word	0x50000700
 8000868:	50000400 	.word	0x50000400

0800086c <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b086      	sub	sp, #24
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000876:	2300      	movs	r3, #0
 8000878:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	695b      	ldr	r3, [r3, #20]
 800087e:	2b08      	cmp	r3, #8
 8000880:	d102      	bne.n	8000888 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000882:	2308      	movs	r3, #8
 8000884:	617b      	str	r3, [r7, #20]
 8000886:	e03a      	b.n	80008fe <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000890:	d004      	beq.n	800089c <HAL_ADC_PollForConversion+0x30>
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a6e      	ldr	r2, [pc, #440]	; (8000a50 <HAL_ADC_PollForConversion+0x1e4>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d101      	bne.n	80008a0 <HAL_ADC_PollForConversion+0x34>
 800089c:	4b6d      	ldr	r3, [pc, #436]	; (8000a54 <HAL_ADC_PollForConversion+0x1e8>)
 800089e:	e000      	b.n	80008a2 <HAL_ADC_PollForConversion+0x36>
 80008a0:	4b6d      	ldr	r3, [pc, #436]	; (8000a58 <HAL_ADC_PollForConversion+0x1ec>)
 80008a2:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	689b      	ldr	r3, [r3, #8]
 80008a8:	f003 031f 	and.w	r3, r3, #31
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d112      	bne.n	80008d6 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	68db      	ldr	r3, [r3, #12]
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	2b01      	cmp	r3, #1
 80008bc:	d11d      	bne.n	80008fa <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c2:	f043 0220 	orr.w	r2, r3, #32
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2200      	movs	r2, #0
 80008ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        
        return HAL_ERROR;
 80008d2:	2301      	movs	r3, #1
 80008d4:	e0b8      	b.n	8000a48 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80008d6:	68fb      	ldr	r3, [r7, #12]
 80008d8:	689b      	ldr	r3, [r3, #8]
 80008da:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d00b      	beq.n	80008fa <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008e6:	f043 0220 	orr.w	r2, r3, #32
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	2200      	movs	r2, #0
 80008f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        
        return HAL_ERROR;
 80008f6:	2301      	movs	r3, #1
 80008f8:	e0a6      	b.n	8000a48 <HAL_ADC_PollForConversion+0x1dc>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80008fa:	230c      	movs	r3, #12
 80008fc:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000906:	d004      	beq.n	8000912 <HAL_ADC_PollForConversion+0xa6>
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a50      	ldr	r2, [pc, #320]	; (8000a50 <HAL_ADC_PollForConversion+0x1e4>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d106      	bne.n	8000920 <HAL_ADC_PollForConversion+0xb4>
 8000912:	4b50      	ldr	r3, [pc, #320]	; (8000a54 <HAL_ADC_PollForConversion+0x1e8>)
 8000914:	689b      	ldr	r3, [r3, #8]
 8000916:	f003 031f 	and.w	r3, r3, #31
 800091a:	2b00      	cmp	r3, #0
 800091c:	d010      	beq.n	8000940 <HAL_ADC_PollForConversion+0xd4>
 800091e:	e005      	b.n	800092c <HAL_ADC_PollForConversion+0xc0>
 8000920:	4b4d      	ldr	r3, [pc, #308]	; (8000a58 <HAL_ADC_PollForConversion+0x1ec>)
 8000922:	689b      	ldr	r3, [r3, #8]
 8000924:	f003 031f 	and.w	r3, r3, #31
 8000928:	2b00      	cmp	r3, #0
 800092a:	d009      	beq.n	8000940 <HAL_ADC_PollForConversion+0xd4>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000934:	d004      	beq.n	8000940 <HAL_ADC_PollForConversion+0xd4>
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	4a48      	ldr	r2, [pc, #288]	; (8000a5c <HAL_ADC_PollForConversion+0x1f0>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d104      	bne.n	800094a <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	68db      	ldr	r3, [r3, #12]
 8000946:	613b      	str	r3, [r7, #16]
 8000948:	e00f      	b.n	800096a <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000952:	d004      	beq.n	800095e <HAL_ADC_PollForConversion+0xf2>
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	4a3d      	ldr	r2, [pc, #244]	; (8000a50 <HAL_ADC_PollForConversion+0x1e4>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d102      	bne.n	8000964 <HAL_ADC_PollForConversion+0xf8>
 800095e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000962:	e000      	b.n	8000966 <HAL_ADC_PollForConversion+0xfa>
 8000964:	4b3d      	ldr	r3, [pc, #244]	; (8000a5c <HAL_ADC_PollForConversion+0x1f0>)
 8000966:	68db      	ldr	r3, [r3, #12]
 8000968:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 800096a:	f7ff fc63 	bl	8000234 <HAL_GetTick>
 800096e:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8000970:	e01a      	b.n	80009a8 <HAL_ADC_PollForConversion+0x13c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8000972:	683b      	ldr	r3, [r7, #0]
 8000974:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000978:	d016      	beq.n	80009a8 <HAL_ADC_PollForConversion+0x13c>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d007      	beq.n	8000990 <HAL_ADC_PollForConversion+0x124>
 8000980:	f7ff fc58 	bl	8000234 <HAL_GetTick>
 8000984:	4602      	mov	r2, r0
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	1ad2      	subs	r2, r2, r3
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	429a      	cmp	r2, r3
 800098e:	d90b      	bls.n	80009a8 <HAL_ADC_PollForConversion+0x13c>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000994:	f043 0204 	orr.w	r2, r3, #4
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	2200      	movs	r2, #0
 80009a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        
        return HAL_TIMEOUT;
 80009a4:	2303      	movs	r3, #3
 80009a6:	e04f      	b.n	8000a48 <HAL_ADC_PollForConversion+0x1dc>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	697b      	ldr	r3, [r7, #20]
 80009b0:	4013      	ands	r3, r2
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d0dd      	beq.n	8000972 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ba:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	68db      	ldr	r3, [r3, #12]
 80009c8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d131      	bne.n	8000a34 <HAL_ADC_PollForConversion+0x1c8>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80009d0:	693b      	ldr	r3, [r7, #16]
 80009d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d12c      	bne.n	8000a34 <HAL_ADC_PollForConversion+0x1c8>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	f003 0308 	and.w	r3, r3, #8
 80009e4:	2b08      	cmp	r3, #8
 80009e6:	d125      	bne.n	8000a34 <HAL_ADC_PollForConversion+0x1c8>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	689b      	ldr	r3, [r3, #8]
 80009ee:	f003 0304 	and.w	r3, r3, #4
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d112      	bne.n	8000a1c <HAL_ADC_PollForConversion+0x1b0>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	645a      	str	r2, [r3, #68]	; 0x44
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d112      	bne.n	8000a34 <HAL_ADC_PollForConversion+0x1c8>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a12:	f043 0201 	orr.w	r2, r3, #1
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	645a      	str	r2, [r3, #68]	; 0x44
 8000a1a:	e00b      	b.n	8000a34 <HAL_ADC_PollForConversion+0x1c8>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a20:	f043 0220 	orr.w	r2, r3, #32
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000a2c:	f043 0201 	orr.w	r2, r3, #1
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	649a      	str	r2, [r3, #72]	; 0x48
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d103      	bne.n	8000a46 <HAL_ADC_PollForConversion+0x1da>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	697a      	ldr	r2, [r7, #20]
 8000a44:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000a46:	2300      	movs	r3, #0
}
 8000a48:	4618      	mov	r0, r3
 8000a4a:	3718      	adds	r7, #24
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	50000100 	.word	0x50000100
 8000a54:	50000300 	.word	0x50000300
 8000a58:	50000700 	.word	0x50000700
 8000a5c:	50000400 	.word	0x50000400

08000a60 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b083      	sub	sp, #12
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
	...

08000a7c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000a7c:	b490      	push	{r4, r7}
 8000a7e:	b09c      	sub	sp, #112	; 0x70
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a86:	2300      	movs	r3, #0
 8000a88:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000a96:	2b01      	cmp	r3, #1
 8000a98:	d101      	bne.n	8000a9e <HAL_ADC_ConfigChannel+0x22>
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	e2cd      	b.n	800103a <HAL_ADC_ConfigChannel+0x5be>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	689b      	ldr	r3, [r3, #8]
 8000aac:	f003 0304 	and.w	r3, r3, #4
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	f040 82b1 	bne.w	8001018 <HAL_ADC_ConfigChannel+0x59c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	2b04      	cmp	r3, #4
 8000abc:	d81c      	bhi.n	8000af8 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6819      	ldr	r1, [r3, #0]
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	685a      	ldr	r2, [r3, #4]
 8000acc:	4613      	mov	r3, r2
 8000ace:	005b      	lsls	r3, r3, #1
 8000ad0:	4413      	add	r3, r2
 8000ad2:	005b      	lsls	r3, r3, #1
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	231f      	movs	r3, #31
 8000ad8:	4093      	lsls	r3, r2
 8000ada:	43db      	mvns	r3, r3
 8000adc:	4018      	ands	r0, r3
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	681c      	ldr	r4, [r3, #0]
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	685a      	ldr	r2, [r3, #4]
 8000ae6:	4613      	mov	r3, r2
 8000ae8:	005b      	lsls	r3, r3, #1
 8000aea:	4413      	add	r3, r2
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	fa04 f303 	lsl.w	r3, r4, r3
 8000af2:	4303      	orrs	r3, r0
 8000af4:	630b      	str	r3, [r1, #48]	; 0x30
 8000af6:	e063      	b.n	8000bc0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	685b      	ldr	r3, [r3, #4]
 8000afc:	2b09      	cmp	r3, #9
 8000afe:	d81e      	bhi.n	8000b3e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	6819      	ldr	r1, [r3, #0]
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	685a      	ldr	r2, [r3, #4]
 8000b0e:	4613      	mov	r3, r2
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	4413      	add	r3, r2
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	3b1e      	subs	r3, #30
 8000b18:	221f      	movs	r2, #31
 8000b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b1e:	43db      	mvns	r3, r3
 8000b20:	4018      	ands	r0, r3
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	681c      	ldr	r4, [r3, #0]
 8000b26:	683b      	ldr	r3, [r7, #0]
 8000b28:	685a      	ldr	r2, [r3, #4]
 8000b2a:	4613      	mov	r3, r2
 8000b2c:	005b      	lsls	r3, r3, #1
 8000b2e:	4413      	add	r3, r2
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	3b1e      	subs	r3, #30
 8000b34:	fa04 f303 	lsl.w	r3, r4, r3
 8000b38:	4303      	orrs	r3, r0
 8000b3a:	634b      	str	r3, [r1, #52]	; 0x34
 8000b3c:	e040      	b.n	8000bc0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	2b0e      	cmp	r3, #14
 8000b44:	d81e      	bhi.n	8000b84 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	6819      	ldr	r1, [r3, #0]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8000b50:	683b      	ldr	r3, [r7, #0]
 8000b52:	685a      	ldr	r2, [r3, #4]
 8000b54:	4613      	mov	r3, r2
 8000b56:	005b      	lsls	r3, r3, #1
 8000b58:	4413      	add	r3, r2
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	3b3c      	subs	r3, #60	; 0x3c
 8000b5e:	221f      	movs	r2, #31
 8000b60:	fa02 f303 	lsl.w	r3, r2, r3
 8000b64:	43db      	mvns	r3, r3
 8000b66:	4018      	ands	r0, r3
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	681c      	ldr	r4, [r3, #0]
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685a      	ldr	r2, [r3, #4]
 8000b70:	4613      	mov	r3, r2
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	4413      	add	r3, r2
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	3b3c      	subs	r3, #60	; 0x3c
 8000b7a:	fa04 f303 	lsl.w	r3, r4, r3
 8000b7e:	4303      	orrs	r3, r0
 8000b80:	638b      	str	r3, [r1, #56]	; 0x38
 8000b82:	e01d      	b.n	8000bc0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6819      	ldr	r1, [r3, #0]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	685a      	ldr	r2, [r3, #4]
 8000b92:	4613      	mov	r3, r2
 8000b94:	005b      	lsls	r3, r3, #1
 8000b96:	4413      	add	r3, r2
 8000b98:	005b      	lsls	r3, r3, #1
 8000b9a:	3b5a      	subs	r3, #90	; 0x5a
 8000b9c:	221f      	movs	r2, #31
 8000b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba2:	43db      	mvns	r3, r3
 8000ba4:	4018      	ands	r0, r3
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	681c      	ldr	r4, [r3, #0]
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	685a      	ldr	r2, [r3, #4]
 8000bae:	4613      	mov	r3, r2
 8000bb0:	005b      	lsls	r3, r3, #1
 8000bb2:	4413      	add	r3, r2
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	3b5a      	subs	r3, #90	; 0x5a
 8000bb8:	fa04 f303 	lsl.w	r3, r4, r3
 8000bbc:	4303      	orrs	r3, r0
 8000bbe:	63cb      	str	r3, [r1, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	f003 030c 	and.w	r3, r3, #12
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	f040 80e5 	bne.w	8000d9a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8000bd0:	683b      	ldr	r3, [r7, #0]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b09      	cmp	r3, #9
 8000bd6:	d91c      	bls.n	8000c12 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	6819      	ldr	r1, [r3, #0]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	6998      	ldr	r0, [r3, #24]
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	681a      	ldr	r2, [r3, #0]
 8000be6:	4613      	mov	r3, r2
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	4413      	add	r3, r2
 8000bec:	3b1e      	subs	r3, #30
 8000bee:	2207      	movs	r2, #7
 8000bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bf4:	43db      	mvns	r3, r3
 8000bf6:	4018      	ands	r0, r3
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	689c      	ldr	r4, [r3, #8]
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	681a      	ldr	r2, [r3, #0]
 8000c00:	4613      	mov	r3, r2
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	4413      	add	r3, r2
 8000c06:	3b1e      	subs	r3, #30
 8000c08:	fa04 f303 	lsl.w	r3, r4, r3
 8000c0c:	4303      	orrs	r3, r0
 8000c0e:	618b      	str	r3, [r1, #24]
 8000c10:	e019      	b.n	8000c46 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6819      	ldr	r1, [r3, #0]
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	6958      	ldr	r0, [r3, #20]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	4613      	mov	r3, r2
 8000c22:	005b      	lsls	r3, r3, #1
 8000c24:	4413      	add	r3, r2
 8000c26:	2207      	movs	r2, #7
 8000c28:	fa02 f303 	lsl.w	r3, r2, r3
 8000c2c:	43db      	mvns	r3, r3
 8000c2e:	4018      	ands	r0, r3
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	689c      	ldr	r4, [r3, #8]
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	4413      	add	r3, r2
 8000c3e:	fa04 f303 	lsl.w	r3, r4, r3
 8000c42:	4303      	orrs	r3, r0
 8000c44:	614b      	str	r3, [r1, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	695a      	ldr	r2, [r3, #20]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	08db      	lsrs	r3, r3, #3
 8000c52:	f003 0303 	and.w	r3, r3, #3
 8000c56:	005b      	lsls	r3, r3, #1
 8000c58:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5c:	66bb      	str	r3, [r7, #104]	; 0x68
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8000c5e:	683b      	ldr	r3, [r7, #0]
 8000c60:	691b      	ldr	r3, [r3, #16]
 8000c62:	3b01      	subs	r3, #1
 8000c64:	2b03      	cmp	r3, #3
 8000c66:	d84f      	bhi.n	8000d08 <HAL_ADC_ConfigChannel+0x28c>
 8000c68:	a201      	add	r2, pc, #4	; (adr r2, 8000c70 <HAL_ADC_ConfigChannel+0x1f4>)
 8000c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c6e:	bf00      	nop
 8000c70:	08000c81 	.word	0x08000c81
 8000c74:	08000ca3 	.word	0x08000ca3
 8000c78:	08000cc5 	.word	0x08000cc5
 8000c7c:	08000ce7 	.word	0x08000ce7
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8000c8a:	4ba1      	ldr	r3, [pc, #644]	; (8000f10 <HAL_ADC_ConfigChannel+0x494>)
 8000c8c:	400b      	ands	r3, r1
 8000c8e:	6839      	ldr	r1, [r7, #0]
 8000c90:	6809      	ldr	r1, [r1, #0]
 8000c92:	0688      	lsls	r0, r1, #26
 8000c94:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000c96:	4301      	orrs	r1, r0
 8000c98:	430b      	orrs	r3, r1
 8000c9a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c9e:	6613      	str	r3, [r2, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000ca0:	e07b      	b.n	8000d9a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8000cac:	4b98      	ldr	r3, [pc, #608]	; (8000f10 <HAL_ADC_ConfigChannel+0x494>)
 8000cae:	400b      	ands	r3, r1
 8000cb0:	6839      	ldr	r1, [r7, #0]
 8000cb2:	6809      	ldr	r1, [r1, #0]
 8000cb4:	0688      	lsls	r0, r1, #26
 8000cb6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000cb8:	4301      	orrs	r1, r0
 8000cba:	430b      	orrs	r3, r1
 8000cbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000cc0:	6653      	str	r3, [r2, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000cc2:	e06a      	b.n	8000d9a <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	681a      	ldr	r2, [r3, #0]
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8000cce:	4b90      	ldr	r3, [pc, #576]	; (8000f10 <HAL_ADC_ConfigChannel+0x494>)
 8000cd0:	400b      	ands	r3, r1
 8000cd2:	6839      	ldr	r1, [r7, #0]
 8000cd4:	6809      	ldr	r1, [r1, #0]
 8000cd6:	0688      	lsls	r0, r1, #26
 8000cd8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000cda:	4301      	orrs	r1, r0
 8000cdc:	430b      	orrs	r3, r1
 8000cde:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ce2:	6693      	str	r3, [r2, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000ce4:	e059      	b.n	8000d9a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681a      	ldr	r2, [r3, #0]
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 8000cf0:	4b87      	ldr	r3, [pc, #540]	; (8000f10 <HAL_ADC_ConfigChannel+0x494>)
 8000cf2:	400b      	ands	r3, r1
 8000cf4:	6839      	ldr	r1, [r7, #0]
 8000cf6:	6809      	ldr	r1, [r1, #0]
 8000cf8:	0688      	lsls	r0, r1, #26
 8000cfa:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000cfc:	4301      	orrs	r1, r0
 8000cfe:	430b      	orrs	r3, r1
 8000d00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000d04:	66d3      	str	r3, [r2, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000d06:	e048      	b.n	8000d9a <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d0e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	069b      	lsls	r3, r3, #26
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d107      	bne.n	8000d2c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	6812      	ldr	r2, [r2, #0]
 8000d24:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8000d26:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000d2a:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000d32:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	069b      	lsls	r3, r3, #26
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d107      	bne.n	8000d50 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	687a      	ldr	r2, [r7, #4]
 8000d46:	6812      	ldr	r2, [r2, #0]
 8000d48:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8000d4a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000d4e:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000d56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	069b      	lsls	r3, r3, #26
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d107      	bne.n	8000d74 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	687a      	ldr	r2, [r7, #4]
 8000d6a:	6812      	ldr	r2, [r2, #0]
 8000d6c:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8000d6e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000d72:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000d7a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	069b      	lsls	r3, r3, #26
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d107      	bne.n	8000d98 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	687a      	ldr	r2, [r7, #4]
 8000d8e:	6812      	ldr	r2, [r2, #0]
 8000d90:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8000d92:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000d96:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8000d98:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	689b      	ldr	r3, [r3, #8]
 8000da0:	f003 0303 	and.w	r3, r3, #3
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d108      	bne.n	8000dba <HAL_ADC_ConfigChannel+0x33e>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f003 0301 	and.w	r3, r3, #1
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d101      	bne.n	8000dba <HAL_ADC_ConfigChannel+0x33e>
 8000db6:	2301      	movs	r3, #1
 8000db8:	e000      	b.n	8000dbc <HAL_ADC_ConfigChannel+0x340>
 8000dba:	2300      	movs	r3, #0
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	f040 8136 	bne.w	800102e <HAL_ADC_ConfigChannel+0x5b2>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	68db      	ldr	r3, [r3, #12]
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d00f      	beq.n	8000dea <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	687a      	ldr	r2, [r7, #4]
 8000dd0:	6812      	ldr	r2, [r2, #0]
 8000dd2:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8000dd6:	683a      	ldr	r2, [r7, #0]
 8000dd8:	6812      	ldr	r2, [r2, #0]
 8000dda:	2001      	movs	r0, #1
 8000ddc:	fa00 f202 	lsl.w	r2, r0, r2
 8000de0:	43d2      	mvns	r2, r2
 8000de2:	400a      	ands	r2, r1
 8000de4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8000de8:	e04a      	b.n	8000e80 <HAL_ADC_ConfigChannel+0x404>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	687a      	ldr	r2, [r7, #4]
 8000df0:	6812      	ldr	r2, [r2, #0]
 8000df2:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8000df6:	683a      	ldr	r2, [r7, #0]
 8000df8:	6812      	ldr	r2, [r2, #0]
 8000dfa:	2001      	movs	r0, #1
 8000dfc:	fa00 f202 	lsl.w	r2, r0, r2
 8000e00:	430a      	orrs	r2, r1
 8000e02:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2b09      	cmp	r3, #9
 8000e0c:	d91c      	bls.n	8000e48 <HAL_ADC_ConfigChannel+0x3cc>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6819      	ldr	r1, [r3, #0]
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	6998      	ldr	r0, [r3, #24]
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	4413      	add	r3, r2
 8000e22:	3b1b      	subs	r3, #27
 8000e24:	2207      	movs	r2, #7
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	4018      	ands	r0, r3
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	689c      	ldr	r4, [r3, #8]
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	4613      	mov	r3, r2
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	4413      	add	r3, r2
 8000e3c:	3b1b      	subs	r3, #27
 8000e3e:	fa04 f303 	lsl.w	r3, r4, r3
 8000e42:	4303      	orrs	r3, r0
 8000e44:	618b      	str	r3, [r1, #24]
 8000e46:	e01b      	b.n	8000e80 <HAL_ADC_ConfigChannel+0x404>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6819      	ldr	r1, [r3, #0]
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	6958      	ldr	r0, [r3, #20]
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	1c5a      	adds	r2, r3, #1
 8000e58:	4613      	mov	r3, r2
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	4413      	add	r3, r2
 8000e5e:	2207      	movs	r2, #7
 8000e60:	fa02 f303 	lsl.w	r3, r2, r3
 8000e64:	43db      	mvns	r3, r3
 8000e66:	4018      	ands	r0, r3
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	689c      	ldr	r4, [r3, #8]
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	1c5a      	adds	r2, r3, #1
 8000e72:	4613      	mov	r3, r2
 8000e74:	005b      	lsls	r3, r3, #1
 8000e76:	4413      	add	r3, r2
 8000e78:	fa04 f303 	lsl.w	r3, r4, r3
 8000e7c:	4303      	orrs	r3, r0
 8000e7e:	614b      	str	r3, [r1, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e88:	d004      	beq.n	8000e94 <HAL_ADC_ConfigChannel+0x418>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a21      	ldr	r2, [pc, #132]	; (8000f14 <HAL_ADC_ConfigChannel+0x498>)
 8000e90:	4293      	cmp	r3, r2
 8000e92:	d101      	bne.n	8000e98 <HAL_ADC_ConfigChannel+0x41c>
 8000e94:	4b20      	ldr	r3, [pc, #128]	; (8000f18 <HAL_ADC_ConfigChannel+0x49c>)
 8000e96:	e000      	b.n	8000e9a <HAL_ADC_ConfigChannel+0x41e>
 8000e98:	4b20      	ldr	r3, [pc, #128]	; (8000f1c <HAL_ADC_ConfigChannel+0x4a0>)
 8000e9a:	667b      	str	r3, [r7, #100]	; 0x64
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b10      	cmp	r3, #16
 8000ea2:	d105      	bne.n	8000eb0 <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000ea4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ea6:	689b      	ldr	r3, [r3, #8]
 8000ea8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d015      	beq.n	8000edc <HAL_ADC_ConfigChannel+0x460>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000eb4:	2b11      	cmp	r3, #17
 8000eb6:	d105      	bne.n	8000ec4 <HAL_ADC_ConfigChannel+0x448>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000eb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d00b      	beq.n	8000edc <HAL_ADC_ConfigChannel+0x460>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8000ec8:	2b12      	cmp	r3, #18
 8000eca:	f040 80b0 	bne.w	800102e <HAL_ADC_ConfigChannel+0x5b2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8000ece:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ed0:	689b      	ldr	r3, [r3, #8]
 8000ed2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	f040 80a9 	bne.w	800102e <HAL_ADC_ConfigChannel+0x5b2>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000ee4:	d102      	bne.n	8000eec <HAL_ADC_ConfigChannel+0x470>
 8000ee6:	4b0b      	ldr	r3, [pc, #44]	; (8000f14 <HAL_ADC_ConfigChannel+0x498>)
 8000ee8:	613b      	str	r3, [r7, #16]
 8000eea:	e027      	b.n	8000f3c <HAL_ADC_ConfigChannel+0x4c0>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a08      	ldr	r2, [pc, #32]	; (8000f14 <HAL_ADC_ConfigChannel+0x498>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d103      	bne.n	8000efe <HAL_ADC_ConfigChannel+0x482>
 8000ef6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000efa:	613b      	str	r3, [r7, #16]
 8000efc:	e01e      	b.n	8000f3c <HAL_ADC_ConfigChannel+0x4c0>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a07      	ldr	r2, [pc, #28]	; (8000f20 <HAL_ADC_ConfigChannel+0x4a4>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d10f      	bne.n	8000f28 <HAL_ADC_ConfigChannel+0x4ac>
 8000f08:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <HAL_ADC_ConfigChannel+0x4a8>)
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	e016      	b.n	8000f3c <HAL_ADC_ConfigChannel+0x4c0>
 8000f0e:	bf00      	nop
 8000f10:	83fff000 	.word	0x83fff000
 8000f14:	50000100 	.word	0x50000100
 8000f18:	50000300 	.word	0x50000300
 8000f1c:	50000700 	.word	0x50000700
 8000f20:	50000400 	.word	0x50000400
 8000f24:	50000500 	.word	0x50000500
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a45      	ldr	r2, [pc, #276]	; (8001044 <HAL_ADC_ConfigChannel+0x5c8>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d102      	bne.n	8000f38 <HAL_ADC_ConfigChannel+0x4bc>
 8000f32:	4b45      	ldr	r3, [pc, #276]	; (8001048 <HAL_ADC_ConfigChannel+0x5cc>)
 8000f34:	613b      	str	r3, [r7, #16]
 8000f36:	e001      	b.n	8000f3c <HAL_ADC_ConfigChannel+0x4c0>
 8000f38:	2300      	movs	r3, #0
 8000f3a:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	f003 0303 	and.w	r3, r3, #3
 8000f46:	2b01      	cmp	r3, #1
 8000f48:	d108      	bne.n	8000f5c <HAL_ADC_ConfigChannel+0x4e0>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f003 0301 	and.w	r3, r3, #1
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d101      	bne.n	8000f5c <HAL_ADC_ConfigChannel+0x4e0>
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e000      	b.n	8000f5e <HAL_ADC_ConfigChannel+0x4e2>
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d150      	bne.n	8001004 <HAL_ADC_ConfigChannel+0x588>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000f62:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d010      	beq.n	8000f8a <HAL_ADC_ConfigChannel+0x50e>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	f003 0303 	and.w	r3, r3, #3
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d107      	bne.n	8000f84 <HAL_ADC_ConfigChannel+0x508>
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f003 0301 	and.w	r3, r3, #1
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d101      	bne.n	8000f84 <HAL_ADC_ConfigChannel+0x508>
 8000f80:	2301      	movs	r3, #1
 8000f82:	e000      	b.n	8000f86 <HAL_ADC_ConfigChannel+0x50a>
 8000f84:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d13c      	bne.n	8001004 <HAL_ADC_ConfigChannel+0x588>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	2b10      	cmp	r3, #16
 8000f90:	d11d      	bne.n	8000fce <HAL_ADC_ConfigChannel+0x552>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f9a:	d118      	bne.n	8000fce <HAL_ADC_ConfigChannel+0x552>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8000f9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000fa4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000fa6:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000fa8:	4b28      	ldr	r3, [pc, #160]	; (800104c <HAL_ADC_ConfigChannel+0x5d0>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a28      	ldr	r2, [pc, #160]	; (8001050 <HAL_ADC_ConfigChannel+0x5d4>)
 8000fae:	fba2 2303 	umull	r2, r3, r2, r3
 8000fb2:	0c9a      	lsrs	r2, r3, #18
 8000fb4:	4613      	mov	r3, r2
 8000fb6:	009b      	lsls	r3, r3, #2
 8000fb8:	4413      	add	r3, r2
 8000fba:	005b      	lsls	r3, r3, #1
 8000fbc:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8000fbe:	e002      	b.n	8000fc6 <HAL_ADC_ConfigChannel+0x54a>
          {
            wait_loop_index--;
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d1f9      	bne.n	8000fc0 <HAL_ADC_ConfigChannel+0x544>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000fcc:	e02e      	b.n	800102c <HAL_ADC_ConfigChannel+0x5b0>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	2b11      	cmp	r3, #17
 8000fd4:	d10b      	bne.n	8000fee <HAL_ADC_ConfigChannel+0x572>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fde:	d106      	bne.n	8000fee <HAL_ADC_ConfigChannel+0x572>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8000fe0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000fe2:	689b      	ldr	r3, [r3, #8]
 8000fe4:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8000fe8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000fea:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000fec:	e01e      	b.n	800102c <HAL_ADC_ConfigChannel+0x5b0>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2b12      	cmp	r3, #18
 8000ff4:	d11a      	bne.n	800102c <HAL_ADC_ConfigChannel+0x5b0>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8000ff6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000ffe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001000:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001002:	e013      	b.n	800102c <HAL_ADC_ConfigChannel+0x5b0>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001008:	f043 0220 	orr.w	r2, r3, #32
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	645a      	str	r2, [r3, #68]	; 0x44
        
        tmp_hal_status = HAL_ERROR;
 8001010:	2301      	movs	r3, #1
 8001012:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8001016:	e00a      	b.n	800102e <HAL_ADC_ConfigChannel+0x5b2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101c:	f043 0220 	orr.w	r2, r3, #32
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800102a:	e000      	b.n	800102e <HAL_ADC_ConfigChannel+0x5b2>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800102c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 8001036:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800103a:	4618      	mov	r0, r3
 800103c:	3770      	adds	r7, #112	; 0x70
 800103e:	46bd      	mov	sp, r7
 8001040:	bc90      	pop	{r4, r7}
 8001042:	4770      	bx	lr
 8001044:	50000500 	.word	0x50000500
 8001048:	50000400 	.word	0x50000400
 800104c:	20000010 	.word	0x20000010
 8001050:	431bde83 	.word	0x431bde83

08001054 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001054:	b480      	push	{r7}
 8001056:	b09b      	sub	sp, #108	; 0x6c
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800105e:	2300      	movs	r3, #0
 8001060:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800106c:	d102      	bne.n	8001074 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800106e:	4b6c      	ldr	r3, [pc, #432]	; (8001220 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	e01a      	b.n	80010aa <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a69      	ldr	r2, [pc, #420]	; (8001220 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d103      	bne.n	8001086 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800107e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	e011      	b.n	80010aa <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a66      	ldr	r2, [pc, #408]	; (8001224 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d102      	bne.n	8001096 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001090:	4b65      	ldr	r3, [pc, #404]	; (8001228 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	e009      	b.n	80010aa <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	4a63      	ldr	r2, [pc, #396]	; (8001228 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800109c:	4293      	cmp	r3, r2
 800109e:	d102      	bne.n	80010a6 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80010a0:	4b60      	ldr	r3, [pc, #384]	; (8001224 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	e001      	b.n	80010aa <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d101      	bne.n	80010b4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80010b0:	2301      	movs	r3, #1
 80010b2:	e0af      	b.n	8001214 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80010ba:	2b01      	cmp	r3, #1
 80010bc:	d101      	bne.n	80010c2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80010be:	2302      	movs	r3, #2
 80010c0:	e0a8      	b.n	8001214 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2201      	movs	r2, #1
 80010c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	689b      	ldr	r3, [r3, #8]
 80010d0:	f003 0304 	and.w	r3, r3, #4
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	f040 808c 	bne.w	80011f2 <HAL_ADCEx_MultiModeConfigChannel+0x19e>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	f003 0304 	and.w	r3, r3, #4
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	f040 8085 	bne.w	80011f2 <HAL_ADCEx_MultiModeConfigChannel+0x19e>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010f0:	d004      	beq.n	80010fc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a4a      	ldr	r2, [pc, #296]	; (8001220 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d101      	bne.n	8001100 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80010fc:	4b4b      	ldr	r3, [pc, #300]	; (800122c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80010fe:	e000      	b.n	8001102 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8001100:	4b4b      	ldr	r3, [pc, #300]	; (8001230 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8001102:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d03f      	beq.n	800118c <HAL_ADCEx_MultiModeConfigChannel+0x138>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800110c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	6859      	ldr	r1, [r3, #4]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800111c:	035b      	lsls	r3, r3, #13
 800111e:	430b      	orrs	r3, r1
 8001120:	431a      	orrs	r2, r3
 8001122:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001124:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	689b      	ldr	r3, [r3, #8]
 800112c:	f003 0303 	and.w	r3, r3, #3
 8001130:	2b01      	cmp	r3, #1
 8001132:	d108      	bne.n	8001146 <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	2b01      	cmp	r3, #1
 8001140:	d101      	bne.n	8001146 <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 8001142:	2301      	movs	r3, #1
 8001144:	e000      	b.n	8001148 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001146:	2300      	movs	r3, #0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d15c      	bne.n	8001206 <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f003 0303 	and.w	r3, r3, #3
 8001154:	2b01      	cmp	r3, #1
 8001156:	d107      	bne.n	8001168 <HAL_ADCEx_MultiModeConfigChannel+0x114>
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f003 0301 	and.w	r3, r3, #1
 8001160:	2b01      	cmp	r3, #1
 8001162:	d101      	bne.n	8001168 <HAL_ADCEx_MultiModeConfigChannel+0x114>
 8001164:	2301      	movs	r3, #1
 8001166:	e000      	b.n	800116a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001168:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800116a:	2b00      	cmp	r3, #0
 800116c:	d14b      	bne.n	8001206 <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800116e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001176:	f023 030f 	bic.w	r3, r3, #15
 800117a:	683a      	ldr	r2, [r7, #0]
 800117c:	6811      	ldr	r1, [r2, #0]
 800117e:	683a      	ldr	r2, [r7, #0]
 8001180:	6892      	ldr	r2, [r2, #8]
 8001182:	430a      	orrs	r2, r1
 8001184:	431a      	orrs	r2, r3
 8001186:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001188:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800118a:	e03c      	b.n	8001206 <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800118c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001194:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001196:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f003 0303 	and.w	r3, r3, #3
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d108      	bne.n	80011b8 <HAL_ADCEx_MultiModeConfigChannel+0x164>
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f003 0301 	and.w	r3, r3, #1
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d101      	bne.n	80011b8 <HAL_ADCEx_MultiModeConfigChannel+0x164>
 80011b4:	2301      	movs	r3, #1
 80011b6:	e000      	b.n	80011ba <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80011b8:	2300      	movs	r3, #0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d123      	bne.n	8001206 <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	f003 0303 	and.w	r3, r3, #3
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d107      	bne.n	80011da <HAL_ADCEx_MultiModeConfigChannel+0x186>
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	2b01      	cmp	r3, #1
 80011d4:	d101      	bne.n	80011da <HAL_ADCEx_MultiModeConfigChannel+0x186>
 80011d6:	2301      	movs	r3, #1
 80011d8:	e000      	b.n	80011dc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80011da:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d112      	bne.n	8001206 <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80011e0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80011e8:	f023 030f 	bic.w	r3, r3, #15
 80011ec:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011ee:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80011f0:	e009      	b.n	8001206 <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f6:	f043 0220 	orr.w	r2, r3, #32
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 80011fe:	2301      	movs	r3, #1
 8001200:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001204:	e000      	b.n	8001208 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001206:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2200      	movs	r2, #0
 800120c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 8001210:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
} 
 8001214:	4618      	mov	r0, r3
 8001216:	376c      	adds	r7, #108	; 0x6c
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	50000100 	.word	0x50000100
 8001224:	50000400 	.word	0x50000400
 8001228:	50000500 	.word	0x50000500
 800122c:	50000300 	.word	0x50000300
 8001230:	50000700 	.word	0x50000700

08001234 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 0303 	and.w	r3, r3, #3
 800124a:	2b01      	cmp	r3, #1
 800124c:	d108      	bne.n	8001260 <ADC_Enable+0x2c>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0301 	and.w	r3, r3, #1
 8001258:	2b01      	cmp	r3, #1
 800125a:	d101      	bne.n	8001260 <ADC_Enable+0x2c>
 800125c:	2301      	movs	r3, #1
 800125e:	e000      	b.n	8001262 <ADC_Enable+0x2e>
 8001260:	2300      	movs	r3, #0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d13c      	bne.n	80012e0 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	689a      	ldr	r2, [r3, #8]
 800126c:	4b1f      	ldr	r3, [pc, #124]	; (80012ec <ADC_Enable+0xb8>)
 800126e:	4013      	ands	r3, r2
 8001270:	2b00      	cmp	r3, #0
 8001272:	d00d      	beq.n	8001290 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001278:	f043 0210 	orr.w	r2, r3, #16
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001284:	f043 0201 	orr.w	r2, r3, #1
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 800128c:	2301      	movs	r3, #1
 800128e:	e028      	b.n	80012e2 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	687a      	ldr	r2, [r7, #4]
 8001296:	6812      	ldr	r2, [r2, #0]
 8001298:	6892      	ldr	r2, [r2, #8]
 800129a:	f042 0201 	orr.w	r2, r2, #1
 800129e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80012a0:	f7fe ffc8 	bl	8000234 <HAL_GetTick>
 80012a4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80012a6:	e014      	b.n	80012d2 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80012a8:	f7fe ffc4 	bl	8000234 <HAL_GetTick>
 80012ac:	4602      	mov	r2, r0
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d90d      	bls.n	80012d2 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ba:	f043 0210 	orr.w	r2, r3, #16
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012c6:	f043 0201 	orr.w	r2, r3, #1
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e007      	b.n	80012e2 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d1e3      	bne.n	80012a8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	8000003f 	.word	0x8000003f

080012f0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f003 0303 	and.w	r3, r3, #3
 8001306:	2b01      	cmp	r3, #1
 8001308:	d108      	bne.n	800131c <ADC_Disable+0x2c>
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	f003 0301 	and.w	r3, r3, #1
 8001314:	2b01      	cmp	r3, #1
 8001316:	d101      	bne.n	800131c <ADC_Disable+0x2c>
 8001318:	2301      	movs	r3, #1
 800131a:	e000      	b.n	800131e <ADC_Disable+0x2e>
 800131c:	2300      	movs	r3, #0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d040      	beq.n	80013a4 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	f003 030d 	and.w	r3, r3, #13
 800132c:	2b01      	cmp	r3, #1
 800132e:	d10f      	bne.n	8001350 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	6812      	ldr	r2, [r2, #0]
 8001338:	6892      	ldr	r2, [r2, #8]
 800133a:	f042 0202 	orr.w	r2, r2, #2
 800133e:	609a      	str	r2, [r3, #8]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2203      	movs	r2, #3
 8001346:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001348:	f7fe ff74 	bl	8000234 <HAL_GetTick>
 800134c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800134e:	e022      	b.n	8001396 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001354:	f043 0210 	orr.w	r2, r3, #16
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	645a      	str	r2, [r3, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001360:	f043 0201 	orr.w	r2, r3, #1
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	649a      	str	r2, [r3, #72]	; 0x48
      return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e01c      	b.n	80013a6 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800136c:	f7fe ff62 	bl	8000234 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b02      	cmp	r3, #2
 8001378:	d90d      	bls.n	8001396 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137e:	f043 0210 	orr.w	r2, r3, #16
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800138a:	f043 0201 	orr.w	r2, r3, #1
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e007      	b.n	80013a6 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d0e3      	beq.n	800136c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80013a4:	2300      	movs	r3, #0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
	...

080013b0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f003 0307 	and.w	r3, r3, #7
 80013be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <NVIC_SetPriorityGrouping+0x44>)
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013c6:	68ba      	ldr	r2, [r7, #8]
 80013c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013cc:	4013      	ands	r3, r2
 80013ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013d4:	68bb      	ldr	r3, [r7, #8]
 80013d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013e2:	4a04      	ldr	r2, [pc, #16]	; (80013f4 <NVIC_SetPriorityGrouping+0x44>)
 80013e4:	68bb      	ldr	r3, [r7, #8]
 80013e6:	60d3      	str	r3, [r2, #12]
}
 80013e8:	bf00      	nop
 80013ea:	3714      	adds	r7, #20
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80013f8:	b480      	push	{r7}
 80013fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013fc:	4b04      	ldr	r3, [pc, #16]	; (8001410 <NVIC_GetPriorityGrouping+0x18>)
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	0a1b      	lsrs	r3, r3, #8
 8001402:	f003 0307 	and.w	r3, r3, #7
}
 8001406:	4618      	mov	r0, r3
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001414:	b480      	push	{r7}
 8001416:	b083      	sub	sp, #12
 8001418:	af00      	add	r7, sp, #0
 800141a:	4603      	mov	r3, r0
 800141c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800141e:	4909      	ldr	r1, [pc, #36]	; (8001444 <NVIC_EnableIRQ+0x30>)
 8001420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001424:	095b      	lsrs	r3, r3, #5
 8001426:	79fa      	ldrb	r2, [r7, #7]
 8001428:	f002 021f 	and.w	r2, r2, #31
 800142c:	2001      	movs	r0, #1
 800142e:	fa00 f202 	lsl.w	r2, r0, r2
 8001432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001436:	bf00      	nop
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	e000e100 	.word	0xe000e100

08001448 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	6039      	str	r1, [r7, #0]
 8001452:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001458:	2b00      	cmp	r3, #0
 800145a:	da0b      	bge.n	8001474 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800145c:	490d      	ldr	r1, [pc, #52]	; (8001494 <NVIC_SetPriority+0x4c>)
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	f003 030f 	and.w	r3, r3, #15
 8001464:	3b04      	subs	r3, #4
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	b2d2      	uxtb	r2, r2
 800146a:	0112      	lsls	r2, r2, #4
 800146c:	b2d2      	uxtb	r2, r2
 800146e:	440b      	add	r3, r1
 8001470:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001472:	e009      	b.n	8001488 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001474:	4908      	ldr	r1, [pc, #32]	; (8001498 <NVIC_SetPriority+0x50>)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	683a      	ldr	r2, [r7, #0]
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	0112      	lsls	r2, r2, #4
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	440b      	add	r3, r1
 8001484:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	e000ed00 	.word	0xe000ed00
 8001498:	e000e100 	.word	0xe000e100

0800149c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800149c:	b480      	push	{r7}
 800149e:	b089      	sub	sp, #36	; 0x24
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	60f8      	str	r0, [r7, #12]
 80014a4:	60b9      	str	r1, [r7, #8]
 80014a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	f003 0307 	and.w	r3, r3, #7
 80014ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	f1c3 0307 	rsb	r3, r3, #7
 80014b6:	2b04      	cmp	r3, #4
 80014b8:	bf28      	it	cs
 80014ba:	2304      	movcs	r3, #4
 80014bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	3304      	adds	r3, #4
 80014c2:	2b06      	cmp	r3, #6
 80014c4:	d902      	bls.n	80014cc <NVIC_EncodePriority+0x30>
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	3b03      	subs	r3, #3
 80014ca:	e000      	b.n	80014ce <NVIC_EncodePriority+0x32>
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d0:	2201      	movs	r2, #1
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	fa02 f303 	lsl.w	r3, r2, r3
 80014d8:	1e5a      	subs	r2, r3, #1
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	401a      	ands	r2, r3
 80014de:	697b      	ldr	r3, [r7, #20]
 80014e0:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e2:	2101      	movs	r1, #1
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	1e59      	subs	r1, r3, #1
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f0:	4313      	orrs	r3, r2
         );
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3724      	adds	r7, #36	; 0x24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr

080014fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014fe:	b580      	push	{r7, lr}
 8001500:	b082      	sub	sp, #8
 8001502:	af00      	add	r7, sp, #0
 8001504:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001506:	6878      	ldr	r0, [r7, #4]
 8001508:	f7ff ff52 	bl	80013b0 <NVIC_SetPriorityGrouping>
}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bd80      	pop	{r7, pc}

08001514 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	60b9      	str	r1, [r7, #8]
 800151e:	607a      	str	r2, [r7, #4]
 8001520:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001522:	2300      	movs	r3, #0
 8001524:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001526:	f7ff ff67 	bl	80013f8 <NVIC_GetPriorityGrouping>
 800152a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	68b9      	ldr	r1, [r7, #8]
 8001530:	6978      	ldr	r0, [r7, #20]
 8001532:	f7ff ffb3 	bl	800149c <NVIC_EncodePriority>
 8001536:	4602      	mov	r2, r0
 8001538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800153c:	4611      	mov	r1, r2
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff ff82 	bl	8001448 <NVIC_SetPriority>
}
 8001544:	bf00      	nop
 8001546:	3718      	adds	r7, #24
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff ff5a 	bl	8001414 <NVIC_EnableIRQ>
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001568:	b480      	push	{r7}
 800156a:	b087      	sub	sp, #28
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001572:	2300      	movs	r3, #0
 8001574:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001576:	2300      	movs	r3, #0
 8001578:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800157e:	e160      	b.n	8001842 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	2101      	movs	r1, #1
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	fa01 f303 	lsl.w	r3, r1, r3
 800158c:	4013      	ands	r3, r2
 800158e:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	2b00      	cmp	r3, #0
 8001594:	f000 8152 	beq.w	800183c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	2b02      	cmp	r3, #2
 800159e:	d003      	beq.n	80015a8 <HAL_GPIO_Init+0x40>
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	2b12      	cmp	r3, #18
 80015a6:	d123      	bne.n	80015f0 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80015a8:	697b      	ldr	r3, [r7, #20]
 80015aa:	08da      	lsrs	r2, r3, #3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3208      	adds	r2, #8
 80015b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	f003 0307 	and.w	r3, r3, #7
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	220f      	movs	r2, #15
 80015c0:	fa02 f303 	lsl.w	r3, r2, r3
 80015c4:	43db      	mvns	r3, r3
 80015c6:	693a      	ldr	r2, [r7, #16]
 80015c8:	4013      	ands	r3, r2
 80015ca:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	691a      	ldr	r2, [r3, #16]
 80015d0:	697b      	ldr	r3, [r7, #20]
 80015d2:	f003 0307 	and.w	r3, r3, #7
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	693a      	ldr	r2, [r7, #16]
 80015de:	4313      	orrs	r3, r2
 80015e0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	08da      	lsrs	r2, r3, #3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3208      	adds	r2, #8
 80015ea:	6939      	ldr	r1, [r7, #16]
 80015ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015f6:	697b      	ldr	r3, [r7, #20]
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	2203      	movs	r2, #3
 80015fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001600:	43db      	mvns	r3, r3
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	4013      	ands	r3, r2
 8001606:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f003 0203 	and.w	r2, r3, #3
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	4313      	orrs	r3, r2
 800161c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	693a      	ldr	r2, [r7, #16]
 8001622:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d00b      	beq.n	8001644 <HAL_GPIO_Init+0xdc>
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	2b02      	cmp	r3, #2
 8001632:	d007      	beq.n	8001644 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001638:	2b11      	cmp	r3, #17
 800163a:	d003      	beq.n	8001644 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	2b12      	cmp	r3, #18
 8001642:	d130      	bne.n	80016a6 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	2203      	movs	r2, #3
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43db      	mvns	r3, r3
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	4013      	ands	r3, r2
 800165a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	68da      	ldr	r2, [r3, #12]
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	4313      	orrs	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800167a:	2201      	movs	r2, #1
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	43db      	mvns	r3, r3
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	4013      	ands	r3, r2
 8001688:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	091b      	lsrs	r3, r3, #4
 8001690:	f003 0201 	and.w	r2, r3, #1
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	4313      	orrs	r3, r2
 800169e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	005b      	lsls	r3, r3, #1
 80016b0:	2203      	movs	r2, #3
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	43db      	mvns	r3, r3
 80016b8:	693a      	ldr	r2, [r7, #16]
 80016ba:	4013      	ands	r3, r2
 80016bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	689a      	ldr	r2, [r3, #8]
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	005b      	lsls	r3, r3, #1
 80016c6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ca:	693a      	ldr	r2, [r7, #16]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f000 80ac 	beq.w	800183c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e4:	4a5e      	ldr	r2, [pc, #376]	; (8001860 <HAL_GPIO_Init+0x2f8>)
 80016e6:	4b5e      	ldr	r3, [pc, #376]	; (8001860 <HAL_GPIO_Init+0x2f8>)
 80016e8:	699b      	ldr	r3, [r3, #24]
 80016ea:	f043 0301 	orr.w	r3, r3, #1
 80016ee:	6193      	str	r3, [r2, #24]
 80016f0:	4b5b      	ldr	r3, [pc, #364]	; (8001860 <HAL_GPIO_Init+0x2f8>)
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	f003 0301 	and.w	r3, r3, #1
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80016fc:	4a59      	ldr	r2, [pc, #356]	; (8001864 <HAL_GPIO_Init+0x2fc>)
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	089b      	lsrs	r3, r3, #2
 8001702:	3302      	adds	r3, #2
 8001704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001708:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	f003 0303 	and.w	r3, r3, #3
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	220f      	movs	r2, #15
 8001714:	fa02 f303 	lsl.w	r3, r2, r3
 8001718:	43db      	mvns	r3, r3
 800171a:	693a      	ldr	r2, [r7, #16]
 800171c:	4013      	ands	r3, r2
 800171e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001726:	d025      	beq.n	8001774 <HAL_GPIO_Init+0x20c>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	4a4f      	ldr	r2, [pc, #316]	; (8001868 <HAL_GPIO_Init+0x300>)
 800172c:	4293      	cmp	r3, r2
 800172e:	d01f      	beq.n	8001770 <HAL_GPIO_Init+0x208>
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	4a4e      	ldr	r2, [pc, #312]	; (800186c <HAL_GPIO_Init+0x304>)
 8001734:	4293      	cmp	r3, r2
 8001736:	d019      	beq.n	800176c <HAL_GPIO_Init+0x204>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	4a4d      	ldr	r2, [pc, #308]	; (8001870 <HAL_GPIO_Init+0x308>)
 800173c:	4293      	cmp	r3, r2
 800173e:	d013      	beq.n	8001768 <HAL_GPIO_Init+0x200>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	4a4c      	ldr	r2, [pc, #304]	; (8001874 <HAL_GPIO_Init+0x30c>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d00d      	beq.n	8001764 <HAL_GPIO_Init+0x1fc>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	4a4b      	ldr	r2, [pc, #300]	; (8001878 <HAL_GPIO_Init+0x310>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d007      	beq.n	8001760 <HAL_GPIO_Init+0x1f8>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	4a4a      	ldr	r2, [pc, #296]	; (800187c <HAL_GPIO_Init+0x314>)
 8001754:	4293      	cmp	r3, r2
 8001756:	d101      	bne.n	800175c <HAL_GPIO_Init+0x1f4>
 8001758:	2306      	movs	r3, #6
 800175a:	e00c      	b.n	8001776 <HAL_GPIO_Init+0x20e>
 800175c:	2307      	movs	r3, #7
 800175e:	e00a      	b.n	8001776 <HAL_GPIO_Init+0x20e>
 8001760:	2305      	movs	r3, #5
 8001762:	e008      	b.n	8001776 <HAL_GPIO_Init+0x20e>
 8001764:	2304      	movs	r3, #4
 8001766:	e006      	b.n	8001776 <HAL_GPIO_Init+0x20e>
 8001768:	2303      	movs	r3, #3
 800176a:	e004      	b.n	8001776 <HAL_GPIO_Init+0x20e>
 800176c:	2302      	movs	r3, #2
 800176e:	e002      	b.n	8001776 <HAL_GPIO_Init+0x20e>
 8001770:	2301      	movs	r3, #1
 8001772:	e000      	b.n	8001776 <HAL_GPIO_Init+0x20e>
 8001774:	2300      	movs	r3, #0
 8001776:	697a      	ldr	r2, [r7, #20]
 8001778:	f002 0203 	and.w	r2, r2, #3
 800177c:	0092      	lsls	r2, r2, #2
 800177e:	4093      	lsls	r3, r2
 8001780:	693a      	ldr	r2, [r7, #16]
 8001782:	4313      	orrs	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001786:	4937      	ldr	r1, [pc, #220]	; (8001864 <HAL_GPIO_Init+0x2fc>)
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	089b      	lsrs	r3, r3, #2
 800178c:	3302      	adds	r3, #2
 800178e:	693a      	ldr	r2, [r7, #16]
 8001790:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001794:	4b3a      	ldr	r3, [pc, #232]	; (8001880 <HAL_GPIO_Init+0x318>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	43db      	mvns	r3, r3
 800179e:	693a      	ldr	r2, [r7, #16]
 80017a0:	4013      	ands	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d003      	beq.n	80017b8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	4313      	orrs	r3, r2
 80017b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80017b8:	4a31      	ldr	r2, [pc, #196]	; (8001880 <HAL_GPIO_Init+0x318>)
 80017ba:	693b      	ldr	r3, [r7, #16]
 80017bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80017be:	4b30      	ldr	r3, [pc, #192]	; (8001880 <HAL_GPIO_Init+0x318>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	43db      	mvns	r3, r3
 80017c8:	693a      	ldr	r2, [r7, #16]
 80017ca:	4013      	ands	r3, r2
 80017cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d003      	beq.n	80017e2 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	4313      	orrs	r3, r2
 80017e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80017e2:	4a27      	ldr	r2, [pc, #156]	; (8001880 <HAL_GPIO_Init+0x318>)
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017e8:	4b25      	ldr	r3, [pc, #148]	; (8001880 <HAL_GPIO_Init+0x318>)
 80017ea:	689b      	ldr	r3, [r3, #8]
 80017ec:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	43db      	mvns	r3, r3
 80017f2:	693a      	ldr	r2, [r7, #16]
 80017f4:	4013      	ands	r3, r2
 80017f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d003      	beq.n	800180c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001804:	693a      	ldr	r2, [r7, #16]
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	4313      	orrs	r3, r2
 800180a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800180c:	4a1c      	ldr	r2, [pc, #112]	; (8001880 <HAL_GPIO_Init+0x318>)
 800180e:	693b      	ldr	r3, [r7, #16]
 8001810:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001812:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <HAL_GPIO_Init+0x318>)
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	43db      	mvns	r3, r3
 800181c:	693a      	ldr	r2, [r7, #16]
 800181e:	4013      	ands	r3, r2
 8001820:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d003      	beq.n	8001836 <HAL_GPIO_Init+0x2ce>
        {
          temp |= iocurrent;
 800182e:	693a      	ldr	r2, [r7, #16]
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	4313      	orrs	r3, r2
 8001834:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001836:	4a12      	ldr	r2, [pc, #72]	; (8001880 <HAL_GPIO_Init+0x318>)
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	3301      	adds	r3, #1
 8001840:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	fa22 f303 	lsr.w	r3, r2, r3
 800184c:	2b00      	cmp	r3, #0
 800184e:	f47f ae97 	bne.w	8001580 <HAL_GPIO_Init+0x18>
  }
}
 8001852:	bf00      	nop
 8001854:	371c      	adds	r7, #28
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	40021000 	.word	0x40021000
 8001864:	40010000 	.word	0x40010000
 8001868:	48000400 	.word	0x48000400
 800186c:	48000800 	.word	0x48000800
 8001870:	48000c00 	.word	0x48000c00
 8001874:	48001000 	.word	0x48001000
 8001878:	48001400 	.word	0x48001400
 800187c:	48001800 	.word	0x48001800
 8001880:	40010400 	.word	0x40010400

08001884 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	460b      	mov	r3, r1
 800188e:	807b      	strh	r3, [r7, #2]
 8001890:	4613      	mov	r3, r2
 8001892:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001894:	787b      	ldrb	r3, [r7, #1]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d003      	beq.n	80018a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800189a:	887a      	ldrh	r2, [r7, #2]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80018a0:	e002      	b.n	80018a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80018a2:	887a      	ldrh	r2, [r7, #2]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	1d3b      	adds	r3, r7, #4
 80018be:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018c0:	1d3b      	adds	r3, r7, #4
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d102      	bne.n	80018ce <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	f000 beda 	b.w	8002682 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0301 	and.w	r3, r3, #1
 80018d8:	2b00      	cmp	r3, #0
 80018da:	f000 8164 	beq.w	8001ba6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80018de:	4bb0      	ldr	r3, [pc, #704]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	f003 030c 	and.w	r3, r3, #12
 80018e6:	2b04      	cmp	r3, #4
 80018e8:	d00c      	beq.n	8001904 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018ea:	4bad      	ldr	r3, [pc, #692]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	2b08      	cmp	r3, #8
 80018f4:	d15a      	bne.n	80019ac <HAL_RCC_OscConfig+0xf8>
 80018f6:	4baa      	ldr	r3, [pc, #680]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80018fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001902:	d153      	bne.n	80019ac <HAL_RCC_OscConfig+0xf8>
 8001904:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001908:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001910:	fa93 f3a3 	rbit	r3, r3
 8001914:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001918:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800191c:	fab3 f383 	clz	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	095b      	lsrs	r3, r3, #5
 8001924:	b2db      	uxtb	r3, r3
 8001926:	f043 0301 	orr.w	r3, r3, #1
 800192a:	b2db      	uxtb	r3, r3
 800192c:	2b01      	cmp	r3, #1
 800192e:	d102      	bne.n	8001936 <HAL_RCC_OscConfig+0x82>
 8001930:	4b9b      	ldr	r3, [pc, #620]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	e015      	b.n	8001962 <HAL_RCC_OscConfig+0xae>
 8001936:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800193a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001942:	fa93 f3a3 	rbit	r3, r3
 8001946:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800194a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800194e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001952:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001956:	fa93 f3a3 	rbit	r3, r3
 800195a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800195e:	4b90      	ldr	r3, [pc, #576]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001962:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001966:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800196a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800196e:	fa92 f2a2 	rbit	r2, r2
 8001972:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 8001976:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800197a:	fab2 f282 	clz	r2, r2
 800197e:	b252      	sxtb	r2, r2
 8001980:	f042 0220 	orr.w	r2, r2, #32
 8001984:	b252      	sxtb	r2, r2
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	f002 021f 	and.w	r2, r2, #31
 800198c:	2101      	movs	r1, #1
 800198e:	fa01 f202 	lsl.w	r2, r1, r2
 8001992:	4013      	ands	r3, r2
 8001994:	2b00      	cmp	r3, #0
 8001996:	f000 8105 	beq.w	8001ba4 <HAL_RCC_OscConfig+0x2f0>
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f040 80ff 	bne.w	8001ba4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	f000 be6b 	b.w	8002682 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ac:	1d3b      	adds	r3, r7, #4
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019b6:	d106      	bne.n	80019c6 <HAL_RCC_OscConfig+0x112>
 80019b8:	4a79      	ldr	r2, [pc, #484]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80019ba:	4b79      	ldr	r3, [pc, #484]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019c2:	6013      	str	r3, [r2, #0]
 80019c4:	e030      	b.n	8001a28 <HAL_RCC_OscConfig+0x174>
 80019c6:	1d3b      	adds	r3, r7, #4
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d10c      	bne.n	80019ea <HAL_RCC_OscConfig+0x136>
 80019d0:	4a73      	ldr	r2, [pc, #460]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80019d2:	4b73      	ldr	r3, [pc, #460]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019da:	6013      	str	r3, [r2, #0]
 80019dc:	4a70      	ldr	r2, [pc, #448]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80019de:	4b70      	ldr	r3, [pc, #448]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019e6:	6013      	str	r3, [r2, #0]
 80019e8:	e01e      	b.n	8001a28 <HAL_RCC_OscConfig+0x174>
 80019ea:	1d3b      	adds	r3, r7, #4
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019f4:	d10c      	bne.n	8001a10 <HAL_RCC_OscConfig+0x15c>
 80019f6:	4a6a      	ldr	r2, [pc, #424]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80019f8:	4b69      	ldr	r3, [pc, #420]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	4a67      	ldr	r2, [pc, #412]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001a04:	4b66      	ldr	r3, [pc, #408]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a0c:	6013      	str	r3, [r2, #0]
 8001a0e:	e00b      	b.n	8001a28 <HAL_RCC_OscConfig+0x174>
 8001a10:	4a63      	ldr	r2, [pc, #396]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001a12:	4b63      	ldr	r3, [pc, #396]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a1a:	6013      	str	r3, [r2, #0]
 8001a1c:	4a60      	ldr	r2, [pc, #384]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001a1e:	4b60      	ldr	r3, [pc, #384]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a26:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a28:	1d3b      	adds	r3, r7, #4
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d05a      	beq.n	8001ae8 <HAL_RCC_OscConfig+0x234>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a32:	f7fe fbff 	bl	8000234 <HAL_GetTick>
 8001a36:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3a:	e00a      	b.n	8001a52 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a3c:	f7fe fbfa 	bl	8000234 <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	2b64      	cmp	r3, #100	; 0x64
 8001a4a:	d902      	bls.n	8001a52 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	f000 be18 	b.w	8002682 <HAL_RCC_OscConfig+0xdce>
 8001a52:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a56:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5a:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001a5e:	fa93 f3a3 	rbit	r3, r3
 8001a62:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 8001a66:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6a:	fab3 f383 	clz	r3, r3
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	095b      	lsrs	r3, r3, #5
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	f043 0301 	orr.w	r3, r3, #1
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	2b01      	cmp	r3, #1
 8001a7c:	d102      	bne.n	8001a84 <HAL_RCC_OscConfig+0x1d0>
 8001a7e:	4b48      	ldr	r3, [pc, #288]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	e015      	b.n	8001ab0 <HAL_RCC_OscConfig+0x1fc>
 8001a84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a88:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001a90:	fa93 f3a3 	rbit	r3, r3
 8001a94:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001a98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a9c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001aa0:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001aa4:	fa93 f3a3 	rbit	r3, r3
 8001aa8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001aac:	4b3c      	ldr	r3, [pc, #240]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001aae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001ab4:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001ab8:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001abc:	fa92 f2a2 	rbit	r2, r2
 8001ac0:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8001ac4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001ac8:	fab2 f282 	clz	r2, r2
 8001acc:	b252      	sxtb	r2, r2
 8001ace:	f042 0220 	orr.w	r2, r2, #32
 8001ad2:	b252      	sxtb	r2, r2
 8001ad4:	b2d2      	uxtb	r2, r2
 8001ad6:	f002 021f 	and.w	r2, r2, #31
 8001ada:	2101      	movs	r1, #1
 8001adc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d0aa      	beq.n	8001a3c <HAL_RCC_OscConfig+0x188>
 8001ae6:	e05e      	b.n	8001ba6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae8:	f7fe fba4 	bl	8000234 <HAL_GetTick>
 8001aec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001af0:	e00a      	b.n	8001b08 <HAL_RCC_OscConfig+0x254>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001af2:	f7fe fb9f 	bl	8000234 <HAL_GetTick>
 8001af6:	4602      	mov	r2, r0
 8001af8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001afc:	1ad3      	subs	r3, r2, r3
 8001afe:	2b64      	cmp	r3, #100	; 0x64
 8001b00:	d902      	bls.n	8001b08 <HAL_RCC_OscConfig+0x254>
          {
            return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	f000 bdbd 	b.w	8002682 <HAL_RCC_OscConfig+0xdce>
 8001b08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b0c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b10:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001b14:	fa93 f3a3 	rbit	r3, r3
 8001b18:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8001b1c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b20:	fab3 f383 	clz	r3, r3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	095b      	lsrs	r3, r3, #5
 8001b28:	b2db      	uxtb	r3, r3
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	2b01      	cmp	r3, #1
 8001b32:	d102      	bne.n	8001b3a <HAL_RCC_OscConfig+0x286>
 8001b34:	4b1a      	ldr	r3, [pc, #104]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	e015      	b.n	8001b66 <HAL_RCC_OscConfig+0x2b2>
 8001b3a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b3e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b42:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001b46:	fa93 f3a3 	rbit	r3, r3
 8001b4a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001b4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b52:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001b56:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001b5a:	fa93 f3a3 	rbit	r3, r3
 8001b5e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001b62:	4b0f      	ldr	r3, [pc, #60]	; (8001ba0 <HAL_RCC_OscConfig+0x2ec>)
 8001b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b66:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b6a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001b6e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001b72:	fa92 f2a2 	rbit	r2, r2
 8001b76:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8001b7a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001b7e:	fab2 f282 	clz	r2, r2
 8001b82:	b252      	sxtb	r2, r2
 8001b84:	f042 0220 	orr.w	r2, r2, #32
 8001b88:	b252      	sxtb	r2, r2
 8001b8a:	b2d2      	uxtb	r2, r2
 8001b8c:	f002 021f 	and.w	r2, r2, #31
 8001b90:	2101      	movs	r1, #1
 8001b92:	fa01 f202 	lsl.w	r2, r1, r2
 8001b96:	4013      	ands	r3, r2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1aa      	bne.n	8001af2 <HAL_RCC_OscConfig+0x23e>
 8001b9c:	e003      	b.n	8001ba6 <HAL_RCC_OscConfig+0x2f2>
 8001b9e:	bf00      	nop
 8001ba0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ba4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ba6:	1d3b      	adds	r3, r7, #4
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0302 	and.w	r3, r3, #2
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	f000 8171 	beq.w	8001e98 <HAL_RCC_OscConfig+0x5e4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001bb6:	4bd0      	ldr	r3, [pc, #832]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 030c 	and.w	r3, r3, #12
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00c      	beq.n	8001bdc <HAL_RCC_OscConfig+0x328>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001bc2:	4bcd      	ldr	r3, [pc, #820]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	f003 030c 	and.w	r3, r3, #12
 8001bca:	2b08      	cmp	r3, #8
 8001bcc:	d16e      	bne.n	8001cac <HAL_RCC_OscConfig+0x3f8>
 8001bce:	4bca      	ldr	r3, [pc, #808]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001bd6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001bda:	d167      	bne.n	8001cac <HAL_RCC_OscConfig+0x3f8>
 8001bdc:	2302      	movs	r3, #2
 8001bde:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be2:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001be6:	fa93 f3a3 	rbit	r3, r3
 8001bea:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8001bee:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bf2:	fab3 f383 	clz	r3, r3
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	095b      	lsrs	r3, r3, #5
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d102      	bne.n	8001c0c <HAL_RCC_OscConfig+0x358>
 8001c06:	4bbc      	ldr	r3, [pc, #752]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	e013      	b.n	8001c34 <HAL_RCC_OscConfig+0x380>
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001c16:	fa93 f3a3 	rbit	r3, r3
 8001c1a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001c1e:	2302      	movs	r3, #2
 8001c20:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001c24:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001c28:	fa93 f3a3 	rbit	r3, r3
 8001c2c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001c30:	4bb1      	ldr	r3, [pc, #708]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c34:	2202      	movs	r2, #2
 8001c36:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001c3a:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001c3e:	fa92 f2a2 	rbit	r2, r2
 8001c42:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8001c46:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001c4a:	fab2 f282 	clz	r2, r2
 8001c4e:	b252      	sxtb	r2, r2
 8001c50:	f042 0220 	orr.w	r2, r2, #32
 8001c54:	b252      	sxtb	r2, r2
 8001c56:	b2d2      	uxtb	r2, r2
 8001c58:	f002 021f 	and.w	r2, r2, #31
 8001c5c:	2101      	movs	r1, #1
 8001c5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c62:	4013      	ands	r3, r2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d007      	beq.n	8001c78 <HAL_RCC_OscConfig+0x3c4>
 8001c68:	1d3b      	adds	r3, r7, #4
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d002      	beq.n	8001c78 <HAL_RCC_OscConfig+0x3c4>
      {
        return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	f000 bd05 	b.w	8002682 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c78:	489f      	ldr	r0, [pc, #636]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001c7a:	4b9f      	ldr	r3, [pc, #636]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	6919      	ldr	r1, [r3, #16]
 8001c88:	23f8      	movs	r3, #248	; 0xf8
 8001c8a:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8e:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001c92:	fa93 f3a3 	rbit	r3, r3
 8001c96:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8001c9a:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001c9e:	fab3 f383 	clz	r3, r3
 8001ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001caa:	e0f5      	b.n	8001e98 <HAL_RCC_OscConfig+0x5e4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cac:	1d3b      	adds	r3, r7, #4
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f000 8085 	beq.w	8001dc2 <HAL_RCC_OscConfig+0x50e>
 8001cb8:	2301      	movs	r3, #1
 8001cba:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cbe:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001cc2:	fa93 f3a3 	rbit	r3, r3
 8001cc6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8001cca:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cce:	fab3 f383 	clz	r3, r3
 8001cd2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001cd6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	461a      	mov	r2, r3
 8001cde:	2301      	movs	r3, #1
 8001ce0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce2:	f7fe faa7 	bl	8000234 <HAL_GetTick>
 8001ce6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cea:	e00a      	b.n	8001d02 <HAL_RCC_OscConfig+0x44e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001cec:	f7fe faa2 	bl	8000234 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d902      	bls.n	8001d02 <HAL_RCC_OscConfig+0x44e>
          {
            return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	f000 bcc0 	b.w	8002682 <HAL_RCC_OscConfig+0xdce>
 8001d02:	2302      	movs	r3, #2
 8001d04:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d08:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001d0c:	fa93 f3a3 	rbit	r3, r3
 8001d10:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8001d14:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d18:	fab3 f383 	clz	r3, r3
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	095b      	lsrs	r3, r3, #5
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	f043 0301 	orr.w	r3, r3, #1
 8001d26:	b2db      	uxtb	r3, r3
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d102      	bne.n	8001d32 <HAL_RCC_OscConfig+0x47e>
 8001d2c:	4b72      	ldr	r3, [pc, #456]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	e013      	b.n	8001d5a <HAL_RCC_OscConfig+0x4a6>
 8001d32:	2302      	movs	r3, #2
 8001d34:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d38:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001d3c:	fa93 f3a3 	rbit	r3, r3
 8001d40:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001d44:	2302      	movs	r3, #2
 8001d46:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001d4a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001d4e:	fa93 f3a3 	rbit	r3, r3
 8001d52:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001d56:	4b68      	ldr	r3, [pc, #416]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5a:	2202      	movs	r2, #2
 8001d5c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001d60:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001d64:	fa92 f2a2 	rbit	r2, r2
 8001d68:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8001d6c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001d70:	fab2 f282 	clz	r2, r2
 8001d74:	b252      	sxtb	r2, r2
 8001d76:	f042 0220 	orr.w	r2, r2, #32
 8001d7a:	b252      	sxtb	r2, r2
 8001d7c:	b2d2      	uxtb	r2, r2
 8001d7e:	f002 021f 	and.w	r2, r2, #31
 8001d82:	2101      	movs	r1, #1
 8001d84:	fa01 f202 	lsl.w	r2, r1, r2
 8001d88:	4013      	ands	r3, r2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d0ae      	beq.n	8001cec <HAL_RCC_OscConfig+0x438>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d8e:	485a      	ldr	r0, [pc, #360]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001d90:	4b59      	ldr	r3, [pc, #356]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d98:	1d3b      	adds	r3, r7, #4
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6919      	ldr	r1, [r3, #16]
 8001d9e:	23f8      	movs	r3, #248	; 0xf8
 8001da0:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da4:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001da8:	fa93 f3a3 	rbit	r3, r3
 8001dac:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8001db0:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001db4:	fab3 f383 	clz	r3, r3
 8001db8:	fa01 f303 	lsl.w	r3, r1, r3
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	6003      	str	r3, [r0, #0]
 8001dc0:	e06a      	b.n	8001e98 <HAL_RCC_OscConfig+0x5e4>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc8:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001dcc:	fa93 f3a3 	rbit	r3, r3
 8001dd0:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8001dd4:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dd8:	fab3 f383 	clz	r3, r3
 8001ddc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001de0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	461a      	mov	r2, r3
 8001de8:	2300      	movs	r3, #0
 8001dea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dec:	f7fe fa22 	bl	8000234 <HAL_GetTick>
 8001df0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001df4:	e00a      	b.n	8001e0c <HAL_RCC_OscConfig+0x558>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001df6:	f7fe fa1d 	bl	8000234 <HAL_GetTick>
 8001dfa:	4602      	mov	r2, r0
 8001dfc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d902      	bls.n	8001e0c <HAL_RCC_OscConfig+0x558>
          {
            return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	f000 bc3b 	b.w	8002682 <HAL_RCC_OscConfig+0xdce>
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e12:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001e16:	fa93 f3a3 	rbit	r3, r3
 8001e1a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8001e1e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001e22:	fab3 f383 	clz	r3, r3
 8001e26:	b2db      	uxtb	r3, r3
 8001e28:	095b      	lsrs	r3, r3, #5
 8001e2a:	b2db      	uxtb	r3, r3
 8001e2c:	f043 0301 	orr.w	r3, r3, #1
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d102      	bne.n	8001e3c <HAL_RCC_OscConfig+0x588>
 8001e36:	4b30      	ldr	r3, [pc, #192]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	e013      	b.n	8001e64 <HAL_RCC_OscConfig+0x5b0>
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001e46:	fa93 f3a3 	rbit	r3, r3
 8001e4a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001e4e:	2302      	movs	r3, #2
 8001e50:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001e54:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001e58:	fa93 f3a3 	rbit	r3, r3
 8001e5c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001e60:	4b25      	ldr	r3, [pc, #148]	; (8001ef8 <HAL_RCC_OscConfig+0x644>)
 8001e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e64:	2202      	movs	r2, #2
 8001e66:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001e6a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001e6e:	fa92 f2a2 	rbit	r2, r2
 8001e72:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8001e76:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001e7a:	fab2 f282 	clz	r2, r2
 8001e7e:	b252      	sxtb	r2, r2
 8001e80:	f042 0220 	orr.w	r2, r2, #32
 8001e84:	b252      	sxtb	r2, r2
 8001e86:	b2d2      	uxtb	r2, r2
 8001e88:	f002 021f 	and.w	r2, r2, #31
 8001e8c:	2101      	movs	r1, #1
 8001e8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e92:	4013      	ands	r3, r2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d1ae      	bne.n	8001df6 <HAL_RCC_OscConfig+0x542>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e98:	1d3b      	adds	r3, r7, #4
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 0308 	and.w	r3, r3, #8
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f000 80d7 	beq.w	8002056 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ea8:	1d3b      	adds	r3, r7, #4
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	695b      	ldr	r3, [r3, #20]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d066      	beq.n	8001f80 <HAL_RCC_OscConfig+0x6cc>
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001ebc:	fa93 f3a3 	rbit	r3, r3
 8001ec0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8001ec4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ec8:	fab3 f383 	clz	r3, r3
 8001ecc:	461a      	mov	r2, r3
 8001ece:	4b0b      	ldr	r3, [pc, #44]	; (8001efc <HAL_RCC_OscConfig+0x648>)
 8001ed0:	4413      	add	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001eda:	f7fe f9ab 	bl	8000234 <HAL_GetTick>
 8001ede:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee2:	e00d      	b.n	8001f00 <HAL_RCC_OscConfig+0x64c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ee4:	f7fe f9a6 	bl	8000234 <HAL_GetTick>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d905      	bls.n	8001f00 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e3c4      	b.n	8002682 <HAL_RCC_OscConfig+0xdce>
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	10908120 	.word	0x10908120
 8001f00:	2302      	movs	r3, #2
 8001f02:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001f0a:	fa93 f3a3 	rbit	r3, r3
 8001f0e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001f12:	2302      	movs	r3, #2
 8001f14:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001f18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001f1c:	fa93 f2a3 	rbit	r2, r3
 8001f20:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	fa93 f2a3 	rbit	r2, r3
 8001f38:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001f3c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f3e:	4ba5      	ldr	r3, [pc, #660]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8001f40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f42:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001f46:	2102      	movs	r1, #2
 8001f48:	6019      	str	r1, [r3, #0]
 8001f4a:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	fa93 f1a3 	rbit	r1, r3
 8001f54:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001f58:	6019      	str	r1, [r3, #0]
  return(result);
 8001f5a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	fab3 f383 	clz	r3, r3
 8001f64:	b25b      	sxtb	r3, r3
 8001f66:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001f6a:	b25b      	sxtb	r3, r3
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	f003 031f 	and.w	r3, r3, #31
 8001f72:	2101      	movs	r1, #1
 8001f74:	fa01 f303 	lsl.w	r3, r1, r3
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d0b2      	beq.n	8001ee4 <HAL_RCC_OscConfig+0x630>
 8001f7e:	e06a      	b.n	8002056 <HAL_RCC_OscConfig+0x7a2>
 8001f80:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001f84:	2201      	movs	r2, #1
 8001f86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f88:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	fa93 f2a3 	rbit	r2, r3
 8001f92:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001f96:	601a      	str	r2, [r3, #0]
  return(result);
 8001f98:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001f9c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f9e:	fab3 f383 	clz	r3, r3
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	4b8c      	ldr	r3, [pc, #560]	; (80021d8 <HAL_RCC_OscConfig+0x924>)
 8001fa6:	4413      	add	r3, r2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	461a      	mov	r2, r3
 8001fac:	2300      	movs	r3, #0
 8001fae:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb0:	f7fe f940 	bl	8000234 <HAL_GetTick>
 8001fb4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fb8:	e009      	b.n	8001fce <HAL_RCC_OscConfig+0x71a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fba:	f7fe f93b 	bl	8000234 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b02      	cmp	r3, #2
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e359      	b.n	8002682 <HAL_RCC_OscConfig+0xdce>
 8001fce:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001fd2:	2202      	movs	r2, #2
 8001fd4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd6:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	fa93 f2a3 	rbit	r2, r3
 8001fe0:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001fe4:	601a      	str	r2, [r3, #0]
 8001fe6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001fea:	2202      	movs	r2, #2
 8001fec:	601a      	str	r2, [r3, #0]
 8001fee:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	fa93 f2a3 	rbit	r2, r3
 8001ff8:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001ffc:	601a      	str	r2, [r3, #0]
 8001ffe:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002002:	2202      	movs	r2, #2
 8002004:	601a      	str	r2, [r3, #0]
 8002006:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	fa93 f2a3 	rbit	r2, r3
 8002010:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8002014:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002016:	4b6f      	ldr	r3, [pc, #444]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002018:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800201a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800201e:	2102      	movs	r1, #2
 8002020:	6019      	str	r1, [r3, #0]
 8002022:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	fa93 f1a3 	rbit	r1, r3
 800202c:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002030:	6019      	str	r1, [r3, #0]
  return(result);
 8002032:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	fab3 f383 	clz	r3, r3
 800203c:	b25b      	sxtb	r3, r3
 800203e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002042:	b25b      	sxtb	r3, r3
 8002044:	b2db      	uxtb	r3, r3
 8002046:	f003 031f 	and.w	r3, r3, #31
 800204a:	2101      	movs	r1, #1
 800204c:	fa01 f303 	lsl.w	r3, r1, r3
 8002050:	4013      	ands	r3, r2
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1b1      	bne.n	8001fba <HAL_RCC_OscConfig+0x706>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002056:	1d3b      	adds	r3, r7, #4
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 0304 	and.w	r3, r3, #4
 8002060:	2b00      	cmp	r3, #0
 8002062:	f000 8159 	beq.w	8002318 <HAL_RCC_OscConfig+0xa64>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002066:	2300      	movs	r3, #0
 8002068:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800206c:	4b59      	ldr	r3, [pc, #356]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 800206e:	69db      	ldr	r3, [r3, #28]
 8002070:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d112      	bne.n	800209e <HAL_RCC_OscConfig+0x7ea>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002078:	4a56      	ldr	r2, [pc, #344]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 800207a:	4b56      	ldr	r3, [pc, #344]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 800207c:	69db      	ldr	r3, [r3, #28]
 800207e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002082:	61d3      	str	r3, [r2, #28]
 8002084:	4b53      	ldr	r3, [pc, #332]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002086:	69db      	ldr	r3, [r3, #28]
 8002088:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800208c:	f107 030c 	add.w	r3, r7, #12
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	f107 030c 	add.w	r3, r7, #12
 8002096:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002098:	2301      	movs	r3, #1
 800209a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800209e:	4b4f      	ldr	r3, [pc, #316]	; (80021dc <HAL_RCC_OscConfig+0x928>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d11a      	bne.n	80020e0 <HAL_RCC_OscConfig+0x82c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020aa:	4a4c      	ldr	r2, [pc, #304]	; (80021dc <HAL_RCC_OscConfig+0x928>)
 80020ac:	4b4b      	ldr	r3, [pc, #300]	; (80021dc <HAL_RCC_OscConfig+0x928>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020b4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020b6:	f7fe f8bd 	bl	8000234 <HAL_GetTick>
 80020ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020be:	e009      	b.n	80020d4 <HAL_RCC_OscConfig+0x820>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020c0:	f7fe f8b8 	bl	8000234 <HAL_GetTick>
 80020c4:	4602      	mov	r2, r0
 80020c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80020ca:	1ad3      	subs	r3, r2, r3
 80020cc:	2b64      	cmp	r3, #100	; 0x64
 80020ce:	d901      	bls.n	80020d4 <HAL_RCC_OscConfig+0x820>
        {
          return HAL_TIMEOUT;
 80020d0:	2303      	movs	r3, #3
 80020d2:	e2d6      	b.n	8002682 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d4:	4b41      	ldr	r3, [pc, #260]	; (80021dc <HAL_RCC_OscConfig+0x928>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d0ef      	beq.n	80020c0 <HAL_RCC_OscConfig+0x80c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020e0:	1d3b      	adds	r3, r7, #4
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d106      	bne.n	80020f8 <HAL_RCC_OscConfig+0x844>
 80020ea:	4a3a      	ldr	r2, [pc, #232]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 80020ec:	4b39      	ldr	r3, [pc, #228]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 80020ee:	6a1b      	ldr	r3, [r3, #32]
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	6213      	str	r3, [r2, #32]
 80020f6:	e02f      	b.n	8002158 <HAL_RCC_OscConfig+0x8a4>
 80020f8:	1d3b      	adds	r3, r7, #4
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d10c      	bne.n	800211c <HAL_RCC_OscConfig+0x868>
 8002102:	4a34      	ldr	r2, [pc, #208]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002104:	4b33      	ldr	r3, [pc, #204]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	f023 0301 	bic.w	r3, r3, #1
 800210c:	6213      	str	r3, [r2, #32]
 800210e:	4a31      	ldr	r2, [pc, #196]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002110:	4b30      	ldr	r3, [pc, #192]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002112:	6a1b      	ldr	r3, [r3, #32]
 8002114:	f023 0304 	bic.w	r3, r3, #4
 8002118:	6213      	str	r3, [r2, #32]
 800211a:	e01d      	b.n	8002158 <HAL_RCC_OscConfig+0x8a4>
 800211c:	1d3b      	adds	r3, r7, #4
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	2b05      	cmp	r3, #5
 8002124:	d10c      	bne.n	8002140 <HAL_RCC_OscConfig+0x88c>
 8002126:	4a2b      	ldr	r2, [pc, #172]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002128:	4b2a      	ldr	r3, [pc, #168]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	f043 0304 	orr.w	r3, r3, #4
 8002130:	6213      	str	r3, [r2, #32]
 8002132:	4a28      	ldr	r2, [pc, #160]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002134:	4b27      	ldr	r3, [pc, #156]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002136:	6a1b      	ldr	r3, [r3, #32]
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	6213      	str	r3, [r2, #32]
 800213e:	e00b      	b.n	8002158 <HAL_RCC_OscConfig+0x8a4>
 8002140:	4a24      	ldr	r2, [pc, #144]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002142:	4b24      	ldr	r3, [pc, #144]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	f023 0301 	bic.w	r3, r3, #1
 800214a:	6213      	str	r3, [r2, #32]
 800214c:	4a21      	ldr	r2, [pc, #132]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 800214e:	4b21      	ldr	r3, [pc, #132]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	f023 0304 	bic.w	r3, r3, #4
 8002156:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002158:	1d3b      	adds	r3, r7, #4
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d06b      	beq.n	800223a <HAL_RCC_OscConfig+0x986>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002162:	f7fe f867 	bl	8000234 <HAL_GetTick>
 8002166:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800216a:	e00b      	b.n	8002184 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800216c:	f7fe f862 	bl	8000234 <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	f241 3288 	movw	r2, #5000	; 0x1388
 800217c:	4293      	cmp	r3, r2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e27e      	b.n	8002682 <HAL_RCC_OscConfig+0xdce>
 8002184:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002188:	2202      	movs	r2, #2
 800218a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	fa93 f2a3 	rbit	r2, r3
 8002196:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80021a0:	2202      	movs	r2, #2
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	fa93 f2a3 	rbit	r2, r3
 80021ae:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80021b2:	601a      	str	r2, [r3, #0]
  return(result);
 80021b4:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 80021b8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021ba:	fab3 f383 	clz	r3, r3
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	095b      	lsrs	r3, r3, #5
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	f043 0302 	orr.w	r3, r3, #2
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d108      	bne.n	80021e0 <HAL_RCC_OscConfig+0x92c>
 80021ce:	4b01      	ldr	r3, [pc, #4]	; (80021d4 <HAL_RCC_OscConfig+0x920>)
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	e013      	b.n	80021fc <HAL_RCC_OscConfig+0x948>
 80021d4:	40021000 	.word	0x40021000
 80021d8:	10908120 	.word	0x10908120
 80021dc:	40007000 	.word	0x40007000
 80021e0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80021e4:	2202      	movs	r2, #2
 80021e6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	fa93 f2a3 	rbit	r2, r3
 80021f2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	4bc0      	ldr	r3, [pc, #768]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002200:	2102      	movs	r1, #2
 8002202:	6011      	str	r1, [r2, #0]
 8002204:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8002208:	6812      	ldr	r2, [r2, #0]
 800220a:	fa92 f1a2 	rbit	r1, r2
 800220e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002212:	6011      	str	r1, [r2, #0]
  return(result);
 8002214:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8002218:	6812      	ldr	r2, [r2, #0]
 800221a:	fab2 f282 	clz	r2, r2
 800221e:	b252      	sxtb	r2, r2
 8002220:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002224:	b252      	sxtb	r2, r2
 8002226:	b2d2      	uxtb	r2, r2
 8002228:	f002 021f 	and.w	r2, r2, #31
 800222c:	2101      	movs	r1, #1
 800222e:	fa01 f202 	lsl.w	r2, r1, r2
 8002232:	4013      	ands	r3, r2
 8002234:	2b00      	cmp	r3, #0
 8002236:	d099      	beq.n	800216c <HAL_RCC_OscConfig+0x8b8>
 8002238:	e064      	b.n	8002304 <HAL_RCC_OscConfig+0xa50>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800223a:	f7fd fffb 	bl	8000234 <HAL_GetTick>
 800223e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002242:	e00b      	b.n	800225c <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002244:	f7fd fff6 	bl	8000234 <HAL_GetTick>
 8002248:	4602      	mov	r2, r0
 800224a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800224e:	1ad3      	subs	r3, r2, r3
 8002250:	f241 3288 	movw	r2, #5000	; 0x1388
 8002254:	4293      	cmp	r3, r2
 8002256:	d901      	bls.n	800225c <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e212      	b.n	8002682 <HAL_RCC_OscConfig+0xdce>
 800225c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002260:	2202      	movs	r2, #2
 8002262:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002264:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	fa93 f2a3 	rbit	r2, r3
 800226e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002272:	601a      	str	r2, [r3, #0]
 8002274:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002278:	2202      	movs	r2, #2
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	fa93 f2a3 	rbit	r2, r3
 8002286:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800228a:	601a      	str	r2, [r3, #0]
  return(result);
 800228c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8002290:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002292:	fab3 f383 	clz	r3, r3
 8002296:	b2db      	uxtb	r3, r3
 8002298:	095b      	lsrs	r3, r3, #5
 800229a:	b2db      	uxtb	r3, r3
 800229c:	f043 0302 	orr.w	r3, r3, #2
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d102      	bne.n	80022ac <HAL_RCC_OscConfig+0x9f8>
 80022a6:	4b95      	ldr	r3, [pc, #596]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 80022a8:	6a1b      	ldr	r3, [r3, #32]
 80022aa:	e00d      	b.n	80022c8 <HAL_RCC_OscConfig+0xa14>
 80022ac:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80022b0:	2202      	movs	r2, #2
 80022b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	fa93 f2a3 	rbit	r2, r3
 80022be:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	4b8d      	ldr	r3, [pc, #564]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 80022c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c8:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80022cc:	2102      	movs	r1, #2
 80022ce:	6011      	str	r1, [r2, #0]
 80022d0:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80022d4:	6812      	ldr	r2, [r2, #0]
 80022d6:	fa92 f1a2 	rbit	r1, r2
 80022da:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80022de:	6011      	str	r1, [r2, #0]
  return(result);
 80022e0:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80022e4:	6812      	ldr	r2, [r2, #0]
 80022e6:	fab2 f282 	clz	r2, r2
 80022ea:	b252      	sxtb	r2, r2
 80022ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80022f0:	b252      	sxtb	r2, r2
 80022f2:	b2d2      	uxtb	r2, r2
 80022f4:	f002 021f 	and.w	r2, r2, #31
 80022f8:	2101      	movs	r1, #1
 80022fa:	fa01 f202 	lsl.w	r2, r1, r2
 80022fe:	4013      	ands	r3, r2
 8002300:	2b00      	cmp	r3, #0
 8002302:	d19f      	bne.n	8002244 <HAL_RCC_OscConfig+0x990>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002304:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002308:	2b01      	cmp	r3, #1
 800230a:	d105      	bne.n	8002318 <HAL_RCC_OscConfig+0xa64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800230c:	4a7b      	ldr	r2, [pc, #492]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 800230e:	4b7b      	ldr	r3, [pc, #492]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 8002310:	69db      	ldr	r3, [r3, #28]
 8002312:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002316:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002318:	1d3b      	adds	r3, r7, #4
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	699b      	ldr	r3, [r3, #24]
 800231e:	2b00      	cmp	r3, #0
 8002320:	f000 81ae 	beq.w	8002680 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002324:	4b75      	ldr	r3, [pc, #468]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f003 030c 	and.w	r3, r3, #12
 800232c:	2b08      	cmp	r3, #8
 800232e:	f000 81a5 	beq.w	800267c <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002332:	1d3b      	adds	r3, r7, #4
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	2b02      	cmp	r3, #2
 800233a:	f040 811d 	bne.w	8002578 <HAL_RCC_OscConfig+0xcc4>
 800233e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8002342:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002346:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002348:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	fa93 f2a3 	rbit	r2, r3
 8002352:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002356:	601a      	str	r2, [r3, #0]
  return(result);
 8002358:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800235c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800235e:	fab3 f383 	clz	r3, r3
 8002362:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002366:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	461a      	mov	r2, r3
 800236e:	2300      	movs	r3, #0
 8002370:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002372:	f7fd ff5f 	bl	8000234 <HAL_GetTick>
 8002376:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800237a:	e009      	b.n	8002390 <HAL_RCC_OscConfig+0xadc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800237c:	f7fd ff5a 	bl	8000234 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	2b02      	cmp	r3, #2
 800238a:	d901      	bls.n	8002390 <HAL_RCC_OscConfig+0xadc>
          {
            return HAL_TIMEOUT;
 800238c:	2303      	movs	r3, #3
 800238e:	e178      	b.n	8002682 <HAL_RCC_OscConfig+0xdce>
 8002390:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002394:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002398:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800239a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	fa93 f2a3 	rbit	r2, r3
 80023a4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80023a8:	601a      	str	r2, [r3, #0]
  return(result);
 80023aa:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80023ae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023b0:	fab3 f383 	clz	r3, r3
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	095b      	lsrs	r3, r3, #5
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	f043 0301 	orr.w	r3, r3, #1
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d102      	bne.n	80023ca <HAL_RCC_OscConfig+0xb16>
 80023c4:	4b4d      	ldr	r3, [pc, #308]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	e01b      	b.n	8002402 <HAL_RCC_OscConfig+0xb4e>
 80023ca:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80023ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	fa93 f2a3 	rbit	r2, r3
 80023de:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80023e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023ec:	601a      	str	r2, [r3, #0]
 80023ee:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	fa93 f2a3 	rbit	r2, r3
 80023f8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	4b3f      	ldr	r3, [pc, #252]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 8002400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002402:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002406:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800240a:	6011      	str	r1, [r2, #0]
 800240c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8002410:	6812      	ldr	r2, [r2, #0]
 8002412:	fa92 f1a2 	rbit	r1, r2
 8002416:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800241a:	6011      	str	r1, [r2, #0]
  return(result);
 800241c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8002420:	6812      	ldr	r2, [r2, #0]
 8002422:	fab2 f282 	clz	r2, r2
 8002426:	b252      	sxtb	r2, r2
 8002428:	f042 0220 	orr.w	r2, r2, #32
 800242c:	b252      	sxtb	r2, r2
 800242e:	b2d2      	uxtb	r2, r2
 8002430:	f002 021f 	and.w	r2, r2, #31
 8002434:	2101      	movs	r1, #1
 8002436:	fa01 f202 	lsl.w	r2, r1, r2
 800243a:	4013      	ands	r3, r2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d19d      	bne.n	800237c <HAL_RCC_OscConfig+0xac8>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002440:	492e      	ldr	r1, [pc, #184]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 8002442:	4b2e      	ldr	r3, [pc, #184]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 8002444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002446:	f023 020f 	bic.w	r2, r3, #15
 800244a:	1d3b      	adds	r3, r7, #4
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002450:	4313      	orrs	r3, r2
 8002452:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002454:	4829      	ldr	r0, [pc, #164]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 8002456:	4b29      	ldr	r3, [pc, #164]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800245e:	1d3b      	adds	r3, r7, #4
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6a19      	ldr	r1, [r3, #32]
 8002464:	1d3b      	adds	r3, r7, #4
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	69db      	ldr	r3, [r3, #28]
 800246a:	430b      	orrs	r3, r1
 800246c:	4313      	orrs	r3, r2
 800246e:	6043      	str	r3, [r0, #4]
 8002470:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002474:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002478:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	fa93 f2a3 	rbit	r2, r3
 8002484:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002488:	601a      	str	r2, [r3, #0]
  return(result);
 800248a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800248e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002490:	fab3 f383 	clz	r3, r3
 8002494:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002498:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	461a      	mov	r2, r3
 80024a0:	2301      	movs	r3, #1
 80024a2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a4:	f7fd fec6 	bl	8000234 <HAL_GetTick>
 80024a8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024ac:	e009      	b.n	80024c2 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024ae:	f7fd fec1 	bl	8000234 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e0df      	b.n	8002682 <HAL_RCC_OscConfig+0xdce>
 80024c2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80024c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024ca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024cc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	fa93 f2a3 	rbit	r2, r3
 80024d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80024da:	601a      	str	r2, [r3, #0]
  return(result);
 80024dc:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80024e0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024e2:	fab3 f383 	clz	r3, r3
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	095b      	lsrs	r3, r3, #5
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d104      	bne.n	8002500 <HAL_RCC_OscConfig+0xc4c>
 80024f6:	4b01      	ldr	r3, [pc, #4]	; (80024fc <HAL_RCC_OscConfig+0xc48>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	e01d      	b.n	8002538 <HAL_RCC_OscConfig+0xc84>
 80024fc:	40021000 	.word	0x40021000
 8002500:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002504:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002508:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	fa93 f2a3 	rbit	r2, r3
 8002514:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002518:	601a      	str	r2, [r3, #0]
 800251a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800251e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002522:	601a      	str	r2, [r3, #0]
 8002524:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	fa93 f2a3 	rbit	r2, r3
 800252e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002532:	601a      	str	r2, [r3, #0]
 8002534:	4b55      	ldr	r3, [pc, #340]	; (800268c <HAL_RCC_OscConfig+0xdd8>)
 8002536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002538:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800253c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002540:	6011      	str	r1, [r2, #0]
 8002542:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002546:	6812      	ldr	r2, [r2, #0]
 8002548:	fa92 f1a2 	rbit	r1, r2
 800254c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002550:	6011      	str	r1, [r2, #0]
  return(result);
 8002552:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002556:	6812      	ldr	r2, [r2, #0]
 8002558:	fab2 f282 	clz	r2, r2
 800255c:	b252      	sxtb	r2, r2
 800255e:	f042 0220 	orr.w	r2, r2, #32
 8002562:	b252      	sxtb	r2, r2
 8002564:	b2d2      	uxtb	r2, r2
 8002566:	f002 021f 	and.w	r2, r2, #31
 800256a:	2101      	movs	r1, #1
 800256c:	fa01 f202 	lsl.w	r2, r1, r2
 8002570:	4013      	ands	r3, r2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d09b      	beq.n	80024ae <HAL_RCC_OscConfig+0xbfa>
 8002576:	e083      	b.n	8002680 <HAL_RCC_OscConfig+0xdcc>
 8002578:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800257c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002580:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002582:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	fa93 f2a3 	rbit	r2, r3
 800258c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002590:	601a      	str	r2, [r3, #0]
  return(result);
 8002592:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002596:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002598:	fab3 f383 	clz	r3, r3
 800259c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025a0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025a4:	009b      	lsls	r3, r3, #2
 80025a6:	461a      	mov	r2, r3
 80025a8:	2300      	movs	r3, #0
 80025aa:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ac:	f7fd fe42 	bl	8000234 <HAL_GetTick>
 80025b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025b4:	e009      	b.n	80025ca <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025b6:	f7fd fe3d 	bl	8000234 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e05b      	b.n	8002682 <HAL_RCC_OscConfig+0xdce>
 80025ca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80025ce:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80025d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	fa93 f2a3 	rbit	r2, r3
 80025de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025e2:	601a      	str	r2, [r3, #0]
  return(result);
 80025e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025ea:	fab3 f383 	clz	r3, r3
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	095b      	lsrs	r3, r3, #5
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d102      	bne.n	8002604 <HAL_RCC_OscConfig+0xd50>
 80025fe:	4b23      	ldr	r3, [pc, #140]	; (800268c <HAL_RCC_OscConfig+0xdd8>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	e01b      	b.n	800263c <HAL_RCC_OscConfig+0xd88>
 8002604:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002608:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800260c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	fa93 f2a3 	rbit	r2, r3
 8002618:	f107 0320 	add.w	r3, r7, #32
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	f107 031c 	add.w	r3, r7, #28
 8002622:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	f107 031c 	add.w	r3, r7, #28
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	fa93 f2a3 	rbit	r2, r3
 8002632:	f107 0318 	add.w	r3, r7, #24
 8002636:	601a      	str	r2, [r3, #0]
 8002638:	4b14      	ldr	r3, [pc, #80]	; (800268c <HAL_RCC_OscConfig+0xdd8>)
 800263a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263c:	f107 0214 	add.w	r2, r7, #20
 8002640:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002644:	6011      	str	r1, [r2, #0]
 8002646:	f107 0214 	add.w	r2, r7, #20
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	fa92 f1a2 	rbit	r1, r2
 8002650:	f107 0210 	add.w	r2, r7, #16
 8002654:	6011      	str	r1, [r2, #0]
  return(result);
 8002656:	f107 0210 	add.w	r2, r7, #16
 800265a:	6812      	ldr	r2, [r2, #0]
 800265c:	fab2 f282 	clz	r2, r2
 8002660:	b252      	sxtb	r2, r2
 8002662:	f042 0220 	orr.w	r2, r2, #32
 8002666:	b252      	sxtb	r2, r2
 8002668:	b2d2      	uxtb	r2, r2
 800266a:	f002 021f 	and.w	r2, r2, #31
 800266e:	2101      	movs	r1, #1
 8002670:	fa01 f202 	lsl.w	r2, r1, r2
 8002674:	4013      	ands	r3, r2
 8002676:	2b00      	cmp	r3, #0
 8002678:	d19d      	bne.n	80025b6 <HAL_RCC_OscConfig+0xd02>
 800267a:	e001      	b.n	8002680 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e000      	b.n	8002682 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	40021000 	.word	0x40021000

08002690 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b09e      	sub	sp, #120	; 0x78
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800269a:	2300      	movs	r3, #0
 800269c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e164      	b.n	8002972 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026a8:	4b92      	ldr	r3, [pc, #584]	; (80028f4 <HAL_RCC_ClockConfig+0x264>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f003 0207 	and.w	r2, r3, #7
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d210      	bcs.n	80026d8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026b6:	498f      	ldr	r1, [pc, #572]	; (80028f4 <HAL_RCC_ClockConfig+0x264>)
 80026b8:	4b8e      	ldr	r3, [pc, #568]	; (80028f4 <HAL_RCC_ClockConfig+0x264>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f023 0207 	bic.w	r2, r3, #7
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026c6:	4b8b      	ldr	r3, [pc, #556]	; (80028f4 <HAL_RCC_ClockConfig+0x264>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0207 	and.w	r2, r3, #7
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d001      	beq.n	80026d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e14c      	b.n	8002972 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d008      	beq.n	80026f6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026e4:	4984      	ldr	r1, [pc, #528]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 80026e6:	4b84      	ldr	r3, [pc, #528]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0301 	and.w	r3, r3, #1
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 80df 	beq.w	80028c2 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d13d      	bne.n	8002788 <HAL_RCC_ClockConfig+0xf8>
 800270c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002710:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002712:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002714:	fa93 f3a3 	rbit	r3, r3
 8002718:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 800271a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800271c:	fab3 f383 	clz	r3, r3
 8002720:	b2db      	uxtb	r3, r3
 8002722:	095b      	lsrs	r3, r3, #5
 8002724:	b2db      	uxtb	r3, r3
 8002726:	f043 0301 	orr.w	r3, r3, #1
 800272a:	b2db      	uxtb	r3, r3
 800272c:	2b01      	cmp	r3, #1
 800272e:	d102      	bne.n	8002736 <HAL_RCC_ClockConfig+0xa6>
 8002730:	4b71      	ldr	r3, [pc, #452]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	e00f      	b.n	8002756 <HAL_RCC_ClockConfig+0xc6>
 8002736:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800273a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800273e:	fa93 f3a3 	rbit	r3, r3
 8002742:	667b      	str	r3, [r7, #100]	; 0x64
 8002744:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002748:	663b      	str	r3, [r7, #96]	; 0x60
 800274a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800274c:	fa93 f3a3 	rbit	r3, r3
 8002750:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002752:	4b69      	ldr	r3, [pc, #420]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 8002754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002756:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800275a:	65ba      	str	r2, [r7, #88]	; 0x58
 800275c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800275e:	fa92 f2a2 	rbit	r2, r2
 8002762:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 8002764:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002766:	fab2 f282 	clz	r2, r2
 800276a:	b252      	sxtb	r2, r2
 800276c:	f042 0220 	orr.w	r2, r2, #32
 8002770:	b252      	sxtb	r2, r2
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	f002 021f 	and.w	r2, r2, #31
 8002778:	2101      	movs	r1, #1
 800277a:	fa01 f202 	lsl.w	r2, r1, r2
 800277e:	4013      	ands	r3, r2
 8002780:	2b00      	cmp	r3, #0
 8002782:	d17d      	bne.n	8002880 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0f4      	b.n	8002972 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	2b02      	cmp	r3, #2
 800278e:	d13d      	bne.n	800280c <HAL_RCC_ClockConfig+0x17c>
 8002790:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002794:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002796:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002798:	fa93 f3a3 	rbit	r3, r3
 800279c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 800279e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027a0:	fab3 f383 	clz	r3, r3
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	095b      	lsrs	r3, r3, #5
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	f043 0301 	orr.w	r3, r3, #1
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d102      	bne.n	80027ba <HAL_RCC_ClockConfig+0x12a>
 80027b4:	4b50      	ldr	r3, [pc, #320]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	e00f      	b.n	80027da <HAL_RCC_ClockConfig+0x14a>
 80027ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027be:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027c2:	fa93 f3a3 	rbit	r3, r3
 80027c6:	647b      	str	r3, [r7, #68]	; 0x44
 80027c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027cc:	643b      	str	r3, [r7, #64]	; 0x40
 80027ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027d0:	fa93 f3a3 	rbit	r3, r3
 80027d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80027d6:	4b48      	ldr	r3, [pc, #288]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 80027d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80027de:	63ba      	str	r2, [r7, #56]	; 0x38
 80027e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027e2:	fa92 f2a2 	rbit	r2, r2
 80027e6:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 80027e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80027ea:	fab2 f282 	clz	r2, r2
 80027ee:	b252      	sxtb	r2, r2
 80027f0:	f042 0220 	orr.w	r2, r2, #32
 80027f4:	b252      	sxtb	r2, r2
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	f002 021f 	and.w	r2, r2, #31
 80027fc:	2101      	movs	r1, #1
 80027fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002802:	4013      	ands	r3, r2
 8002804:	2b00      	cmp	r3, #0
 8002806:	d13b      	bne.n	8002880 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e0b2      	b.n	8002972 <HAL_RCC_ClockConfig+0x2e2>
 800280c:	2302      	movs	r3, #2
 800280e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002812:	fa93 f3a3 	rbit	r3, r3
 8002816:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8002818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800281a:	fab3 f383 	clz	r3, r3
 800281e:	b2db      	uxtb	r3, r3
 8002820:	095b      	lsrs	r3, r3, #5
 8002822:	b2db      	uxtb	r3, r3
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b01      	cmp	r3, #1
 800282c:	d102      	bne.n	8002834 <HAL_RCC_ClockConfig+0x1a4>
 800282e:	4b32      	ldr	r3, [pc, #200]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	e00d      	b.n	8002850 <HAL_RCC_ClockConfig+0x1c0>
 8002834:	2302      	movs	r3, #2
 8002836:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800283a:	fa93 f3a3 	rbit	r3, r3
 800283e:	627b      	str	r3, [r7, #36]	; 0x24
 8002840:	2302      	movs	r3, #2
 8002842:	623b      	str	r3, [r7, #32]
 8002844:	6a3b      	ldr	r3, [r7, #32]
 8002846:	fa93 f3a3 	rbit	r3, r3
 800284a:	61fb      	str	r3, [r7, #28]
 800284c:	4b2a      	ldr	r3, [pc, #168]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 800284e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002850:	2202      	movs	r2, #2
 8002852:	61ba      	str	r2, [r7, #24]
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	fa92 f2a2 	rbit	r2, r2
 800285a:	617a      	str	r2, [r7, #20]
  return(result);
 800285c:	697a      	ldr	r2, [r7, #20]
 800285e:	fab2 f282 	clz	r2, r2
 8002862:	b252      	sxtb	r2, r2
 8002864:	f042 0220 	orr.w	r2, r2, #32
 8002868:	b252      	sxtb	r2, r2
 800286a:	b2d2      	uxtb	r2, r2
 800286c:	f002 021f 	and.w	r2, r2, #31
 8002870:	2101      	movs	r1, #1
 8002872:	fa01 f202 	lsl.w	r2, r1, r2
 8002876:	4013      	ands	r3, r2
 8002878:	2b00      	cmp	r3, #0
 800287a:	d101      	bne.n	8002880 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	e078      	b.n	8002972 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002880:	491d      	ldr	r1, [pc, #116]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 8002882:	4b1d      	ldr	r3, [pc, #116]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f023 0203 	bic.w	r2, r3, #3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	4313      	orrs	r3, r2
 8002890:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002892:	f7fd fccf 	bl	8000234 <HAL_GetTick>
 8002896:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002898:	e00a      	b.n	80028b0 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800289a:	f7fd fccb 	bl	8000234 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a8:	4293      	cmp	r3, r2
 80028aa:	d901      	bls.n	80028b0 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 80028ac:	2303      	movs	r3, #3
 80028ae:	e060      	b.n	8002972 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028b0:	4b11      	ldr	r3, [pc, #68]	; (80028f8 <HAL_RCC_ClockConfig+0x268>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f003 020c 	and.w	r2, r3, #12
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	429a      	cmp	r2, r3
 80028c0:	d1eb      	bne.n	800289a <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028c2:	4b0c      	ldr	r3, [pc, #48]	; (80028f4 <HAL_RCC_ClockConfig+0x264>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0207 	and.w	r2, r3, #7
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	429a      	cmp	r2, r3
 80028ce:	d915      	bls.n	80028fc <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028d0:	4908      	ldr	r1, [pc, #32]	; (80028f4 <HAL_RCC_ClockConfig+0x264>)
 80028d2:	4b08      	ldr	r3, [pc, #32]	; (80028f4 <HAL_RCC_ClockConfig+0x264>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f023 0207 	bic.w	r2, r3, #7
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	4313      	orrs	r3, r2
 80028de:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028e0:	4b04      	ldr	r3, [pc, #16]	; (80028f4 <HAL_RCC_ClockConfig+0x264>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0207 	and.w	r2, r3, #7
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d006      	beq.n	80028fc <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e03f      	b.n	8002972 <HAL_RCC_ClockConfig+0x2e2>
 80028f2:	bf00      	nop
 80028f4:	40022000 	.word	0x40022000
 80028f8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0304 	and.w	r3, r3, #4
 8002904:	2b00      	cmp	r3, #0
 8002906:	d008      	beq.n	800291a <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002908:	491c      	ldr	r1, [pc, #112]	; (800297c <HAL_RCC_ClockConfig+0x2ec>)
 800290a:	4b1c      	ldr	r3, [pc, #112]	; (800297c <HAL_RCC_ClockConfig+0x2ec>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	4313      	orrs	r3, r2
 8002918:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0308 	and.w	r3, r3, #8
 8002922:	2b00      	cmp	r3, #0
 8002924:	d009      	beq.n	800293a <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002926:	4915      	ldr	r1, [pc, #84]	; (800297c <HAL_RCC_ClockConfig+0x2ec>)
 8002928:	4b14      	ldr	r3, [pc, #80]	; (800297c <HAL_RCC_ClockConfig+0x2ec>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	4313      	orrs	r3, r2
 8002938:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800293a:	f000 f825 	bl	8002988 <HAL_RCC_GetSysClockFreq>
 800293e:	4601      	mov	r1, r0
 8002940:	4b0e      	ldr	r3, [pc, #56]	; (800297c <HAL_RCC_ClockConfig+0x2ec>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002948:	23f0      	movs	r3, #240	; 0xf0
 800294a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	fa93 f3a3 	rbit	r3, r3
 8002952:	60fb      	str	r3, [r7, #12]
  return(result);
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	fab3 f383 	clz	r3, r3
 800295a:	fa22 f303 	lsr.w	r3, r2, r3
 800295e:	4a08      	ldr	r2, [pc, #32]	; (8002980 <HAL_RCC_ClockConfig+0x2f0>)
 8002960:	5cd3      	ldrb	r3, [r2, r3]
 8002962:	fa21 f303 	lsr.w	r3, r1, r3
 8002966:	4a07      	ldr	r2, [pc, #28]	; (8002984 <HAL_RCC_ClockConfig+0x2f4>)
 8002968:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800296a:	2000      	movs	r0, #0
 800296c:	f003 fe20 	bl	80065b0 <HAL_InitTick>
  
  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3778      	adds	r7, #120	; 0x78
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	40021000 	.word	0x40021000
 8002980:	08006900 	.word	0x08006900
 8002984:	20000010 	.word	0x20000010

08002988 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002988:	b480      	push	{r7}
 800298a:	b08b      	sub	sp, #44	; 0x2c
 800298c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800298e:	2300      	movs	r3, #0
 8002990:	61fb      	str	r3, [r7, #28]
 8002992:	2300      	movs	r3, #0
 8002994:	61bb      	str	r3, [r7, #24]
 8002996:	2300      	movs	r3, #0
 8002998:	627b      	str	r3, [r7, #36]	; 0x24
 800299a:	2300      	movs	r3, #0
 800299c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800299e:	2300      	movs	r3, #0
 80029a0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80029a2:	4b2a      	ldr	r3, [pc, #168]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xc4>)
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	f003 030c 	and.w	r3, r3, #12
 80029ae:	2b04      	cmp	r3, #4
 80029b0:	d002      	beq.n	80029b8 <HAL_RCC_GetSysClockFreq+0x30>
 80029b2:	2b08      	cmp	r3, #8
 80029b4:	d003      	beq.n	80029be <HAL_RCC_GetSysClockFreq+0x36>
 80029b6:	e03f      	b.n	8002a38 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029b8:	4b25      	ldr	r3, [pc, #148]	; (8002a50 <HAL_RCC_GetSysClockFreq+0xc8>)
 80029ba:	623b      	str	r3, [r7, #32]
      break;
 80029bc:	e03f      	b.n	8002a3e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80029c4:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 80029c8:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ca:	68bb      	ldr	r3, [r7, #8]
 80029cc:	fa93 f3a3 	rbit	r3, r3
 80029d0:	607b      	str	r3, [r7, #4]
  return(result);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	fab3 f383 	clz	r3, r3
 80029d8:	fa22 f303 	lsr.w	r3, r2, r3
 80029dc:	4a1d      	ldr	r2, [pc, #116]	; (8002a54 <HAL_RCC_GetSysClockFreq+0xcc>)
 80029de:	5cd3      	ldrb	r3, [r2, r3]
 80029e0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80029e2:	4b1a      	ldr	r3, [pc, #104]	; (8002a4c <HAL_RCC_GetSysClockFreq+0xc4>)
 80029e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e6:	f003 020f 	and.w	r2, r3, #15
 80029ea:	230f      	movs	r3, #15
 80029ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	fa93 f3a3 	rbit	r3, r3
 80029f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	fab3 f383 	clz	r3, r3
 80029fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002a00:	4a15      	ldr	r2, [pc, #84]	; (8002a58 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002a02:	5cd3      	ldrb	r3, [r2, r3]
 8002a04:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d008      	beq.n	8002a22 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002a10:	4a0f      	ldr	r2, [pc, #60]	; (8002a50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a12:	69bb      	ldr	r3, [r7, #24]
 8002a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a18:	697a      	ldr	r2, [r7, #20]
 8002a1a:	fb02 f303 	mul.w	r3, r2, r3
 8002a1e:	627b      	str	r3, [r7, #36]	; 0x24
 8002a20:	e007      	b.n	8002a32 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
 8002a22:	4a0b      	ldr	r2, [pc, #44]	; (8002a50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a2a:	697a      	ldr	r2, [r7, #20]
 8002a2c:	fb02 f303 	mul.w	r3, r2, r3
 8002a30:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a34:	623b      	str	r3, [r7, #32]
      break;
 8002a36:	e002      	b.n	8002a3e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a38:	4b05      	ldr	r3, [pc, #20]	; (8002a50 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002a3a:	623b      	str	r3, [r7, #32]
      break;
 8002a3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a3e:	6a3b      	ldr	r3, [r7, #32]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	372c      	adds	r7, #44	; 0x2c
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	007a1200 	.word	0x007a1200
 8002a54:	080068e0 	.word	0x080068e0
 8002a58:	080068f0 	.word	0x080068f0

08002a5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a60:	4b03      	ldr	r3, [pc, #12]	; (8002a70 <HAL_RCC_GetHCLKFreq+0x14>)
 8002a62:	681b      	ldr	r3, [r3, #0]
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	20000010 	.word	0x20000010

08002a74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002a7a:	f7ff ffef 	bl	8002a5c <HAL_RCC_GetHCLKFreq>
 8002a7e:	4601      	mov	r1, r0
 8002a80:	4b0b      	ldr	r3, [pc, #44]	; (8002ab0 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002a88:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002a8c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	fa93 f3a3 	rbit	r3, r3
 8002a94:	603b      	str	r3, [r7, #0]
  return(result);
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	fab3 f383 	clz	r3, r3
 8002a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8002aa0:	4a04      	ldr	r2, [pc, #16]	; (8002ab4 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002aa2:	5cd3      	ldrb	r3, [r2, r3]
 8002aa4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3708      	adds	r7, #8
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	08006910 	.word	0x08006910

08002ab8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002abe:	f7ff ffcd 	bl	8002a5c <HAL_RCC_GetHCLKFreq>
 8002ac2:	4601      	mov	r1, r0
 8002ac4:	4b0b      	ldr	r3, [pc, #44]	; (8002af4 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8002acc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002ad0:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	fa93 f3a3 	rbit	r3, r3
 8002ad8:	603b      	str	r3, [r7, #0]
  return(result);
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	fab3 f383 	clz	r3, r3
 8002ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8002ae4:	4a04      	ldr	r2, [pc, #16]	; (8002af8 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002ae6:	5cd3      	ldrb	r3, [r2, r3]
 8002ae8:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002aec:	4618      	mov	r0, r3
 8002aee:	3708      	adds	r7, #8
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40021000 	.word	0x40021000
 8002af8:	08006910 	.word	0x08006910

08002afc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	220f      	movs	r2, #15
 8002b0a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002b0c:	4b12      	ldr	r3, [pc, #72]	; (8002b58 <HAL_RCC_GetClockConfig+0x5c>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f003 0203 	and.w	r2, r3, #3
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002b18:	4b0f      	ldr	r3, [pc, #60]	; (8002b58 <HAL_RCC_GetClockConfig+0x5c>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002b24:	4b0c      	ldr	r3, [pc, #48]	; (8002b58 <HAL_RCC_GetClockConfig+0x5c>)
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002b30:	4b09      	ldr	r3, [pc, #36]	; (8002b58 <HAL_RCC_GetClockConfig+0x5c>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	08db      	lsrs	r3, r3, #3
 8002b36:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002b3e:	4b07      	ldr	r3, [pc, #28]	; (8002b5c <HAL_RCC_GetClockConfig+0x60>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 0207 	and.w	r2, r3, #7
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	601a      	str	r2, [r3, #0]
}
 8002b4a:	bf00      	nop
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
 8002b56:	bf00      	nop
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40022000 	.word	0x40022000

08002b60 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b092      	sub	sp, #72	; 0x48
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	f000 80d6 	beq.w	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b84:	4b4d      	ldr	r3, [pc, #308]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002b86:	69db      	ldr	r3, [r3, #28]
 8002b88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d10e      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b90:	4a4a      	ldr	r2, [pc, #296]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002b92:	4b4a      	ldr	r3, [pc, #296]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002b94:	69db      	ldr	r3, [r3, #28]
 8002b96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b9a:	61d3      	str	r3, [r2, #28]
 8002b9c:	4b47      	ldr	r3, [pc, #284]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002b9e:	69db      	ldr	r3, [r3, #28]
 8002ba0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba4:	60bb      	str	r3, [r7, #8]
 8002ba6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bae:	4b44      	ldr	r3, [pc, #272]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d118      	bne.n	8002bec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bba:	4a41      	ldr	r2, [pc, #260]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bbc:	4b40      	ldr	r3, [pc, #256]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bc4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bc6:	f7fd fb35 	bl	8000234 <HAL_GetTick>
 8002bca:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bcc:	e008      	b.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bce:	f7fd fb31 	bl	8000234 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	2b64      	cmp	r3, #100	; 0x64
 8002bda:	d901      	bls.n	8002be0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e1d4      	b.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002be0:	4b37      	ldr	r3, [pc, #220]	; (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0f0      	beq.n	8002bce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002bec:	4b33      	ldr	r3, [pc, #204]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002bee:	6a1b      	ldr	r3, [r3, #32]
 8002bf0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bf4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	f000 8083 	beq.w	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002c06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d07b      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002c0c:	4b2b      	ldr	r3, [pc, #172]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002c0e:	6a1b      	ldr	r3, [r3, #32]
 8002c10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c14:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c16:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c1a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c1e:	fa93 f3a3 	rbit	r3, r3
 8002c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8002c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002c26:	fab3 f383 	clz	r3, r3
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	4b25      	ldr	r3, [pc, #148]	; (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c2e:	4413      	add	r3, r2
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	461a      	mov	r2, r3
 8002c34:	2301      	movs	r3, #1
 8002c36:	6013      	str	r3, [r2, #0]
 8002c38:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c3c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c40:	fa93 f3a3 	rbit	r3, r3
 8002c44:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002c46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002c48:	fab3 f383 	clz	r3, r3
 8002c4c:	461a      	mov	r2, r3
 8002c4e:	4b1d      	ldr	r3, [pc, #116]	; (8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002c50:	4413      	add	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	461a      	mov	r2, r3
 8002c56:	2300      	movs	r3, #0
 8002c58:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002c5a:	4a18      	ldr	r2, [pc, #96]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002c5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c5e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d04c      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6a:	f7fd fae3 	bl	8000234 <HAL_GetTick>
 8002c6e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c70:	e00a      	b.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x128>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c72:	f7fd fadf 	bl	8000234 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d901      	bls.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x128>
          {
            return HAL_TIMEOUT;
 8002c84:	2303      	movs	r3, #3
 8002c86:	e180      	b.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8002c88:	2302      	movs	r3, #2
 8002c8a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c8e:	fa93 f3a3 	rbit	r3, r3
 8002c92:	627b      	str	r3, [r7, #36]	; 0x24
 8002c94:	2302      	movs	r3, #2
 8002c96:	623b      	str	r3, [r7, #32]
 8002c98:	6a3b      	ldr	r3, [r7, #32]
 8002c9a:	fa93 f3a3 	rbit	r3, r3
 8002c9e:	61fb      	str	r3, [r7, #28]
  return(result);
 8002ca0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ca2:	fab3 f383 	clz	r3, r3
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	095b      	lsrs	r3, r3, #5
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	f043 0302 	orr.w	r3, r3, #2
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d108      	bne.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002cb6:	4b01      	ldr	r3, [pc, #4]	; (8002cbc <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002cb8:	6a1b      	ldr	r3, [r3, #32]
 8002cba:	e00d      	b.n	8002cd8 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	40007000 	.word	0x40007000
 8002cc4:	10908100 	.word	0x10908100
 8002cc8:	2302      	movs	r3, #2
 8002cca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	fa93 f3a3 	rbit	r3, r3
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	4b9c      	ldr	r3, [pc, #624]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd8:	2202      	movs	r2, #2
 8002cda:	613a      	str	r2, [r7, #16]
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	fa92 f2a2 	rbit	r2, r2
 8002ce2:	60fa      	str	r2, [r7, #12]
  return(result);
 8002ce4:	68fa      	ldr	r2, [r7, #12]
 8002ce6:	fab2 f282 	clz	r2, r2
 8002cea:	b252      	sxtb	r2, r2
 8002cec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cf0:	b252      	sxtb	r2, r2
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	f002 021f 	and.w	r2, r2, #31
 8002cf8:	2101      	movs	r1, #1
 8002cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8002cfe:	4013      	ands	r3, r2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d0b6      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x112>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002d04:	4990      	ldr	r1, [pc, #576]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d06:	4b90      	ldr	r3, [pc, #576]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d16:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d105      	bne.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d1e:	4a8a      	ldr	r2, [pc, #552]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d20:	4b89      	ldr	r3, [pc, #548]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d28:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d008      	beq.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d36:	4984      	ldr	r1, [pc, #528]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d38:	4b83      	ldr	r3, [pc, #524]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3c:	f023 0203 	bic.w	r2, r3, #3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d008      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d54:	497c      	ldr	r1, [pc, #496]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d56:	4b7c      	ldr	r3, [pc, #496]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0304 	and.w	r3, r3, #4
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d008      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d72:	4975      	ldr	r1, [pc, #468]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d74:	4b74      	ldr	r3, [pc, #464]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d78:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	4313      	orrs	r3, r2
 8002d82:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0320 	and.w	r3, r3, #32
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d008      	beq.n	8002da2 <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d90:	496d      	ldr	r1, [pc, #436]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d92:	4b6d      	ldr	r3, [pc, #436]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d96:	f023 0210 	bic.w	r2, r3, #16
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	4313      	orrs	r3, r2
 8002da0:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d008      	beq.n	8002dc0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002dae:	4966      	ldr	r1, [pc, #408]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002db0:	4b65      	ldr	r3, [pc, #404]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d008      	beq.n	8002dde <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002dcc:	495e      	ldr	r1, [pc, #376]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dce:	4b5e      	ldr	r3, [pc, #376]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd2:	f023 0220 	bic.w	r2, r3, #32
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d008      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002dea:	4957      	ldr	r1, [pc, #348]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dec:	4b56      	ldr	r3, [pc, #344]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0308 	and.w	r3, r3, #8
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d008      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e08:	494f      	ldr	r1, [pc, #316]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e0a:	4b4f      	ldr	r3, [pc, #316]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e0e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0310 	and.w	r3, r3, #16
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d008      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e26:	4948      	ldr	r1, [pc, #288]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e28:	4b47      	ldr	r3, [pc, #284]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d008      	beq.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e44:	4940      	ldr	r1, [pc, #256]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e46:	4b40      	ldr	r3, [pc, #256]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e52:	4313      	orrs	r3, r2
 8002e54:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d008      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002e62:	4939      	ldr	r1, [pc, #228]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e64:	4b38      	ldr	r3, [pc, #224]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e68:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e70:	4313      	orrs	r3, r2
 8002e72:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d008      	beq.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002e80:	4931      	ldr	r1, [pc, #196]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e82:	4b31      	ldr	r3, [pc, #196]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e86:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d008      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002e9e:	492a      	ldr	r1, [pc, #168]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ea0:	4b29      	ldr	r3, [pc, #164]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002eac:	4313      	orrs	r3, r2
 8002eae:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d008      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002ebc:	4922      	ldr	r1, [pc, #136]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ebe:	4b22      	ldr	r3, [pc, #136]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d008      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8002eda:	491b      	ldr	r1, [pc, #108]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002edc:	4b1a      	ldr	r3, [pc, #104]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d008      	beq.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8002ef8:	4913      	ldr	r1, [pc, #76]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002efa:	4b13      	ldr	r3, [pc, #76]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f06:	4313      	orrs	r3, r2
 8002f08:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d008      	beq.n	8002f28 <HAL_RCCEx_PeriphCLKConfig+0x3c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002f16:	490c      	ldr	r1, [pc, #48]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f18:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f1c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f24:	4313      	orrs	r3, r2
 8002f26:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00b      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002f34:	4904      	ldr	r1, [pc, #16]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f36:	4b04      	ldr	r3, [pc, #16]	; (8002f48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f42:	4313      	orrs	r3, r2
 8002f44:	630b      	str	r3, [r1, #48]	; 0x30
 8002f46:	e001      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8002f48:	40021000 	.word	0x40021000
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d008      	beq.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002f58:	490e      	ldr	r1, [pc, #56]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002f5a:	4b0e      	ldr	r3, [pc, #56]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f66:	4313      	orrs	r3, r2
 8002f68:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d008      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8002f76:	4907      	ldr	r1, [pc, #28]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002f78:	4b06      	ldr	r3, [pc, #24]	; (8002f94 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f84:	4313      	orrs	r3, r2
 8002f86:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3748      	adds	r7, #72	; 0x48
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40021000 	.word	0x40021000

08002f98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e01d      	b.n	8002fe6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d106      	bne.n	8002fc4 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f000 f815 	bl	8002fee <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	4610      	mov	r0, r2
 8002fd8:	f000 f9a0 	bl	800331c <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3708      	adds	r7, #8
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	b083      	sub	sp, #12
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002ff6:	bf00      	nop
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003002:	b480      	push	{r7}
 8003004:	b083      	sub	sp, #12
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	687a      	ldr	r2, [r7, #4]
 8003010:	6812      	ldr	r2, [r2, #0]
 8003012:	68d2      	ldr	r2, [r2, #12]
 8003014:	f042 0201 	orr.w	r2, r2, #1
 8003018:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	6812      	ldr	r2, [r2, #0]
 8003022:	6812      	ldr	r2, [r2, #0]
 8003024:	f042 0201 	orr.w	r2, r2, #1
 8003028:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e01d      	b.n	8003086 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d106      	bne.n	8003064 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f003 fa0e 	bl	8006480 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2202      	movs	r2, #2
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3304      	adds	r3, #4
 8003074:	4619      	mov	r1, r3
 8003076:	4610      	mov	r0, r2
 8003078:	f000 f950 	bl	800331c <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b082      	sub	sp, #8
 8003092:	af00      	add	r7, sp, #0
 8003094:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d122      	bne.n	80030ea <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	f003 0302 	and.w	r3, r3, #2
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d11b      	bne.n	80030ea <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f06f 0202 	mvn.w	r2, #2
 80030ba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	f003 0303 	and.w	r3, r3, #3
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d003      	beq.n	80030d8 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 80030d0:	6878      	ldr	r0, [r7, #4]
 80030d2:	f000 f905 	bl	80032e0 <HAL_TIM_IC_CaptureCallback>
 80030d6:	e005      	b.n	80030e4 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f000 f8f7 	bl	80032cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030de:	6878      	ldr	r0, [r7, #4]
 80030e0:	f000 f908 	bl	80032f4 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	691b      	ldr	r3, [r3, #16]
 80030f0:	f003 0304 	and.w	r3, r3, #4
 80030f4:	2b04      	cmp	r3, #4
 80030f6:	d122      	bne.n	800313e <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	f003 0304 	and.w	r3, r3, #4
 8003102:	2b04      	cmp	r3, #4
 8003104:	d11b      	bne.n	800313e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f06f 0204 	mvn.w	r2, #4
 800310e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2202      	movs	r2, #2
 8003114:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003120:	2b00      	cmp	r3, #0
 8003122:	d003      	beq.n	800312c <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003124:	6878      	ldr	r0, [r7, #4]
 8003126:	f000 f8db 	bl	80032e0 <HAL_TIM_IC_CaptureCallback>
 800312a:	e005      	b.n	8003138 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800312c:	6878      	ldr	r0, [r7, #4]
 800312e:	f000 f8cd 	bl	80032cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f000 f8de 	bl	80032f4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2200      	movs	r2, #0
 800313c:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	f003 0308 	and.w	r3, r3, #8
 8003148:	2b08      	cmp	r3, #8
 800314a:	d122      	bne.n	8003192 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	68db      	ldr	r3, [r3, #12]
 8003152:	f003 0308 	and.w	r3, r3, #8
 8003156:	2b08      	cmp	r3, #8
 8003158:	d11b      	bne.n	8003192 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f06f 0208 	mvn.w	r2, #8
 8003162:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2204      	movs	r2, #4
 8003168:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	69db      	ldr	r3, [r3, #28]
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	2b00      	cmp	r3, #0
 8003176:	d003      	beq.n	8003180 <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	f000 f8b1 	bl	80032e0 <HAL_TIM_IC_CaptureCallback>
 800317e:	e005      	b.n	800318c <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 f8a3 	bl	80032cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	f000 f8b4 	bl	80032f4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	691b      	ldr	r3, [r3, #16]
 8003198:	f003 0310 	and.w	r3, r3, #16
 800319c:	2b10      	cmp	r3, #16
 800319e:	d122      	bne.n	80031e6 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	f003 0310 	and.w	r3, r3, #16
 80031aa:	2b10      	cmp	r3, #16
 80031ac:	d11b      	bne.n	80031e6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f06f 0210 	mvn.w	r2, #16
 80031b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2208      	movs	r2, #8
 80031bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	69db      	ldr	r3, [r3, #28]
 80031c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d003      	beq.n	80031d4 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f000 f887 	bl	80032e0 <HAL_TIM_IC_CaptureCallback>
 80031d2:	e005      	b.n	80031e0 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f000 f879 	bl	80032cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f000 f88a 	bl	80032f4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2200      	movs	r2, #0
 80031e4:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d10e      	bne.n	8003212 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d107      	bne.n	8003212 <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f06f 0201 	mvn.w	r2, #1
 800320a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f003 f80f 	bl	8006230 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	691b      	ldr	r3, [r3, #16]
 8003218:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800321c:	2b80      	cmp	r3, #128	; 0x80
 800321e:	d10e      	bne.n	800323e <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800322a:	2b80      	cmp	r3, #128	; 0x80
 800322c:	d107      	bne.n	800323e <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003236:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003238:	6878      	ldr	r0, [r7, #4]
 800323a:	f000 fcd5 	bl	8003be8 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	691b      	ldr	r3, [r3, #16]
 8003244:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003248:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800324c:	d10e      	bne.n	800326c <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003258:	2b80      	cmp	r3, #128	; 0x80
 800325a:	d107      	bne.n	800326c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003264:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 fcc8 	bl	8003bfc <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003276:	2b40      	cmp	r3, #64	; 0x40
 8003278:	d10e      	bne.n	8003298 <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003284:	2b40      	cmp	r3, #64	; 0x40
 8003286:	d107      	bne.n	8003298 <HAL_TIM_IRQHandler+0x20a>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003290:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 f838 	bl	8003308 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	691b      	ldr	r3, [r3, #16]
 800329e:	f003 0320 	and.w	r3, r3, #32
 80032a2:	2b20      	cmp	r3, #32
 80032a4:	d10e      	bne.n	80032c4 <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	f003 0320 	and.w	r3, r3, #32
 80032b0:	2b20      	cmp	r3, #32
 80032b2:	d107      	bne.n	80032c4 <HAL_TIM_IRQHandler+0x236>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f06f 0220 	mvn.w	r2, #32
 80032bc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80032be:	6878      	ldr	r0, [r7, #4]
 80032c0:	f000 fc88 	bl	8003bd4 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80032c4:	bf00      	nop
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032d4:	bf00      	nop
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr

080032f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b083      	sub	sp, #12
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032fc:	bf00      	nop
 80032fe:	370c      	adds	r7, #12
 8003300:	46bd      	mov	sp, r7
 8003302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003306:	4770      	bx	lr

08003308 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003308:	b480      	push	{r7}
 800330a:	b083      	sub	sp, #12
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003310:	bf00      	nop
 8003312:	370c      	adds	r7, #12
 8003314:	46bd      	mov	sp, r7
 8003316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331a:	4770      	bx	lr

0800331c <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8003326:	2300      	movs	r3, #0
 8003328:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	4a42      	ldr	r2, [pc, #264]	; (800343c <TIM_Base_SetConfig+0x120>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d013      	beq.n	8003360 <TIM_Base_SetConfig+0x44>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800333e:	d00f      	beq.n	8003360 <TIM_Base_SetConfig+0x44>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a3f      	ldr	r2, [pc, #252]	; (8003440 <TIM_Base_SetConfig+0x124>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d00b      	beq.n	8003360 <TIM_Base_SetConfig+0x44>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a3e      	ldr	r2, [pc, #248]	; (8003444 <TIM_Base_SetConfig+0x128>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d007      	beq.n	8003360 <TIM_Base_SetConfig+0x44>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a3d      	ldr	r2, [pc, #244]	; (8003448 <TIM_Base_SetConfig+0x12c>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d003      	beq.n	8003360 <TIM_Base_SetConfig+0x44>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a3c      	ldr	r2, [pc, #240]	; (800344c <TIM_Base_SetConfig+0x130>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d108      	bne.n	8003372 <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003366:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	4313      	orrs	r3, r2
 8003370:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a31      	ldr	r2, [pc, #196]	; (800343c <TIM_Base_SetConfig+0x120>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d01f      	beq.n	80033ba <TIM_Base_SetConfig+0x9e>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003380:	d01b      	beq.n	80033ba <TIM_Base_SetConfig+0x9e>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a2e      	ldr	r2, [pc, #184]	; (8003440 <TIM_Base_SetConfig+0x124>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d017      	beq.n	80033ba <TIM_Base_SetConfig+0x9e>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a2d      	ldr	r2, [pc, #180]	; (8003444 <TIM_Base_SetConfig+0x128>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d013      	beq.n	80033ba <TIM_Base_SetConfig+0x9e>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a2c      	ldr	r2, [pc, #176]	; (8003448 <TIM_Base_SetConfig+0x12c>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d00f      	beq.n	80033ba <TIM_Base_SetConfig+0x9e>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a2c      	ldr	r2, [pc, #176]	; (8003450 <TIM_Base_SetConfig+0x134>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d00b      	beq.n	80033ba <TIM_Base_SetConfig+0x9e>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a2b      	ldr	r2, [pc, #172]	; (8003454 <TIM_Base_SetConfig+0x138>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d007      	beq.n	80033ba <TIM_Base_SetConfig+0x9e>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a2a      	ldr	r2, [pc, #168]	; (8003458 <TIM_Base_SetConfig+0x13c>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d003      	beq.n	80033ba <TIM_Base_SetConfig+0x9e>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a25      	ldr	r2, [pc, #148]	; (800344c <TIM_Base_SetConfig+0x130>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d108      	bne.n	80033cc <TIM_Base_SetConfig+0xb0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	68fa      	ldr	r2, [r7, #12]
 80033c8:	4313      	orrs	r3, r2
 80033ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	695b      	ldr	r3, [r3, #20]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68fa      	ldr	r2, [r7, #12]
 80033de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	4a12      	ldr	r2, [pc, #72]	; (800343c <TIM_Base_SetConfig+0x120>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d013      	beq.n	8003420 <TIM_Base_SetConfig+0x104>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	4a13      	ldr	r2, [pc, #76]	; (8003448 <TIM_Base_SetConfig+0x12c>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d00f      	beq.n	8003420 <TIM_Base_SetConfig+0x104>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4a13      	ldr	r2, [pc, #76]	; (8003450 <TIM_Base_SetConfig+0x134>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d00b      	beq.n	8003420 <TIM_Base_SetConfig+0x104>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a12      	ldr	r2, [pc, #72]	; (8003454 <TIM_Base_SetConfig+0x138>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d007      	beq.n	8003420 <TIM_Base_SetConfig+0x104>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	4a11      	ldr	r2, [pc, #68]	; (8003458 <TIM_Base_SetConfig+0x13c>)
 8003414:	4293      	cmp	r3, r2
 8003416:	d003      	beq.n	8003420 <TIM_Base_SetConfig+0x104>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4a0c      	ldr	r2, [pc, #48]	; (800344c <TIM_Base_SetConfig+0x130>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d103      	bne.n	8003428 <TIM_Base_SetConfig+0x10c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	691a      	ldr	r2, [r3, #16]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	615a      	str	r2, [r3, #20]
}
 800342e:	bf00      	nop
 8003430:	3714      	adds	r7, #20
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	40012c00 	.word	0x40012c00
 8003440:	40000400 	.word	0x40000400
 8003444:	40000800 	.word	0x40000800
 8003448:	40013400 	.word	0x40013400
 800344c:	40015000 	.word	0x40015000
 8003450:	40014000 	.word	0x40014000
 8003454:	40014400 	.word	0x40014400
 8003458:	40014800 	.word	0x40014800

0800345c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800345c:	b480      	push	{r7}
 800345e:	b087      	sub	sp, #28
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003466:	2300      	movs	r3, #0
 8003468:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800346a:	2300      	movs	r3, #0
 800346c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 800346e:	2300      	movs	r3, #0
 8003470:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	f023 0201 	bic.w	r2, r3, #1
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6a1b      	ldr	r3, [r3, #32]
 8003482:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	699b      	ldr	r3, [r3, #24]
 800348e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800349a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f023 0303 	bic.w	r3, r3, #3
 80034a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68fa      	ldr	r2, [r7, #12]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	f023 0302 	bic.w	r3, r3, #2
 80034b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	697a      	ldr	r2, [r7, #20]
 80034bc:	4313      	orrs	r3, r2
 80034be:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4a30      	ldr	r2, [pc, #192]	; (8003584 <TIM_OC1_SetConfig+0x128>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d013      	beq.n	80034f0 <TIM_OC1_SetConfig+0x94>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a2f      	ldr	r2, [pc, #188]	; (8003588 <TIM_OC1_SetConfig+0x12c>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d00f      	beq.n	80034f0 <TIM_OC1_SetConfig+0x94>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a2e      	ldr	r2, [pc, #184]	; (800358c <TIM_OC1_SetConfig+0x130>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d00b      	beq.n	80034f0 <TIM_OC1_SetConfig+0x94>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a2d      	ldr	r2, [pc, #180]	; (8003590 <TIM_OC1_SetConfig+0x134>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d007      	beq.n	80034f0 <TIM_OC1_SetConfig+0x94>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a2c      	ldr	r2, [pc, #176]	; (8003594 <TIM_OC1_SetConfig+0x138>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d003      	beq.n	80034f0 <TIM_OC1_SetConfig+0x94>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a2b      	ldr	r2, [pc, #172]	; (8003598 <TIM_OC1_SetConfig+0x13c>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d10c      	bne.n	800350a <TIM_OC1_SetConfig+0xae>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	f023 0308 	bic.w	r3, r3, #8
 80034f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	697a      	ldr	r2, [r7, #20]
 80034fe:	4313      	orrs	r3, r2
 8003500:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f023 0304 	bic.w	r3, r3, #4
 8003508:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a1d      	ldr	r2, [pc, #116]	; (8003584 <TIM_OC1_SetConfig+0x128>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d013      	beq.n	800353a <TIM_OC1_SetConfig+0xde>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a1c      	ldr	r2, [pc, #112]	; (8003588 <TIM_OC1_SetConfig+0x12c>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d00f      	beq.n	800353a <TIM_OC1_SetConfig+0xde>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	4a1b      	ldr	r2, [pc, #108]	; (800358c <TIM_OC1_SetConfig+0x130>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d00b      	beq.n	800353a <TIM_OC1_SetConfig+0xde>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	4a1a      	ldr	r2, [pc, #104]	; (8003590 <TIM_OC1_SetConfig+0x134>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d007      	beq.n	800353a <TIM_OC1_SetConfig+0xde>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	4a19      	ldr	r2, [pc, #100]	; (8003594 <TIM_OC1_SetConfig+0x138>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d003      	beq.n	800353a <TIM_OC1_SetConfig+0xde>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4a18      	ldr	r2, [pc, #96]	; (8003598 <TIM_OC1_SetConfig+0x13c>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d111      	bne.n	800355e <TIM_OC1_SetConfig+0x102>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003540:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003548:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	695b      	ldr	r3, [r3, #20]
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	4313      	orrs	r3, r2
 8003552:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	4313      	orrs	r3, r2
 800355c:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685a      	ldr	r2, [r3, #4]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	697a      	ldr	r2, [r7, #20]
 8003576:	621a      	str	r2, [r3, #32]
} 
 8003578:	bf00      	nop
 800357a:	371c      	adds	r7, #28
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr
 8003584:	40012c00 	.word	0x40012c00
 8003588:	40013400 	.word	0x40013400
 800358c:	40014000 	.word	0x40014000
 8003590:	40014400 	.word	0x40014400
 8003594:	40014800 	.word	0x40014800
 8003598:	40015000 	.word	0x40015000

0800359c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800359c:	b480      	push	{r7}
 800359e:	b087      	sub	sp, #28
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80035a6:	2300      	movs	r3, #0
 80035a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80035aa:	2300      	movs	r3, #0
 80035ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 80035ae:	2300      	movs	r3, #0
 80035b0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	f023 0210 	bic.w	r2, r3, #16
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	699b      	ldr	r3, [r3, #24]
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035e2:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	021b      	lsls	r3, r3, #8
 80035ea:	68fa      	ldr	r2, [r7, #12]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80035f0:	697b      	ldr	r3, [r7, #20]
 80035f2:	f023 0320 	bic.w	r3, r3, #32
 80035f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	4313      	orrs	r3, r2
 8003602:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a2c      	ldr	r2, [pc, #176]	; (80036b8 <TIM_OC2_SetConfig+0x11c>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d007      	beq.n	800361c <TIM_OC2_SetConfig+0x80>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a2b      	ldr	r2, [pc, #172]	; (80036bc <TIM_OC2_SetConfig+0x120>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d003      	beq.n	800361c <TIM_OC2_SetConfig+0x80>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a2a      	ldr	r2, [pc, #168]	; (80036c0 <TIM_OC2_SetConfig+0x124>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d10d      	bne.n	8003638 <TIM_OC2_SetConfig+0x9c>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003622:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	011b      	lsls	r3, r3, #4
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4313      	orrs	r3, r2
 800362e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003636:	617b      	str	r3, [r7, #20]
    
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	4a1f      	ldr	r2, [pc, #124]	; (80036b8 <TIM_OC2_SetConfig+0x11c>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d013      	beq.n	8003668 <TIM_OC2_SetConfig+0xcc>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	4a1e      	ldr	r2, [pc, #120]	; (80036bc <TIM_OC2_SetConfig+0x120>)
 8003644:	4293      	cmp	r3, r2
 8003646:	d00f      	beq.n	8003668 <TIM_OC2_SetConfig+0xcc>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a1e      	ldr	r2, [pc, #120]	; (80036c4 <TIM_OC2_SetConfig+0x128>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d00b      	beq.n	8003668 <TIM_OC2_SetConfig+0xcc>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	4a1d      	ldr	r2, [pc, #116]	; (80036c8 <TIM_OC2_SetConfig+0x12c>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d007      	beq.n	8003668 <TIM_OC2_SetConfig+0xcc>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a1c      	ldr	r2, [pc, #112]	; (80036cc <TIM_OC2_SetConfig+0x130>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d003      	beq.n	8003668 <TIM_OC2_SetConfig+0xcc>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a17      	ldr	r2, [pc, #92]	; (80036c0 <TIM_OC2_SetConfig+0x124>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d113      	bne.n	8003690 <TIM_OC2_SetConfig+0xf4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800366e:	613b      	str	r3, [r7, #16]
#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003676:	613b      	str	r3, [r7, #16]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	693a      	ldr	r2, [r7, #16]
 8003680:	4313      	orrs	r3, r2
 8003682:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	693a      	ldr	r2, [r7, #16]
 800368c:	4313      	orrs	r3, r2
 800368e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	693a      	ldr	r2, [r7, #16]
 8003694:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	685a      	ldr	r2, [r3, #4]
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	621a      	str	r2, [r3, #32]
}
 80036aa:	bf00      	nop
 80036ac:	371c      	adds	r7, #28
 80036ae:	46bd      	mov	sp, r7
 80036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b4:	4770      	bx	lr
 80036b6:	bf00      	nop
 80036b8:	40012c00 	.word	0x40012c00
 80036bc:	40013400 	.word	0x40013400
 80036c0:	40015000 	.word	0x40015000
 80036c4:	40014000 	.word	0x40014000
 80036c8:	40014400 	.word	0x40014400
 80036cc:	40014800 	.word	0x40014800

080036d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b087      	sub	sp, #28
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 80036da:	2300      	movs	r3, #0
 80036dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U; 
 80036e2:	2300      	movs	r3, #0
 80036e4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800370a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800370e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	f023 0303 	bic.w	r3, r3, #3
 8003716:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	4313      	orrs	r3, r2
 8003720:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003728:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	021b      	lsls	r3, r3, #8
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	4313      	orrs	r3, r2
 8003734:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a2b      	ldr	r2, [pc, #172]	; (80037e8 <TIM_OC3_SetConfig+0x118>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d007      	beq.n	800374e <TIM_OC3_SetConfig+0x7e>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a2a      	ldr	r2, [pc, #168]	; (80037ec <TIM_OC3_SetConfig+0x11c>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d003      	beq.n	800374e <TIM_OC3_SetConfig+0x7e>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a29      	ldr	r2, [pc, #164]	; (80037f0 <TIM_OC3_SetConfig+0x120>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d10d      	bne.n	800376a <TIM_OC3_SetConfig+0x9a>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003754:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003756:	683b      	ldr	r3, [r7, #0]
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	021b      	lsls	r3, r3, #8
 800375c:	697a      	ldr	r2, [r7, #20]
 800375e:	4313      	orrs	r3, r2
 8003760:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003768:	617b      	str	r3, [r7, #20]
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4a1e      	ldr	r2, [pc, #120]	; (80037e8 <TIM_OC3_SetConfig+0x118>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d013      	beq.n	800379a <TIM_OC3_SetConfig+0xca>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a1d      	ldr	r2, [pc, #116]	; (80037ec <TIM_OC3_SetConfig+0x11c>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d00f      	beq.n	800379a <TIM_OC3_SetConfig+0xca>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a1d      	ldr	r2, [pc, #116]	; (80037f4 <TIM_OC3_SetConfig+0x124>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d00b      	beq.n	800379a <TIM_OC3_SetConfig+0xca>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	4a1c      	ldr	r2, [pc, #112]	; (80037f8 <TIM_OC3_SetConfig+0x128>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d007      	beq.n	800379a <TIM_OC3_SetConfig+0xca>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	4a1b      	ldr	r2, [pc, #108]	; (80037fc <TIM_OC3_SetConfig+0x12c>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d003      	beq.n	800379a <TIM_OC3_SetConfig+0xca>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	4a16      	ldr	r2, [pc, #88]	; (80037f0 <TIM_OC3_SetConfig+0x120>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d113      	bne.n	80037c2 <TIM_OC3_SetConfig+0xf2>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037a8:	613b      	str	r3, [r7, #16]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	695b      	ldr	r3, [r3, #20]
 80037ae:	011b      	lsls	r3, r3, #4
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	011b      	lsls	r3, r3, #4
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	4313      	orrs	r3, r2
 80037c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	685a      	ldr	r2, [r3, #4]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	697a      	ldr	r2, [r7, #20]
 80037da:	621a      	str	r2, [r3, #32]
}
 80037dc:	bf00      	nop
 80037de:	371c      	adds	r7, #28
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr
 80037e8:	40012c00 	.word	0x40012c00
 80037ec:	40013400 	.word	0x40013400
 80037f0:	40015000 	.word	0x40015000
 80037f4:	40014000 	.word	0x40014000
 80037f8:	40014400 	.word	0x40014400
 80037fc:	40014800 	.word	0x40014800

08003800 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003800:	b480      	push	{r7}
 8003802:	b087      	sub	sp, #28
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
 8003808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800380a:	2300      	movs	r3, #0
 800380c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 800380e:	2300      	movs	r3, #0
 8003810:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 8003812:	2300      	movs	r3, #0
 8003814:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6a1b      	ldr	r3, [r3, #32]
 8003826:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	69db      	ldr	r3, [r3, #28]
 8003832:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800383a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800383e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003846:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	021b      	lsls	r3, r3, #8
 800384e:	693a      	ldr	r2, [r7, #16]
 8003850:	4313      	orrs	r3, r2
 8003852:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800385a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	031b      	lsls	r3, r3, #12
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	4313      	orrs	r3, r2
 8003866:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a1a      	ldr	r2, [pc, #104]	; (80038d4 <TIM_OC4_SetConfig+0xd4>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d013      	beq.n	8003898 <TIM_OC4_SetConfig+0x98>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a19      	ldr	r2, [pc, #100]	; (80038d8 <TIM_OC4_SetConfig+0xd8>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d00f      	beq.n	8003898 <TIM_OC4_SetConfig+0x98>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a18      	ldr	r2, [pc, #96]	; (80038dc <TIM_OC4_SetConfig+0xdc>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d00b      	beq.n	8003898 <TIM_OC4_SetConfig+0x98>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a17      	ldr	r2, [pc, #92]	; (80038e0 <TIM_OC4_SetConfig+0xe0>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d007      	beq.n	8003898 <TIM_OC4_SetConfig+0x98>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a16      	ldr	r2, [pc, #88]	; (80038e4 <TIM_OC4_SetConfig+0xe4>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d003      	beq.n	8003898 <TIM_OC4_SetConfig+0x98>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a15      	ldr	r2, [pc, #84]	; (80038e8 <TIM_OC4_SetConfig+0xe8>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d109      	bne.n	80038ac <TIM_OC4_SetConfig+0xac>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800389e:	617b      	str	r3, [r7, #20]
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	019b      	lsls	r3, r3, #6
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	685a      	ldr	r2, [r3, #4]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	68fa      	ldr	r2, [r7, #12]
 80038c4:	621a      	str	r2, [r3, #32]
}
 80038c6:	bf00      	nop
 80038c8:	371c      	adds	r7, #28
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	40012c00 	.word	0x40012c00
 80038d8:	40013400 	.word	0x40013400
 80038dc:	40014000 	.word	0x40014000
 80038e0:	40014400 	.word	0x40014400
 80038e4:	40014800 	.word	0x40014800
 80038e8:	40015000 	.word	0x40015000

080038ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	60f8      	str	r0, [r7, #12]
 80038f4:	60b9      	str	r1, [r7, #8]
 80038f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d101      	bne.n	8003906 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003902:	2302      	movs	r3, #2
 8003904:	e105      	b.n	8003b12 <HAL_TIM_PWM_ConfigChannel+0x226>
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2201      	movs	r2, #1
 800390a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2202      	movs	r2, #2
 8003912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  switch (Channel)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2b14      	cmp	r3, #20
 800391a:	f200 80f0 	bhi.w	8003afe <HAL_TIM_PWM_ConfigChannel+0x212>
 800391e:	a201      	add	r2, pc, #4	; (adr r2, 8003924 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003924:	08003979 	.word	0x08003979
 8003928:	08003aff 	.word	0x08003aff
 800392c:	08003aff 	.word	0x08003aff
 8003930:	08003aff 	.word	0x08003aff
 8003934:	080039b9 	.word	0x080039b9
 8003938:	08003aff 	.word	0x08003aff
 800393c:	08003aff 	.word	0x08003aff
 8003940:	08003aff 	.word	0x08003aff
 8003944:	080039fb 	.word	0x080039fb
 8003948:	08003aff 	.word	0x08003aff
 800394c:	08003aff 	.word	0x08003aff
 8003950:	08003aff 	.word	0x08003aff
 8003954:	08003a3b 	.word	0x08003a3b
 8003958:	08003aff 	.word	0x08003aff
 800395c:	08003aff 	.word	0x08003aff
 8003960:	08003aff 	.word	0x08003aff
 8003964:	08003a7d 	.word	0x08003a7d
 8003968:	08003aff 	.word	0x08003aff
 800396c:	08003aff 	.word	0x08003aff
 8003970:	08003aff 	.word	0x08003aff
 8003974:	08003abd 	.word	0x08003abd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	68b9      	ldr	r1, [r7, #8]
 800397e:	4618      	mov	r0, r3
 8003980:	f7ff fd6c 	bl	800345c <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68fa      	ldr	r2, [r7, #12]
 800398a:	6812      	ldr	r2, [r2, #0]
 800398c:	6992      	ldr	r2, [r2, #24]
 800398e:	f042 0208 	orr.w	r2, r2, #8
 8003992:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68fa      	ldr	r2, [r7, #12]
 800399a:	6812      	ldr	r2, [r2, #0]
 800399c:	6992      	ldr	r2, [r2, #24]
 800399e:	f022 0204 	bic.w	r2, r2, #4
 80039a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68fa      	ldr	r2, [r7, #12]
 80039aa:	6812      	ldr	r2, [r2, #0]
 80039ac:	6991      	ldr	r1, [r2, #24]
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	6912      	ldr	r2, [r2, #16]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	619a      	str	r2, [r3, #24]
    }
    break;
 80039b6:	e0a3      	b.n	8003b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68b9      	ldr	r1, [r7, #8]
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff fdec 	bl	800359c <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	68fa      	ldr	r2, [r7, #12]
 80039ca:	6812      	ldr	r2, [r2, #0]
 80039cc:	6992      	ldr	r2, [r2, #24]
 80039ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80039d2:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	68fa      	ldr	r2, [r7, #12]
 80039da:	6812      	ldr	r2, [r2, #0]
 80039dc:	6992      	ldr	r2, [r2, #24]
 80039de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	68fa      	ldr	r2, [r7, #12]
 80039ea:	6812      	ldr	r2, [r2, #0]
 80039ec:	6991      	ldr	r1, [r2, #24]
 80039ee:	68ba      	ldr	r2, [r7, #8]
 80039f0:	6912      	ldr	r2, [r2, #16]
 80039f2:	0212      	lsls	r2, r2, #8
 80039f4:	430a      	orrs	r2, r1
 80039f6:	619a      	str	r2, [r3, #24]
    }
    break;
 80039f8:	e082      	b.n	8003b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68b9      	ldr	r1, [r7, #8]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7ff fe65 	bl	80036d0 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	68fa      	ldr	r2, [r7, #12]
 8003a0c:	6812      	ldr	r2, [r2, #0]
 8003a0e:	69d2      	ldr	r2, [r2, #28]
 8003a10:	f042 0208 	orr.w	r2, r2, #8
 8003a14:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	6812      	ldr	r2, [r2, #0]
 8003a1e:	69d2      	ldr	r2, [r2, #28]
 8003a20:	f022 0204 	bic.w	r2, r2, #4
 8003a24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	6812      	ldr	r2, [r2, #0]
 8003a2e:	69d1      	ldr	r1, [r2, #28]
 8003a30:	68ba      	ldr	r2, [r7, #8]
 8003a32:	6912      	ldr	r2, [r2, #16]
 8003a34:	430a      	orrs	r2, r1
 8003a36:	61da      	str	r2, [r3, #28]
    }
    break;
 8003a38:	e062      	b.n	8003b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68b9      	ldr	r1, [r7, #8]
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff fedd 	bl	8003800 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	68fa      	ldr	r2, [r7, #12]
 8003a4c:	6812      	ldr	r2, [r2, #0]
 8003a4e:	69d2      	ldr	r2, [r2, #28]
 8003a50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a54:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	6812      	ldr	r2, [r2, #0]
 8003a5e:	69d2      	ldr	r2, [r2, #28]
 8003a60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	6812      	ldr	r2, [r2, #0]
 8003a6e:	69d1      	ldr	r1, [r2, #28]
 8003a70:	68ba      	ldr	r2, [r7, #8]
 8003a72:	6912      	ldr	r2, [r2, #16]
 8003a74:	0212      	lsls	r2, r2, #8
 8003a76:	430a      	orrs	r2, r1
 8003a78:	61da      	str	r2, [r3, #28]
    }
    break;
 8003a7a:	e041      	b.n	8003b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68b9      	ldr	r1, [r7, #8]
 8003a82:	4618      	mov	r0, r3
 8003a84:	f000 f8c4 	bl	8003c10 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	6812      	ldr	r2, [r2, #0]
 8003a90:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003a92:	f042 0208 	orr.w	r2, r2, #8
 8003a96:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	6812      	ldr	r2, [r2, #0]
 8003aa0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003aa2:	f022 0204 	bic.w	r2, r2, #4
 8003aa6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	68fa      	ldr	r2, [r7, #12]
 8003aae:	6812      	ldr	r2, [r2, #0]
 8003ab0:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8003ab2:	68ba      	ldr	r2, [r7, #8]
 8003ab4:	6912      	ldr	r2, [r2, #16]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8003aba:	e021      	b.n	8003b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	68b9      	ldr	r1, [r7, #8]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 f914 	bl	8003cf0 <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68fa      	ldr	r2, [r7, #12]
 8003ace:	6812      	ldr	r2, [r2, #0]
 8003ad0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003ad2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ad6:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68fa      	ldr	r2, [r7, #12]
 8003ade:	6812      	ldr	r2, [r2, #0]
 8003ae0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003ae2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ae6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68fa      	ldr	r2, [r7, #12]
 8003aee:	6812      	ldr	r2, [r2, #0]
 8003af0:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8003af2:	68ba      	ldr	r2, [r7, #8]
 8003af4:	6912      	ldr	r2, [r2, #16]
 8003af6:	0212      	lsls	r2, r2, #8
 8003af8:	430a      	orrs	r2, r1
 8003afa:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 8003afc:	e000      	b.n	8003b00 <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 8003afe:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8003b10:	2300      	movs	r3, #0
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3710      	adds	r7, #16
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop

08003b1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b085      	sub	sp, #20
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d101      	bne.n	8003b34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b30:	2302      	movs	r3, #2
 8003b32:	e042      	b.n	8003bba <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a1d      	ldr	r2, [pc, #116]	; (8003bc8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d009      	beq.n	8003b6a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a1c      	ldr	r2, [pc, #112]	; (8003bcc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d004      	beq.n	8003b6a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a1a      	ldr	r2, [pc, #104]	; (8003bd0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d108      	bne.n	8003b7c <HAL_TIMEx_MasterConfigSynchronization+0x60>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003b70:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	68fa      	ldr	r2, [r7, #12]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b82:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b94:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	68ba      	ldr	r2, [r7, #8]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	68fa      	ldr	r2, [r7, #12]
 8003ba6:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	68ba      	ldr	r2, [r7, #8]
 8003bae:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
} 
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3714      	adds	r7, #20
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr
 8003bc6:	bf00      	nop
 8003bc8:	40012c00 	.word	0x40012c00
 8003bcc:	40013400 	.word	0x40013400
 8003bd0:	40015000 	.word	0x40015000

08003bd4 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b083      	sub	sp, #12
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b087      	sub	sp, #28
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 8003c22:	2300      	movs	r3, #0
 8003c24:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a1b      	ldr	r3, [r3, #32]
 8003c2a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c42:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c4e:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003c60:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	041b      	lsls	r3, r3, #16
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a19      	ldr	r2, [pc, #100]	; (8003cd8 <TIM_OC5_SetConfig+0xc8>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d013      	beq.n	8003c9e <TIM_OC5_SetConfig+0x8e>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a18      	ldr	r2, [pc, #96]	; (8003cdc <TIM_OC5_SetConfig+0xcc>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d00f      	beq.n	8003c9e <TIM_OC5_SetConfig+0x8e>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	4a17      	ldr	r2, [pc, #92]	; (8003ce0 <TIM_OC5_SetConfig+0xd0>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d00b      	beq.n	8003c9e <TIM_OC5_SetConfig+0x8e>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	4a16      	ldr	r2, [pc, #88]	; (8003ce4 <TIM_OC5_SetConfig+0xd4>)
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d007      	beq.n	8003c9e <TIM_OC5_SetConfig+0x8e>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	4a15      	ldr	r2, [pc, #84]	; (8003ce8 <TIM_OC5_SetConfig+0xd8>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d003      	beq.n	8003c9e <TIM_OC5_SetConfig+0x8e>
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	4a14      	ldr	r2, [pc, #80]	; (8003cec <TIM_OC5_SetConfig+0xdc>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d109      	bne.n	8003cb2 <TIM_OC5_SetConfig+0xa2>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003c9e:	697b      	ldr	r3, [r7, #20]
 8003ca0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ca4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	695b      	ldr	r3, [r3, #20]
 8003caa:	021b      	lsls	r3, r3, #8
 8003cac:	697a      	ldr	r2, [r7, #20]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	697a      	ldr	r2, [r7, #20]
 8003cb6:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	685a      	ldr	r2, [r3, #4]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68fa      	ldr	r2, [r7, #12]
 8003cca:	621a      	str	r2, [r3, #32]
}
 8003ccc:	bf00      	nop
 8003cce:	371c      	adds	r7, #28
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	40012c00 	.word	0x40012c00
 8003cdc:	40013400 	.word	0x40013400
 8003ce0:	40014000 	.word	0x40014000
 8003ce4:	40014400 	.word	0x40014400
 8003ce8:	40014800 	.word	0x40014800
 8003cec:	40015000 	.word	0x40015000

08003cf0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, 
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b087      	sub	sp, #28
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U; 
 8003d02:	2300      	movs	r3, #0
 8003d04:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6a1b      	ldr	r3, [r3, #32]
 8003d0a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d22:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003d2e:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	021b      	lsls	r3, r3, #8
 8003d36:	693a      	ldr	r2, [r7, #16]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003d42:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	051b      	lsls	r3, r3, #20
 8003d4a:	68fa      	ldr	r2, [r7, #12]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	4a1a      	ldr	r2, [pc, #104]	; (8003dbc <TIM_OC6_SetConfig+0xcc>)
 8003d54:	4293      	cmp	r3, r2
 8003d56:	d013      	beq.n	8003d80 <TIM_OC6_SetConfig+0x90>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	4a19      	ldr	r2, [pc, #100]	; (8003dc0 <TIM_OC6_SetConfig+0xd0>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d00f      	beq.n	8003d80 <TIM_OC6_SetConfig+0x90>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a18      	ldr	r2, [pc, #96]	; (8003dc4 <TIM_OC6_SetConfig+0xd4>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d00b      	beq.n	8003d80 <TIM_OC6_SetConfig+0x90>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	4a17      	ldr	r2, [pc, #92]	; (8003dc8 <TIM_OC6_SetConfig+0xd8>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d007      	beq.n	8003d80 <TIM_OC6_SetConfig+0x90>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	4a16      	ldr	r2, [pc, #88]	; (8003dcc <TIM_OC6_SetConfig+0xdc>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d003      	beq.n	8003d80 <TIM_OC6_SetConfig+0x90>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a15      	ldr	r2, [pc, #84]	; (8003dd0 <TIM_OC6_SetConfig+0xe0>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d109      	bne.n	8003d94 <TIM_OC6_SetConfig+0xa4>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003d80:	697b      	ldr	r3, [r7, #20]
 8003d82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d86:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	695b      	ldr	r3, [r3, #20]
 8003d8c:	029b      	lsls	r3, r3, #10
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685a      	ldr	r2, [r3, #4]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	621a      	str	r2, [r3, #32]
} 
 8003dae:	bf00      	nop
 8003db0:	371c      	adds	r7, #28
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr
 8003dba:	bf00      	nop
 8003dbc:	40012c00 	.word	0x40012c00
 8003dc0:	40013400 	.word	0x40013400
 8003dc4:	40014000 	.word	0x40014000
 8003dc8:	40014400 	.word	0x40014400
 8003dcc:	40014800 	.word	0x40014800
 8003dd0:	40015000 	.word	0x40015000

08003dd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b082      	sub	sp, #8
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d101      	bne.n	8003de6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e043      	b.n	8003e6e <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d106      	bne.n	8003e00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f002 fb96 	bl	800652c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2224      	movs	r2, #36	; 0x24
 8003e04:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6812      	ldr	r2, [r2, #0]
 8003e10:	6812      	ldr	r2, [r2, #0]
 8003e12:	f022 0201 	bic.w	r2, r2, #1
 8003e16:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f000 f82d 	bl	8003e78 <UART_SetConfig>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d101      	bne.n	8003e28 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e022      	b.n	8003e6e <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d002      	beq.n	8003e36 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 fa1f 	bl	8004274 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	6812      	ldr	r2, [r2, #0]
 8003e3e:	6852      	ldr	r2, [r2, #4]
 8003e40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e44:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	6812      	ldr	r2, [r2, #0]
 8003e4e:	6892      	ldr	r2, [r2, #8]
 8003e50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e54:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	6812      	ldr	r2, [r2, #0]
 8003e5e:	6812      	ldr	r2, [r2, #0]
 8003e60:	f042 0201 	orr.w	r2, r2, #1
 8003e64:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 faa6 	bl	80043b8 <UART_CheckIdleState>
 8003e6c:	4603      	mov	r3, r0
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3708      	adds	r7, #8
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
	...

08003e78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e78:	b590      	push	{r4, r7, lr}
 8003e7a:	b087      	sub	sp, #28
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8003e80:	2300      	movs	r3, #0
 8003e82:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8003e84:	2310      	movs	r3, #16
 8003e86:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e90:	2300      	movs	r3, #0
 8003e92:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689a      	ldr	r2, [r3, #8]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	431a      	orrs	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	6819      	ldr	r1, [r3, #0]
 8003eb6:	4ba6      	ldr	r3, [pc, #664]	; (8004150 <UART_SetConfig+0x2d8>)
 8003eb8:	400b      	ands	r3, r1
 8003eba:	68f9      	ldr	r1, [r7, #12]
 8003ebc:	430b      	orrs	r3, r1
 8003ebe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	6812      	ldr	r2, [r2, #0]
 8003ec8:	6852      	ldr	r2, [r2, #4]
 8003eca:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	68d2      	ldr	r2, [r2, #12]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	699a      	ldr	r2, [r3, #24]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a1b      	ldr	r3, [r3, #32]
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	6812      	ldr	r2, [r2, #0]
 8003eea:	6892      	ldr	r2, [r2, #8]
 8003eec:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	430a      	orrs	r2, r1
 8003ef4:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a96      	ldr	r2, [pc, #600]	; (8004154 <UART_SetConfig+0x2dc>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d121      	bne.n	8003f44 <UART_SetConfig+0xcc>
 8003f00:	4b95      	ldr	r3, [pc, #596]	; (8004158 <UART_SetConfig+0x2e0>)
 8003f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f04:	f003 0303 	and.w	r3, r3, #3
 8003f08:	2b03      	cmp	r3, #3
 8003f0a:	d817      	bhi.n	8003f3c <UART_SetConfig+0xc4>
 8003f0c:	a201      	add	r2, pc, #4	; (adr r2, 8003f14 <UART_SetConfig+0x9c>)
 8003f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f12:	bf00      	nop
 8003f14:	08003f25 	.word	0x08003f25
 8003f18:	08003f31 	.word	0x08003f31
 8003f1c:	08003f37 	.word	0x08003f37
 8003f20:	08003f2b 	.word	0x08003f2b
 8003f24:	2301      	movs	r3, #1
 8003f26:	75fb      	strb	r3, [r7, #23]
 8003f28:	e0b2      	b.n	8004090 <UART_SetConfig+0x218>
 8003f2a:	2302      	movs	r3, #2
 8003f2c:	75fb      	strb	r3, [r7, #23]
 8003f2e:	e0af      	b.n	8004090 <UART_SetConfig+0x218>
 8003f30:	2304      	movs	r3, #4
 8003f32:	75fb      	strb	r3, [r7, #23]
 8003f34:	e0ac      	b.n	8004090 <UART_SetConfig+0x218>
 8003f36:	2308      	movs	r3, #8
 8003f38:	75fb      	strb	r3, [r7, #23]
 8003f3a:	e0a9      	b.n	8004090 <UART_SetConfig+0x218>
 8003f3c:	2310      	movs	r3, #16
 8003f3e:	75fb      	strb	r3, [r7, #23]
 8003f40:	bf00      	nop
 8003f42:	e0a5      	b.n	8004090 <UART_SetConfig+0x218>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a84      	ldr	r2, [pc, #528]	; (800415c <UART_SetConfig+0x2e4>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d123      	bne.n	8003f96 <UART_SetConfig+0x11e>
 8003f4e:	4b82      	ldr	r3, [pc, #520]	; (8004158 <UART_SetConfig+0x2e0>)
 8003f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f52:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003f56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f5a:	d012      	beq.n	8003f82 <UART_SetConfig+0x10a>
 8003f5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f60:	d802      	bhi.n	8003f68 <UART_SetConfig+0xf0>
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d007      	beq.n	8003f76 <UART_SetConfig+0xfe>
 8003f66:	e012      	b.n	8003f8e <UART_SetConfig+0x116>
 8003f68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003f6c:	d00c      	beq.n	8003f88 <UART_SetConfig+0x110>
 8003f6e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003f72:	d003      	beq.n	8003f7c <UART_SetConfig+0x104>
 8003f74:	e00b      	b.n	8003f8e <UART_SetConfig+0x116>
 8003f76:	2300      	movs	r3, #0
 8003f78:	75fb      	strb	r3, [r7, #23]
 8003f7a:	e089      	b.n	8004090 <UART_SetConfig+0x218>
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	75fb      	strb	r3, [r7, #23]
 8003f80:	e086      	b.n	8004090 <UART_SetConfig+0x218>
 8003f82:	2304      	movs	r3, #4
 8003f84:	75fb      	strb	r3, [r7, #23]
 8003f86:	e083      	b.n	8004090 <UART_SetConfig+0x218>
 8003f88:	2308      	movs	r3, #8
 8003f8a:	75fb      	strb	r3, [r7, #23]
 8003f8c:	e080      	b.n	8004090 <UART_SetConfig+0x218>
 8003f8e:	2310      	movs	r3, #16
 8003f90:	75fb      	strb	r3, [r7, #23]
 8003f92:	bf00      	nop
 8003f94:	e07c      	b.n	8004090 <UART_SetConfig+0x218>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a71      	ldr	r2, [pc, #452]	; (8004160 <UART_SetConfig+0x2e8>)
 8003f9c:	4293      	cmp	r3, r2
 8003f9e:	d123      	bne.n	8003fe8 <UART_SetConfig+0x170>
 8003fa0:	4b6d      	ldr	r3, [pc, #436]	; (8004158 <UART_SetConfig+0x2e0>)
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003fa8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003fac:	d012      	beq.n	8003fd4 <UART_SetConfig+0x15c>
 8003fae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003fb2:	d802      	bhi.n	8003fba <UART_SetConfig+0x142>
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d007      	beq.n	8003fc8 <UART_SetConfig+0x150>
 8003fb8:	e012      	b.n	8003fe0 <UART_SetConfig+0x168>
 8003fba:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003fbe:	d00c      	beq.n	8003fda <UART_SetConfig+0x162>
 8003fc0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003fc4:	d003      	beq.n	8003fce <UART_SetConfig+0x156>
 8003fc6:	e00b      	b.n	8003fe0 <UART_SetConfig+0x168>
 8003fc8:	2300      	movs	r3, #0
 8003fca:	75fb      	strb	r3, [r7, #23]
 8003fcc:	e060      	b.n	8004090 <UART_SetConfig+0x218>
 8003fce:	2302      	movs	r3, #2
 8003fd0:	75fb      	strb	r3, [r7, #23]
 8003fd2:	e05d      	b.n	8004090 <UART_SetConfig+0x218>
 8003fd4:	2304      	movs	r3, #4
 8003fd6:	75fb      	strb	r3, [r7, #23]
 8003fd8:	e05a      	b.n	8004090 <UART_SetConfig+0x218>
 8003fda:	2308      	movs	r3, #8
 8003fdc:	75fb      	strb	r3, [r7, #23]
 8003fde:	e057      	b.n	8004090 <UART_SetConfig+0x218>
 8003fe0:	2310      	movs	r3, #16
 8003fe2:	75fb      	strb	r3, [r7, #23]
 8003fe4:	bf00      	nop
 8003fe6:	e053      	b.n	8004090 <UART_SetConfig+0x218>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a5d      	ldr	r2, [pc, #372]	; (8004164 <UART_SetConfig+0x2ec>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d123      	bne.n	800403a <UART_SetConfig+0x1c2>
 8003ff2:	4b59      	ldr	r3, [pc, #356]	; (8004158 <UART_SetConfig+0x2e0>)
 8003ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003ffa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ffe:	d012      	beq.n	8004026 <UART_SetConfig+0x1ae>
 8004000:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004004:	d802      	bhi.n	800400c <UART_SetConfig+0x194>
 8004006:	2b00      	cmp	r3, #0
 8004008:	d007      	beq.n	800401a <UART_SetConfig+0x1a2>
 800400a:	e012      	b.n	8004032 <UART_SetConfig+0x1ba>
 800400c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004010:	d00c      	beq.n	800402c <UART_SetConfig+0x1b4>
 8004012:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004016:	d003      	beq.n	8004020 <UART_SetConfig+0x1a8>
 8004018:	e00b      	b.n	8004032 <UART_SetConfig+0x1ba>
 800401a:	2300      	movs	r3, #0
 800401c:	75fb      	strb	r3, [r7, #23]
 800401e:	e037      	b.n	8004090 <UART_SetConfig+0x218>
 8004020:	2302      	movs	r3, #2
 8004022:	75fb      	strb	r3, [r7, #23]
 8004024:	e034      	b.n	8004090 <UART_SetConfig+0x218>
 8004026:	2304      	movs	r3, #4
 8004028:	75fb      	strb	r3, [r7, #23]
 800402a:	e031      	b.n	8004090 <UART_SetConfig+0x218>
 800402c:	2308      	movs	r3, #8
 800402e:	75fb      	strb	r3, [r7, #23]
 8004030:	e02e      	b.n	8004090 <UART_SetConfig+0x218>
 8004032:	2310      	movs	r3, #16
 8004034:	75fb      	strb	r3, [r7, #23]
 8004036:	bf00      	nop
 8004038:	e02a      	b.n	8004090 <UART_SetConfig+0x218>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a4a      	ldr	r2, [pc, #296]	; (8004168 <UART_SetConfig+0x2f0>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d123      	bne.n	800408c <UART_SetConfig+0x214>
 8004044:	4b44      	ldr	r3, [pc, #272]	; (8004158 <UART_SetConfig+0x2e0>)
 8004046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004048:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800404c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004050:	d012      	beq.n	8004078 <UART_SetConfig+0x200>
 8004052:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004056:	d802      	bhi.n	800405e <UART_SetConfig+0x1e6>
 8004058:	2b00      	cmp	r3, #0
 800405a:	d007      	beq.n	800406c <UART_SetConfig+0x1f4>
 800405c:	e012      	b.n	8004084 <UART_SetConfig+0x20c>
 800405e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004062:	d00c      	beq.n	800407e <UART_SetConfig+0x206>
 8004064:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004068:	d003      	beq.n	8004072 <UART_SetConfig+0x1fa>
 800406a:	e00b      	b.n	8004084 <UART_SetConfig+0x20c>
 800406c:	2300      	movs	r3, #0
 800406e:	75fb      	strb	r3, [r7, #23]
 8004070:	e00e      	b.n	8004090 <UART_SetConfig+0x218>
 8004072:	2302      	movs	r3, #2
 8004074:	75fb      	strb	r3, [r7, #23]
 8004076:	e00b      	b.n	8004090 <UART_SetConfig+0x218>
 8004078:	2304      	movs	r3, #4
 800407a:	75fb      	strb	r3, [r7, #23]
 800407c:	e008      	b.n	8004090 <UART_SetConfig+0x218>
 800407e:	2308      	movs	r3, #8
 8004080:	75fb      	strb	r3, [r7, #23]
 8004082:	e005      	b.n	8004090 <UART_SetConfig+0x218>
 8004084:	2310      	movs	r3, #16
 8004086:	75fb      	strb	r3, [r7, #23]
 8004088:	bf00      	nop
 800408a:	e001      	b.n	8004090 <UART_SetConfig+0x218>
 800408c:	2310      	movs	r3, #16
 800408e:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	69db      	ldr	r3, [r3, #28]
 8004094:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004098:	d17d      	bne.n	8004196 <UART_SetConfig+0x31e>
  {
    switch (clocksource)
 800409a:	7dfb      	ldrb	r3, [r7, #23]
 800409c:	2b08      	cmp	r3, #8
 800409e:	d865      	bhi.n	800416c <UART_SetConfig+0x2f4>
 80040a0:	a201      	add	r2, pc, #4	; (adr r2, 80040a8 <UART_SetConfig+0x230>)
 80040a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a6:	bf00      	nop
 80040a8:	080040cd 	.word	0x080040cd
 80040ac:	080040e9 	.word	0x080040e9
 80040b0:	08004105 	.word	0x08004105
 80040b4:	0800416d 	.word	0x0800416d
 80040b8:	0800411f 	.word	0x0800411f
 80040bc:	0800416d 	.word	0x0800416d
 80040c0:	0800416d 	.word	0x0800416d
 80040c4:	0800416d 	.word	0x0800416d
 80040c8:	0800413b 	.word	0x0800413b
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80040cc:	f7fe fcd2 	bl	8002a74 <HAL_RCC_GetPCLK1Freq>
 80040d0:	4603      	mov	r3, r0
 80040d2:	005a      	lsls	r2, r3, #1
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	085b      	lsrs	r3, r3, #1
 80040da:	441a      	add	r2, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040e4:	82bb      	strh	r3, [r7, #20]
        break;
 80040e6:	e044      	b.n	8004172 <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80040e8:	f7fe fce6 	bl	8002ab8 <HAL_RCC_GetPCLK2Freq>
 80040ec:	4603      	mov	r3, r0
 80040ee:	005a      	lsls	r2, r3, #1
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	085b      	lsrs	r3, r3, #1
 80040f6:	441a      	add	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004100:	82bb      	strh	r3, [r7, #20]
        break;
 8004102:	e036      	b.n	8004172 <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	085b      	lsrs	r3, r3, #1
 800410a:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800410e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	6852      	ldr	r2, [r2, #4]
 8004116:	fbb3 f3f2 	udiv	r3, r3, r2
 800411a:	82bb      	strh	r3, [r7, #20]
        break;
 800411c:	e029      	b.n	8004172 <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800411e:	f7fe fc33 	bl	8002988 <HAL_RCC_GetSysClockFreq>
 8004122:	4603      	mov	r3, r0
 8004124:	005a      	lsls	r2, r3, #1
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	085b      	lsrs	r3, r3, #1
 800412c:	441a      	add	r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	fbb2 f3f3 	udiv	r3, r2, r3
 8004136:	82bb      	strh	r3, [r7, #20]
        break;
 8004138:	e01b      	b.n	8004172 <UART_SetConfig+0x2fa>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	085b      	lsrs	r3, r3, #1
 8004140:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	fbb2 f3f3 	udiv	r3, r2, r3
 800414c:	82bb      	strh	r3, [r7, #20]
        break;
 800414e:	e010      	b.n	8004172 <UART_SetConfig+0x2fa>
 8004150:	efff69f3 	.word	0xefff69f3
 8004154:	40013800 	.word	0x40013800
 8004158:	40021000 	.word	0x40021000
 800415c:	40004400 	.word	0x40004400
 8004160:	40004800 	.word	0x40004800
 8004164:	40004c00 	.word	0x40004c00
 8004168:	40005000 	.word	0x40005000
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	74fb      	strb	r3, [r7, #19]
        break;
 8004170:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8004172:	8abb      	ldrh	r3, [r7, #20]
 8004174:	f023 030f 	bic.w	r3, r3, #15
 8004178:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800417a:	8abb      	ldrh	r3, [r7, #20]
 800417c:	105b      	asrs	r3, r3, #1
 800417e:	b29b      	uxth	r3, r3
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	b29a      	uxth	r2, r3
 8004186:	897b      	ldrh	r3, [r7, #10]
 8004188:	4313      	orrs	r3, r2
 800418a:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	897a      	ldrh	r2, [r7, #10]
 8004192:	60da      	str	r2, [r3, #12]
 8004194:	e069      	b.n	800426a <UART_SetConfig+0x3f2>
  }
  else
  {
    switch (clocksource)
 8004196:	7dfb      	ldrb	r3, [r7, #23]
 8004198:	2b08      	cmp	r3, #8
 800419a:	d863      	bhi.n	8004264 <UART_SetConfig+0x3ec>
 800419c:	a201      	add	r2, pc, #4	; (adr r2, 80041a4 <UART_SetConfig+0x32c>)
 800419e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a2:	bf00      	nop
 80041a4:	080041c9 	.word	0x080041c9
 80041a8:	080041e9 	.word	0x080041e9
 80041ac:	08004209 	.word	0x08004209
 80041b0:	08004265 	.word	0x08004265
 80041b4:	08004229 	.word	0x08004229
 80041b8:	08004265 	.word	0x08004265
 80041bc:	08004265 	.word	0x08004265
 80041c0:	08004265 	.word	0x08004265
 80041c4:	08004249 	.word	0x08004249
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681c      	ldr	r4, [r3, #0]
 80041cc:	f7fe fc52 	bl	8002a74 <HAL_RCC_GetPCLK1Freq>
 80041d0:	4602      	mov	r2, r0
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	085b      	lsrs	r3, r3, #1
 80041d8:	441a      	add	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	fbb2 f3f3 	udiv	r3, r2, r3
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	60e3      	str	r3, [r4, #12]
        break;
 80041e6:	e040      	b.n	800426a <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681c      	ldr	r4, [r3, #0]
 80041ec:	f7fe fc64 	bl	8002ab8 <HAL_RCC_GetPCLK2Freq>
 80041f0:	4602      	mov	r2, r0
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	085b      	lsrs	r3, r3, #1
 80041f8:	441a      	add	r2, r3
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004202:	b29b      	uxth	r3, r3
 8004204:	60e3      	str	r3, [r4, #12]
        break;
 8004206:	e030      	b.n	800426a <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	085b      	lsrs	r3, r3, #1
 8004212:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8004216:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800421a:	6879      	ldr	r1, [r7, #4]
 800421c:	6849      	ldr	r1, [r1, #4]
 800421e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004222:	b29b      	uxth	r3, r3
 8004224:	60d3      	str	r3, [r2, #12]
        break;
 8004226:	e020      	b.n	800426a <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681c      	ldr	r4, [r3, #0]
 800422c:	f7fe fbac 	bl	8002988 <HAL_RCC_GetSysClockFreq>
 8004230:	4602      	mov	r2, r0
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	085b      	lsrs	r3, r3, #1
 8004238:	441a      	add	r2, r3
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004242:	b29b      	uxth	r3, r3
 8004244:	60e3      	str	r3, [r4, #12]
        break;
 8004246:	e010      	b.n	800426a <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	6852      	ldr	r2, [r2, #4]
 8004250:	0852      	lsrs	r2, r2, #1
 8004252:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6852      	ldr	r2, [r2, #4]
 800425a:	fbb1 f2f2 	udiv	r2, r1, r2
 800425e:	b292      	uxth	r2, r2
 8004260:	60da      	str	r2, [r3, #12]
        break;
 8004262:	e002      	b.n	800426a <UART_SetConfig+0x3f2>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	74fb      	strb	r3, [r7, #19]
        break;
 8004268:	bf00      	nop
    }
  }

  return ret;
 800426a:	7cfb      	ldrb	r3, [r7, #19]

}
 800426c:	4618      	mov	r0, r3
 800426e:	371c      	adds	r7, #28
 8004270:	46bd      	mov	sp, r7
 8004272:	bd90      	pop	{r4, r7, pc}

08004274 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004274:	b480      	push	{r7}
 8004276:	b083      	sub	sp, #12
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00a      	beq.n	800429e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	6812      	ldr	r2, [r2, #0]
 8004290:	6852      	ldr	r2, [r2, #4]
 8004292:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800429a:	430a      	orrs	r2, r1
 800429c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d00a      	beq.n	80042c0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	6812      	ldr	r2, [r2, #0]
 80042b2:	6852      	ldr	r2, [r2, #4]
 80042b4:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80042bc:	430a      	orrs	r2, r1
 80042be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c4:	f003 0304 	and.w	r3, r3, #4
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00a      	beq.n	80042e2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	6812      	ldr	r2, [r2, #0]
 80042d4:	6852      	ldr	r2, [r2, #4]
 80042d6:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80042de:	430a      	orrs	r2, r1
 80042e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e6:	f003 0308 	and.w	r3, r3, #8
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00a      	beq.n	8004304 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	6812      	ldr	r2, [r2, #0]
 80042f6:	6852      	ldr	r2, [r2, #4]
 80042f8:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004300:	430a      	orrs	r2, r1
 8004302:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004308:	f003 0310 	and.w	r3, r3, #16
 800430c:	2b00      	cmp	r3, #0
 800430e:	d00a      	beq.n	8004326 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	6812      	ldr	r2, [r2, #0]
 8004318:	6892      	ldr	r2, [r2, #8]
 800431a:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004322:	430a      	orrs	r2, r1
 8004324:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800432a:	f003 0320 	and.w	r3, r3, #32
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00a      	beq.n	8004348 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	687a      	ldr	r2, [r7, #4]
 8004338:	6812      	ldr	r2, [r2, #0]
 800433a:	6892      	ldr	r2, [r2, #8]
 800433c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8004340:	687a      	ldr	r2, [r7, #4]
 8004342:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004344:	430a      	orrs	r2, r1
 8004346:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800434c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004350:	2b00      	cmp	r3, #0
 8004352:	d01a      	beq.n	800438a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	6812      	ldr	r2, [r2, #0]
 800435c:	6852      	ldr	r2, [r2, #4]
 800435e:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004366:	430a      	orrs	r2, r1
 8004368:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004372:	d10a      	bne.n	800438a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	6812      	ldr	r2, [r2, #0]
 800437c:	6852      	ldr	r2, [r2, #4]
 800437e:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8004382:	687a      	ldr	r2, [r7, #4]
 8004384:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004386:	430a      	orrs	r2, r1
 8004388:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800438e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00a      	beq.n	80043ac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	6812      	ldr	r2, [r2, #0]
 800439e:	6852      	ldr	r2, [r2, #4]
 80043a0:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80043a8:	430a      	orrs	r2, r1
 80043aa:	605a      	str	r2, [r3, #4]
  }
}
 80043ac:	bf00      	nop
 80043ae:	370c      	adds	r7, #12
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr

080043b8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af02      	add	r7, sp, #8
 80043be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80043c0:	2300      	movs	r3, #0
 80043c2:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80043ca:	f7fb ff33 	bl	8000234 <HAL_GetTick>
 80043ce:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0308 	and.w	r3, r3, #8
 80043da:	2b08      	cmp	r3, #8
 80043dc:	d10e      	bne.n	80043fc <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80043ec:	6878      	ldr	r0, [r7, #4]
 80043ee:	f000 f82c 	bl	800444a <UART_WaitOnFlagUntilTimeout>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d001      	beq.n	80043fc <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e022      	b.n	8004442 <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0304 	and.w	r3, r3, #4
 8004406:	2b04      	cmp	r3, #4
 8004408:	d10e      	bne.n	8004428 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800440a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800440e:	9300      	str	r3, [sp, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2200      	movs	r2, #0
 8004414:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 f816 	bl	800444a <UART_WaitOnFlagUntilTimeout>
 800441e:	4603      	mov	r3, r0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d001      	beq.n	8004428 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8004424:	2303      	movs	r3, #3
 8004426:	e00c      	b.n	8004442 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2220      	movs	r2, #32
 800442c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2220      	movs	r2, #32
 8004434:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	3710      	adds	r7, #16
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}

0800444a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800444a:	b580      	push	{r7, lr}
 800444c:	b084      	sub	sp, #16
 800444e:	af00      	add	r7, sp, #0
 8004450:	60f8      	str	r0, [r7, #12]
 8004452:	60b9      	str	r1, [r7, #8]
 8004454:	603b      	str	r3, [r7, #0]
 8004456:	4613      	mov	r3, r2
 8004458:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800445a:	e02c      	b.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004462:	d028      	beq.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d007      	beq.n	800447a <UART_WaitOnFlagUntilTimeout+0x30>
 800446a:	f7fb fee3 	bl	8000234 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	1ad2      	subs	r2, r2, r3
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	429a      	cmp	r2, r3
 8004478:	d91d      	bls.n	80044b6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	6812      	ldr	r2, [r2, #0]
 8004482:	6812      	ldr	r2, [r2, #0]
 8004484:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004488:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	6812      	ldr	r2, [r2, #0]
 8004492:	6892      	ldr	r2, [r2, #8]
 8004494:	f022 0201 	bic.w	r2, r2, #1
 8004498:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2220      	movs	r2, #32
 800449e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2220      	movs	r2, #32
 80044a6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e00f      	b.n	80044d6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	69da      	ldr	r2, [r3, #28]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	401a      	ands	r2, r3
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	bf0c      	ite	eq
 80044c6:	2301      	moveq	r3, #1
 80044c8:	2300      	movne	r3, #0
 80044ca:	b2db      	uxtb	r3, r3
 80044cc:	461a      	mov	r2, r3
 80044ce:	79fb      	ldrb	r3, [r7, #7]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d0c3      	beq.n	800445c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3710      	adds	r7, #16
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}

080044de <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80044de:	b480      	push	{r7}
 80044e0:	b085      	sub	sp, #20
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	4603      	mov	r3, r0
 80044e6:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80044e8:	2300      	movs	r3, #0
 80044ea:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80044ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80044f0:	2b84      	cmp	r3, #132	; 0x84
 80044f2:	d005      	beq.n	8004500 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80044f4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	4413      	add	r3, r2
 80044fc:	3303      	adds	r3, #3
 80044fe:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004500:	68fb      	ldr	r3, [r7, #12]
}
 8004502:	4618      	mov	r0, r3
 8004504:	3714      	adds	r7, #20
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004512:	f000 fdfb 	bl	800510c <vTaskStartScheduler>
  
  return osOK;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	bd80      	pop	{r7, pc}

0800451c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800451c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800451e:	b087      	sub	sp, #28
 8004520:	af02      	add	r7, sp, #8
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	685c      	ldr	r4, [r3, #4]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004532:	b29e      	uxth	r6, r3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800453a:	4618      	mov	r0, r3
 800453c:	f7ff ffcf 	bl	80044de <makeFreeRtosPriority>
 8004540:	4602      	mov	r2, r0
 8004542:	f107 030c 	add.w	r3, r7, #12
 8004546:	9301      	str	r3, [sp, #4]
 8004548:	9200      	str	r2, [sp, #0]
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	4632      	mov	r2, r6
 800454e:	4629      	mov	r1, r5
 8004550:	4620      	mov	r0, r4
 8004552:	f000 fc7d 	bl	8004e50 <xTaskCreate>
 8004556:	4603      	mov	r3, r0
 8004558:	2b01      	cmp	r3, #1
 800455a:	d001      	beq.n	8004560 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 800455c:	2300      	movs	r3, #0
 800455e:	e000      	b.n	8004562 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8004560:	68fb      	ldr	r3, [r7, #12]
}
 8004562:	4618      	mov	r0, r3
 8004564:	3714      	adds	r7, #20
 8004566:	46bd      	mov	sp, r7
 8004568:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800456a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b084      	sub	sp, #16
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d001      	beq.n	8004580 <osDelay+0x16>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	e000      	b.n	8004582 <osDelay+0x18>
 8004580:	2301      	movs	r3, #1
 8004582:	4618      	mov	r0, r3
 8004584:	f000 fd8e 	bl	80050a4 <vTaskDelay>
  
  return osOK;
 8004588:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}

08004592 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004592:	b480      	push	{r7}
 8004594:	b083      	sub	sp, #12
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f103 0208 	add.w	r2, r3, #8
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045aa:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f103 0208 	add.w	r2, r3, #8
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	f103 0208 	add.w	r2, r3, #8
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2200      	movs	r2, #0
 80045c4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80045c6:	bf00      	nop
 80045c8:	370c      	adds	r7, #12
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr

080045d2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80045d2:	b480      	push	{r7}
 80045d4:	b083      	sub	sp, #12
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045ec:	b480      	push	{r7}
 80045ee:	b085      	sub	sp, #20
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	689a      	ldr	r2, [r3, #8]
 8004606:	683b      	ldr	r3, [r7, #0]
 8004608:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	683a      	ldr	r2, [r7, #0]
 8004610:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	1c5a      	adds	r2, r3, #1
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	601a      	str	r2, [r3, #0]
}
 8004628:	bf00      	nop
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004634:	b480      	push	{r7}
 8004636:	b085      	sub	sp, #20
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800464a:	d103      	bne.n	8004654 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	60fb      	str	r3, [r7, #12]
 8004652:	e00c      	b.n	800466e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	3308      	adds	r3, #8
 8004658:	60fb      	str	r3, [r7, #12]
 800465a:	e002      	b.n	8004662 <vListInsert+0x2e>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	60fb      	str	r3, [r7, #12]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	681a      	ldr	r2, [r3, #0]
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	429a      	cmp	r2, r3
 800466c:	d9f6      	bls.n	800465c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	685b      	ldr	r3, [r3, #4]
 800467a:	683a      	ldr	r2, [r7, #0]
 800467c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	683a      	ldr	r2, [r7, #0]
 8004688:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	1c5a      	adds	r2, r3, #1
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	601a      	str	r2, [r3, #0]
}
 800469a:	bf00      	nop
 800469c:	3714      	adds	r7, #20
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr

080046a6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80046a6:	b480      	push	{r7}
 80046a8:	b085      	sub	sp, #20
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	691b      	ldr	r3, [r3, #16]
 80046b2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	6892      	ldr	r2, [r2, #8]
 80046bc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	6852      	ldr	r2, [r2, #4]
 80046c6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	685a      	ldr	r2, [r3, #4]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	429a      	cmp	r2, r3
 80046d0:	d103      	bne.n	80046da <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	689a      	ldr	r2, [r3, #8]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	1e5a      	subs	r2, r3, #1
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3714      	adds	r7, #20
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
	...

080046fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	3b04      	subs	r3, #4
 800470c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004714:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	3b04      	subs	r3, #4
 800471a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	f023 0201 	bic.w	r2, r3, #1
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	3b04      	subs	r3, #4
 800472a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800472c:	4a0c      	ldr	r2, [pc, #48]	; (8004760 <pxPortInitialiseStack+0x64>)
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	3b14      	subs	r3, #20
 8004736:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	3b04      	subs	r3, #4
 8004742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f06f 0202 	mvn.w	r2, #2
 800474a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	3b20      	subs	r3, #32
 8004750:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004752:	68fb      	ldr	r3, [r7, #12]
}
 8004754:	4618      	mov	r0, r3
 8004756:	3714      	adds	r7, #20
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr
 8004760:	08004765 	.word	0x08004765

08004764 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004764:	b480      	push	{r7}
 8004766:	b083      	sub	sp, #12
 8004768:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800476a:	4b0c      	ldr	r3, [pc, #48]	; (800479c <prvTaskExitError+0x38>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004772:	d009      	beq.n	8004788 <prvTaskExitError+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004778:	f383 8811 	msr	BASEPRI, r3
 800477c:	f3bf 8f6f 	isb	sy
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	607b      	str	r3, [r7, #4]
 8004786:	e7fe      	b.n	8004786 <prvTaskExitError+0x22>
 8004788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800478c:	f383 8811 	msr	BASEPRI, r3
 8004790:	f3bf 8f6f 	isb	sy
 8004794:	f3bf 8f4f 	dsb	sy
 8004798:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	for( ;; );
 800479a:	e7fe      	b.n	800479a <prvTaskExitError+0x36>
 800479c:	20000004 	.word	0x20000004

080047a0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80047a0:	4b07      	ldr	r3, [pc, #28]	; (80047c0 <pxCurrentTCBConst2>)
 80047a2:	6819      	ldr	r1, [r3, #0]
 80047a4:	6808      	ldr	r0, [r1, #0]
 80047a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047aa:	f380 8809 	msr	PSP, r0
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f04f 0000 	mov.w	r0, #0
 80047b6:	f380 8811 	msr	BASEPRI, r0
 80047ba:	4770      	bx	lr
 80047bc:	f3af 8000 	nop.w

080047c0 <pxCurrentTCBConst2>:
 80047c0:	200018b0 	.word	0x200018b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80047c4:	bf00      	nop
 80047c6:	bf00      	nop

080047c8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80047c8:	4806      	ldr	r0, [pc, #24]	; (80047e4 <prvPortStartFirstTask+0x1c>)
 80047ca:	6800      	ldr	r0, [r0, #0]
 80047cc:	6800      	ldr	r0, [r0, #0]
 80047ce:	f380 8808 	msr	MSP, r0
 80047d2:	b662      	cpsie	i
 80047d4:	b661      	cpsie	f
 80047d6:	f3bf 8f4f 	dsb	sy
 80047da:	f3bf 8f6f 	isb	sy
 80047de:	df00      	svc	0
 80047e0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80047e2:	bf00      	nop
 80047e4:	e000ed08 	.word	0xe000ed08

080047e8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80047ee:	4b3b      	ldr	r3, [pc, #236]	; (80048dc <xPortStartScheduler+0xf4>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a3b      	ldr	r2, [pc, #236]	; (80048e0 <xPortStartScheduler+0xf8>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d109      	bne.n	800480c <xPortStartScheduler+0x24>
 80047f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047fc:	f383 8811 	msr	BASEPRI, r3
 8004800:	f3bf 8f6f 	isb	sy
 8004804:	f3bf 8f4f 	dsb	sy
 8004808:	613b      	str	r3, [r7, #16]
 800480a:	e7fe      	b.n	800480a <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800480c:	4b33      	ldr	r3, [pc, #204]	; (80048dc <xPortStartScheduler+0xf4>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a34      	ldr	r2, [pc, #208]	; (80048e4 <xPortStartScheduler+0xfc>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d109      	bne.n	800482a <xPortStartScheduler+0x42>
 8004816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800481a:	f383 8811 	msr	BASEPRI, r3
 800481e:	f3bf 8f6f 	isb	sy
 8004822:	f3bf 8f4f 	dsb	sy
 8004826:	60fb      	str	r3, [r7, #12]
 8004828:	e7fe      	b.n	8004828 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800482a:	4b2f      	ldr	r3, [pc, #188]	; (80048e8 <xPortStartScheduler+0x100>)
 800482c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	781b      	ldrb	r3, [r3, #0]
 8004832:	b2db      	uxtb	r3, r3
 8004834:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	22ff      	movs	r2, #255	; 0xff
 800483a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	b2db      	uxtb	r3, r3
 8004842:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004844:	79fb      	ldrb	r3, [r7, #7]
 8004846:	b2db      	uxtb	r3, r3
 8004848:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800484c:	b2da      	uxtb	r2, r3
 800484e:	4b27      	ldr	r3, [pc, #156]	; (80048ec <xPortStartScheduler+0x104>)
 8004850:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004852:	4b27      	ldr	r3, [pc, #156]	; (80048f0 <xPortStartScheduler+0x108>)
 8004854:	2207      	movs	r2, #7
 8004856:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004858:	e009      	b.n	800486e <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800485a:	4b25      	ldr	r3, [pc, #148]	; (80048f0 <xPortStartScheduler+0x108>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	3b01      	subs	r3, #1
 8004860:	4a23      	ldr	r2, [pc, #140]	; (80048f0 <xPortStartScheduler+0x108>)
 8004862:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004864:	79fb      	ldrb	r3, [r7, #7]
 8004866:	b2db      	uxtb	r3, r3
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	b2db      	uxtb	r3, r3
 800486c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800486e:	79fb      	ldrb	r3, [r7, #7]
 8004870:	b2db      	uxtb	r3, r3
 8004872:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004876:	2b80      	cmp	r3, #128	; 0x80
 8004878:	d0ef      	beq.n	800485a <xPortStartScheduler+0x72>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800487a:	4b1d      	ldr	r3, [pc, #116]	; (80048f0 <xPortStartScheduler+0x108>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	021b      	lsls	r3, r3, #8
 8004880:	4a1b      	ldr	r2, [pc, #108]	; (80048f0 <xPortStartScheduler+0x108>)
 8004882:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004884:	4b1a      	ldr	r3, [pc, #104]	; (80048f0 <xPortStartScheduler+0x108>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800488c:	4a18      	ldr	r2, [pc, #96]	; (80048f0 <xPortStartScheduler+0x108>)
 800488e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	b2da      	uxtb	r2, r3
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004898:	4a16      	ldr	r2, [pc, #88]	; (80048f4 <xPortStartScheduler+0x10c>)
 800489a:	4b16      	ldr	r3, [pc, #88]	; (80048f4 <xPortStartScheduler+0x10c>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048a2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80048a4:	4a13      	ldr	r2, [pc, #76]	; (80048f4 <xPortStartScheduler+0x10c>)
 80048a6:	4b13      	ldr	r3, [pc, #76]	; (80048f4 <xPortStartScheduler+0x10c>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80048ae:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80048b0:	f000 f8d2 	bl	8004a58 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80048b4:	4b10      	ldr	r3, [pc, #64]	; (80048f8 <xPortStartScheduler+0x110>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80048ba:	f000 f8e9 	bl	8004a90 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80048be:	4a0f      	ldr	r2, [pc, #60]	; (80048fc <xPortStartScheduler+0x114>)
 80048c0:	4b0e      	ldr	r3, [pc, #56]	; (80048fc <xPortStartScheduler+0x114>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80048c8:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80048ca:	f7ff ff7d 	bl	80047c8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 80048ce:	f7ff ff49 	bl	8004764 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80048d2:	2300      	movs	r3, #0
}
 80048d4:	4618      	mov	r0, r3
 80048d6:	3718      	adds	r7, #24
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	e000ed00 	.word	0xe000ed00
 80048e0:	410fc271 	.word	0x410fc271
 80048e4:	410fc270 	.word	0x410fc270
 80048e8:	e000e400 	.word	0xe000e400
 80048ec:	20000030 	.word	0x20000030
 80048f0:	20000034 	.word	0x20000034
 80048f4:	e000ed20 	.word	0xe000ed20
 80048f8:	20000004 	.word	0x20000004
 80048fc:	e000ef34 	.word	0xe000ef34

08004900 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490a:	f383 8811 	msr	BASEPRI, r3
 800490e:	f3bf 8f6f 	isb	sy
 8004912:	f3bf 8f4f 	dsb	sy
 8004916:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004918:	4b0e      	ldr	r3, [pc, #56]	; (8004954 <vPortEnterCritical+0x54>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	3301      	adds	r3, #1
 800491e:	4a0d      	ldr	r2, [pc, #52]	; (8004954 <vPortEnterCritical+0x54>)
 8004920:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004922:	4b0c      	ldr	r3, [pc, #48]	; (8004954 <vPortEnterCritical+0x54>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	2b01      	cmp	r3, #1
 8004928:	d10e      	bne.n	8004948 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800492a:	4b0b      	ldr	r3, [pc, #44]	; (8004958 <vPortEnterCritical+0x58>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	b2db      	uxtb	r3, r3
 8004930:	2b00      	cmp	r3, #0
 8004932:	d009      	beq.n	8004948 <vPortEnterCritical+0x48>
 8004934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	603b      	str	r3, [r7, #0]
 8004946:	e7fe      	b.n	8004946 <vPortEnterCritical+0x46>
	}
}
 8004948:	bf00      	nop
 800494a:	370c      	adds	r7, #12
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr
 8004954:	20000004 	.word	0x20000004
 8004958:	e000ed04 	.word	0xe000ed04

0800495c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004962:	4b11      	ldr	r3, [pc, #68]	; (80049a8 <vPortExitCritical+0x4c>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d109      	bne.n	800497e <vPortExitCritical+0x22>
 800496a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800496e:	f383 8811 	msr	BASEPRI, r3
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	f3bf 8f4f 	dsb	sy
 800497a:	607b      	str	r3, [r7, #4]
 800497c:	e7fe      	b.n	800497c <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800497e:	4b0a      	ldr	r3, [pc, #40]	; (80049a8 <vPortExitCritical+0x4c>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	3b01      	subs	r3, #1
 8004984:	4a08      	ldr	r2, [pc, #32]	; (80049a8 <vPortExitCritical+0x4c>)
 8004986:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004988:	4b07      	ldr	r3, [pc, #28]	; (80049a8 <vPortExitCritical+0x4c>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d104      	bne.n	800499a <vPortExitCritical+0x3e>
 8004990:	2300      	movs	r3, #0
 8004992:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800499a:	bf00      	nop
 800499c:	370c      	adds	r7, #12
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	20000004 	.word	0x20000004
 80049ac:	00000000 	.word	0x00000000

080049b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80049b0:	f3ef 8009 	mrs	r0, PSP
 80049b4:	f3bf 8f6f 	isb	sy
 80049b8:	4b15      	ldr	r3, [pc, #84]	; (8004a10 <pxCurrentTCBConst>)
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	f01e 0f10 	tst.w	lr, #16
 80049c0:	bf08      	it	eq
 80049c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80049c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049ca:	6010      	str	r0, [r2, #0]
 80049cc:	f84d 3d04 	str.w	r3, [sp, #-4]!
 80049d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80049d4:	f380 8811 	msr	BASEPRI, r0
 80049d8:	f3bf 8f4f 	dsb	sy
 80049dc:	f3bf 8f6f 	isb	sy
 80049e0:	f000 fd40 	bl	8005464 <vTaskSwitchContext>
 80049e4:	f04f 0000 	mov.w	r0, #0
 80049e8:	f380 8811 	msr	BASEPRI, r0
 80049ec:	bc08      	pop	{r3}
 80049ee:	6819      	ldr	r1, [r3, #0]
 80049f0:	6808      	ldr	r0, [r1, #0]
 80049f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80049f6:	f01e 0f10 	tst.w	lr, #16
 80049fa:	bf08      	it	eq
 80049fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a00:	f380 8809 	msr	PSP, r0
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	f3af 8000 	nop.w

08004a10 <pxCurrentTCBConst>:
 8004a10:	200018b0 	.word	0x200018b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a14:	bf00      	nop
 8004a16:	bf00      	nop

08004a18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a22:	f383 8811 	msr	BASEPRI, r3
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	f3bf 8f4f 	dsb	sy
 8004a2e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a30:	f000 fc5c 	bl	80052ec <xTaskIncrementTick>
 8004a34:	4603      	mov	r3, r0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d003      	beq.n	8004a42 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a3a:	4b06      	ldr	r3, [pc, #24]	; (8004a54 <SysTick_Handler+0x3c>)
 8004a3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a40:	601a      	str	r2, [r3, #0]
 8004a42:	2300      	movs	r3, #0
 8004a44:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004a4c:	bf00      	nop
 8004a4e:	3708      	adds	r7, #8
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	e000ed04 	.word	0xe000ed04

08004a58 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004a58:	b480      	push	{r7}
 8004a5a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004a5c:	4a08      	ldr	r2, [pc, #32]	; (8004a80 <vPortSetupTimerInterrupt+0x28>)
 8004a5e:	4b09      	ldr	r3, [pc, #36]	; (8004a84 <vPortSetupTimerInterrupt+0x2c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4909      	ldr	r1, [pc, #36]	; (8004a88 <vPortSetupTimerInterrupt+0x30>)
 8004a64:	fba1 1303 	umull	r1, r3, r1, r3
 8004a68:	099b      	lsrs	r3, r3, #6
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004a6e:	4b07      	ldr	r3, [pc, #28]	; (8004a8c <vPortSetupTimerInterrupt+0x34>)
 8004a70:	2207      	movs	r2, #7
 8004a72:	601a      	str	r2, [r3, #0]
}
 8004a74:	bf00      	nop
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	e000e014 	.word	0xe000e014
 8004a84:	20000010 	.word	0x20000010
 8004a88:	10624dd3 	.word	0x10624dd3
 8004a8c:	e000e010 	.word	0xe000e010

08004a90 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004a90:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004aa0 <vPortEnableVFP+0x10>
 8004a94:	6801      	ldr	r1, [r0, #0]
 8004a96:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004a9a:	6001      	str	r1, [r0, #0]
 8004a9c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004a9e:	bf00      	nop
 8004aa0:	e000ed88 	.word	0xe000ed88

08004aa4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b08a      	sub	sp, #40	; 0x28
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004aac:	2300      	movs	r3, #0
 8004aae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004ab0:	f000 fb72 	bl	8005198 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004ab4:	4b57      	ldr	r3, [pc, #348]	; (8004c14 <pvPortMalloc+0x170>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d101      	bne.n	8004ac0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004abc:	f000 f90c 	bl	8004cd8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004ac0:	4b55      	ldr	r3, [pc, #340]	; (8004c18 <pvPortMalloc+0x174>)
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	f040 808c 	bne.w	8004be6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d01c      	beq.n	8004b0e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004ad4:	2208      	movs	r2, #8
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4413      	add	r3, r2
 8004ada:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f003 0307 	and.w	r3, r3, #7
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d013      	beq.n	8004b0e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f023 0307 	bic.w	r3, r3, #7
 8004aec:	3308      	adds	r3, #8
 8004aee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d009      	beq.n	8004b0e <pvPortMalloc+0x6a>
	__asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	617b      	str	r3, [r7, #20]
 8004b0c:	e7fe      	b.n	8004b0c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d068      	beq.n	8004be6 <pvPortMalloc+0x142>
 8004b14:	4b41      	ldr	r3, [pc, #260]	; (8004c1c <pvPortMalloc+0x178>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d863      	bhi.n	8004be6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004b1e:	4b40      	ldr	r3, [pc, #256]	; (8004c20 <pvPortMalloc+0x17c>)
 8004b20:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004b22:	4b3f      	ldr	r3, [pc, #252]	; (8004c20 <pvPortMalloc+0x17c>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b28:	e004      	b.n	8004b34 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b2c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d203      	bcs.n	8004b46 <pvPortMalloc+0xa2>
 8004b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d1f1      	bne.n	8004b2a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004b46:	4b33      	ldr	r3, [pc, #204]	; (8004c14 <pvPortMalloc+0x170>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d04a      	beq.n	8004be6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004b50:	6a3b      	ldr	r3, [r7, #32]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2208      	movs	r2, #8
 8004b56:	4413      	add	r3, r2
 8004b58:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b64:	685a      	ldr	r2, [r3, #4]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	1ad2      	subs	r2, r2, r3
 8004b6a:	2308      	movs	r3, #8
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d91e      	bls.n	8004bb0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4413      	add	r3, r2
 8004b78:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	f003 0307 	and.w	r3, r3, #7
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d009      	beq.n	8004b98 <pvPortMalloc+0xf4>
 8004b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b88:	f383 8811 	msr	BASEPRI, r3
 8004b8c:	f3bf 8f6f 	isb	sy
 8004b90:	f3bf 8f4f 	dsb	sy
 8004b94:	613b      	str	r3, [r7, #16]
 8004b96:	e7fe      	b.n	8004b96 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9a:	685a      	ldr	r2, [r3, #4]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	1ad2      	subs	r2, r2, r3
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004baa:	69b8      	ldr	r0, [r7, #24]
 8004bac:	f000 f8f6 	bl	8004d9c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004bb0:	4b1a      	ldr	r3, [pc, #104]	; (8004c1c <pvPortMalloc+0x178>)
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	4a18      	ldr	r2, [pc, #96]	; (8004c1c <pvPortMalloc+0x178>)
 8004bbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004bbe:	4b17      	ldr	r3, [pc, #92]	; (8004c1c <pvPortMalloc+0x178>)
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	4b18      	ldr	r3, [pc, #96]	; (8004c24 <pvPortMalloc+0x180>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	429a      	cmp	r2, r3
 8004bc8:	d203      	bcs.n	8004bd2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004bca:	4b14      	ldr	r3, [pc, #80]	; (8004c1c <pvPortMalloc+0x178>)
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a15      	ldr	r2, [pc, #84]	; (8004c24 <pvPortMalloc+0x180>)
 8004bd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	4b10      	ldr	r3, [pc, #64]	; (8004c18 <pvPortMalloc+0x174>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be2:	2200      	movs	r2, #0
 8004be4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004be6:	f000 fae5 	bl	80051b4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	f003 0307 	and.w	r3, r3, #7
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d009      	beq.n	8004c08 <pvPortMalloc+0x164>
 8004bf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bf8:	f383 8811 	msr	BASEPRI, r3
 8004bfc:	f3bf 8f6f 	isb	sy
 8004c00:	f3bf 8f4f 	dsb	sy
 8004c04:	60fb      	str	r3, [r7, #12]
 8004c06:	e7fe      	b.n	8004c06 <pvPortMalloc+0x162>
	return pvReturn;
 8004c08:	69fb      	ldr	r3, [r7, #28]
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3728      	adds	r7, #40	; 0x28
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	200018a0 	.word	0x200018a0
 8004c18:	200018ac 	.word	0x200018ac
 8004c1c:	200018a4 	.word	0x200018a4
 8004c20:	20001898 	.word	0x20001898
 8004c24:	200018a8 	.word	0x200018a8

08004c28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d046      	beq.n	8004cc8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004c3a:	2308      	movs	r3, #8
 8004c3c:	425b      	negs	r3, r3
 8004c3e:	697a      	ldr	r2, [r7, #20]
 8004c40:	4413      	add	r3, r2
 8004c42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	4b20      	ldr	r3, [pc, #128]	; (8004cd0 <vPortFree+0xa8>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4013      	ands	r3, r2
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d109      	bne.n	8004c6a <vPortFree+0x42>
 8004c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5a:	f383 8811 	msr	BASEPRI, r3
 8004c5e:	f3bf 8f6f 	isb	sy
 8004c62:	f3bf 8f4f 	dsb	sy
 8004c66:	60fb      	str	r3, [r7, #12]
 8004c68:	e7fe      	b.n	8004c68 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d009      	beq.n	8004c86 <vPortFree+0x5e>
 8004c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c76:	f383 8811 	msr	BASEPRI, r3
 8004c7a:	f3bf 8f6f 	isb	sy
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	60bb      	str	r3, [r7, #8]
 8004c84:	e7fe      	b.n	8004c84 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	685a      	ldr	r2, [r3, #4]
 8004c8a:	4b11      	ldr	r3, [pc, #68]	; (8004cd0 <vPortFree+0xa8>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4013      	ands	r3, r2
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d019      	beq.n	8004cc8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d115      	bne.n	8004cc8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	685a      	ldr	r2, [r3, #4]
 8004ca0:	4b0b      	ldr	r3, [pc, #44]	; (8004cd0 <vPortFree+0xa8>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	43db      	mvns	r3, r3
 8004ca6:	401a      	ands	r2, r3
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004cac:	f000 fa74 	bl	8005198 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	4b07      	ldr	r3, [pc, #28]	; (8004cd4 <vPortFree+0xac>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4413      	add	r3, r2
 8004cba:	4a06      	ldr	r2, [pc, #24]	; (8004cd4 <vPortFree+0xac>)
 8004cbc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004cbe:	6938      	ldr	r0, [r7, #16]
 8004cc0:	f000 f86c 	bl	8004d9c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004cc4:	f000 fa76 	bl	80051b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004cc8:	bf00      	nop
 8004cca:	3718      	adds	r7, #24
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	200018ac 	.word	0x200018ac
 8004cd4:	200018a4 	.word	0x200018a4

08004cd8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004cde:	f44f 53c3 	mov.w	r3, #6240	; 0x1860
 8004ce2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004ce4:	4b27      	ldr	r3, [pc, #156]	; (8004d84 <prvHeapInit+0xac>)
 8004ce6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f003 0307 	and.w	r3, r3, #7
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00c      	beq.n	8004d0c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	3307      	adds	r3, #7
 8004cf6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f023 0307 	bic.w	r3, r3, #7
 8004cfe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004d00:	68ba      	ldr	r2, [r7, #8]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	1ad3      	subs	r3, r2, r3
 8004d06:	4a1f      	ldr	r2, [pc, #124]	; (8004d84 <prvHeapInit+0xac>)
 8004d08:	4413      	add	r3, r2
 8004d0a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004d10:	4a1d      	ldr	r2, [pc, #116]	; (8004d88 <prvHeapInit+0xb0>)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004d16:	4b1c      	ldr	r3, [pc, #112]	; (8004d88 <prvHeapInit+0xb0>)
 8004d18:	2200      	movs	r2, #0
 8004d1a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	4413      	add	r3, r2
 8004d22:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004d24:	2208      	movs	r2, #8
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	1a9b      	subs	r3, r3, r2
 8004d2a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 0307 	bic.w	r3, r3, #7
 8004d32:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	4a15      	ldr	r2, [pc, #84]	; (8004d8c <prvHeapInit+0xb4>)
 8004d38:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004d3a:	4b14      	ldr	r3, [pc, #80]	; (8004d8c <prvHeapInit+0xb4>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004d42:	4b12      	ldr	r3, [pc, #72]	; (8004d8c <prvHeapInit+0xb4>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	2200      	movs	r2, #0
 8004d48:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	68fa      	ldr	r2, [r7, #12]
 8004d52:	1ad2      	subs	r2, r2, r3
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004d58:	4b0c      	ldr	r3, [pc, #48]	; (8004d8c <prvHeapInit+0xb4>)
 8004d5a:	681a      	ldr	r2, [r3, #0]
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	4a0a      	ldr	r2, [pc, #40]	; (8004d90 <prvHeapInit+0xb8>)
 8004d66:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	4a09      	ldr	r2, [pc, #36]	; (8004d94 <prvHeapInit+0xbc>)
 8004d6e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004d70:	4b09      	ldr	r3, [pc, #36]	; (8004d98 <prvHeapInit+0xc0>)
 8004d72:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004d76:	601a      	str	r2, [r3, #0]
}
 8004d78:	bf00      	nop
 8004d7a:	3714      	adds	r7, #20
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr
 8004d84:	20000038 	.word	0x20000038
 8004d88:	20001898 	.word	0x20001898
 8004d8c:	200018a0 	.word	0x200018a0
 8004d90:	200018a8 	.word	0x200018a8
 8004d94:	200018a4 	.word	0x200018a4
 8004d98:	200018ac 	.word	0x200018ac

08004d9c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b085      	sub	sp, #20
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004da4:	4b28      	ldr	r3, [pc, #160]	; (8004e48 <prvInsertBlockIntoFreeList+0xac>)
 8004da6:	60fb      	str	r3, [r7, #12]
 8004da8:	e002      	b.n	8004db0 <prvInsertBlockIntoFreeList+0x14>
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	60fb      	str	r3, [r7, #12]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681a      	ldr	r2, [r3, #0]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d3f7      	bcc.n	8004daa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	68ba      	ldr	r2, [r7, #8]
 8004dc4:	441a      	add	r2, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d108      	bne.n	8004dde <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	685a      	ldr	r2, [r3, #4]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	441a      	add	r2, r3
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	68ba      	ldr	r2, [r7, #8]
 8004de8:	441a      	add	r2, r3
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d118      	bne.n	8004e24 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	4b15      	ldr	r3, [pc, #84]	; (8004e4c <prvInsertBlockIntoFreeList+0xb0>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	429a      	cmp	r2, r3
 8004dfc:	d00d      	beq.n	8004e1a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	441a      	add	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	601a      	str	r2, [r3, #0]
 8004e18:	e008      	b.n	8004e2c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004e1a:	4b0c      	ldr	r3, [pc, #48]	; (8004e4c <prvInsertBlockIntoFreeList+0xb0>)
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	601a      	str	r2, [r3, #0]
 8004e22:	e003      	b.n	8004e2c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004e2c:	68fa      	ldr	r2, [r7, #12]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d002      	beq.n	8004e3a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e3a:	bf00      	nop
 8004e3c:	3714      	adds	r7, #20
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
 8004e46:	bf00      	nop
 8004e48:	20001898 	.word	0x20001898
 8004e4c:	200018a0 	.word	0x200018a0

08004e50 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b08c      	sub	sp, #48	; 0x30
 8004e54:	af04      	add	r7, sp, #16
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	60b9      	str	r1, [r7, #8]
 8004e5a:	603b      	str	r3, [r7, #0]
 8004e5c:	4613      	mov	r3, r2
 8004e5e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e60:	88fb      	ldrh	r3, [r7, #6]
 8004e62:	009b      	lsls	r3, r3, #2
 8004e64:	4618      	mov	r0, r3
 8004e66:	f7ff fe1d 	bl	8004aa4 <pvPortMalloc>
 8004e6a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00e      	beq.n	8004e90 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004e72:	2054      	movs	r0, #84	; 0x54
 8004e74:	f7ff fe16 	bl	8004aa4 <pvPortMalloc>
 8004e78:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d003      	beq.n	8004e88 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004e80:	69fb      	ldr	r3, [r7, #28]
 8004e82:	697a      	ldr	r2, [r7, #20]
 8004e84:	631a      	str	r2, [r3, #48]	; 0x30
 8004e86:	e005      	b.n	8004e94 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004e88:	6978      	ldr	r0, [r7, #20]
 8004e8a:	f7ff fecd 	bl	8004c28 <vPortFree>
 8004e8e:	e001      	b.n	8004e94 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004e90:	2300      	movs	r3, #0
 8004e92:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004e94:	69fb      	ldr	r3, [r7, #28]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d013      	beq.n	8004ec2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004e9a:	88fa      	ldrh	r2, [r7, #6]
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	9303      	str	r3, [sp, #12]
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	9302      	str	r3, [sp, #8]
 8004ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea6:	9301      	str	r3, [sp, #4]
 8004ea8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eaa:	9300      	str	r3, [sp, #0]
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	68b9      	ldr	r1, [r7, #8]
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f000 f80e 	bl	8004ed2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004eb6:	69f8      	ldr	r0, [r7, #28]
 8004eb8:	f000 f88a 	bl	8004fd0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	61bb      	str	r3, [r7, #24]
 8004ec0:	e002      	b.n	8004ec8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004ec2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ec6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004ec8:	69bb      	ldr	r3, [r7, #24]
	}
 8004eca:	4618      	mov	r0, r3
 8004ecc:	3720      	adds	r7, #32
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	bd80      	pop	{r7, pc}

08004ed2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8004ed2:	b580      	push	{r7, lr}
 8004ed4:	b088      	sub	sp, #32
 8004ed6:	af00      	add	r7, sp, #0
 8004ed8:	60f8      	str	r0, [r7, #12]
 8004eda:	60b9      	str	r1, [r7, #8]
 8004edc:	607a      	str	r2, [r7, #4]
 8004ede:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004eea:	3b01      	subs	r3, #1
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	4413      	add	r3, r2
 8004ef0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	f023 0307 	bic.w	r3, r3, #7
 8004ef8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	f003 0307 	and.w	r3, r3, #7
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d009      	beq.n	8004f18 <prvInitialiseNewTask+0x46>
 8004f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f08:	f383 8811 	msr	BASEPRI, r3
 8004f0c:	f3bf 8f6f 	isb	sy
 8004f10:	f3bf 8f4f 	dsb	sy
 8004f14:	617b      	str	r3, [r7, #20]
 8004f16:	e7fe      	b.n	8004f16 <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f18:	2300      	movs	r3, #0
 8004f1a:	61fb      	str	r3, [r7, #28]
 8004f1c:	e012      	b.n	8004f44 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	4413      	add	r3, r2
 8004f24:	7819      	ldrb	r1, [r3, #0]
 8004f26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	4413      	add	r3, r2
 8004f2c:	3334      	adds	r3, #52	; 0x34
 8004f2e:	460a      	mov	r2, r1
 8004f30:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004f32:	68ba      	ldr	r2, [r7, #8]
 8004f34:	69fb      	ldr	r3, [r7, #28]
 8004f36:	4413      	add	r3, r2
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d006      	beq.n	8004f4c <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	3301      	adds	r3, #1
 8004f42:	61fb      	str	r3, [r7, #28]
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	2b0f      	cmp	r3, #15
 8004f48:	d9e9      	bls.n	8004f1e <prvInitialiseNewTask+0x4c>
 8004f4a:	e000      	b.n	8004f4e <prvInitialiseNewTask+0x7c>
		{
			break;
 8004f4c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004f4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f50:	2200      	movs	r2, #0
 8004f52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004f56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f58:	2b06      	cmp	r3, #6
 8004f5a:	d901      	bls.n	8004f60 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004f5c:	2306      	movs	r3, #6
 8004f5e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f64:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f6a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f6e:	2200      	movs	r2, #0
 8004f70:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004f72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f74:	3304      	adds	r3, #4
 8004f76:	4618      	mov	r0, r3
 8004f78:	f7ff fb2b 	bl	80045d2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f7e:	3318      	adds	r3, #24
 8004f80:	4618      	mov	r0, r3
 8004f82:	f7ff fb26 	bl	80045d2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004f86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f8a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f8e:	f1c3 0207 	rsb	r2, r3, #7
 8004f92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f94:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004f9a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004f9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004faa:	683a      	ldr	r2, [r7, #0]
 8004fac:	68f9      	ldr	r1, [r7, #12]
 8004fae:	69b8      	ldr	r0, [r7, #24]
 8004fb0:	f7ff fba4 	bl	80046fc <pxPortInitialiseStack>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb8:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d002      	beq.n	8004fc6 <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004fc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004fc6:	bf00      	nop
 8004fc8:	3720      	adds	r7, #32
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}
	...

08004fd0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b082      	sub	sp, #8
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004fd8:	f7ff fc92 	bl	8004900 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004fdc:	4b2a      	ldr	r3, [pc, #168]	; (8005088 <prvAddNewTaskToReadyList+0xb8>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	3301      	adds	r3, #1
 8004fe2:	4a29      	ldr	r2, [pc, #164]	; (8005088 <prvAddNewTaskToReadyList+0xb8>)
 8004fe4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004fe6:	4b29      	ldr	r3, [pc, #164]	; (800508c <prvAddNewTaskToReadyList+0xbc>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d109      	bne.n	8005002 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004fee:	4a27      	ldr	r2, [pc, #156]	; (800508c <prvAddNewTaskToReadyList+0xbc>)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004ff4:	4b24      	ldr	r3, [pc, #144]	; (8005088 <prvAddNewTaskToReadyList+0xb8>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2b01      	cmp	r3, #1
 8004ffa:	d110      	bne.n	800501e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ffc:	f000 faa4 	bl	8005548 <prvInitialiseTaskLists>
 8005000:	e00d      	b.n	800501e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005002:	4b23      	ldr	r3, [pc, #140]	; (8005090 <prvAddNewTaskToReadyList+0xc0>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d109      	bne.n	800501e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800500a:	4b20      	ldr	r3, [pc, #128]	; (800508c <prvAddNewTaskToReadyList+0xbc>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005014:	429a      	cmp	r2, r3
 8005016:	d802      	bhi.n	800501e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005018:	4a1c      	ldr	r2, [pc, #112]	; (800508c <prvAddNewTaskToReadyList+0xbc>)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800501e:	4b1d      	ldr	r3, [pc, #116]	; (8005094 <prvAddNewTaskToReadyList+0xc4>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	3301      	adds	r3, #1
 8005024:	4a1b      	ldr	r2, [pc, #108]	; (8005094 <prvAddNewTaskToReadyList+0xc4>)
 8005026:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502c:	2201      	movs	r2, #1
 800502e:	409a      	lsls	r2, r3
 8005030:	4b19      	ldr	r3, [pc, #100]	; (8005098 <prvAddNewTaskToReadyList+0xc8>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	4313      	orrs	r3, r2
 8005036:	4a18      	ldr	r2, [pc, #96]	; (8005098 <prvAddNewTaskToReadyList+0xc8>)
 8005038:	6013      	str	r3, [r2, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800503e:	4613      	mov	r3, r2
 8005040:	009b      	lsls	r3, r3, #2
 8005042:	4413      	add	r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4a15      	ldr	r2, [pc, #84]	; (800509c <prvAddNewTaskToReadyList+0xcc>)
 8005048:	441a      	add	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	3304      	adds	r3, #4
 800504e:	4619      	mov	r1, r3
 8005050:	4610      	mov	r0, r2
 8005052:	f7ff facb 	bl	80045ec <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005056:	f7ff fc81 	bl	800495c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800505a:	4b0d      	ldr	r3, [pc, #52]	; (8005090 <prvAddNewTaskToReadyList+0xc0>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d00e      	beq.n	8005080 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005062:	4b0a      	ldr	r3, [pc, #40]	; (800508c <prvAddNewTaskToReadyList+0xbc>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506c:	429a      	cmp	r2, r3
 800506e:	d207      	bcs.n	8005080 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005070:	4b0b      	ldr	r3, [pc, #44]	; (80050a0 <prvAddNewTaskToReadyList+0xd0>)
 8005072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005076:	601a      	str	r2, [r3, #0]
 8005078:	f3bf 8f4f 	dsb	sy
 800507c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005080:	bf00      	nop
 8005082:	3708      	adds	r7, #8
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}
 8005088:	200019b0 	.word	0x200019b0
 800508c:	200018b0 	.word	0x200018b0
 8005090:	200019bc 	.word	0x200019bc
 8005094:	200019cc 	.word	0x200019cc
 8005098:	200019b8 	.word	0x200019b8
 800509c:	200018b4 	.word	0x200018b4
 80050a0:	e000ed04 	.word	0xe000ed04

080050a4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80050ac:	2300      	movs	r3, #0
 80050ae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d016      	beq.n	80050e4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80050b6:	4b13      	ldr	r3, [pc, #76]	; (8005104 <vTaskDelay+0x60>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d009      	beq.n	80050d2 <vTaskDelay+0x2e>
 80050be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c2:	f383 8811 	msr	BASEPRI, r3
 80050c6:	f3bf 8f6f 	isb	sy
 80050ca:	f3bf 8f4f 	dsb	sy
 80050ce:	60bb      	str	r3, [r7, #8]
 80050d0:	e7fe      	b.n	80050d0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80050d2:	f000 f861 	bl	8005198 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80050d6:	2100      	movs	r1, #0
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fae7 	bl	80056ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80050de:	f000 f869 	bl	80051b4 <xTaskResumeAll>
 80050e2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d107      	bne.n	80050fa <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80050ea:	4b07      	ldr	r3, [pc, #28]	; (8005108 <vTaskDelay+0x64>)
 80050ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050f0:	601a      	str	r2, [r3, #0]
 80050f2:	f3bf 8f4f 	dsb	sy
 80050f6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80050fa:	bf00      	nop
 80050fc:	3710      	adds	r7, #16
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}
 8005102:	bf00      	nop
 8005104:	200019d8 	.word	0x200019d8
 8005108:	e000ed04 	.word	0xe000ed04

0800510c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8005112:	4b1b      	ldr	r3, [pc, #108]	; (8005180 <vTaskStartScheduler+0x74>)
 8005114:	9301      	str	r3, [sp, #4]
 8005116:	2300      	movs	r3, #0
 8005118:	9300      	str	r3, [sp, #0]
 800511a:	2300      	movs	r3, #0
 800511c:	2280      	movs	r2, #128	; 0x80
 800511e:	4919      	ldr	r1, [pc, #100]	; (8005184 <vTaskStartScheduler+0x78>)
 8005120:	4819      	ldr	r0, [pc, #100]	; (8005188 <vTaskStartScheduler+0x7c>)
 8005122:	f7ff fe95 	bl	8004e50 <xTaskCreate>
 8005126:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2b01      	cmp	r3, #1
 800512c:	d115      	bne.n	800515a <vTaskStartScheduler+0x4e>
 800512e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005140:	4b12      	ldr	r3, [pc, #72]	; (800518c <vTaskStartScheduler+0x80>)
 8005142:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005146:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005148:	4b11      	ldr	r3, [pc, #68]	; (8005190 <vTaskStartScheduler+0x84>)
 800514a:	2201      	movs	r2, #1
 800514c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800514e:	4b11      	ldr	r3, [pc, #68]	; (8005194 <vTaskStartScheduler+0x88>)
 8005150:	2200      	movs	r2, #0
 8005152:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005154:	f7ff fb48 	bl	80047e8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005158:	e00d      	b.n	8005176 <vTaskStartScheduler+0x6a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005160:	d109      	bne.n	8005176 <vTaskStartScheduler+0x6a>
 8005162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005166:	f383 8811 	msr	BASEPRI, r3
 800516a:	f3bf 8f6f 	isb	sy
 800516e:	f3bf 8f4f 	dsb	sy
 8005172:	607b      	str	r3, [r7, #4]
 8005174:	e7fe      	b.n	8005174 <vTaskStartScheduler+0x68>
}
 8005176:	bf00      	nop
 8005178:	3710      	adds	r7, #16
 800517a:	46bd      	mov	sp, r7
 800517c:	bd80      	pop	{r7, pc}
 800517e:	bf00      	nop
 8005180:	200019d4 	.word	0x200019d4
 8005184:	080067fc 	.word	0x080067fc
 8005188:	08005519 	.word	0x08005519
 800518c:	200019d0 	.word	0x200019d0
 8005190:	200019bc 	.word	0x200019bc
 8005194:	200019b4 	.word	0x200019b4

08005198 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005198:	b480      	push	{r7}
 800519a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800519c:	4b04      	ldr	r3, [pc, #16]	; (80051b0 <vTaskSuspendAll+0x18>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	3301      	adds	r3, #1
 80051a2:	4a03      	ldr	r2, [pc, #12]	; (80051b0 <vTaskSuspendAll+0x18>)
 80051a4:	6013      	str	r3, [r2, #0]
}
 80051a6:	bf00      	nop
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr
 80051b0:	200019d8 	.word	0x200019d8

080051b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80051ba:	2300      	movs	r3, #0
 80051bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80051be:	2300      	movs	r3, #0
 80051c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80051c2:	4b41      	ldr	r3, [pc, #260]	; (80052c8 <xTaskResumeAll+0x114>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d109      	bne.n	80051de <xTaskResumeAll+0x2a>
 80051ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ce:	f383 8811 	msr	BASEPRI, r3
 80051d2:	f3bf 8f6f 	isb	sy
 80051d6:	f3bf 8f4f 	dsb	sy
 80051da:	603b      	str	r3, [r7, #0]
 80051dc:	e7fe      	b.n	80051dc <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80051de:	f7ff fb8f 	bl	8004900 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80051e2:	4b39      	ldr	r3, [pc, #228]	; (80052c8 <xTaskResumeAll+0x114>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3b01      	subs	r3, #1
 80051e8:	4a37      	ldr	r2, [pc, #220]	; (80052c8 <xTaskResumeAll+0x114>)
 80051ea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051ec:	4b36      	ldr	r3, [pc, #216]	; (80052c8 <xTaskResumeAll+0x114>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d161      	bne.n	80052b8 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80051f4:	4b35      	ldr	r3, [pc, #212]	; (80052cc <xTaskResumeAll+0x118>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d05d      	beq.n	80052b8 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80051fc:	e02e      	b.n	800525c <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80051fe:	4b34      	ldr	r3, [pc, #208]	; (80052d0 <xTaskResumeAll+0x11c>)
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	68db      	ldr	r3, [r3, #12]
 8005204:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	3318      	adds	r3, #24
 800520a:	4618      	mov	r0, r3
 800520c:	f7ff fa4b 	bl	80046a6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	3304      	adds	r3, #4
 8005214:	4618      	mov	r0, r3
 8005216:	f7ff fa46 	bl	80046a6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800521e:	2201      	movs	r2, #1
 8005220:	409a      	lsls	r2, r3
 8005222:	4b2c      	ldr	r3, [pc, #176]	; (80052d4 <xTaskResumeAll+0x120>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4313      	orrs	r3, r2
 8005228:	4a2a      	ldr	r2, [pc, #168]	; (80052d4 <xTaskResumeAll+0x120>)
 800522a:	6013      	str	r3, [r2, #0]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005230:	4613      	mov	r3, r2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	4413      	add	r3, r2
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4a27      	ldr	r2, [pc, #156]	; (80052d8 <xTaskResumeAll+0x124>)
 800523a:	441a      	add	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	3304      	adds	r3, #4
 8005240:	4619      	mov	r1, r3
 8005242:	4610      	mov	r0, r2
 8005244:	f7ff f9d2 	bl	80045ec <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800524c:	4b23      	ldr	r3, [pc, #140]	; (80052dc <xTaskResumeAll+0x128>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005252:	429a      	cmp	r2, r3
 8005254:	d302      	bcc.n	800525c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 8005256:	4b22      	ldr	r3, [pc, #136]	; (80052e0 <xTaskResumeAll+0x12c>)
 8005258:	2201      	movs	r2, #1
 800525a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800525c:	4b1c      	ldr	r3, [pc, #112]	; (80052d0 <xTaskResumeAll+0x11c>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d1cc      	bne.n	80051fe <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d001      	beq.n	800526e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800526a:	f000 f9f9 	bl	8005660 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800526e:	4b1d      	ldr	r3, [pc, #116]	; (80052e4 <xTaskResumeAll+0x130>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d010      	beq.n	800529c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800527a:	f000 f837 	bl	80052ec <xTaskIncrementTick>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d002      	beq.n	800528a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8005284:	4b16      	ldr	r3, [pc, #88]	; (80052e0 <xTaskResumeAll+0x12c>)
 8005286:	2201      	movs	r2, #1
 8005288:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	3b01      	subs	r3, #1
 800528e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1f1      	bne.n	800527a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 8005296:	4b13      	ldr	r3, [pc, #76]	; (80052e4 <xTaskResumeAll+0x130>)
 8005298:	2200      	movs	r2, #0
 800529a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800529c:	4b10      	ldr	r3, [pc, #64]	; (80052e0 <xTaskResumeAll+0x12c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d009      	beq.n	80052b8 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80052a4:	2301      	movs	r3, #1
 80052a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80052a8:	4b0f      	ldr	r3, [pc, #60]	; (80052e8 <xTaskResumeAll+0x134>)
 80052aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052ae:	601a      	str	r2, [r3, #0]
 80052b0:	f3bf 8f4f 	dsb	sy
 80052b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80052b8:	f7ff fb50 	bl	800495c <vPortExitCritical>

	return xAlreadyYielded;
 80052bc:	68bb      	ldr	r3, [r7, #8]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	200019d8 	.word	0x200019d8
 80052cc:	200019b0 	.word	0x200019b0
 80052d0:	20001970 	.word	0x20001970
 80052d4:	200019b8 	.word	0x200019b8
 80052d8:	200018b4 	.word	0x200018b4
 80052dc:	200018b0 	.word	0x200018b0
 80052e0:	200019c4 	.word	0x200019c4
 80052e4:	200019c0 	.word	0x200019c0
 80052e8:	e000ed04 	.word	0xe000ed04

080052ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b086      	sub	sp, #24
 80052f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80052f2:	2300      	movs	r3, #0
 80052f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80052f6:	4b50      	ldr	r3, [pc, #320]	; (8005438 <xTaskIncrementTick+0x14c>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	f040 808c 	bne.w	8005418 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8005300:	4b4e      	ldr	r3, [pc, #312]	; (800543c <xTaskIncrementTick+0x150>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	3301      	adds	r3, #1
 8005306:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005308:	4a4c      	ldr	r2, [pc, #304]	; (800543c <xTaskIncrementTick+0x150>)
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d11f      	bne.n	8005354 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005314:	4b4a      	ldr	r3, [pc, #296]	; (8005440 <xTaskIncrementTick+0x154>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d009      	beq.n	8005332 <xTaskIncrementTick+0x46>
 800531e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005322:	f383 8811 	msr	BASEPRI, r3
 8005326:	f3bf 8f6f 	isb	sy
 800532a:	f3bf 8f4f 	dsb	sy
 800532e:	603b      	str	r3, [r7, #0]
 8005330:	e7fe      	b.n	8005330 <xTaskIncrementTick+0x44>
 8005332:	4b43      	ldr	r3, [pc, #268]	; (8005440 <xTaskIncrementTick+0x154>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	60fb      	str	r3, [r7, #12]
 8005338:	4b42      	ldr	r3, [pc, #264]	; (8005444 <xTaskIncrementTick+0x158>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a40      	ldr	r2, [pc, #256]	; (8005440 <xTaskIncrementTick+0x154>)
 800533e:	6013      	str	r3, [r2, #0]
 8005340:	4a40      	ldr	r2, [pc, #256]	; (8005444 <xTaskIncrementTick+0x158>)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6013      	str	r3, [r2, #0]
 8005346:	4b40      	ldr	r3, [pc, #256]	; (8005448 <xTaskIncrementTick+0x15c>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	3301      	adds	r3, #1
 800534c:	4a3e      	ldr	r2, [pc, #248]	; (8005448 <xTaskIncrementTick+0x15c>)
 800534e:	6013      	str	r3, [r2, #0]
 8005350:	f000 f986 	bl	8005660 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005354:	4b3d      	ldr	r3, [pc, #244]	; (800544c <xTaskIncrementTick+0x160>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	693a      	ldr	r2, [r7, #16]
 800535a:	429a      	cmp	r2, r3
 800535c:	d34d      	bcc.n	80053fa <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800535e:	4b38      	ldr	r3, [pc, #224]	; (8005440 <xTaskIncrementTick+0x154>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	2b00      	cmp	r3, #0
 8005366:	d101      	bne.n	800536c <xTaskIncrementTick+0x80>
 8005368:	2301      	movs	r3, #1
 800536a:	e000      	b.n	800536e <xTaskIncrementTick+0x82>
 800536c:	2300      	movs	r3, #0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d004      	beq.n	800537c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005372:	4b36      	ldr	r3, [pc, #216]	; (800544c <xTaskIncrementTick+0x160>)
 8005374:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005378:	601a      	str	r2, [r3, #0]
					break;
 800537a:	e03e      	b.n	80053fa <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800537c:	4b30      	ldr	r3, [pc, #192]	; (8005440 <xTaskIncrementTick+0x154>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800538c:	693a      	ldr	r2, [r7, #16]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	429a      	cmp	r2, r3
 8005392:	d203      	bcs.n	800539c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005394:	4a2d      	ldr	r2, [pc, #180]	; (800544c <xTaskIncrementTick+0x160>)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6013      	str	r3, [r2, #0]
						break;
 800539a:	e02e      	b.n	80053fa <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	3304      	adds	r3, #4
 80053a0:	4618      	mov	r0, r3
 80053a2:	f7ff f980 	bl	80046a6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d004      	beq.n	80053b8 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	3318      	adds	r3, #24
 80053b2:	4618      	mov	r0, r3
 80053b4:	f7ff f977 	bl	80046a6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053bc:	2201      	movs	r2, #1
 80053be:	409a      	lsls	r2, r3
 80053c0:	4b23      	ldr	r3, [pc, #140]	; (8005450 <xTaskIncrementTick+0x164>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	4a22      	ldr	r2, [pc, #136]	; (8005450 <xTaskIncrementTick+0x164>)
 80053c8:	6013      	str	r3, [r2, #0]
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053ce:	4613      	mov	r3, r2
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	4413      	add	r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	4a1f      	ldr	r2, [pc, #124]	; (8005454 <xTaskIncrementTick+0x168>)
 80053d8:	441a      	add	r2, r3
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	3304      	adds	r3, #4
 80053de:	4619      	mov	r1, r3
 80053e0:	4610      	mov	r0, r2
 80053e2:	f7ff f903 	bl	80045ec <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053ea:	4b1b      	ldr	r3, [pc, #108]	; (8005458 <xTaskIncrementTick+0x16c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d3b4      	bcc.n	800535e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80053f4:	2301      	movs	r3, #1
 80053f6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053f8:	e7b1      	b.n	800535e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80053fa:	4b17      	ldr	r3, [pc, #92]	; (8005458 <xTaskIncrementTick+0x16c>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005400:	4914      	ldr	r1, [pc, #80]	; (8005454 <xTaskIncrementTick+0x168>)
 8005402:	4613      	mov	r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	4413      	add	r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	440b      	add	r3, r1
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2b01      	cmp	r3, #1
 8005410:	d907      	bls.n	8005422 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8005412:	2301      	movs	r3, #1
 8005414:	617b      	str	r3, [r7, #20]
 8005416:	e004      	b.n	8005422 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005418:	4b10      	ldr	r3, [pc, #64]	; (800545c <xTaskIncrementTick+0x170>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	3301      	adds	r3, #1
 800541e:	4a0f      	ldr	r2, [pc, #60]	; (800545c <xTaskIncrementTick+0x170>)
 8005420:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005422:	4b0f      	ldr	r3, [pc, #60]	; (8005460 <xTaskIncrementTick+0x174>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800542a:	2301      	movs	r3, #1
 800542c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800542e:	697b      	ldr	r3, [r7, #20]
}
 8005430:	4618      	mov	r0, r3
 8005432:	3718      	adds	r7, #24
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}
 8005438:	200019d8 	.word	0x200019d8
 800543c:	200019b4 	.word	0x200019b4
 8005440:	20001968 	.word	0x20001968
 8005444:	2000196c 	.word	0x2000196c
 8005448:	200019c8 	.word	0x200019c8
 800544c:	200019d0 	.word	0x200019d0
 8005450:	200019b8 	.word	0x200019b8
 8005454:	200018b4 	.word	0x200018b4
 8005458:	200018b0 	.word	0x200018b0
 800545c:	200019c0 	.word	0x200019c0
 8005460:	200019c4 	.word	0x200019c4

08005464 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005464:	b480      	push	{r7}
 8005466:	b087      	sub	sp, #28
 8005468:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800546a:	4b26      	ldr	r3, [pc, #152]	; (8005504 <vTaskSwitchContext+0xa0>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005472:	4b25      	ldr	r3, [pc, #148]	; (8005508 <vTaskSwitchContext+0xa4>)
 8005474:	2201      	movs	r2, #1
 8005476:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005478:	e03e      	b.n	80054f8 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800547a:	4b23      	ldr	r3, [pc, #140]	; (8005508 <vTaskSwitchContext+0xa4>)
 800547c:	2200      	movs	r2, #0
 800547e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005480:	4b22      	ldr	r3, [pc, #136]	; (800550c <vTaskSwitchContext+0xa8>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	fab3 f383 	clz	r3, r3
 800548c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800548e:	7afb      	ldrb	r3, [r7, #11]
 8005490:	f1c3 031f 	rsb	r3, r3, #31
 8005494:	617b      	str	r3, [r7, #20]
 8005496:	491e      	ldr	r1, [pc, #120]	; (8005510 <vTaskSwitchContext+0xac>)
 8005498:	697a      	ldr	r2, [r7, #20]
 800549a:	4613      	mov	r3, r2
 800549c:	009b      	lsls	r3, r3, #2
 800549e:	4413      	add	r3, r2
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	440b      	add	r3, r1
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d109      	bne.n	80054be <vTaskSwitchContext+0x5a>
	__asm volatile
 80054aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ae:	f383 8811 	msr	BASEPRI, r3
 80054b2:	f3bf 8f6f 	isb	sy
 80054b6:	f3bf 8f4f 	dsb	sy
 80054ba:	607b      	str	r3, [r7, #4]
 80054bc:	e7fe      	b.n	80054bc <vTaskSwitchContext+0x58>
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	4613      	mov	r3, r2
 80054c2:	009b      	lsls	r3, r3, #2
 80054c4:	4413      	add	r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	4a11      	ldr	r2, [pc, #68]	; (8005510 <vTaskSwitchContext+0xac>)
 80054ca:	4413      	add	r3, r2
 80054cc:	613b      	str	r3, [r7, #16]
 80054ce:	693b      	ldr	r3, [r7, #16]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	693b      	ldr	r3, [r7, #16]
 80054d6:	605a      	str	r2, [r3, #4]
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	685a      	ldr	r2, [r3, #4]
 80054dc:	693b      	ldr	r3, [r7, #16]
 80054de:	3308      	adds	r3, #8
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d104      	bne.n	80054ee <vTaskSwitchContext+0x8a>
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	685a      	ldr	r2, [r3, #4]
 80054ea:	693b      	ldr	r3, [r7, #16]
 80054ec:	605a      	str	r2, [r3, #4]
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	68db      	ldr	r3, [r3, #12]
 80054f4:	4a07      	ldr	r2, [pc, #28]	; (8005514 <vTaskSwitchContext+0xb0>)
 80054f6:	6013      	str	r3, [r2, #0]
}
 80054f8:	bf00      	nop
 80054fa:	371c      	adds	r7, #28
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr
 8005504:	200019d8 	.word	0x200019d8
 8005508:	200019c4 	.word	0x200019c4
 800550c:	200019b8 	.word	0x200019b8
 8005510:	200018b4 	.word	0x200018b4
 8005514:	200018b0 	.word	0x200018b0

08005518 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005520:	f000 f852 	bl	80055c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005524:	4b06      	ldr	r3, [pc, #24]	; (8005540 <prvIdleTask+0x28>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d9f9      	bls.n	8005520 <prvIdleTask+0x8>
			{
				taskYIELD();
 800552c:	4b05      	ldr	r3, [pc, #20]	; (8005544 <prvIdleTask+0x2c>)
 800552e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005532:	601a      	str	r2, [r3, #0]
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800553c:	e7f0      	b.n	8005520 <prvIdleTask+0x8>
 800553e:	bf00      	nop
 8005540:	200018b4 	.word	0x200018b4
 8005544:	e000ed04 	.word	0xe000ed04

08005548 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800554e:	2300      	movs	r3, #0
 8005550:	607b      	str	r3, [r7, #4]
 8005552:	e00c      	b.n	800556e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	4613      	mov	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4413      	add	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4a12      	ldr	r2, [pc, #72]	; (80055a8 <prvInitialiseTaskLists+0x60>)
 8005560:	4413      	add	r3, r2
 8005562:	4618      	mov	r0, r3
 8005564:	f7ff f815 	bl	8004592 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3301      	adds	r3, #1
 800556c:	607b      	str	r3, [r7, #4]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2b06      	cmp	r3, #6
 8005572:	d9ef      	bls.n	8005554 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005574:	480d      	ldr	r0, [pc, #52]	; (80055ac <prvInitialiseTaskLists+0x64>)
 8005576:	f7ff f80c 	bl	8004592 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800557a:	480d      	ldr	r0, [pc, #52]	; (80055b0 <prvInitialiseTaskLists+0x68>)
 800557c:	f7ff f809 	bl	8004592 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005580:	480c      	ldr	r0, [pc, #48]	; (80055b4 <prvInitialiseTaskLists+0x6c>)
 8005582:	f7ff f806 	bl	8004592 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005586:	480c      	ldr	r0, [pc, #48]	; (80055b8 <prvInitialiseTaskLists+0x70>)
 8005588:	f7ff f803 	bl	8004592 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800558c:	480b      	ldr	r0, [pc, #44]	; (80055bc <prvInitialiseTaskLists+0x74>)
 800558e:	f7ff f800 	bl	8004592 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005592:	4b0b      	ldr	r3, [pc, #44]	; (80055c0 <prvInitialiseTaskLists+0x78>)
 8005594:	4a05      	ldr	r2, [pc, #20]	; (80055ac <prvInitialiseTaskLists+0x64>)
 8005596:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005598:	4b0a      	ldr	r3, [pc, #40]	; (80055c4 <prvInitialiseTaskLists+0x7c>)
 800559a:	4a05      	ldr	r2, [pc, #20]	; (80055b0 <prvInitialiseTaskLists+0x68>)
 800559c:	601a      	str	r2, [r3, #0]
}
 800559e:	bf00      	nop
 80055a0:	3708      	adds	r7, #8
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	200018b4 	.word	0x200018b4
 80055ac:	20001940 	.word	0x20001940
 80055b0:	20001954 	.word	0x20001954
 80055b4:	20001970 	.word	0x20001970
 80055b8:	20001984 	.word	0x20001984
 80055bc:	2000199c 	.word	0x2000199c
 80055c0:	20001968 	.word	0x20001968
 80055c4:	2000196c 	.word	0x2000196c

080055c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b082      	sub	sp, #8
 80055cc:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80055ce:	e028      	b.n	8005622 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 80055d0:	f7ff fde2 	bl	8005198 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80055d4:	4b17      	ldr	r3, [pc, #92]	; (8005634 <prvCheckTasksWaitingTermination+0x6c>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	bf0c      	ite	eq
 80055dc:	2301      	moveq	r3, #1
 80055de:	2300      	movne	r3, #0
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 80055e4:	f7ff fde6 	bl	80051b4 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d119      	bne.n	8005622 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 80055ee:	f7ff f987 	bl	8004900 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80055f2:	4b10      	ldr	r3, [pc, #64]	; (8005634 <prvCheckTasksWaitingTermination+0x6c>)
 80055f4:	68db      	ldr	r3, [r3, #12]
 80055f6:	68db      	ldr	r3, [r3, #12]
 80055f8:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	3304      	adds	r3, #4
 80055fe:	4618      	mov	r0, r3
 8005600:	f7ff f851 	bl	80046a6 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8005604:	4b0c      	ldr	r3, [pc, #48]	; (8005638 <prvCheckTasksWaitingTermination+0x70>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3b01      	subs	r3, #1
 800560a:	4a0b      	ldr	r2, [pc, #44]	; (8005638 <prvCheckTasksWaitingTermination+0x70>)
 800560c:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 800560e:	4b0b      	ldr	r3, [pc, #44]	; (800563c <prvCheckTasksWaitingTermination+0x74>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	3b01      	subs	r3, #1
 8005614:	4a09      	ldr	r2, [pc, #36]	; (800563c <prvCheckTasksWaitingTermination+0x74>)
 8005616:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 8005618:	f7ff f9a0 	bl	800495c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800561c:	6838      	ldr	r0, [r7, #0]
 800561e:	f000 f80f 	bl	8005640 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005622:	4b06      	ldr	r3, [pc, #24]	; (800563c <prvCheckTasksWaitingTermination+0x74>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1d2      	bne.n	80055d0 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800562a:	bf00      	nop
 800562c:	3708      	adds	r7, #8
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	20001984 	.word	0x20001984
 8005638:	200019b0 	.word	0x200019b0
 800563c:	20001998 	.word	0x20001998

08005640 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800564c:	4618      	mov	r0, r3
 800564e:	f7ff faeb 	bl	8004c28 <vPortFree>
			vPortFree( pxTCB );
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f7ff fae8 	bl	8004c28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005658:	bf00      	nop
 800565a:	3708      	adds	r7, #8
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005666:	4b0f      	ldr	r3, [pc, #60]	; (80056a4 <prvResetNextTaskUnblockTime+0x44>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d101      	bne.n	8005674 <prvResetNextTaskUnblockTime+0x14>
 8005670:	2301      	movs	r3, #1
 8005672:	e000      	b.n	8005676 <prvResetNextTaskUnblockTime+0x16>
 8005674:	2300      	movs	r3, #0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d004      	beq.n	8005684 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800567a:	4b0b      	ldr	r3, [pc, #44]	; (80056a8 <prvResetNextTaskUnblockTime+0x48>)
 800567c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005680:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005682:	e008      	b.n	8005696 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005684:	4b07      	ldr	r3, [pc, #28]	; (80056a4 <prvResetNextTaskUnblockTime+0x44>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	68db      	ldr	r3, [r3, #12]
 800568c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	4a05      	ldr	r2, [pc, #20]	; (80056a8 <prvResetNextTaskUnblockTime+0x48>)
 8005694:	6013      	str	r3, [r2, #0]
}
 8005696:	bf00      	nop
 8005698:	370c      	adds	r7, #12
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop
 80056a4:	20001968 	.word	0x20001968
 80056a8:	200019d0 	.word	0x200019d0

080056ac <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80056b6:	4b29      	ldr	r3, [pc, #164]	; (800575c <prvAddCurrentTaskToDelayedList+0xb0>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80056bc:	4b28      	ldr	r3, [pc, #160]	; (8005760 <prvAddCurrentTaskToDelayedList+0xb4>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	3304      	adds	r3, #4
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fe ffef 	bl	80046a6 <uxListRemove>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10b      	bne.n	80056e6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80056ce:	4b24      	ldr	r3, [pc, #144]	; (8005760 <prvAddCurrentTaskToDelayedList+0xb4>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d4:	2201      	movs	r2, #1
 80056d6:	fa02 f303 	lsl.w	r3, r2, r3
 80056da:	43da      	mvns	r2, r3
 80056dc:	4b21      	ldr	r3, [pc, #132]	; (8005764 <prvAddCurrentTaskToDelayedList+0xb8>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4013      	ands	r3, r2
 80056e2:	4a20      	ldr	r2, [pc, #128]	; (8005764 <prvAddCurrentTaskToDelayedList+0xb8>)
 80056e4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056ec:	d10a      	bne.n	8005704 <prvAddCurrentTaskToDelayedList+0x58>
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d007      	beq.n	8005704 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80056f4:	4b1a      	ldr	r3, [pc, #104]	; (8005760 <prvAddCurrentTaskToDelayedList+0xb4>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	3304      	adds	r3, #4
 80056fa:	4619      	mov	r1, r3
 80056fc:	481a      	ldr	r0, [pc, #104]	; (8005768 <prvAddCurrentTaskToDelayedList+0xbc>)
 80056fe:	f7fe ff75 	bl	80045ec <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005702:	e026      	b.n	8005752 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4413      	add	r3, r2
 800570a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800570c:	4b14      	ldr	r3, [pc, #80]	; (8005760 <prvAddCurrentTaskToDelayedList+0xb4>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	68ba      	ldr	r2, [r7, #8]
 8005712:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005714:	68ba      	ldr	r2, [r7, #8]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	429a      	cmp	r2, r3
 800571a:	d209      	bcs.n	8005730 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800571c:	4b13      	ldr	r3, [pc, #76]	; (800576c <prvAddCurrentTaskToDelayedList+0xc0>)
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	4b0f      	ldr	r3, [pc, #60]	; (8005760 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	3304      	adds	r3, #4
 8005726:	4619      	mov	r1, r3
 8005728:	4610      	mov	r0, r2
 800572a:	f7fe ff83 	bl	8004634 <vListInsert>
}
 800572e:	e010      	b.n	8005752 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005730:	4b0f      	ldr	r3, [pc, #60]	; (8005770 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	4b0a      	ldr	r3, [pc, #40]	; (8005760 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	3304      	adds	r3, #4
 800573a:	4619      	mov	r1, r3
 800573c:	4610      	mov	r0, r2
 800573e:	f7fe ff79 	bl	8004634 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005742:	4b0c      	ldr	r3, [pc, #48]	; (8005774 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68ba      	ldr	r2, [r7, #8]
 8005748:	429a      	cmp	r2, r3
 800574a:	d202      	bcs.n	8005752 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800574c:	4a09      	ldr	r2, [pc, #36]	; (8005774 <prvAddCurrentTaskToDelayedList+0xc8>)
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	6013      	str	r3, [r2, #0]
}
 8005752:	bf00      	nop
 8005754:	3710      	adds	r7, #16
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	200019b4 	.word	0x200019b4
 8005760:	200018b0 	.word	0x200018b0
 8005764:	200019b8 	.word	0x200019b8
 8005768:	2000199c 	.word	0x2000199c
 800576c:	2000196c 	.word	0x2000196c
 8005770:	20001968 	.word	0x20001968
 8005774:	200019d0 	.word	0x200019d0

08005778 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005778:	b5b0      	push	{r4, r5, r7, lr}
 800577a:	b0a4      	sub	sp, #144	; 0x90
 800577c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800577e:	f7fa fd2f 	bl	80001e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005782:	f000 f89d 	bl	80058c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005786:	f000 fa01 	bl	8005b8c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800578a:	f000 f9cf 	bl	8005b2c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800578e:	f000 f8f9 	bl	8005984 <MX_ADC1_Init>
  MX_TIM3_Init();
 8005792:	f000 f965 	bl	8005a60 <MX_TIM3_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8005796:	4b3c      	ldr	r3, [pc, #240]	; (8005888 <main+0x110>)
 8005798:	f107 047c 	add.w	r4, r7, #124	; 0x7c
 800579c:	461d      	mov	r5, r3
 800579e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057a2:	682b      	ldr	r3, [r5, #0]
 80057a4:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80057a6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80057aa:	2100      	movs	r1, #0
 80057ac:	4618      	mov	r0, r3
 80057ae:	f7fe feb5 	bl	800451c <osThreadCreate>
 80057b2:	4602      	mov	r2, r0
 80057b4:	4b35      	ldr	r3, [pc, #212]	; (800588c <main+0x114>)
 80057b6:	601a      	str	r2, [r3, #0]

  /* definition and creation of motor0Task */
  osThreadDef(motor0Task, motor0Loop, osPriorityIdle, 0, 128);
 80057b8:	4b35      	ldr	r3, [pc, #212]	; (8005890 <main+0x118>)
 80057ba:	f107 0468 	add.w	r4, r7, #104	; 0x68
 80057be:	461d      	mov	r5, r3
 80057c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057c4:	682b      	ldr	r3, [r5, #0]
 80057c6:	6023      	str	r3, [r4, #0]
  motor0TaskHandle = osThreadCreate(osThread(motor0Task), NULL);
 80057c8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80057cc:	2100      	movs	r1, #0
 80057ce:	4618      	mov	r0, r3
 80057d0:	f7fe fea4 	bl	800451c <osThreadCreate>
 80057d4:	4602      	mov	r2, r0
 80057d6:	4b2f      	ldr	r3, [pc, #188]	; (8005894 <main+0x11c>)
 80057d8:	601a      	str	r2, [r3, #0]

  /* definition and creation of motor1Task */
  osThreadDef(motor1Task, motor1Loop, osPriorityIdle, 0, 128);
 80057da:	4b2f      	ldr	r3, [pc, #188]	; (8005898 <main+0x120>)
 80057dc:	f107 0454 	add.w	r4, r7, #84	; 0x54
 80057e0:	461d      	mov	r5, r3
 80057e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80057e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80057e6:	682b      	ldr	r3, [r5, #0]
 80057e8:	6023      	str	r3, [r4, #0]
  motor1TaskHandle = osThreadCreate(osThread(motor1Task), NULL);
 80057ea:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80057ee:	2100      	movs	r1, #0
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7fe fe93 	bl	800451c <osThreadCreate>
 80057f6:	4602      	mov	r2, r0
 80057f8:	4b28      	ldr	r3, [pc, #160]	; (800589c <main+0x124>)
 80057fa:	601a      	str	r2, [r3, #0]

  /* definition and creation of ADCTask */
  osThreadDef(ADCTask, ADCLoop, osPriorityIdle, 0, 128);
 80057fc:	4b28      	ldr	r3, [pc, #160]	; (80058a0 <main+0x128>)
 80057fe:	f107 0440 	add.w	r4, r7, #64	; 0x40
 8005802:	461d      	mov	r5, r3
 8005804:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005806:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005808:	682b      	ldr	r3, [r5, #0]
 800580a:	6023      	str	r3, [r4, #0]
  ADCTaskHandle = osThreadCreate(osThread(ADCTask), NULL);
 800580c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005810:	2100      	movs	r1, #0
 8005812:	4618      	mov	r0, r3
 8005814:	f7fe fe82 	bl	800451c <osThreadCreate>
 8005818:	4602      	mov	r2, r0
 800581a:	4b22      	ldr	r3, [pc, #136]	; (80058a4 <main+0x12c>)
 800581c:	601a      	str	r2, [r3, #0]

  /* definition and creation of controlTask */
  osThreadDef(controlTask, controlLoop, osPriorityIdle, 0, 128);
 800581e:	4b22      	ldr	r3, [pc, #136]	; (80058a8 <main+0x130>)
 8005820:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 8005824:	461d      	mov	r5, r3
 8005826:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005828:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800582a:	682b      	ldr	r3, [r5, #0]
 800582c:	6023      	str	r3, [r4, #0]
  controlTaskHandle = osThreadCreate(osThread(controlTask), NULL);
 800582e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005832:	2100      	movs	r1, #0
 8005834:	4618      	mov	r0, r3
 8005836:	f7fe fe71 	bl	800451c <osThreadCreate>
 800583a:	4602      	mov	r2, r0
 800583c:	4b1b      	ldr	r3, [pc, #108]	; (80058ac <main+0x134>)
 800583e:	601a      	str	r2, [r3, #0]

  /* definition and creation of backupTask0 */
  osThreadDef(backupTask0, backupLoop0, osPriorityIdle, 0, 128);
 8005840:	4b1b      	ldr	r3, [pc, #108]	; (80058b0 <main+0x138>)
 8005842:	f107 0418 	add.w	r4, r7, #24
 8005846:	461d      	mov	r5, r3
 8005848:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800584a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800584c:	682b      	ldr	r3, [r5, #0]
 800584e:	6023      	str	r3, [r4, #0]
  backupTask0Handle = osThreadCreate(osThread(backupTask0), NULL);
 8005850:	f107 0318 	add.w	r3, r7, #24
 8005854:	2100      	movs	r1, #0
 8005856:	4618      	mov	r0, r3
 8005858:	f7fe fe60 	bl	800451c <osThreadCreate>
 800585c:	4602      	mov	r2, r0
 800585e:	4b15      	ldr	r3, [pc, #84]	; (80058b4 <main+0x13c>)
 8005860:	601a      	str	r2, [r3, #0]

  /* definition and creation of backupTask1 */
  osThreadDef(backupTask1, backupLoop1, osPriorityIdle, 0, 128);
 8005862:	4b15      	ldr	r3, [pc, #84]	; (80058b8 <main+0x140>)
 8005864:	1d3c      	adds	r4, r7, #4
 8005866:	461d      	mov	r5, r3
 8005868:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800586a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800586c:	682b      	ldr	r3, [r5, #0]
 800586e:	6023      	str	r3, [r4, #0]
  backupTask1Handle = osThreadCreate(osThread(backupTask1), NULL);
 8005870:	1d3b      	adds	r3, r7, #4
 8005872:	2100      	movs	r1, #0
 8005874:	4618      	mov	r0, r3
 8005876:	f7fe fe51 	bl	800451c <osThreadCreate>
 800587a:	4602      	mov	r2, r0
 800587c:	4b0f      	ldr	r3, [pc, #60]	; (80058bc <main+0x144>)
 800587e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8005880:	f7fe fe45 	bl	800450e <osKernelStart>
  
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8005884:	e7fe      	b.n	8005884 <main+0x10c>
 8005886:	bf00      	nop
 8005888:	08006810 	.word	0x08006810
 800588c:	200019f0 	.word	0x200019f0
 8005890:	08006830 	.word	0x08006830
 8005894:	20001b08 	.word	0x20001b08
 8005898:	08006850 	.word	0x08006850
 800589c:	200019f4 	.word	0x200019f4
 80058a0:	0800686c 	.word	0x0800686c
 80058a4:	20001a8c 	.word	0x20001a8c
 80058a8:	0800688c 	.word	0x0800688c
 80058ac:	20001a94 	.word	0x20001a94
 80058b0:	080068ac 	.word	0x080068ac
 80058b4:	20001b0c 	.word	0x20001b0c
 80058b8:	080068cc 	.word	0x080068cc
 80058bc:	20001a90 	.word	0x20001a90

080058c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b0a6      	sub	sp, #152	; 0x98
 80058c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80058c6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80058ca:	2228      	movs	r2, #40	; 0x28
 80058cc:	2100      	movs	r1, #0
 80058ce:	4618      	mov	r0, r3
 80058d0:	f000 ff80 	bl	80067d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80058d4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80058d8:	2200      	movs	r2, #0
 80058da:	601a      	str	r2, [r3, #0]
 80058dc:	605a      	str	r2, [r3, #4]
 80058de:	609a      	str	r2, [r3, #8]
 80058e0:	60da      	str	r2, [r3, #12]
 80058e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80058e4:	1d3b      	adds	r3, r7, #4
 80058e6:	2258      	movs	r2, #88	; 0x58
 80058e8:	2100      	movs	r1, #0
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 ff72 	bl	80067d4 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80058f0:	2302      	movs	r3, #2
 80058f2:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80058f4:	2301      	movs	r3, #1
 80058f6:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80058f8:	2310      	movs	r3, #16
 80058fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80058fe:	2302      	movs	r3, #2
 8005900:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005904:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005908:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800590c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8005910:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8005914:	2300      	movs	r3, #0
 8005916:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800591a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800591e:	4618      	mov	r0, r3
 8005920:	f7fb ffc8 	bl	80018b4 <HAL_RCC_OscConfig>
 8005924:	4603      	mov	r3, r0
 8005926:	2b00      	cmp	r3, #0
 8005928:	d001      	beq.n	800592e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800592a:	f000 fc93 	bl	8006254 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800592e:	230f      	movs	r3, #15
 8005930:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005932:	2302      	movs	r3, #2
 8005934:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005936:	2300      	movs	r3, #0
 8005938:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800593a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800593e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005940:	2300      	movs	r3, #0
 8005942:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005944:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8005948:	2102      	movs	r1, #2
 800594a:	4618      	mov	r0, r3
 800594c:	f7fc fea0 	bl	8002690 <HAL_RCC_ClockConfig>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8005956:	f000 fc7d 	bl	8006254 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM34;
 800595a:	4b09      	ldr	r3, [pc, #36]	; (8005980 <SystemClock_Config+0xc0>)
 800595c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800595e:	2300      	movs	r3, #0
 8005960:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 8005962:	2300      	movs	r3, #0
 8005964:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005966:	1d3b      	adds	r3, r7, #4
 8005968:	4618      	mov	r0, r3
 800596a:	f7fd f8f9 	bl	8002b60 <HAL_RCCEx_PeriphCLKConfig>
 800596e:	4603      	mov	r3, r0
 8005970:	2b00      	cmp	r3, #0
 8005972:	d001      	beq.n	8005978 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8005974:	f000 fc6e 	bl	8006254 <Error_Handler>
  }
}
 8005978:	bf00      	nop
 800597a:	3798      	adds	r7, #152	; 0x98
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}
 8005980:	00200002 	.word	0x00200002

08005984 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b08a      	sub	sp, #40	; 0x28
 8005988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800598a:	f107 031c 	add.w	r3, r7, #28
 800598e:	2200      	movs	r2, #0
 8005990:	601a      	str	r2, [r3, #0]
 8005992:	605a      	str	r2, [r3, #4]
 8005994:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8005996:	1d3b      	adds	r3, r7, #4
 8005998:	2200      	movs	r2, #0
 800599a:	601a      	str	r2, [r3, #0]
 800599c:	605a      	str	r2, [r3, #4]
 800599e:	609a      	str	r2, [r3, #8]
 80059a0:	60da      	str	r2, [r3, #12]
 80059a2:	611a      	str	r2, [r3, #16]
 80059a4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 80059a6:	4b2d      	ldr	r3, [pc, #180]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059a8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80059ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80059ae:	4b2b      	ldr	r3, [pc, #172]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059b0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80059b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80059b6:	4b29      	ldr	r3, [pc, #164]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059b8:	2200      	movs	r2, #0
 80059ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80059bc:	4b27      	ldr	r3, [pc, #156]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059be:	2200      	movs	r2, #0
 80059c0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80059c2:	4b26      	ldr	r3, [pc, #152]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059c4:	2200      	movs	r2, #0
 80059c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80059c8:	4b24      	ldr	r3, [pc, #144]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059ca:	2200      	movs	r2, #0
 80059cc:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80059ce:	4b23      	ldr	r3, [pc, #140]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059d0:	2200      	movs	r2, #0
 80059d2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80059d4:	4b21      	ldr	r3, [pc, #132]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059d6:	2201      	movs	r2, #1
 80059d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80059da:	4b20      	ldr	r3, [pc, #128]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059dc:	2200      	movs	r2, #0
 80059de:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80059e0:	4b1e      	ldr	r3, [pc, #120]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059e2:	2201      	movs	r2, #1
 80059e4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80059e6:	4b1d      	ldr	r3, [pc, #116]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80059ec:	4b1b      	ldr	r3, [pc, #108]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059ee:	2204      	movs	r2, #4
 80059f0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80059f2:	4b1a      	ldr	r3, [pc, #104]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059f4:	2200      	movs	r2, #0
 80059f6:	619a      	str	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80059f8:	4b18      	ldr	r3, [pc, #96]	; (8005a5c <MX_ADC1_Init+0xd8>)
 80059fa:	2200      	movs	r2, #0
 80059fc:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80059fe:	4817      	ldr	r0, [pc, #92]	; (8005a5c <MX_ADC1_Init+0xd8>)
 8005a00:	f7fa fc24 	bl	800024c <HAL_ADC_Init>
 8005a04:	4603      	mov	r3, r0
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8005a0a:	f000 fc23 	bl	8006254 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005a12:	f107 031c 	add.w	r3, r7, #28
 8005a16:	4619      	mov	r1, r3
 8005a18:	4810      	ldr	r0, [pc, #64]	; (8005a5c <MX_ADC1_Init+0xd8>)
 8005a1a:	f7fb fb1b 	bl	8001054 <HAL_ADCEx_MultiModeConfigChannel>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d001      	beq.n	8005a28 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 8005a24:	f000 fc16 	bl	8006254 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8005a28:	230e      	movs	r3, #14
 8005a2a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005a30:	2300      	movs	r3, #0
 8005a32:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005a34:	2300      	movs	r3, #0
 8005a36:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005a40:	1d3b      	adds	r3, r7, #4
 8005a42:	4619      	mov	r1, r3
 8005a44:	4805      	ldr	r0, [pc, #20]	; (8005a5c <MX_ADC1_Init+0xd8>)
 8005a46:	f7fb f819 	bl	8000a7c <HAL_ADC_ConfigChannel>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d001      	beq.n	8005a54 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8005a50:	f000 fc00 	bl	8006254 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005a54:	bf00      	nop
 8005a56:	3728      	adds	r7, #40	; 0x28
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}
 8005a5c:	20001a38 	.word	0x20001a38

08005a60 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b08a      	sub	sp, #40	; 0x28
 8005a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005a66:	f107 031c 	add.w	r3, r7, #28
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	601a      	str	r2, [r3, #0]
 8005a6e:	605a      	str	r2, [r3, #4]
 8005a70:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8005a72:	463b      	mov	r3, r7
 8005a74:	2200      	movs	r2, #0
 8005a76:	601a      	str	r2, [r3, #0]
 8005a78:	605a      	str	r2, [r3, #4]
 8005a7a:	609a      	str	r2, [r3, #8]
 8005a7c:	60da      	str	r2, [r3, #12]
 8005a7e:	611a      	str	r2, [r3, #16]
 8005a80:	615a      	str	r2, [r3, #20]
 8005a82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8005a84:	4b27      	ldr	r3, [pc, #156]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005a86:	4a28      	ldr	r2, [pc, #160]	; (8005b28 <MX_TIM3_Init+0xc8>)
 8005a88:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8005a8a:	4b26      	ldr	r3, [pc, #152]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005a90:	4b24      	ldr	r3, [pc, #144]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005a92:	2200      	movs	r2, #0
 8005a94:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8005a96:	4b23      	ldr	r3, [pc, #140]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005a98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005a9c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005a9e:	4b21      	ldr	r3, [pc, #132]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005aa4:	4b1f      	ldr	r3, [pc, #124]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005aa6:	2200      	movs	r2, #0
 8005aa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8005aaa:	481e      	ldr	r0, [pc, #120]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005aac:	f7fd fac4 	bl	8003038 <HAL_TIM_PWM_Init>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d001      	beq.n	8005aba <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8005ab6:	f000 fbcd 	bl	8006254 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005aba:	2300      	movs	r3, #0
 8005abc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005ac2:	f107 031c 	add.w	r3, r7, #28
 8005ac6:	4619      	mov	r1, r3
 8005ac8:	4816      	ldr	r0, [pc, #88]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005aca:	f7fe f827 	bl	8003b1c <HAL_TIMEx_MasterConfigSynchronization>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d001      	beq.n	8005ad8 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8005ad4:	f000 fbbe 	bl	8006254 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ad8:	2360      	movs	r3, #96	; 0x60
 8005ada:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8005adc:	2300      	movs	r3, #0
 8005ade:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8005ae8:	463b      	mov	r3, r7
 8005aea:	2200      	movs	r2, #0
 8005aec:	4619      	mov	r1, r3
 8005aee:	480d      	ldr	r0, [pc, #52]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005af0:	f7fd fefc 	bl	80038ec <HAL_TIM_PWM_ConfigChannel>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8005afa:	f000 fbab 	bl	8006254 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005afe:	463b      	mov	r3, r7
 8005b00:	2204      	movs	r2, #4
 8005b02:	4619      	mov	r1, r3
 8005b04:	4807      	ldr	r0, [pc, #28]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005b06:	f7fd fef1 	bl	80038ec <HAL_TIM_PWM_ConfigChannel>
 8005b0a:	4603      	mov	r3, r0
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d001      	beq.n	8005b14 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8005b10:	f000 fba0 	bl	8006254 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005b14:	4803      	ldr	r0, [pc, #12]	; (8005b24 <MX_TIM3_Init+0xc4>)
 8005b16:	f000 fcd3 	bl	80064c0 <HAL_TIM_MspPostInit>

}
 8005b1a:	bf00      	nop
 8005b1c:	3728      	adds	r7, #40	; 0x28
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bd80      	pop	{r7, pc}
 8005b22:	bf00      	nop
 8005b24:	200019f8 	.word	0x200019f8
 8005b28:	40000400 	.word	0x40000400

08005b2c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005b30:	4b14      	ldr	r3, [pc, #80]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b32:	4a15      	ldr	r2, [pc, #84]	; (8005b88 <MX_USART2_UART_Init+0x5c>)
 8005b34:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8005b36:	4b13      	ldr	r3, [pc, #76]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b38:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8005b3c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005b3e:	4b11      	ldr	r3, [pc, #68]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b40:	2200      	movs	r2, #0
 8005b42:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005b44:	4b0f      	ldr	r3, [pc, #60]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b46:	2200      	movs	r2, #0
 8005b48:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005b4a:	4b0e      	ldr	r3, [pc, #56]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005b50:	4b0c      	ldr	r3, [pc, #48]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b52:	220c      	movs	r2, #12
 8005b54:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005b56:	4b0b      	ldr	r3, [pc, #44]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b58:	2200      	movs	r2, #0
 8005b5a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005b5c:	4b09      	ldr	r3, [pc, #36]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b5e:	2200      	movs	r2, #0
 8005b60:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005b62:	4b08      	ldr	r3, [pc, #32]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b64:	2200      	movs	r2, #0
 8005b66:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005b68:	4b06      	ldr	r3, [pc, #24]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005b6e:	4805      	ldr	r0, [pc, #20]	; (8005b84 <MX_USART2_UART_Init+0x58>)
 8005b70:	f7fe f930 	bl	8003dd4 <HAL_UART_Init>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d001      	beq.n	8005b7e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8005b7a:	f000 fb6b 	bl	8006254 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005b7e:	bf00      	nop
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	20001a98 	.word	0x20001a98
 8005b88:	40004400 	.word	0x40004400

08005b8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b08a      	sub	sp, #40	; 0x28
 8005b90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b92:	f107 0314 	add.w	r3, r7, #20
 8005b96:	2200      	movs	r2, #0
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	605a      	str	r2, [r3, #4]
 8005b9c:	609a      	str	r2, [r3, #8]
 8005b9e:	60da      	str	r2, [r3, #12]
 8005ba0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ba2:	4a4a      	ldr	r2, [pc, #296]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005ba4:	4b49      	ldr	r3, [pc, #292]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005bac:	6153      	str	r3, [r2, #20]
 8005bae:	4b47      	ldr	r3, [pc, #284]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005bb0:	695b      	ldr	r3, [r3, #20]
 8005bb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005bb6:	613b      	str	r3, [r7, #16]
 8005bb8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005bba:	4a44      	ldr	r2, [pc, #272]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005bbc:	4b43      	ldr	r3, [pc, #268]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005bbe:	695b      	ldr	r3, [r3, #20]
 8005bc0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005bc4:	6153      	str	r3, [r2, #20]
 8005bc6:	4b41      	ldr	r3, [pc, #260]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005bc8:	695b      	ldr	r3, [r3, #20]
 8005bca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bce:	60fb      	str	r3, [r7, #12]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005bd2:	4a3e      	ldr	r2, [pc, #248]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005bd4:	4b3d      	ldr	r3, [pc, #244]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005bdc:	6153      	str	r3, [r2, #20]
 8005bde:	4b3b      	ldr	r3, [pc, #236]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005be0:	695b      	ldr	r3, [r3, #20]
 8005be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005be6:	60bb      	str	r3, [r7, #8]
 8005be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005bea:	4a38      	ldr	r2, [pc, #224]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005bec:	4b37      	ldr	r3, [pc, #220]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005bee:	695b      	ldr	r3, [r3, #20]
 8005bf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005bf4:	6153      	str	r3, [r2, #20]
 8005bf6:	4b35      	ldr	r3, [pc, #212]	; (8005ccc <MX_GPIO_Init+0x140>)
 8005bf8:	695b      	ldr	r3, [r3, #20]
 8005bfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bfe:	607b      	str	r3, [r7, #4]
 8005c00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|AIN1_Pin|AIN2_Pin|PWMB_Pin 
 8005c02:	2200      	movs	r2, #0
 8005c04:	f44f 51f9 	mov.w	r1, #7968	; 0x1f20
 8005c08:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c0c:	f7fb fe3a 	bl	8001884 <HAL_GPIO_WritePin>
                          |BN1_Pin|BN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, backupOut1_Pin|backupOut0_Pin|PWMA_Pin, GPIO_PIN_RESET);
 8005c10:	2200      	movs	r2, #0
 8005c12:	f44f 7160 	mov.w	r1, #896	; 0x380
 8005c16:	482e      	ldr	r0, [pc, #184]	; (8005cd0 <MX_GPIO_Init+0x144>)
 8005c18:	f7fb fe34 	bl	8001884 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005c1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005c20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005c22:	4b2c      	ldr	r3, [pc, #176]	; (8005cd4 <MX_GPIO_Init+0x148>)
 8005c24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c26:	2300      	movs	r3, #0
 8005c28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005c2a:	f107 0314 	add.w	r3, r7, #20
 8005c2e:	4619      	mov	r1, r3
 8005c30:	4827      	ldr	r0, [pc, #156]	; (8005cd0 <MX_GPIO_Init+0x144>)
 8005c32:	f7fb fc99 	bl	8001568 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8005c36:	2320      	movs	r3, #32
 8005c38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c42:	2300      	movs	r3, #0
 8005c44:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005c46:	f107 0314 	add.w	r3, r7, #20
 8005c4a:	4619      	mov	r1, r3
 8005c4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005c50:	f7fb fc8a 	bl	8001568 <HAL_GPIO_Init>

  /*Configure GPIO pin : backupIn1_Pin */
  GPIO_InitStruct.Pin = backupIn1_Pin;
 8005c54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005c5e:	2302      	movs	r3, #2
 8005c60:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(backupIn1_GPIO_Port, &GPIO_InitStruct);
 8005c62:	f107 0314 	add.w	r3, r7, #20
 8005c66:	4619      	mov	r1, r3
 8005c68:	481b      	ldr	r0, [pc, #108]	; (8005cd8 <MX_GPIO_Init+0x14c>)
 8005c6a:	f7fb fc7d 	bl	8001568 <HAL_GPIO_Init>

  /*Configure GPIO pin : backupIn0_Pin */
  GPIO_InitStruct.Pin = backupIn0_Pin;
 8005c6e:	2340      	movs	r3, #64	; 0x40
 8005c70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005c72:	2300      	movs	r3, #0
 8005c74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005c76:	2302      	movs	r3, #2
 8005c78:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(backupIn0_GPIO_Port, &GPIO_InitStruct);
 8005c7a:	f107 0314 	add.w	r3, r7, #20
 8005c7e:	4619      	mov	r1, r3
 8005c80:	4813      	ldr	r0, [pc, #76]	; (8005cd0 <MX_GPIO_Init+0x144>)
 8005c82:	f7fb fc71 	bl	8001568 <HAL_GPIO_Init>

  /*Configure GPIO pins : backupOut1_Pin backupOut0_Pin PWMA_Pin */
  GPIO_InitStruct.Pin = backupOut1_Pin|backupOut0_Pin|PWMA_Pin;
 8005c86:	f44f 7360 	mov.w	r3, #896	; 0x380
 8005c8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005c90:	2302      	movs	r3, #2
 8005c92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005c94:	2303      	movs	r3, #3
 8005c96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005c98:	f107 0314 	add.w	r3, r7, #20
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	480c      	ldr	r0, [pc, #48]	; (8005cd0 <MX_GPIO_Init+0x144>)
 8005ca0:	f7fb fc62 	bl	8001568 <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN1_Pin AIN2_Pin PWMB_Pin BN1_Pin 
                           BN2_Pin */
  GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin|PWMB_Pin|BN1_Pin 
 8005ca4:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8005ca8:	617b      	str	r3, [r7, #20]
                          |BN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005caa:	2301      	movs	r3, #1
 8005cac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005cae:	2302      	movs	r3, #2
 8005cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005cb6:	f107 0314 	add.w	r3, r7, #20
 8005cba:	4619      	mov	r1, r3
 8005cbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005cc0:	f7fb fc52 	bl	8001568 <HAL_GPIO_Init>

}
 8005cc4:	bf00      	nop
 8005cc6:	3728      	adds	r7, #40	; 0x28
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}
 8005ccc:	40021000 	.word	0x40021000
 8005cd0:	48000800 	.word	0x48000800
 8005cd4:	10210000 	.word	0x10210000
 8005cd8:	48000400 	.word	0x48000400

08005cdc <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8005ce4:	2001      	movs	r0, #1
 8005ce6:	f7fe fc40 	bl	800456a <osDelay>
 8005cea:	e7fb      	b.n	8005ce4 <StartDefaultTask+0x8>

08005cec <motor0Loop>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor0Loop */
void motor0Loop(void const * argument)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_8,GPIO_PIN_SET);
 8005cf4:	2201      	movs	r2, #1
 8005cf6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005cfa:	481d      	ldr	r0, [pc, #116]	; (8005d70 <motor0Loop+0x84>)
 8005cfc:	f7fb fdc2 	bl	8001884 <HAL_GPIO_WritePin>
  /* USER CODE BEGIN motor0Loop */
  /* Infinite loop */
  for(;;)
  {

	  if(m1State == On){
 8005d00:	4b1c      	ldr	r3, [pc, #112]	; (8005d74 <motor0Loop+0x88>)
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d1fb      	bne.n	8005d00 <motor0Loop+0x14>
			if(m1Speed>MAX_SPEED || m1Speed<0){
 8005d08:	4b1b      	ldr	r3, [pc, #108]	; (8005d78 <motor0Loop+0x8c>)
 8005d0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d0e:	2b14      	cmp	r3, #20
 8005d10:	dc04      	bgt.n	8005d1c <motor0Loop+0x30>
 8005d12:	4b19      	ldr	r3, [pc, #100]	; (8005d78 <motor0Loop+0x8c>)
 8005d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	da09      	bge.n	8005d30 <motor0Loop+0x44>
				HAL_GPIO_WritePin(ERROR_LED_PORT,ERROR_LED_PIN,GPIO_PIN_SET);
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	2120      	movs	r1, #32
 8005d20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d24:	f7fb fdae 	bl	8001884 <HAL_GPIO_WritePin>
				errorMot = true;
 8005d28:	4b14      	ldr	r3, [pc, #80]	; (8005d7c <motor0Loop+0x90>)
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	701a      	strb	r2, [r3, #0]
 8005d2e:	e01d      	b.n	8005d6c <motor0Loop+0x80>
			}
			else{
				HAL_GPIO_WritePin(PWMA_PORT,PWMA_PIN,GPIO_PIN_SET);
 8005d30:	2201      	movs	r2, #1
 8005d32:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005d36:	480e      	ldr	r0, [pc, #56]	; (8005d70 <motor0Loop+0x84>)
 8005d38:	f7fb fda4 	bl	8001884 <HAL_GPIO_WritePin>
				setCorrectDirM1();
 8005d3c:	f000 fa92 	bl	8006264 <setCorrectDirM1>
				osDelay(m1Speed);
 8005d40:	4b0d      	ldr	r3, [pc, #52]	; (8005d78 <motor0Loop+0x8c>)
 8005d42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f7fe fc0f 	bl	800456a <osDelay>
				resetDirM1();
 8005d4c:	f000 fab2 	bl	80062b4 <resetDirM1>
				HAL_GPIO_WritePin(PWMA_PORT,PWMA_PIN,GPIO_PIN_RESET);
 8005d50:	2200      	movs	r2, #0
 8005d52:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005d56:	4806      	ldr	r0, [pc, #24]	; (8005d70 <motor0Loop+0x84>)
 8005d58:	f7fb fd94 	bl	8001884 <HAL_GPIO_WritePin>
				osDelay(MAX_SPEED-m1Speed);
 8005d5c:	4b06      	ldr	r3, [pc, #24]	; (8005d78 <motor0Loop+0x8c>)
 8005d5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d62:	f1c3 0314 	rsb	r3, r3, #20
 8005d66:	4618      	mov	r0, r3
 8005d68:	f7fe fbff 	bl	800456a <osDelay>
	  if(m1State == On){
 8005d6c:	e7c8      	b.n	8005d00 <motor0Loop+0x14>
 8005d6e:	bf00      	nop
 8005d70:	48000800 	.word	0x48000800
 8005d74:	20000008 	.word	0x20000008
 8005d78:	2000000a 	.word	0x2000000a
 8005d7c:	200019de 	.word	0x200019de

08005d80 <motor1Loop>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor1Loop */
void motor1Loop(void const * argument)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b082      	sub	sp, #8
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor1Loop */
  /* Infinite loop */
  for(;;)
  {
	  if(m2State == On){
 8005d88:	4b1c      	ldr	r3, [pc, #112]	; (8005dfc <motor1Loop+0x7c>)
 8005d8a:	781b      	ldrb	r3, [r3, #0]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d1fb      	bne.n	8005d88 <motor1Loop+0x8>
		  if(m2Speed>MAX_SPEED || m2Speed<0){
 8005d90:	4b1b      	ldr	r3, [pc, #108]	; (8005e00 <motor1Loop+0x80>)
 8005d92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d96:	2b14      	cmp	r3, #20
 8005d98:	dc04      	bgt.n	8005da4 <motor1Loop+0x24>
 8005d9a:	4b19      	ldr	r3, [pc, #100]	; (8005e00 <motor1Loop+0x80>)
 8005d9c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	da09      	bge.n	8005db8 <motor1Loop+0x38>
			  HAL_GPIO_WritePin(ERROR_LED_PORT,ERROR_LED_PIN,GPIO_PIN_SET);
 8005da4:	2201      	movs	r2, #1
 8005da6:	2120      	movs	r1, #32
 8005da8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005dac:	f7fb fd6a 	bl	8001884 <HAL_GPIO_WritePin>
			  errorMot = true;
 8005db0:	4b14      	ldr	r3, [pc, #80]	; (8005e04 <motor1Loop+0x84>)
 8005db2:	2201      	movs	r2, #1
 8005db4:	701a      	strb	r2, [r3, #0]
 8005db6:	e01f      	b.n	8005df8 <motor1Loop+0x78>
		  }
		  else{
			  HAL_GPIO_WritePin(PWMB_PORT,PWMB_PIN,GPIO_PIN_SET);
 8005db8:	2201      	movs	r2, #1
 8005dba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005dbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005dc2:	f7fb fd5f 	bl	8001884 <HAL_GPIO_WritePin>
			  setCorrectDirM2();
 8005dc6:	f000 fa87 	bl	80062d8 <setCorrectDirM2>
			  osDelay(m2Speed);
 8005dca:	4b0d      	ldr	r3, [pc, #52]	; (8005e00 <motor1Loop+0x80>)
 8005dcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f7fe fbca 	bl	800456a <osDelay>
			  resetDirM2();
 8005dd6:	f000 faa7 	bl	8006328 <resetDirM2>
			  HAL_GPIO_WritePin(PWMB_PORT,PWMB_PIN,GPIO_PIN_RESET);
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005de0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005de4:	f7fb fd4e 	bl	8001884 <HAL_GPIO_WritePin>
			  osDelay(MAX_SPEED-m2Speed);
 8005de8:	4b05      	ldr	r3, [pc, #20]	; (8005e00 <motor1Loop+0x80>)
 8005dea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005dee:	f1c3 0314 	rsb	r3, r3, #20
 8005df2:	4618      	mov	r0, r3
 8005df4:	f7fe fbb9 	bl	800456a <osDelay>
	  if(m2State == On){
 8005df8:	e7c6      	b.n	8005d88 <motor1Loop+0x8>
 8005dfa:	bf00      	nop
 8005dfc:	20000009 	.word	0x20000009
 8005e00:	2000000c 	.word	0x2000000c
 8005e04:	200019de 	.word	0x200019de

08005e08 <ADCLoop>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ADCLoop */
void ADCLoop(void const * argument)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
	volatile uint16_t adcl1 = adc1, adcl2 = adc2, adcl3 = adc3, adcl4 = adc4, adcl5 = adc5;
 8005e10:	4b49      	ldr	r3, [pc, #292]	; (8005f38 <ADCLoop+0x130>)
 8005e12:	881b      	ldrh	r3, [r3, #0]
 8005e14:	82fb      	strh	r3, [r7, #22]
 8005e16:	4b49      	ldr	r3, [pc, #292]	; (8005f3c <ADCLoop+0x134>)
 8005e18:	881b      	ldrh	r3, [r3, #0]
 8005e1a:	82bb      	strh	r3, [r7, #20]
 8005e1c:	4b48      	ldr	r3, [pc, #288]	; (8005f40 <ADCLoop+0x138>)
 8005e1e:	881b      	ldrh	r3, [r3, #0]
 8005e20:	827b      	strh	r3, [r7, #18]
 8005e22:	4b48      	ldr	r3, [pc, #288]	; (8005f44 <ADCLoop+0x13c>)
 8005e24:	881b      	ldrh	r3, [r3, #0]
 8005e26:	823b      	strh	r3, [r7, #16]
 8005e28:	4b47      	ldr	r3, [pc, #284]	; (8005f48 <ADCLoop+0x140>)
 8005e2a:	881b      	ldrh	r3, [r3, #0]
 8005e2c:	81fb      	strh	r3, [r7, #14]

	while (1)
	{
	config(1);
 8005e2e:	2001      	movs	r0, #1
 8005e30:	f000 f890 	bl	8005f54 <config>
	HAL_ADC_Start(&hadc1);
 8005e34:	4845      	ldr	r0, [pc, #276]	; (8005f4c <ADCLoop+0x144>)
 8005e36:	f7fa fc03 	bl	8000640 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100000);
 8005e3a:	4945      	ldr	r1, [pc, #276]	; (8005f50 <ADCLoop+0x148>)
 8005e3c:	4843      	ldr	r0, [pc, #268]	; (8005f4c <ADCLoop+0x144>)
 8005e3e:	f7fa fd15 	bl	800086c <HAL_ADC_PollForConversion>
	adcl5 = HAL_ADC_GetValue(&hadc1);
 8005e42:	4842      	ldr	r0, [pc, #264]	; (8005f4c <ADCLoop+0x144>)
 8005e44:	f7fa fe0c 	bl	8000a60 <HAL_ADC_GetValue>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	b29b      	uxth	r3, r3
 8005e4c:	81fb      	strh	r3, [r7, #14]
	adcl5 = adcl5 / 4;
 8005e4e:	89fb      	ldrh	r3, [r7, #14]
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	089b      	lsrs	r3, r3, #2
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	81fb      	strh	r3, [r7, #14]

	config(6);
 8005e58:	2006      	movs	r0, #6
 8005e5a:	f000 f87b 	bl	8005f54 <config>
	HAL_ADC_Start(&hadc1);
 8005e5e:	483b      	ldr	r0, [pc, #236]	; (8005f4c <ADCLoop+0x144>)
 8005e60:	f7fa fbee 	bl	8000640 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100000);
 8005e64:	493a      	ldr	r1, [pc, #232]	; (8005f50 <ADCLoop+0x148>)
 8005e66:	4839      	ldr	r0, [pc, #228]	; (8005f4c <ADCLoop+0x144>)
 8005e68:	f7fa fd00 	bl	800086c <HAL_ADC_PollForConversion>
	adcl2 = HAL_ADC_GetValue(&hadc1);
 8005e6c:	4837      	ldr	r0, [pc, #220]	; (8005f4c <ADCLoop+0x144>)
 8005e6e:	f7fa fdf7 	bl	8000a60 <HAL_ADC_GetValue>
 8005e72:	4603      	mov	r3, r0
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	82bb      	strh	r3, [r7, #20]
	adcl2 = adcl2 / 4;
 8005e78:	8abb      	ldrh	r3, [r7, #20]
 8005e7a:	b29b      	uxth	r3, r3
 8005e7c:	089b      	lsrs	r3, r3, #2
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	82bb      	strh	r3, [r7, #20]

	config(7);
 8005e82:	2007      	movs	r0, #7
 8005e84:	f000 f866 	bl	8005f54 <config>
	HAL_ADC_Start(&hadc1);
 8005e88:	4830      	ldr	r0, [pc, #192]	; (8005f4c <ADCLoop+0x144>)
 8005e8a:	f7fa fbd9 	bl	8000640 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100000);
 8005e8e:	4930      	ldr	r1, [pc, #192]	; (8005f50 <ADCLoop+0x148>)
 8005e90:	482e      	ldr	r0, [pc, #184]	; (8005f4c <ADCLoop+0x144>)
 8005e92:	f7fa fceb 	bl	800086c <HAL_ADC_PollForConversion>
	adcl1 = HAL_ADC_GetValue(&hadc1);
 8005e96:	482d      	ldr	r0, [pc, #180]	; (8005f4c <ADCLoop+0x144>)
 8005e98:	f7fa fde2 	bl	8000a60 <HAL_ADC_GetValue>
 8005e9c:	4603      	mov	r3, r0
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	82fb      	strh	r3, [r7, #22]
	adcl1 = adcl1 / 4;
 8005ea2:	8afb      	ldrh	r3, [r7, #22]
 8005ea4:	b29b      	uxth	r3, r3
 8005ea6:	089b      	lsrs	r3, r3, #2
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	82fb      	strh	r3, [r7, #22]

	config(8);
 8005eac:	2008      	movs	r0, #8
 8005eae:	f000 f851 	bl	8005f54 <config>
	HAL_ADC_Start(&hadc1);
 8005eb2:	4826      	ldr	r0, [pc, #152]	; (8005f4c <ADCLoop+0x144>)
 8005eb4:	f7fa fbc4 	bl	8000640 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100000);
 8005eb8:	4925      	ldr	r1, [pc, #148]	; (8005f50 <ADCLoop+0x148>)
 8005eba:	4824      	ldr	r0, [pc, #144]	; (8005f4c <ADCLoop+0x144>)
 8005ebc:	f7fa fcd6 	bl	800086c <HAL_ADC_PollForConversion>
	adcl4 = HAL_ADC_GetValue(&hadc1);
 8005ec0:	4822      	ldr	r0, [pc, #136]	; (8005f4c <ADCLoop+0x144>)
 8005ec2:	f7fa fdcd 	bl	8000a60 <HAL_ADC_GetValue>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	823b      	strh	r3, [r7, #16]
	adcl4 = adcl4 / 4;
 8005ecc:	8a3b      	ldrh	r3, [r7, #16]
 8005ece:	b29b      	uxth	r3, r3
 8005ed0:	089b      	lsrs	r3, r3, #2
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	823b      	strh	r3, [r7, #16]

	config(9);
 8005ed6:	2009      	movs	r0, #9
 8005ed8:	f000 f83c 	bl	8005f54 <config>
	HAL_ADC_Start(&hadc1);
 8005edc:	481b      	ldr	r0, [pc, #108]	; (8005f4c <ADCLoop+0x144>)
 8005ede:	f7fa fbaf 	bl	8000640 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100000);
 8005ee2:	491b      	ldr	r1, [pc, #108]	; (8005f50 <ADCLoop+0x148>)
 8005ee4:	4819      	ldr	r0, [pc, #100]	; (8005f4c <ADCLoop+0x144>)
 8005ee6:	f7fa fcc1 	bl	800086c <HAL_ADC_PollForConversion>
	adcl3 = HAL_ADC_GetValue(&hadc1);
 8005eea:	4818      	ldr	r0, [pc, #96]	; (8005f4c <ADCLoop+0x144>)
 8005eec:	f7fa fdb8 	bl	8000a60 <HAL_ADC_GetValue>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	827b      	strh	r3, [r7, #18]
	adcl3 = adcl3 / 4;
 8005ef6:	8a7b      	ldrh	r3, [r7, #18]
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	089b      	lsrs	r3, r3, #2
 8005efc:	b29b      	uxth	r3, r3
 8005efe:	827b      	strh	r3, [r7, #18]

	osDelay(2);
 8005f00:	2002      	movs	r0, #2
 8005f02:	f7fe fb32 	bl	800456a <osDelay>

	adc1 = adcl1;
 8005f06:	8afb      	ldrh	r3, [r7, #22]
 8005f08:	b29a      	uxth	r2, r3
 8005f0a:	4b0b      	ldr	r3, [pc, #44]	; (8005f38 <ADCLoop+0x130>)
 8005f0c:	801a      	strh	r2, [r3, #0]
	adc2 = adcl2;
 8005f0e:	8abb      	ldrh	r3, [r7, #20]
 8005f10:	b29a      	uxth	r2, r3
 8005f12:	4b0a      	ldr	r3, [pc, #40]	; (8005f3c <ADCLoop+0x134>)
 8005f14:	801a      	strh	r2, [r3, #0]
	adc3 = adcl3;
 8005f16:	8a7b      	ldrh	r3, [r7, #18]
 8005f18:	b29a      	uxth	r2, r3
 8005f1a:	4b09      	ldr	r3, [pc, #36]	; (8005f40 <ADCLoop+0x138>)
 8005f1c:	801a      	strh	r2, [r3, #0]
	adc4 = adcl4;
 8005f1e:	8a3b      	ldrh	r3, [r7, #16]
 8005f20:	b29a      	uxth	r2, r3
 8005f22:	4b08      	ldr	r3, [pc, #32]	; (8005f44 <ADCLoop+0x13c>)
 8005f24:	801a      	strh	r2, [r3, #0]
	adc5 = adcl5;
 8005f26:	89fb      	ldrh	r3, [r7, #14]
 8005f28:	b29a      	uxth	r2, r3
 8005f2a:	4b07      	ldr	r3, [pc, #28]	; (8005f48 <ADCLoop+0x140>)
 8005f2c:	801a      	strh	r2, [r3, #0]

	osDelay(10);
 8005f2e:	200a      	movs	r0, #10
 8005f30:	f7fe fb1b 	bl	800456a <osDelay>
	{
 8005f34:	e77b      	b.n	8005e2e <ADCLoop+0x26>
 8005f36:	bf00      	nop
 8005f38:	200019e6 	.word	0x200019e6
 8005f3c:	200019e8 	.word	0x200019e8
 8005f40:	200019ee 	.word	0x200019ee
 8005f44:	200019ec 	.word	0x200019ec
 8005f48:	200019e4 	.word	0x200019e4
 8005f4c:	20001a38 	.word	0x20001a38
 8005f50:	000186a0 	.word	0x000186a0

08005f54 <config>:
	}
}

void config(int a) {
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b088      	sub	sp, #32
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
ADC_ChannelConfTypeDef sTmp = {0};
 8005f5c:	f107 0308 	add.w	r3, r7, #8
 8005f60:	2200      	movs	r2, #0
 8005f62:	601a      	str	r2, [r3, #0]
 8005f64:	605a      	str	r2, [r3, #4]
 8005f66:	609a      	str	r2, [r3, #8]
 8005f68:	60da      	str	r2, [r3, #12]
 8005f6a:	611a      	str	r2, [r3, #16]
 8005f6c:	615a      	str	r2, [r3, #20]
switch(a) {
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	3b01      	subs	r3, #1
 8005f72:	2b08      	cmp	r3, #8
 8005f74:	d823      	bhi.n	8005fbe <config+0x6a>
 8005f76:	a201      	add	r2, pc, #4	; (adr r2, 8005f7c <config+0x28>)
 8005f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f7c:	08005fa1 	.word	0x08005fa1
 8005f80:	08005fbf 	.word	0x08005fbf
 8005f84:	08005fbf 	.word	0x08005fbf
 8005f88:	08005fbf 	.word	0x08005fbf
 8005f8c:	08005fbf 	.word	0x08005fbf
 8005f90:	08005fa7 	.word	0x08005fa7
 8005f94:	08005fad 	.word	0x08005fad
 8005f98:	08005fb3 	.word	0x08005fb3
 8005f9c:	08005fb9 	.word	0x08005fb9
case 1:
sTmp.Channel = ADC_CHANNEL_1;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	60bb      	str	r3, [r7, #8]
break;
 8005fa4:	e00d      	b.n	8005fc2 <config+0x6e>
case 6:
sTmp.Channel = ADC_CHANNEL_6;
 8005fa6:	2306      	movs	r3, #6
 8005fa8:	60bb      	str	r3, [r7, #8]
break;
 8005faa:	e00a      	b.n	8005fc2 <config+0x6e>
case 7:
sTmp.Channel = ADC_CHANNEL_7;
 8005fac:	2307      	movs	r3, #7
 8005fae:	60bb      	str	r3, [r7, #8]
break;
 8005fb0:	e007      	b.n	8005fc2 <config+0x6e>
case 8:
sTmp.Channel = ADC_CHANNEL_8;
 8005fb2:	2308      	movs	r3, #8
 8005fb4:	60bb      	str	r3, [r7, #8]
break;
 8005fb6:	e004      	b.n	8005fc2 <config+0x6e>
case 9:
sTmp.Channel = ADC_CHANNEL_9;
 8005fb8:	2309      	movs	r3, #9
 8005fba:	60bb      	str	r3, [r7, #8]
break;
 8005fbc:	e001      	b.n	8005fc2 <config+0x6e>
default:
sTmp.Channel = ADC_CHANNEL_1;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	60bb      	str	r3, [r7, #8]
}
sTmp.Rank = ADC_REGULAR_RANK_1;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	60fb      	str	r3, [r7, #12]
sTmp.SingleDiff = ADC_SINGLE_ENDED;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	617b      	str	r3, [r7, #20]
sTmp.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	613b      	str	r3, [r7, #16]
sTmp.OffsetNumber = ADC_OFFSET_NONE;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	61bb      	str	r3, [r7, #24]
sTmp.Offset = 0;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	61fb      	str	r3, [r7, #28]
if (HAL_ADC_ConfigChannel(&hadc1, &sTmp) != HAL_OK)
 8005fd6:	f107 0308 	add.w	r3, r7, #8
 8005fda:	4619      	mov	r1, r3
 8005fdc:	4805      	ldr	r0, [pc, #20]	; (8005ff4 <config+0xa0>)
 8005fde:	f7fa fd4d 	bl	8000a7c <HAL_ADC_ConfigChannel>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d001      	beq.n	8005fec <config+0x98>
{
Error_Handler();
 8005fe8:	f000 f934 	bl	8006254 <Error_Handler>
}
}
 8005fec:	bf00      	nop
 8005fee:	3720      	adds	r7, #32
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	20001a38 	.word	0x20001a38

08005ff8 <controlLoop>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_controlLoop */
void controlLoop(void const * argument)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b084      	sub	sp, #16
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
	  /* USER CODE BEGIN controlLoop */
		/* Infinite loop */

		m1State = On;
 8006000:	4b44      	ldr	r3, [pc, #272]	; (8006114 <controlLoop+0x11c>)
 8006002:	2200      	movs	r2, #0
 8006004:	701a      	strb	r2, [r3, #0]
		m2State = On;
 8006006:	4b44      	ldr	r3, [pc, #272]	; (8006118 <controlLoop+0x120>)
 8006008:	2200      	movs	r2, #0
 800600a:	701a      	strb	r2, [r3, #0]
		m1Speed = 0;
 800600c:	4b43      	ldr	r3, [pc, #268]	; (800611c <controlLoop+0x124>)
 800600e:	2200      	movs	r2, #0
 8006010:	801a      	strh	r2, [r3, #0]
		m2Speed = 0;
 8006012:	4b43      	ldr	r3, [pc, #268]	; (8006120 <controlLoop+0x128>)
 8006014:	2200      	movs	r2, #0
 8006016:	801a      	strh	r2, [r3, #0]

		for(;;)
		{
		int middle = (0 * adc1 + 1000 * adc2 + 2000 * adc3 + 3000 * adc4 + 4000 * adc5) / (adc1 + adc2 + adc3 + adc4 + adc5);
 8006018:	4b42      	ldr	r3, [pc, #264]	; (8006124 <controlLoop+0x12c>)
 800601a:	881b      	ldrh	r3, [r3, #0]
 800601c:	461a      	mov	r2, r3
 800601e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006022:	fb03 f202 	mul.w	r2, r3, r2
 8006026:	4b40      	ldr	r3, [pc, #256]	; (8006128 <controlLoop+0x130>)
 8006028:	881b      	ldrh	r3, [r3, #0]
 800602a:	4619      	mov	r1, r3
 800602c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8006030:	fb03 f301 	mul.w	r3, r3, r1
 8006034:	441a      	add	r2, r3
 8006036:	4b3d      	ldr	r3, [pc, #244]	; (800612c <controlLoop+0x134>)
 8006038:	881b      	ldrh	r3, [r3, #0]
 800603a:	4619      	mov	r1, r3
 800603c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8006040:	fb03 f301 	mul.w	r3, r3, r1
 8006044:	441a      	add	r2, r3
 8006046:	4b3a      	ldr	r3, [pc, #232]	; (8006130 <controlLoop+0x138>)
 8006048:	881b      	ldrh	r3, [r3, #0]
 800604a:	4619      	mov	r1, r3
 800604c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8006050:	fb03 f301 	mul.w	r3, r3, r1
 8006054:	441a      	add	r2, r3
 8006056:	4b37      	ldr	r3, [pc, #220]	; (8006134 <controlLoop+0x13c>)
 8006058:	881b      	ldrh	r3, [r3, #0]
 800605a:	4619      	mov	r1, r3
 800605c:	4b31      	ldr	r3, [pc, #196]	; (8006124 <controlLoop+0x12c>)
 800605e:	881b      	ldrh	r3, [r3, #0]
 8006060:	440b      	add	r3, r1
 8006062:	4931      	ldr	r1, [pc, #196]	; (8006128 <controlLoop+0x130>)
 8006064:	8809      	ldrh	r1, [r1, #0]
 8006066:	440b      	add	r3, r1
 8006068:	4930      	ldr	r1, [pc, #192]	; (800612c <controlLoop+0x134>)
 800606a:	8809      	ldrh	r1, [r1, #0]
 800606c:	440b      	add	r3, r1
 800606e:	4930      	ldr	r1, [pc, #192]	; (8006130 <controlLoop+0x138>)
 8006070:	8809      	ldrh	r1, [r1, #0]
 8006072:	440b      	add	r3, r1
 8006074:	fb92 f3f3 	sdiv	r3, r2, r3
 8006078:	60fb      	str	r3, [r7, #12]

		int data= (adc1 + adc2 + adc3 + adc4 + adc5) / 5;
 800607a:	4b2e      	ldr	r3, [pc, #184]	; (8006134 <controlLoop+0x13c>)
 800607c:	881b      	ldrh	r3, [r3, #0]
 800607e:	461a      	mov	r2, r3
 8006080:	4b28      	ldr	r3, [pc, #160]	; (8006124 <controlLoop+0x12c>)
 8006082:	881b      	ldrh	r3, [r3, #0]
 8006084:	4413      	add	r3, r2
 8006086:	4a28      	ldr	r2, [pc, #160]	; (8006128 <controlLoop+0x130>)
 8006088:	8812      	ldrh	r2, [r2, #0]
 800608a:	4413      	add	r3, r2
 800608c:	4a27      	ldr	r2, [pc, #156]	; (800612c <controlLoop+0x134>)
 800608e:	8812      	ldrh	r2, [r2, #0]
 8006090:	4413      	add	r3, r2
 8006092:	4a27      	ldr	r2, [pc, #156]	; (8006130 <controlLoop+0x138>)
 8006094:	8812      	ldrh	r2, [r2, #0]
 8006096:	4413      	add	r3, r2
 8006098:	4a27      	ldr	r2, [pc, #156]	; (8006138 <controlLoop+0x140>)
 800609a:	fb82 1203 	smull	r1, r2, r2, r3
 800609e:	1052      	asrs	r2, r2, #1
 80060a0:	17db      	asrs	r3, r3, #31
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	60bb      	str	r3, [r7, #8]


		if ((adc1 + adc2 + adc3 + adc4 + adc5) / 5 >= STOPPER) {
 80060a6:	4b23      	ldr	r3, [pc, #140]	; (8006134 <controlLoop+0x13c>)
 80060a8:	881b      	ldrh	r3, [r3, #0]
 80060aa:	461a      	mov	r2, r3
 80060ac:	4b1d      	ldr	r3, [pc, #116]	; (8006124 <controlLoop+0x12c>)
 80060ae:	881b      	ldrh	r3, [r3, #0]
 80060b0:	4413      	add	r3, r2
 80060b2:	4a1d      	ldr	r2, [pc, #116]	; (8006128 <controlLoop+0x130>)
 80060b4:	8812      	ldrh	r2, [r2, #0]
 80060b6:	4413      	add	r3, r2
 80060b8:	4a1c      	ldr	r2, [pc, #112]	; (800612c <controlLoop+0x134>)
 80060ba:	8812      	ldrh	r2, [r2, #0]
 80060bc:	4413      	add	r3, r2
 80060be:	4a1c      	ldr	r2, [pc, #112]	; (8006130 <controlLoop+0x138>)
 80060c0:	8812      	ldrh	r2, [r2, #0]
 80060c2:	4413      	add	r3, r2
 80060c4:	f241 1293 	movw	r2, #4499	; 0x1193
 80060c8:	4293      	cmp	r3, r2
 80060ca:	dd06      	ble.n	80060da <controlLoop+0xe2>
			m1State = Off;
 80060cc:	4b11      	ldr	r3, [pc, #68]	; (8006114 <controlLoop+0x11c>)
 80060ce:	2201      	movs	r2, #1
 80060d0:	701a      	strb	r2, [r3, #0]
			m2State = Off;
 80060d2:	4b11      	ldr	r3, [pc, #68]	; (8006118 <controlLoop+0x120>)
 80060d4:	2201      	movs	r2, #1
 80060d6:	701a      	strb	r2, [r3, #0]
 80060d8:	e79e      	b.n	8006018 <controlLoop+0x20>

		}
		else{
			m1State = On;
 80060da:	4b0e      	ldr	r3, [pc, #56]	; (8006114 <controlLoop+0x11c>)
 80060dc:	2200      	movs	r2, #0
 80060de:	701a      	strb	r2, [r3, #0]
			m2State = On;
 80060e0:	4b0d      	ldr	r3, [pc, #52]	; (8006118 <controlLoop+0x120>)
 80060e2:	2200      	movs	r2, #0
 80060e4:	701a      	strb	r2, [r3, #0]

			if (middle + CONTROL_HYST > 2000) {
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	3364      	adds	r3, #100	; 0x64
 80060ea:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80060ee:	dd02      	ble.n	80060f6 <controlLoop+0xfe>
				turnLeft();
 80060f0:	f000 f87e 	bl	80061f0 <turnLeft>
 80060f4:	e009      	b.n	800610a <controlLoop+0x112>

			}
				else
					if (middle - CONTROL_HYST < 2000) {
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	3b64      	subs	r3, #100	; 0x64
 80060fa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80060fe:	da02      	bge.n	8006106 <controlLoop+0x10e>
						turnRight();
 8006100:	f000 f87e 	bl	8006200 <turnRight>
 8006104:	e001      	b.n	800610a <controlLoop+0x112>

						}
						else {

							goAhead();
 8006106:	f000 f86b 	bl	80061e0 <goAhead>
							}
			osDelay(50);
 800610a:	2032      	movs	r0, #50	; 0x32
 800610c:	f7fe fa2d 	bl	800456a <osDelay>
		{
 8006110:	e782      	b.n	8006018 <controlLoop+0x20>
 8006112:	bf00      	nop
 8006114:	20000008 	.word	0x20000008
 8006118:	20000009 	.word	0x20000009
 800611c:	2000000a 	.word	0x2000000a
 8006120:	2000000c 	.word	0x2000000c
 8006124:	200019e8 	.word	0x200019e8
 8006128:	200019ee 	.word	0x200019ee
 800612c:	200019ec 	.word	0x200019ec
 8006130:	200019e4 	.word	0x200019e4
 8006134:	200019e6 	.word	0x200019e6
 8006138:	66666667 	.word	0x66666667

0800613c <changeSpeed>:
			}
		}
	  /* USER CODE END controlLoop */
}

void changeSpeed(int leftSpeed, int rightSpeed) {
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
if (leftSpeed > m1Speed) m1Speed++;
 8006146:	4b24      	ldr	r3, [pc, #144]	; (80061d8 <changeSpeed+0x9c>)
 8006148:	f9b3 3000 	ldrsh.w	r3, [r3]
 800614c:	461a      	mov	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	429a      	cmp	r2, r3
 8006152:	da09      	bge.n	8006168 <changeSpeed+0x2c>
 8006154:	4b20      	ldr	r3, [pc, #128]	; (80061d8 <changeSpeed+0x9c>)
 8006156:	f9b3 3000 	ldrsh.w	r3, [r3]
 800615a:	b29b      	uxth	r3, r3
 800615c:	3301      	adds	r3, #1
 800615e:	b29b      	uxth	r3, r3
 8006160:	b21a      	sxth	r2, r3
 8006162:	4b1d      	ldr	r3, [pc, #116]	; (80061d8 <changeSpeed+0x9c>)
 8006164:	801a      	strh	r2, [r3, #0]
 8006166:	e00f      	b.n	8006188 <changeSpeed+0x4c>
else if (leftSpeed < m1Speed) m1Speed--;
 8006168:	4b1b      	ldr	r3, [pc, #108]	; (80061d8 <changeSpeed+0x9c>)
 800616a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800616e:	461a      	mov	r2, r3
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	429a      	cmp	r2, r3
 8006174:	dd08      	ble.n	8006188 <changeSpeed+0x4c>
 8006176:	4b18      	ldr	r3, [pc, #96]	; (80061d8 <changeSpeed+0x9c>)
 8006178:	f9b3 3000 	ldrsh.w	r3, [r3]
 800617c:	b29b      	uxth	r3, r3
 800617e:	3b01      	subs	r3, #1
 8006180:	b29b      	uxth	r3, r3
 8006182:	b21a      	sxth	r2, r3
 8006184:	4b14      	ldr	r3, [pc, #80]	; (80061d8 <changeSpeed+0x9c>)
 8006186:	801a      	strh	r2, [r3, #0]
if (rightSpeed > m2Speed) m2Speed++;
 8006188:	4b14      	ldr	r3, [pc, #80]	; (80061dc <changeSpeed+0xa0>)
 800618a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800618e:	461a      	mov	r2, r3
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	429a      	cmp	r2, r3
 8006194:	da09      	bge.n	80061aa <changeSpeed+0x6e>
 8006196:	4b11      	ldr	r3, [pc, #68]	; (80061dc <changeSpeed+0xa0>)
 8006198:	f9b3 3000 	ldrsh.w	r3, [r3]
 800619c:	b29b      	uxth	r3, r3
 800619e:	3301      	adds	r3, #1
 80061a0:	b29b      	uxth	r3, r3
 80061a2:	b21a      	sxth	r2, r3
 80061a4:	4b0d      	ldr	r3, [pc, #52]	; (80061dc <changeSpeed+0xa0>)
 80061a6:	801a      	strh	r2, [r3, #0]
else if (rightSpeed < m2Speed) m2Speed--;
}
 80061a8:	e00f      	b.n	80061ca <changeSpeed+0x8e>
else if (rightSpeed < m2Speed) m2Speed--;
 80061aa:	4b0c      	ldr	r3, [pc, #48]	; (80061dc <changeSpeed+0xa0>)
 80061ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061b0:	461a      	mov	r2, r3
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	dd08      	ble.n	80061ca <changeSpeed+0x8e>
 80061b8:	4b08      	ldr	r3, [pc, #32]	; (80061dc <changeSpeed+0xa0>)
 80061ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80061be:	b29b      	uxth	r3, r3
 80061c0:	3b01      	subs	r3, #1
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	b21a      	sxth	r2, r3
 80061c6:	4b05      	ldr	r3, [pc, #20]	; (80061dc <changeSpeed+0xa0>)
 80061c8:	801a      	strh	r2, [r3, #0]
}
 80061ca:	bf00      	nop
 80061cc:	370c      	adds	r7, #12
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr
 80061d6:	bf00      	nop
 80061d8:	2000000a 	.word	0x2000000a
 80061dc:	2000000c 	.word	0x2000000c

080061e0 <goAhead>:

void goAhead() {
 80061e0:	b580      	push	{r7, lr}
 80061e2:	af00      	add	r7, sp, #0
changeSpeed(5,5);
 80061e4:	2105      	movs	r1, #5
 80061e6:	2005      	movs	r0, #5
 80061e8:	f7ff ffa8 	bl	800613c <changeSpeed>
}
 80061ec:	bf00      	nop
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <turnLeft>:

void turnLeft() {
 80061f0:	b580      	push	{r7, lr}
 80061f2:	af00      	add	r7, sp, #0
changeSpeed(3, 5);
 80061f4:	2105      	movs	r1, #5
 80061f6:	2003      	movs	r0, #3
 80061f8:	f7ff ffa0 	bl	800613c <changeSpeed>
}
 80061fc:	bf00      	nop
 80061fe:	bd80      	pop	{r7, pc}

08006200 <turnRight>:

void turnRight() {
 8006200:	b580      	push	{r7, lr}
 8006202:	af00      	add	r7, sp, #0
changeSpeed(5, 3);
 8006204:	2103      	movs	r1, #3
 8006206:	2005      	movs	r0, #5
 8006208:	f7ff ff98 	bl	800613c <changeSpeed>
}
 800620c:	bf00      	nop
 800620e:	bd80      	pop	{r7, pc}

08006210 <backupLoop0>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_backupLoop0 */
void backupLoop0(void const * argument)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b082      	sub	sp, #8
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN backupLoop0 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8006218:	2001      	movs	r0, #1
 800621a:	f7fe f9a6 	bl	800456a <osDelay>
 800621e:	e7fb      	b.n	8006218 <backupLoop0+0x8>

08006220 <backupLoop1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_backupLoop1 */
void backupLoop1(void const * argument)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN backupLoop1 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8006228:	2001      	movs	r0, #1
 800622a:	f7fe f99e 	bl	800456a <osDelay>
 800622e:	e7fb      	b.n	8006228 <backupLoop1+0x8>

08006230 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b082      	sub	sp, #8
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a04      	ldr	r2, [pc, #16]	; (8006250 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d101      	bne.n	8006246 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8006242:	f7f9 ffe3 	bl	800020c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8006246:	bf00      	nop
 8006248:	3708      	adds	r7, #8
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	40012c00 	.word	0x40012c00

08006254 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8006254:	b480      	push	{r7}
 8006256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8006258:	bf00      	nop
 800625a:	46bd      	mov	sp, r7
 800625c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006260:	4770      	bx	lr
	...

08006264 <setCorrectDirM1>:
#include "stdbool.h"
#include "main.h"
#include "motors.h"

void setCorrectDirM1(void){
 8006264:	b580      	push	{r7, lr}
 8006266:	af00      	add	r7, sp, #0
	if(m1Dir == Forw){
 8006268:	4b11      	ldr	r3, [pc, #68]	; (80062b0 <setCorrectDirM1+0x4c>)
 800626a:	781b      	ldrb	r3, [r3, #0]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d10e      	bne.n	800628e <setCorrectDirM1+0x2a>
		HAL_GPIO_WritePin(AIN1_PORT,AIN1_PIN,GPIO_PIN_SET);
 8006270:	2201      	movs	r2, #1
 8006272:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006276:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800627a:	f7fb fb03 	bl	8001884 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIN2_PORT,AIN2_PIN,GPIO_PIN_RESET);
 800627e:	2200      	movs	r2, #0
 8006280:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006284:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006288:	f7fb fafc 	bl	8001884 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(AIN1_PORT,AIN1_PIN,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(AIN2_PORT,AIN2_PIN,GPIO_PIN_SET);
	}
}
 800628c:	e00d      	b.n	80062aa <setCorrectDirM1+0x46>
		HAL_GPIO_WritePin(AIN1_PORT,AIN1_PIN,GPIO_PIN_RESET);
 800628e:	2200      	movs	r2, #0
 8006290:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006294:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006298:	f7fb faf4 	bl	8001884 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(AIN2_PORT,AIN2_PIN,GPIO_PIN_SET);
 800629c:	2201      	movs	r2, #1
 800629e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80062a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062a6:	f7fb faed 	bl	8001884 <HAL_GPIO_WritePin>
}
 80062aa:	bf00      	nop
 80062ac:	bd80      	pop	{r7, pc}
 80062ae:	bf00      	nop
 80062b0:	200019dc 	.word	0x200019dc

080062b4 <resetDirM1>:

void resetDirM1(void){
 80062b4:	b580      	push	{r7, lr}
 80062b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AIN1_PORT,AIN1_PIN,GPIO_PIN_RESET);
 80062b8:	2200      	movs	r2, #0
 80062ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80062be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062c2:	f7fb fadf 	bl	8001884 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AIN2_PORT,AIN2_PIN,GPIO_PIN_RESET);
 80062c6:	2200      	movs	r2, #0
 80062c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80062cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062d0:	f7fb fad8 	bl	8001884 <HAL_GPIO_WritePin>
}
 80062d4:	bf00      	nop
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <setCorrectDirM2>:

void setCorrectDirM2(void){
 80062d8:	b580      	push	{r7, lr}
 80062da:	af00      	add	r7, sp, #0
	if(m2Dir == Forw){
 80062dc:	4b11      	ldr	r3, [pc, #68]	; (8006324 <setCorrectDirM2+0x4c>)
 80062de:	781b      	ldrb	r3, [r3, #0]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10e      	bne.n	8006302 <setCorrectDirM2+0x2a>
		HAL_GPIO_WritePin(BIN1_PORT,BIN1_PIN,GPIO_PIN_SET);
 80062e4:	2201      	movs	r2, #1
 80062e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80062ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062ee:	f7fb fac9 	bl	8001884 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BIN2_PORT,BIN2_PIN,GPIO_PIN_RESET);
 80062f2:	2200      	movs	r2, #0
 80062f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80062f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80062fc:	f7fb fac2 	bl	8001884 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(BIN1_PORT,BIN1_PIN,GPIO_PIN_RESET);
		HAL_GPIO_WritePin(BIN2_PORT,BIN2_PIN,GPIO_PIN_SET);
	}
}
 8006300:	e00d      	b.n	800631e <setCorrectDirM2+0x46>
		HAL_GPIO_WritePin(BIN1_PORT,BIN1_PIN,GPIO_PIN_RESET);
 8006302:	2200      	movs	r2, #0
 8006304:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006308:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800630c:	f7fb faba 	bl	8001884 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BIN2_PORT,BIN2_PIN,GPIO_PIN_SET);
 8006310:	2201      	movs	r2, #1
 8006312:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800631a:	f7fb fab3 	bl	8001884 <HAL_GPIO_WritePin>
}
 800631e:	bf00      	nop
 8006320:	bd80      	pop	{r7, pc}
 8006322:	bf00      	nop
 8006324:	200019dd 	.word	0x200019dd

08006328 <resetDirM2>:

void resetDirM2(void){
 8006328:	b580      	push	{r7, lr}
 800632a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BIN1_PORT,BIN1_PIN,GPIO_PIN_RESET);
 800632c:	2200      	movs	r2, #0
 800632e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006332:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006336:	f7fb faa5 	bl	8001884 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BIN2_PORT,BIN2_PIN,GPIO_PIN_RESET);
 800633a:	2200      	movs	r2, #0
 800633c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006340:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006344:	f7fb fa9e 	bl	8001884 <HAL_GPIO_WritePin>
}
 8006348:	bf00      	nop
 800634a:	bd80      	pop	{r7, pc}

0800634c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b082      	sub	sp, #8
 8006350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006352:	4a11      	ldr	r2, [pc, #68]	; (8006398 <HAL_MspInit+0x4c>)
 8006354:	4b10      	ldr	r3, [pc, #64]	; (8006398 <HAL_MspInit+0x4c>)
 8006356:	699b      	ldr	r3, [r3, #24]
 8006358:	f043 0301 	orr.w	r3, r3, #1
 800635c:	6193      	str	r3, [r2, #24]
 800635e:	4b0e      	ldr	r3, [pc, #56]	; (8006398 <HAL_MspInit+0x4c>)
 8006360:	699b      	ldr	r3, [r3, #24]
 8006362:	f003 0301 	and.w	r3, r3, #1
 8006366:	607b      	str	r3, [r7, #4]
 8006368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800636a:	4a0b      	ldr	r2, [pc, #44]	; (8006398 <HAL_MspInit+0x4c>)
 800636c:	4b0a      	ldr	r3, [pc, #40]	; (8006398 <HAL_MspInit+0x4c>)
 800636e:	69db      	ldr	r3, [r3, #28]
 8006370:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006374:	61d3      	str	r3, [r2, #28]
 8006376:	4b08      	ldr	r3, [pc, #32]	; (8006398 <HAL_MspInit+0x4c>)
 8006378:	69db      	ldr	r3, [r3, #28]
 800637a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006382:	2200      	movs	r2, #0
 8006384:	210f      	movs	r1, #15
 8006386:	f06f 0001 	mvn.w	r0, #1
 800638a:	f7fb f8c3 	bl	8001514 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800638e:	bf00      	nop
 8006390:	3708      	adds	r7, #8
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	40021000 	.word	0x40021000

0800639c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b08c      	sub	sp, #48	; 0x30
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063a4:	f107 031c 	add.w	r3, r7, #28
 80063a8:	2200      	movs	r2, #0
 80063aa:	601a      	str	r2, [r3, #0]
 80063ac:	605a      	str	r2, [r3, #4]
 80063ae:	609a      	str	r2, [r3, #8]
 80063b0:	60da      	str	r2, [r3, #12]
 80063b2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80063bc:	d155      	bne.n	800646a <HAL_ADC_MspInit+0xce>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80063be:	4a2d      	ldr	r2, [pc, #180]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 80063c0:	4b2c      	ldr	r3, [pc, #176]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 80063c2:	695b      	ldr	r3, [r3, #20]
 80063c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063c8:	6153      	str	r3, [r2, #20]
 80063ca:	4b2a      	ldr	r3, [pc, #168]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 80063cc:	695b      	ldr	r3, [r3, #20]
 80063ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063d2:	61bb      	str	r3, [r7, #24]
 80063d4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80063d6:	4a27      	ldr	r2, [pc, #156]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 80063d8:	4b26      	ldr	r3, [pc, #152]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 80063da:	695b      	ldr	r3, [r3, #20]
 80063dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80063e0:	6153      	str	r3, [r2, #20]
 80063e2:	4b24      	ldr	r3, [pc, #144]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80063ea:	617b      	str	r3, [r7, #20]
 80063ec:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063ee:	4a21      	ldr	r2, [pc, #132]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 80063f0:	4b20      	ldr	r3, [pc, #128]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 80063f2:	695b      	ldr	r3, [r3, #20]
 80063f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063f8:	6153      	str	r3, [r2, #20]
 80063fa:	4b1e      	ldr	r3, [pc, #120]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 80063fc:	695b      	ldr	r3, [r3, #20]
 80063fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006402:	613b      	str	r3, [r7, #16]
 8006404:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006406:	4a1b      	ldr	r2, [pc, #108]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 8006408:	4b1a      	ldr	r3, [pc, #104]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 800640a:	695b      	ldr	r3, [r3, #20]
 800640c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006410:	6153      	str	r3, [r2, #20]
 8006412:	4b18      	ldr	r3, [pc, #96]	; (8006474 <HAL_ADC_MspInit+0xd8>)
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800641a:	60fb      	str	r3, [r7, #12]
 800641c:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PB11     ------> ADC1_IN14 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800641e:	230f      	movs	r3, #15
 8006420:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006422:	2303      	movs	r3, #3
 8006424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006426:	2300      	movs	r3, #0
 8006428:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800642a:	f107 031c 	add.w	r3, r7, #28
 800642e:	4619      	mov	r1, r3
 8006430:	4811      	ldr	r0, [pc, #68]	; (8006478 <HAL_ADC_MspInit+0xdc>)
 8006432:	f7fb f899 	bl	8001568 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006436:	2301      	movs	r3, #1
 8006438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800643a:	2303      	movs	r3, #3
 800643c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800643e:	2300      	movs	r3, #0
 8006440:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006442:	f107 031c 	add.w	r3, r7, #28
 8006446:	4619      	mov	r1, r3
 8006448:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800644c:	f7fb f88c 	bl	8001568 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006450:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006454:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006456:	2303      	movs	r3, #3
 8006458:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800645a:	2300      	movs	r3, #0
 800645c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800645e:	f107 031c 	add.w	r3, r7, #28
 8006462:	4619      	mov	r1, r3
 8006464:	4805      	ldr	r0, [pc, #20]	; (800647c <HAL_ADC_MspInit+0xe0>)
 8006466:	f7fb f87f 	bl	8001568 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800646a:	bf00      	nop
 800646c:	3730      	adds	r7, #48	; 0x30
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	40021000 	.word	0x40021000
 8006478:	48000800 	.word	0x48000800
 800647c:	48000400 	.word	0x48000400

08006480 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4a0a      	ldr	r2, [pc, #40]	; (80064b8 <HAL_TIM_PWM_MspInit+0x38>)
 800648e:	4293      	cmp	r3, r2
 8006490:	d10b      	bne.n	80064aa <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006492:	4a0a      	ldr	r2, [pc, #40]	; (80064bc <HAL_TIM_PWM_MspInit+0x3c>)
 8006494:	4b09      	ldr	r3, [pc, #36]	; (80064bc <HAL_TIM_PWM_MspInit+0x3c>)
 8006496:	69db      	ldr	r3, [r3, #28]
 8006498:	f043 0302 	orr.w	r3, r3, #2
 800649c:	61d3      	str	r3, [r2, #28]
 800649e:	4b07      	ldr	r3, [pc, #28]	; (80064bc <HAL_TIM_PWM_MspInit+0x3c>)
 80064a0:	69db      	ldr	r3, [r3, #28]
 80064a2:	f003 0302 	and.w	r3, r3, #2
 80064a6:	60fb      	str	r3, [r7, #12]
 80064a8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80064aa:	bf00      	nop
 80064ac:	3714      	adds	r7, #20
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop
 80064b8:	40000400 	.word	0x40000400
 80064bc:	40021000 	.word	0x40021000

080064c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064c8:	f107 030c 	add.w	r3, r7, #12
 80064cc:	2200      	movs	r2, #0
 80064ce:	601a      	str	r2, [r3, #0]
 80064d0:	605a      	str	r2, [r3, #4]
 80064d2:	609a      	str	r2, [r3, #8]
 80064d4:	60da      	str	r2, [r3, #12]
 80064d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a11      	ldr	r2, [pc, #68]	; (8006524 <HAL_TIM_MspPostInit+0x64>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d11c      	bne.n	800651c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80064e2:	4a11      	ldr	r2, [pc, #68]	; (8006528 <HAL_TIM_MspPostInit+0x68>)
 80064e4:	4b10      	ldr	r3, [pc, #64]	; (8006528 <HAL_TIM_MspPostInit+0x68>)
 80064e6:	695b      	ldr	r3, [r3, #20]
 80064e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80064ec:	6153      	str	r3, [r2, #20]
 80064ee:	4b0e      	ldr	r3, [pc, #56]	; (8006528 <HAL_TIM_MspPostInit+0x68>)
 80064f0:	695b      	ldr	r3, [r3, #20]
 80064f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064f6:	60bb      	str	r3, [r7, #8]
 80064f8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80064fa:	2350      	movs	r3, #80	; 0x50
 80064fc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064fe:	2302      	movs	r3, #2
 8006500:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006502:	2300      	movs	r3, #0
 8006504:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006506:	2303      	movs	r3, #3
 8006508:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800650a:	2302      	movs	r3, #2
 800650c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800650e:	f107 030c 	add.w	r3, r7, #12
 8006512:	4619      	mov	r1, r3
 8006514:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006518:	f7fb f826 	bl	8001568 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800651c:	bf00      	nop
 800651e:	3720      	adds	r7, #32
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}
 8006524:	40000400 	.word	0x40000400
 8006528:	40021000 	.word	0x40021000

0800652c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b08a      	sub	sp, #40	; 0x28
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006534:	f107 0314 	add.w	r3, r7, #20
 8006538:	2200      	movs	r2, #0
 800653a:	601a      	str	r2, [r3, #0]
 800653c:	605a      	str	r2, [r3, #4]
 800653e:	609a      	str	r2, [r3, #8]
 8006540:	60da      	str	r2, [r3, #12]
 8006542:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a17      	ldr	r2, [pc, #92]	; (80065a8 <HAL_UART_MspInit+0x7c>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d128      	bne.n	80065a0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800654e:	4a17      	ldr	r2, [pc, #92]	; (80065ac <HAL_UART_MspInit+0x80>)
 8006550:	4b16      	ldr	r3, [pc, #88]	; (80065ac <HAL_UART_MspInit+0x80>)
 8006552:	69db      	ldr	r3, [r3, #28]
 8006554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006558:	61d3      	str	r3, [r2, #28]
 800655a:	4b14      	ldr	r3, [pc, #80]	; (80065ac <HAL_UART_MspInit+0x80>)
 800655c:	69db      	ldr	r3, [r3, #28]
 800655e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006562:	613b      	str	r3, [r7, #16]
 8006564:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006566:	4a11      	ldr	r2, [pc, #68]	; (80065ac <HAL_UART_MspInit+0x80>)
 8006568:	4b10      	ldr	r3, [pc, #64]	; (80065ac <HAL_UART_MspInit+0x80>)
 800656a:	695b      	ldr	r3, [r3, #20]
 800656c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006570:	6153      	str	r3, [r2, #20]
 8006572:	4b0e      	ldr	r3, [pc, #56]	; (80065ac <HAL_UART_MspInit+0x80>)
 8006574:	695b      	ldr	r3, [r3, #20]
 8006576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800657a:	60fb      	str	r3, [r7, #12]
 800657c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800657e:	230c      	movs	r3, #12
 8006580:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006582:	2302      	movs	r3, #2
 8006584:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006586:	2300      	movs	r3, #0
 8006588:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800658a:	2300      	movs	r3, #0
 800658c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800658e:	2307      	movs	r3, #7
 8006590:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006592:	f107 0314 	add.w	r3, r7, #20
 8006596:	4619      	mov	r1, r3
 8006598:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800659c:	f7fa ffe4 	bl	8001568 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80065a0:	bf00      	nop
 80065a2:	3728      	adds	r7, #40	; 0x28
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}
 80065a8:	40004400 	.word	0x40004400
 80065ac:	40021000 	.word	0x40021000

080065b0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b08c      	sub	sp, #48	; 0x30
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80065b8:	2300      	movs	r3, #0
 80065ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80065bc:	2300      	movs	r3, #0
 80065be:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0); 
 80065c0:	2200      	movs	r2, #0
 80065c2:	6879      	ldr	r1, [r7, #4]
 80065c4:	2019      	movs	r0, #25
 80065c6:	f7fa ffa5 	bl	8001514 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); 
 80065ca:	2019      	movs	r0, #25
 80065cc:	f7fa ffbe 	bl	800154c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80065d0:	4a1e      	ldr	r2, [pc, #120]	; (800664c <HAL_InitTick+0x9c>)
 80065d2:	4b1e      	ldr	r3, [pc, #120]	; (800664c <HAL_InitTick+0x9c>)
 80065d4:	699b      	ldr	r3, [r3, #24]
 80065d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80065da:	6193      	str	r3, [r2, #24]
 80065dc:	4b1b      	ldr	r3, [pc, #108]	; (800664c <HAL_InitTick+0x9c>)
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065e4:	60fb      	str	r3, [r7, #12]
 80065e6:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80065e8:	f107 0210 	add.w	r2, r7, #16
 80065ec:	f107 0314 	add.w	r3, r7, #20
 80065f0:	4611      	mov	r1, r2
 80065f2:	4618      	mov	r0, r3
 80065f4:	f7fc fa82 	bl	8002afc <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80065f8:	f7fc fa5e 	bl	8002ab8 <HAL_RCC_GetPCLK2Freq>
 80065fc:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80065fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006600:	4a13      	ldr	r2, [pc, #76]	; (8006650 <HAL_InitTick+0xa0>)
 8006602:	fba2 2303 	umull	r2, r3, r2, r3
 8006606:	0c9b      	lsrs	r3, r3, #18
 8006608:	3b01      	subs	r3, #1
 800660a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800660c:	4b11      	ldr	r3, [pc, #68]	; (8006654 <HAL_InitTick+0xa4>)
 800660e:	4a12      	ldr	r2, [pc, #72]	; (8006658 <HAL_InitTick+0xa8>)
 8006610:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8006612:	4b10      	ldr	r3, [pc, #64]	; (8006654 <HAL_InitTick+0xa4>)
 8006614:	f240 32e7 	movw	r2, #999	; 0x3e7
 8006618:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800661a:	4a0e      	ldr	r2, [pc, #56]	; (8006654 <HAL_InitTick+0xa4>)
 800661c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8006620:	4b0c      	ldr	r3, [pc, #48]	; (8006654 <HAL_InitTick+0xa4>)
 8006622:	2200      	movs	r2, #0
 8006624:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006626:	4b0b      	ldr	r3, [pc, #44]	; (8006654 <HAL_InitTick+0xa4>)
 8006628:	2200      	movs	r2, #0
 800662a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800662c:	4809      	ldr	r0, [pc, #36]	; (8006654 <HAL_InitTick+0xa4>)
 800662e:	f7fc fcb3 	bl	8002f98 <HAL_TIM_Base_Init>
 8006632:	4603      	mov	r3, r0
 8006634:	2b00      	cmp	r3, #0
 8006636:	d104      	bne.n	8006642 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8006638:	4806      	ldr	r0, [pc, #24]	; (8006654 <HAL_InitTick+0xa4>)
 800663a:	f7fc fce2 	bl	8003002 <HAL_TIM_Base_Start_IT>
 800663e:	4603      	mov	r3, r0
 8006640:	e000      	b.n	8006644 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
}
 8006644:	4618      	mov	r0, r3
 8006646:	3730      	adds	r7, #48	; 0x30
 8006648:	46bd      	mov	sp, r7
 800664a:	bd80      	pop	{r7, pc}
 800664c:	40021000 	.word	0x40021000
 8006650:	431bde83 	.word	0x431bde83
 8006654:	20001b10 	.word	0x20001b10
 8006658:	40012c00 	.word	0x40012c00

0800665c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800665c:	b480      	push	{r7}
 800665e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006660:	bf00      	nop
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr

0800666a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800666a:	b480      	push	{r7}
 800666c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800666e:	e7fe      	b.n	800666e <HardFault_Handler+0x4>

08006670 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006670:	b480      	push	{r7}
 8006672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006674:	e7fe      	b.n	8006674 <MemManage_Handler+0x4>

08006676 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006676:	b480      	push	{r7}
 8006678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800667a:	e7fe      	b.n	800667a <BusFault_Handler+0x4>

0800667c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800667c:	b480      	push	{r7}
 800667e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006680:	e7fe      	b.n	8006680 <UsageFault_Handler+0x4>

08006682 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006682:	b480      	push	{r7}
 8006684:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006686:	bf00      	nop
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr

08006690 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006694:	4802      	ldr	r0, [pc, #8]	; (80066a0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8006696:	f7fc fcfa 	bl	800308e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800669a:	bf00      	nop
 800669c:	bd80      	pop	{r7, pc}
 800669e:	bf00      	nop
 80066a0:	20001b10 	.word	0x20001b10

080066a4 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80066a4:	b480      	push	{r7}
 80066a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80066a8:	4a1f      	ldr	r2, [pc, #124]	; (8006728 <SystemInit+0x84>)
 80066aa:	4b1f      	ldr	r3, [pc, #124]	; (8006728 <SystemInit+0x84>)
 80066ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80066b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80066b8:	4a1c      	ldr	r2, [pc, #112]	; (800672c <SystemInit+0x88>)
 80066ba:	4b1c      	ldr	r3, [pc, #112]	; (800672c <SystemInit+0x88>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f043 0301 	orr.w	r3, r3, #1
 80066c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80066c4:	4919      	ldr	r1, [pc, #100]	; (800672c <SystemInit+0x88>)
 80066c6:	4b19      	ldr	r3, [pc, #100]	; (800672c <SystemInit+0x88>)
 80066c8:	685a      	ldr	r2, [r3, #4]
 80066ca:	4b19      	ldr	r3, [pc, #100]	; (8006730 <SystemInit+0x8c>)
 80066cc:	4013      	ands	r3, r2
 80066ce:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80066d0:	4a16      	ldr	r2, [pc, #88]	; (800672c <SystemInit+0x88>)
 80066d2:	4b16      	ldr	r3, [pc, #88]	; (800672c <SystemInit+0x88>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80066da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066de:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80066e0:	4a12      	ldr	r2, [pc, #72]	; (800672c <SystemInit+0x88>)
 80066e2:	4b12      	ldr	r3, [pc, #72]	; (800672c <SystemInit+0x88>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80066ea:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80066ec:	4a0f      	ldr	r2, [pc, #60]	; (800672c <SystemInit+0x88>)
 80066ee:	4b0f      	ldr	r3, [pc, #60]	; (800672c <SystemInit+0x88>)
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80066f6:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80066f8:	4a0c      	ldr	r2, [pc, #48]	; (800672c <SystemInit+0x88>)
 80066fa:	4b0c      	ldr	r3, [pc, #48]	; (800672c <SystemInit+0x88>)
 80066fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066fe:	f023 030f 	bic.w	r3, r3, #15
 8006702:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8006704:	4909      	ldr	r1, [pc, #36]	; (800672c <SystemInit+0x88>)
 8006706:	4b09      	ldr	r3, [pc, #36]	; (800672c <SystemInit+0x88>)
 8006708:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800670a:	4b0a      	ldr	r3, [pc, #40]	; (8006734 <SystemInit+0x90>)
 800670c:	4013      	ands	r3, r2
 800670e:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8006710:	4b06      	ldr	r3, [pc, #24]	; (800672c <SystemInit+0x88>)
 8006712:	2200      	movs	r2, #0
 8006714:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006716:	4b04      	ldr	r3, [pc, #16]	; (8006728 <SystemInit+0x84>)
 8006718:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800671c:	609a      	str	r2, [r3, #8]
#endif
}
 800671e:	bf00      	nop
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr
 8006728:	e000ed00 	.word	0xe000ed00
 800672c:	40021000 	.word	0x40021000
 8006730:	f87fc00c 	.word	0xf87fc00c
 8006734:	ff00fccc 	.word	0xff00fccc

08006738 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006738:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006770 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800673c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800673e:	e003      	b.n	8006748 <LoopCopyDataInit>

08006740 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006740:	4b0c      	ldr	r3, [pc, #48]	; (8006774 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8006742:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006744:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006746:	3104      	adds	r1, #4

08006748 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006748:	480b      	ldr	r0, [pc, #44]	; (8006778 <LoopForever+0xa>)
	ldr	r3, =_edata
 800674a:	4b0c      	ldr	r3, [pc, #48]	; (800677c <LoopForever+0xe>)
	adds	r2, r0, r1
 800674c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800674e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006750:	d3f6      	bcc.n	8006740 <CopyDataInit>
	ldr	r2, =_sbss
 8006752:	4a0b      	ldr	r2, [pc, #44]	; (8006780 <LoopForever+0x12>)
	b	LoopFillZerobss
 8006754:	e002      	b.n	800675c <LoopFillZerobss>

08006756 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006756:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006758:	f842 3b04 	str.w	r3, [r2], #4

0800675c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800675c:	4b09      	ldr	r3, [pc, #36]	; (8006784 <LoopForever+0x16>)
	cmp	r2, r3
 800675e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006760:	d3f9      	bcc.n	8006756 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006762:	f7ff ff9f 	bl	80066a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006766:	f000 f811 	bl	800678c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800676a:	f7ff f805 	bl	8005778 <main>

0800676e <LoopForever>:

LoopForever:
    b LoopForever
 800676e:	e7fe      	b.n	800676e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006770:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8006774:	08006920 	.word	0x08006920
	ldr	r0, =_sdata
 8006778:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800677c:	20000014 	.word	0x20000014
	ldr	r2, =_sbss
 8006780:	20000014 	.word	0x20000014
	ldr	r3, = _ebss
 8006784:	20001b50 	.word	0x20001b50

08006788 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006788:	e7fe      	b.n	8006788 <ADC1_2_IRQHandler>
	...

0800678c <__libc_init_array>:
 800678c:	b570      	push	{r4, r5, r6, lr}
 800678e:	4e0d      	ldr	r6, [pc, #52]	; (80067c4 <__libc_init_array+0x38>)
 8006790:	4c0d      	ldr	r4, [pc, #52]	; (80067c8 <__libc_init_array+0x3c>)
 8006792:	1ba4      	subs	r4, r4, r6
 8006794:	10a4      	asrs	r4, r4, #2
 8006796:	2500      	movs	r5, #0
 8006798:	42a5      	cmp	r5, r4
 800679a:	d109      	bne.n	80067b0 <__libc_init_array+0x24>
 800679c:	4e0b      	ldr	r6, [pc, #44]	; (80067cc <__libc_init_array+0x40>)
 800679e:	4c0c      	ldr	r4, [pc, #48]	; (80067d0 <__libc_init_array+0x44>)
 80067a0:	f000 f820 	bl	80067e4 <_init>
 80067a4:	1ba4      	subs	r4, r4, r6
 80067a6:	10a4      	asrs	r4, r4, #2
 80067a8:	2500      	movs	r5, #0
 80067aa:	42a5      	cmp	r5, r4
 80067ac:	d105      	bne.n	80067ba <__libc_init_array+0x2e>
 80067ae:	bd70      	pop	{r4, r5, r6, pc}
 80067b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80067b4:	4798      	blx	r3
 80067b6:	3501      	adds	r5, #1
 80067b8:	e7ee      	b.n	8006798 <__libc_init_array+0xc>
 80067ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80067be:	4798      	blx	r3
 80067c0:	3501      	adds	r5, #1
 80067c2:	e7f2      	b.n	80067aa <__libc_init_array+0x1e>
 80067c4:	08006918 	.word	0x08006918
 80067c8:	08006918 	.word	0x08006918
 80067cc:	08006918 	.word	0x08006918
 80067d0:	0800691c 	.word	0x0800691c

080067d4 <memset>:
 80067d4:	4402      	add	r2, r0
 80067d6:	4603      	mov	r3, r0
 80067d8:	4293      	cmp	r3, r2
 80067da:	d100      	bne.n	80067de <memset+0xa>
 80067dc:	4770      	bx	lr
 80067de:	f803 1b01 	strb.w	r1, [r3], #1
 80067e2:	e7f9      	b.n	80067d8 <memset+0x4>

080067e4 <_init>:
 80067e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e6:	bf00      	nop
 80067e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ea:	bc08      	pop	{r3}
 80067ec:	469e      	mov	lr, r3
 80067ee:	4770      	bx	lr

080067f0 <_fini>:
 80067f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067f2:	bf00      	nop
 80067f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067f6:	bc08      	pop	{r3}
 80067f8:	469e      	mov	lr, r3
 80067fa:	4770      	bx	lr
