INFO-FLOW: Workspace C:/LSTM_accelerator/hardware_accelerator/solution1 opened at Sat Oct 28 11:42:53 -0400 2023
Execute     ap_set_clock -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       create_platform xczu7ev-ffvc1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
Command       create_platform done; 5.281 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.452 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -trace_level=all 
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=all
Execute     config_cosim -trace_level=all 
Execute     send_msg_by_id INFO @200-1464@%s config_dataflow -default_channel=fifo 
INFO: [HLS 200-1464] Running solution command: config_dataflow -default_channel=fifo
Execute     config_dataflow -default_channel=fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     send_msg_by_id INFO @200-1464@%s config_dataflow -fifo_depth=256 
INFO: [HLS 200-1464] Running solution command: config_dataflow -fifo_depth=256
Execute     config_dataflow -fifo_depth=256 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 256.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     send_msg_by_id INFO @200-1464@%s config_dataflow -scalar_fifo_depth=256 
INFO: [HLS 200-1464] Running solution command: config_dataflow -scalar_fifo_depth=256
Execute     config_dataflow -scalar_fifo_depth=256 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 256.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 256 (for scalar propagation only).
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     send_msg_by_id INFO @200-1464@%s config_dataflow -task_level_fifo_depth=256 
INFO: [HLS 200-1464] Running solution command: config_dataflow -task_level_fifo_depth=256
Execute     config_dataflow -task_level_fifo_depth=256 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 256.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 256 (for scalar propagation only).
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 256 (for task-level FIFOs only).
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 5.578 sec.
Execute   set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
Execute     create_platform xczu7ev-ffvc1156-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.208 sec.
Execute   create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute   config_cosim -trace_level all 
INFO: [HLS 200-1510] Running: config_cosim -trace_level all 
Execute   config_dataflow -default_channel fifo -fifo_depth 256 -scalar_fifo_depth 256 -task_level_fifo_depth 256 
INFO: [HLS 200-1510] Running: config_dataflow -default_channel fifo -fifo_depth 256 -scalar_fifo_depth 256 -task_level_fifo_depth 256 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 256.
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 256 (for scalar propagation only).
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 256 (for task-level FIFOs only).
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute   config_export -flow syn -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -vivado_clock 10 
Execute   source ./hardware_accelerator/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./hardware_accelerator/solution1/directives.tcl
Execute     set_directive_top -name network_top network_top 
INFO: [HLS 200-1510] Running: set_directive_top -name network_top network_top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.040 GB.
Execute       set_directive_top network_top -name=network_top 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'hardware_accelerator/src/LSTM_accelerator.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling hardware_accelerator/src/LSTM_accelerator.cc as C++
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang hardware_accelerator/src/LSTM_accelerator.cc -foptimization-record-file=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.cc.clang.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.cc.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 2.8 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/clang.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc std=gnu++14 -target fpga  -directive=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/.systemc_flag -fix-errors C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 4.631 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc std=gnu++14 -target fpga  -directive=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/all.directive.json -fix-errors C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 5.537 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc.clang-tidy.loop-label.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 9.331 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc.xilinx-dataflow-lawyer.diag.yml C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc.clang.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.pp.0.cc.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 39.237 seconds; current allocated memory: 1.046 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_accelerator.g.bc -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.0.bc > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.123 sec.
Execute       run_link_or_opt -opt -out C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.728 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.752 sec.
Execute       run_link_or_opt -opt -out C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=network_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=network_top -reflow-float-conversion -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.469 sec.
Execute       run_link_or_opt -out C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=network_top 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=network_top -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.727 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=network_top -mllvm -hls-db-dir -mllvm C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=20 -x ir C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_624.000000_DSP_1728.000000_FF_460800.000000_LUT_230400.000000_SLICE_28800.000000_URAM_96.000000 -device-name-info=xczu7ev-ffvc1156-2-e > C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_293_3' (hardware_accelerator/src/LSTM_accelerator.cc:293:23) in function 'network_top' completely with a factor of 32 (hardware_accelerator/src/LSTM_accelerator.cc:170:0)
INFO: [HLS 214-186] Unrolling loop 'load_input_matrix' (hardware_accelerator/src/LSTM_accelerator.cc:283:20) in function 'network_top' completely with a factor of 8 (hardware_accelerator/src/LSTM_accelerator.cc:170:0)
INFO: [HLS 214-186] Unrolling loop 'load_biases2_matrix' (hardware_accelerator/src/LSTM_accelerator.cc:272:22) in function 'network_top' completely with a factor of 32 (hardware_accelerator/src/LSTM_accelerator.cc:170:0)
INFO: [HLS 214-186] Unrolling loop 'load_biases1_matrix' (hardware_accelerator/src/LSTM_accelerator.cc:263:22) in function 'network_top' completely with a factor of 32 (hardware_accelerator/src/LSTM_accelerator.cc:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_2' (hardware_accelerator/src/LSTM_accelerator.cc:253:27) in function 'network_top' completely with a factor of 16 (hardware_accelerator/src/LSTM_accelerator.cc:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_246_1' (hardware_accelerator/src/LSTM_accelerator.cc:246:27) in function 'network_top' completely with a factor of 16 (hardware_accelerator/src/LSTM_accelerator.cc:170:0)
INFO: [HLS 214-186] Unrolling loop 'load_weight_matrix_outer_loop' (hardware_accelerator/src/LSTM_accelerator.cc:239:9) in function 'network_top' completely with a factor of 16 (hardware_accelerator/src/LSTM_accelerator.cc:170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_143_2' (hardware_accelerator/src/LSTM_accelerator.cc:143:20) in function 'LSTM<8ul, 8ul, 8ul>' completely with a factor of 8 (hardware_accelerator/src/LSTM_accelerator.cc:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_1' (hardware_accelerator/src/LSTM_accelerator.cc:129:20) in function 'LSTM<8ul, 8ul, 8ul>' completely with a factor of 32 (hardware_accelerator/src/LSTM_accelerator.cc:116:0)
INFO: [HLS 214-186] Unrolling loop 'generate_loop' (hardware_accelerator/src/LSTM_accelerator.cc:88:1) in function 'matrix_top<16ul, 32ul, 8ul, 8ul, 8ul>' completely with a factor of 8 (hardware_accelerator/src/LSTM_accelerator.cc:79:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_DOT_PRODUCT2' (hardware_accelerator/src/LSTM_accelerator.cc:53:19) in function 'dot_product<8ul, 8ul>' completely with a factor of 8 (hardware_accelerator/src/LSTM_accelerator.cc:40:0)
INFO: [HLS 214-186] Unrolling loop 'LOOP_DOT_PRODUCT1' (hardware_accelerator/src/LSTM_accelerator.cc:50:19) in function 'dot_product<8ul, 8ul>' completely with a factor of 8 (hardware_accelerator/src/LSTM_accelerator.cc:40:0)
INFO: [HLS 214-178] Inlining function 'void matrix_top<16ul, 32ul, 8ul, 8ul, 8ul>(ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [32ul], ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*) (.26.36.58.78)' into 'void LSTM<8ul, 8ul, 8ul>(ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [(4) * (8ul)], ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0> (*) [4], ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*)' (hardware_accelerator/src/LSTM_accelerator.cc:116:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'network_top(params_struct*, ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_int<32>, ap_int<32>)::output2'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (hardware_accelerator/src/LSTM_accelerator.cc:306:8)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'network_top(params_struct*, ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_fixed<12, 2, (ap_q_mode)0, (ap_o_mode)3, 0>*, ap_int<32>, ap_int<32>)::output1'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (hardware_accelerator/src/LSTM_accelerator.cc:304:8)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E7output3': Complete partitioning on dimension 1. (hardware_accelerator/src/LSTM_accelerator.cc:227:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E8weights3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (hardware_accelerator/src/LSTM_accelerator.cc:192:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E11cell_state3': Complete partitioning on dimension 1. (hardware_accelerator/src/LSTM_accelerator.cc:216:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E13hidden_state3': Complete partitioning on dimension 1. (hardware_accelerator/src/LSTM_accelerator.cc:210:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E7output2': Complete partitioning on dimension 1. (hardware_accelerator/src/LSTM_accelerator.cc:225:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E8weights2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (hardware_accelerator/src/LSTM_accelerator.cc:189:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E11cell_state2': Complete partitioning on dimension 1. (hardware_accelerator/src/LSTM_accelerator.cc:214:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E13hidden_state2': Complete partitioning on dimension 1. (hardware_accelerator/src/LSTM_accelerator.cc:208:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E7output1': Complete partitioning on dimension 1. (hardware_accelerator/src/LSTM_accelerator.cc:223:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E8weights1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (hardware_accelerator/src/LSTM_accelerator.cc:186:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E11cell_state1': Complete partitioning on dimension 1. (hardware_accelerator/src/LSTM_accelerator.cc:212:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E13hidden_state1': Complete partitioning on dimension 1. (hardware_accelerator/src/LSTM_accelerator.cc:206:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E12inp_internal': Complete partitioning on dimension 1. (hardware_accelerator/src/LSTM_accelerator.cc:219:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E7biases3': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (hardware_accelerator/src/LSTM_accelerator.cc:202:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E7biases2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (hardware_accelerator/src/LSTM_accelerator.cc:199:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi0EES5_6ap_intILi32EES7_E7biases1': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (hardware_accelerator/src/LSTM_accelerator.cc:196:0)
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 16 in loop 'load_biases3_matrix'(hardware_accelerator/src/LSTM_accelerator.cc:277:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (hardware_accelerator/src/LSTM_accelerator.cc:277:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 31.468 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.048 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top network_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.0.bc -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.531 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.537 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.1.bc -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.827 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.094 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.g.1.bc to C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.o.1.bc -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96) in function 'LSTM<8ul, 8ul, 8ul>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight1_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:242) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight2_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:249) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight3_matrix_inner_loop' (hardware_accelerator/src/LSTM_accelerator.cc:256) in function 'network_top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_biases3_matrix' (hardware_accelerator/src/LSTM_accelerator.cc:277) in function 'network_top' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot_product<8ul, 8ul>.1' (hardware_accelerator/src/LSTM_accelerator.cc:45:18).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'dot_product<8ul, 8ul>' (hardware_accelerator/src/LSTM_accelerator.cc:45:18).
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>.2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 4 for loop 'OUTTER_LOOP_1' (hardware_accelerator/src/LSTM_accelerator.cc:96:11) in function 'LSTM<8ul, 8ul, 8ul>'.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_1' (hardware_accelerator/src/LSTM_accelerator.cc:67) in function 'dot_product<8ul, 8ul>.1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_2' (hardware_accelerator/src/LSTM_accelerator.cc:71) in function 'dot_product<8ul, 8ul>.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_1' (hardware_accelerator/src/LSTM_accelerator.cc:67) in function 'dot_product<8ul, 8ul>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_2' (hardware_accelerator/src/LSTM_accelerator.cc:71) in function 'dot_product<8ul, 8ul>' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'prod1' (hardware_accelerator/src/LSTM_accelerator.cc:45) automatically.
INFO: [XFORM 203-102] Partitioning array 'prod2' (hardware_accelerator/src/LSTM_accelerator.cc:46) automatically.
INFO: [XFORM 203-102] Partitioning array 'prod1' (hardware_accelerator/src/LSTM_accelerator.cc:45) automatically.
INFO: [XFORM 203-102] Partitioning array 'prod2' (hardware_accelerator/src/LSTM_accelerator.cc:46) automatically.
Command         transform done; 6.718 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'dot_product<8ul, 8ul>.1' (hardware_accelerator/src/LSTM_accelerator.cc:52:1)...30 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'dot_product<8ul, 8ul>' (hardware_accelerator/src/LSTM_accelerator.cc:52:29)...30 expression(s) balanced.
Command         transform done; 2.707 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.428 seconds; current allocated memory: 1.165 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.o.2.bc -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 8.63 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 8.631 seconds; current allocated memory: 1.845 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 20.483 sec.
Command     elaborate done; 91.21 sec.
Execute     ap_eval exec zip -j C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.575 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'network_top' ...
Execute       ap_set_top_model network_top 
WARNING: [SYN 201-103] Legalizing function name 'dot_product<8ul, 8ul>' to 'dot_product_8ul_8ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1' to 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153' to 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154' to 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155' to 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156' to 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157' to 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158' to 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159' to 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>' to 'LSTM_8ul_8ul_8ul_s'.
WARNING: [SYN 201-103] Legalizing function name 'dot_product<8ul, 8ul>.1' to 'dot_product_8ul_8ul_1'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1' to 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146' to 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147' to 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148' to 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149' to 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150' to 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151' to 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152' to 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152'.
WARNING: [SYN 201-103] Legalizing function name 'LSTM<8ul, 8ul, 8ul>.2' to 'LSTM_8ul_8ul_8ul_2'.
Command       ap_set_top_model done; 0.125 sec.
Execute       get_model_list network_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model network_top 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>.2 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
Execute       preproc_iomode -model dot_product<8ul, 8ul>.1 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul> 
Execute       preproc_iomode -model hyper_tan 
Execute       preproc_iomode -model sigm 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
Execute       preproc_iomode -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
Execute       preproc_iomode -model dot_product<8ul, 8ul> 
Execute       preproc_iomode -model network_top_Pipeline_load_biases3_matrix 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop45 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop44 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop43 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop42 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop41 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop40 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop39 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop38 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop37 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop36 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop35 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop34 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop33 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop32 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop31 
Execute       preproc_iomode -model network_top_Pipeline_load_weight3_matrix_inner_loop 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop30 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop29 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop28 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop27 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop26 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop25 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop24 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop23 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop22 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop21 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop20 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop19 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop18 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop17 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop16 
Execute       preproc_iomode -model network_top_Pipeline_load_weight2_matrix_inner_loop 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop15 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop14 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop13 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop12 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop11 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop10 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop9 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop8 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop7 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop6 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop5 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop4 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop3 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop2 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop1 
Execute       preproc_iomode -model network_top_Pipeline_load_weight1_matrix_inner_loop 
Execute       get_model_list network_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: network_top_Pipeline_load_weight1_matrix_inner_loop network_top_Pipeline_load_weight1_matrix_inner_loop1 network_top_Pipeline_load_weight1_matrix_inner_loop2 network_top_Pipeline_load_weight1_matrix_inner_loop3 network_top_Pipeline_load_weight1_matrix_inner_loop4 network_top_Pipeline_load_weight1_matrix_inner_loop5 network_top_Pipeline_load_weight1_matrix_inner_loop6 network_top_Pipeline_load_weight1_matrix_inner_loop7 network_top_Pipeline_load_weight1_matrix_inner_loop8 network_top_Pipeline_load_weight1_matrix_inner_loop9 network_top_Pipeline_load_weight1_matrix_inner_loop10 network_top_Pipeline_load_weight1_matrix_inner_loop11 network_top_Pipeline_load_weight1_matrix_inner_loop12 network_top_Pipeline_load_weight1_matrix_inner_loop13 network_top_Pipeline_load_weight1_matrix_inner_loop14 network_top_Pipeline_load_weight1_matrix_inner_loop15 network_top_Pipeline_load_weight2_matrix_inner_loop network_top_Pipeline_load_weight2_matrix_inner_loop16 network_top_Pipeline_load_weight2_matrix_inner_loop17 network_top_Pipeline_load_weight2_matrix_inner_loop18 network_top_Pipeline_load_weight2_matrix_inner_loop19 network_top_Pipeline_load_weight2_matrix_inner_loop20 network_top_Pipeline_load_weight2_matrix_inner_loop21 network_top_Pipeline_load_weight2_matrix_inner_loop22 network_top_Pipeline_load_weight2_matrix_inner_loop23 network_top_Pipeline_load_weight2_matrix_inner_loop24 network_top_Pipeline_load_weight2_matrix_inner_loop25 network_top_Pipeline_load_weight2_matrix_inner_loop26 network_top_Pipeline_load_weight2_matrix_inner_loop27 network_top_Pipeline_load_weight2_matrix_inner_loop28 network_top_Pipeline_load_weight2_matrix_inner_loop29 network_top_Pipeline_load_weight2_matrix_inner_loop30 network_top_Pipeline_load_weight3_matrix_inner_loop network_top_Pipeline_load_weight3_matrix_inner_loop31 network_top_Pipeline_load_weight3_matrix_inner_loop32 network_top_Pipeline_load_weight3_matrix_inner_loop33 network_top_Pipeline_load_weight3_matrix_inner_loop34 network_top_Pipeline_load_weight3_matrix_inner_loop35 network_top_Pipeline_load_weight3_matrix_inner_loop36 network_top_Pipeline_load_weight3_matrix_inner_loop37 network_top_Pipeline_load_weight3_matrix_inner_loop38 network_top_Pipeline_load_weight3_matrix_inner_loop39 network_top_Pipeline_load_weight3_matrix_inner_loop40 network_top_Pipeline_load_weight3_matrix_inner_loop41 network_top_Pipeline_load_weight3_matrix_inner_loop42 network_top_Pipeline_load_weight3_matrix_inner_loop43 network_top_Pipeline_load_weight3_matrix_inner_loop44 network_top_Pipeline_load_weight3_matrix_inner_loop45 network_top_Pipeline_load_biases3_matrix {dot_product<8ul, 8ul>} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159} sigm hyper_tan {LSTM<8ul, 8ul, 8ul>} {dot_product<8ul, 8ul>.1} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152} {LSTM<8ul, 8ul, 8ul>.2} network_top
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop1 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop1 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop1 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop2 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop2 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop2 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop3 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop3 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop3 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop4 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop4 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop4 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop5 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop5 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop5 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop6 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop6 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop6 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop7 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop7 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop7 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop8 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop8 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop8 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop9 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop9 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop9 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop10 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop10 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop10 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop11 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop11 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop11 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop12 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop12 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop12 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop13 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop13 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop13 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop14 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop14 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop14 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight1_matrix_inner_loop15 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop15 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight1_matrix_inner_loop15 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop16 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop16 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop16 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop17 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop17 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop17 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop18 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop18 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop18 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop19 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop19 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop19 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop20 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop20 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop20 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop21 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop21 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop21 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop22 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop22 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop22 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop23 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop23 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop23 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop24 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop24 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop24 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop25 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop25 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop25 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop26 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop26 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop26 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop27 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop27 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop27 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop28 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop28 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop28 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop29 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop29 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop29 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight2_matrix_inner_loop30 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop30 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight2_matrix_inner_loop30 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop31 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop31 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop31 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop32 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop32 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop32 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop33 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop33 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop33 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop34 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop34 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop34 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop35 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop35 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop35 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop36 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop36 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop36 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop37 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop37 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop37 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop38 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop38 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop38 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop39 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop39 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop39 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop40 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop40 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop40 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop41 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop41 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop41 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop42 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop42 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop42 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop43 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop43 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop43 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop44 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop44 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop44 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_weight3_matrix_inner_loop45 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop45 
Execute       apply_spec_resource_limit network_top_Pipeline_load_weight3_matrix_inner_loop45 
INFO-FLOW: Configuring Module : network_top_Pipeline_load_biases3_matrix ...
Execute       set_default_model network_top_Pipeline_load_biases3_matrix 
Execute       apply_spec_resource_limit network_top_Pipeline_load_biases3_matrix 
INFO-FLOW: Configuring Module : dot_product<8ul, 8ul> ...
Execute       set_default_model dot_product<8ul, 8ul> 
Execute       apply_spec_resource_limit dot_product<8ul, 8ul> 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
INFO-FLOW: Configuring Module : sigm ...
Execute       set_default_model sigm 
Execute       apply_spec_resource_limit sigm 
INFO-FLOW: Configuring Module : hyper_tan ...
Execute       set_default_model hyper_tan 
Execute       apply_spec_resource_limit hyper_tan 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul> ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul> 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul> 
INFO-FLOW: Configuring Module : dot_product<8ul, 8ul>.1 ...
Execute       set_default_model dot_product<8ul, 8ul>.1 
Execute       apply_spec_resource_limit dot_product<8ul, 8ul>.1 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
INFO-FLOW: Configuring Module : LSTM<8ul, 8ul, 8ul>.2 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2 
Execute       apply_spec_resource_limit LSTM<8ul, 8ul, 8ul>.2 
INFO-FLOW: Configuring Module : network_top ...
Execute       set_default_model network_top 
Execute       apply_spec_resource_limit network_top 
INFO-FLOW: Model list for preprocess: network_top_Pipeline_load_weight1_matrix_inner_loop network_top_Pipeline_load_weight1_matrix_inner_loop1 network_top_Pipeline_load_weight1_matrix_inner_loop2 network_top_Pipeline_load_weight1_matrix_inner_loop3 network_top_Pipeline_load_weight1_matrix_inner_loop4 network_top_Pipeline_load_weight1_matrix_inner_loop5 network_top_Pipeline_load_weight1_matrix_inner_loop6 network_top_Pipeline_load_weight1_matrix_inner_loop7 network_top_Pipeline_load_weight1_matrix_inner_loop8 network_top_Pipeline_load_weight1_matrix_inner_loop9 network_top_Pipeline_load_weight1_matrix_inner_loop10 network_top_Pipeline_load_weight1_matrix_inner_loop11 network_top_Pipeline_load_weight1_matrix_inner_loop12 network_top_Pipeline_load_weight1_matrix_inner_loop13 network_top_Pipeline_load_weight1_matrix_inner_loop14 network_top_Pipeline_load_weight1_matrix_inner_loop15 network_top_Pipeline_load_weight2_matrix_inner_loop network_top_Pipeline_load_weight2_matrix_inner_loop16 network_top_Pipeline_load_weight2_matrix_inner_loop17 network_top_Pipeline_load_weight2_matrix_inner_loop18 network_top_Pipeline_load_weight2_matrix_inner_loop19 network_top_Pipeline_load_weight2_matrix_inner_loop20 network_top_Pipeline_load_weight2_matrix_inner_loop21 network_top_Pipeline_load_weight2_matrix_inner_loop22 network_top_Pipeline_load_weight2_matrix_inner_loop23 network_top_Pipeline_load_weight2_matrix_inner_loop24 network_top_Pipeline_load_weight2_matrix_inner_loop25 network_top_Pipeline_load_weight2_matrix_inner_loop26 network_top_Pipeline_load_weight2_matrix_inner_loop27 network_top_Pipeline_load_weight2_matrix_inner_loop28 network_top_Pipeline_load_weight2_matrix_inner_loop29 network_top_Pipeline_load_weight2_matrix_inner_loop30 network_top_Pipeline_load_weight3_matrix_inner_loop network_top_Pipeline_load_weight3_matrix_inner_loop31 network_top_Pipeline_load_weight3_matrix_inner_loop32 network_top_Pipeline_load_weight3_matrix_inner_loop33 network_top_Pipeline_load_weight3_matrix_inner_loop34 network_top_Pipeline_load_weight3_matrix_inner_loop35 network_top_Pipeline_load_weight3_matrix_inner_loop36 network_top_Pipeline_load_weight3_matrix_inner_loop37 network_top_Pipeline_load_weight3_matrix_inner_loop38 network_top_Pipeline_load_weight3_matrix_inner_loop39 network_top_Pipeline_load_weight3_matrix_inner_loop40 network_top_Pipeline_load_weight3_matrix_inner_loop41 network_top_Pipeline_load_weight3_matrix_inner_loop42 network_top_Pipeline_load_weight3_matrix_inner_loop43 network_top_Pipeline_load_weight3_matrix_inner_loop44 network_top_Pipeline_load_weight3_matrix_inner_loop45 network_top_Pipeline_load_biases3_matrix {dot_product<8ul, 8ul>} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159} sigm hyper_tan {LSTM<8ul, 8ul, 8ul>} {dot_product<8ul, 8ul>.1} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152} {LSTM<8ul, 8ul, 8ul>.2} network_top
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop1 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop1 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop1 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop1 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop2 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop2 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop2 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop2 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop3 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop3 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop3 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop3 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop4 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop4 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop4 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop4 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop5 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop5 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop5 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop5 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop6 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop6 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop6 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop6 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop7 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop7 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop7 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop7 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop8 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop8 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop8 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop8 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop9 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop9 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop9 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop9 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop10 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop10 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop10 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop10 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop11 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop11 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop11 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop11 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop12 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop12 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop12 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop12 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop13 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop13 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop13 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop13 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop14 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop14 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop14 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop14 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight1_matrix_inner_loop15 ...
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop15 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight1_matrix_inner_loop15 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop15 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop16 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop16 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop16 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop16 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop17 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop17 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop17 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop17 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop18 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop18 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop18 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop18 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop19 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop19 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop19 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop19 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop20 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop20 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop20 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop20 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop21 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop21 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop21 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop21 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop22 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop22 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop22 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop22 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop23 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop23 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop23 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop23 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop24 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop24 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop24 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop24 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop25 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop25 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop25 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop25 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop26 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop26 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop26 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop26 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop27 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop27 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop27 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop27 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop28 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop28 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop28 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop28 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop29 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop29 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop29 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop29 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight2_matrix_inner_loop30 ...
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop30 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight2_matrix_inner_loop30 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop30 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop31 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop31 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop31 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop31 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop32 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop32 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop32 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop32 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop33 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop33 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop33 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop33 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop34 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop34 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop34 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop34 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop35 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop35 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop35 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop35 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop36 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop36 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop36 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop36 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop37 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop37 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop37 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop37 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop38 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop38 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop38 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop38 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop39 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop39 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop39 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop39 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop40 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop40 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop40 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop40 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop41 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop41 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop41 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop41 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop42 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop42 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop42 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop42 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop43 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop43 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop43 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop43 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop44 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop44 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop44 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop44 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_weight3_matrix_inner_loop45 ...
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop45 
Execute       cdfg_preprocess -model network_top_Pipeline_load_weight3_matrix_inner_loop45 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop45 
INFO-FLOW: Preprocessing Module: network_top_Pipeline_load_biases3_matrix ...
Execute       set_default_model network_top_Pipeline_load_biases3_matrix 
Execute       cdfg_preprocess -model network_top_Pipeline_load_biases3_matrix 
Execute       rtl_gen_preprocess network_top_Pipeline_load_biases3_matrix 
INFO-FLOW: Preprocessing Module: dot_product<8ul, 8ul> ...
Execute       set_default_model dot_product<8ul, 8ul> 
Execute       cdfg_preprocess -model dot_product<8ul, 8ul> 
Command       cdfg_preprocess done; 0.133 sec.
Execute       rtl_gen_preprocess dot_product<8ul, 8ul> 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
INFO-FLOW: Preprocessing Module: sigm ...
Execute       set_default_model sigm 
Execute       cdfg_preprocess -model sigm 
Execute       rtl_gen_preprocess sigm 
INFO-FLOW: Preprocessing Module: hyper_tan ...
Execute       set_default_model hyper_tan 
Execute       cdfg_preprocess -model hyper_tan 
Execute       rtl_gen_preprocess hyper_tan 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul> ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul> 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul> 
Command       cdfg_preprocess done; 0.541 sec.
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul> 
INFO-FLOW: Preprocessing Module: dot_product<8ul, 8ul>.1 ...
Execute       set_default_model dot_product<8ul, 8ul>.1 
Execute       cdfg_preprocess -model dot_product<8ul, 8ul>.1 
Execute       rtl_gen_preprocess dot_product<8ul, 8ul>.1 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
INFO-FLOW: Preprocessing Module: LSTM<8ul, 8ul, 8ul>.2 ...
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2 
Execute       cdfg_preprocess -model LSTM<8ul, 8ul, 8ul>.2 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2 
INFO-FLOW: Preprocessing Module: network_top ...
Execute       set_default_model network_top 
Execute       cdfg_preprocess -model network_top 
Command       cdfg_preprocess done; 4.728 sec.
Execute       rtl_gen_preprocess network_top 
INFO-FLOW: Model list for synthesis: network_top_Pipeline_load_weight1_matrix_inner_loop network_top_Pipeline_load_weight1_matrix_inner_loop1 network_top_Pipeline_load_weight1_matrix_inner_loop2 network_top_Pipeline_load_weight1_matrix_inner_loop3 network_top_Pipeline_load_weight1_matrix_inner_loop4 network_top_Pipeline_load_weight1_matrix_inner_loop5 network_top_Pipeline_load_weight1_matrix_inner_loop6 network_top_Pipeline_load_weight1_matrix_inner_loop7 network_top_Pipeline_load_weight1_matrix_inner_loop8 network_top_Pipeline_load_weight1_matrix_inner_loop9 network_top_Pipeline_load_weight1_matrix_inner_loop10 network_top_Pipeline_load_weight1_matrix_inner_loop11 network_top_Pipeline_load_weight1_matrix_inner_loop12 network_top_Pipeline_load_weight1_matrix_inner_loop13 network_top_Pipeline_load_weight1_matrix_inner_loop14 network_top_Pipeline_load_weight1_matrix_inner_loop15 network_top_Pipeline_load_weight2_matrix_inner_loop network_top_Pipeline_load_weight2_matrix_inner_loop16 network_top_Pipeline_load_weight2_matrix_inner_loop17 network_top_Pipeline_load_weight2_matrix_inner_loop18 network_top_Pipeline_load_weight2_matrix_inner_loop19 network_top_Pipeline_load_weight2_matrix_inner_loop20 network_top_Pipeline_load_weight2_matrix_inner_loop21 network_top_Pipeline_load_weight2_matrix_inner_loop22 network_top_Pipeline_load_weight2_matrix_inner_loop23 network_top_Pipeline_load_weight2_matrix_inner_loop24 network_top_Pipeline_load_weight2_matrix_inner_loop25 network_top_Pipeline_load_weight2_matrix_inner_loop26 network_top_Pipeline_load_weight2_matrix_inner_loop27 network_top_Pipeline_load_weight2_matrix_inner_loop28 network_top_Pipeline_load_weight2_matrix_inner_loop29 network_top_Pipeline_load_weight2_matrix_inner_loop30 network_top_Pipeline_load_weight3_matrix_inner_loop network_top_Pipeline_load_weight3_matrix_inner_loop31 network_top_Pipeline_load_weight3_matrix_inner_loop32 network_top_Pipeline_load_weight3_matrix_inner_loop33 network_top_Pipeline_load_weight3_matrix_inner_loop34 network_top_Pipeline_load_weight3_matrix_inner_loop35 network_top_Pipeline_load_weight3_matrix_inner_loop36 network_top_Pipeline_load_weight3_matrix_inner_loop37 network_top_Pipeline_load_weight3_matrix_inner_loop38 network_top_Pipeline_load_weight3_matrix_inner_loop39 network_top_Pipeline_load_weight3_matrix_inner_loop40 network_top_Pipeline_load_weight3_matrix_inner_loop41 network_top_Pipeline_load_weight3_matrix_inner_loop42 network_top_Pipeline_load_weight3_matrix_inner_loop43 network_top_Pipeline_load_weight3_matrix_inner_loop44 network_top_Pipeline_load_weight3_matrix_inner_loop45 network_top_Pipeline_load_biases3_matrix {dot_product<8ul, 8ul>} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159} sigm hyper_tan {LSTM<8ul, 8ul, 8ul>} {dot_product<8ul, 8ul>.1} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152} {LSTM<8ul, 8ul, 8ul>.2} network_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.014 seconds; current allocated memory: 1.859 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.108 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.860 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop1 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.861 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.107 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop1.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop1 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.861 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop2 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.861 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop2.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop2 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.861 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop3 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.126 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.862 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop3.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop3 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.862 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop4 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.863 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop4.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop4 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.863 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop5 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.863 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop5.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop5 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.863 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop6 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.864 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop6.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop6 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.864 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop7 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.865 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.123 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop7.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop7 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.865 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop8 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.866 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop8.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop8 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.866 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop9 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.104 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop9.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop9 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.867 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop10 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.868 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop10.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop10 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.868 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop11 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.868 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop11.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop11 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.869 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop12 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.869 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop12.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop12 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.870 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop13 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop13.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop13 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop14 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop14.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop14 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.871 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight1_matrix_inner_loop15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop15 
Execute       schedule -model network_top_Pipeline_load_weight1_matrix_inner_loop15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight1_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight1_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.872 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight1_matrix_inner_loop15.
Execute       set_default_model network_top_Pipeline_load_weight1_matrix_inner_loop15 
Execute       bind -model network_top_Pipeline_load_weight1_matrix_inner_loop15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.872 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight1_matrix_inner_loop15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.873 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.873 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop16 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.874 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop16.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop16 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.874 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop17 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.875 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop17.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop17 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.875 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop18 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.166 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.875 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop18.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop18 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.875 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop19 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.876 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop19.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop19 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.876 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop20 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.139 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.877 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.106 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop20.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop20 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.877 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop21 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.139 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.878 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop21.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop21 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.878 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop22 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.879 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.101 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop22.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop22 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.879 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop23 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.880 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop23.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop23 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.880 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop24 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.145 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.881 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.104 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop24.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop24 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.881 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop25 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.882 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop25.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop25 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop25 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.882 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop26 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.883 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.101 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop26.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop26 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop26 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.883 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop27 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop27 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.883 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop27.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop27 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop27 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.884 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop27.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop28 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop28 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.884 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop28.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop28 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop28 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.884 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop28.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop29 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop29 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.146 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.885 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop29.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop29 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop29 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.885 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop29.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight2_matrix_inner_loop30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop30 
Execute       schedule -model network_top_Pipeline_load_weight2_matrix_inner_loop30 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight2_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight2_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.147 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.886 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight2_matrix_inner_loop30.
Execute       set_default_model network_top_Pipeline_load_weight2_matrix_inner_loop30 
Execute       bind -model network_top_Pipeline_load_weight2_matrix_inner_loop30 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.886 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight2_matrix_inner_loop30.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.142 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.887 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.887 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop31 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop31 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.147 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.888 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop31.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop31 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop31 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.888 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop31.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop32 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop32 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.889 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.107 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop32.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop32 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop32 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.889 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop32.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop33 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop33 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.889 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop33.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop33 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop33 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.890 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop33.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop34 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop34 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.153 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.891 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop34.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop34 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop34 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.891 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop34.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop35 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop35 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.147 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.891 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop35.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop35 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop35 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.892 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop35.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop36 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop36 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.171 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.893 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.125 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop36.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop36 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop36 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.893 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop36.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop37 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop37 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.893 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop37.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop37 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop37 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.893 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop37.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop38 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop38 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.894 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop38.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop38 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop38 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.894 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop38.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop39 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop39 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.895 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop39.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop39 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop39 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.895 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop39.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop40 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop40 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.153 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.896 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.101 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop40.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop40 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop40 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.896 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop40.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop41 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop41 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.897 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop41.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop41 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop41 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.897 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop41.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop42 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop42 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.153 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.898 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop42.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop42 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop42 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.898 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop42.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop43 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop43 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.163 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.899 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop43.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop43 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop43 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.899 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop43.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop44 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop44 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.899 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.111 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop44.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop44 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop44 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.899 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop44.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_weight3_matrix_inner_loop45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop45 
Execute       schedule -model network_top_Pipeline_load_weight3_matrix_inner_loop45 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight3_matrix_inner_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'load_weight3_matrix_inner_loop'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.900 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_weight3_matrix_inner_loop45.
Execute       set_default_model network_top_Pipeline_load_weight3_matrix_inner_loop45 
Execute       bind -model network_top_Pipeline_load_weight3_matrix_inner_loop45 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.900 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_weight3_matrix_inner_loop45.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top_Pipeline_load_biases3_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top_Pipeline_load_biases3_matrix 
Execute       schedule -model network_top_Pipeline_load_biases3_matrix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_biases3_matrix'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'load_biases3_matrix'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.901 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix.sched.adb -f 
INFO-FLOW: Finish scheduling network_top_Pipeline_load_biases3_matrix.
Execute       set_default_model network_top_Pipeline_load_biases3_matrix 
Execute       bind -model network_top_Pipeline_load_biases3_matrix 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.901 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix.bind.adb -f 
INFO-FLOW: Finish binding network_top_Pipeline_load_biases3_matrix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_8ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dot_product<8ul, 8ul> 
Execute       schedule -model dot_product<8ul, 8ul> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product<8ul, 8ul>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dot_product<8ul, 8ul>'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.927 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.009 seconds; current allocated memory: 1.904 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s.sched.adb -f 
Command       db_write done; 0.124 sec.
INFO-FLOW: Finish scheduling dot_product<8ul, 8ul>.
Execute       set_default_model dot_product<8ul, 8ul> 
Execute       bind -model dot_product<8ul, 8ul> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.183 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.906 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.139 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding dot_product<8ul, 8ul>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.195 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.906 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
Execute       bind -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.908 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1.bind.adb -f 
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.196 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.909 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
Execute       bind -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.911 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153.bind.adb -f 
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.216 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.912 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
Execute       bind -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.913 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154.bind.adb -f 
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.914 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
Execute       bind -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.916 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155.bind.adb -f 
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.917 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
Execute       bind -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.919 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156.bind.adb -f 
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.207 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.920 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
Execute       bind -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.923 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157.bind.adb -f 
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.199 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.923 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
Execute       bind -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.926 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158.bind.adb -f 
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.926 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159.sched.adb -f 
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
Execute       bind -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.929 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159.bind.adb -f 
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sigm 
Execute       schedule -model sigm 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.929 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm.sched.adb -f 
INFO-FLOW: Finish scheduling sigm.
Execute       set_default_model sigm 
Execute       bind -model sigm 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.929 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm.bind.adb -f 
INFO-FLOW: Finish binding sigm.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hyper_tan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hyper_tan 
Execute       schedule -model hyper_tan 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.929 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan.sched.adb -f 
INFO-FLOW: Finish scheduling hyper_tan.
Execute       set_default_model hyper_tan 
Execute       bind -model hyper_tan 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.930 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan.bind.adb -f 
INFO-FLOW: Finish binding hyper_tan.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul> 
Execute       schedule -model LSTM<8ul, 8ul, 8ul> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_16) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.135 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.206 seconds; current allocated memory: 1.932 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s.sched.adb -f 
Command       db_write done; 0.149 sec.
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>.
Execute       set_default_model LSTM<8ul, 8ul, 8ul> 
Execute       bind -model LSTM<8ul, 8ul, 8ul> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.35 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.939 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.603 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s.bind.adb -f 
Command       db_write done; 0.19 sec.
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_product_8ul_8ul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dot_product<8ul, 8ul>.1 
Execute       schedule -model dot_product<8ul, 8ul>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dot_product<8ul, 8ul>.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'dot_product<8ul, 8ul>.1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.836 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.668 seconds; current allocated memory: 1.943 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1.sched.adb -f 
Command       db_write done; 0.104 sec.
INFO-FLOW: Finish scheduling dot_product<8ul, 8ul>.1.
Execute       set_default_model dot_product<8ul, 8ul>.1 
Execute       bind -model dot_product<8ul, 8ul>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.113 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.943 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.123 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1.bind.adb -f 
Command       db_write done; 0.133 sec.
INFO-FLOW: Finish binding dot_product<8ul, 8ul>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.782 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.079 seconds; current allocated memory: 1.950 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1.sched.adb -f 
Command       db_write done; 0.158 sec.
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
Execute       bind -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.950 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1.bind.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.777 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.069 seconds; current allocated memory: 1.954 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146.sched.adb -f 
Command       db_write done; 0.119 sec.
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
Execute       bind -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.955 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146.bind.adb -f 
Command       db_write done; 0.151 sec.
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.77 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.067 seconds; current allocated memory: 1.960 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147.sched.adb -f 
Command       db_write done; 0.129 sec.
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
Execute       bind -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.961 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.106 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147.bind.adb -f 
Command       db_write done; 0.147 sec.
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.77 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.064 seconds; current allocated memory: 1.966 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148.sched.adb -f 
Command       db_write done; 0.124 sec.
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
Execute       bind -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.134 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.967 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148.bind.adb -f 
Command       db_write done; 0.161 sec.
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.918 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.223 seconds; current allocated memory: 1.972 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149.sched.adb -f 
Command       db_write done; 0.132 sec.
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
Execute       bind -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.142 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.972 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.118 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149.bind.adb -f 
Command       db_write done; 0.155 sec.
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.777 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.095 seconds; current allocated memory: 1.978 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150.sched.adb -f 
Command       db_write done; 0.129 sec.
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
Execute       bind -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.978 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.104 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150.bind.adb -f 
Command       db_write done; 0.151 sec.
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.771 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.07 seconds; current allocated memory: 1.983 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151.sched.adb -f 
Command       db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
Execute       bind -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.983 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.106 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151.bind.adb -f 
Command       db_write done; 0.163 sec.
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTTER_LOOP_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'OUTTER_LOOP_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.792 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.108 seconds; current allocated memory: 1.989 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152.sched.adb -f 
Command       db_write done; 0.123 sec.
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
Execute       bind -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.136 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.989 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152.bind.adb -f 
Command       db_write done; 0.152 sec.
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LSTM_8ul_8ul_8ul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2 
Execute       schedule -model LSTM<8ul, 8ul, 8ul>.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln154_8) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.498 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.797 seconds; current allocated memory: 1.999 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2.sched.adb -f 
Command       db_write done; 0.206 sec.
INFO-FLOW: Finish scheduling LSTM<8ul, 8ul, 8ul>.2.
Execute       set_default_model LSTM<8ul, 8ul, 8ul>.2 
Execute       bind -model LSTM<8ul, 8ul, 8ul>.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.474 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 2.002 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.716 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2.bind.adb -f 
Command       db_write done; 0.265 sec.
INFO-FLOW: Finish binding LSTM<8ul, 8ul, 8ul>.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'network_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model network_top 
Execute       schedule -model network_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.671 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.699 seconds; current allocated memory: 2.016 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.verbose.sched.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.612 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.sched.adb -f 
Command       db_write done; 0.333 sec.
INFO-FLOW: Finish scheduling network_top.
Execute       set_default_model network_top 
Execute       bind -model network_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.763 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.709 seconds; current allocated memory: 2.021 GB.
Execute       syn_report -verbosereport -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.verbose.bind.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 1.689 sec.
Execute       db_write -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.bind.adb -f 
Command       db_write done; 0.435 sec.
INFO-FLOW: Finish binding network_top.
Execute       get_model_list network_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop1 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop2 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop3 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop4 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop5 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop6 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop7 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop8 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop9 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop10 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop11 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop12 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop13 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop14 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight1_matrix_inner_loop15 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop16 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop17 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop18 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop19 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop20 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop21 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop22 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop23 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop24 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop25 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop26 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop27 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop28 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop29 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight2_matrix_inner_loop30 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop31 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop32 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop33 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop34 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop35 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop36 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop37 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop38 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop39 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop40 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop41 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop42 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop43 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop44 
Execute       rtl_gen_preprocess network_top_Pipeline_load_weight3_matrix_inner_loop45 
Execute       rtl_gen_preprocess network_top_Pipeline_load_biases3_matrix 
Execute       rtl_gen_preprocess dot_product<8ul, 8ul> 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 
Execute       rtl_gen_preprocess sigm 
Execute       rtl_gen_preprocess hyper_tan 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul> 
Execute       rtl_gen_preprocess dot_product<8ul, 8ul>.1 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 
Execute       rtl_gen_preprocess LSTM<8ul, 8ul, 8ul>.2 
Execute       rtl_gen_preprocess network_top 
INFO-FLOW: Model list for RTL generation: network_top_Pipeline_load_weight1_matrix_inner_loop network_top_Pipeline_load_weight1_matrix_inner_loop1 network_top_Pipeline_load_weight1_matrix_inner_loop2 network_top_Pipeline_load_weight1_matrix_inner_loop3 network_top_Pipeline_load_weight1_matrix_inner_loop4 network_top_Pipeline_load_weight1_matrix_inner_loop5 network_top_Pipeline_load_weight1_matrix_inner_loop6 network_top_Pipeline_load_weight1_matrix_inner_loop7 network_top_Pipeline_load_weight1_matrix_inner_loop8 network_top_Pipeline_load_weight1_matrix_inner_loop9 network_top_Pipeline_load_weight1_matrix_inner_loop10 network_top_Pipeline_load_weight1_matrix_inner_loop11 network_top_Pipeline_load_weight1_matrix_inner_loop12 network_top_Pipeline_load_weight1_matrix_inner_loop13 network_top_Pipeline_load_weight1_matrix_inner_loop14 network_top_Pipeline_load_weight1_matrix_inner_loop15 network_top_Pipeline_load_weight2_matrix_inner_loop network_top_Pipeline_load_weight2_matrix_inner_loop16 network_top_Pipeline_load_weight2_matrix_inner_loop17 network_top_Pipeline_load_weight2_matrix_inner_loop18 network_top_Pipeline_load_weight2_matrix_inner_loop19 network_top_Pipeline_load_weight2_matrix_inner_loop20 network_top_Pipeline_load_weight2_matrix_inner_loop21 network_top_Pipeline_load_weight2_matrix_inner_loop22 network_top_Pipeline_load_weight2_matrix_inner_loop23 network_top_Pipeline_load_weight2_matrix_inner_loop24 network_top_Pipeline_load_weight2_matrix_inner_loop25 network_top_Pipeline_load_weight2_matrix_inner_loop26 network_top_Pipeline_load_weight2_matrix_inner_loop27 network_top_Pipeline_load_weight2_matrix_inner_loop28 network_top_Pipeline_load_weight2_matrix_inner_loop29 network_top_Pipeline_load_weight2_matrix_inner_loop30 network_top_Pipeline_load_weight3_matrix_inner_loop network_top_Pipeline_load_weight3_matrix_inner_loop31 network_top_Pipeline_load_weight3_matrix_inner_loop32 network_top_Pipeline_load_weight3_matrix_inner_loop33 network_top_Pipeline_load_weight3_matrix_inner_loop34 network_top_Pipeline_load_weight3_matrix_inner_loop35 network_top_Pipeline_load_weight3_matrix_inner_loop36 network_top_Pipeline_load_weight3_matrix_inner_loop37 network_top_Pipeline_load_weight3_matrix_inner_loop38 network_top_Pipeline_load_weight3_matrix_inner_loop39 network_top_Pipeline_load_weight3_matrix_inner_loop40 network_top_Pipeline_load_weight3_matrix_inner_loop41 network_top_Pipeline_load_weight3_matrix_inner_loop42 network_top_Pipeline_load_weight3_matrix_inner_loop43 network_top_Pipeline_load_weight3_matrix_inner_loop44 network_top_Pipeline_load_weight3_matrix_inner_loop45 network_top_Pipeline_load_biases3_matrix {dot_product<8ul, 8ul>} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159} sigm hyper_tan {LSTM<8ul, 8ul, 8ul>} {dot_product<8ul, 8ul>.1} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152} {LSTM<8ul, 8ul, 8ul>.2} network_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.393 seconds; current allocated memory: 2.024 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop1 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop1' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.027 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop1 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop1 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop1 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop1 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop1 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop1 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop1 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop2 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop2' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 2.030 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop2 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop2 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop2 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop2 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop2 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop2 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop2_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop2 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop2 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop2 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop2 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop3 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop3' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.479 seconds; current allocated memory: 2.032 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop3 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop3 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop3 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop3 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop3 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop3_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop3 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop3_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop3 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop3 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop3 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop3 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop4 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop4' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 2.035 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop4 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop4 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop4 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop4 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop4 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop4_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop4 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop4_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop4 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop4 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop4 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop4 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop5 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop5' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.517 seconds; current allocated memory: 2.038 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop5 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop5 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop5 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop5 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop5 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop5_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop5 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop5_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop5 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop5 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop5 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop5 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop6 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop6' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 2.041 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop6 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop6 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop6 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop6 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop6 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop6_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop6 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop6_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop6 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop6 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop6 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop6 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop7 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop7' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 2.043 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop7 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop7 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop7 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop7 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop7 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop7_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop7 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop7_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop7 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop7 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop7 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop7 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop8 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop8' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 2.046 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop8 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop8 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop8 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop8 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop8 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop8_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop8 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop8_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop8 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop8 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop8 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop8 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop9 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop9' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 2.049 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop9 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop9 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop9 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop9 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop9 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop9_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop9 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop9_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop9 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop9 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop9 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop9 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop10 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop10' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 2.052 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop10 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop10 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop10 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop10 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop10 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop10_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop10 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop10_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop10 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop10 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop10 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop10 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop11 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop11' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 2.054 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop11 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop11 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop11 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop11 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop11 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop11_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop11 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop11_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop11 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop11 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop11 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop11 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop12 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop12' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 2.057 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop12 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop12 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop12 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop12 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop12 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop12_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop12 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop12_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop12 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop12 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop12 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop12 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop13 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop13' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 2.060 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop13 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop13 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop13 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop13 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop13 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop13_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop13 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop13_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop13 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop13 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop13 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop13 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop14 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop14' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 2.062 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop14 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop14 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop14 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop14 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop14 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop14_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop14 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop14_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop14 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop14 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop14 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop14 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight1_matrix_inner_loop15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight1_matrix_inner_loop15 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight1_matrix_inner_loop15' pipeline 'load_weight1_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight1_matrix_inner_loop15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 2.065 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop15 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop15 
Execute       gen_rtl network_top_Pipeline_load_weight1_matrix_inner_loop15 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight1_matrix_inner_loop15 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight1_matrix_inner_loop15 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop15_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight1_matrix_inner_loop15 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight1_matrix_inner_loop15_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight1_matrix_inner_loop15 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop15 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15.adb 
Execute       db_write -model network_top_Pipeline_load_weight1_matrix_inner_loop15 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight1_matrix_inner_loop15 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 2.068 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop16 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop16' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 2.070 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop16 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop16 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop16 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop16 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop16 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop16_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop16 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop16_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop16 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop16 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop16 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop16 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop17 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop17' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.073 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop17 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop17 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop17 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop17 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop17 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop17_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop17 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop17_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop17 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop17 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop17 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop17 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop18 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop18' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 2.075 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop18 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop18 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop18 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop18 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop18 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop18_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop18 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop18_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop18 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop18 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop18 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop18 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop19 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop19' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 2.078 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop19 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop19 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop19 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop19 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop19 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop19_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop19 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop19_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop19 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop19 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop19 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop19 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop20 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop20' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.081 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop20 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop20 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop20 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop20 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop20 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop20_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop20 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop20_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop20 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop20 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop20 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop20 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop21 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop21' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 2.083 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop21 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop21 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop21 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop21 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop21 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop21_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop21 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop21_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop21 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop21 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop21 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop21 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop22 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop22' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 2.087 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop22 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop22 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop22 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop22 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop22 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop22_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop22 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop22_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop22 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop22 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop22 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop22 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop23 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop23' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 2.089 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop23 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop23 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop23 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop23 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop23 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop23_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop23 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop23_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop23 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop23 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop23 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop23 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop24 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop24' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.429 seconds; current allocated memory: 2.092 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop24 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop24 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop24 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop24 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop24 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop24_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop24 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop24_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop24 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop24 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop24 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop24 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop25 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop25' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 2.094 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop25 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop25 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop25 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop25 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop25 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop25_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop25 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop25_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop25 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop25 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop25 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop25 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop26 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop26' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 2.097 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop26 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop26 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop26 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop26 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop26 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop26_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop26 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop26_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop26 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop26 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop26 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop26 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop27 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop27' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 2.100 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop27 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop27 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop27 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop27 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop27 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop27_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop27 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop27_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop27 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop27 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop27 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop27 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop28 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop28' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.423 seconds; current allocated memory: 2.102 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop28 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop28 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop28 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop28 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop28 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop28_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop28 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop28_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop28 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop28 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop28 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop28 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop29 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop29' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 2.106 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop29 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop29 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop29 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop29 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop29 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop29_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop29 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop29_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop29 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop29 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop29 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop29 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight2_matrix_inner_loop30' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight2_matrix_inner_loop30 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight2_matrix_inner_loop30' pipeline 'load_weight2_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight2_matrix_inner_loop30'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.107 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop30 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop30 
Execute       gen_rtl network_top_Pipeline_load_weight2_matrix_inner_loop30 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight2_matrix_inner_loop30 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight2_matrix_inner_loop30 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop30_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight2_matrix_inner_loop30 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight2_matrix_inner_loop30_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight2_matrix_inner_loop30 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop30 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30.adb 
Execute       db_write -model network_top_Pipeline_load_weight2_matrix_inner_loop30 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight2_matrix_inner_loop30 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 2.110 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop31' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop31 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop31' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop31'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 2.113 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop31 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop31 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop31 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop31 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop31 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop31_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop31 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop31_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop31 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop31 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop31 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop31 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop32 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop32' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 2.116 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop32 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop32 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop32 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop32 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop32 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop32_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop32 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop32_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop32 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop32 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop32 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop32 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop33 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop33' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 2.119 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop33 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop33 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop33 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop33 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop33 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop33_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop33 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop33_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop33 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop33 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop33 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop33 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop34 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop34' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.427 seconds; current allocated memory: 2.121 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop34 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop34 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop34 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop34 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop34 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop34_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop34 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop34_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop34 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop34 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop34 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop34 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop35 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop35' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 2.124 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop35 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop35 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop35 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop35 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop35 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop35_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop35 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop35_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop35 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop35 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop35 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop35 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop36 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop36' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 2.126 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop36 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop36 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop36 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop36 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop36 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop36_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop36 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop36_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop36 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop36 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop36 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop36 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop37 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop37' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 2.129 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop37 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop37 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop37 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop37 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop37 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop37_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop37 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop37_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop37 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop37 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop37 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop37 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop38 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop38' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 2.132 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop38 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop38 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop38 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop38 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop38 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop38_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop38 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop38_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop38 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop38 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop38 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop38 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop39 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop39' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.134 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop39 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop39 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop39 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop39 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop39 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop39_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop39 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop39_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop39 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop39 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop39 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop39 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop40' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop40 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop40' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop40'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.137 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop40 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop40 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop40 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop40 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop40 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop40_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop40 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop40_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop40 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop40 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop40 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop40 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop41' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop41 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop41' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop41'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 2.140 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop41 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop41 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop41 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop41 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop41 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop41_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop41 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop41_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop41 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop41 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop41 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop41 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop42 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop42' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 2.143 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop42 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop42 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop42 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop42 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop42 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop42_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop42 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop42_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop42 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop42 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop42 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop42 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop43 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop43' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.387 seconds; current allocated memory: 2.145 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop43 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop43 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop43 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop43 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop43 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop43_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop43 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop43_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop43 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop43 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop43 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop43 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop44 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop44' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 2.147 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop44 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop44 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop44 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop44 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop44 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop44_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop44 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop44_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop44 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop44 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop44 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop44 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_weight3_matrix_inner_loop45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_weight3_matrix_inner_loop45 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_weight3_matrix_inner_loop45' pipeline 'load_weight3_matrix_inner_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_weight3_matrix_inner_loop45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 2.150 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop45 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop45 
Execute       gen_rtl network_top_Pipeline_load_weight3_matrix_inner_loop45 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_weight3_matrix_inner_loop45 
Execute       syn_report -csynth -model network_top_Pipeline_load_weight3_matrix_inner_loop45 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop45_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_weight3_matrix_inner_loop45 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_weight3_matrix_inner_loop45_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_weight3_matrix_inner_loop45 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop45 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45.adb 
Execute       db_write -model network_top_Pipeline_load_weight3_matrix_inner_loop45 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_weight3_matrix_inner_loop45 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top_Pipeline_load_biases3_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top_Pipeline_load_biases3_matrix -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'network_top_Pipeline_load_biases3_matrix' pipeline 'load_biases3_matrix' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top_Pipeline_load_biases3_matrix/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top_Pipeline_load_biases3_matrix'.
Command       create_rtl_model done; 0.442 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.807 seconds; current allocated memory: 2.153 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top_Pipeline_load_biases3_matrix -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_network_top_Pipeline_load_biases3_matrix 
Execute       gen_rtl network_top_Pipeline_load_biases3_matrix -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_network_top_Pipeline_load_biases3_matrix 
Execute       syn_report -csynth -model network_top_Pipeline_load_biases3_matrix -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_biases3_matrix_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model network_top_Pipeline_load_biases3_matrix -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_Pipeline_load_biases3_matrix_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model network_top_Pipeline_load_biases3_matrix -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model network_top_Pipeline_load_biases3_matrix -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix.adb 
Execute       db_write -model network_top_Pipeline_load_biases3_matrix -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top_Pipeline_load_biases3_matrix -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_8ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dot_product<8ul, 8ul> -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_12s_12s_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_5_12_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_8ul_8ul_s'.
Command       create_rtl_model done; 0.275 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.687 seconds; current allocated memory: 2.161 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl dot_product<8ul, 8ul> -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_dot_product_8ul_8ul_s 
Execute       gen_rtl dot_product<8ul, 8ul> -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_dot_product_8ul_8ul_s 
Execute       syn_report -csynth -model dot_product<8ul, 8ul> -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/dot_product_8ul_8ul_s_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model dot_product<8ul, 8ul> -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/dot_product_8ul_8ul_s_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model dot_product<8ul, 8ul> -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.176 sec.
Execute       db_write -model dot_product<8ul, 8ul> -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s.adb 
Command       db_write done; 0.209 sec.
Execute       db_write -model dot_product<8ul, 8ul> -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dot_product<8ul, 8ul> -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1'.
Command       create_rtl_model done; 0.238 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.339 seconds; current allocated memory: 2.176 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.134 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1.adb 
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1 
Command       gen_tb_info done; 0.123 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153'.
Command       create_rtl_model done; 0.263 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 2.187 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.115 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153.adb 
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153 
Command       gen_tb_info done; 0.134 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154'.
Command       create_rtl_model done; 0.253 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 2.198 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.114 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154.adb 
Command       db_write done; 0.101 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154 
Command       gen_tb_info done; 0.121 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155'.
Command       create_rtl_model done; 0.259 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.822 seconds; current allocated memory: 2.209 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.125 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155.adb 
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155 
Command       gen_tb_info done; 0.163 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156'.
Command       create_rtl_model done; 0.266 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 2.218 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.122 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156.adb 
Command       db_write done; 0.103 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156 
Command       gen_tb_info done; 0.128 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157'.
Command       create_rtl_model done; 0.269 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 2.230 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.109 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157.adb 
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157 
Command       gen_tb_info done; 0.125 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158'.
Command       create_rtl_model done; 0.263 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.821 seconds; current allocated memory: 2.240 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.109 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158.adb 
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158 
Command       gen_tb_info done; 0.169 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159'.
Command       create_rtl_model done; 0.268 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 2.252 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159.adb 
Execute       db_write -model LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159 
Command       gen_tb_info done; 0.118 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sigm -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 2.259 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sigm -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_sigm 
Execute       gen_rtl sigm -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_sigm 
Execute       syn_report -csynth -model sigm -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/sigm_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model sigm -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/sigm_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model sigm -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model sigm -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm.adb 
Execute       db_write -model sigm -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sigm -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hyper_tan' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hyper_tan -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hyper_tan'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.232 seconds; current allocated memory: 2.259 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl hyper_tan -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_hyper_tan 
Execute       gen_rtl hyper_tan -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_hyper_tan 
Execute       syn_report -csynth -model hyper_tan -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/hyper_tan_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model hyper_tan -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/hyper_tan_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model hyper_tan -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       db_write -model hyper_tan -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan.adb 
Execute       db_write -model hyper_tan -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hyper_tan -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul> -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2546' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2547' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2548' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2549' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2550' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2551' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2553' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2554' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2555' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2556' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2557' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2558' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2559' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2560' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2561' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2562' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2564' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2565' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2566' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2567' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2568' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2569' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state1_7' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_22s_22_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_12s_22_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_12s_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_s'.
Command       create_rtl_model done; 3.349 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.568 seconds; current allocated memory: 2.286 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul> -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_s 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul> -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_s 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul> -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_s_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.173 sec.
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul> -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_s_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul> -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.821 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul> -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s.adb 
Command       db_write done; 0.264 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul> -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul> -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s 
Command       gen_tb_info done; 2.171 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_product_8ul_8ul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dot_product<8ul, 8ul>.1 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_12s_12s_24_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_5_12_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_product_8ul_8ul_1'.
Command       create_rtl_model done; 0.172 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.079 seconds; current allocated memory: 2.303 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl dot_product<8ul, 8ul>.1 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_dot_product_8ul_8ul_1 
Execute       gen_rtl dot_product<8ul, 8ul>.1 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_dot_product_8ul_8ul_1 
Execute       syn_report -csynth -model dot_product<8ul, 8ul>.1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/dot_product_8ul_8ul_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model dot_product<8ul, 8ul>.1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/dot_product_8ul_8ul_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model dot_product<8ul, 8ul>.1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.181 sec.
Execute       db_write -model dot_product<8ul, 8ul>.1 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1.adb 
Command       db_write done; 0.179 sec.
Execute       db_write -model dot_product<8ul, 8ul>.1 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dot_product<8ul, 8ul>.1 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1'.
Command       create_rtl_model done; 0.251 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.062 seconds; current allocated memory: 2.317 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.119 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1.adb 
Command       db_write done; 0.162 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146'.
Command       create_rtl_model done; 0.274 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 2.332 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.134 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146.adb 
Command       db_write done; 0.166 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147'.
Command       create_rtl_model done; 0.278 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 2.347 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147.adb 
Command       db_write done; 0.162 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.858 seconds; current allocated memory: 2.363 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.135 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148.adb 
Command       db_write done; 0.165 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149'.
Command       create_rtl_model done; 0.271 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 2.377 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.142 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149.adb 
Command       db_write done; 0.169 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150'.
Command       create_rtl_model done; 0.269 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.393 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.138 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150.adb 
Command       db_write done; 0.171 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151'.
Command       create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 2.407 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.134 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151.adb 
Command       db_write done; 0.172 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152'.
Command       create_rtl_model done; 0.28 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.903 seconds; current allocated memory: 2.423 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.135 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152.adb 
Command       db_write done; 0.188 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LSTM_8ul_8ul_8ul_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model LSTM<8ul, 8ul, 8ul>.2 -top_prefix network_top_ -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12s_12s_22s_22_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_12s_22_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_12s_24_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'LSTM_8ul_8ul_8ul_2'.
Command       create_rtl_model done; 0.792 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.448 seconds; current allocated memory: 2.466 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2 -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top_LSTM_8ul_8ul_8ul_2 
Execute       gen_rtl LSTM<8ul, 8ul, 8ul>.2 -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top_LSTM_8ul_8ul_8ul_2 
Execute       syn_report -csynth -model LSTM<8ul, 8ul, 8ul>.2 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -rtlxml -model LSTM<8ul, 8ul, 8ul>.2 -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/LSTM_8ul_8ul_8ul_2_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -verbosereport -model LSTM<8ul, 8ul, 8ul>.2 -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.817 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2 -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2.adb 
Command       db_write done; 0.335 sec.
Execute       db_write -model LSTM<8ul, 8ul, 8ul>.2 -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info LSTM<8ul, 8ul, 8ul>.2 -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'network_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model network_top -top_prefix  -sub_prefix network_top_ -mg_file C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'network_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'network_top/myparams' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'network_top/inp' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'network_top/out_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'network_top/init_params' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'network_top/store_result' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'network_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2619' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2620' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2632' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2644' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2647' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2648' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2649' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2650' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2652' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2653' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2621' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2622' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2623' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2624' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2625' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2626' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2627' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2628' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2630' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2631' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2633' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2634' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2635' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2636' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2637' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2638' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2639' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2641' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2642' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2643' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2645' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2646' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2830' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2831' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2843' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2855' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2858' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2859' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2861' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2862' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2863' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2864' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2832' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2833' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2834' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2835' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2836' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2837' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2839' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2840' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2841' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2842' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2844' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2845' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2846' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2847' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2848' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2850' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2851' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2852' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2853' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2854' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2856' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2857' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2865' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2866' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2878' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2890' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2894' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2895' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2896' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2897' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2898' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2899' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2867' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2868' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2869' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2870' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2872' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2873' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2874' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2875' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2876' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2877' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2879' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2880' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2881' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2883' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2884' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2885' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2886' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2887' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2888' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2889' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2891' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2892' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2900' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2901' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2913' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2925' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2929' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2930' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2931' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2932' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2933' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2934' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2902' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2903' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2905' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2906' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2907' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2908' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2909' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2910' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2911' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2912' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2914' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2916' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2917' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2918' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2919' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2920' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2921' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2922' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2923' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2924' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2927' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2928' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2935' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2936' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2949' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2961' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2964' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2965' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2966' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2967' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2968' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2969' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2938' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2939' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2940' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2941' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2942' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2943' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2944' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2945' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2946' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2947' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2950' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2951' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2952' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2953' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2954' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2955' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2956' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2957' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2958' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2960' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2962' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2963' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2971' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2972' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2984' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2996' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2999' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3000' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3001' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3002' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3004' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3005' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2973' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2974' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2975' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2976' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2977' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2978' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2979' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2980' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2982' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2983' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2985' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2986' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2987' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2988' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2989' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2990' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2991' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2993' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2994' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2995' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2997' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2998' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3006' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3007' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3019' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3031' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3034' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3035' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3037' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3038' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3039' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3040' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3008' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3009' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3010' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3011' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3012' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3013' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3015' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3016' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3017' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3018' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3020' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3021' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3022' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3023' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3024' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3026' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3027' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3028' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3029' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3030' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3032' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3033' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3041' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3042' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3054' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3066' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3070' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3071' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3072' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3073' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3074' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3075' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3043' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3044' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3045' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3046' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3048' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3049' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3050' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3051' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3052' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3053' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3055' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3056' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3057' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3059' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3060' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3061' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3062' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3063' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3064' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3065' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3067' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3068' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3076' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3077' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3089' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1603' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1604' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1605' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1606' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1607' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1608' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3078' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3079' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3081' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3082' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3083' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3084' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3085' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3086' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3087' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3088' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3090' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3092' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3093' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3094' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3095' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3096' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3097' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3098' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3099' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_999' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1602' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1609' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1610' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1621' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1632' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1635' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1636' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1637' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1638' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1639' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1640' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1611' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1612' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1613' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1614' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1615' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1616' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1617' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1618' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1619' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1620' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1622' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1623' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1624' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1625' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1626' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1627' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1628' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1629' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1630' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1631' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1633' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1634' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2654' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2655' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2667' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2679' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2682' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2683' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2685' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2686' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2687' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2688' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2656' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2657' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2658' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2659' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2660' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2661' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2663' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2664' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2665' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2666' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2668' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2669' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2670' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2671' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2672' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2674' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2675' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2676' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2677' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2678' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2680' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2681' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2689' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2690' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2702' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2714' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2718' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2719' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2720' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2721' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2722' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2723' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2691' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2692' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2693' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2694' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2696' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2697' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2698' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2699' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2700' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2701' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2703' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2704' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2705' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2707' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2708' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2709' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2710' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2711' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2712' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2713' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2715' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2716' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2724' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2725' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2726' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2727' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2729' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2730' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2731' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2732' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2733' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2734' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2735' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2736' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2737' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2738' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2740' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2741' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2742' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2743' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2744' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2745' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2746' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2747' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2748' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2749' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2751' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2752' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2753' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2754' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2755' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2756' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2757' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2758' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2759' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2760' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2773' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2785' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2788' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2789' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2790' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2791' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2792' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2793' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2762' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2763' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2764' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2765' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2766' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2767' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2768' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2769' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2770' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2771' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2774' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2775' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2776' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2777' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2778' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2779' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2780' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2781' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2782' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2784' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2786' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2787' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2795' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2796' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2808' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2820' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2823' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2824' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2825' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2826' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2828' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2829' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2797' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2798' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2799' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2800' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2801' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2802' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2803' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2804' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2806' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2807' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2809' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2810' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2811' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2812' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2813' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2814' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2815' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2817' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2818' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2819' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2821' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2822' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1641' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1642' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1653' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1664' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1667' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1668' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1669' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1670' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1671' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1672' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1643' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1644' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1645' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1646' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1647' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1648' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1649' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1650' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1651' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1652' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1654' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1655' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1656' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1657' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1658' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1659' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1660' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1661' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1662' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1663' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1665' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1666' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1833' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1834' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1845' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1856' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1859' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1860' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1861' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1862' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1863' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1864' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1835' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1836' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1837' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1838' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1839' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1840' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1841' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1842' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1843' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1844' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1846' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1847' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1848' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1849' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1850' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1851' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1852' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1853' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1854' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1855' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1857' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1858' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1865' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1866' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1877' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1888' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1891' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1892' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1893' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1894' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1895' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1896' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1867' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1868' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1869' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1870' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1871' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1872' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1873' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1874' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1875' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1876' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1878' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1879' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1880' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1881' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1882' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1883' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1884' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1885' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1886' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1887' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1889' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1890' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1897' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1898' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1909' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1920' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1923' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1924' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1925' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1926' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1927' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1928' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1899' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1900' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1901' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1902' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1903' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1904' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1905' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1906' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1907' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1908' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1910' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1911' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1912' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1913' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1914' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1915' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1916' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1917' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1918' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1919' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1921' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1922' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1929' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1930' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1941' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1952' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1955' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1956' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1957' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1958' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1959' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1960' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1931' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1932' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1933' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1934' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1935' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1936' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1937' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1938' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1939' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1940' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1942' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1943' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1944' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1945' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1946' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1947' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1948' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1949' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1950' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1951' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1953' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1954' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1961' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1962' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1973' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1984' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1987' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1988' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1989' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1990' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1991' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1992' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1963' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1964' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1965' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1966' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1967' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1968' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1969' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1970' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1971' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1972' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1974' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1975' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1976' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1977' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1978' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1979' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1980' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1981' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1982' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1983' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1985' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1986' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1993' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1994' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2005' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2016' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2019' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2020' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2021' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2022' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2023' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2024' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1995' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1996' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1997' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1998' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1999' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2000' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2001' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2002' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2003' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2004' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2006' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2007' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2008' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2009' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2010' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2011' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2012' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2013' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2014' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2015' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2017' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2018' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2025' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2026' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2037' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2048' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2051' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2052' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2053' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2054' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2055' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2056' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2027' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2028' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2029' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2030' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2031' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2032' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2033' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2034' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2035' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2036' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2038' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2039' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2040' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2041' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2042' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2043' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2044' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2045' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2046' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2047' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2049' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2050' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2057' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2058' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2069' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2080' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2083' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2084' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2085' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2086' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2087' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2088' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2059' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2060' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2061' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2062' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2063' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2064' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2065' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2066' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2067' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2068' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2070' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2071' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2072' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2073' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2074' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2075' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2076' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2077' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2078' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2079' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2081' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2082' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2089' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2090' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2091' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2092' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2093' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2094' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2095' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2096' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2097' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2098' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2099' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1673' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1674' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1685' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1696' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1699' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1700' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1701' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1702' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1703' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1704' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1675' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1676' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1677' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1678' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1679' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1680' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1681' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1682' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1683' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1684' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1686' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1687' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1688' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1689' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1690' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1691' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1692' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1693' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1694' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1695' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1697' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1698' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1705' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1706' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1717' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1728' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1731' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1732' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1733' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1734' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1735' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1736' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1707' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1708' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1709' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1710' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1711' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1712' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1713' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1714' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1715' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1716' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1718' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1719' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1720' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1721' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1722' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1723' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1724' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1725' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1726' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1727' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1729' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1730' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1737' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1738' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1739' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1740' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1741' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1742' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1743' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1744' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1745' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1746' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1747' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1748' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1749' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1750' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1751' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1752' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1753' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1754' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1755' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1756' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1757' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1758' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1759' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1760' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1761' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1762' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1763' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1764' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1765' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1766' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1767' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1768' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1769' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1770' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1781' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1792' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1795' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1796' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1797' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1798' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1799' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1800' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1771' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1772' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1773' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1774' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1775' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1776' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1777' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1778' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1779' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1780' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1782' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1783' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1784' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1785' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1786' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1787' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1788' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1789' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1790' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1791' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1793' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1794' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1801' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1802' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1813' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1824' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1827' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1828' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1829' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1830' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1831' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1832' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1803' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1804' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1805' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1806' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1807' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1808' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1809' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1810' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1811' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1812' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1814' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1815' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1816' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1817' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1818' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1819' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1820' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1821' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1822' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1823' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1825' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1826' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2585' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2706' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2739' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2750' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2761' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2772' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2783' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2794' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2519' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2530' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2541' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2552' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2563' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2574' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2596' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2607' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2618' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2629' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2640' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2651' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2662' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2673' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2684' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2695' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2717' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2728' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2805' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2816' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2937' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3058' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3091' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2827' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2838' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2849' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2860' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2871' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2882' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2893' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2904' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2915' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2926' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2948' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2959' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2970' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2981' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2992' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3003' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3014' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3025' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3036' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3047' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3069' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3080' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_weights3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2512' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2513' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2514' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2515' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2516' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2517' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2518' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2520' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2521' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2522' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2523' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2524' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2525' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2526' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2527' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2528' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2529' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2531' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2532' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2533' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2534' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2535' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2536' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2537' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2538' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2539' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2540' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2542' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2543' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2544' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2545' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_inp_internal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_inp_internal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_inp_internal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_inp_internal_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_inp_internal_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_inp_internal_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_inp_internal_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_inp_internal_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2594' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2595' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2597' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2598' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2599' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2600' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2601' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2602' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2603' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2604' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2605' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2606' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2608' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2609' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2610' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2611' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2612' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2613' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2614' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2615' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2616' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2617' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_32_ap_int_32_output2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2570' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2571' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2572' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2573' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2575' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2576' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2577' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2578' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2579' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2580' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2581' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2582' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2583' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2584' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2586' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2587' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2588' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2589' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2590' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2591' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2592' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ11network_topP13params_structP8ap_fixedILi12ELi2EL9ap_q_mode0EL9ap_o_mode3ELi_2593' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_hidden_state3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'network_top_params_struct_ap_fixed_ap_fixed_ap_int_ap_int_32_cell_state3_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'myparams', 'init_params', 'store_result' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top/inp_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top/inp_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top/inp_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'network_top/inp_Din_B' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'network_top' is 7296 from HDL expression: (1'b1 == ap_CS_fsm_state188)
INFO: [RTGEN 206-100] Finished creating RTL model for 'network_top'.
Command       create_rtl_model done; 124.745 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 77 seconds. CPU system time: 5 seconds. Elapsed time: 126.576 seconds; current allocated memory: 2.489 GB.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl network_top -istop -style xilinx -f -lang vhdl -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/vhdl/network_top 
Command       gen_rtl done; 0.894 sec.
Execute       gen_rtl network_top -istop -style xilinx -f -lang vlog -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/verilog/network_top 
Command       gen_rtl done; 0.252 sec.
Execute       syn_report -csynth -model network_top -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_csynth.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.195 sec.
Execute       syn_report -rtlxml -model network_top -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/network_top_csynth.xml 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 0.152 sec.
Execute       syn_report -verbosereport -model network_top -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.verbose.rpt 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Command       syn_report done; 2.203 sec.
Execute       db_write -model network_top -f -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.adb 
Command       db_write done; 0.764 sec.
Execute       db_write -model network_top -bindview -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info network_top -p C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top 
Command       gen_tb_info done; 1.969 sec.
Execute       export_constraint_db -f -tool general -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.constraint.tcl 
Execute       syn_report -designview -model network_top -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.design.xml 
Command       syn_report done; 2.666 sec.
Execute       syn_report -csynthDesign -model network_top -o C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/csynth.rpt -MHOut C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu7ev-ffvc1156-2-e 
Execute           ap_family_info -name xczu7ev-ffvc1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu7ev-ffvc1156-2-e -data family 
Execute       syn_report -wcfg -model network_top -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model network_top -o C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.protoinst 
Execute       sc_get_clocks network_top 
Execute       send_msg_by_id INFO @200-503@%s%s 10 10 
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 10', using 10 ns in generated Vivado XDC
Execute       sc_get_portdomain network_top 
INFO-FLOW: Model list for RTL component generation: network_top_Pipeline_load_weight1_matrix_inner_loop network_top_Pipeline_load_weight1_matrix_inner_loop1 network_top_Pipeline_load_weight1_matrix_inner_loop2 network_top_Pipeline_load_weight1_matrix_inner_loop3 network_top_Pipeline_load_weight1_matrix_inner_loop4 network_top_Pipeline_load_weight1_matrix_inner_loop5 network_top_Pipeline_load_weight1_matrix_inner_loop6 network_top_Pipeline_load_weight1_matrix_inner_loop7 network_top_Pipeline_load_weight1_matrix_inner_loop8 network_top_Pipeline_load_weight1_matrix_inner_loop9 network_top_Pipeline_load_weight1_matrix_inner_loop10 network_top_Pipeline_load_weight1_matrix_inner_loop11 network_top_Pipeline_load_weight1_matrix_inner_loop12 network_top_Pipeline_load_weight1_matrix_inner_loop13 network_top_Pipeline_load_weight1_matrix_inner_loop14 network_top_Pipeline_load_weight1_matrix_inner_loop15 network_top_Pipeline_load_weight2_matrix_inner_loop network_top_Pipeline_load_weight2_matrix_inner_loop16 network_top_Pipeline_load_weight2_matrix_inner_loop17 network_top_Pipeline_load_weight2_matrix_inner_loop18 network_top_Pipeline_load_weight2_matrix_inner_loop19 network_top_Pipeline_load_weight2_matrix_inner_loop20 network_top_Pipeline_load_weight2_matrix_inner_loop21 network_top_Pipeline_load_weight2_matrix_inner_loop22 network_top_Pipeline_load_weight2_matrix_inner_loop23 network_top_Pipeline_load_weight2_matrix_inner_loop24 network_top_Pipeline_load_weight2_matrix_inner_loop25 network_top_Pipeline_load_weight2_matrix_inner_loop26 network_top_Pipeline_load_weight2_matrix_inner_loop27 network_top_Pipeline_load_weight2_matrix_inner_loop28 network_top_Pipeline_load_weight2_matrix_inner_loop29 network_top_Pipeline_load_weight2_matrix_inner_loop30 network_top_Pipeline_load_weight3_matrix_inner_loop network_top_Pipeline_load_weight3_matrix_inner_loop31 network_top_Pipeline_load_weight3_matrix_inner_loop32 network_top_Pipeline_load_weight3_matrix_inner_loop33 network_top_Pipeline_load_weight3_matrix_inner_loop34 network_top_Pipeline_load_weight3_matrix_inner_loop35 network_top_Pipeline_load_weight3_matrix_inner_loop36 network_top_Pipeline_load_weight3_matrix_inner_loop37 network_top_Pipeline_load_weight3_matrix_inner_loop38 network_top_Pipeline_load_weight3_matrix_inner_loop39 network_top_Pipeline_load_weight3_matrix_inner_loop40 network_top_Pipeline_load_weight3_matrix_inner_loop41 network_top_Pipeline_load_weight3_matrix_inner_loop42 network_top_Pipeline_load_weight3_matrix_inner_loop43 network_top_Pipeline_load_weight3_matrix_inner_loop44 network_top_Pipeline_load_weight3_matrix_inner_loop45 network_top_Pipeline_load_biases3_matrix {dot_product<8ul, 8ul>} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_1} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_153} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_154} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_155} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_156} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_157} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_158} {LSTM<8ul, 8ul, 8ul>_Pipeline_OUTTER_LOOP_159} sigm hyper_tan {LSTM<8ul, 8ul, 8ul>} {dot_product<8ul, 8ul>.1} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_1} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_146} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_147} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_148} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_149} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_150} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_151} {LSTM<8ul, 8ul, 8ul>.2_Pipeline_OUTTER_LOOP_152} {LSTM<8ul, 8ul, 8ul>.2} network_top
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop1] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop2] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop3] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop4] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop5] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop6] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop7] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop8] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop9] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop10] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop11] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop12] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop13] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop14] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight1_matrix_inner_loop15] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop16] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop17] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop18] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop19] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop20] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop21] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop22] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop23] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop24] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop25] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop26] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop27] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop28] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop29] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight2_matrix_inner_loop30] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop31] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop32] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop33] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop34] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop35] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop36] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop37] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop38] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop39] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop40] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop41] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop42] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop43] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop44] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_weight3_matrix_inner_loop45] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [network_top_Pipeline_load_biases3_matrix] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dot_product_8ul_8ul_s] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s.compgen.tcl 
INFO-FLOW: Found component network_top_mux_32_5_12_1_1.
INFO-FLOW: Append model network_top_mux_32_5_12_1_1
INFO-FLOW: Found component network_top_mul_12s_12s_24_1_1.
INFO-FLOW: Append model network_top_mul_12s_12s_24_1_1
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sigm] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm.compgen.tcl 
INFO-FLOW: Handling components in module [hyper_tan] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan.compgen.tcl 
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_s] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s.compgen.tcl 
INFO-FLOW: Found component network_top_mul_12s_12s_22_1_1.
INFO-FLOW: Append model network_top_mul_12s_12s_22_1_1
INFO-FLOW: Found component network_top_mac_muladd_12s_12s_22s_22_4_1.
INFO-FLOW: Append model network_top_mac_muladd_12s_12s_22s_22_4_1
INFO-FLOW: Handling components in module [dot_product_8ul_8ul_1] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1.compgen.tcl 
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152.compgen.tcl 
INFO-FLOW: Found component network_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [LSTM_8ul_8ul_8ul_2] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2.compgen.tcl 
INFO-FLOW: Handling components in module [network_top] ... 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.compgen.tcl 
INFO-FLOW: Found component network_top_gmem_m_axi.
INFO-FLOW: Append model network_top_gmem_m_axi
INFO-FLOW: Found component network_top_control_s_axi.
INFO-FLOW: Append model network_top_control_s_axi
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop1
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop2
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop3
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop4
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop5
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop6
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop7
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop8
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop9
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop10
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop11
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop12
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop13
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop14
INFO-FLOW: Append model network_top_Pipeline_load_weight1_matrix_inner_loop15
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop16
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop17
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop18
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop19
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop20
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop21
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop22
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop23
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop24
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop25
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop26
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop27
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop28
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop29
INFO-FLOW: Append model network_top_Pipeline_load_weight2_matrix_inner_loop30
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop31
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop32
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop33
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop34
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop35
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop36
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop37
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop38
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop39
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop40
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop41
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop42
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop43
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop44
INFO-FLOW: Append model network_top_Pipeline_load_weight3_matrix_inner_loop45
INFO-FLOW: Append model network_top_Pipeline_load_biases3_matrix
INFO-FLOW: Append model dot_product_8ul_8ul_s
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159
INFO-FLOW: Append model sigm
INFO-FLOW: Append model hyper_tan
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_s
INFO-FLOW: Append model dot_product_8ul_8ul_1
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152
INFO-FLOW: Append model LSTM_8ul_8ul_8ul_2
INFO-FLOW: Append model network_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_mux_32_5_12_1_1 network_top_mul_12s_12s_24_1_1 network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_mul_12s_12s_22_1_1 network_top_mac_muladd_12s_12s_22s_22_4_1 network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_flow_control_loop_pipe_sequential_init network_top_gmem_m_axi network_top_control_s_axi network_top_Pipeline_load_weight1_matrix_inner_loop network_top_Pipeline_load_weight1_matrix_inner_loop1 network_top_Pipeline_load_weight1_matrix_inner_loop2 network_top_Pipeline_load_weight1_matrix_inner_loop3 network_top_Pipeline_load_weight1_matrix_inner_loop4 network_top_Pipeline_load_weight1_matrix_inner_loop5 network_top_Pipeline_load_weight1_matrix_inner_loop6 network_top_Pipeline_load_weight1_matrix_inner_loop7 network_top_Pipeline_load_weight1_matrix_inner_loop8 network_top_Pipeline_load_weight1_matrix_inner_loop9 network_top_Pipeline_load_weight1_matrix_inner_loop10 network_top_Pipeline_load_weight1_matrix_inner_loop11 network_top_Pipeline_load_weight1_matrix_inner_loop12 network_top_Pipeline_load_weight1_matrix_inner_loop13 network_top_Pipeline_load_weight1_matrix_inner_loop14 network_top_Pipeline_load_weight1_matrix_inner_loop15 network_top_Pipeline_load_weight2_matrix_inner_loop network_top_Pipeline_load_weight2_matrix_inner_loop16 network_top_Pipeline_load_weight2_matrix_inner_loop17 network_top_Pipeline_load_weight2_matrix_inner_loop18 network_top_Pipeline_load_weight2_matrix_inner_loop19 network_top_Pipeline_load_weight2_matrix_inner_loop20 network_top_Pipeline_load_weight2_matrix_inner_loop21 network_top_Pipeline_load_weight2_matrix_inner_loop22 network_top_Pipeline_load_weight2_matrix_inner_loop23 network_top_Pipeline_load_weight2_matrix_inner_loop24 network_top_Pipeline_load_weight2_matrix_inner_loop25 network_top_Pipeline_load_weight2_matrix_inner_loop26 network_top_Pipeline_load_weight2_matrix_inner_loop27 network_top_Pipeline_load_weight2_matrix_inner_loop28 network_top_Pipeline_load_weight2_matrix_inner_loop29 network_top_Pipeline_load_weight2_matrix_inner_loop30 network_top_Pipeline_load_weight3_matrix_inner_loop network_top_Pipeline_load_weight3_matrix_inner_loop31 network_top_Pipeline_load_weight3_matrix_inner_loop32 network_top_Pipeline_load_weight3_matrix_inner_loop33 network_top_Pipeline_load_weight3_matrix_inner_loop34 network_top_Pipeline_load_weight3_matrix_inner_loop35 network_top_Pipeline_load_weight3_matrix_inner_loop36 network_top_Pipeline_load_weight3_matrix_inner_loop37 network_top_Pipeline_load_weight3_matrix_inner_loop38 network_top_Pipeline_load_weight3_matrix_inner_loop39 network_top_Pipeline_load_weight3_matrix_inner_loop40 network_top_Pipeline_load_weight3_matrix_inner_loop41 network_top_Pipeline_load_weight3_matrix_inner_loop42 network_top_Pipeline_load_weight3_matrix_inner_loop43 network_top_Pipeline_load_weight3_matrix_inner_loop44 network_top_Pipeline_load_weight3_matrix_inner_loop45 network_top_Pipeline_load_biases3_matrix dot_product_8ul_8ul_s LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159 sigm hyper_tan LSTM_8ul_8ul_8ul_s dot_product_8ul_8ul_1 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152 LSTM_8ul_8ul_8ul_2 network_top
INFO-FLOW: Generating C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_mux_32_5_12_1_1
INFO-FLOW: To file: write model network_top_mul_12s_12s_24_1_1
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_mul_12s_12s_22_1_1
INFO-FLOW: To file: write model network_top_mac_muladd_12s_12s_22s_22_4_1
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model network_top_gmem_m_axi
INFO-FLOW: To file: write model network_top_control_s_axi
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop1
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop2
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop3
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop4
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop5
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop6
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop7
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop8
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop9
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop10
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop11
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop12
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop13
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop14
INFO-FLOW: To file: write model network_top_Pipeline_load_weight1_matrix_inner_loop15
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop16
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop17
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop18
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop19
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop20
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop21
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop22
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop23
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop24
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop25
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop26
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop27
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop28
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop29
INFO-FLOW: To file: write model network_top_Pipeline_load_weight2_matrix_inner_loop30
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop31
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop32
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop33
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop34
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop35
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop36
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop37
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop38
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop39
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop40
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop41
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop42
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop43
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop44
INFO-FLOW: To file: write model network_top_Pipeline_load_weight3_matrix_inner_loop45
INFO-FLOW: To file: write model network_top_Pipeline_load_biases3_matrix
INFO-FLOW: To file: write model dot_product_8ul_8ul_s
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159
INFO-FLOW: To file: write model sigm
INFO-FLOW: To file: write model hyper_tan
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_s
INFO-FLOW: To file: write model dot_product_8ul_8ul_1
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152
INFO-FLOW: To file: write model LSTM_8ul_8ul_8ul_2
INFO-FLOW: To file: write model network_top
INFO-FLOW: Generating C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/vhdl' dstVlogDir='C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/vlog' tclDir='C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db' modelList='network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_mux_32_5_12_1_1
network_top_mul_12s_12s_24_1_1
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_mul_12s_12s_22_1_1
network_top_mac_muladd_12s_12s_22s_22_4_1
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_gmem_m_axi
network_top_control_s_axi
network_top_Pipeline_load_weight1_matrix_inner_loop
network_top_Pipeline_load_weight1_matrix_inner_loop1
network_top_Pipeline_load_weight1_matrix_inner_loop2
network_top_Pipeline_load_weight1_matrix_inner_loop3
network_top_Pipeline_load_weight1_matrix_inner_loop4
network_top_Pipeline_load_weight1_matrix_inner_loop5
network_top_Pipeline_load_weight1_matrix_inner_loop6
network_top_Pipeline_load_weight1_matrix_inner_loop7
network_top_Pipeline_load_weight1_matrix_inner_loop8
network_top_Pipeline_load_weight1_matrix_inner_loop9
network_top_Pipeline_load_weight1_matrix_inner_loop10
network_top_Pipeline_load_weight1_matrix_inner_loop11
network_top_Pipeline_load_weight1_matrix_inner_loop12
network_top_Pipeline_load_weight1_matrix_inner_loop13
network_top_Pipeline_load_weight1_matrix_inner_loop14
network_top_Pipeline_load_weight1_matrix_inner_loop15
network_top_Pipeline_load_weight2_matrix_inner_loop
network_top_Pipeline_load_weight2_matrix_inner_loop16
network_top_Pipeline_load_weight2_matrix_inner_loop17
network_top_Pipeline_load_weight2_matrix_inner_loop18
network_top_Pipeline_load_weight2_matrix_inner_loop19
network_top_Pipeline_load_weight2_matrix_inner_loop20
network_top_Pipeline_load_weight2_matrix_inner_loop21
network_top_Pipeline_load_weight2_matrix_inner_loop22
network_top_Pipeline_load_weight2_matrix_inner_loop23
network_top_Pipeline_load_weight2_matrix_inner_loop24
network_top_Pipeline_load_weight2_matrix_inner_loop25
network_top_Pipeline_load_weight2_matrix_inner_loop26
network_top_Pipeline_load_weight2_matrix_inner_loop27
network_top_Pipeline_load_weight2_matrix_inner_loop28
network_top_Pipeline_load_weight2_matrix_inner_loop29
network_top_Pipeline_load_weight2_matrix_inner_loop30
network_top_Pipeline_load_weight3_matrix_inner_loop
network_top_Pipeline_load_weight3_matrix_inner_loop31
network_top_Pipeline_load_weight3_matrix_inner_loop32
network_top_Pipeline_load_weight3_matrix_inner_loop33
network_top_Pipeline_load_weight3_matrix_inner_loop34
network_top_Pipeline_load_weight3_matrix_inner_loop35
network_top_Pipeline_load_weight3_matrix_inner_loop36
network_top_Pipeline_load_weight3_matrix_inner_loop37
network_top_Pipeline_load_weight3_matrix_inner_loop38
network_top_Pipeline_load_weight3_matrix_inner_loop39
network_top_Pipeline_load_weight3_matrix_inner_loop40
network_top_Pipeline_load_weight3_matrix_inner_loop41
network_top_Pipeline_load_weight3_matrix_inner_loop42
network_top_Pipeline_load_weight3_matrix_inner_loop43
network_top_Pipeline_load_weight3_matrix_inner_loop44
network_top_Pipeline_load_weight3_matrix_inner_loop45
network_top_Pipeline_load_biases3_matrix
dot_product_8ul_8ul_s
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159
sigm
hyper_tan
LSTM_8ul_8ul_8ul_s
dot_product_8ul_8ul_1
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152
LSTM_8ul_8ul_8ul_2
network_top
' expOnly='0'
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s.compgen.tcl 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Command       ap_source done; 0.127 sec.
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2.compgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9 seconds. CPU system time: 2 seconds. Elapsed time: 11.648 seconds; current allocated memory: 2.489 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='network_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/LSTM_accelerator/hardware_accelerator/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_mux_32_5_12_1_1
network_top_mul_12s_12s_24_1_1
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_mul_12s_12s_22_1_1
network_top_mac_muladd_12s_12s_22s_22_4_1
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_flow_control_loop_pipe_sequential_init
network_top_gmem_m_axi
network_top_control_s_axi
network_top_Pipeline_load_weight1_matrix_inner_loop
network_top_Pipeline_load_weight1_matrix_inner_loop1
network_top_Pipeline_load_weight1_matrix_inner_loop2
network_top_Pipeline_load_weight1_matrix_inner_loop3
network_top_Pipeline_load_weight1_matrix_inner_loop4
network_top_Pipeline_load_weight1_matrix_inner_loop5
network_top_Pipeline_load_weight1_matrix_inner_loop6
network_top_Pipeline_load_weight1_matrix_inner_loop7
network_top_Pipeline_load_weight1_matrix_inner_loop8
network_top_Pipeline_load_weight1_matrix_inner_loop9
network_top_Pipeline_load_weight1_matrix_inner_loop10
network_top_Pipeline_load_weight1_matrix_inner_loop11
network_top_Pipeline_load_weight1_matrix_inner_loop12
network_top_Pipeline_load_weight1_matrix_inner_loop13
network_top_Pipeline_load_weight1_matrix_inner_loop14
network_top_Pipeline_load_weight1_matrix_inner_loop15
network_top_Pipeline_load_weight2_matrix_inner_loop
network_top_Pipeline_load_weight2_matrix_inner_loop16
network_top_Pipeline_load_weight2_matrix_inner_loop17
network_top_Pipeline_load_weight2_matrix_inner_loop18
network_top_Pipeline_load_weight2_matrix_inner_loop19
network_top_Pipeline_load_weight2_matrix_inner_loop20
network_top_Pipeline_load_weight2_matrix_inner_loop21
network_top_Pipeline_load_weight2_matrix_inner_loop22
network_top_Pipeline_load_weight2_matrix_inner_loop23
network_top_Pipeline_load_weight2_matrix_inner_loop24
network_top_Pipeline_load_weight2_matrix_inner_loop25
network_top_Pipeline_load_weight2_matrix_inner_loop26
network_top_Pipeline_load_weight2_matrix_inner_loop27
network_top_Pipeline_load_weight2_matrix_inner_loop28
network_top_Pipeline_load_weight2_matrix_inner_loop29
network_top_Pipeline_load_weight2_matrix_inner_loop30
network_top_Pipeline_load_weight3_matrix_inner_loop
network_top_Pipeline_load_weight3_matrix_inner_loop31
network_top_Pipeline_load_weight3_matrix_inner_loop32
network_top_Pipeline_load_weight3_matrix_inner_loop33
network_top_Pipeline_load_weight3_matrix_inner_loop34
network_top_Pipeline_load_weight3_matrix_inner_loop35
network_top_Pipeline_load_weight3_matrix_inner_loop36
network_top_Pipeline_load_weight3_matrix_inner_loop37
network_top_Pipeline_load_weight3_matrix_inner_loop38
network_top_Pipeline_load_weight3_matrix_inner_loop39
network_top_Pipeline_load_weight3_matrix_inner_loop40
network_top_Pipeline_load_weight3_matrix_inner_loop41
network_top_Pipeline_load_weight3_matrix_inner_loop42
network_top_Pipeline_load_weight3_matrix_inner_loop43
network_top_Pipeline_load_weight3_matrix_inner_loop44
network_top_Pipeline_load_weight3_matrix_inner_loop45
network_top_Pipeline_load_biases3_matrix
dot_product_8ul_8ul_s
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158
LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159
sigm
hyper_tan
LSTM_8ul_8ul_8ul_s
dot_product_8ul_8ul_1
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151
LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152
LSTM_8ul_8ul_8ul_2
network_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.compgen.dataonly.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.compgen.dataonly.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.rtl_wrap.cfg.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.compgen.dataonly.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop1.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop2.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop3.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop4.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop5.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop6.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop7.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop8.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop9.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop10.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop11.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop12.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop13.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop14.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight1_matrix_inner_loop15.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop16.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop17.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop18.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop19.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop20.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop21.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop22.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop23.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop24.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop25.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop26.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop27.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop28.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop29.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight2_matrix_inner_loop30.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop31.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop32.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop33.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop34.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop35.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop36.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop37.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop38.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop39.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop40.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop41.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop42.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop43.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop44.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_weight3_matrix_inner_loop45.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top_Pipeline_load_biases3_matrix.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_s.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/sigm.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/hyper_tan.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_s.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/dot_product_8ul_8ul_1.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/LSTM_8ul_8ul_8ul_2.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.tbgen.tcl 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info -quiet 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/network_top.constraint.tcl 
Execute       sc_get_clocks network_top 
Execute       source C:/LSTM_accelerator/hardware_accelerator/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE network_top LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE network_top LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0}} report_dict {TOPINST network_top MODULE2INSTS {network_top network_top network_top_Pipeline_load_weight1_matrix_inner_loop grp_network_top_Pipeline_load_weight1_matrix_inner_loop_fu_5109 network_top_Pipeline_load_weight1_matrix_inner_loop1 grp_network_top_Pipeline_load_weight1_matrix_inner_loop1_fu_5181 network_top_Pipeline_load_weight1_matrix_inner_loop2 grp_network_top_Pipeline_load_weight1_matrix_inner_loop2_fu_5252 network_top_Pipeline_load_weight1_matrix_inner_loop3 grp_network_top_Pipeline_load_weight1_matrix_inner_loop3_fu_5323 network_top_Pipeline_load_weight1_matrix_inner_loop4 grp_network_top_Pipeline_load_weight1_matrix_inner_loop4_fu_5394 network_top_Pipeline_load_weight1_matrix_inner_loop5 grp_network_top_Pipeline_load_weight1_matrix_inner_loop5_fu_5465 network_top_Pipeline_load_weight1_matrix_inner_loop6 grp_network_top_Pipeline_load_weight1_matrix_inner_loop6_fu_5536 network_top_Pipeline_load_weight1_matrix_inner_loop7 grp_network_top_Pipeline_load_weight1_matrix_inner_loop7_fu_5607 network_top_Pipeline_load_weight1_matrix_inner_loop8 grp_network_top_Pipeline_load_weight1_matrix_inner_loop8_fu_5678 network_top_Pipeline_load_weight1_matrix_inner_loop9 grp_network_top_Pipeline_load_weight1_matrix_inner_loop9_fu_5749 network_top_Pipeline_load_weight1_matrix_inner_loop10 grp_network_top_Pipeline_load_weight1_matrix_inner_loop10_fu_5820 network_top_Pipeline_load_weight1_matrix_inner_loop11 grp_network_top_Pipeline_load_weight1_matrix_inner_loop11_fu_5891 network_top_Pipeline_load_weight1_matrix_inner_loop12 grp_network_top_Pipeline_load_weight1_matrix_inner_loop12_fu_5962 network_top_Pipeline_load_weight1_matrix_inner_loop13 grp_network_top_Pipeline_load_weight1_matrix_inner_loop13_fu_6033 network_top_Pipeline_load_weight1_matrix_inner_loop14 grp_network_top_Pipeline_load_weight1_matrix_inner_loop14_fu_6104 network_top_Pipeline_load_weight1_matrix_inner_loop15 grp_network_top_Pipeline_load_weight1_matrix_inner_loop15_fu_6175 network_top_Pipeline_load_weight2_matrix_inner_loop grp_network_top_Pipeline_load_weight2_matrix_inner_loop_fu_6246 network_top_Pipeline_load_weight2_matrix_inner_loop16 grp_network_top_Pipeline_load_weight2_matrix_inner_loop16_fu_6317 network_top_Pipeline_load_weight2_matrix_inner_loop17 grp_network_top_Pipeline_load_weight2_matrix_inner_loop17_fu_6388 network_top_Pipeline_load_weight2_matrix_inner_loop18 grp_network_top_Pipeline_load_weight2_matrix_inner_loop18_fu_6459 network_top_Pipeline_load_weight2_matrix_inner_loop19 grp_network_top_Pipeline_load_weight2_matrix_inner_loop19_fu_6530 network_top_Pipeline_load_weight2_matrix_inner_loop20 grp_network_top_Pipeline_load_weight2_matrix_inner_loop20_fu_6601 network_top_Pipeline_load_weight2_matrix_inner_loop21 grp_network_top_Pipeline_load_weight2_matrix_inner_loop21_fu_6672 network_top_Pipeline_load_weight2_matrix_inner_loop22 grp_network_top_Pipeline_load_weight2_matrix_inner_loop22_fu_6743 network_top_Pipeline_load_weight2_matrix_inner_loop23 grp_network_top_Pipeline_load_weight2_matrix_inner_loop23_fu_6814 network_top_Pipeline_load_weight2_matrix_inner_loop24 grp_network_top_Pipeline_load_weight2_matrix_inner_loop24_fu_6885 network_top_Pipeline_load_weight2_matrix_inner_loop25 grp_network_top_Pipeline_load_weight2_matrix_inner_loop25_fu_6956 network_top_Pipeline_load_weight2_matrix_inner_loop26 grp_network_top_Pipeline_load_weight2_matrix_inner_loop26_fu_7027 network_top_Pipeline_load_weight2_matrix_inner_loop27 grp_network_top_Pipeline_load_weight2_matrix_inner_loop27_fu_7098 network_top_Pipeline_load_weight2_matrix_inner_loop28 grp_network_top_Pipeline_load_weight2_matrix_inner_loop28_fu_7169 network_top_Pipeline_load_weight2_matrix_inner_loop29 grp_network_top_Pipeline_load_weight2_matrix_inner_loop29_fu_7240 network_top_Pipeline_load_weight2_matrix_inner_loop30 grp_network_top_Pipeline_load_weight2_matrix_inner_loop30_fu_7311 network_top_Pipeline_load_weight3_matrix_inner_loop grp_network_top_Pipeline_load_weight3_matrix_inner_loop_fu_7382 network_top_Pipeline_load_weight3_matrix_inner_loop31 grp_network_top_Pipeline_load_weight3_matrix_inner_loop31_fu_7453 network_top_Pipeline_load_weight3_matrix_inner_loop32 grp_network_top_Pipeline_load_weight3_matrix_inner_loop32_fu_7524 network_top_Pipeline_load_weight3_matrix_inner_loop33 grp_network_top_Pipeline_load_weight3_matrix_inner_loop33_fu_7595 network_top_Pipeline_load_weight3_matrix_inner_loop34 grp_network_top_Pipeline_load_weight3_matrix_inner_loop34_fu_7666 network_top_Pipeline_load_weight3_matrix_inner_loop35 grp_network_top_Pipeline_load_weight3_matrix_inner_loop35_fu_7737 network_top_Pipeline_load_weight3_matrix_inner_loop36 grp_network_top_Pipeline_load_weight3_matrix_inner_loop36_fu_7808 network_top_Pipeline_load_weight3_matrix_inner_loop37 grp_network_top_Pipeline_load_weight3_matrix_inner_loop37_fu_7879 network_top_Pipeline_load_weight3_matrix_inner_loop38 grp_network_top_Pipeline_load_weight3_matrix_inner_loop38_fu_7950 network_top_Pipeline_load_weight3_matrix_inner_loop39 grp_network_top_Pipeline_load_weight3_matrix_inner_loop39_fu_8021 network_top_Pipeline_load_weight3_matrix_inner_loop40 grp_network_top_Pipeline_load_weight3_matrix_inner_loop40_fu_8092 network_top_Pipeline_load_weight3_matrix_inner_loop41 grp_network_top_Pipeline_load_weight3_matrix_inner_loop41_fu_8163 network_top_Pipeline_load_weight3_matrix_inner_loop42 grp_network_top_Pipeline_load_weight3_matrix_inner_loop42_fu_8234 network_top_Pipeline_load_weight3_matrix_inner_loop43 grp_network_top_Pipeline_load_weight3_matrix_inner_loop43_fu_8305 network_top_Pipeline_load_weight3_matrix_inner_loop44 grp_network_top_Pipeline_load_weight3_matrix_inner_loop44_fu_8376 network_top_Pipeline_load_weight3_matrix_inner_loop45 grp_network_top_Pipeline_load_weight3_matrix_inner_loop45_fu_8447 network_top_Pipeline_load_biases3_matrix grp_network_top_Pipeline_load_biases3_matrix_fu_8518 LSTM_8ul_8ul_8ul_s grp_LSTM_8ul_8ul_8ul_s_fu_8589 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1_fu_1234 dot_product_8ul_8ul_s {grp_dot_product_8ul_8ul_s_fu_1100 grp_dot_product_8ul_8ul_s_fu_1100 grp_dot_product_8ul_8ul_s_fu_1098 grp_dot_product_8ul_8ul_s_fu_1100 grp_dot_product_8ul_8ul_s_fu_1098 grp_dot_product_8ul_8ul_s_fu_1098 grp_dot_product_8ul_8ul_s_fu_1098 grp_dot_product_8ul_8ul_s_fu_1100} LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153_fu_2302 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154_fu_3370 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155_fu_4438 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156_fu_5506 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157_fu_6574 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158_fu_7642 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159_fu_8710 sigm {grp_sigm_fu_9778 grp_sigm_fu_9783 grp_sigm_fu_9788 grp_sigm_fu_9793 grp_sigm_fu_9798 grp_sigm_fu_9803 grp_sigm_fu_9808 grp_sigm_fu_9813 grp_sigm_fu_13544 grp_sigm_fu_13549 grp_sigm_fu_13554 grp_sigm_fu_13559 grp_sigm_fu_13564 grp_sigm_fu_13569 grp_sigm_fu_13574 grp_sigm_fu_13579} hyper_tan {grp_hyper_tan_fu_9818 grp_hyper_tan_fu_9823 grp_hyper_tan_fu_9828 grp_hyper_tan_fu_9833 grp_hyper_tan_fu_9838 grp_hyper_tan_fu_9843 grp_hyper_tan_fu_9848 grp_hyper_tan_fu_9853 grp_hyper_tan_fu_13584 grp_hyper_tan_fu_13589 grp_hyper_tan_fu_13594 grp_hyper_tan_fu_13599 grp_hyper_tan_fu_13604 grp_hyper_tan_fu_13609 grp_hyper_tan_fu_13614 grp_hyper_tan_fu_13619} LSTM_8ul_8ul_8ul_2 grp_LSTM_8ul_8ul_8ul_2_fu_9793 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1_fu_4968 dot_product_8ul_8ul_1 {grp_dot_product_8ul_8ul_1_fu_4348 grp_dot_product_8ul_8ul_1_fu_4348 grp_dot_product_8ul_8ul_1_fu_4346 grp_dot_product_8ul_8ul_1_fu_4348 grp_dot_product_8ul_8ul_1_fu_4346 grp_dot_product_8ul_8ul_1_fu_4346 grp_dot_product_8ul_8ul_1_fu_4346 grp_dot_product_8ul_8ul_1_fu_4348} LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146_fu_6040 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147_fu_7112 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148_fu_8184 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149_fu_9256 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150_fu_10328 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151_fu_11400 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152_fu_12472} INST2MODULE {network_top network_top grp_network_top_Pipeline_load_weight1_matrix_inner_loop_fu_5109 network_top_Pipeline_load_weight1_matrix_inner_loop grp_network_top_Pipeline_load_weight1_matrix_inner_loop1_fu_5181 network_top_Pipeline_load_weight1_matrix_inner_loop1 grp_network_top_Pipeline_load_weight1_matrix_inner_loop2_fu_5252 network_top_Pipeline_load_weight1_matrix_inner_loop2 grp_network_top_Pipeline_load_weight1_matrix_inner_loop3_fu_5323 network_top_Pipeline_load_weight1_matrix_inner_loop3 grp_network_top_Pipeline_load_weight1_matrix_inner_loop4_fu_5394 network_top_Pipeline_load_weight1_matrix_inner_loop4 grp_network_top_Pipeline_load_weight1_matrix_inner_loop5_fu_5465 network_top_Pipeline_load_weight1_matrix_inner_loop5 grp_network_top_Pipeline_load_weight1_matrix_inner_loop6_fu_5536 network_top_Pipeline_load_weight1_matrix_inner_loop6 grp_network_top_Pipeline_load_weight1_matrix_inner_loop7_fu_5607 network_top_Pipeline_load_weight1_matrix_inner_loop7 grp_network_top_Pipeline_load_weight1_matrix_inner_loop8_fu_5678 network_top_Pipeline_load_weight1_matrix_inner_loop8 grp_network_top_Pipeline_load_weight1_matrix_inner_loop9_fu_5749 network_top_Pipeline_load_weight1_matrix_inner_loop9 grp_network_top_Pipeline_load_weight1_matrix_inner_loop10_fu_5820 network_top_Pipeline_load_weight1_matrix_inner_loop10 grp_network_top_Pipeline_load_weight1_matrix_inner_loop11_fu_5891 network_top_Pipeline_load_weight1_matrix_inner_loop11 grp_network_top_Pipeline_load_weight1_matrix_inner_loop12_fu_5962 network_top_Pipeline_load_weight1_matrix_inner_loop12 grp_network_top_Pipeline_load_weight1_matrix_inner_loop13_fu_6033 network_top_Pipeline_load_weight1_matrix_inner_loop13 grp_network_top_Pipeline_load_weight1_matrix_inner_loop14_fu_6104 network_top_Pipeline_load_weight1_matrix_inner_loop14 grp_network_top_Pipeline_load_weight1_matrix_inner_loop15_fu_6175 network_top_Pipeline_load_weight1_matrix_inner_loop15 grp_network_top_Pipeline_load_weight2_matrix_inner_loop_fu_6246 network_top_Pipeline_load_weight2_matrix_inner_loop grp_network_top_Pipeline_load_weight2_matrix_inner_loop16_fu_6317 network_top_Pipeline_load_weight2_matrix_inner_loop16 grp_network_top_Pipeline_load_weight2_matrix_inner_loop17_fu_6388 network_top_Pipeline_load_weight2_matrix_inner_loop17 grp_network_top_Pipeline_load_weight2_matrix_inner_loop18_fu_6459 network_top_Pipeline_load_weight2_matrix_inner_loop18 grp_network_top_Pipeline_load_weight2_matrix_inner_loop19_fu_6530 network_top_Pipeline_load_weight2_matrix_inner_loop19 grp_network_top_Pipeline_load_weight2_matrix_inner_loop20_fu_6601 network_top_Pipeline_load_weight2_matrix_inner_loop20 grp_network_top_Pipeline_load_weight2_matrix_inner_loop21_fu_6672 network_top_Pipeline_load_weight2_matrix_inner_loop21 grp_network_top_Pipeline_load_weight2_matrix_inner_loop22_fu_6743 network_top_Pipeline_load_weight2_matrix_inner_loop22 grp_network_top_Pipeline_load_weight2_matrix_inner_loop23_fu_6814 network_top_Pipeline_load_weight2_matrix_inner_loop23 grp_network_top_Pipeline_load_weight2_matrix_inner_loop24_fu_6885 network_top_Pipeline_load_weight2_matrix_inner_loop24 grp_network_top_Pipeline_load_weight2_matrix_inner_loop25_fu_6956 network_top_Pipeline_load_weight2_matrix_inner_loop25 grp_network_top_Pipeline_load_weight2_matrix_inner_loop26_fu_7027 network_top_Pipeline_load_weight2_matrix_inner_loop26 grp_network_top_Pipeline_load_weight2_matrix_inner_loop27_fu_7098 network_top_Pipeline_load_weight2_matrix_inner_loop27 grp_network_top_Pipeline_load_weight2_matrix_inner_loop28_fu_7169 network_top_Pipeline_load_weight2_matrix_inner_loop28 grp_network_top_Pipeline_load_weight2_matrix_inner_loop29_fu_7240 network_top_Pipeline_load_weight2_matrix_inner_loop29 grp_network_top_Pipeline_load_weight2_matrix_inner_loop30_fu_7311 network_top_Pipeline_load_weight2_matrix_inner_loop30 grp_network_top_Pipeline_load_weight3_matrix_inner_loop_fu_7382 network_top_Pipeline_load_weight3_matrix_inner_loop grp_network_top_Pipeline_load_weight3_matrix_inner_loop31_fu_7453 network_top_Pipeline_load_weight3_matrix_inner_loop31 grp_network_top_Pipeline_load_weight3_matrix_inner_loop32_fu_7524 network_top_Pipeline_load_weight3_matrix_inner_loop32 grp_network_top_Pipeline_load_weight3_matrix_inner_loop33_fu_7595 network_top_Pipeline_load_weight3_matrix_inner_loop33 grp_network_top_Pipeline_load_weight3_matrix_inner_loop34_fu_7666 network_top_Pipeline_load_weight3_matrix_inner_loop34 grp_network_top_Pipeline_load_weight3_matrix_inner_loop35_fu_7737 network_top_Pipeline_load_weight3_matrix_inner_loop35 grp_network_top_Pipeline_load_weight3_matrix_inner_loop36_fu_7808 network_top_Pipeline_load_weight3_matrix_inner_loop36 grp_network_top_Pipeline_load_weight3_matrix_inner_loop37_fu_7879 network_top_Pipeline_load_weight3_matrix_inner_loop37 grp_network_top_Pipeline_load_weight3_matrix_inner_loop38_fu_7950 network_top_Pipeline_load_weight3_matrix_inner_loop38 grp_network_top_Pipeline_load_weight3_matrix_inner_loop39_fu_8021 network_top_Pipeline_load_weight3_matrix_inner_loop39 grp_network_top_Pipeline_load_weight3_matrix_inner_loop40_fu_8092 network_top_Pipeline_load_weight3_matrix_inner_loop40 grp_network_top_Pipeline_load_weight3_matrix_inner_loop41_fu_8163 network_top_Pipeline_load_weight3_matrix_inner_loop41 grp_network_top_Pipeline_load_weight3_matrix_inner_loop42_fu_8234 network_top_Pipeline_load_weight3_matrix_inner_loop42 grp_network_top_Pipeline_load_weight3_matrix_inner_loop43_fu_8305 network_top_Pipeline_load_weight3_matrix_inner_loop43 grp_network_top_Pipeline_load_weight3_matrix_inner_loop44_fu_8376 network_top_Pipeline_load_weight3_matrix_inner_loop44 grp_network_top_Pipeline_load_weight3_matrix_inner_loop45_fu_8447 network_top_Pipeline_load_weight3_matrix_inner_loop45 grp_network_top_Pipeline_load_biases3_matrix_fu_8518 network_top_Pipeline_load_biases3_matrix grp_LSTM_8ul_8ul_8ul_s_fu_8589 LSTM_8ul_8ul_8ul_s grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1_fu_1234 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1 grp_dot_product_8ul_8ul_s_fu_1100 dot_product_8ul_8ul_s grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153_fu_2302 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154_fu_3370 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154 grp_dot_product_8ul_8ul_s_fu_1098 dot_product_8ul_8ul_s grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155_fu_4438 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156_fu_5506 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157_fu_6574 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158_fu_7642 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159_fu_8710 LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159 grp_sigm_fu_9778 sigm grp_hyper_tan_fu_9818 hyper_tan grp_sigm_fu_9783 sigm grp_hyper_tan_fu_9823 hyper_tan grp_sigm_fu_9788 sigm grp_hyper_tan_fu_9828 hyper_tan grp_sigm_fu_9793 sigm grp_hyper_tan_fu_9833 hyper_tan grp_sigm_fu_9798 sigm grp_hyper_tan_fu_9838 hyper_tan grp_sigm_fu_9803 sigm grp_hyper_tan_fu_9843 hyper_tan grp_sigm_fu_9808 sigm grp_hyper_tan_fu_9848 hyper_tan grp_sigm_fu_9813 sigm grp_hyper_tan_fu_9853 hyper_tan grp_LSTM_8ul_8ul_8ul_2_fu_9793 LSTM_8ul_8ul_8ul_2 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1_fu_4968 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1 grp_dot_product_8ul_8ul_1_fu_4348 dot_product_8ul_8ul_1 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146_fu_6040 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147_fu_7112 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147 grp_dot_product_8ul_8ul_1_fu_4346 dot_product_8ul_8ul_1 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148_fu_8184 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149_fu_9256 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150_fu_10328 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151_fu_11400 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152_fu_12472 LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152 grp_sigm_fu_13544 sigm grp_hyper_tan_fu_13584 hyper_tan grp_sigm_fu_13549 sigm grp_hyper_tan_fu_13589 hyper_tan grp_sigm_fu_13554 sigm grp_hyper_tan_fu_13594 hyper_tan grp_sigm_fu_13559 sigm grp_hyper_tan_fu_13599 hyper_tan grp_sigm_fu_13564 sigm grp_hyper_tan_fu_13604 hyper_tan grp_sigm_fu_13569 sigm grp_hyper_tan_fu_13609 hyper_tan grp_sigm_fu_13574 sigm grp_hyper_tan_fu_13614 hyper_tan grp_sigm_fu_13579 sigm grp_hyper_tan_fu_13619 hyper_tan} INSTDATA {network_top {DEPTH 1 CHILDREN {grp_network_top_Pipeline_load_weight1_matrix_inner_loop_fu_5109 grp_network_top_Pipeline_load_weight1_matrix_inner_loop1_fu_5181 grp_network_top_Pipeline_load_weight1_matrix_inner_loop2_fu_5252 grp_network_top_Pipeline_load_weight1_matrix_inner_loop3_fu_5323 grp_network_top_Pipeline_load_weight1_matrix_inner_loop4_fu_5394 grp_network_top_Pipeline_load_weight1_matrix_inner_loop5_fu_5465 grp_network_top_Pipeline_load_weight1_matrix_inner_loop6_fu_5536 grp_network_top_Pipeline_load_weight1_matrix_inner_loop7_fu_5607 grp_network_top_Pipeline_load_weight1_matrix_inner_loop8_fu_5678 grp_network_top_Pipeline_load_weight1_matrix_inner_loop9_fu_5749 grp_network_top_Pipeline_load_weight1_matrix_inner_loop10_fu_5820 grp_network_top_Pipeline_load_weight1_matrix_inner_loop11_fu_5891 grp_network_top_Pipeline_load_weight1_matrix_inner_loop12_fu_5962 grp_network_top_Pipeline_load_weight1_matrix_inner_loop13_fu_6033 grp_network_top_Pipeline_load_weight1_matrix_inner_loop14_fu_6104 grp_network_top_Pipeline_load_weight1_matrix_inner_loop15_fu_6175 grp_network_top_Pipeline_load_weight2_matrix_inner_loop_fu_6246 grp_network_top_Pipeline_load_weight2_matrix_inner_loop16_fu_6317 grp_network_top_Pipeline_load_weight2_matrix_inner_loop17_fu_6388 grp_network_top_Pipeline_load_weight2_matrix_inner_loop18_fu_6459 grp_network_top_Pipeline_load_weight2_matrix_inner_loop19_fu_6530 grp_network_top_Pipeline_load_weight2_matrix_inner_loop20_fu_6601 grp_network_top_Pipeline_load_weight2_matrix_inner_loop21_fu_6672 grp_network_top_Pipeline_load_weight2_matrix_inner_loop22_fu_6743 grp_network_top_Pipeline_load_weight2_matrix_inner_loop23_fu_6814 grp_network_top_Pipeline_load_weight2_matrix_inner_loop24_fu_6885 grp_network_top_Pipeline_load_weight2_matrix_inner_loop25_fu_6956 grp_network_top_Pipeline_load_weight2_matrix_inner_loop26_fu_7027 grp_network_top_Pipeline_load_weight2_matrix_inner_loop27_fu_7098 grp_network_top_Pipeline_load_weight2_matrix_inner_loop28_fu_7169 grp_network_top_Pipeline_load_weight2_matrix_inner_loop29_fu_7240 grp_network_top_Pipeline_load_weight2_matrix_inner_loop30_fu_7311 grp_network_top_Pipeline_load_weight3_matrix_inner_loop_fu_7382 grp_network_top_Pipeline_load_weight3_matrix_inner_loop31_fu_7453 grp_network_top_Pipeline_load_weight3_matrix_inner_loop32_fu_7524 grp_network_top_Pipeline_load_weight3_matrix_inner_loop33_fu_7595 grp_network_top_Pipeline_load_weight3_matrix_inner_loop34_fu_7666 grp_network_top_Pipeline_load_weight3_matrix_inner_loop35_fu_7737 grp_network_top_Pipeline_load_weight3_matrix_inner_loop36_fu_7808 grp_network_top_Pipeline_load_weight3_matrix_inner_loop37_fu_7879 grp_network_top_Pipeline_load_weight3_matrix_inner_loop38_fu_7950 grp_network_top_Pipeline_load_weight3_matrix_inner_loop39_fu_8021 grp_network_top_Pipeline_load_weight3_matrix_inner_loop40_fu_8092 grp_network_top_Pipeline_load_weight3_matrix_inner_loop41_fu_8163 grp_network_top_Pipeline_load_weight3_matrix_inner_loop42_fu_8234 grp_network_top_Pipeline_load_weight3_matrix_inner_loop43_fu_8305 grp_network_top_Pipeline_load_weight3_matrix_inner_loop44_fu_8376 grp_network_top_Pipeline_load_weight3_matrix_inner_loop45_fu_8447 grp_network_top_Pipeline_load_biases3_matrix_fu_8518 grp_LSTM_8ul_8ul_8ul_s_fu_8589 grp_LSTM_8ul_8ul_8ul_2_fu_9793}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop_fu_5109 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop1_fu_5181 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop2_fu_5252 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop3_fu_5323 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop4_fu_5394 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop5_fu_5465 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop6_fu_5536 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop7_fu_5607 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop8_fu_5678 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop9_fu_5749 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop10_fu_5820 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop11_fu_5891 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop12_fu_5962 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop13_fu_6033 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop14_fu_6104 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight1_matrix_inner_loop15_fu_6175 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop_fu_6246 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop16_fu_6317 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop17_fu_6388 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop18_fu_6459 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop19_fu_6530 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop20_fu_6601 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop21_fu_6672 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop22_fu_6743 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop23_fu_6814 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop24_fu_6885 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop25_fu_6956 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop26_fu_7027 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop27_fu_7098 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop28_fu_7169 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop29_fu_7240 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight2_matrix_inner_loop30_fu_7311 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop_fu_7382 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop31_fu_7453 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop32_fu_7524 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop33_fu_7595 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop34_fu_7666 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop35_fu_7737 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop36_fu_7808 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop37_fu_7879 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop38_fu_7950 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop39_fu_8021 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop40_fu_8092 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop41_fu_8163 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop42_fu_8234 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop43_fu_8305 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop44_fu_8376 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_weight3_matrix_inner_loop45_fu_8447 {DEPTH 2 CHILDREN {}} grp_network_top_Pipeline_load_biases3_matrix_fu_8518 {DEPTH 2 CHILDREN {}} grp_LSTM_8ul_8ul_8ul_s_fu_8589 {DEPTH 2 CHILDREN {grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1_fu_1234 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153_fu_2302 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154_fu_3370 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155_fu_4438 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156_fu_5506 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157_fu_6574 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158_fu_7642 grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159_fu_8710 grp_sigm_fu_9778 grp_hyper_tan_fu_9818 grp_sigm_fu_9783 grp_hyper_tan_fu_9823 grp_sigm_fu_9788 grp_hyper_tan_fu_9828 grp_sigm_fu_9793 grp_hyper_tan_fu_9833 grp_sigm_fu_9798 grp_hyper_tan_fu_9838 grp_sigm_fu_9803 grp_hyper_tan_fu_9843 grp_sigm_fu_9808 grp_hyper_tan_fu_9848 grp_sigm_fu_9813 grp_hyper_tan_fu_9853}} grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1_fu_1234 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_s_fu_1100} grp_dot_product_8ul_8ul_s_fu_1100 {DEPTH 4 CHILDREN {}} grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153_fu_2302 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_s_fu_1100} grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154_fu_3370 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_s_fu_1098} grp_dot_product_8ul_8ul_s_fu_1098 {DEPTH 4 CHILDREN {}} grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155_fu_4438 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_s_fu_1100} grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156_fu_5506 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_s_fu_1098} grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157_fu_6574 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_s_fu_1098} grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158_fu_7642 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_s_fu_1098} grp_LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159_fu_8710 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_s_fu_1100} grp_sigm_fu_9778 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_9818 {DEPTH 3 CHILDREN {}} grp_sigm_fu_9783 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_9823 {DEPTH 3 CHILDREN {}} grp_sigm_fu_9788 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_9828 {DEPTH 3 CHILDREN {}} grp_sigm_fu_9793 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_9833 {DEPTH 3 CHILDREN {}} grp_sigm_fu_9798 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_9838 {DEPTH 3 CHILDREN {}} grp_sigm_fu_9803 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_9843 {DEPTH 3 CHILDREN {}} grp_sigm_fu_9808 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_9848 {DEPTH 3 CHILDREN {}} grp_sigm_fu_9813 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_9853 {DEPTH 3 CHILDREN {}} grp_LSTM_8ul_8ul_8ul_2_fu_9793 {DEPTH 2 CHILDREN {grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1_fu_4968 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146_fu_6040 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147_fu_7112 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148_fu_8184 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149_fu_9256 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150_fu_10328 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151_fu_11400 grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152_fu_12472 grp_sigm_fu_13544 grp_hyper_tan_fu_13584 grp_sigm_fu_13549 grp_hyper_tan_fu_13589 grp_sigm_fu_13554 grp_hyper_tan_fu_13594 grp_sigm_fu_13559 grp_hyper_tan_fu_13599 grp_sigm_fu_13564 grp_hyper_tan_fu_13604 grp_sigm_fu_13569 grp_hyper_tan_fu_13609 grp_sigm_fu_13574 grp_hyper_tan_fu_13614 grp_sigm_fu_13579 grp_hyper_tan_fu_13619}} grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1_fu_4968 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_1_fu_4348} grp_dot_product_8ul_8ul_1_fu_4348 {DEPTH 4 CHILDREN {}} grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146_fu_6040 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_1_fu_4348} grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147_fu_7112 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_1_fu_4346} grp_dot_product_8ul_8ul_1_fu_4346 {DEPTH 4 CHILDREN {}} grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148_fu_8184 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_1_fu_4348} grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149_fu_9256 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_1_fu_4346} grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150_fu_10328 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_1_fu_4346} grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151_fu_11400 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_1_fu_4346} grp_LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152_fu_12472 {DEPTH 3 CHILDREN grp_dot_product_8ul_8ul_1_fu_4348} grp_sigm_fu_13544 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_13584 {DEPTH 3 CHILDREN {}} grp_sigm_fu_13549 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_13589 {DEPTH 3 CHILDREN {}} grp_sigm_fu_13554 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_13594 {DEPTH 3 CHILDREN {}} grp_sigm_fu_13559 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_13599 {DEPTH 3 CHILDREN {}} grp_sigm_fu_13564 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_13604 {DEPTH 3 CHILDREN {}} grp_sigm_fu_13569 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_13609 {DEPTH 3 CHILDREN {}} grp_sigm_fu_13574 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_13614 {DEPTH 3 CHILDREN {}} grp_sigm_fu_13579 {DEPTH 3 CHILDREN {}} grp_hyper_tan_fu_13619 {DEPTH 3 CHILDREN {}}} MODULEDATA {network_top_Pipeline_load_weight1_matrix_inner_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_228_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_268_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_224_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_266_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight1_matrix_inner_loop15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_224_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:242 VARIABLE add_ln242 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_266_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:244 VARIABLE add_ln244 LOOP load_weight1_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_228_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_1_fu_268_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_1 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_2_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_2 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_3_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_3 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_4_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_4 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_5_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_5 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_6_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_6 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_7_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_7 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_8_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_8 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_8_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_8 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_7_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_7 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop25 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_6_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_6 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop26 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_5_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_5 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop27 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_4_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_4 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop28 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_3_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_3 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop29 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_224_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_2_fu_266_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_2 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight2_matrix_inner_loop30 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_224_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:249 VARIABLE add_ln249 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_1_fu_266_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251_1 LOOP load_weight2_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_228_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_1_fu_268_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_1 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop31 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_2_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_2 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop32 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_3_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_3 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop33 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_4_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_4 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop34 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_5_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_5 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop35 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_6_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_6 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop36 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_7_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_7 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop37 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_8_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_8 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop38 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_8_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_8 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop39 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_7_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_7 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop40 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_6_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_6 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop41 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_5_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_5 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop42 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_4_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_4 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop43 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_232_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_3_fu_284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_3 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop44 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_224_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_2_fu_266_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_2 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_weight3_matrix_inner_loop45 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln256_fu_224_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:256 VARIABLE add_ln256 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_1_fu_266_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258_1 LOOP load_weight3_matrix_inner_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} network_top_Pipeline_load_biases3_matrix {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_177_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:277 VARIABLE add_ln277 LOOP load_biases3_matrix BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dot_product_8ul_8ul_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1668 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE s LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1670 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1672 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1674 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1676 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1678 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1680 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1682 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1684 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1686 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1688 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1690 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1692 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1694 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1696 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U1698 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_15_fu_4668_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:73 VARIABLE add_ln73_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_18_fu_4686_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:73 VARIABLE add_ln73_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_21_fu_4704_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:73 VARIABLE add_ln73_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_22_fu_4710_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:73 VARIABLE add_ln73_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_25_fu_4728_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:73 VARIABLE add_ln73_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_17_fu_4768_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_20_fu_4786_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_23_fu_4804_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_24_fu_4810_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_27_fu_4828_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ap_return SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_2175_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_153 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_2208_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_154 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_2202_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_155 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_2208_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_156 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_2201_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_157 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_2201_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_158 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_2202_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_Pipeline_OUTTER_LOOP_159 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_2207_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} sigm {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_24_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:9 VARIABLE add_ln9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hyper_tan {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_48_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:35 VARIABLE add_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_9866_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_32_fu_9881_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_33_fu_9896_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_34_fu_9911_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_35_fu_9926_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_36_fu_9941_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_37_fu_9956_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_38_fu_9971_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_39_fu_10578_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_40_fu_10593_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_41_fu_10608_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_42_fu_10623_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_43_fu_10638_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_44_fu_10653_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_45_fu_10668_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_46_fu_10683_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_47_fu_10266_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_48_fu_10281_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_49_fu_10296_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_50_fu_10311_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_51_fu_10326_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_52_fu_10341_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_53_fu_10356_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_54_fu_10371_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_55_fu_9986_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_56_fu_10001_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_57_fu_10016_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_58_fu_10031_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_59_fu_10046_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_60_fu_10061_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_61_fu_10076_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_62_fu_10091_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6504 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6505 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6506 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6507 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6508 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6509 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6510 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6511 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U6488 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6504 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_16_fu_10742_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U6496 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_10781_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U6489 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6505 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_18_fu_10807_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U6497 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_8_fu_10846_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U6490 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6506 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_20_fu_10872_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U6498 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_9_fu_10911_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U6491 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6507 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_22_fu_10937_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U6499 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_10_fu_10976_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U6492 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6508 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_24_fu_11002_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U6500 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_11_fu_11041_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U6493 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6509 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_25 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_26_fu_11067_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U6501 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_12_fu_11106_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U6494 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6510 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_28_fu_11132_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U6502 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_13_fu_11171_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U6495 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U6511 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_30_fu_11197_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U6503 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_14_fu_11284_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 152 BRAM 0 URAM 0}} dot_product_8ul_8ul_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7075 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE s LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7077 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7079 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7081 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7083 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7085 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7087 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7089 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:52 VARIABLE mul_ln52_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7091 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7093 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7095 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7097 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7099 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7101 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7103 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U7105 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:55 VARIABLE mul_ln55_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_5726_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:73 VARIABLE add_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_4_fu_5744_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:73 VARIABLE add_ln73_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_7_fu_5762_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:73 VARIABLE add_ln73_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_8_fu_5768_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:73 VARIABLE add_ln73_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_11_fu_5786_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:73 VARIABLE add_ln73_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_3_fu_5826_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_6_fu_5844_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_9_fu_5862_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_10_fu_5868_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_13_fu_5886_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ap_return SOURCE hardware_accelerator/src/LSTM_accelerator.cc:75 VARIABLE add_ln75_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_5443_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_146 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_5472_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_147 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_5466_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_148 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_5472_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_149 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_5465_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_150 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_5465_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_151 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_5466_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_2_Pipeline_OUTTER_LOOP_152 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_5471_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:96 VARIABLE add_ln96 LOOP OUTTER_LOOP_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 16 BRAM 0 URAM 0}} LSTM_8ul_8ul_8ul_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_13672_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_1_fu_13679_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_2_fu_13686_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_3_fu_13693_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_4_fu_13700_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_5_fu_13707_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_6_fu_13714_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_7_fu_13721_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_8_fu_14064_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_9_fu_14071_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_10_fu_14078_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_11_fu_14085_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_12_fu_14092_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_13_fu_14099_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_14_fu_14106_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_15_fu_14113_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_16_fu_13872_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_17_fu_13879_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_18_fu_13886_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_19_fu_13893_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_20_fu_13900_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_21_fu_13907_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_22_fu_13914_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_23_fu_13921_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_24_fu_13728_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_25_fu_13735_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_26_fu_13742_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_27_fu_13749_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_28_fu_13756_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_29_fu_13763_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_30_fu_13770_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_31_fu_13777_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:131 VARIABLE add_ln131_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11939 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11940 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11941 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11942 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11943 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11944 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_13 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11945 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11946 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U11923 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11939 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_1_fu_14172_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U11931 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_14211_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U11924 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11940 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_3_fu_14237_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U11932 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1_fu_14276_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U11925 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11941 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_5_fu_14302_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U11933 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_2_fu_14341_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U11926 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11942 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_7_fu_14367_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U11934 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_3_fu_14406_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U11927 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11943 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_9_fu_14432_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U11935 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_4_fu_14471_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U11928 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11944 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_11_fu_14497_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U11936 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_5_fu_14536_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U11929 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11945 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_13_fu_14562_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U11937 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_6_fu_14601_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_22_1_1_U11930 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE mul_ln153_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_12s_12s_22s_22_4_1_U11946 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_15_fu_14627_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:153 VARIABLE add_ln153_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_12s_24_1_1_U11938 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE mul_ln154_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_7_fu_14666_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:154 VARIABLE add_ln154_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 152 BRAM 0 URAM 0}} network_top {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_10663_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:251 VARIABLE add_ln251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_10669_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:258 VARIABLE add_ln258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_fu_10675_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_1_fu_10700_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_2_fu_10725_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_3_fu_10750_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_4_fu_10775_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_5_fu_10800_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_6_fu_10825_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_7_fu_10850_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_8_fu_10875_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_9_fu_10904_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_10_fu_10939_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_11_fu_10974_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_12_fu_11009_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_13_fu_11044_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_14_fu_11079_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_15_fu_11114_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_16_fu_11149_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_17_fu_11184_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_18_fu_11219_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_19_fu_11254_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_20_fu_11289_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_21_fu_11324_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_22_fu_11359_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_23_fu_11394_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_24_fu_11429_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_25_fu_11464_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_26_fu_11499_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_27_fu_11534_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_28_fu_11569_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_29_fu_11604_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_30_fu_11639_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_31_fu_11674_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:267 VARIABLE add_ln267_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_11715_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_1_fu_11750_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_2_fu_11785_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_3_fu_11820_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_4_fu_11855_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_5_fu_11890_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_6_fu_11925_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_7_fu_11960_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_8_fu_11995_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_9_fu_12024_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_10_fu_12059_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_11_fu_12094_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_12_fu_12129_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_13_fu_12164_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_14_fu_12199_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_15_fu_12234_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_16_fu_12269_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_17_fu_12304_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_18_fu_12339_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_19_fu_12374_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_20_fu_12409_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_21_fu_12444_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_22_fu_12479_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_23_fu_12514_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_24_fu_12549_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_25_fu_12584_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_26_fu_12619_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_27_fu_12654_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_28_fu_12689_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_29_fu_12724_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_30_fu_12759_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_31_fu_12794_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:276 VARIABLE add_ln276_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln277_fu_12825_p2 SOURCE hardware_accelerator/src/LSTM_accelerator.cc:277 VARIABLE add_ln277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 304 BRAM 2 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.2 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 9.216 seconds; current allocated memory: 2.509 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for network_top.
INFO: [VLOG 209-307] Generating Verilog RTL for network_top.
Execute       syn_report -model network_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
Command     autosyn done; 267.791 sec.
Command   csynth_design done; 359.677 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 208 seconds. CPU system time: 13 seconds. Elapsed time: 359.677 seconds; current allocated memory: 1.469 GB.
Command ap_source done; 365.55 sec.
Execute cleanup_all 
Command cleanup_all done; 0.423 sec.
