UART_RX_BD_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/UART_RX_BD/ip/UART_RX_BD_processing_system7_0_0/sim/UART_RX_BD_processing_system7_0_0.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/UART_RX_BD/ip/UART_RX_BD_rst_ps7_0_50M_0/sim/UART_RX_BD_rst_ps7_0_50M_0.vhd,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD_myip_slave_lite_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/UART_RX_BD/ip/UART_RX_BD_myip_slave_lite_v1_0_0_0/sim/UART_RX_BD_myip_slave_lite_v1_0_0_0.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD_UART_RX_ctl_0_0.v,verilog,xil_defaultlib,../../../bd/UART_RX_BD/ip/UART_RX_BD_UART_RX_ctl_0_0/sim/UART_RX_BD_UART_RX_ctl_0_0.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/UART_RX_BD/ip/UART_RX_BD_auto_pc_0/sim/UART_RX_BD_auto_pc_0.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
UART_RX_BD.v,verilog,xil_defaultlib,../../../bd/UART_RX_BD/sim/UART_RX_BD.v,incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/ec67/hdl"incdir="../../../../AXI_UART_RX.gen/sources_1/bd/UART_RX_BD/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
