<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='933' type='unsigned int llvm::MachineRegisterInfo::getLiveInVirtReg(unsigned int PReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='931'>/// getLiveInVirtReg - If PReg is a live-in physical register, return the
  /// corresponding live-in physical register.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineFunction.cpp' l='579' u='c' c='_ZN4llvm15MachineFunction9addLiveInEjPKNS_19TargetRegisterClassE'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='453' ll='458' type='unsigned int llvm::MachineRegisterInfo::getLiveInVirtReg(unsigned int PReg) const'/>
<doc f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='451'>/// getLiveInVirtReg - If PReg is a live-in physical register, return the
/// corresponding live-in physical register.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='128' u='c' c='_ZNK4llvm18AMDGPUCallLowering17lowerParameterPtrERNS_16MachineIRBuilderEPNS_4TypeEm'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4191' u='c' c='_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassEjNS_3EVTERKNS_5SDLocEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1336' u='c' c='_ZNK4llvm16SITargetLowering24lowerKernArgParameterPtrERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueEm'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3576' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3595' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
