read_arch ../../Arch/fpga.lib ../../Arch/fpga.scl ../../Arch/fpga.clk
report_arch

read_design ../../Benchmark/public_release/case_10.nodes ../../Benchmark/public_release/case_10.nets ../../Benchmark/public_release/case_10.timing
report_design 

read_output ../../Test/MRes/case_10.nodes.out

legal_check
report_wirelength
report_pin_density
exit
