var veridocModuleInformation= {"moduleName":"sparc_exu_eclbyplog_rs1",
"moduleFile":"Unknown",
"moduleLine":"2430",
"moduleBrief":"None",
"children":[
"sparc_exu_eclcomp7","sparc_exu_eclcomp7"]
,
"ports":[
{"name":"sehold",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"use_other",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rs",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rd_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rd_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_irf_rd_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ld_rd_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_byplog_rd_w2",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_byplog_rd_g2",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"tid_d",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"thr_match_de",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"thr_match_dm",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_irf_tid_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ld_thr_match_dg",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_byplog_tid_w2",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ld_thr_match_dg2",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ifu_exu_kill_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_e",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"bypass_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"lsu_exu_dfill_vld_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"bypass_w",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_byplog_wen_w2",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_byplog_wen_g2",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_byp_ldxa_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rs_sel_mux1_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rs_sel_mux1_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rs_sel_mux1_w2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rs_sel_mux1_other",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rs_sel_mux2_usemux1",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rs_sel_mux2_rf",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rs_sel_mux2_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rs_sel_mux2_ld",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rs_sel_longmux_g2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rs_sel_longmux_w2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"rs_sel_longmux_ldxa",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_rcc_mux1_sel_m",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_rcc_mux1_sel_w",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_rcc_mux1_sel_w2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_rcc_mux1_sel_other",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_rcc_mux2_sel_usemux1",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_rcc_mux2_sel_rf",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_rcc_mux2_sel_e",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_byp_rcc_mux2_sel_ld",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
