
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nm_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401c68 <.init>:
  401c68:	stp	x29, x30, [sp, #-16]!
  401c6c:	mov	x29, sp
  401c70:	bl	402250 <ferror@plt+0x60>
  401c74:	ldp	x29, x30, [sp], #16
  401c78:	ret

Disassembly of section .plt:

0000000000401c80 <memcpy@plt-0x20>:
  401c80:	stp	x16, x30, [sp, #-16]!
  401c84:	adrp	x16, 418000 <ferror@plt+0x15e10>
  401c88:	ldr	x17, [x16, #4088]
  401c8c:	add	x16, x16, #0xff8
  401c90:	br	x17
  401c94:	nop
  401c98:	nop
  401c9c:	nop

0000000000401ca0 <memcpy@plt>:
  401ca0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401ca4:	ldr	x17, [x16]
  401ca8:	add	x16, x16, #0x0
  401cac:	br	x17

0000000000401cb0 <memmove@plt>:
  401cb0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401cb4:	ldr	x17, [x16, #8]
  401cb8:	add	x16, x16, #0x8
  401cbc:	br	x17

0000000000401cc0 <mkstemps@plt>:
  401cc0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401cc4:	ldr	x17, [x16, #16]
  401cc8:	add	x16, x16, #0x10
  401ccc:	br	x17

0000000000401cd0 <cplus_demangle_name_to_style@plt>:
  401cd0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401cd4:	ldr	x17, [x16, #24]
  401cd8:	add	x16, x16, #0x18
  401cdc:	br	x17

0000000000401ce0 <strlen@plt>:
  401ce0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401ce4:	ldr	x17, [x16, #32]
  401ce8:	add	x16, x16, #0x20
  401cec:	br	x17

0000000000401cf0 <fputs@plt>:
  401cf0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401cf4:	ldr	x17, [x16, #40]
  401cf8:	add	x16, x16, #0x28
  401cfc:	br	x17

0000000000401d00 <bfd_scan_vma@plt>:
  401d00:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401d04:	ldr	x17, [x16, #48]
  401d08:	add	x16, x16, #0x30
  401d0c:	br	x17

0000000000401d10 <exit@plt>:
  401d10:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401d14:	ldr	x17, [x16, #56]
  401d18:	add	x16, x16, #0x38
  401d1c:	br	x17

0000000000401d20 <bfd_plugin_set_plugin@plt>:
  401d20:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401d24:	ldr	x17, [x16, #64]
  401d28:	add	x16, x16, #0x40
  401d2c:	br	x17

0000000000401d30 <bfd_arch_list@plt>:
  401d30:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401d34:	ldr	x17, [x16, #72]
  401d38:	add	x16, x16, #0x48
  401d3c:	br	x17

0000000000401d40 <bfd_set_default_target@plt>:
  401d40:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401d44:	ldr	x17, [x16, #80]
  401d48:	add	x16, x16, #0x50
  401d4c:	br	x17

0000000000401d50 <bfd_is_undefined_symclass@plt>:
  401d50:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401d54:	ldr	x17, [x16, #88]
  401d58:	add	x16, x16, #0x58
  401d5c:	br	x17

0000000000401d60 <ftell@plt>:
  401d60:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401d64:	ldr	x17, [x16, #96]
  401d68:	add	x16, x16, #0x60
  401d6c:	br	x17

0000000000401d70 <sprintf@plt>:
  401d70:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401d74:	ldr	x17, [x16, #104]
  401d78:	add	x16, x16, #0x68
  401d7c:	br	x17

0000000000401d80 <putc@plt>:
  401d80:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401d84:	ldr	x17, [x16, #112]
  401d88:	add	x16, x16, #0x70
  401d8c:	br	x17

0000000000401d90 <fputc@plt>:
  401d90:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401d94:	ldr	x17, [x16, #120]
  401d98:	add	x16, x16, #0x78
  401d9c:	br	x17

0000000000401da0 <cplus_demangle_set_style@plt>:
  401da0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401da4:	ldr	x17, [x16, #128]
  401da8:	add	x16, x16, #0x80
  401dac:	br	x17

0000000000401db0 <qsort@plt>:
  401db0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401db4:	ldr	x17, [x16, #136]
  401db8:	add	x16, x16, #0x88
  401dbc:	br	x17

0000000000401dc0 <ctime@plt>:
  401dc0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401dc4:	ldr	x17, [x16, #144]
  401dc8:	add	x16, x16, #0x90
  401dcc:	br	x17

0000000000401dd0 <asprintf@plt>:
  401dd0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401dd4:	ldr	x17, [x16, #152]
  401dd8:	add	x16, x16, #0x98
  401ddc:	br	x17

0000000000401de0 <bfd_openr@plt>:
  401de0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401de4:	ldr	x17, [x16, #160]
  401de8:	add	x16, x16, #0xa0
  401dec:	br	x17

0000000000401df0 <fclose@plt>:
  401df0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401df4:	ldr	x17, [x16, #168]
  401df8:	add	x16, x16, #0xa8
  401dfc:	br	x17

0000000000401e00 <atoi@plt>:
  401e00:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401e04:	ldr	x17, [x16, #176]
  401e08:	add	x16, x16, #0xb0
  401e0c:	br	x17

0000000000401e10 <fopen@plt>:
  401e10:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401e14:	ldr	x17, [x16, #184]
  401e18:	add	x16, x16, #0xb8
  401e1c:	br	x17

0000000000401e20 <xrealloc@plt>:
  401e20:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401e24:	ldr	x17, [x16, #192]
  401e28:	add	x16, x16, #0xc0
  401e2c:	br	x17

0000000000401e30 <concat@plt>:
  401e30:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401e34:	ldr	x17, [x16, #200]
  401e38:	add	x16, x16, #0xc8
  401e3c:	br	x17

0000000000401e40 <bindtextdomain@plt>:
  401e40:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401e44:	ldr	x17, [x16, #208]
  401e48:	add	x16, x16, #0xd0
  401e4c:	br	x17

0000000000401e50 <bfd_target_list@plt>:
  401e50:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401e54:	ldr	x17, [x16, #216]
  401e58:	add	x16, x16, #0xd8
  401e5c:	br	x17

0000000000401e60 <__libc_start_main@plt>:
  401e60:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401e64:	ldr	x17, [x16, #224]
  401e68:	add	x16, x16, #0xe0
  401e6c:	br	x17

0000000000401e70 <bfd_get_error@plt>:
  401e70:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401e74:	ldr	x17, [x16, #232]
  401e78:	add	x16, x16, #0xe8
  401e7c:	br	x17

0000000000401e80 <memset@plt>:
  401e80:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401e84:	ldr	x17, [x16, #240]
  401e88:	add	x16, x16, #0xf0
  401e8c:	br	x17

0000000000401e90 <xmalloc@plt>:
  401e90:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401e94:	ldr	x17, [x16, #248]
  401e98:	add	x16, x16, #0xf8
  401e9c:	br	x17

0000000000401ea0 <xmalloc_set_program_name@plt>:
  401ea0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401ea4:	ldr	x17, [x16, #256]
  401ea8:	add	x16, x16, #0x100
  401eac:	br	x17

0000000000401eb0 <xstrdup@plt>:
  401eb0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401eb4:	ldr	x17, [x16, #264]
  401eb8:	add	x16, x16, #0x108
  401ebc:	br	x17

0000000000401ec0 <bfd_get_arch_size@plt>:
  401ec0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401ec4:	ldr	x17, [x16, #272]
  401ec8:	add	x16, x16, #0x110
  401ecc:	br	x17

0000000000401ed0 <bfd_init@plt>:
  401ed0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401ed4:	ldr	x17, [x16, #280]
  401ed8:	add	x16, x16, #0x118
  401edc:	br	x17

0000000000401ee0 <strerror@plt>:
  401ee0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401ee4:	ldr	x17, [x16, #288]
  401ee8:	add	x16, x16, #0x120
  401eec:	br	x17

0000000000401ef0 <close@plt>:
  401ef0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401ef4:	ldr	x17, [x16, #296]
  401ef8:	add	x16, x16, #0x128
  401efc:	br	x17

0000000000401f00 <strrchr@plt>:
  401f00:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401f04:	ldr	x17, [x16, #304]
  401f08:	add	x16, x16, #0x130
  401f0c:	br	x17

0000000000401f10 <__gmon_start__@plt>:
  401f10:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401f14:	ldr	x17, [x16, #312]
  401f18:	add	x16, x16, #0x138
  401f1c:	br	x17

0000000000401f20 <bfd_set_format@plt>:
  401f20:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401f24:	ldr	x17, [x16, #320]
  401f28:	add	x16, x16, #0x140
  401f2c:	br	x17

0000000000401f30 <mkdtemp@plt>:
  401f30:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401f34:	ldr	x17, [x16, #328]
  401f38:	add	x16, x16, #0x148
  401f3c:	br	x17

0000000000401f40 <fseek@plt>:
  401f40:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401f44:	ldr	x17, [x16, #336]
  401f48:	add	x16, x16, #0x150
  401f4c:	br	x17

0000000000401f50 <abort@plt>:
  401f50:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401f54:	ldr	x17, [x16, #344]
  401f58:	add	x16, x16, #0x158
  401f5c:	br	x17

0000000000401f60 <access@plt>:
  401f60:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401f64:	ldr	x17, [x16, #352]
  401f68:	add	x16, x16, #0x160
  401f6c:	br	x17

0000000000401f70 <bfd_close_all_done@plt>:
  401f70:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401f74:	ldr	x17, [x16, #360]
  401f78:	add	x16, x16, #0x168
  401f7c:	br	x17

0000000000401f80 <bfd_plugin_set_program_name@plt>:
  401f80:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401f84:	ldr	x17, [x16, #368]
  401f88:	add	x16, x16, #0x170
  401f8c:	br	x17

0000000000401f90 <fread_unlocked@plt>:
  401f90:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401f94:	ldr	x17, [x16, #376]
  401f98:	add	x16, x16, #0x178
  401f9c:	br	x17

0000000000401fa0 <textdomain@plt>:
  401fa0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401fa4:	ldr	x17, [x16, #384]
  401fa8:	add	x16, x16, #0x180
  401fac:	br	x17

0000000000401fb0 <getopt_long@plt>:
  401fb0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401fb4:	ldr	x17, [x16, #392]
  401fb8:	add	x16, x16, #0x188
  401fbc:	br	x17

0000000000401fc0 <strcmp@plt>:
  401fc0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401fc4:	ldr	x17, [x16, #400]
  401fc8:	add	x16, x16, #0x190
  401fcc:	br	x17

0000000000401fd0 <bfd_printable_arch_mach@plt>:
  401fd0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401fd4:	ldr	x17, [x16, #408]
  401fd8:	add	x16, x16, #0x198
  401fdc:	br	x17

0000000000401fe0 <bfd_iterate_over_targets@plt>:
  401fe0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401fe4:	ldr	x17, [x16, #416]
  401fe8:	add	x16, x16, #0x1a0
  401fec:	br	x17

0000000000401ff0 <free@plt>:
  401ff0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  401ff4:	ldr	x17, [x16, #424]
  401ff8:	add	x16, x16, #0x1a8
  401ffc:	br	x17

0000000000402000 <bfd_openw@plt>:
  402000:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402004:	ldr	x17, [x16, #432]
  402008:	add	x16, x16, #0x1b0
  40200c:	br	x17

0000000000402010 <fwrite@plt>:
  402010:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402014:	ldr	x17, [x16, #440]
  402018:	add	x16, x16, #0x1b8
  40201c:	br	x17

0000000000402020 <bfd_set_error_program_name@plt>:
  402020:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402024:	ldr	x17, [x16, #448]
  402028:	add	x16, x16, #0x1c0
  40202c:	br	x17

0000000000402030 <bfd_demangle@plt>:
  402030:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402034:	ldr	x17, [x16, #456]
  402038:	add	x16, x16, #0x1c8
  40203c:	br	x17

0000000000402040 <fflush@plt>:
  402040:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402044:	ldr	x17, [x16, #464]
  402048:	add	x16, x16, #0x1d0
  40204c:	br	x17

0000000000402050 <strcpy@plt>:
  402050:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402054:	ldr	x17, [x16, #472]
  402058:	add	x16, x16, #0x1d8
  40205c:	br	x17

0000000000402060 <xstrerror@plt>:
  402060:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402064:	ldr	x17, [x16, #480]
  402068:	add	x16, x16, #0x1e0
  40206c:	br	x17

0000000000402070 <mkstemp@plt>:
  402070:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402074:	ldr	x17, [x16, #488]
  402078:	add	x16, x16, #0x1e8
  40207c:	br	x17

0000000000402080 <xexit@plt>:
  402080:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402084:	ldr	x17, [x16, #496]
  402088:	add	x16, x16, #0x1f0
  40208c:	br	x17

0000000000402090 <bfd_close@plt>:
  402090:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402094:	ldr	x17, [x16, #504]
  402098:	add	x16, x16, #0x1f8
  40209c:	br	x17

00000000004020a0 <bfd_check_format_matches@plt>:
  4020a0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4020a4:	ldr	x17, [x16, #512]
  4020a8:	add	x16, x16, #0x200
  4020ac:	br	x17

00000000004020b0 <strstr@plt>:
  4020b0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4020b4:	ldr	x17, [x16, #520]
  4020b8:	add	x16, x16, #0x208
  4020bc:	br	x17

00000000004020c0 <bfd_errmsg@plt>:
  4020c0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4020c4:	ldr	x17, [x16, #528]
  4020c8:	add	x16, x16, #0x210
  4020cc:	br	x17

00000000004020d0 <bfd_canonicalize_reloc@plt>:
  4020d0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4020d4:	ldr	x17, [x16, #536]
  4020d8:	add	x16, x16, #0x218
  4020dc:	br	x17

00000000004020e0 <dcgettext@plt>:
  4020e0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4020e4:	ldr	x17, [x16, #544]
  4020e8:	add	x16, x16, #0x220
  4020ec:	br	x17

00000000004020f0 <strcoll@plt>:
  4020f0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4020f4:	ldr	x17, [x16, #552]
  4020f8:	add	x16, x16, #0x228
  4020fc:	br	x17

0000000000402100 <bfd_check_format@plt>:
  402100:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402104:	ldr	x17, [x16, #560]
  402108:	add	x16, x16, #0x230
  40210c:	br	x17

0000000000402110 <bfd_openr_next_archived_file@plt>:
  402110:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402114:	ldr	x17, [x16, #568]
  402118:	add	x16, x16, #0x238
  40211c:	br	x17

0000000000402120 <bfd_get_reloc_upper_bound@plt>:
  402120:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402124:	ldr	x17, [x16, #576]
  402128:	add	x16, x16, #0x240
  40212c:	br	x17

0000000000402130 <vfprintf@plt>:
  402130:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402134:	ldr	x17, [x16, #584]
  402138:	add	x16, x16, #0x248
  40213c:	br	x17

0000000000402140 <printf@plt>:
  402140:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402144:	ldr	x17, [x16, #592]
  402148:	add	x16, x16, #0x250
  40214c:	br	x17

0000000000402150 <bfd_map_over_sections@plt>:
  402150:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402154:	ldr	x17, [x16, #600]
  402158:	add	x16, x16, #0x258
  40215c:	br	x17

0000000000402160 <__assert_fail@plt>:
  402160:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402164:	ldr	x17, [x16, #608]
  402168:	add	x16, x16, #0x260
  40216c:	br	x17

0000000000402170 <__errno_location@plt>:
  402170:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402174:	ldr	x17, [x16, #616]
  402178:	add	x16, x16, #0x268
  40217c:	br	x17

0000000000402180 <getenv@plt>:
  402180:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402184:	ldr	x17, [x16, #624]
  402188:	add	x16, x16, #0x270
  40218c:	br	x17

0000000000402190 <putchar@plt>:
  402190:	adrp	x16, 419000 <ferror@plt+0x16e10>
  402194:	ldr	x17, [x16, #632]
  402198:	add	x16, x16, #0x278
  40219c:	br	x17

00000000004021a0 <__xstat@plt>:
  4021a0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4021a4:	ldr	x17, [x16, #640]
  4021a8:	add	x16, x16, #0x280
  4021ac:	br	x17

00000000004021b0 <unlink@plt>:
  4021b0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4021b4:	ldr	x17, [x16, #648]
  4021b8:	add	x16, x16, #0x288
  4021bc:	br	x17

00000000004021c0 <fprintf@plt>:
  4021c0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4021c4:	ldr	x17, [x16, #656]
  4021c8:	add	x16, x16, #0x290
  4021cc:	br	x17

00000000004021d0 <bfd_get_next_mapent@plt>:
  4021d0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4021d4:	ldr	x17, [x16, #664]
  4021d8:	add	x16, x16, #0x298
  4021dc:	br	x17

00000000004021e0 <setlocale@plt>:
  4021e0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4021e4:	ldr	x17, [x16, #672]
  4021e8:	add	x16, x16, #0x2a0
  4021ec:	br	x17

00000000004021f0 <ferror@plt>:
  4021f0:	adrp	x16, 419000 <ferror@plt+0x16e10>
  4021f4:	ldr	x17, [x16, #680]
  4021f8:	add	x16, x16, #0x2a8
  4021fc:	br	x17

Disassembly of section .text:

0000000000402200 <.text>:
  402200:	mov	x29, #0x0                   	// #0
  402204:	mov	x30, #0x0                   	// #0
  402208:	mov	x5, x0
  40220c:	ldr	x1, [sp]
  402210:	add	x2, sp, #0x8
  402214:	mov	x6, sp
  402218:	movz	x0, #0x0, lsl #48
  40221c:	movk	x0, #0x0, lsl #32
  402220:	movk	x0, #0x40, lsl #16
  402224:	movk	x0, #0x230c
  402228:	movz	x3, #0x0, lsl #48
  40222c:	movk	x3, #0x0, lsl #32
  402230:	movk	x3, #0x40, lsl #16
  402234:	movk	x3, #0x6818
  402238:	movz	x4, #0x0, lsl #48
  40223c:	movk	x4, #0x0, lsl #32
  402240:	movk	x4, #0x40, lsl #16
  402244:	movk	x4, #0x6898
  402248:	bl	401e60 <__libc_start_main@plt>
  40224c:	bl	401f50 <abort@plt>
  402250:	adrp	x0, 418000 <ferror@plt+0x15e10>
  402254:	ldr	x0, [x0, #4064]
  402258:	cbz	x0, 402260 <ferror@plt+0x70>
  40225c:	b	401f10 <__gmon_start__@plt>
  402260:	ret
  402264:	nop
  402268:	adrp	x0, 419000 <ferror@plt+0x16e10>
  40226c:	add	x0, x0, #0x740
  402270:	adrp	x1, 419000 <ferror@plt+0x16e10>
  402274:	add	x1, x1, #0x740
  402278:	cmp	x1, x0
  40227c:	b.eq	402294 <ferror@plt+0xa4>  // b.none
  402280:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402284:	ldr	x1, [x1, #2248]
  402288:	cbz	x1, 402294 <ferror@plt+0xa4>
  40228c:	mov	x16, x1
  402290:	br	x16
  402294:	ret
  402298:	adrp	x0, 419000 <ferror@plt+0x16e10>
  40229c:	add	x0, x0, #0x740
  4022a0:	adrp	x1, 419000 <ferror@plt+0x16e10>
  4022a4:	add	x1, x1, #0x740
  4022a8:	sub	x1, x1, x0
  4022ac:	lsr	x2, x1, #63
  4022b0:	add	x1, x2, x1, asr #3
  4022b4:	cmp	xzr, x1, asr #1
  4022b8:	asr	x1, x1, #1
  4022bc:	b.eq	4022d4 <ferror@plt+0xe4>  // b.none
  4022c0:	adrp	x2, 406000 <ferror@plt+0x3e10>
  4022c4:	ldr	x2, [x2, #2256]
  4022c8:	cbz	x2, 4022d4 <ferror@plt+0xe4>
  4022cc:	mov	x16, x2
  4022d0:	br	x16
  4022d4:	ret
  4022d8:	stp	x29, x30, [sp, #-32]!
  4022dc:	mov	x29, sp
  4022e0:	str	x19, [sp, #16]
  4022e4:	adrp	x19, 419000 <ferror@plt+0x16e10>
  4022e8:	ldrb	w0, [x19, #3008]
  4022ec:	cbnz	w0, 4022fc <ferror@plt+0x10c>
  4022f0:	bl	402268 <ferror@plt+0x78>
  4022f4:	mov	w0, #0x1                   	// #1
  4022f8:	strb	w0, [x19, #3008]
  4022fc:	ldr	x19, [sp, #16]
  402300:	ldp	x29, x30, [sp], #32
  402304:	ret
  402308:	b	402298 <ferror@plt+0xa8>
  40230c:	sub	sp, sp, #0x40
  402310:	stp	x20, x19, [sp, #48]
  402314:	adrp	x19, 406000 <ferror@plt+0x3e10>
  402318:	stp	x29, x30, [sp, #16]
  40231c:	add	x29, sp, #0x10
  402320:	add	x19, x19, #0xdce
  402324:	stur	w0, [x29, #-4]
  402328:	str	x1, [sp]
  40232c:	mov	w0, #0x5                   	// #5
  402330:	mov	x1, x19
  402334:	stp	x22, x21, [sp, #32]
  402338:	bl	4021e0 <setlocale@plt>
  40233c:	mov	w0, wzr
  402340:	mov	x1, x19
  402344:	bl	4021e0 <setlocale@plt>
  402348:	mov	w0, #0x3                   	// #3
  40234c:	mov	x1, x19
  402350:	bl	4021e0 <setlocale@plt>
  402354:	adrp	x19, 406000 <ferror@plt+0x3e10>
  402358:	add	x19, x19, #0xa18
  40235c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402360:	add	x1, x1, #0xa21
  402364:	mov	x0, x19
  402368:	bl	401e40 <bindtextdomain@plt>
  40236c:	mov	x0, x19
  402370:	bl	401fa0 <textdomain@plt>
  402374:	ldr	x8, [sp]
  402378:	adrp	x19, 419000 <ferror@plt+0x16e10>
  40237c:	ldr	x0, [x8]
  402380:	str	x0, [x19, #3248]
  402384:	bl	401ea0 <xmalloc_set_program_name@plt>
  402388:	ldr	x0, [x19, #3248]
  40238c:	bl	402020 <bfd_set_error_program_name@plt>
  402390:	ldr	x0, [x19, #3248]
  402394:	bl	401f80 <bfd_plugin_set_program_name@plt>
  402398:	sub	x0, x29, #0x4
  40239c:	mov	x1, sp
  4023a0:	bl	4062a4 <ferror@plt+0x40b4>
  4023a4:	bl	401ed0 <bfd_init@plt>
  4023a8:	cmp	w0, #0x118
  4023ac:	b.ne	4026c0 <ferror@plt+0x4d0>  // b.any
  4023b0:	bl	405114 <ferror@plt+0x2f24>
  4023b4:	adrp	x19, 406000 <ferror@plt+0x3e10>
  4023b8:	adrp	x20, 419000 <ferror@plt+0x16e10>
  4023bc:	adrp	x21, 406000 <ferror@plt+0x3e10>
  4023c0:	add	x19, x19, #0xa54
  4023c4:	add	x20, x20, #0x2c8
  4023c8:	add	x21, x21, #0x8d8
  4023cc:	adrp	x22, 419000 <ferror@plt+0x16e10>
  4023d0:	b	4023e0 <ferror@plt+0x1f0>
  4023d4:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4023d8:	mov	w9, #0x1                   	// #1
  4023dc:	strb	w9, [x8, #3020]
  4023e0:	ldur	w0, [x29, #-4]
  4023e4:	ldr	x1, [sp]
  4023e8:	mov	x2, x19
  4023ec:	mov	x3, x20
  4023f0:	mov	x4, xzr
  4023f4:	bl	401fb0 <getopt_long@plt>
  4023f8:	add	w8, w0, #0x1
  4023fc:	cmp	w8, #0xcd
  402400:	b.hi	402678 <ferror@plt+0x488>  // b.pmore
  402404:	adr	x9, 4023d4 <ferror@plt+0x1e4>
  402408:	ldrb	w10, [x21, x8]
  40240c:	add	x9, x9, x10, lsl #2
  402410:	br	x9
  402414:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402418:	adrp	x9, 419000 <ferror@plt+0x16e10>
  40241c:	mov	w10, #0x1                   	// #1
  402420:	adrp	x11, 419000 <ferror@plt+0x16e10>
  402424:	strb	wzr, [x8, #3040]
  402428:	strb	w10, [x9, #3044]
  40242c:	strb	wzr, [x11, #3048]
  402430:	b	4023e0 <ferror@plt+0x1f0>
  402434:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402438:	ldr	w9, [x8, #1704]
  40243c:	orr	w9, w9, #0x40000
  402440:	str	w9, [x8, #1704]
  402444:	b	4023e0 <ferror@plt+0x1f0>
  402448:	adrp	x8, 419000 <ferror@plt+0x16e10>
  40244c:	ldr	w9, [x8, #1704]
  402450:	and	w9, w9, #0xfffbffff
  402454:	str	w9, [x8, #1704]
  402458:	b	4023e0 <ferror@plt+0x1f0>
  40245c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402460:	mov	w9, #0x1                   	// #1
  402464:	str	w9, [x8, #3052]
  402468:	b	4023e0 <ferror@plt+0x1f0>
  40246c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402470:	mov	w9, #0x1                   	// #1
  402474:	str	w9, [x8, #3064]
  402478:	b	4023e0 <ferror@plt+0x1f0>
  40247c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402480:	ldr	x8, [x8, #1864]
  402484:	adrp	x9, 419000 <ferror@plt+0x16e10>
  402488:	str	x8, [x9, #3072]
  40248c:	b	4023e0 <ferror@plt+0x1f0>
  402490:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402494:	mov	w9, #0x1                   	// #1
  402498:	str	w9, [x8, #3056]
  40249c:	b	4023e0 <ferror@plt+0x1f0>
  4024a0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4024a4:	ldr	x0, [x8, #1864]
  4024a8:	bl	401d20 <bfd_plugin_set_plugin@plt>
  4024ac:	b	4023e0 <ferror@plt+0x1f0>
  4024b0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4024b4:	ldr	x0, [x8, #1864]
  4024b8:	bl	40273c <ferror@plt+0x54c>
  4024bc:	b	4023e0 <ferror@plt+0x1f0>
  4024c0:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4024c4:	add	x0, x0, #0xa70
  4024c8:	bl	40273c <ferror@plt+0x54c>
  4024cc:	b	4023e0 <ferror@plt+0x1f0>
  4024d0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4024d4:	ldr	x0, [x8, #1864]
  4024d8:	bl	4028e8 <ferror@plt+0x6f8>
  4024dc:	b	4023e0 <ferror@plt+0x1f0>
  4024e0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4024e4:	mov	w9, #0x1                   	// #1
  4024e8:	adrp	x10, 419000 <ferror@plt+0x16e10>
  4024ec:	adrp	x11, 419000 <ferror@plt+0x16e10>
  4024f0:	strb	w9, [x8, #3040]
  4024f4:	strb	wzr, [x10, #3044]
  4024f8:	strb	wzr, [x11, #3048]
  4024fc:	b	4023e0 <ferror@plt+0x1f0>
  402500:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402504:	mov	w9, #0x1                   	// #1
  402508:	strb	w9, [x8, #3060]
  40250c:	b	4023e0 <ferror@plt+0x1f0>
  402510:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402514:	adrp	x9, 419000 <ferror@plt+0x16e10>
  402518:	adrp	x10, 419000 <ferror@plt+0x16e10>
  40251c:	mov	w11, #0x1                   	// #1
  402520:	strb	wzr, [x8, #3040]
  402524:	strb	wzr, [x9, #3044]
  402528:	strb	w11, [x10, #3048]
  40252c:	b	4023e0 <ferror@plt+0x1f0>
  402530:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402534:	mov	w9, #0x1                   	// #1
  402538:	str	w9, [x8, #3028]
  40253c:	b	4023e0 <ferror@plt+0x1f0>
  402540:	ldr	x0, [x22, #1864]
  402544:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402548:	mov	w9, #0x1                   	// #1
  40254c:	str	w9, [x8, #3024]
  402550:	cbz	x0, 4023e0 <ferror@plt+0x1f0>
  402554:	bl	401cd0 <cplus_demangle_name_to_style@plt>
  402558:	cbz	w0, 402698 <ferror@plt+0x4a8>
  40255c:	bl	401da0 <cplus_demangle_set_style@plt>
  402560:	b	4023e0 <ferror@plt+0x1f0>
  402564:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402568:	mov	w9, #0x1                   	// #1
  40256c:	str	w9, [x8, #3032]
  402570:	b	4023e0 <ferror@plt+0x1f0>
  402574:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402578:	mov	w9, #0x1                   	// #1
  40257c:	str	w9, [x8, #3016]
  402580:	b	4023e0 <ferror@plt+0x1f0>
  402584:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402588:	add	x0, x0, #0xa92
  40258c:	bl	40273c <ferror@plt+0x54c>
  402590:	b	4023e0 <ferror@plt+0x1f0>
  402594:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402598:	mov	w9, #0x1                   	// #1
  40259c:	str	w9, [x8, #3068]
  4025a0:	b	4023e0 <ferror@plt+0x1f0>
  4025a4:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4025a8:	ldr	x0, [x8, #1864]
  4025ac:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4025b0:	add	x1, x1, #0xa98
  4025b4:	bl	401fc0 <strcmp@plt>
  4025b8:	cbz	w0, 4023e0 <ferror@plt+0x1f0>
  4025bc:	b	4026b4 <ferror@plt+0x4c4>
  4025c0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4025c4:	mov	w9, #0x1                   	// #1
  4025c8:	strb	w9, [x8, #3036]
  4025cc:	b	4023e0 <ferror@plt+0x1f0>
  4025d0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4025d4:	ldr	w8, [x8, #3068]
  4025d8:	cbz	w8, 4025e8 <ferror@plt+0x3f8>
  4025dc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4025e0:	add	x0, x0, #0xab9
  4025e4:	bl	405cf0 <ferror@plt+0x3b00>
  4025e8:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4025ec:	ldrb	w8, [x8, #3048]
  4025f0:	cmp	w8, #0x1
  4025f4:	b.ne	40263c <ferror@plt+0x44c>  // b.any
  4025f8:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4025fc:	ldr	w8, [x8, #3064]
  402600:	cbz	w8, 40263c <ferror@plt+0x44c>
  402604:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402608:	add	x1, x1, #0xabc
  40260c:	mov	w2, #0x5                   	// #5
  402610:	mov	x0, xzr
  402614:	bl	4020e0 <dcgettext@plt>
  402618:	bl	4050a0 <ferror@plt+0x2eb0>
  40261c:	adrp	x1, 406000 <ferror@plt+0x3e10>
  402620:	add	x1, x1, #0xaf8
  402624:	mov	w2, #0x5                   	// #5
  402628:	mov	x0, xzr
  40262c:	bl	4020e0 <dcgettext@plt>
  402630:	bl	4050a0 <ferror@plt+0x2eb0>
  402634:	mov	w0, wzr
  402638:	b	402664 <ferror@plt+0x474>
  40263c:	adrp	x20, 419000 <ferror@plt+0x16e10>
  402640:	ldr	w8, [x20, #1872]
  402644:	ldur	w9, [x29, #-4]
  402648:	subs	w8, w9, w8
  40264c:	b.ne	4026d8 <ferror@plt+0x4e8>  // b.any
  402650:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402654:	add	x0, x0, #0xb36
  402658:	bl	402968 <ferror@plt+0x778>
  40265c:	cmp	w0, #0x0
  402660:	cset	w0, eq  // eq = none
  402664:	ldp	x20, x19, [sp, #48]
  402668:	ldp	x22, x21, [sp, #32]
  40266c:	ldp	x29, x30, [sp, #16]
  402670:	add	sp, sp, #0x40
  402674:	ret
  402678:	adrp	x8, 419000 <ferror@plt+0x16e10>
  40267c:	ldr	x0, [x8, #1856]
  402680:	mov	w1, #0x1                   	// #1
  402684:	bl	4027e8 <ferror@plt+0x5f8>
  402688:	adrp	x8, 419000 <ferror@plt+0x16e10>
  40268c:	ldr	x0, [x8, #1880]
  402690:	mov	w1, wzr
  402694:	bl	4027e8 <ferror@plt+0x5f8>
  402698:	adrp	x1, 406000 <ferror@plt+0x3e10>
  40269c:	add	x1, x1, #0xa74
  4026a0:	mov	w2, #0x5                   	// #5
  4026a4:	mov	x0, xzr
  4026a8:	bl	4020e0 <dcgettext@plt>
  4026ac:	ldr	x1, [x22, #1864]
  4026b0:	bl	405034 <ferror@plt+0x2e44>
  4026b4:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4026b8:	add	x1, x1, #0xa9e
  4026bc:	b	4026c8 <ferror@plt+0x4d8>
  4026c0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4026c4:	add	x1, x1, #0xa33
  4026c8:	mov	w2, #0x5                   	// #5
  4026cc:	mov	x0, xzr
  4026d0:	bl	4020e0 <dcgettext@plt>
  4026d4:	bl	405034 <ferror@plt+0x2e44>
  4026d8:	cmp	w8, #0x2
  4026dc:	b.lt	4026ec <ferror@plt+0x4fc>  // b.tstop
  4026e0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4026e4:	mov	w9, #0x1                   	// #1
  4026e8:	strb	w9, [x8, #3080]
  4026ec:	ldr	w8, [x20, #1872]
  4026f0:	ldur	w9, [x29, #-4]
  4026f4:	cmp	w8, w9
  4026f8:	b.ge	402734 <ferror@plt+0x544>  // b.tcont
  4026fc:	mov	w19, wzr
  402700:	ldr	x9, [sp]
  402704:	add	w10, w8, #0x1
  402708:	str	w10, [x20, #1872]
  40270c:	ldr	x0, [x9, w8, sxtw #3]
  402710:	bl	402968 <ferror@plt+0x778>
  402714:	ldr	w8, [x20, #1872]
  402718:	ldur	w9, [x29, #-4]
  40271c:	cmp	w0, #0x0
  402720:	cinc	w19, w19, eq  // eq = none
  402724:	cmp	w8, w9
  402728:	b.lt	402700 <ferror@plt+0x510>  // b.tstop
  40272c:	mov	w0, w19
  402730:	bl	401d10 <exit@plt>
  402734:	mov	w0, wzr
  402738:	bl	401d10 <exit@plt>
  40273c:	stp	x29, x30, [sp, #-32]!
  402740:	ldrb	w8, [x0]
  402744:	str	x19, [sp, #16]
  402748:	mov	x29, sp
  40274c:	sub	w8, w8, #0x42
  402750:	cmp	w8, #0x31
  402754:	b.hi	4027c8 <ferror@plt+0x5d8>  // b.pmore
  402758:	mov	w9, #0x1                   	// #1
  40275c:	lsl	x9, x9, x8
  402760:	tst	x9, #0x100000001
  402764:	b.ne	402780 <ferror@plt+0x590>  // b.any
  402768:	mov	w9, #0x1                   	// #1
  40276c:	lsl	x9, x9, x8
  402770:	tst	x9, #0x400000004000
  402774:	b.eq	402788 <ferror@plt+0x598>  // b.none
  402778:	mov	w8, #0x2                   	// #2
  40277c:	b	40279c <ferror@plt+0x5ac>
  402780:	mov	w8, wzr
  402784:	b	40279c <ferror@plt+0x5ac>
  402788:	mov	w9, #0x1                   	// #1
  40278c:	lsl	x8, x9, x8
  402790:	tst	x8, #0x2000000020000
  402794:	b.eq	4027c8 <ferror@plt+0x5d8>  // b.none
  402798:	mov	w8, #0x1                   	// #1
  40279c:	adrp	x9, 419000 <ferror@plt+0x16e10>
  4027a0:	ldr	x19, [sp, #16]
  4027a4:	add	x9, x9, #0x6b0
  4027a8:	mov	w10, #0x28                  	// #40
  4027ac:	adrp	x11, 419000 <ferror@plt+0x16e10>
  4027b0:	adrp	x12, 419000 <ferror@plt+0x16e10>
  4027b4:	umaddl	x9, w8, w10, x9
  4027b8:	str	x9, [x11, #1832]
  4027bc:	str	w8, [x12, #3100]
  4027c0:	ldp	x29, x30, [sp], #32
  4027c4:	ret
  4027c8:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4027cc:	add	x1, x1, #0xc56
  4027d0:	mov	w2, #0x5                   	// #5
  4027d4:	mov	x19, x0
  4027d8:	mov	x0, xzr
  4027dc:	bl	4020e0 <dcgettext@plt>
  4027e0:	mov	x1, x19
  4027e4:	bl	405034 <ferror@plt+0x2e44>
  4027e8:	stp	x29, x30, [sp, #-48]!
  4027ec:	stp	x20, x19, [sp, #32]
  4027f0:	mov	w19, w1
  4027f4:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4027f8:	mov	x20, x0
  4027fc:	add	x1, x1, #0xee1
  402800:	mov	w2, #0x5                   	// #5
  402804:	mov	x0, xzr
  402808:	str	x21, [sp, #16]
  40280c:	mov	x29, sp
  402810:	bl	4020e0 <dcgettext@plt>
  402814:	adrp	x21, 419000 <ferror@plt+0x16e10>
  402818:	ldr	x2, [x21, #3248]
  40281c:	mov	x1, x0
  402820:	mov	x0, x20
  402824:	bl	4021c0 <fprintf@plt>
  402828:	adrp	x1, 406000 <ferror@plt+0x3e10>
  40282c:	add	x1, x1, #0xf02
  402830:	mov	w2, #0x5                   	// #5
  402834:	mov	x0, xzr
  402838:	bl	4020e0 <dcgettext@plt>
  40283c:	mov	x1, x0
  402840:	mov	x0, x20
  402844:	bl	4021c0 <fprintf@plt>
  402848:	adrp	x1, 406000 <ferror@plt+0x3e10>
  40284c:	add	x1, x1, #0xf32
  402850:	mov	w2, #0x5                   	// #5
  402854:	mov	x0, xzr
  402858:	bl	4020e0 <dcgettext@plt>
  40285c:	mov	x1, x0
  402860:	mov	x0, x20
  402864:	bl	4021c0 <fprintf@plt>
  402868:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40286c:	add	x1, x1, #0x4bd
  402870:	mov	w2, #0x5                   	// #5
  402874:	mov	x0, xzr
  402878:	bl	4020e0 <dcgettext@plt>
  40287c:	mov	x1, x0
  402880:	mov	x0, x20
  402884:	bl	4021c0 <fprintf@plt>
  402888:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40288c:	add	x1, x1, #0x4f1
  402890:	mov	w2, #0x5                   	// #5
  402894:	mov	x0, xzr
  402898:	bl	4020e0 <dcgettext@plt>
  40289c:	mov	x1, x0
  4028a0:	mov	x0, x20
  4028a4:	bl	4021c0 <fprintf@plt>
  4028a8:	ldr	x0, [x21, #3248]
  4028ac:	mov	x1, x20
  4028b0:	bl	40520c <ferror@plt+0x301c>
  4028b4:	cbnz	w19, 4028e0 <ferror@plt+0x6f0>
  4028b8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4028bc:	add	x1, x1, #0x7e2
  4028c0:	mov	w2, #0x5                   	// #5
  4028c4:	mov	x0, xzr
  4028c8:	bl	4020e0 <dcgettext@plt>
  4028cc:	adrp	x2, 407000 <ferror@plt+0x4e10>
  4028d0:	mov	x1, x0
  4028d4:	add	x2, x2, #0x7f6
  4028d8:	mov	x0, x20
  4028dc:	bl	4021c0 <fprintf@plt>
  4028e0:	mov	w0, w19
  4028e4:	bl	401d10 <exit@plt>
  4028e8:	stp	x29, x30, [sp, #-32]!
  4028ec:	ldrb	w8, [x0]
  4028f0:	str	x19, [sp, #16]
  4028f4:	mov	x29, sp
  4028f8:	cmp	w8, #0x78
  4028fc:	b.eq	402920 <ferror@plt+0x730>  // b.none
  402900:	cmp	w8, #0x6f
  402904:	b.eq	402918 <ferror@plt+0x728>  // b.none
  402908:	cmp	w8, #0x64
  40290c:	b.ne	402948 <ferror@plt+0x758>  // b.any
  402910:	mov	w9, #0xa                   	// #10
  402914:	b	402924 <ferror@plt+0x734>
  402918:	mov	w9, #0x8                   	// #8
  40291c:	b	402924 <ferror@plt+0x734>
  402920:	mov	w9, #0x10                  	// #16
  402924:	ldr	x19, [sp, #16]
  402928:	adrp	x10, 419000 <ferror@plt+0x16e10>
  40292c:	adrp	x11, 419000 <ferror@plt+0x16e10>
  402930:	adrp	x12, 419000 <ferror@plt+0x16e10>
  402934:	str	w9, [x10, #1852]
  402938:	strb	w8, [x11, #1848]
  40293c:	strb	w8, [x12, #1843]
  402940:	ldp	x29, x30, [sp], #32
  402944:	ret
  402948:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40294c:	add	x1, x1, #0x81c
  402950:	mov	w2, #0x5                   	// #5
  402954:	mov	x19, x0
  402958:	mov	x0, xzr
  40295c:	bl	4020e0 <dcgettext@plt>
  402960:	mov	x1, x19
  402964:	bl	405034 <ferror@plt+0x2e44>
  402968:	stp	x29, x30, [sp, #-48]!
  40296c:	str	x21, [sp, #16]
  402970:	stp	x20, x19, [sp, #32]
  402974:	mov	x29, sp
  402978:	mov	x19, x0
  40297c:	bl	405804 <ferror@plt+0x3614>
  402980:	cmp	x0, #0x1
  402984:	b.lt	4029ec <ferror@plt+0x7fc>  // b.tstop
  402988:	adrp	x8, 419000 <ferror@plt+0x16e10>
  40298c:	ldr	x8, [x8, #3072]
  402990:	adrp	x9, 406000 <ferror@plt+0x3e10>
  402994:	add	x9, x9, #0xbbb
  402998:	mov	x0, x19
  40299c:	cmp	x8, #0x0
  4029a0:	csel	x1, x9, x8, eq  // eq = none
  4029a4:	bl	401de0 <bfd_openr@plt>
  4029a8:	cbz	x0, 4029f4 <ferror@plt+0x804>
  4029ac:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4029b0:	ldrb	w8, [x8, #3036]
  4029b4:	mov	x20, x0
  4029b8:	cmp	w8, #0x1
  4029bc:	b.ne	4029cc <ferror@plt+0x7dc>  // b.any
  4029c0:	ldr	w8, [x20, #72]
  4029c4:	orr	w8, w8, #0x8000
  4029c8:	str	w8, [x20, #72]
  4029cc:	mov	w1, #0x2                   	// #2
  4029d0:	mov	x0, x20
  4029d4:	bl	402100 <bfd_check_format@plt>
  4029d8:	cbz	w0, 402a04 <ferror@plt+0x814>
  4029dc:	mov	x0, x20
  4029e0:	bl	403440 <ferror@plt+0x1250>
  4029e4:	mov	w21, #0x1                   	// #1
  4029e8:	b	402a70 <ferror@plt+0x880>
  4029ec:	mov	w21, wzr
  4029f0:	b	402a8c <ferror@plt+0x89c>
  4029f4:	mov	x0, x19
  4029f8:	bl	404ca8 <ferror@plt+0x2ab8>
  4029fc:	mov	w21, wzr
  402a00:	b	402a8c <ferror@plt+0x89c>
  402a04:	add	x2, x29, #0x18
  402a08:	mov	w1, #0x1                   	// #1
  402a0c:	mov	x0, x20
  402a10:	bl	4020a0 <bfd_check_format_matches@plt>
  402a14:	cbz	w0, 402a48 <ferror@plt+0x858>
  402a18:	mov	x0, x20
  402a1c:	bl	4035a4 <ferror@plt+0x13b4>
  402a20:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402a24:	ldr	x8, [x8, #1832]
  402a28:	mov	x0, x19
  402a2c:	ldr	x8, [x8]
  402a30:	blr	x8
  402a34:	mov	x0, x20
  402a38:	mov	x1, xzr
  402a3c:	bl	403630 <ferror@plt+0x1440>
  402a40:	mov	w21, #0x1                   	// #1
  402a44:	b	402a70 <ferror@plt+0x880>
  402a48:	mov	x0, x19
  402a4c:	bl	404ca8 <ferror@plt+0x2ab8>
  402a50:	bl	401e70 <bfd_get_error@plt>
  402a54:	cmp	w0, #0xd
  402a58:	b.ne	402a6c <ferror@plt+0x87c>  // b.any
  402a5c:	ldr	x0, [x29, #24]
  402a60:	bl	405170 <ferror@plt+0x2f80>
  402a64:	ldr	x0, [x29, #24]
  402a68:	bl	401ff0 <free@plt>
  402a6c:	mov	w21, wzr
  402a70:	mov	x0, x20
  402a74:	bl	402090 <bfd_close@plt>
  402a78:	cbz	w0, 402aa0 <ferror@plt+0x8b0>
  402a7c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402a80:	adrp	x9, 419000 <ferror@plt+0x16e10>
  402a84:	str	xzr, [x8, #3136]
  402a88:	str	xzr, [x9, #3144]
  402a8c:	mov	w0, w21
  402a90:	ldp	x20, x19, [sp, #32]
  402a94:	ldr	x21, [sp, #16]
  402a98:	ldp	x29, x30, [sp], #48
  402a9c:	ret
  402aa0:	mov	x0, x19
  402aa4:	bl	404fa0 <ferror@plt+0x2db0>
  402aa8:	stp	x29, x30, [sp, #-16]!
  402aac:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402ab0:	ldrb	w8, [x8, #3020]
  402ab4:	mov	x29, sp
  402ab8:	tbnz	w8, #0, 402ad8 <ferror@plt+0x8e8>
  402abc:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402ac0:	ldrb	w8, [x8, #3080]
  402ac4:	cbz	w8, 402ad8 <ferror@plt+0x8e8>
  402ac8:	mov	x1, x0
  402acc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402ad0:	add	x0, x0, #0xc70
  402ad4:	bl	402140 <printf@plt>
  402ad8:	ldp	x29, x30, [sp], #16
  402adc:	ret
  402ae0:	stp	x29, x30, [sp, #-16]!
  402ae4:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402ae8:	ldrb	w8, [x8, #3080]
  402aec:	mov	x29, sp
  402af0:	cmp	w8, #0x1
  402af4:	b.ne	402b08 <ferror@plt+0x918>  // b.any
  402af8:	mov	x1, x0
  402afc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402b00:	add	x0, x0, #0xc70
  402b04:	bl	402140 <printf@plt>
  402b08:	ldp	x29, x30, [sp], #16
  402b0c:	ret
  402b10:	stp	x29, x30, [sp, #-16]!
  402b14:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402b18:	ldrb	w8, [x8, #3020]
  402b1c:	mov	x29, sp
  402b20:	tbnz	w8, #0, 402b30 <ferror@plt+0x940>
  402b24:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402b28:	add	x0, x0, #0xc70
  402b2c:	bl	402140 <printf@plt>
  402b30:	ldp	x29, x30, [sp], #16
  402b34:	ret
  402b38:	stp	x29, x30, [sp, #-32]!
  402b3c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402b40:	ldrb	w8, [x8, #3020]
  402b44:	str	x19, [sp, #16]
  402b48:	mov	x29, sp
  402b4c:	cmp	w8, #0x1
  402b50:	b.ne	402b88 <ferror@plt+0x998>  // b.any
  402b54:	mov	x19, x1
  402b58:	cbz	x0, 402b70 <ferror@plt+0x980>
  402b5c:	bl	4031b0 <ferror@plt+0xfc0>
  402b60:	mov	x1, x0
  402b64:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402b68:	add	x0, x0, #0xc76
  402b6c:	bl	402140 <printf@plt>
  402b70:	mov	x0, x19
  402b74:	bl	4031b0 <ferror@plt+0xfc0>
  402b78:	mov	x1, x0
  402b7c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402b80:	add	x0, x0, #0xc76
  402b84:	bl	402140 <printf@plt>
  402b88:	ldr	x19, [sp, #16]
  402b8c:	ldp	x29, x30, [sp], #32
  402b90:	ret
  402b94:	stp	x29, x30, [sp, #-48]!
  402b98:	stp	x20, x19, [sp, #32]
  402b9c:	ldr	x8, [x0]
  402ba0:	mov	x20, x0
  402ba4:	str	x21, [sp, #16]
  402ba8:	mov	x29, sp
  402bac:	ldrb	w0, [x8, #8]
  402bb0:	mov	x19, x1
  402bb4:	bl	401d50 <bfd_is_undefined_symclass@plt>
  402bb8:	cbz	w0, 402be8 <ferror@plt+0x9f8>
  402bbc:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402bc0:	ldr	w8, [x8, #3104]
  402bc4:	cmp	w8, #0x40
  402bc8:	b.ne	402bd8 <ferror@plt+0x9e8>  // b.any
  402bcc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402bd0:	add	x0, x0, #0xdde
  402bd4:	bl	402140 <printf@plt>
  402bd8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402bdc:	add	x0, x0, #0xdde
  402be0:	bl	402140 <printf@plt>
  402be4:	b	402c64 <ferror@plt+0xa74>
  402be8:	adrp	x21, 419000 <ferror@plt+0x16e10>
  402bec:	ldrb	w8, [x21, #3060]
  402bf0:	tbnz	w8, #0, 402c18 <ferror@plt+0xa28>
  402bf4:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402bf8:	ldrb	w8, [x8, #3048]
  402bfc:	cbz	w8, 402c18 <ferror@plt+0xa28>
  402c00:	ldr	x8, [x20, #16]
  402c04:	add	x9, x20, #0x8
  402c08:	add	x10, x8, #0x38
  402c0c:	cmp	x8, #0x0
  402c10:	csel	x8, x9, x10, eq  // eq = none
  402c14:	b	402c1c <ferror@plt+0xa2c>
  402c18:	ldr	x8, [x20]
  402c1c:	ldr	x0, [x8]
  402c20:	bl	4031b8 <ferror@plt+0xfc8>
  402c24:	ldrb	w8, [x21, #3060]
  402c28:	cmp	w8, #0x1
  402c2c:	b.ne	402c64 <ferror@plt+0xa74>  // b.any
  402c30:	ldr	x8, [x20, #16]
  402c34:	cbz	x8, 402cfc <ferror@plt+0xb0c>
  402c38:	ldr	x8, [x8, #56]
  402c3c:	cbz	x8, 402c64 <ferror@plt+0xa74>
  402c40:	mov	w0, #0x20                  	// #32
  402c44:	bl	402190 <putchar@plt>
  402c48:	ldr	x8, [x20, #16]
  402c4c:	add	x9, x20, #0x8
  402c50:	add	x10, x8, #0x38
  402c54:	cmp	x8, #0x0
  402c58:	csel	x8, x9, x10, eq  // eq = none
  402c5c:	ldr	x0, [x8]
  402c60:	bl	4031b8 <ferror@plt+0xfc8>
  402c64:	ldr	x8, [x20]
  402c68:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402c6c:	add	x0, x0, #0xc7a
  402c70:	ldrb	w1, [x8, #8]
  402c74:	bl	402140 <printf@plt>
  402c78:	ldr	x8, [x20]
  402c7c:	ldrb	w8, [x8, #8]
  402c80:	cmp	w8, #0x2d
  402c84:	b.ne	402cd4 <ferror@plt+0xae4>  // b.any
  402c88:	mov	w0, #0x20                  	// #32
  402c8c:	bl	402190 <putchar@plt>
  402c90:	ldr	x8, [x20]
  402c94:	adrp	x0, 419000 <ferror@plt+0x16e10>
  402c98:	add	x0, x0, #0x730
  402c9c:	ldrb	w1, [x8, #25]
  402ca0:	bl	402140 <printf@plt>
  402ca4:	mov	w0, #0x20                  	// #32
  402ca8:	bl	402190 <putchar@plt>
  402cac:	ldr	x8, [x20]
  402cb0:	adrp	x0, 419000 <ferror@plt+0x16e10>
  402cb4:	add	x0, x0, #0x735
  402cb8:	ldrsh	w1, [x8, #26]
  402cbc:	bl	402140 <printf@plt>
  402cc0:	ldr	x8, [x20]
  402cc4:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402cc8:	add	x0, x0, #0xc7e
  402ccc:	ldr	x1, [x8, #32]
  402cd0:	bl	402140 <printf@plt>
  402cd4:	ldr	x8, [x20]
  402cd8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  402cdc:	add	x0, x0, #0x942
  402ce0:	mov	x2, x19
  402ce4:	ldr	x1, [x8, #16]
  402ce8:	bl	403218 <ferror@plt+0x1028>
  402cec:	ldp	x20, x19, [sp, #32]
  402cf0:	ldr	x21, [sp, #16]
  402cf4:	ldp	x29, x30, [sp], #48
  402cf8:	ret
  402cfc:	ldr	x8, [x20, #8]
  402d00:	cbnz	x8, 402c40 <ferror@plt+0xa50>
  402d04:	b	402c64 <ferror@plt+0xa74>
  402d08:	stp	x29, x30, [sp, #-32]!
  402d0c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402d10:	ldr	w8, [x8, #3064]
  402d14:	adrp	x9, 406000 <ferror@plt+0x3e10>
  402d18:	adrp	x10, 406000 <ferror@plt+0x3e10>
  402d1c:	add	x9, x9, #0xcad
  402d20:	add	x10, x10, #0xccc
  402d24:	cmp	w8, #0x0
  402d28:	str	x19, [sp, #16]
  402d2c:	mov	x19, x0
  402d30:	csel	x1, x10, x9, eq  // eq = none
  402d34:	mov	w2, #0x5                   	// #5
  402d38:	mov	x0, xzr
  402d3c:	mov	x29, sp
  402d40:	bl	4020e0 <dcgettext@plt>
  402d44:	mov	x1, x19
  402d48:	bl	402140 <printf@plt>
  402d4c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402d50:	ldr	w8, [x8, #3104]
  402d54:	adrp	x9, 406000 <ferror@plt+0x3e10>
  402d58:	adrp	x10, 406000 <ferror@plt+0x3e10>
  402d5c:	add	x9, x9, #0xd32
  402d60:	add	x10, x10, #0xce1
  402d64:	cmp	w8, #0x20
  402d68:	csel	x1, x10, x9, eq  // eq = none
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	mov	x0, xzr
  402d74:	bl	4020e0 <dcgettext@plt>
  402d78:	bl	402140 <printf@plt>
  402d7c:	ldr	x19, [sp, #16]
  402d80:	ldp	x29, x30, [sp], #32
  402d84:	ret
  402d88:	ret
  402d8c:	stp	x29, x30, [sp, #-32]!
  402d90:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402d94:	ldr	w8, [x8, #3064]
  402d98:	adrp	x9, 406000 <ferror@plt+0x3e10>
  402d9c:	adrp	x10, 406000 <ferror@plt+0x3e10>
  402da0:	add	x9, x9, #0xd93
  402da4:	add	x10, x10, #0xdb6
  402da8:	cmp	w8, #0x0
  402dac:	stp	x20, x19, [sp, #16]
  402db0:	mov	x19, x1
  402db4:	mov	x20, x0
  402db8:	csel	x1, x10, x9, eq  // eq = none
  402dbc:	mov	w2, #0x5                   	// #5
  402dc0:	mov	x0, xzr
  402dc4:	mov	x29, sp
  402dc8:	bl	4020e0 <dcgettext@plt>
  402dcc:	mov	x1, x20
  402dd0:	mov	x2, x19
  402dd4:	bl	402140 <printf@plt>
  402dd8:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402ddc:	ldr	w8, [x8, #3104]
  402de0:	adrp	x9, 406000 <ferror@plt+0x3e10>
  402de4:	adrp	x10, 406000 <ferror@plt+0x3e10>
  402de8:	add	x9, x9, #0xd32
  402dec:	add	x10, x10, #0xce1
  402df0:	cmp	w8, #0x20
  402df4:	csel	x1, x10, x9, eq  // eq = none
  402df8:	mov	w2, #0x5                   	// #5
  402dfc:	mov	x0, xzr
  402e00:	bl	4020e0 <dcgettext@plt>
  402e04:	bl	402140 <printf@plt>
  402e08:	ldp	x20, x19, [sp, #16]
  402e0c:	ldp	x29, x30, [sp], #32
  402e10:	ret
  402e14:	stp	x29, x30, [sp, #-32]!
  402e18:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402e1c:	ldrb	w8, [x8, #3020]
  402e20:	str	x19, [sp, #16]
  402e24:	mov	x29, sp
  402e28:	cmp	w8, #0x1
  402e2c:	b.ne	402e64 <ferror@plt+0xc74>  // b.any
  402e30:	mov	x19, x1
  402e34:	cbz	x0, 402e4c <ferror@plt+0xc5c>
  402e38:	bl	4031b0 <ferror@plt+0xfc0>
  402e3c:	mov	x1, x0
  402e40:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402e44:	add	x0, x0, #0xc76
  402e48:	bl	402140 <printf@plt>
  402e4c:	mov	x0, x19
  402e50:	bl	4031b0 <ferror@plt+0xfc0>
  402e54:	mov	x1, x0
  402e58:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402e5c:	add	x0, x0, #0xc76
  402e60:	bl	402140 <printf@plt>
  402e64:	ldr	x19, [sp, #16]
  402e68:	ldp	x29, x30, [sp], #32
  402e6c:	ret
  402e70:	stp	x29, x30, [sp, #-32]!
  402e74:	ldr	x8, [x0]
  402e78:	str	x19, [sp, #16]
  402e7c:	mov	x19, x0
  402e80:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402e84:	ldr	x8, [x8, #16]
  402e88:	mov	x2, x1
  402e8c:	add	x0, x0, #0xdcf
  402e90:	mov	x29, sp
  402e94:	mov	x1, x8
  402e98:	bl	403218 <ferror@plt+0x1028>
  402e9c:	ldr	x8, [x19]
  402ea0:	ldrb	w0, [x8, #8]
  402ea4:	bl	401d50 <bfd_is_undefined_symclass@plt>
  402ea8:	cbz	w0, 402ec8 <ferror@plt+0xcd8>
  402eac:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402eb0:	ldr	w8, [x8, #3104]
  402eb4:	cmp	w8, #0x20
  402eb8:	b.ne	402ed8 <ferror@plt+0xce8>  // b.any
  402ebc:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402ec0:	add	x0, x0, #0xdde
  402ec4:	b	402ee0 <ferror@plt+0xcf0>
  402ec8:	ldr	x8, [x19]
  402ecc:	ldr	x0, [x8]
  402ed0:	bl	4031b8 <ferror@plt+0xfc8>
  402ed4:	b	402ee4 <ferror@plt+0xcf4>
  402ed8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402edc:	add	x0, x0, #0xdd6
  402ee0:	bl	402140 <printf@plt>
  402ee4:	ldr	x8, [x19]
  402ee8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402eec:	add	x0, x0, #0xde7
  402ef0:	ldrb	w1, [x8, #8]
  402ef4:	bl	402140 <printf@plt>
  402ef8:	ldr	x8, [x19]
  402efc:	ldrb	w9, [x8, #8]
  402f00:	cmp	w9, #0x2d
  402f04:	b.ne	402f3c <ferror@plt+0xd4c>  // b.any
  402f08:	ldr	x1, [x8, #32]
  402f0c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402f10:	add	x0, x0, #0xdf1
  402f14:	bl	402140 <printf@plt>
  402f18:	ldr	x8, [x19]
  402f1c:	adrp	x0, 419000 <ferror@plt+0x16e10>
  402f20:	add	x0, x0, #0x735
  402f24:	ldrsh	w1, [x8, #26]
  402f28:	bl	402140 <printf@plt>
  402f2c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402f30:	add	x0, x0, #0xdf9
  402f34:	bl	402140 <printf@plt>
  402f38:	b	403014 <ferror@plt+0xe24>
  402f3c:	ldr	x8, [x19, #16]
  402f40:	cbz	x8, 402f54 <ferror@plt+0xd64>
  402f44:	ldrb	w8, [x8, #72]
  402f48:	and	w0, w8, #0xf
  402f4c:	bl	403298 <ferror@plt+0x10a8>
  402f50:	b	402f68 <ferror@plt+0xd78>
  402f54:	ldr	x8, [x19, #24]
  402f58:	cbz	x8, 402fac <ferror@plt+0xdbc>
  402f5c:	ldr	x8, [x8, #48]
  402f60:	add	x0, x8, #0x8
  402f64:	bl	403350 <ferror@plt+0x1160>
  402f68:	mov	x1, x0
  402f6c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402f70:	add	x0, x0, #0xe01
  402f74:	bl	402140 <printf@plt>
  402f78:	ldr	x8, [x19, #16]
  402f7c:	cbz	x8, 402fc0 <ferror@plt+0xdd0>
  402f80:	ldr	x9, [x8, #56]
  402f84:	cbz	x9, 402fc8 <ferror@plt+0xdd8>
  402f88:	add	x9, x8, #0x38
  402f8c:	add	x10, x19, #0x8
  402f90:	cmp	x8, #0x0
  402f94:	csel	x8, x10, x9, eq  // eq = none
  402f98:	ldr	x0, [x8]
  402f9c:	bl	4031b8 <ferror@plt+0xfc8>
  402fa0:	ldr	x8, [x19, #16]
  402fa4:	cbnz	x8, 403000 <ferror@plt+0xe10>
  402fa8:	b	402ff8 <ferror@plt+0xe08>
  402fac:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402fb0:	add	x0, x0, #0xe07
  402fb4:	bl	402140 <printf@plt>
  402fb8:	ldr	x8, [x19, #16]
  402fbc:	cbnz	x8, 402f80 <ferror@plt+0xd90>
  402fc0:	ldr	x9, [x19, #8]
  402fc4:	cbnz	x9, 402f88 <ferror@plt+0xd98>
  402fc8:	adrp	x8, 419000 <ferror@plt+0x16e10>
  402fcc:	ldr	w8, [x8, #3104]
  402fd0:	cmp	w8, #0x20
  402fd4:	b.ne	402fe4 <ferror@plt+0xdf4>  // b.any
  402fd8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402fdc:	add	x0, x0, #0xdde
  402fe0:	b	402fec <ferror@plt+0xdfc>
  402fe4:	adrp	x0, 406000 <ferror@plt+0x3e10>
  402fe8:	add	x0, x0, #0xdd6
  402fec:	bl	402140 <printf@plt>
  402ff0:	ldr	x8, [x19, #16]
  402ff4:	cbnz	x8, 403000 <ferror@plt+0xe10>
  402ff8:	ldr	x8, [x19, #24]
  402ffc:	cbz	x8, 402f2c <ferror@plt+0xd3c>
  403000:	ldr	x8, [x8, #32]
  403004:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403008:	add	x0, x0, #0xe1b
  40300c:	ldr	x1, [x8]
  403010:	bl	402140 <printf@plt>
  403014:	ldr	x19, [sp, #16]
  403018:	ldp	x29, x30, [sp], #32
  40301c:	ret
  403020:	stp	x29, x30, [sp, #-16]!
  403024:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403028:	ldrb	w8, [x8, #3020]
  40302c:	mov	x29, sp
  403030:	tbnz	w8, #0, 403050 <ferror@plt+0xe60>
  403034:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403038:	ldrb	w8, [x8, #3080]
  40303c:	cbz	w8, 403050 <ferror@plt+0xe60>
  403040:	mov	x1, x0
  403044:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403048:	add	x0, x0, #0xc71
  40304c:	bl	402140 <printf@plt>
  403050:	ldp	x29, x30, [sp], #16
  403054:	ret
  403058:	ret
  40305c:	stp	x29, x30, [sp, #-16]!
  403060:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403064:	ldrb	w8, [x8, #3020]
  403068:	mov	x29, sp
  40306c:	tbnz	w8, #0, 403084 <ferror@plt+0xe94>
  403070:	mov	x2, x1
  403074:	mov	x1, x0
  403078:	adrp	x0, 406000 <ferror@plt+0x3e10>
  40307c:	add	x0, x0, #0xec6
  403080:	bl	402140 <printf@plt>
  403084:	ldp	x29, x30, [sp], #16
  403088:	ret
  40308c:	stp	x29, x30, [sp, #-32]!
  403090:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403094:	ldrb	w8, [x8, #3020]
  403098:	stp	x20, x19, [sp, #16]
  40309c:	mov	x29, sp
  4030a0:	cmp	w8, #0x1
  4030a4:	b.ne	4030f0 <ferror@plt+0xf00>  // b.any
  4030a8:	mov	x19, x1
  4030ac:	cbz	x0, 4030d8 <ferror@plt+0xee8>
  4030b0:	bl	4031b0 <ferror@plt+0xfc0>
  4030b4:	mov	x20, x0
  4030b8:	mov	x0, x19
  4030bc:	bl	4031b0 <ferror@plt+0xfc0>
  4030c0:	mov	x2, x0
  4030c4:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4030c8:	add	x0, x0, #0xecf
  4030cc:	mov	x1, x20
  4030d0:	bl	402140 <printf@plt>
  4030d4:	b	4030f0 <ferror@plt+0xf00>
  4030d8:	mov	x0, x19
  4030dc:	bl	4031b0 <ferror@plt+0xfc0>
  4030e0:	mov	x1, x0
  4030e4:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4030e8:	add	x0, x0, #0xed8
  4030ec:	bl	402140 <printf@plt>
  4030f0:	ldp	x20, x19, [sp, #16]
  4030f4:	ldp	x29, x30, [sp], #32
  4030f8:	ret
  4030fc:	stp	x29, x30, [sp, #-32]!
  403100:	ldr	x8, [x0]
  403104:	str	x19, [sp, #16]
  403108:	mov	x19, x0
  40310c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403110:	ldr	x8, [x8, #16]
  403114:	mov	x2, x1
  403118:	add	x0, x0, #0xa1b
  40311c:	mov	x29, sp
  403120:	mov	x1, x8
  403124:	bl	403218 <ferror@plt+0x1028>
  403128:	ldr	x8, [x19]
  40312c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403130:	add	x0, x0, #0xedd
  403134:	ldrb	w1, [x8, #8]
  403138:	bl	402140 <printf@plt>
  40313c:	ldr	x8, [x19]
  403140:	ldrb	w0, [x8, #8]
  403144:	bl	401d50 <bfd_is_undefined_symclass@plt>
  403148:	cbz	w0, 40315c <ferror@plt+0xf6c>
  40314c:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403150:	add	x0, x0, #0xdde
  403154:	bl	402140 <printf@plt>
  403158:	b	403198 <ferror@plt+0xfa8>
  40315c:	ldr	x8, [x19]
  403160:	ldr	x0, [x8]
  403164:	bl	4031b8 <ferror@plt+0xfc8>
  403168:	mov	w0, #0x20                  	// #32
  40316c:	bl	402190 <putchar@plt>
  403170:	ldr	x8, [x19, #16]
  403174:	cbz	x8, 4031a4 <ferror@plt+0xfb4>
  403178:	ldr	x9, [x8, #56]
  40317c:	cbz	x9, 403198 <ferror@plt+0xfa8>
  403180:	add	x9, x8, #0x38
  403184:	add	x10, x19, #0x8
  403188:	cmp	x8, #0x0
  40318c:	csel	x8, x10, x9, eq  // eq = none
  403190:	ldr	x0, [x8]
  403194:	bl	4031b8 <ferror@plt+0xfc8>
  403198:	ldr	x19, [sp, #16]
  40319c:	ldp	x29, x30, [sp], #32
  4031a0:	ret
  4031a4:	ldr	x9, [x19, #8]
  4031a8:	cbnz	x9, 403180 <ferror@plt+0xf90>
  4031ac:	b	403198 <ferror@plt+0xfa8>
  4031b0:	ldr	x0, [x0]
  4031b4:	ret
  4031b8:	stp	x29, x30, [sp, #-32]!
  4031bc:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4031c0:	ldr	w9, [x8, #3104]
  4031c4:	mov	x1, x0
  4031c8:	str	x19, [sp, #16]
  4031cc:	mov	x29, sp
  4031d0:	cmp	w9, #0x20
  4031d4:	b.eq	4031e0 <ferror@plt+0xff0>  // b.none
  4031d8:	cmp	w9, #0x40
  4031dc:	b.ne	4031f8 <ferror@plt+0x1008>  // b.any
  4031e0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4031e4:	ldr	x0, [x8, #3112]
  4031e8:	bl	402140 <printf@plt>
  4031ec:	ldr	x19, [sp, #16]
  4031f0:	ldp	x29, x30, [sp], #32
  4031f4:	ret
  4031f8:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4031fc:	add	x1, x1, #0xc83
  403200:	mov	w2, #0x5                   	// #5
  403204:	mov	x0, xzr
  403208:	mov	x19, x8
  40320c:	bl	4020e0 <dcgettext@plt>
  403210:	ldr	w1, [x19, #3104]
  403214:	bl	405034 <ferror@plt+0x2e44>
  403218:	stp	x29, x30, [sp, #-48]!
  40321c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403220:	ldr	w8, [x8, #3024]
  403224:	stp	x20, x19, [sp, #32]
  403228:	mov	x19, x1
  40322c:	mov	x20, x0
  403230:	str	x21, [sp, #16]
  403234:	mov	x29, sp
  403238:	cbz	w8, 40327c <ferror@plt+0x108c>
  40323c:	ldrb	w8, [x19]
  403240:	cbz	w8, 40327c <ferror@plt+0x108c>
  403244:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403248:	ldr	w8, [x8, #1704]
  40324c:	mov	x0, x2
  403250:	mov	x1, x19
  403254:	mov	w2, w8
  403258:	bl	402030 <bfd_demangle@plt>
  40325c:	cbz	x0, 40327c <ferror@plt+0x108c>
  403260:	mov	x21, x0
  403264:	mov	x0, x20
  403268:	mov	x1, x21
  40326c:	bl	402140 <printf@plt>
  403270:	mov	x0, x21
  403274:	bl	401ff0 <free@plt>
  403278:	b	403288 <ferror@plt+0x1098>
  40327c:	mov	x0, x20
  403280:	mov	x1, x19
  403284:	bl	402140 <printf@plt>
  403288:	ldp	x20, x19, [sp, #32]
  40328c:	ldr	x21, [sp, #16]
  403290:	ldp	x29, x30, [sp], #48
  403294:	ret
  403298:	stp	x29, x30, [sp, #-32]!
  40329c:	stp	x20, x19, [sp, #16]
  4032a0:	mov	w19, w0
  4032a4:	cmp	w0, #0x7
  4032a8:	mov	x29, sp
  4032ac:	b.cs	4032c0 <ferror@plt+0x10d0>  // b.hs, b.nlast
  4032b0:	adrp	x8, 406000 <ferror@plt+0x3e10>
  4032b4:	add	x8, x8, #0x9c8
  4032b8:	ldr	x0, [x8, w19, sxtw #3]
  4032bc:	b	403328 <ferror@plt+0x1138>
  4032c0:	adrp	x20, 419000 <ferror@plt+0x16e10>
  4032c4:	add	x20, x20, #0xc30
  4032c8:	ldr	x0, [x20]
  4032cc:	bl	401ff0 <free@plt>
  4032d0:	sub	w9, w19, #0xa
  4032d4:	adrp	x10, 406000 <ferror@plt+0x3e10>
  4032d8:	adrp	x11, 406000 <ferror@plt+0x3e10>
  4032dc:	sub	w8, w19, #0xd
  4032e0:	add	x10, x10, #0xe7b
  4032e4:	add	x11, x11, #0xe69
  4032e8:	adrp	x12, 406000 <ferror@plt+0x3e10>
  4032ec:	cmp	w9, #0x3
  4032f0:	add	x12, x12, #0xe50
  4032f4:	csel	x9, x11, x10, cc  // cc = lo, ul, last
  4032f8:	cmp	w8, #0x3
  4032fc:	csel	x1, x12, x9, cc  // cc = lo, ul, last
  403300:	mov	w2, #0x5                   	// #5
  403304:	mov	x0, xzr
  403308:	bl	4020e0 <dcgettext@plt>
  40330c:	mov	x1, x0
  403310:	mov	x0, x20
  403314:	mov	w2, w19
  403318:	bl	401dd0 <asprintf@plt>
  40331c:	tbnz	w0, #31, 403334 <ferror@plt+0x1144>
  403320:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403324:	ldr	x0, [x8, #3120]
  403328:	ldp	x20, x19, [sp, #16]
  40332c:	ldp	x29, x30, [sp], #32
  403330:	ret
  403334:	bl	402170 <__errno_location@plt>
  403338:	ldr	w0, [x0]
  40333c:	bl	402060 <xstrerror@plt>
  403340:	mov	x1, x0
  403344:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403348:	add	x0, x0, #0x943
  40334c:	bl	405034 <ferror@plt+0x2e44>
  403350:	stp	x29, x30, [sp, #-32]!
  403354:	stp	x20, x19, [sp, #16]
  403358:	ldrb	w8, [x0, #32]
  40335c:	mov	x29, sp
  403360:	cmp	w8, #0x64
  403364:	b.eq	403390 <ferror@plt+0x11a0>  // b.none
  403368:	cmp	w8, #0x68
  40336c:	b.eq	403384 <ferror@plt+0x1194>  // b.none
  403370:	cmp	w8, #0x67
  403374:	b.ne	40339c <ferror@plt+0x11ac>  // b.any
  403378:	adrp	x0, 406000 <ferror@plt+0x3e10>
  40337c:	add	x0, x0, #0xe8f
  403380:	b	403418 <ferror@plt+0x1228>
  403384:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403388:	add	x0, x0, #0xe94
  40338c:	b	403418 <ferror@plt+0x1228>
  403390:	adrp	x0, 406000 <ferror@plt+0x3e10>
  403394:	add	x0, x0, #0xe89
  403398:	b	403418 <ferror@plt+0x1228>
  40339c:	ldrh	w8, [x0, #30]
  4033a0:	mov	x19, x0
  4033a4:	cbz	w8, 4033c8 <ferror@plt+0x11d8>
  4033a8:	ubfx	x8, x8, #4, #2
  4033ac:	sub	x8, x8, #0x1
  4033b0:	cmp	w8, #0x3
  4033b4:	b.cs	4033d4 <ferror@plt+0x11e4>  // b.hs, b.nlast
  4033b8:	adrp	x9, 406000 <ferror@plt+0x3e10>
  4033bc:	add	x9, x9, #0xa00
  4033c0:	ldr	x0, [x9, x8, lsl #3]
  4033c4:	b	403418 <ferror@plt+0x1228>
  4033c8:	adrp	x0, 406000 <ferror@plt+0x3e10>
  4033cc:	add	x0, x0, #0xe99
  4033d0:	b	403418 <ferror@plt+0x1228>
  4033d4:	adrp	x20, 419000 <ferror@plt+0x16e10>
  4033d8:	add	x20, x20, #0xc38
  4033dc:	ldr	x0, [x20]
  4033e0:	bl	401ff0 <free@plt>
  4033e4:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4033e8:	add	x1, x1, #0xeb5
  4033ec:	mov	w2, #0x5                   	// #5
  4033f0:	mov	x0, xzr
  4033f4:	bl	4020e0 <dcgettext@plt>
  4033f8:	ldrb	w2, [x19, #32]
  4033fc:	ldrh	w3, [x19, #30]
  403400:	mov	x1, x0
  403404:	mov	x0, x20
  403408:	bl	401dd0 <asprintf@plt>
  40340c:	tbnz	w0, #31, 403424 <ferror@plt+0x1234>
  403410:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403414:	ldr	x0, [x8, #3128]
  403418:	ldp	x20, x19, [sp, #16]
  40341c:	ldp	x29, x30, [sp], #32
  403420:	ret
  403424:	bl	402170 <__errno_location@plt>
  403428:	ldr	w0, [x0]
  40342c:	bl	402060 <xstrerror@plt>
  403430:	mov	x1, x0
  403434:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403438:	add	x0, x0, #0x943
  40343c:	bl	405034 <ferror@plt+0x2e44>
  403440:	sub	sp, sp, #0x60
  403444:	stp	x24, x23, [sp, #48]
  403448:	adrp	x23, 419000 <ferror@plt+0x16e10>
  40344c:	ldr	x8, [x23, #1832]
  403450:	stp	x29, x30, [sp, #16]
  403454:	stp	x26, x25, [sp, #32]
  403458:	stp	x22, x21, [sp, #64]
  40345c:	stp	x20, x19, [sp, #80]
  403460:	ldr	x20, [x8, #8]
  403464:	add	x29, sp, #0x10
  403468:	mov	x19, x0
  40346c:	bl	4031b0 <ferror@plt+0xfc0>
  403470:	blr	x20
  403474:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403478:	ldr	w8, [x8, #3056]
  40347c:	cbz	w8, 403488 <ferror@plt+0x1298>
  403480:	mov	x0, x19
  403484:	bl	40397c <ferror@plt+0x178c>
  403488:	mov	x0, x19
  40348c:	mov	x1, xzr
  403490:	bl	402110 <bfd_openr_next_archived_file@plt>
  403494:	adrp	x24, 419000 <ferror@plt+0x16e10>
  403498:	adrp	x25, 419000 <ferror@plt+0x16e10>
  40349c:	cbz	x0, 403558 <ferror@plt+0x1368>
  4034a0:	mov	x21, xzr
  4034a4:	b	4034bc <ferror@plt+0x12cc>
  4034a8:	mov	x0, x19
  4034ac:	mov	x1, x20
  4034b0:	bl	402110 <bfd_openr_next_archived_file@plt>
  4034b4:	mov	x21, x20
  4034b8:	cbz	x0, 40355c <ferror@plt+0x136c>
  4034bc:	add	x2, sp, #0x8
  4034c0:	mov	w1, #0x1                   	// #1
  4034c4:	mov	x20, x0
  4034c8:	bl	4020a0 <bfd_check_format_matches@plt>
  4034cc:	cbz	w0, 403510 <ferror@plt+0x1320>
  4034d0:	mov	x0, x20
  4034d4:	bl	4035a4 <ferror@plt+0x13b4>
  4034d8:	ldr	x8, [x23, #1832]
  4034dc:	mov	x0, x19
  4034e0:	ldr	x26, [x8, #16]
  4034e4:	bl	4031b0 <ferror@plt+0xfc0>
  4034e8:	mov	x22, x0
  4034ec:	mov	x0, x20
  4034f0:	bl	4031b0 <ferror@plt+0xfc0>
  4034f4:	mov	x1, x0
  4034f8:	mov	x0, x22
  4034fc:	blr	x26
  403500:	mov	x0, x20
  403504:	mov	x1, x19
  403508:	bl	403630 <ferror@plt+0x1440>
  40350c:	b	403538 <ferror@plt+0x1348>
  403510:	mov	x0, x20
  403514:	bl	4031b0 <ferror@plt+0xfc0>
  403518:	bl	404ca8 <ferror@plt+0x2ab8>
  40351c:	bl	401e70 <bfd_get_error@plt>
  403520:	cmp	w0, #0xd
  403524:	b.ne	403538 <ferror@plt+0x1348>  // b.any
  403528:	ldr	x0, [sp, #8]
  40352c:	bl	405170 <ferror@plt+0x2f80>
  403530:	ldr	x0, [sp, #8]
  403534:	bl	401ff0 <free@plt>
  403538:	cbz	x21, 4034a8 <ferror@plt+0x12b8>
  40353c:	mov	x0, x21
  403540:	bl	402090 <bfd_close@plt>
  403544:	cmp	x20, x21
  403548:	str	xzr, [x24, #3136]
  40354c:	str	xzr, [x25, #3144]
  403550:	b.ne	4034a8 <ferror@plt+0x12b8>  // b.any
  403554:	b	40357c <ferror@plt+0x138c>
  403558:	mov	x20, xzr
  40355c:	bl	401e70 <bfd_get_error@plt>
  403560:	cmp	w0, #0x9
  403564:	b.ne	403598 <ferror@plt+0x13a8>  // b.any
  403568:	cbz	x20, 40357c <ferror@plt+0x138c>
  40356c:	mov	x0, x20
  403570:	bl	402090 <bfd_close@plt>
  403574:	str	xzr, [x24, #3136]
  403578:	str	xzr, [x25, #3144]
  40357c:	ldp	x20, x19, [sp, #80]
  403580:	ldp	x22, x21, [sp, #64]
  403584:	ldp	x24, x23, [sp, #48]
  403588:	ldp	x26, x25, [sp, #32]
  40358c:	ldp	x29, x30, [sp, #16]
  403590:	add	sp, sp, #0x60
  403594:	ret
  403598:	mov	x0, x19
  40359c:	bl	4031b0 <ferror@plt+0xfc0>
  4035a0:	bl	404fa0 <ferror@plt+0x2db0>
  4035a4:	stp	x29, x30, [sp, #-48]!
  4035a8:	str	x21, [sp, #16]
  4035ac:	stp	x20, x19, [sp, #32]
  4035b0:	mov	x29, sp
  4035b4:	mov	x19, x0
  4035b8:	bl	401ec0 <bfd_get_arch_size@plt>
  4035bc:	adrp	x20, 419000 <ferror@plt+0x16e10>
  4035c0:	cmn	w0, #0x1
  4035c4:	str	w0, [x20, #3104]
  4035c8:	b.ne	40360c <ferror@plt+0x141c>  // b.any
  4035cc:	mov	x0, x19
  4035d0:	bl	403a78 <ferror@plt+0x1888>
  4035d4:	adrp	x1, 406000 <ferror@plt+0x3e10>
  4035d8:	add	x1, x1, #0xa9b
  4035dc:	mov	x19, x0
  4035e0:	bl	4020b0 <strstr@plt>
  4035e4:	mov	w21, #0x40                  	// #64
  4035e8:	cbnz	x0, 403608 <ferror@plt+0x1418>
  4035ec:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4035f0:	add	x1, x1, #0x85c
  4035f4:	mov	x0, x19
  4035f8:	bl	401fc0 <strcmp@plt>
  4035fc:	cmp	w0, #0x0
  403600:	mov	w8, #0x20                  	// #32
  403604:	csel	w21, w21, w8, eq  // eq = none
  403608:	str	w21, [x20, #3104]
  40360c:	adrp	x19, 419000 <ferror@plt+0x16e10>
  403610:	ldr	x0, [x19, #3112]
  403614:	bl	401ff0 <free@plt>
  403618:	bl	403a84 <ferror@plt+0x1894>
  40361c:	str	x0, [x19, #3112]
  403620:	ldp	x20, x19, [sp, #32]
  403624:	ldr	x21, [sp, #16]
  403628:	ldp	x29, x30, [sp], #48
  40362c:	ret
  403630:	sub	sp, sp, #0x70
  403634:	stp	x24, x23, [sp, #64]
  403638:	adrp	x24, 419000 <ferror@plt+0x16e10>
  40363c:	stp	x22, x21, [sp, #80]
  403640:	ldr	w21, [x24, #3028]
  403644:	stp	x20, x19, [sp, #96]
  403648:	mov	x20, x1
  40364c:	mov	x19, x0
  403650:	stp	x29, x30, [sp, #32]
  403654:	str	x25, [sp, #48]
  403658:	add	x29, sp, #0x20
  40365c:	str	xzr, [sp, #8]
  403660:	cbnz	w21, 403670 <ferror@plt+0x1480>
  403664:	mov	x0, x19
  403668:	bl	403b2c <ferror@plt+0x193c>
  40366c:	tbz	w0, #4, 4036e0 <ferror@plt+0x14f0>
  403670:	ldr	x8, [x19, #8]
  403674:	add	x2, x29, #0x18
  403678:	sub	x3, x29, #0x4
  40367c:	mov	x0, x19
  403680:	ldr	x8, [x8, #600]
  403684:	mov	w1, w21
  403688:	blr	x8
  40368c:	tbnz	x0, #63, 4036cc <ferror@plt+0x14dc>
  403690:	mov	x21, x0
  403694:	cbz	x0, 4036e0 <ferror@plt+0x14f0>
  403698:	adrp	x8, 419000 <ferror@plt+0x16e10>
  40369c:	ldr	w8, [x8, #3088]
  4036a0:	cbz	w8, 4037dc <ferror@plt+0x15ec>
  4036a4:	ldur	w8, [x29, #-4]
  4036a8:	cmp	w8, #0x8
  4036ac:	b.ne	4037dc <ferror@plt+0x15ec>  // b.any
  4036b0:	ldr	w8, [x24, #3028]
  4036b4:	cbz	w8, 403710 <ferror@plt+0x1520>
  4036b8:	ldr	x22, [x29, #24]
  4036bc:	mov	x23, xzr
  4036c0:	mov	x1, xzr
  4036c4:	mov	x3, x21
  4036c8:	b	403760 <ferror@plt+0x1570>
  4036cc:	ldr	w8, [x24, #3028]
  4036d0:	cbz	w8, 403970 <ferror@plt+0x1780>
  4036d4:	bl	401e70 <bfd_get_error@plt>
  4036d8:	cmp	w0, #0x7
  4036dc:	b.ne	403970 <ferror@plt+0x1780>  // b.any
  4036e0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4036e4:	add	x1, x1, #0x86b
  4036e8:	mov	w2, #0x5                   	// #5
  4036ec:	mov	x0, xzr
  4036f0:	bl	4020e0 <dcgettext@plt>
  4036f4:	mov	x20, x0
  4036f8:	mov	x0, x19
  4036fc:	bl	4031b0 <ferror@plt+0xfc0>
  403700:	mov	x1, x0
  403704:	mov	x0, x20
  403708:	bl	4050a0 <ferror@plt+0x2eb0>
  40370c:	b	403954 <ferror@plt+0x1764>
  403710:	ldr	x8, [x19, #8]
  403714:	mov	x0, x19
  403718:	ldr	x8, [x8, #832]
  40371c:	blr	x8
  403720:	ldr	x23, [x29, #24]
  403724:	cmp	x0, #0x1
  403728:	b.lt	403754 <ferror@plt+0x1564>  // b.tstop
  40372c:	bl	401e90 <xmalloc@plt>
  403730:	ldr	x8, [x19, #8]
  403734:	mov	x22, x0
  403738:	mov	x0, x19
  40373c:	mov	x1, x22
  403740:	ldr	x8, [x8, #840]
  403744:	blr	x8
  403748:	tbnz	x0, #63, 403970 <ferror@plt+0x1780>
  40374c:	mov	x3, x0
  403750:	b	40375c <ferror@plt+0x156c>
  403754:	mov	x22, xzr
  403758:	mov	x3, xzr
  40375c:	mov	x1, x21
  403760:	ldr	x8, [x19, #8]
  403764:	add	x5, sp, #0x8
  403768:	mov	x0, x19
  40376c:	mov	x2, x23
  403770:	ldr	x8, [x8, #848]
  403774:	mov	x4, x22
  403778:	blr	x8
  40377c:	cmp	x0, #0x1
  403780:	b.lt	4037c8 <ferror@plt+0x15d8>  // b.tstop
  403784:	mov	x23, x0
  403788:	ldr	x0, [x29, #24]
  40378c:	add	x25, x23, x21
  403790:	lsl	x8, x25, #3
  403794:	add	x1, x8, #0x8
  403798:	bl	401e20 <xrealloc@plt>
  40379c:	mov	x9, xzr
  4037a0:	add	x8, x0, x21, lsl #3
  4037a4:	str	x0, [x29, #24]
  4037a8:	ldr	x10, [sp, #8]
  4037ac:	subs	x23, x23, #0x1
  4037b0:	add	x10, x10, x9
  4037b4:	str	x10, [x8], #8
  4037b8:	add	x9, x9, #0x30
  4037bc:	b.ne	4037a8 <ferror@plt+0x15b8>  // b.any
  4037c0:	mov	x21, x25
  4037c4:	str	xzr, [x8]
  4037c8:	cbz	x22, 4037dc <ferror@plt+0x15ec>
  4037cc:	ldr	w8, [x24, #3028]
  4037d0:	cbnz	w8, 4037dc <ferror@plt+0x15ec>
  4037d4:	mov	x0, x22
  4037d8:	bl	401ff0 <free@plt>
  4037dc:	ldrsh	w8, [x19, #76]
  4037e0:	tbz	w8, #31, 403818 <ferror@plt+0x1628>
  4037e4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4037e8:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4037ec:	add	x1, x1, #0x87a
  4037f0:	mov	w2, #0x5                   	// #5
  4037f4:	mov	x0, xzr
  4037f8:	str	wzr, [x8, #704]
  4037fc:	bl	4020e0 <dcgettext@plt>
  403800:	mov	x22, x0
  403804:	mov	x0, x19
  403808:	bl	4031b0 <ferror@plt+0xfc0>
  40380c:	mov	x1, x0
  403810:	mov	x0, x22
  403814:	bl	4050a0 <ferror@plt+0x2eb0>
  403818:	ldr	w1, [x24, #3028]
  40381c:	ldr	x2, [x29, #24]
  403820:	ldur	w4, [x29, #-4]
  403824:	mov	x0, x19
  403828:	mov	x3, x21
  40382c:	bl	403b34 <ferror@plt+0x1944>
  403830:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403834:	ldrb	w8, [x8, #3040]
  403838:	mov	x21, x0
  40383c:	adrp	x22, 419000 <ferror@plt+0x16e10>
  403840:	str	xzr, [sp, #16]
  403844:	tbnz	w8, #0, 4038f4 <ferror@plt+0x1704>
  403848:	ldr	w8, [x24, #3028]
  40384c:	adrp	x9, 419000 <ferror@plt+0x16e10>
  403850:	str	x19, [x9, #3152]
  403854:	adrp	x9, 419000 <ferror@plt+0x16e10>
  403858:	str	w8, [x9, #3160]
  40385c:	ldr	x8, [x19, #8]
  403860:	mov	x0, x19
  403864:	ldr	x8, [x8, #512]
  403868:	blr	x8
  40386c:	adrp	x23, 419000 <ferror@plt+0x16e10>
  403870:	str	x0, [x23, #3168]
  403874:	ldr	x8, [x19, #8]
  403878:	mov	x0, x19
  40387c:	ldr	x8, [x8, #512]
  403880:	blr	x8
  403884:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403888:	str	x0, [x8, #3176]
  40388c:	cbz	x0, 403970 <ferror@plt+0x1780>
  403890:	ldr	x8, [x23, #3168]
  403894:	cbz	x8, 403970 <ferror@plt+0x1780>
  403898:	ldrb	w8, [x22, #3048]
  40389c:	tbz	w8, #0, 4038c4 <ferror@plt+0x16d4>
  4038a0:	ldr	w1, [x24, #3028]
  4038a4:	ldr	x2, [x29, #24]
  4038a8:	ldur	w4, [x29, #-4]
  4038ac:	add	x5, sp, #0x10
  4038b0:	mov	x0, x19
  4038b4:	mov	x3, x21
  4038b8:	bl	403da0 <ferror@plt+0x1bb0>
  4038bc:	mov	x21, x0
  4038c0:	b	4038f4 <ferror@plt+0x1704>
  4038c4:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4038c8:	ldrb	w8, [x8, #3044]
  4038cc:	adrp	x9, 419000 <ferror@plt+0x16e10>
  4038d0:	ldrsw	x9, [x9, #3052]
  4038d4:	adrp	x10, 406000 <ferror@plt+0x3e10>
  4038d8:	add	x10, x10, #0x9a8
  4038dc:	add	x8, x10, x8, lsl #4
  4038e0:	ldr	x0, [x29, #24]
  4038e4:	ldur	w2, [x29, #-4]
  4038e8:	ldr	x3, [x8, x9, lsl #3]
  4038ec:	mov	x1, x21
  4038f0:	bl	401db0 <qsort@plt>
  4038f4:	ldrb	w8, [x22, #3048]
  4038f8:	ldr	w1, [x24, #3028]
  4038fc:	tbz	w8, #0, 403920 <ferror@plt+0x1730>
  403900:	ldr	x2, [sp, #16]
  403904:	mov	x0, x19
  403908:	mov	x3, x21
  40390c:	mov	x4, x20
  403910:	bl	4040a0 <ferror@plt+0x1eb0>
  403914:	ldr	x0, [sp, #8]
  403918:	cbnz	x0, 403940 <ferror@plt+0x1750>
  40391c:	b	403944 <ferror@plt+0x1754>
  403920:	ldr	x2, [x29, #24]
  403924:	ldur	w4, [x29, #-4]
  403928:	mov	x0, x19
  40392c:	mov	x3, x21
  403930:	mov	x5, x20
  403934:	bl	403fe4 <ferror@plt+0x1df4>
  403938:	ldr	x0, [sp, #8]
  40393c:	cbz	x0, 403944 <ferror@plt+0x1754>
  403940:	bl	401ff0 <free@plt>
  403944:	ldr	x0, [x29, #24]
  403948:	bl	401ff0 <free@plt>
  40394c:	ldr	x0, [sp, #16]
  403950:	bl	401ff0 <free@plt>
  403954:	ldp	x20, x19, [sp, #96]
  403958:	ldp	x22, x21, [sp, #80]
  40395c:	ldp	x24, x23, [sp, #64]
  403960:	ldr	x25, [sp, #48]
  403964:	ldp	x29, x30, [sp, #32]
  403968:	add	sp, sp, #0x70
  40396c:	ret
  403970:	mov	x0, x19
  403974:	bl	4031b0 <ferror@plt+0xfc0>
  403978:	bl	404fa0 <ferror@plt+0x2db0>
  40397c:	stp	x29, x30, [sp, #-80]!
  403980:	mov	x29, sp
  403984:	add	x2, x29, #0x18
  403988:	mov	x1, #0xffffffffffffffff    	// #-1
  40398c:	str	x25, [sp, #16]
  403990:	stp	x24, x23, [sp, #32]
  403994:	stp	x22, x21, [sp, #48]
  403998:	stp	x20, x19, [sp, #64]
  40399c:	mov	x19, x0
  4039a0:	bl	4021d0 <bfd_get_next_mapent@plt>
  4039a4:	cmn	x0, #0x1
  4039a8:	b.eq	403a54 <ferror@plt+0x1864>  // b.none
  4039ac:	adrp	x21, 407000 <ferror@plt+0x4e10>
  4039b0:	adrp	x22, 407000 <ferror@plt+0x4e10>
  4039b4:	adrp	x23, 407000 <ferror@plt+0x4e10>
  4039b8:	mov	x20, x0
  4039bc:	mov	w25, wzr
  4039c0:	add	x21, x21, #0x82e
  4039c4:	add	x22, x22, #0x943
  4039c8:	add	x23, x23, #0x854
  4039cc:	b	4039ec <ferror@plt+0x17fc>
  4039d0:	add	x2, x29, #0x18
  4039d4:	mov	x0, x19
  4039d8:	mov	x1, x20
  4039dc:	bl	4021d0 <bfd_get_next_mapent@plt>
  4039e0:	mov	x20, x0
  4039e4:	cmn	x0, #0x1
  4039e8:	b.eq	403a54 <ferror@plt+0x1864>  // b.none
  4039ec:	cbnz	w25, 403a08 <ferror@plt+0x1818>
  4039f0:	mov	w2, #0x5                   	// #5
  4039f4:	mov	x0, xzr
  4039f8:	mov	x1, x21
  4039fc:	bl	4020e0 <dcgettext@plt>
  403a00:	bl	402140 <printf@plt>
  403a04:	mov	w25, #0x1                   	// #1
  403a08:	ldr	x8, [x19, #8]
  403a0c:	mov	x0, x19
  403a10:	mov	x1, x20
  403a14:	ldr	x8, [x8, #472]
  403a18:	blr	x8
  403a1c:	cbz	x0, 403a6c <ferror@plt+0x187c>
  403a20:	ldr	x8, [x29, #24]
  403a24:	ldr	x1, [x8]
  403a28:	cbz	x1, 4039d0 <ferror@plt+0x17e0>
  403a2c:	mov	x24, x0
  403a30:	mov	x0, x22
  403a34:	mov	x2, x19
  403a38:	bl	403218 <ferror@plt+0x1028>
  403a3c:	mov	x0, x24
  403a40:	bl	4031b0 <ferror@plt+0xfc0>
  403a44:	mov	x1, x0
  403a48:	mov	x0, x23
  403a4c:	bl	402140 <printf@plt>
  403a50:	b	4039d0 <ferror@plt+0x17e0>
  403a54:	ldp	x20, x19, [sp, #64]
  403a58:	ldp	x22, x21, [sp, #48]
  403a5c:	ldp	x24, x23, [sp, #32]
  403a60:	ldr	x25, [sp, #16]
  403a64:	ldp	x29, x30, [sp], #80
  403a68:	ret
  403a6c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403a70:	add	x0, x0, #0x83f
  403a74:	bl	404fa0 <ferror@plt+0x2db0>
  403a78:	ldr	x8, [x0, #8]
  403a7c:	ldr	x0, [x8]
  403a80:	ret
  403a84:	stp	x29, x30, [sp, #-16]!
  403a88:	adrp	x9, 419000 <ferror@plt+0x16e10>
  403a8c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403a90:	ldr	w9, [x9, #3104]
  403a94:	adrp	x13, 419000 <ferror@plt+0x16e10>
  403a98:	ldr	w14, [x8, #3100]
  403a9c:	ldr	w8, [x13, #1852]
  403aa0:	adrp	x10, 407000 <ferror@plt+0x4e10>
  403aa4:	adrp	x11, 407000 <ferror@plt+0x4e10>
  403aa8:	add	x10, x10, #0x863
  403aac:	add	x11, x11, #0x860
  403ab0:	adrp	x12, 406000 <ferror@plt+0x3e10>
  403ab4:	cmp	w9, #0x20
  403ab8:	add	x12, x12, #0xdce
  403abc:	csel	x9, x11, x10, eq  // eq = none
  403ac0:	cmp	w14, #0x2
  403ac4:	csel	x1, x12, x9, eq  // eq = none
  403ac8:	cmp	w8, #0x10
  403acc:	mov	x29, sp
  403ad0:	b.eq	403af0 <ferror@plt+0x1900>  // b.none
  403ad4:	cmp	w8, #0xa
  403ad8:	b.eq	403afc <ferror@plt+0x190c>  // b.none
  403adc:	cmp	w8, #0x8
  403ae0:	b.ne	403b08 <ferror@plt+0x1918>  // b.any
  403ae4:	adrp	x3, 407000 <ferror@plt+0x4e10>
  403ae8:	add	x3, x3, #0x85e
  403aec:	b	403b0c <ferror@plt+0x191c>
  403af0:	adrp	x3, 407000 <ferror@plt+0x4e10>
  403af4:	add	x3, x3, #0x852
  403af8:	b	403b0c <ferror@plt+0x191c>
  403afc:	adrp	x3, 406000 <ferror@plt+0x3e10>
  403b00:	add	x3, x3, #0xe79
  403b04:	b	403b0c <ferror@plt+0x191c>
  403b08:	mov	x3, xzr
  403b0c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  403b10:	adrp	x2, 407000 <ferror@plt+0x4e10>
  403b14:	add	x0, x0, #0x869
  403b18:	add	x2, x2, #0x867
  403b1c:	mov	x4, xzr
  403b20:	bl	401e30 <concat@plt>
  403b24:	ldp	x29, x30, [sp], #16
  403b28:	ret
  403b2c:	ldr	w0, [x0, #72]
  403b30:	ret
  403b34:	sub	sp, sp, #0x70
  403b38:	stp	x29, x30, [sp, #16]
  403b3c:	stp	x28, x27, [sp, #32]
  403b40:	stp	x26, x25, [sp, #48]
  403b44:	stp	x24, x23, [sp, #64]
  403b48:	stp	x22, x21, [sp, #80]
  403b4c:	stp	x20, x19, [sp, #96]
  403b50:	ldr	x8, [x0, #8]
  403b54:	add	x29, sp, #0x10
  403b58:	mov	w23, w4
  403b5c:	mov	x24, x3
  403b60:	ldr	x8, [x8, #512]
  403b64:	mov	x26, x2
  403b68:	mov	x19, x0
  403b6c:	mov	w21, w1
  403b70:	blr	x8
  403b74:	cbz	x0, 403d94 <ferror@plt+0x1ba4>
  403b78:	mov	w23, w23
  403b7c:	mul	x8, x23, x24
  403b80:	cmp	x8, #0x1
  403b84:	str	x26, [sp, #8]
  403b88:	b.lt	403d68 <ferror@plt+0x1b78>  // b.tstop
  403b8c:	ldr	x26, [sp, #8]
  403b90:	mov	x22, x0
  403b94:	add	x20, x26, x8
  403b98:	mov	x27, x26
  403b9c:	b	403bb0 <ferror@plt+0x19c0>
  403ba0:	add	x26, x26, x23
  403ba4:	add	x27, x27, x23
  403ba8:	cmp	x27, x20
  403bac:	b.cs	403d68 <ferror@plt+0x1b78>  // b.hs, b.nlast
  403bb0:	ldr	x8, [x19, #8]
  403bb4:	mov	x0, x19
  403bb8:	mov	w1, w21
  403bbc:	mov	x2, x27
  403bc0:	ldr	x8, [x8, #608]
  403bc4:	mov	x3, x22
  403bc8:	blr	x8
  403bcc:	cbz	x0, 403d94 <ferror@plt+0x1ba4>
  403bd0:	ldr	x8, [x0, #8]
  403bd4:	mov	x28, x0
  403bd8:	ldrb	w9, [x8]
  403bdc:	cmp	w9, #0x5f
  403be0:	b.ne	403c4c <ferror@plt+0x1a5c>  // b.any
  403be4:	ldrb	w9, [x8, #1]
  403be8:	cmp	w9, #0x5f
  403bec:	b.ne	403c4c <ferror@plt+0x1a5c>  // b.any
  403bf0:	ldrb	w9, [x8, #2]
  403bf4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403bf8:	add	x1, x1, #0x8a1
  403bfc:	cmp	w9, #0x5f
  403c00:	cinc	x0, x8, eq  // eq = none
  403c04:	bl	401fc0 <strcmp@plt>
  403c08:	cbnz	w0, 403c4c <ferror@plt+0x1a5c>
  403c0c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403c10:	ldr	w8, [x8, #704]
  403c14:	cbz	w8, 403c4c <ferror@plt+0x1a5c>
  403c18:	adrp	x1, 407000 <ferror@plt+0x4e10>
  403c1c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403c20:	mov	w2, #0x5                   	// #5
  403c24:	mov	x0, xzr
  403c28:	add	x1, x1, #0x87a
  403c2c:	str	wzr, [x8, #704]
  403c30:	bl	4020e0 <dcgettext@plt>
  403c34:	mov	x24, x0
  403c38:	mov	x0, x19
  403c3c:	bl	4031b0 <ferror@plt+0xfc0>
  403c40:	mov	x1, x0
  403c44:	mov	x0, x24
  403c48:	bl	4050a0 <ferror@plt+0x2eb0>
  403c4c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403c50:	ldr	w8, [x8, #3064]
  403c54:	cbz	w8, 403c6c <ferror@plt+0x1a7c>
  403c58:	ldr	x0, [x28, #32]
  403c5c:	bl	404148 <ferror@plt+0x1f58>
  403c60:	mov	w25, w0
  403c64:	cbnz	w25, 403ca4 <ferror@plt+0x1ab4>
  403c68:	b	403cbc <ferror@plt+0x1acc>
  403c6c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403c70:	ldr	w8, [x8, #3032]
  403c74:	cbz	w8, 403c9c <ferror@plt+0x1aac>
  403c78:	ldr	w8, [x28, #24]
  403c7c:	mov	w9, #0x82                  	// #130
  403c80:	movk	w9, #0x80, lsl #16
  403c84:	tst	w8, w9
  403c88:	b.ne	403c9c <ferror@plt+0x1aac>  // b.any
  403c8c:	ldr	x24, [x28, #32]
  403c90:	mov	x0, x24
  403c94:	bl	404148 <ferror@plt+0x1f58>
  403c98:	cbz	w0, 403d50 <ferror@plt+0x1b60>
  403c9c:	mov	w25, #0x1                   	// #1
  403ca0:	cbz	w25, 403cbc <ferror@plt+0x1acc>
  403ca4:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403ca8:	ldr	w8, [x8, #3016]
  403cac:	cbnz	w8, 403cbc <ferror@plt+0x1acc>
  403cb0:	ldrb	w8, [x28, #24]
  403cb4:	tst	w8, #0x4
  403cb8:	csel	w25, w25, wzr, eq  // eq = none
  403cbc:	cbz	w25, 403cec <ferror@plt+0x1afc>
  403cc0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403cc4:	ldrb	w8, [x8, #3048]
  403cc8:	cbz	w8, 403cec <ferror@plt+0x1afc>
  403ccc:	ldr	x24, [x28, #32]
  403cd0:	mov	x0, x24
  403cd4:	bl	404168 <ferror@plt+0x1f78>
  403cd8:	cbnz	w0, 403ce8 <ferror@plt+0x1af8>
  403cdc:	mov	x0, x24
  403ce0:	bl	404148 <ferror@plt+0x1f58>
  403ce4:	cbz	w0, 403cec <ferror@plt+0x1afc>
  403ce8:	mov	w25, wzr
  403cec:	cbz	w25, 403d0c <ferror@plt+0x1b1c>
  403cf0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403cf4:	ldr	w8, [x8, #3092]
  403cf8:	cbz	w8, 403d0c <ferror@plt+0x1b1c>
  403cfc:	ldr	x0, [x28, #32]
  403d00:	bl	404148 <ferror@plt+0x1f58>
  403d04:	cmp	w0, #0x0
  403d08:	cset	w25, eq  // eq = none
  403d0c:	cbz	w25, 403ba4 <ferror@plt+0x19b4>
  403d10:	ldr	x8, [x19, #8]
  403d14:	mov	x0, x19
  403d18:	mov	x1, x28
  403d1c:	ldr	x8, [x8, #552]
  403d20:	blr	x8
  403d24:	cbz	w0, 403d34 <ferror@plt+0x1b44>
  403d28:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403d2c:	ldr	w8, [x8, #3084]
  403d30:	cbz	w8, 403ba4 <ferror@plt+0x19b4>
  403d34:	cmp	x27, x26
  403d38:	b.eq	403ba0 <ferror@plt+0x19b0>  // b.none
  403d3c:	mov	x0, x26
  403d40:	mov	x1, x27
  403d44:	mov	x2, x23
  403d48:	bl	401ca0 <memcpy@plt>
  403d4c:	b	403ba0 <ferror@plt+0x19b0>
  403d50:	mov	x0, x24
  403d54:	bl	40415c <ferror@plt+0x1f6c>
  403d58:	cmp	w0, #0x0
  403d5c:	cset	w25, ne  // ne = any
  403d60:	cbnz	w25, 403ca4 <ferror@plt+0x1ab4>
  403d64:	b	403cbc <ferror@plt+0x1acc>
  403d68:	ldr	x8, [sp, #8]
  403d6c:	ldp	x20, x19, [sp, #96]
  403d70:	ldp	x22, x21, [sp, #80]
  403d74:	ldp	x28, x27, [sp, #32]
  403d78:	sub	x8, x26, x8
  403d7c:	sdiv	x0, x8, x23
  403d80:	ldp	x24, x23, [sp, #64]
  403d84:	ldp	x26, x25, [sp, #48]
  403d88:	ldp	x29, x30, [sp, #16]
  403d8c:	add	sp, sp, #0x70
  403d90:	ret
  403d94:	mov	x0, x19
  403d98:	bl	4031b0 <ferror@plt+0xfc0>
  403d9c:	bl	404fa0 <ferror@plt+0x2db0>
  403da0:	sub	sp, sp, #0x80
  403da4:	stp	x28, x27, [sp, #48]
  403da8:	stp	x20, x19, [sp, #112]
  403dac:	mov	x19, x3
  403db0:	mov	w27, w4
  403db4:	adrp	x3, 404000 <ferror@plt+0x1e10>
  403db8:	stp	x26, x25, [sp, #64]
  403dbc:	stp	x24, x23, [sp, #80]
  403dc0:	stp	x22, x21, [sp, #96]
  403dc4:	mov	x24, x2
  403dc8:	mov	w26, w1
  403dcc:	mov	x22, x0
  403dd0:	add	x3, x3, #0x3c8
  403dd4:	mov	x0, x2
  403dd8:	mov	x1, x19
  403ddc:	mov	x2, x27
  403de0:	stp	x29, x30, [sp, #32]
  403de4:	add	x29, sp, #0x20
  403de8:	mov	x20, x5
  403dec:	bl	401db0 <qsort@plt>
  403df0:	lsl	x0, x19, #4
  403df4:	bl	401e90 <xmalloc@plt>
  403df8:	str	x0, [x20]
  403dfc:	adrp	x8, 419000 <ferror@plt+0x16e10>
  403e00:	adrp	x9, 419000 <ferror@plt+0x16e10>
  403e04:	ldr	x25, [x8, #3168]
  403e08:	ldr	x21, [x9, #3176]
  403e0c:	mul	x19, x27, x19
  403e10:	mov	x23, x0
  403e14:	cmp	x19, #0x1
  403e18:	stur	x27, [x29, #-8]
  403e1c:	b.lt	403e50 <ferror@plt+0x1c60>  // b.tstop
  403e20:	ldr	x8, [x22, #8]
  403e24:	mov	x0, x22
  403e28:	mov	w1, w26
  403e2c:	mov	x2, x24
  403e30:	ldr	x8, [x8, #608]
  403e34:	mov	x3, x25
  403e38:	blr	x8
  403e3c:	mov	x28, x0
  403e40:	cbnz	x0, 403e54 <ferror@plt+0x1c64>
  403e44:	mov	x0, x22
  403e48:	bl	4031b0 <ferror@plt+0xfc0>
  403e4c:	bl	404fa0 <ferror@plt+0x2db0>
  403e50:	mov	x28, xzr
  403e54:	cmp	x19, #0x1
  403e58:	str	x20, [sp]
  403e5c:	b.lt	403f90 <ferror@plt+0x1da0>  // b.tstop
  403e60:	add	x20, x24, x19
  403e64:	str	w26, [sp, #12]
  403e68:	str	x22, [sp, #16]
  403e6c:	b	403e88 <ferror@plt+0x1c98>
  403e70:	cmp	x26, x20
  403e74:	mov	x21, x25
  403e78:	mov	x25, x27
  403e7c:	mov	x28, x19
  403e80:	mov	x24, x26
  403e84:	b.cs	403f90 <ferror@plt+0x1da0>  // b.hs, b.nlast
  403e88:	ldur	x8, [x29, #-8]
  403e8c:	mov	x27, x21
  403e90:	add	x26, x24, x8
  403e94:	cmp	x26, x20
  403e98:	b.cs	403ec4 <ferror@plt+0x1cd4>  // b.hs, b.nlast
  403e9c:	ldr	x0, [sp, #16]
  403ea0:	ldr	w1, [sp, #12]
  403ea4:	mov	x2, x26
  403ea8:	mov	x3, x27
  403eac:	ldr	x8, [x0, #8]
  403eb0:	ldr	x8, [x8, #608]
  403eb4:	blr	x8
  403eb8:	mov	x19, x0
  403ebc:	cbnz	x0, 403ec8 <ferror@plt+0x1cd8>
  403ec0:	b	403fd8 <ferror@plt+0x1de8>
  403ec4:	mov	x19, xzr
  403ec8:	mov	x0, x28
  403ecc:	bl	4043c0 <ferror@plt+0x21d0>
  403ed0:	ldr	w8, [x28, #24]
  403ed4:	mov	w9, #0x100                 	// #256
  403ed8:	movk	w9, #0x20, lsl #16
  403edc:	mov	x21, x0
  403ee0:	ands	w22, w8, w9
  403ee4:	b.eq	403f30 <ferror@plt+0x1d40>  // b.none
  403ee8:	cmp	x26, x20
  403eec:	b.cs	403f00 <ferror@plt+0x1d10>  // b.hs, b.nlast
  403ef0:	mov	x0, x19
  403ef4:	bl	4043c0 <ferror@plt+0x21d0>
  403ef8:	cmp	x21, x0
  403efc:	b.eq	403f60 <ferror@plt+0x1d70>  // b.none
  403f00:	mov	x0, x21
  403f04:	bl	404678 <ferror@plt+0x2488>
  403f08:	mov	x22, x0
  403f0c:	mov	x0, x21
  403f10:	bl	404680 <ferror@plt+0x2490>
  403f14:	ldr	x8, [x28, #32]
  403f18:	ldr	x9, [x28, #16]
  403f1c:	add	x10, x0, x22
  403f20:	ldr	x8, [x8, #40]
  403f24:	sub	x8, x10, x8
  403f28:	sub	x8, x8, x9
  403f2c:	b	403f84 <ferror@plt+0x1d94>
  403f30:	ldr	x0, [sp, #16]
  403f34:	bl	40466c <ferror@plt+0x247c>
  403f38:	cmp	w0, #0x5
  403f3c:	b.ne	403f48 <ferror@plt+0x1d58>  // b.any
  403f40:	ldr	x8, [x28, #56]
  403f44:	b	403f84 <ferror@plt+0x1d94>
  403f48:	cbnz	w22, 403ee8 <ferror@plt+0x1cf8>
  403f4c:	mov	x0, x21
  403f50:	bl	40415c <ferror@plt+0x1f6c>
  403f54:	cbz	w0, 403ee8 <ferror@plt+0x1cf8>
  403f58:	ldr	x8, [x28, #16]
  403f5c:	b	403f84 <ferror@plt+0x1d94>
  403f60:	ldr	x8, [x19, #32]
  403f64:	ldr	x9, [x28, #32]
  403f68:	ldr	x10, [x19, #16]
  403f6c:	ldr	x11, [x28, #16]
  403f70:	ldr	x8, [x8, #40]
  403f74:	ldr	x9, [x9, #40]
  403f78:	add	x8, x10, x8
  403f7c:	sub	x8, x8, x9
  403f80:	sub	x8, x8, x11
  403f84:	cbz	x8, 403e70 <ferror@plt+0x1c80>
  403f88:	stp	x24, x8, [x23], #16
  403f8c:	b	403e70 <ferror@plt+0x1c80>
  403f90:	ldr	x8, [sp]
  403f94:	adrp	x3, 404000 <ferror@plt+0x1e10>
  403f98:	add	x3, x3, #0x688
  403f9c:	mov	w2, #0x10                  	// #16
  403fa0:	ldr	x0, [x8]
  403fa4:	sub	x8, x23, x0
  403fa8:	asr	x19, x8, #4
  403fac:	mov	x1, x19
  403fb0:	bl	401db0 <qsort@plt>
  403fb4:	mov	x0, x19
  403fb8:	ldp	x20, x19, [sp, #112]
  403fbc:	ldp	x22, x21, [sp, #96]
  403fc0:	ldp	x24, x23, [sp, #80]
  403fc4:	ldp	x26, x25, [sp, #64]
  403fc8:	ldp	x28, x27, [sp, #48]
  403fcc:	ldp	x29, x30, [sp, #32]
  403fd0:	add	sp, sp, #0x80
  403fd4:	ret
  403fd8:	ldr	x0, [sp, #16]
  403fdc:	bl	4031b0 <ferror@plt+0xfc0>
  403fe0:	bl	404fa0 <ferror@plt+0x2db0>
  403fe4:	stp	x29, x30, [sp, #-80]!
  403fe8:	stp	x24, x23, [sp, #32]
  403fec:	stp	x22, x21, [sp, #48]
  403ff0:	stp	x20, x19, [sp, #64]
  403ff4:	ldr	x8, [x0, #8]
  403ff8:	str	x25, [sp, #16]
  403ffc:	mov	x29, sp
  404000:	mov	x19, x5
  404004:	ldr	x8, [x8, #512]
  404008:	mov	w25, w4
  40400c:	mov	x24, x3
  404010:	mov	x21, x2
  404014:	mov	x20, x0
  404018:	mov	w22, w1
  40401c:	blr	x8
  404020:	cbz	x0, 404094 <ferror@plt+0x1ea4>
  404024:	mov	w25, w25
  404028:	mul	x8, x25, x24
  40402c:	cmp	x8, #0x1
  404030:	b.lt	40407c <ferror@plt+0x1e8c>  // b.tstop
  404034:	mov	x23, x0
  404038:	add	x24, x21, x8
  40403c:	ldr	x8, [x20, #8]
  404040:	mov	x0, x20
  404044:	mov	w1, w22
  404048:	mov	x2, x21
  40404c:	ldr	x8, [x8, #608]
  404050:	mov	x3, x23
  404054:	blr	x8
  404058:	cbz	x0, 404094 <ferror@plt+0x1ea4>
  40405c:	mov	x1, x0
  404060:	mov	x0, x20
  404064:	mov	x2, xzr
  404068:	mov	x3, x19
  40406c:	bl	4046f4 <ferror@plt+0x2504>
  404070:	add	x21, x21, x25
  404074:	cmp	x21, x24
  404078:	b.cc	40403c <ferror@plt+0x1e4c>  // b.lo, b.ul, b.last
  40407c:	ldp	x20, x19, [sp, #64]
  404080:	ldp	x22, x21, [sp, #48]
  404084:	ldp	x24, x23, [sp, #32]
  404088:	ldr	x25, [sp, #16]
  40408c:	ldp	x29, x30, [sp], #80
  404090:	ret
  404094:	mov	x0, x20
  404098:	bl	4031b0 <ferror@plt+0xfc0>
  40409c:	bl	404fa0 <ferror@plt+0x2db0>
  4040a0:	stp	x29, x30, [sp, #-64]!
  4040a4:	stp	x24, x23, [sp, #16]
  4040a8:	stp	x22, x21, [sp, #32]
  4040ac:	stp	x20, x19, [sp, #48]
  4040b0:	ldr	x8, [x0, #8]
  4040b4:	mov	x29, sp
  4040b8:	mov	x20, x4
  4040bc:	mov	x24, x3
  4040c0:	ldr	x8, [x8, #512]
  4040c4:	mov	x21, x2
  4040c8:	mov	x19, x0
  4040cc:	mov	w22, w1
  4040d0:	blr	x8
  4040d4:	cbz	x0, 40413c <ferror@plt+0x1f4c>
  4040d8:	cmp	x24, #0x1
  4040dc:	b.lt	404128 <ferror@plt+0x1f38>  // b.tstop
  4040e0:	mov	x23, x0
  4040e4:	add	x24, x21, x24, lsl #4
  4040e8:	ldr	x8, [x19, #8]
  4040ec:	ldr	x2, [x21]
  4040f0:	mov	x0, x19
  4040f4:	mov	w1, w22
  4040f8:	ldr	x8, [x8, #608]
  4040fc:	mov	x3, x23
  404100:	blr	x8
  404104:	cbz	x0, 40413c <ferror@plt+0x1f4c>
  404108:	ldr	x2, [x21, #8]
  40410c:	mov	x1, x0
  404110:	mov	x0, x19
  404114:	mov	x3, x20
  404118:	bl	4046f4 <ferror@plt+0x2504>
  40411c:	add	x21, x21, #0x10
  404120:	cmp	x21, x24
  404124:	b.cc	4040e8 <ferror@plt+0x1ef8>  // b.lo, b.ul, b.last
  404128:	ldp	x20, x19, [sp, #48]
  40412c:	ldp	x22, x21, [sp, #32]
  404130:	ldp	x24, x23, [sp, #16]
  404134:	ldp	x29, x30, [sp], #64
  404138:	ret
  40413c:	mov	x0, x19
  404140:	bl	4031b0 <ferror@plt+0xfc0>
  404144:	bl	404fa0 <ferror@plt+0x2db0>
  404148:	adrp	x8, 419000 <ferror@plt+0x16e10>
  40414c:	add	x8, x8, #0x878
  404150:	cmp	x0, x8
  404154:	cset	w0, eq  // eq = none
  404158:	ret
  40415c:	ldr	w8, [x0, #32]
  404160:	ubfx	w0, w8, #12, #1
  404164:	ret
  404168:	adrp	x8, 419000 <ferror@plt+0x16e10>
  40416c:	add	x8, x8, #0x990
  404170:	cmp	x0, x8
  404174:	cset	w0, eq  // eq = none
  404178:	ret
  40417c:	stp	x29, x30, [sp, #-48]!
  404180:	str	x21, [sp, #16]
  404184:	adrp	x21, 419000 <ferror@plt+0x16e10>
  404188:	ldr	x8, [x21, #3152]
  40418c:	stp	x20, x19, [sp, #32]
  404190:	adrp	x19, 419000 <ferror@plt+0x16e10>
  404194:	adrp	x10, 419000 <ferror@plt+0x16e10>
  404198:	ldr	x9, [x8, #8]
  40419c:	mov	x20, x1
  4041a0:	ldr	w1, [x19, #3160]
  4041a4:	ldr	x3, [x10, #3168]
  4041a8:	ldr	x9, [x9, #608]
  4041ac:	mov	x2, x0
  4041b0:	mov	x0, x8
  4041b4:	mov	x29, sp
  4041b8:	blr	x9
  4041bc:	ldr	x8, [x21, #3152]
  4041c0:	adrp	x10, 419000 <ferror@plt+0x16e10>
  4041c4:	ldr	w1, [x19, #3160]
  4041c8:	ldr	x3, [x10, #3176]
  4041cc:	ldr	x9, [x8, #8]
  4041d0:	mov	x19, x0
  4041d4:	mov	x0, x8
  4041d8:	mov	x2, x20
  4041dc:	ldr	x9, [x9, #608]
  4041e0:	blr	x9
  4041e4:	cbz	x19, 404258 <ferror@plt+0x2068>
  4041e8:	mov	x20, x0
  4041ec:	cbz	x0, 404258 <ferror@plt+0x2068>
  4041f0:	mov	x0, x19
  4041f4:	bl	4043b8 <ferror@plt+0x21c8>
  4041f8:	mov	x19, x0
  4041fc:	mov	x0, x20
  404200:	bl	4043b8 <ferror@plt+0x21c8>
  404204:	cbz	x0, 40422c <ferror@plt+0x203c>
  404208:	cbz	x19, 404238 <ferror@plt+0x2048>
  40420c:	ldrb	w9, [x0]
  404210:	ldrb	w8, [x19]
  404214:	mov	x1, x0
  404218:	cbz	w9, 404240 <ferror@plt+0x2050>
  40421c:	cbz	w8, 404238 <ferror@plt+0x2048>
  404220:	mov	x0, x19
  404224:	bl	4020f0 <strcoll@plt>
  404228:	b	404248 <ferror@plt+0x2058>
  40422c:	cmp	x19, #0x0
  404230:	cset	w0, ne  // ne = any
  404234:	b	404248 <ferror@plt+0x2058>
  404238:	mov	w0, #0xffffffff            	// #-1
  40423c:	b	404248 <ferror@plt+0x2058>
  404240:	cmp	w8, #0x0
  404244:	cset	w0, ne  // ne = any
  404248:	ldp	x20, x19, [sp, #32]
  40424c:	ldr	x21, [sp, #16]
  404250:	ldp	x29, x30, [sp], #48
  404254:	ret
  404258:	ldr	x0, [x21, #3152]
  40425c:	bl	4031b0 <ferror@plt+0xfc0>
  404260:	bl	404fa0 <ferror@plt+0x2db0>
  404264:	stp	x29, x30, [sp, #-16]!
  404268:	mov	x29, sp
  40426c:	bl	40417c <ferror@plt+0x1f8c>
  404270:	neg	w0, w0
  404274:	ldp	x29, x30, [sp], #16
  404278:	ret
  40427c:	stp	x29, x30, [sp, #-64]!
  404280:	stp	x24, x23, [sp, #16]
  404284:	adrp	x23, 419000 <ferror@plt+0x16e10>
  404288:	ldr	x8, [x23, #3152]
  40428c:	stp	x22, x21, [sp, #32]
  404290:	stp	x20, x19, [sp, #48]
  404294:	adrp	x21, 419000 <ferror@plt+0x16e10>
  404298:	ldr	x9, [x8, #8]
  40429c:	adrp	x10, 419000 <ferror@plt+0x16e10>
  4042a0:	mov	x19, x1
  4042a4:	ldr	w1, [x21, #3160]
  4042a8:	ldr	x9, [x9, #608]
  4042ac:	ldr	x3, [x10, #3168]
  4042b0:	mov	x20, x0
  4042b4:	mov	x0, x8
  4042b8:	mov	x2, x20
  4042bc:	mov	x29, sp
  4042c0:	blr	x9
  4042c4:	ldr	x8, [x23, #3152]
  4042c8:	adrp	x10, 419000 <ferror@plt+0x16e10>
  4042cc:	ldr	w1, [x21, #3160]
  4042d0:	ldr	x3, [x10, #3176]
  4042d4:	ldr	x9, [x8, #8]
  4042d8:	mov	x21, x0
  4042dc:	mov	x0, x8
  4042e0:	mov	x2, x19
  4042e4:	ldr	x9, [x9, #608]
  4042e8:	blr	x9
  4042ec:	cbz	x21, 404394 <ferror@plt+0x21a4>
  4042f0:	mov	x22, x0
  4042f4:	cbz	x0, 404394 <ferror@plt+0x21a4>
  4042f8:	mov	x0, x21
  4042fc:	bl	4043c0 <ferror@plt+0x21d0>
  404300:	mov	x23, x0
  404304:	mov	x0, x22
  404308:	bl	4043c0 <ferror@plt+0x21d0>
  40430c:	mov	x24, x0
  404310:	mov	x0, x23
  404314:	bl	404148 <ferror@plt+0x1f58>
  404318:	mov	w23, w0
  40431c:	mov	x0, x24
  404320:	bl	404148 <ferror@plt+0x1f58>
  404324:	cbz	w23, 40433c <ferror@plt+0x214c>
  404328:	cbz	w0, 404348 <ferror@plt+0x2158>
  40432c:	mov	x0, x20
  404330:	mov	x1, x19
  404334:	bl	40417c <ferror@plt+0x1f8c>
  404338:	b	404380 <ferror@plt+0x2190>
  40433c:	cbz	w0, 404350 <ferror@plt+0x2160>
  404340:	mov	w0, #0x1                   	// #1
  404344:	b	404380 <ferror@plt+0x2190>
  404348:	mov	w0, #0xffffffff            	// #-1
  40434c:	b	404380 <ferror@plt+0x2190>
  404350:	ldr	x8, [x21, #32]
  404354:	ldr	x9, [x22, #32]
  404358:	ldr	x10, [x21, #16]
  40435c:	ldr	x11, [x22, #16]
  404360:	ldr	x8, [x8, #40]
  404364:	ldr	x9, [x9, #40]
  404368:	add	x8, x10, x8
  40436c:	add	x9, x11, x9
  404370:	cmp	x8, x9
  404374:	b.eq	40432c <ferror@plt+0x213c>  // b.none
  404378:	mov	w8, #0xffffffff            	// #-1
  40437c:	cneg	w0, w8, cs  // cs = hs, nlast
  404380:	ldp	x20, x19, [sp, #48]
  404384:	ldp	x22, x21, [sp, #32]
  404388:	ldp	x24, x23, [sp, #16]
  40438c:	ldp	x29, x30, [sp], #64
  404390:	ret
  404394:	ldr	x0, [x23, #3152]
  404398:	bl	4031b0 <ferror@plt+0xfc0>
  40439c:	bl	404fa0 <ferror@plt+0x2db0>
  4043a0:	stp	x29, x30, [sp, #-16]!
  4043a4:	mov	x29, sp
  4043a8:	bl	40427c <ferror@plt+0x208c>
  4043ac:	neg	w0, w0
  4043b0:	ldp	x29, x30, [sp], #16
  4043b4:	ret
  4043b8:	ldr	x0, [x0, #8]
  4043bc:	ret
  4043c0:	ldr	x0, [x0, #32]
  4043c4:	ret
  4043c8:	stp	x29, x30, [sp, #-96]!
  4043cc:	stp	x24, x23, [sp, #48]
  4043d0:	adrp	x23, 419000 <ferror@plt+0x16e10>
  4043d4:	ldr	x8, [x23, #3152]
  4043d8:	stp	x26, x25, [sp, #32]
  4043dc:	stp	x22, x21, [sp, #64]
  4043e0:	stp	x20, x19, [sp, #80]
  4043e4:	ldr	x9, [x8, #8]
  4043e8:	adrp	x21, 419000 <ferror@plt+0x16e10>
  4043ec:	adrp	x10, 419000 <ferror@plt+0x16e10>
  4043f0:	mov	x19, x1
  4043f4:	ldr	w1, [x21, #3160]
  4043f8:	ldr	x9, [x9, #608]
  4043fc:	ldr	x3, [x10, #3168]
  404400:	mov	x20, x0
  404404:	mov	x0, x8
  404408:	mov	x2, x20
  40440c:	str	x27, [sp, #16]
  404410:	mov	x29, sp
  404414:	blr	x9
  404418:	ldr	x8, [x23, #3152]
  40441c:	adrp	x10, 419000 <ferror@plt+0x16e10>
  404420:	ldr	w1, [x21, #3160]
  404424:	ldr	x3, [x10, #3176]
  404428:	ldr	x9, [x8, #8]
  40442c:	mov	x22, x0
  404430:	mov	x0, x8
  404434:	mov	x2, x19
  404438:	ldr	x9, [x9, #608]
  40443c:	blr	x9
  404440:	cbz	x22, 40465c <ferror@plt+0x246c>
  404444:	mov	x21, x0
  404448:	cbz	x0, 40465c <ferror@plt+0x246c>
  40444c:	mov	x0, x22
  404450:	bl	4043c0 <ferror@plt+0x21d0>
  404454:	mov	x23, x0
  404458:	mov	x0, x21
  40445c:	bl	4043c0 <ferror@plt+0x21d0>
  404460:	mov	x24, x0
  404464:	mov	x0, x23
  404468:	bl	404148 <ferror@plt+0x1f58>
  40446c:	cbnz	w0, 404668 <ferror@plt+0x2478>
  404470:	mov	x0, x24
  404474:	bl	404148 <ferror@plt+0x1f58>
  404478:	cbnz	w0, 404668 <ferror@plt+0x2478>
  40447c:	ldr	x8, [x22, #32]
  404480:	ldr	x9, [x21, #32]
  404484:	ldr	x10, [x22, #16]
  404488:	ldr	x11, [x21, #16]
  40448c:	ldr	x8, [x8, #40]
  404490:	ldr	x9, [x9, #40]
  404494:	add	x8, x10, x8
  404498:	add	x9, x11, x9
  40449c:	cmp	x8, x9
  4044a0:	b.ne	404500 <ferror@plt+0x2310>  // b.any
  4044a4:	ldr	x8, [x23, #40]
  4044a8:	ldr	x9, [x24, #40]
  4044ac:	cmp	x8, x9
  4044b0:	b.ne	404500 <ferror@plt+0x2310>  // b.any
  4044b4:	mov	x0, x22
  4044b8:	bl	4043b8 <ferror@plt+0x21c8>
  4044bc:	mov	x25, x0
  4044c0:	mov	x0, x21
  4044c4:	bl	4043b8 <ferror@plt+0x21c8>
  4044c8:	mov	x23, x0
  4044cc:	mov	x0, x25
  4044d0:	bl	401ce0 <strlen@plt>
  4044d4:	mov	x26, x0
  4044d8:	mov	x0, x23
  4044dc:	bl	401ce0 <strlen@plt>
  4044e0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4044e4:	mov	x24, x0
  4044e8:	add	x1, x1, #0x8b0
  4044ec:	mov	x0, x25
  4044f0:	bl	4020b0 <strstr@plt>
  4044f4:	cbz	x0, 404524 <ferror@plt+0x2334>
  4044f8:	mov	w27, #0x1                   	// #1
  4044fc:	b	40453c <ferror@plt+0x234c>
  404500:	mov	w8, #0xffffffff            	// #-1
  404504:	cneg	w0, w8, cs  // cs = hs, nlast
  404508:	ldp	x20, x19, [sp, #80]
  40450c:	ldp	x22, x21, [sp, #64]
  404510:	ldp	x24, x23, [sp, #48]
  404514:	ldp	x26, x25, [sp, #32]
  404518:	ldr	x27, [sp, #16]
  40451c:	ldp	x29, x30, [sp], #96
  404520:	ret
  404524:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404528:	add	x1, x1, #0x8bd
  40452c:	mov	x0, x25
  404530:	bl	4020b0 <strstr@plt>
  404534:	cmp	x0, #0x0
  404538:	cset	w27, ne  // ne = any
  40453c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404540:	add	x1, x1, #0x8b0
  404544:	mov	x0, x23
  404548:	bl	4020b0 <strstr@plt>
  40454c:	cbz	x0, 40455c <ferror@plt+0x236c>
  404550:	mov	w8, #0x1                   	// #1
  404554:	cbnz	w27, 404578 <ferror@plt+0x2388>
  404558:	b	404584 <ferror@plt+0x2394>
  40455c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404560:	add	x1, x1, #0x8bd
  404564:	mov	x0, x23
  404568:	bl	4020b0 <strstr@plt>
  40456c:	cmp	x0, #0x0
  404570:	cset	w8, ne  // ne = any
  404574:	cbz	w27, 404584 <ferror@plt+0x2394>
  404578:	cbnz	w8, 404584 <ferror@plt+0x2394>
  40457c:	mov	w0, #0xffffffff            	// #-1
  404580:	b	404508 <ferror@plt+0x2318>
  404584:	cmp	w27, #0x0
  404588:	cset	w9, eq  // eq = none
  40458c:	and	w8, w9, w8
  404590:	tbz	w8, #0, 40459c <ferror@plt+0x23ac>
  404594:	mov	w0, #0x1                   	// #1
  404598:	b	404508 <ferror@plt+0x2318>
  40459c:	ldrb	w8, [x22, #25]
  4045a0:	tbnz	w8, #6, 4045c8 <ferror@plt+0x23d8>
  4045a4:	cmp	x26, #0x3
  4045a8:	b.cc	4045d8 <ferror@plt+0x23e8>  // b.lo, b.ul, b.last
  4045ac:	add	x8, x26, x25
  4045b0:	ldurb	w9, [x8, #-2]
  4045b4:	cmp	w9, #0x2e
  4045b8:	b.ne	4045d8 <ferror@plt+0x23e8>  // b.any
  4045bc:	ldurb	w8, [x8, #-1]
  4045c0:	cmp	w8, #0x6f
  4045c4:	b.ne	404620 <ferror@plt+0x2430>  // b.any
  4045c8:	mov	w8, #0x1                   	// #1
  4045cc:	ldrb	w9, [x21, #25]
  4045d0:	tbnz	w9, #6, 404630 <ferror@plt+0x2440>
  4045d4:	b	4045e4 <ferror@plt+0x23f4>
  4045d8:	mov	w8, wzr
  4045dc:	ldrb	w9, [x21, #25]
  4045e0:	tbnz	w9, #6, 404630 <ferror@plt+0x2440>
  4045e4:	cmp	x24, #0x3
  4045e8:	b.cc	404618 <ferror@plt+0x2428>  // b.lo, b.ul, b.last
  4045ec:	add	x9, x24, x23
  4045f0:	ldurb	w10, [x9, #-2]
  4045f4:	cmp	w10, #0x2e
  4045f8:	b.ne	404618 <ferror@plt+0x2428>  // b.any
  4045fc:	ldurb	w9, [x9, #-1]
  404600:	cmp	w9, #0x6f
  404604:	cset	w10, eq  // eq = none
  404608:	cmp	w9, #0x61
  40460c:	cset	w9, eq  // eq = none
  404610:	orr	w9, w10, w9
  404614:	b	404634 <ferror@plt+0x2444>
  404618:	mov	w9, wzr
  40461c:	b	404634 <ferror@plt+0x2444>
  404620:	cmp	w8, #0x61
  404624:	cset	w8, eq  // eq = none
  404628:	ldrb	w9, [x21, #25]
  40462c:	tbz	w9, #6, 4045e4 <ferror@plt+0x23f4>
  404630:	mov	w9, #0x1                   	// #1
  404634:	cbz	w8, 40463c <ferror@plt+0x244c>
  404638:	cbz	w9, 40457c <ferror@plt+0x238c>
  40463c:	cmp	w8, #0x0
  404640:	cset	w8, eq  // eq = none
  404644:	and	w8, w8, w9
  404648:	tbnz	w8, #0, 404594 <ferror@plt+0x23a4>
  40464c:	mov	x0, x20
  404650:	mov	x1, x19
  404654:	bl	40417c <ferror@plt+0x1f8c>
  404658:	b	404508 <ferror@plt+0x2318>
  40465c:	ldr	x0, [x23, #3152]
  404660:	bl	4031b0 <ferror@plt+0xfc0>
  404664:	bl	404fa0 <ferror@plt+0x2db0>
  404668:	bl	401f50 <abort@plt>
  40466c:	ldr	x8, [x0, #8]
  404670:	ldr	w0, [x8, #8]
  404674:	ret
  404678:	ldr	x0, [x0, #40]
  40467c:	ret
  404680:	ldr	x0, [x0, #56]
  404684:	ret
  404688:	stp	x29, x30, [sp, #-16]!
  40468c:	ldr	x9, [x0, #8]
  404690:	ldr	x10, [x1, #8]
  404694:	adrp	x8, 419000 <ferror@plt+0x16e10>
  404698:	mov	x29, sp
  40469c:	cmp	x9, x10
  4046a0:	b.cs	4046b4 <ferror@plt+0x24c4>  // b.hs, b.nlast
  4046a4:	ldr	w8, [x8, #3052]
  4046a8:	cmp	w8, #0x0
  4046ac:	mov	w8, #0xffffffff            	// #-1
  4046b0:	b	4046c8 <ferror@plt+0x24d8>
  4046b4:	ldrsw	x8, [x8, #3052]
  4046b8:	cmp	x9, x10
  4046bc:	b.ls	4046d4 <ferror@plt+0x24e4>  // b.plast
  4046c0:	cmp	w8, #0x0
  4046c4:	mov	w8, #0x1                   	// #1
  4046c8:	cneg	w0, w8, ne  // ne = any
  4046cc:	ldp	x29, x30, [sp], #16
  4046d0:	ret
  4046d4:	adrp	x9, 406000 <ferror@plt+0x3e10>
  4046d8:	add	x9, x9, #0x9a8
  4046dc:	ldr	x0, [x0]
  4046e0:	ldr	x8, [x9, x8, lsl #3]
  4046e4:	ldr	x1, [x1]
  4046e8:	blr	x8
  4046ec:	ldp	x29, x30, [sp], #16
  4046f0:	ret
  4046f4:	sub	sp, sp, #0xe0
  4046f8:	stp	x24, x23, [sp, #176]
  4046fc:	adrp	x23, 419000 <ferror@plt+0x16e10>
  404700:	ldr	x8, [x23, #1832]
  404704:	stp	x29, x30, [sp, #128]
  404708:	stp	x28, x27, [sp, #144]
  40470c:	stp	x26, x25, [sp, #160]
  404710:	stp	x22, x21, [sp, #192]
  404714:	stp	x20, x19, [sp, #208]
  404718:	ldr	x8, [x8, #24]
  40471c:	mov	x19, x0
  404720:	mov	x20, x1
  404724:	mov	w22, #0x100                 	// #256
  404728:	mov	x0, x3
  40472c:	mov	x1, x19
  404730:	add	x29, sp, #0x80
  404734:	mov	x21, x2
  404738:	movk	w22, #0x20, lsl #16
  40473c:	blr	x8
  404740:	ldr	x8, [x19, #8]
  404744:	sub	x2, x29, #0x28
  404748:	mov	x0, x19
  40474c:	mov	x1, x20
  404750:	ldr	x8, [x8, #528]
  404754:	sub	x24, x29, #0x28
  404758:	blr	x8
  40475c:	stp	x24, x21, [sp, #56]
  404760:	ldr	w8, [x20, #24]
  404764:	tst	w8, w22
  404768:	b.eq	404774 <ferror@plt+0x2584>  // b.none
  40476c:	stp	xzr, xzr, [sp, #72]
  404770:	b	4047d0 <ferror@plt+0x25e0>
  404774:	ldr	x8, [x20]
  404778:	cbz	x8, 4047a0 <ferror@plt+0x25b0>
  40477c:	ldr	x9, [x8, #8]
  404780:	ldr	w9, [x9, #8]
  404784:	cmp	w9, #0x5
  404788:	b.ne	40479c <ferror@plt+0x25ac>  // b.any
  40478c:	ldr	x8, [x8, #248]
  404790:	cmp	x8, #0x0
  404794:	csel	x8, xzr, x20, eq  // eq = none
  404798:	b	4047a0 <ferror@plt+0x25b0>
  40479c:	mov	x8, xzr
  4047a0:	mov	x0, x20
  4047a4:	str	x8, [sp, #72]
  4047a8:	bl	404be8 <ferror@plt+0x29f8>
  4047ac:	mov	x21, x0
  4047b0:	bl	404bc0 <ferror@plt+0x29d0>
  4047b4:	cbz	w0, 4047c8 <ferror@plt+0x25d8>
  4047b8:	ldr	x8, [x21, #248]
  4047bc:	cmp	x8, #0x0
  4047c0:	csel	x8, xzr, x20, eq  // eq = none
  4047c4:	b	4047cc <ferror@plt+0x25dc>
  4047c8:	mov	x8, xzr
  4047cc:	str	x8, [sp, #80]
  4047d0:	ldr	x8, [x23, #1832]
  4047d4:	add	x0, sp, #0x38
  4047d8:	mov	x1, x19
  4047dc:	ldr	x8, [x8, #32]
  4047e0:	blr	x8
  4047e4:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4047e8:	ldr	w8, [x8, #3096]
  4047ec:	cbz	w8, 40486c <ferror@plt+0x267c>
  4047f0:	str	wzr, [sp, #8]
  4047f4:	ldr	w8, [x20, #24]
  4047f8:	tst	w8, w22
  4047fc:	b.eq	404808 <ferror@plt+0x2618>  // b.none
  404800:	mov	x21, xzr
  404804:	b	404824 <ferror@plt+0x2634>
  404808:	ldr	x8, [x19, #8]
  40480c:	add	x2, sp, #0x8
  404810:	mov	x0, x19
  404814:	mov	x1, x20
  404818:	ldr	x8, [x8, #536]
  40481c:	blr	x8
  404820:	mov	x21, x0
  404824:	mov	x0, x20
  404828:	bl	4043c0 <ferror@plt+0x21d0>
  40482c:	bl	404148 <ferror@plt+0x1f58>
  404830:	cbz	w0, 40483c <ferror@plt+0x264c>
  404834:	mov	w8, #0x1                   	// #1
  404838:	str	w8, [sp, #8]
  40483c:	cbz	x21, 40486c <ferror@plt+0x267c>
  404840:	ldrb	w8, [x21]
  404844:	cbz	w8, 40486c <ferror@plt+0x267c>
  404848:	ldr	w8, [sp, #8]
  40484c:	adrp	x9, 407000 <ferror@plt+0x4e10>
  404850:	adrp	x10, 407000 <ferror@plt+0x4e10>
  404854:	add	x9, x9, #0x8cc
  404858:	add	x10, x10, #0x8cb
  40485c:	cmp	w8, #0x0
  404860:	csel	x0, x10, x9, eq  // eq = none
  404864:	mov	x1, x21
  404868:	bl	402140 <printf@plt>
  40486c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  404870:	ldrb	w8, [x8, #3036]
  404874:	cmp	w8, #0x1
  404878:	b.ne	404b8c <ferror@plt+0x299c>  // b.any
  40487c:	adrp	x21, 419000 <ferror@plt+0x16e10>
  404880:	ldr	x8, [x21, #3136]
  404884:	adrp	x23, 419000 <ferror@plt+0x16e10>
  404888:	cmp	x8, x19
  40488c:	b.eq	4048a0 <ferror@plt+0x26b0>  // b.none
  404890:	ldr	x0, [x23, #3184]
  404894:	cbz	x0, 4048a0 <ferror@plt+0x26b0>
  404898:	bl	401ff0 <free@plt>
  40489c:	str	xzr, [x23, #3184]
  4048a0:	ldr	x8, [x23, #3184]
  4048a4:	cbnz	x8, 4048e0 <ferror@plt+0x26f0>
  4048a8:	ldr	x8, [x19, #8]
  4048ac:	mov	x0, x19
  4048b0:	ldr	x8, [x8, #496]
  4048b4:	blr	x8
  4048b8:	tbnz	x0, #63, 404bb4 <ferror@plt+0x29c4>
  4048bc:	bl	401e90 <xmalloc@plt>
  4048c0:	str	x0, [x23, #3184]
  4048c4:	ldr	x8, [x19, #8]
  4048c8:	mov	x1, x0
  4048cc:	mov	x0, x19
  4048d0:	ldr	x8, [x8, #504]
  4048d4:	blr	x8
  4048d8:	tbnz	x0, #63, 404bb4 <ferror@plt+0x29c4>
  4048dc:	str	x19, [x21, #3136]
  4048e0:	mov	x0, x20
  4048e4:	bl	4043c0 <ferror@plt+0x21d0>
  4048e8:	mov	x21, x0
  4048ec:	bl	404148 <ferror@plt+0x1f58>
  4048f0:	cbz	w0, 40494c <ferror@plt+0x275c>
  4048f4:	adrp	x21, 419000 <ferror@plt+0x16e10>
  4048f8:	ldr	x8, [x21, #3144]
  4048fc:	adrp	x24, 419000 <ferror@plt+0x16e10>
  404900:	adrp	x25, 419000 <ferror@plt+0x16e10>
  404904:	adrp	x27, 419000 <ferror@plt+0x16e10>
  404908:	cmp	x8, x19
  40490c:	b.eq	404a00 <ferror@plt+0x2810>  // b.none
  404910:	ldr	x8, [x24, #3200]
  404914:	cbz	x8, 404a00 <ferror@plt+0x2810>
  404918:	ldr	w8, [x25, #3216]
  40491c:	cbz	w8, 4049d8 <ferror@plt+0x27e8>
  404920:	mov	x22, xzr
  404924:	b	404938 <ferror@plt+0x2748>
  404928:	ldr	w8, [x25, #3216]
  40492c:	add	x22, x22, #0x1
  404930:	cmp	x22, x8
  404934:	b.cs	4049d8 <ferror@plt+0x27e8>  // b.hs, b.nlast
  404938:	ldr	x8, [x24, #3200]
  40493c:	ldr	x0, [x8, x22, lsl #3]
  404940:	cbz	x0, 404928 <ferror@plt+0x2738>
  404944:	bl	401ff0 <free@plt>
  404948:	b	404928 <ferror@plt+0x2738>
  40494c:	ldr	x8, [x21, #240]
  404950:	cmp	x8, x19
  404954:	b.ne	404b8c <ferror@plt+0x299c>  // b.any
  404958:	ldr	x8, [x19, #8]
  40495c:	ldr	x1, [x23, #3184]
  404960:	add	x3, sp, #0x8
  404964:	add	x4, sp, #0x2c
  404968:	ldr	x8, [x8, #576]
  40496c:	mov	x0, x19
  404970:	mov	x2, x20
  404974:	blr	x8
  404978:	cbnz	w0, 4049b8 <ferror@plt+0x27c8>
  40497c:	ldr	x8, [x19, #8]
  404980:	ldr	x21, [x23, #3184]
  404984:	mov	x0, x20
  404988:	ldr	x22, [x8, #568]
  40498c:	bl	4043c0 <ferror@plt+0x21d0>
  404990:	ldr	x3, [x20, #16]
  404994:	mov	x2, x0
  404998:	add	x4, sp, #0x8
  40499c:	add	x5, sp, #0x30
  4049a0:	add	x6, sp, #0x2c
  4049a4:	mov	x0, x19
  4049a8:	mov	x1, x21
  4049ac:	mov	x7, xzr
  4049b0:	blr	x22
  4049b4:	cbz	w0, 404b8c <ferror@plt+0x299c>
  4049b8:	ldr	x1, [sp, #8]
  4049bc:	cbz	x1, 404b8c <ferror@plt+0x299c>
  4049c0:	ldr	w2, [sp, #44]
  4049c4:	cbz	w2, 404b8c <ferror@plt+0x299c>
  4049c8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4049cc:	add	x0, x0, #0x8d0
  4049d0:	bl	402140 <printf@plt>
  4049d4:	b	404b8c <ferror@plt+0x299c>
  4049d8:	adrp	x22, 419000 <ferror@plt+0x16e10>
  4049dc:	ldr	x0, [x22, #3192]
  4049e0:	bl	401ff0 <free@plt>
  4049e4:	ldr	x0, [x24, #3200]
  4049e8:	bl	401ff0 <free@plt>
  4049ec:	ldr	x0, [x27, #3208]
  4049f0:	bl	401ff0 <free@plt>
  4049f4:	str	xzr, [x22, #3192]
  4049f8:	str	xzr, [x24, #3200]
  4049fc:	str	xzr, [x27, #3208]
  404a00:	ldr	x8, [x24, #3200]
  404a04:	cbnz	x8, 404a74 <ferror@plt+0x2884>
  404a08:	mov	x0, x19
  404a0c:	bl	404bf0 <ferror@plt+0x2a00>
  404a10:	mov	w8, w0
  404a14:	str	w0, [x25, #3216]
  404a18:	lsl	x0, x8, #3
  404a1c:	bl	401e90 <xmalloc@plt>
  404a20:	ldr	w8, [x25, #3216]
  404a24:	adrp	x22, 419000 <ferror@plt+0x16e10>
  404a28:	str	x0, [x22, #3192]
  404a2c:	lsl	x0, x8, #3
  404a30:	bl	401e90 <xmalloc@plt>
  404a34:	ldr	w8, [x25, #3216]
  404a38:	str	x0, [x24, #3200]
  404a3c:	lsl	x0, x8, #3
  404a40:	bl	401e90 <xmalloc@plt>
  404a44:	ldr	x10, [x23, #3184]
  404a48:	ldr	x8, [x22, #3192]
  404a4c:	ldr	x9, [x24, #3200]
  404a50:	adrp	x1, 404000 <ferror@plt+0x1e10>
  404a54:	str	x0, [x27, #3208]
  404a58:	stp	x0, x10, [sp, #24]
  404a5c:	add	x1, x1, #0xbf8
  404a60:	add	x2, sp, #0x8
  404a64:	mov	x0, x19
  404a68:	stp	x8, x9, [sp, #8]
  404a6c:	bl	402150 <bfd_map_over_sections@plt>
  404a70:	str	x19, [x21, #3144]
  404a74:	mov	x0, x20
  404a78:	bl	4043b8 <ferror@plt+0x21c8>
  404a7c:	ldr	w8, [x25, #3216]
  404a80:	cbz	w8, 404b8c <ferror@plt+0x299c>
  404a84:	mov	x21, x0
  404a88:	mov	w28, wzr
  404a8c:	b	404aa0 <ferror@plt+0x28b0>
  404a90:	ldr	w8, [x25, #3216]
  404a94:	add	w28, w28, #0x1
  404a98:	cmp	w28, w8
  404a9c:	b.cs	404b8c <ferror@plt+0x299c>  // b.hs, b.nlast
  404aa0:	ldr	x8, [x27, #3208]
  404aa4:	ldr	x8, [x8, w28, uxtw #3]
  404aa8:	cmp	x8, #0x1
  404aac:	b.lt	404a90 <ferror@plt+0x28a0>  // b.tstop
  404ab0:	mov	x22, xzr
  404ab4:	mov	w26, w28
  404ab8:	ldr	x8, [x24, #3200]
  404abc:	ldr	x8, [x8, x26, lsl #3]
  404ac0:	ldr	x23, [x8, x22, lsl #3]
  404ac4:	ldr	x8, [x23]
  404ac8:	cbz	x8, 404b04 <ferror@plt+0x2914>
  404acc:	ldr	x0, [x8]
  404ad0:	ldr	x9, [x20, #32]
  404ad4:	ldr	x8, [x0, #32]
  404ad8:	cmp	x8, x9
  404adc:	b.ne	404b04 <ferror@plt+0x2914>  // b.any
  404ae0:	ldr	x8, [x0, #16]
  404ae4:	ldr	x9, [x20, #16]
  404ae8:	cmp	x8, x9
  404aec:	b.ne	404b04 <ferror@plt+0x2914>  // b.any
  404af0:	bl	4043b8 <ferror@plt+0x21c8>
  404af4:	mov	x1, x0
  404af8:	mov	x0, x21
  404afc:	bl	401fc0 <strcmp@plt>
  404b00:	cbz	w0, 404b28 <ferror@plt+0x2938>
  404b04:	mov	w8, #0x1                   	// #1
  404b08:	tbz	w8, #0, 404a90 <ferror@plt+0x28a0>
  404b0c:	ldr	x8, [x27, #3208]
  404b10:	add	x22, x22, #0x1
  404b14:	mov	w26, w28
  404b18:	ldr	x8, [x8, w28, uxtw #3]
  404b1c:	cmp	x22, x8
  404b20:	b.lt	404ab8 <ferror@plt+0x28c8>  // b.tstop
  404b24:	b	404a90 <ferror@plt+0x28a0>
  404b28:	adrp	x9, 419000 <ferror@plt+0x16e10>
  404b2c:	ldr	x8, [x19, #8]
  404b30:	ldr	x9, [x9, #3192]
  404b34:	adrp	x10, 419000 <ferror@plt+0x16e10>
  404b38:	ldr	x1, [x10, #3184]
  404b3c:	ldr	x8, [x8, #568]
  404b40:	ldr	x2, [x9, x26, lsl #3]
  404b44:	ldr	x3, [x23, #8]
  404b48:	add	x4, sp, #0x8
  404b4c:	add	x5, sp, #0x30
  404b50:	add	x6, sp, #0x2c
  404b54:	mov	x0, x19
  404b58:	mov	x7, xzr
  404b5c:	blr	x8
  404b60:	mov	w8, #0x1                   	// #1
  404b64:	cbz	w0, 404b08 <ferror@plt+0x2918>
  404b68:	ldr	x1, [sp, #8]
  404b6c:	cbz	x1, 404b08 <ferror@plt+0x2918>
  404b70:	ldr	w2, [sp, #44]
  404b74:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404b78:	add	x0, x0, #0x8d0
  404b7c:	bl	402140 <printf@plt>
  404b80:	ldr	w28, [x25, #3216]
  404b84:	mov	w8, wzr
  404b88:	b	404b08 <ferror@plt+0x2918>
  404b8c:	mov	w0, #0xa                   	// #10
  404b90:	bl	402190 <putchar@plt>
  404b94:	ldp	x20, x19, [sp, #208]
  404b98:	ldp	x22, x21, [sp, #192]
  404b9c:	ldp	x24, x23, [sp, #176]
  404ba0:	ldp	x26, x25, [sp, #160]
  404ba4:	ldp	x28, x27, [sp, #144]
  404ba8:	ldp	x29, x30, [sp, #128]
  404bac:	add	sp, sp, #0xe0
  404bb0:	ret
  404bb4:	mov	x0, x19
  404bb8:	bl	4031b0 <ferror@plt+0xfc0>
  404bbc:	bl	404fa0 <ferror@plt+0x2db0>
  404bc0:	stp	x29, x30, [sp, #-16]!
  404bc4:	mov	x29, sp
  404bc8:	bl	40466c <ferror@plt+0x247c>
  404bcc:	cmp	w0, #0x2
  404bd0:	cset	w8, eq  // eq = none
  404bd4:	cmp	w0, #0x4
  404bd8:	cset	w9, eq  // eq = none
  404bdc:	orr	w0, w8, w9
  404be0:	ldp	x29, x30, [sp], #16
  404be4:	ret
  404be8:	ldr	x0, [x0]
  404bec:	ret
  404bf0:	ldr	w0, [x0, #160]
  404bf4:	ret
  404bf8:	stp	x29, x30, [sp, #-48]!
  404bfc:	stp	x20, x19, [sp, #32]
  404c00:	ldr	x8, [x2]
  404c04:	mov	x19, x2
  404c08:	str	x21, [sp, #16]
  404c0c:	mov	x29, sp
  404c10:	str	x1, [x8]
  404c14:	ldrb	w8, [x1, #32]
  404c18:	tbnz	w8, #2, 404c30 <ferror@plt+0x2a40>
  404c1c:	ldr	x8, [x19, #8]
  404c20:	str	xzr, [x8]
  404c24:	ldr	x8, [x19, #16]
  404c28:	str	xzr, [x8]
  404c2c:	b	404c70 <ferror@plt+0x2a80>
  404c30:	mov	x21, x1
  404c34:	mov	x20, x0
  404c38:	bl	402120 <bfd_get_reloc_upper_bound@plt>
  404c3c:	tbnz	x0, #63, 404c9c <ferror@plt+0x2aac>
  404c40:	bl	401e90 <xmalloc@plt>
  404c44:	ldr	x8, [x19, #8]
  404c48:	mov	x1, x21
  404c4c:	str	x0, [x8]
  404c50:	ldr	x8, [x19, #8]
  404c54:	ldr	x3, [x19, #24]
  404c58:	mov	x0, x20
  404c5c:	ldr	x2, [x8]
  404c60:	bl	4020d0 <bfd_canonicalize_reloc@plt>
  404c64:	ldr	x8, [x19, #16]
  404c68:	str	x0, [x8]
  404c6c:	tbnz	x0, #63, 404c9c <ferror@plt+0x2aac>
  404c70:	ldp	x8, x9, [x19]
  404c74:	ldr	x10, [x19, #16]
  404c78:	add	x8, x8, #0x8
  404c7c:	add	x9, x9, #0x8
  404c80:	add	x10, x10, #0x8
  404c84:	stp	x8, x9, [x19]
  404c88:	str	x10, [x19, #16]
  404c8c:	ldp	x20, x19, [sp, #32]
  404c90:	ldr	x21, [sp, #16]
  404c94:	ldp	x29, x30, [sp], #48
  404c98:	ret
  404c9c:	mov	x0, x20
  404ca0:	bl	4031b0 <ferror@plt+0xfc0>
  404ca4:	bl	404fa0 <ferror@plt+0x2db0>
  404ca8:	stp	x29, x30, [sp, #-32]!
  404cac:	stp	x20, x19, [sp, #16]
  404cb0:	mov	x29, sp
  404cb4:	mov	x19, x0
  404cb8:	bl	401e70 <bfd_get_error@plt>
  404cbc:	cbnz	w0, 404cd8 <ferror@plt+0x2ae8>
  404cc0:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404cc4:	add	x1, x1, #0x8d7
  404cc8:	mov	w2, #0x5                   	// #5
  404ccc:	mov	x0, xzr
  404cd0:	bl	4020e0 <dcgettext@plt>
  404cd4:	b	404cdc <ferror@plt+0x2aec>
  404cd8:	bl	4020c0 <bfd_errmsg@plt>
  404cdc:	adrp	x8, 419000 <ferror@plt+0x16e10>
  404ce0:	mov	x20, x0
  404ce4:	ldr	x0, [x8, #1880]
  404ce8:	bl	402040 <fflush@plt>
  404cec:	adrp	x8, 419000 <ferror@plt+0x16e10>
  404cf0:	adrp	x9, 419000 <ferror@plt+0x16e10>
  404cf4:	ldr	x0, [x8, #1856]
  404cf8:	ldr	x2, [x9, #3248]
  404cfc:	cbnz	x19, 404d14 <ferror@plt+0x2b24>
  404d00:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404d04:	add	x1, x1, #0x8f2
  404d08:	mov	x3, x20
  404d0c:	bl	4021c0 <fprintf@plt>
  404d10:	b	404d28 <ferror@plt+0x2b38>
  404d14:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404d18:	add	x1, x1, #0x8ee
  404d1c:	mov	x3, x19
  404d20:	mov	x4, x20
  404d24:	bl	4021c0 <fprintf@plt>
  404d28:	ldp	x20, x19, [sp, #16]
  404d2c:	ldp	x29, x30, [sp], #32
  404d30:	ret
  404d34:	sub	sp, sp, #0x130
  404d38:	stp	x29, x30, [sp, #224]
  404d3c:	add	x29, sp, #0xe0
  404d40:	str	x28, [sp, #240]
  404d44:	stp	x24, x23, [sp, #256]
  404d48:	stp	x22, x21, [sp, #272]
  404d4c:	stp	x20, x19, [sp, #288]
  404d50:	mov	x19, x3
  404d54:	mov	x22, x2
  404d58:	mov	x23, x1
  404d5c:	mov	x21, x0
  404d60:	stp	x4, x5, [x29, #-96]
  404d64:	stp	x6, x7, [x29, #-80]
  404d68:	stp	q0, q1, [sp]
  404d6c:	stp	q2, q3, [sp, #32]
  404d70:	stp	q4, q5, [sp, #64]
  404d74:	stp	q6, q7, [sp, #96]
  404d78:	bl	401e70 <bfd_get_error@plt>
  404d7c:	cbnz	w0, 404d98 <ferror@plt+0x2ba8>
  404d80:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404d84:	add	x1, x1, #0x8d7
  404d88:	mov	w2, #0x5                   	// #5
  404d8c:	mov	x0, xzr
  404d90:	bl	4020e0 <dcgettext@plt>
  404d94:	b	404d9c <ferror@plt+0x2bac>
  404d98:	bl	4020c0 <bfd_errmsg@plt>
  404d9c:	adrp	x8, 419000 <ferror@plt+0x16e10>
  404da0:	mov	x20, x0
  404da4:	ldr	x0, [x8, #1880]
  404da8:	bl	402040 <fflush@plt>
  404dac:	adrp	x24, 419000 <ferror@plt+0x16e10>
  404db0:	adrp	x11, 419000 <ferror@plt+0x16e10>
  404db4:	sub	x9, x29, #0x60
  404db8:	ldr	x1, [x24, #1856]
  404dbc:	ldr	x0, [x11, #3248]
  404dc0:	add	x8, x29, #0x50
  404dc4:	add	x9, x9, #0x20
  404dc8:	mov	x10, sp
  404dcc:	stp	x8, x9, [x29, #-32]
  404dd0:	mov	x8, #0xffffffffffffffe0    	// #-32
  404dd4:	add	x10, x10, #0x80
  404dd8:	movk	x8, #0xff80, lsl #32
  404ddc:	stp	x10, x8, [x29, #-16]
  404de0:	bl	401cf0 <fputs@plt>
  404de4:	cbz	x23, 404dfc <ferror@plt+0x2c0c>
  404de8:	cbnz	x21, 404df8 <ferror@plt+0x2c08>
  404dec:	mov	x0, x23
  404df0:	bl	404ea8 <ferror@plt+0x2cb8>
  404df4:	mov	x21, x0
  404df8:	cbnz	x22, 404e7c <ferror@plt+0x2c8c>
  404dfc:	mov	x3, xzr
  404e00:	ldr	x0, [x24, #1856]
  404e04:	cbnz	x3, 404e90 <ferror@plt+0x2ca0>
  404e08:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404e0c:	add	x1, x1, #0x941
  404e10:	mov	x2, x21
  404e14:	bl	4021c0 <fprintf@plt>
  404e18:	cbz	x19, 404e4c <ferror@plt+0x2c5c>
  404e1c:	ldr	x3, [x24, #1856]
  404e20:	adrp	x0, 406000 <ferror@plt+0x3e10>
  404e24:	add	x0, x0, #0xed5
  404e28:	mov	w1, #0x2                   	// #2
  404e2c:	mov	w2, #0x1                   	// #1
  404e30:	bl	402010 <fwrite@plt>
  404e34:	ldp	q0, q1, [x29, #-32]
  404e38:	ldr	x0, [x24, #1856]
  404e3c:	sub	x2, x29, #0x40
  404e40:	mov	x1, x19
  404e44:	stp	q0, q1, [x29, #-64]
  404e48:	bl	402130 <vfprintf@plt>
  404e4c:	ldr	x0, [x24, #1856]
  404e50:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404e54:	add	x1, x1, #0x8f4
  404e58:	mov	x2, x20
  404e5c:	bl	4021c0 <fprintf@plt>
  404e60:	ldp	x20, x19, [sp, #288]
  404e64:	ldp	x22, x21, [sp, #272]
  404e68:	ldp	x24, x23, [sp, #256]
  404e6c:	ldr	x28, [sp, #240]
  404e70:	ldp	x29, x30, [sp, #224]
  404e74:	add	sp, sp, #0x130
  404e78:	ret
  404e7c:	mov	x0, x22
  404e80:	bl	404f98 <ferror@plt+0x2da8>
  404e84:	mov	x3, x0
  404e88:	ldr	x0, [x24, #1856]
  404e8c:	cbz	x3, 404e08 <ferror@plt+0x2c18>
  404e90:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404e94:	add	x1, x1, #0x8fa
  404e98:	mov	x2, x21
  404e9c:	bl	4021c0 <fprintf@plt>
  404ea0:	cbnz	x19, 404e1c <ferror@plt+0x2c2c>
  404ea4:	b	404e4c <ferror@plt+0x2c5c>
  404ea8:	stp	x29, x30, [sp, #-48]!
  404eac:	stp	x22, x21, [sp, #16]
  404eb0:	stp	x20, x19, [sp, #32]
  404eb4:	mov	x29, sp
  404eb8:	cbz	x0, 404f78 <ferror@plt+0x2d88>
  404ebc:	ldr	x20, [x0, #208]
  404ec0:	mov	x19, x0
  404ec4:	cbz	x20, 404ed4 <ferror@plt+0x2ce4>
  404ec8:	mov	x0, x20
  404ecc:	bl	4056b4 <ferror@plt+0x34c4>
  404ed0:	cbz	w0, 404ee0 <ferror@plt+0x2cf0>
  404ed4:	mov	x0, x19
  404ed8:	bl	4056ac <ferror@plt+0x34bc>
  404edc:	b	404f68 <ferror@plt+0x2d78>
  404ee0:	mov	x0, x20
  404ee4:	bl	4056ac <ferror@plt+0x34bc>
  404ee8:	bl	401ce0 <strlen@plt>
  404eec:	mov	x20, x0
  404ef0:	mov	x0, x19
  404ef4:	bl	4056ac <ferror@plt+0x34bc>
  404ef8:	bl	401ce0 <strlen@plt>
  404efc:	adrp	x21, 419000 <ferror@plt+0x16e10>
  404f00:	ldr	x8, [x21, #3224]
  404f04:	add	x9, x20, x0
  404f08:	add	x20, x9, #0x3
  404f0c:	adrp	x22, 419000 <ferror@plt+0x16e10>
  404f10:	cmp	x20, x8
  404f14:	b.ls	404f34 <ferror@plt+0x2d44>  // b.plast
  404f18:	cbz	x8, 404f24 <ferror@plt+0x2d34>
  404f1c:	ldr	x0, [x22, #3232]
  404f20:	bl	401ff0 <free@plt>
  404f24:	add	x0, x20, x20, lsr #1
  404f28:	str	x0, [x21, #3224]
  404f2c:	bl	401e90 <xmalloc@plt>
  404f30:	str	x0, [x22, #3232]
  404f34:	ldr	x0, [x19, #208]
  404f38:	ldr	x20, [x22, #3232]
  404f3c:	bl	4056ac <ferror@plt+0x34bc>
  404f40:	mov	x21, x0
  404f44:	mov	x0, x19
  404f48:	bl	4056ac <ferror@plt+0x34bc>
  404f4c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404f50:	mov	x3, x0
  404f54:	add	x1, x1, #0xb4c
  404f58:	mov	x0, x20
  404f5c:	mov	x2, x21
  404f60:	bl	401d70 <sprintf@plt>
  404f64:	ldr	x0, [x22, #3232]
  404f68:	ldp	x20, x19, [sp, #32]
  404f6c:	ldp	x22, x21, [sp, #16]
  404f70:	ldp	x29, x30, [sp], #48
  404f74:	ret
  404f78:	adrp	x0, 407000 <ferror@plt+0x4e10>
  404f7c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  404f80:	adrp	x3, 407000 <ferror@plt+0x4e10>
  404f84:	add	x0, x0, #0xaf5
  404f88:	add	x1, x1, #0xb02
  404f8c:	add	x3, x3, #0xb1a
  404f90:	mov	w2, #0x281                 	// #641
  404f94:	bl	402160 <__assert_fail@plt>
  404f98:	ldr	x0, [x0]
  404f9c:	ret
  404fa0:	stp	x29, x30, [sp, #-16]!
  404fa4:	mov	x29, sp
  404fa8:	bl	404ca8 <ferror@plt+0x2ab8>
  404fac:	mov	w0, #0x1                   	// #1
  404fb0:	bl	402080 <xexit@plt>
  404fb4:	sub	sp, sp, #0x50
  404fb8:	adrp	x8, 419000 <ferror@plt+0x16e10>
  404fbc:	ldr	x8, [x8, #1880]
  404fc0:	stp	x20, x19, [sp, #64]
  404fc4:	mov	x20, x0
  404fc8:	stp	x29, x30, [sp, #32]
  404fcc:	mov	x0, x8
  404fd0:	str	x21, [sp, #48]
  404fd4:	add	x29, sp, #0x20
  404fd8:	mov	x19, x1
  404fdc:	bl	402040 <fflush@plt>
  404fe0:	adrp	x21, 419000 <ferror@plt+0x16e10>
  404fe4:	adrp	x8, 419000 <ferror@plt+0x16e10>
  404fe8:	ldr	x0, [x21, #1856]
  404fec:	ldr	x2, [x8, #3248]
  404ff0:	adrp	x1, 406000 <ferror@plt+0x3e10>
  404ff4:	add	x1, x1, #0xed8
  404ff8:	bl	4021c0 <fprintf@plt>
  404ffc:	ldp	q1, q0, [x19]
  405000:	ldr	x0, [x21, #1856]
  405004:	mov	x2, sp
  405008:	mov	x1, x20
  40500c:	stp	q1, q0, [sp]
  405010:	bl	402130 <vfprintf@plt>
  405014:	ldr	x1, [x21, #1856]
  405018:	mov	w0, #0xa                   	// #10
  40501c:	bl	401d80 <putc@plt>
  405020:	ldp	x20, x19, [sp, #64]
  405024:	ldr	x21, [sp, #48]
  405028:	ldp	x29, x30, [sp, #32]
  40502c:	add	sp, sp, #0x50
  405030:	ret
  405034:	sub	sp, sp, #0x120
  405038:	stp	x29, x30, [sp, #256]
  40503c:	add	x29, sp, #0x100
  405040:	mov	x8, #0xffffffffffffffc8    	// #-56
  405044:	mov	x9, sp
  405048:	sub	x10, x29, #0x78
  40504c:	movk	x8, #0xff80, lsl #32
  405050:	add	x11, x29, #0x20
  405054:	add	x9, x9, #0x80
  405058:	add	x10, x10, #0x38
  40505c:	stp	x9, x8, [x29, #-16]
  405060:	stp	x11, x10, [x29, #-32]
  405064:	stp	x1, x2, [x29, #-120]
  405068:	stp	x3, x4, [x29, #-104]
  40506c:	stp	x5, x6, [x29, #-88]
  405070:	stur	x7, [x29, #-72]
  405074:	stp	q0, q1, [sp]
  405078:	ldp	q0, q1, [x29, #-32]
  40507c:	sub	x1, x29, #0x40
  405080:	str	x28, [sp, #272]
  405084:	stp	q2, q3, [sp, #32]
  405088:	stp	q4, q5, [sp, #64]
  40508c:	stp	q6, q7, [sp, #96]
  405090:	stp	q0, q1, [x29, #-64]
  405094:	bl	404fb4 <ferror@plt+0x2dc4>
  405098:	mov	w0, #0x1                   	// #1
  40509c:	bl	402080 <xexit@plt>
  4050a0:	sub	sp, sp, #0x120
  4050a4:	stp	x29, x30, [sp, #256]
  4050a8:	add	x29, sp, #0x100
  4050ac:	mov	x8, #0xffffffffffffffc8    	// #-56
  4050b0:	mov	x9, sp
  4050b4:	sub	x10, x29, #0x78
  4050b8:	movk	x8, #0xff80, lsl #32
  4050bc:	add	x11, x29, #0x20
  4050c0:	add	x9, x9, #0x80
  4050c4:	add	x10, x10, #0x38
  4050c8:	stp	x9, x8, [x29, #-16]
  4050cc:	stp	x11, x10, [x29, #-32]
  4050d0:	stp	x1, x2, [x29, #-120]
  4050d4:	stp	x3, x4, [x29, #-104]
  4050d8:	stp	x5, x6, [x29, #-88]
  4050dc:	stur	x7, [x29, #-72]
  4050e0:	stp	q0, q1, [sp]
  4050e4:	ldp	q0, q1, [x29, #-32]
  4050e8:	sub	x1, x29, #0x40
  4050ec:	str	x28, [sp, #272]
  4050f0:	stp	q2, q3, [sp, #32]
  4050f4:	stp	q4, q5, [sp, #64]
  4050f8:	stp	q6, q7, [sp, #96]
  4050fc:	stp	q0, q1, [x29, #-64]
  405100:	bl	404fb4 <ferror@plt+0x2dc4>
  405104:	ldr	x28, [sp, #272]
  405108:	ldp	x29, x30, [sp, #256]
  40510c:	add	sp, sp, #0x120
  405110:	ret
  405114:	stp	x29, x30, [sp, #-32]!
  405118:	adrp	x0, 407000 <ferror@plt+0x4e10>
  40511c:	add	x0, x0, #0x903
  405120:	str	x19, [sp, #16]
  405124:	mov	x29, sp
  405128:	bl	401d40 <bfd_set_default_target@plt>
  40512c:	cbz	w0, 40513c <ferror@plt+0x2f4c>
  405130:	ldr	x19, [sp, #16]
  405134:	ldp	x29, x30, [sp], #32
  405138:	ret
  40513c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405140:	add	x1, x1, #0x91d
  405144:	mov	w2, #0x5                   	// #5
  405148:	mov	x0, xzr
  40514c:	bl	4020e0 <dcgettext@plt>
  405150:	mov	x19, x0
  405154:	bl	401e70 <bfd_get_error@plt>
  405158:	bl	4020c0 <bfd_errmsg@plt>
  40515c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405160:	mov	x2, x0
  405164:	add	x1, x1, #0x903
  405168:	mov	x0, x19
  40516c:	bl	405034 <ferror@plt+0x2e44>
  405170:	stp	x29, x30, [sp, #-48]!
  405174:	adrp	x8, 419000 <ferror@plt+0x16e10>
  405178:	ldr	x8, [x8, #1880]
  40517c:	stp	x20, x19, [sp, #32]
  405180:	mov	x19, x0
  405184:	str	x21, [sp, #16]
  405188:	mov	x0, x8
  40518c:	mov	x29, sp
  405190:	bl	402040 <fflush@plt>
  405194:	adrp	x21, 419000 <ferror@plt+0x16e10>
  405198:	ldr	x20, [x21, #1856]
  40519c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4051a0:	add	x1, x1, #0x946
  4051a4:	mov	w2, #0x5                   	// #5
  4051a8:	mov	x0, xzr
  4051ac:	bl	4020e0 <dcgettext@plt>
  4051b0:	adrp	x8, 419000 <ferror@plt+0x16e10>
  4051b4:	ldr	x2, [x8, #3248]
  4051b8:	mov	x1, x0
  4051bc:	mov	x0, x20
  4051c0:	bl	4021c0 <fprintf@plt>
  4051c4:	ldr	x2, [x19]
  4051c8:	ldr	x1, [x21, #1856]
  4051cc:	cbz	x2, 4051f4 <ferror@plt+0x3004>
  4051d0:	add	x20, x19, #0x8
  4051d4:	adrp	x19, 407000 <ferror@plt+0x4e10>
  4051d8:	add	x19, x19, #0x942
  4051dc:	mov	x0, x1
  4051e0:	mov	x1, x19
  4051e4:	bl	4021c0 <fprintf@plt>
  4051e8:	ldr	x2, [x20], #8
  4051ec:	ldr	x1, [x21, #1856]
  4051f0:	cbnz	x2, 4051dc <ferror@plt+0x2fec>
  4051f4:	mov	w0, #0xa                   	// #10
  4051f8:	bl	401d90 <fputc@plt>
  4051fc:	ldp	x20, x19, [sp, #32]
  405200:	ldr	x21, [sp, #16]
  405204:	ldp	x29, x30, [sp], #48
  405208:	ret
  40520c:	stp	x29, x30, [sp, #-48]!
  405210:	stp	x20, x19, [sp, #32]
  405214:	mov	x19, x1
  405218:	stp	x22, x21, [sp, #16]
  40521c:	mov	x29, sp
  405220:	cbz	x0, 405250 <ferror@plt+0x3060>
  405224:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405228:	mov	x20, x0
  40522c:	add	x1, x1, #0x96f
  405230:	mov	w2, #0x5                   	// #5
  405234:	mov	x0, xzr
  405238:	bl	4020e0 <dcgettext@plt>
  40523c:	mov	x1, x0
  405240:	mov	x0, x19
  405244:	mov	x2, x20
  405248:	bl	4021c0 <fprintf@plt>
  40524c:	b	40526c <ferror@plt+0x307c>
  405250:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405254:	add	x1, x1, #0x95c
  405258:	mov	w2, #0x5                   	// #5
  40525c:	bl	4020e0 <dcgettext@plt>
  405260:	mov	x1, x0
  405264:	mov	x0, x19
  405268:	bl	4021c0 <fprintf@plt>
  40526c:	bl	401e50 <bfd_target_list@plt>
  405270:	ldr	x2, [x0]
  405274:	mov	x20, x0
  405278:	cbz	x2, 40529c <ferror@plt+0x30ac>
  40527c:	adrp	x21, 407000 <ferror@plt+0x4e10>
  405280:	add	x22, x20, #0x8
  405284:	add	x21, x21, #0x942
  405288:	mov	x0, x19
  40528c:	mov	x1, x21
  405290:	bl	4021c0 <fprintf@plt>
  405294:	ldr	x2, [x22], #8
  405298:	cbnz	x2, 405288 <ferror@plt+0x3098>
  40529c:	mov	w0, #0xa                   	// #10
  4052a0:	mov	x1, x19
  4052a4:	bl	401d90 <fputc@plt>
  4052a8:	mov	x0, x20
  4052ac:	bl	401ff0 <free@plt>
  4052b0:	ldp	x20, x19, [sp, #32]
  4052b4:	ldp	x22, x21, [sp, #16]
  4052b8:	ldp	x29, x30, [sp], #48
  4052bc:	ret
  4052c0:	stp	x29, x30, [sp, #-48]!
  4052c4:	stp	x20, x19, [sp, #32]
  4052c8:	mov	x19, x1
  4052cc:	stp	x22, x21, [sp, #16]
  4052d0:	mov	x29, sp
  4052d4:	cbz	x0, 405304 <ferror@plt+0x3114>
  4052d8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4052dc:	mov	x20, x0
  4052e0:	add	x1, x1, #0x99f
  4052e4:	mov	w2, #0x5                   	// #5
  4052e8:	mov	x0, xzr
  4052ec:	bl	4020e0 <dcgettext@plt>
  4052f0:	mov	x1, x0
  4052f4:	mov	x0, x19
  4052f8:	mov	x2, x20
  4052fc:	bl	4021c0 <fprintf@plt>
  405300:	b	405320 <ferror@plt+0x3130>
  405304:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405308:	add	x1, x1, #0x986
  40530c:	mov	w2, #0x5                   	// #5
  405310:	bl	4020e0 <dcgettext@plt>
  405314:	mov	x1, x0
  405318:	mov	x0, x19
  40531c:	bl	4021c0 <fprintf@plt>
  405320:	bl	401d30 <bfd_arch_list@plt>
  405324:	ldr	x2, [x0]
  405328:	mov	x20, x0
  40532c:	cbz	x2, 405350 <ferror@plt+0x3160>
  405330:	adrp	x21, 407000 <ferror@plt+0x4e10>
  405334:	add	x22, x20, #0x8
  405338:	add	x21, x21, #0x942
  40533c:	mov	x0, x19
  405340:	mov	x1, x21
  405344:	bl	4021c0 <fprintf@plt>
  405348:	ldr	x2, [x22], #8
  40534c:	cbnz	x2, 40533c <ferror@plt+0x314c>
  405350:	mov	w0, #0xa                   	// #10
  405354:	mov	x1, x19
  405358:	bl	401d90 <fputc@plt>
  40535c:	mov	x0, x20
  405360:	bl	401ff0 <free@plt>
  405364:	ldp	x20, x19, [sp, #32]
  405368:	ldp	x22, x21, [sp, #16]
  40536c:	ldp	x29, x30, [sp], #48
  405370:	ret
  405374:	sub	sp, sp, #0x30
  405378:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40537c:	add	x1, x1, #0x9bc
  405380:	mov	w2, #0x5                   	// #5
  405384:	mov	x0, xzr
  405388:	stp	x29, x30, [sp, #32]
  40538c:	add	x29, sp, #0x20
  405390:	bl	4020e0 <dcgettext@plt>
  405394:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405398:	add	x1, x1, #0x9d8
  40539c:	bl	402140 <printf@plt>
  4053a0:	mov	x0, sp
  4053a4:	bl	4053c8 <ferror@plt+0x31d8>
  4053a8:	ldr	w8, [sp, #8]
  4053ac:	cbnz	w8, 4053b8 <ferror@plt+0x31c8>
  4053b0:	mov	x0, sp
  4053b4:	bl	405414 <ferror@plt+0x3224>
  4053b8:	ldr	w0, [sp, #8]
  4053bc:	ldp	x29, x30, [sp, #32]
  4053c0:	add	sp, sp, #0x30
  4053c4:	ret
  4053c8:	stp	x29, x30, [sp, #-32]!
  4053cc:	str	x19, [sp, #16]
  4053d0:	mov	x19, x0
  4053d4:	mov	x0, xzr
  4053d8:	mov	x29, sp
  4053dc:	bl	4067f8 <ferror@plt+0x4608>
  4053e0:	stp	x0, xzr, [x19]
  4053e4:	adrp	x0, 405000 <ferror@plt+0x2e10>
  4053e8:	add	x0, x0, #0x97c
  4053ec:	mov	x1, x19
  4053f0:	stp	xzr, xzr, [x19, #16]
  4053f4:	bl	401fe0 <bfd_iterate_over_targets@plt>
  4053f8:	ldr	x0, [x19]
  4053fc:	bl	4021b0 <unlink@plt>
  405400:	ldr	x0, [x19]
  405404:	bl	401ff0 <free@plt>
  405408:	ldr	x19, [sp, #16]
  40540c:	ldp	x29, x30, [sp], #32
  405410:	ret
  405414:	stp	x29, x30, [sp, #-96]!
  405418:	stp	x22, x21, [sp, #64]
  40541c:	stp	x20, x19, [sp, #80]
  405420:	mov	x19, x0
  405424:	mov	w20, wzr
  405428:	mov	w21, #0x2                   	// #2
  40542c:	stp	x28, x27, [sp, #16]
  405430:	stp	x26, x25, [sp, #32]
  405434:	stp	x24, x23, [sp, #48]
  405438:	mov	x29, sp
  40543c:	mov	w0, w21
  405440:	mov	x1, xzr
  405444:	bl	401fd0 <bfd_printable_arch_mach@plt>
  405448:	bl	401ce0 <strlen@plt>
  40544c:	cmp	w20, w0
  405450:	add	w21, w21, #0x1
  405454:	csel	w20, w0, w20, lt  // lt = tstop
  405458:	cmp	w21, #0x59
  40545c:	b.ne	40543c <ferror@plt+0x324c>  // b.any
  405460:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405464:	add	x0, x0, #0xb9f
  405468:	bl	402180 <getenv@plt>
  40546c:	cbz	x0, 405474 <ferror@plt+0x3284>
  405470:	bl	401e00 <atoi@plt>
  405474:	ldr	w8, [x19, #12]
  405478:	cmp	w8, #0x1
  40547c:	b.lt	405570 <ferror@plt+0x3380>  // b.tstop
  405480:	cmp	w0, #0x0
  405484:	mov	w8, #0x50                  	// #80
  405488:	mvn	w9, w20
  40548c:	adrp	x24, 406000 <ferror@plt+0x3e10>
  405490:	adrp	x25, 407000 <ferror@plt+0x4e10>
  405494:	csel	w8, w8, w0, eq  // eq = none
  405498:	adrp	x27, 407000 <ferror@plt+0x4e10>
  40549c:	mov	w22, wzr
  4054a0:	add	w21, w20, #0x1
  4054a4:	add	x24, x24, #0xde5
  4054a8:	add	x25, x25, #0xbac
  4054ac:	add	w26, w8, w9
  4054b0:	add	x27, x27, #0xbb5
  4054b4:	b	4054c4 <ferror@plt+0x32d4>
  4054b8:	ldr	w8, [x19, #12]
  4054bc:	cmp	w22, w8
  4054c0:	b.ge	405570 <ferror@plt+0x3380>  // b.tcont
  4054c4:	mov	w0, w22
  4054c8:	mov	w1, w26
  4054cc:	mov	x2, x19
  4054d0:	mov	w28, w22
  4054d4:	bl	405b70 <ferror@plt+0x3980>
  4054d8:	mov	w22, w0
  4054dc:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4054e0:	add	x0, x0, #0xba7
  4054e4:	mov	w1, w21
  4054e8:	mov	x2, x24
  4054ec:	bl	402140 <printf@plt>
  4054f0:	mov	w0, w28
  4054f4:	mov	w1, w22
  4054f8:	mov	x2, x19
  4054fc:	bl	405be0 <ferror@plt+0x39f0>
  405500:	mov	w0, #0xa                   	// #10
  405504:	bl	402190 <putchar@plt>
  405508:	mov	w23, #0x2                   	// #2
  40550c:	b	40551c <ferror@plt+0x332c>
  405510:	add	w23, w23, #0x1
  405514:	cmp	w23, #0x59
  405518:	b.eq	4054b8 <ferror@plt+0x32c8>  // b.none
  40551c:	mov	w0, w23
  405520:	mov	x1, xzr
  405524:	bl	401fd0 <bfd_printable_arch_mach@plt>
  405528:	mov	x1, x25
  40552c:	bl	401fc0 <strcmp@plt>
  405530:	cbz	w0, 405510 <ferror@plt+0x3320>
  405534:	mov	w0, w23
  405538:	mov	x1, xzr
  40553c:	bl	401fd0 <bfd_printable_arch_mach@plt>
  405540:	mov	x2, x0
  405544:	mov	x0, x27
  405548:	mov	w1, w20
  40554c:	bl	402140 <printf@plt>
  405550:	mov	w0, w28
  405554:	mov	w1, w22
  405558:	mov	w2, w23
  40555c:	mov	x3, x19
  405560:	bl	405c3c <ferror@plt+0x3a4c>
  405564:	mov	w0, #0xa                   	// #10
  405568:	bl	402190 <putchar@plt>
  40556c:	b	405510 <ferror@plt+0x3320>
  405570:	ldp	x20, x19, [sp, #80]
  405574:	ldp	x22, x21, [sp, #64]
  405578:	ldp	x24, x23, [sp, #48]
  40557c:	ldp	x26, x25, [sp, #32]
  405580:	ldp	x28, x27, [sp, #16]
  405584:	ldp	x29, x30, [sp], #96
  405588:	ret
  40558c:	sub	sp, sp, #0xf0
  405590:	stp	x22, x21, [sp, #208]
  405594:	stp	x20, x19, [sp, #224]
  405598:	mov	w21, w3
  40559c:	mov	x20, x1
  4055a0:	mov	x19, x0
  4055a4:	stp	x29, x30, [sp, #192]
  4055a8:	add	x29, sp, #0xc0
  4055ac:	cbz	w2, 405648 <ferror@plt+0x3458>
  4055b0:	ldr	x8, [x20, #8]
  4055b4:	add	x1, sp, #0x40
  4055b8:	mov	x0, x20
  4055bc:	ldr	x8, [x8, #480]
  4055c0:	blr	x8
  4055c4:	cbnz	w0, 405648 <ferror@plt+0x3458>
  4055c8:	ldr	x8, [sp, #152]
  4055cc:	mov	x0, sp
  4055d0:	str	x8, [sp]
  4055d4:	bl	401dc0 <ctime@plt>
  4055d8:	cbz	x0, 4055f8 <ferror@plt+0x3408>
  4055dc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4055e0:	add	x2, x0, #0x4
  4055e4:	add	x3, x0, #0x14
  4055e8:	add	x1, x1, #0xa00
  4055ec:	add	x0, sp, #0xc
  4055f0:	bl	401d70 <sprintf@plt>
  4055f4:	b	405614 <ferror@plt+0x3424>
  4055f8:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4055fc:	add	x1, x1, #0x9ec
  405600:	mov	w2, #0x5                   	// #5
  405604:	bl	4020e0 <dcgettext@plt>
  405608:	mov	x1, x0
  40560c:	add	x0, sp, #0xc
  405610:	bl	401d70 <sprintf@plt>
  405614:	ldr	w0, [sp, #80]
  405618:	add	x1, sp, #0x34
  40561c:	add	x22, sp, #0x34
  405620:	bl	405d48 <ferror@plt+0x3b58>
  405624:	ldr	x5, [sp, #112]
  405628:	ldp	w3, w4, [sp, #88]
  40562c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405630:	orr	x2, x22, #0x1
  405634:	add	x1, x1, #0xa0b
  405638:	add	x6, sp, #0xc
  40563c:	mov	x0, x19
  405640:	strb	wzr, [sp, #62]
  405644:	bl	4021c0 <fprintf@plt>
  405648:	mov	x0, x20
  40564c:	bl	4056ac <ferror@plt+0x34bc>
  405650:	mov	x1, x19
  405654:	bl	401cf0 <fputs@plt>
  405658:	cbz	w21, 40568c <ferror@plt+0x349c>
  40565c:	mov	x0, x20
  405660:	bl	4056b4 <ferror@plt+0x34c4>
  405664:	cbz	w0, 405674 <ferror@plt+0x3484>
  405668:	ldr	x2, [x20, #96]
  40566c:	cbnz	x2, 40567c <ferror@plt+0x348c>
  405670:	cbnz	w0, 40568c <ferror@plt+0x349c>
  405674:	ldr	x2, [x20, #88]
  405678:	cbz	x2, 40568c <ferror@plt+0x349c>
  40567c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405680:	add	x1, x1, #0xa1f
  405684:	mov	x0, x19
  405688:	bl	4021c0 <fprintf@plt>
  40568c:	mov	w0, #0xa                   	// #10
  405690:	mov	x1, x19
  405694:	bl	401d90 <fputc@plt>
  405698:	ldp	x20, x19, [sp, #224]
  40569c:	ldp	x22, x21, [sp, #208]
  4056a0:	ldp	x29, x30, [sp, #192]
  4056a4:	add	sp, sp, #0xf0
  4056a8:	ret
  4056ac:	ldr	x0, [x0]
  4056b0:	ret
  4056b4:	ldrh	w8, [x0, #76]
  4056b8:	ubfx	w0, w8, #7, #1
  4056bc:	ret
  4056c0:	stp	x29, x30, [sp, #-32]!
  4056c4:	str	x19, [sp, #16]
  4056c8:	mov	x29, sp
  4056cc:	bl	405704 <ferror@plt+0x3514>
  4056d0:	mov	x19, x0
  4056d4:	bl	402070 <mkstemp@plt>
  4056d8:	cmn	w0, #0x1
  4056dc:	b.eq	4056e8 <ferror@plt+0x34f8>  // b.none
  4056e0:	bl	401ef0 <close@plt>
  4056e4:	b	4056f4 <ferror@plt+0x3504>
  4056e8:	mov	x0, x19
  4056ec:	bl	401ff0 <free@plt>
  4056f0:	mov	x19, xzr
  4056f4:	mov	x0, x19
  4056f8:	ldr	x19, [sp, #16]
  4056fc:	ldp	x29, x30, [sp], #32
  405700:	ret
  405704:	stp	x29, x30, [sp, #-48]!
  405708:	mov	w1, #0x2f                  	// #47
  40570c:	stp	x22, x21, [sp, #16]
  405710:	stp	x20, x19, [sp, #32]
  405714:	mov	x29, sp
  405718:	mov	x20, x0
  40571c:	mov	w22, #0x2f                  	// #47
  405720:	bl	401f00 <strrchr@plt>
  405724:	cbz	x0, 405750 <ferror@plt+0x3560>
  405728:	sub	x21, x0, x20
  40572c:	add	x0, x21, #0xb
  405730:	bl	401e90 <xmalloc@plt>
  405734:	mov	x1, x20
  405738:	mov	x2, x21
  40573c:	mov	x19, x0
  405740:	bl	401ca0 <memcpy@plt>
  405744:	add	x8, x21, #0x1
  405748:	strb	w22, [x19, x21]
  40574c:	b	405760 <ferror@plt+0x3570>
  405750:	mov	w0, #0x9                   	// #9
  405754:	bl	401e90 <xmalloc@plt>
  405758:	mov	x19, x0
  40575c:	mov	x8, xzr
  405760:	adrp	x9, 407000 <ferror@plt+0x4e10>
  405764:	add	x9, x9, #0xbba
  405768:	ldr	x9, [x9]
  40576c:	add	x8, x19, x8
  405770:	mov	x0, x19
  405774:	ldp	x20, x19, [sp, #32]
  405778:	ldp	x22, x21, [sp, #16]
  40577c:	str	x9, [x8]
  405780:	strb	wzr, [x8, #8]
  405784:	ldp	x29, x30, [sp], #48
  405788:	ret
  40578c:	stp	x29, x30, [sp, #-16]!
  405790:	mov	x29, sp
  405794:	bl	405704 <ferror@plt+0x3514>
  405798:	bl	401f30 <mkdtemp@plt>
  40579c:	ldp	x29, x30, [sp], #16
  4057a0:	ret
  4057a4:	sub	sp, sp, #0x30
  4057a8:	stp	x20, x19, [sp, #32]
  4057ac:	mov	x20, x1
  4057b0:	add	x1, sp, #0x8
  4057b4:	mov	w2, wzr
  4057b8:	stp	x29, x30, [sp, #16]
  4057bc:	add	x29, sp, #0x10
  4057c0:	mov	x19, x0
  4057c4:	bl	401d00 <bfd_scan_vma@plt>
  4057c8:	ldr	x8, [sp, #8]
  4057cc:	ldrb	w8, [x8]
  4057d0:	cbnz	w8, 4057e4 <ferror@plt+0x35f4>
  4057d4:	ldp	x20, x19, [sp, #32]
  4057d8:	ldp	x29, x30, [sp, #16]
  4057dc:	add	sp, sp, #0x30
  4057e0:	ret
  4057e4:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4057e8:	add	x1, x1, #0xa26
  4057ec:	mov	w2, #0x5                   	// #5
  4057f0:	mov	x0, xzr
  4057f4:	bl	4020e0 <dcgettext@plt>
  4057f8:	mov	x1, x20
  4057fc:	mov	x2, x19
  405800:	bl	405034 <ferror@plt+0x2e44>
  405804:	sub	sp, sp, #0xa0
  405808:	stp	x29, x30, [sp, #128]
  40580c:	stp	x20, x19, [sp, #144]
  405810:	add	x29, sp, #0x80
  405814:	cbz	x0, 4058d4 <ferror@plt+0x36e4>
  405818:	mov	x1, sp
  40581c:	mov	x19, x0
  405820:	bl	4068a0 <ferror@plt+0x46b0>
  405824:	tbnz	w0, #31, 40584c <ferror@plt+0x365c>
  405828:	ldr	w8, [sp, #16]
  40582c:	and	w8, w8, #0xf000
  405830:	cmp	w8, #0x8, lsl #12
  405834:	b.eq	405868 <ferror@plt+0x3678>  // b.none
  405838:	cmp	w8, #0x4, lsl #12
  40583c:	b.ne	40587c <ferror@plt+0x368c>  // b.any
  405840:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405844:	add	x1, x1, #0xa78
  405848:	b	405884 <ferror@plt+0x3694>
  40584c:	bl	402170 <__errno_location@plt>
  405850:	ldr	w8, [x0]
  405854:	cmp	w8, #0x2
  405858:	b.ne	40589c <ferror@plt+0x36ac>  // b.any
  40585c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405860:	add	x1, x1, #0xa39
  405864:	b	405884 <ferror@plt+0x3694>
  405868:	ldr	x0, [sp, #48]
  40586c:	tbz	x0, #63, 4058d8 <ferror@plt+0x36e8>
  405870:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405874:	add	x1, x1, #0xabb
  405878:	b	405884 <ferror@plt+0x3694>
  40587c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405880:	add	x1, x1, #0xa95
  405884:	mov	w2, #0x5                   	// #5
  405888:	mov	x0, xzr
  40588c:	bl	4020e0 <dcgettext@plt>
  405890:	mov	x1, x19
  405894:	bl	4050a0 <ferror@plt+0x2eb0>
  405898:	b	4058d4 <ferror@plt+0x36e4>
  40589c:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4058a0:	mov	x20, x0
  4058a4:	add	x1, x1, #0xa4c
  4058a8:	mov	w2, #0x5                   	// #5
  4058ac:	mov	x0, xzr
  4058b0:	bl	4020e0 <dcgettext@plt>
  4058b4:	ldr	w8, [x20]
  4058b8:	mov	x20, x0
  4058bc:	mov	w0, w8
  4058c0:	bl	401ee0 <strerror@plt>
  4058c4:	mov	x2, x0
  4058c8:	mov	x0, x20
  4058cc:	mov	x1, x19
  4058d0:	bl	4050a0 <ferror@plt+0x2eb0>
  4058d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4058d8:	ldp	x20, x19, [sp, #144]
  4058dc:	ldp	x29, x30, [sp, #128]
  4058e0:	add	sp, sp, #0xa0
  4058e4:	ret
  4058e8:	ldrb	w8, [x0]
  4058ec:	cmp	w8, #0x2f
  4058f0:	b.ne	405900 <ferror@plt+0x3710>  // b.any
  4058f4:	mov	w8, wzr
  4058f8:	mov	w0, w8
  4058fc:	ret
  405900:	ldrb	w8, [x0]
  405904:	cmp	w8, #0x2e
  405908:	b.eq	405914 <ferror@plt+0x3724>  // b.none
  40590c:	cbnz	w8, 405940 <ferror@plt+0x3750>
  405910:	b	405974 <ferror@plt+0x3784>
  405914:	mov	x8, x0
  405918:	ldrb	w9, [x8, #1]!
  40591c:	cmp	w9, #0x2e
  405920:	b.ne	40593c <ferror@plt+0x374c>  // b.any
  405924:	ldrb	w9, [x0, #2]!
  405928:	mov	w8, wzr
  40592c:	cbz	w9, 4058f8 <ferror@plt+0x3708>
  405930:	cmp	w9, #0x2f
  405934:	b.ne	405940 <ferror@plt+0x3750>  // b.any
  405938:	b	4058f8 <ferror@plt+0x3708>
  40593c:	mov	x0, x8
  405940:	mov	x8, x0
  405944:	sub	x0, x0, #0x1
  405948:	ldrb	w9, [x8]
  40594c:	cmp	w9, #0x2f
  405950:	ccmp	w9, #0x0, #0x4, ne  // ne = any
  405954:	b.eq	405964 <ferror@plt+0x3774>  // b.none
  405958:	add	x8, x8, #0x1
  40595c:	add	x0, x0, #0x1
  405960:	b	405948 <ferror@plt+0x3758>
  405964:	ldrb	w8, [x0, #1]!
  405968:	cmp	w8, #0x2f
  40596c:	b.eq	405964 <ferror@plt+0x3774>  // b.none
  405970:	b	405900 <ferror@plt+0x3710>
  405974:	mov	w0, #0x1                   	// #1
  405978:	ret
  40597c:	stp	x29, x30, [sp, #-64]!
  405980:	stp	x24, x23, [sp, #16]
  405984:	stp	x22, x21, [sp, #32]
  405988:	stp	x20, x19, [sp, #48]
  40598c:	ldrsw	x8, [x1, #12]
  405990:	ldr	x10, [x1, #16]
  405994:	mov	x19, x1
  405998:	mov	x20, x0
  40599c:	add	x11, x8, #0x1
  4059a0:	add	x9, x11, x11, lsl #1
  4059a4:	cmp	x10, x9, lsl #5
  4059a8:	mov	x29, sp
  4059ac:	str	w11, [x1, #12]
  4059b0:	b.cs	4059ec <ferror@plt+0x37fc>  // b.hs, b.nlast
  4059b4:	ldr	x0, [x19, #24]
  4059b8:	lsl	x9, x9, #6
  4059bc:	cmp	w8, #0x3f
  4059c0:	mov	w8, #0x3000                	// #12288
  4059c4:	csel	x21, x8, x9, lt  // lt = tstop
  4059c8:	mov	x1, x21
  4059cc:	bl	401e20 <xrealloc@plt>
  4059d0:	ldr	x8, [x19, #16]
  4059d4:	str	x0, [x19, #24]
  4059d8:	mov	w1, wzr
  4059dc:	add	x0, x0, x8
  4059e0:	sub	x2, x21, x8
  4059e4:	bl	401e80 <memset@plt>
  4059e8:	str	x21, [x19, #16]
  4059ec:	ldr	x8, [x19, #24]
  4059f0:	ldrsw	x9, [x19, #12]
  4059f4:	ldr	x10, [x20]
  4059f8:	mov	w11, #0x60                  	// #96
  4059fc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405a00:	madd	x8, x9, x11, x8
  405a04:	add	x1, x1, #0xb53
  405a08:	mov	w2, #0x5                   	// #5
  405a0c:	mov	x0, xzr
  405a10:	stur	x10, [x8, #-96]
  405a14:	bl	4020e0 <dcgettext@plt>
  405a18:	ldr	w8, [x20, #16]
  405a1c:	ldr	x21, [x20]
  405a20:	mov	x22, x0
  405a24:	mov	w0, w8
  405a28:	bl	405b2c <ferror@plt+0x393c>
  405a2c:	ldr	w8, [x20, #12]
  405a30:	mov	x23, x0
  405a34:	mov	w0, w8
  405a38:	bl	405b2c <ferror@plt+0x393c>
  405a3c:	mov	x3, x0
  405a40:	mov	x0, x22
  405a44:	mov	x1, x21
  405a48:	mov	x2, x23
  405a4c:	bl	402140 <printf@plt>
  405a50:	ldr	x0, [x19]
  405a54:	ldr	x1, [x20]
  405a58:	bl	402000 <bfd_openw@plt>
  405a5c:	mov	x21, x0
  405a60:	cbz	x0, 405ae4 <ferror@plt+0x38f4>
  405a64:	mov	w1, #0x1                   	// #1
  405a68:	mov	x0, x21
  405a6c:	mov	w22, #0x1                   	// #1
  405a70:	bl	401f20 <bfd_set_format@plt>
  405a74:	cbz	w0, 405aec <ferror@plt+0x38fc>
  405a78:	adrp	x20, 407000 <ferror@plt+0x4e10>
  405a7c:	mov	w23, #0x8                   	// #8
  405a80:	add	x20, x20, #0xb6d
  405a84:	mov	w24, #0x60                  	// #96
  405a88:	b	405a98 <ferror@plt+0x38a8>
  405a8c:	add	x23, x23, #0x1
  405a90:	cmp	x23, #0x5f
  405a94:	b.eq	405b08 <ferror@plt+0x3918>  // b.none
  405a98:	ldr	x8, [x21, #8]
  405a9c:	sub	w1, w23, #0x6
  405aa0:	mov	x0, x21
  405aa4:	mov	x2, xzr
  405aa8:	ldr	x8, [x8, #656]
  405aac:	blr	x8
  405ab0:	cbz	w0, 405a8c <ferror@plt+0x389c>
  405ab4:	sub	w0, w23, #0x6
  405ab8:	mov	x1, xzr
  405abc:	bl	401fd0 <bfd_printable_arch_mach@plt>
  405ac0:	mov	x1, x0
  405ac4:	mov	x0, x20
  405ac8:	bl	402140 <printf@plt>
  405acc:	ldr	x8, [x19, #24]
  405ad0:	ldrsw	x9, [x19, #12]
  405ad4:	madd	x8, x9, x24, x8
  405ad8:	add	x8, x8, x23
  405adc:	sturb	w22, [x8, #-96]
  405ae0:	b	405a8c <ferror@plt+0x389c>
  405ae4:	ldr	x0, [x19]
  405ae8:	b	405afc <ferror@plt+0x390c>
  405aec:	bl	401e70 <bfd_get_error@plt>
  405af0:	cmp	w0, #0x5
  405af4:	b.eq	405b08 <ferror@plt+0x3918>  // b.none
  405af8:	ldr	x0, [x20]
  405afc:	bl	404ca8 <ferror@plt+0x2ab8>
  405b00:	mov	w8, #0x1                   	// #1
  405b04:	str	w8, [x19, #8]
  405b08:	cbz	x21, 405b14 <ferror@plt+0x3924>
  405b0c:	mov	x0, x21
  405b10:	bl	401f70 <bfd_close_all_done@plt>
  405b14:	ldr	w0, [x19, #8]
  405b18:	ldp	x20, x19, [sp, #48]
  405b1c:	ldp	x22, x21, [sp, #32]
  405b20:	ldp	x24, x23, [sp, #16]
  405b24:	ldp	x29, x30, [sp], #64
  405b28:	ret
  405b2c:	stp	x29, x30, [sp, #-16]!
  405b30:	adrp	x8, 407000 <ferror@plt+0x4e10>
  405b34:	adrp	x9, 407000 <ferror@plt+0x4e10>
  405b38:	add	x8, x8, #0xb8c
  405b3c:	add	x9, x9, #0xb7e
  405b40:	cmp	w0, #0x1
  405b44:	adrp	x10, 407000 <ferror@plt+0x4e10>
  405b48:	add	x10, x10, #0xb73
  405b4c:	csel	x8, x9, x8, eq  // eq = none
  405b50:	cmp	w0, #0x0
  405b54:	csel	x1, x10, x8, eq  // eq = none
  405b58:	mov	w2, #0x5                   	// #5
  405b5c:	mov	x0, xzr
  405b60:	mov	x29, sp
  405b64:	bl	4020e0 <dcgettext@plt>
  405b68:	ldp	x29, x30, [sp], #16
  405b6c:	ret
  405b70:	stp	x29, x30, [sp, #-48]!
  405b74:	stp	x22, x21, [sp, #16]
  405b78:	stp	x20, x19, [sp, #32]
  405b7c:	ldr	w8, [x2, #12]
  405b80:	mov	x29, sp
  405b84:	cmp	w8, w0
  405b88:	b.le	405bd0 <ferror@plt+0x39e0>
  405b8c:	ldr	x8, [x2, #24]
  405b90:	mov	w9, #0x60                  	// #96
  405b94:	mov	x19, x2
  405b98:	mov	w20, w1
  405b9c:	sxtw	x21, w0
  405ba0:	smaddl	x22, w0, w9, x8
  405ba4:	ldr	x0, [x22]
  405ba8:	bl	401ce0 <strlen@plt>
  405bac:	mvn	w8, w0
  405bb0:	adds	w20, w20, w8
  405bb4:	b.mi	405bcc <ferror@plt+0x39dc>  // b.first
  405bb8:	ldrsw	x8, [x19, #12]
  405bbc:	add	x21, x21, #0x1
  405bc0:	add	x22, x22, #0x60
  405bc4:	cmp	x21, x8
  405bc8:	b.lt	405ba4 <ferror@plt+0x39b4>  // b.tstop
  405bcc:	mov	w0, w21
  405bd0:	ldp	x20, x19, [sp, #32]
  405bd4:	ldp	x22, x21, [sp, #16]
  405bd8:	ldp	x29, x30, [sp], #48
  405bdc:	ret
  405be0:	stp	x29, x30, [sp, #-48]!
  405be4:	cmp	w0, w1
  405be8:	stp	x22, x21, [sp, #16]
  405bec:	stp	x20, x19, [sp, #32]
  405bf0:	mov	x29, sp
  405bf4:	b.eq	405c2c <ferror@plt+0x3a3c>  // b.none
  405bf8:	mov	w8, #0x60                  	// #96
  405bfc:	adrp	x20, 407000 <ferror@plt+0x4e10>
  405c00:	mov	x19, x2
  405c04:	sub	w21, w1, w0
  405c08:	smull	x22, w0, w8
  405c0c:	add	x20, x20, #0xa1b
  405c10:	ldr	x8, [x19, #24]
  405c14:	mov	x0, x20
  405c18:	ldr	x1, [x8, x22]
  405c1c:	bl	402140 <printf@plt>
  405c20:	subs	w21, w21, #0x1
  405c24:	add	x22, x22, #0x60
  405c28:	b.ne	405c10 <ferror@plt+0x3a20>  // b.any
  405c2c:	ldp	x20, x19, [sp, #32]
  405c30:	ldp	x22, x21, [sp, #16]
  405c34:	ldp	x29, x30, [sp], #48
  405c38:	ret
  405c3c:	stp	x29, x30, [sp, #-80]!
  405c40:	cmp	w0, w1
  405c44:	str	x25, [sp, #16]
  405c48:	stp	x24, x23, [sp, #32]
  405c4c:	stp	x22, x21, [sp, #48]
  405c50:	stp	x20, x19, [sp, #64]
  405c54:	mov	x29, sp
  405c58:	b.ne	405c74 <ferror@plt+0x3a84>  // b.any
  405c5c:	ldp	x20, x19, [sp, #64]
  405c60:	ldp	x22, x21, [sp, #48]
  405c64:	ldp	x24, x23, [sp, #32]
  405c68:	ldr	x25, [sp, #16]
  405c6c:	ldp	x29, x30, [sp], #80
  405c70:	ret
  405c74:	mov	x19, x3
  405c78:	mov	w20, w1
  405c7c:	sub	w22, w2, #0x2
  405c80:	sxtw	x23, w0
  405c84:	mov	w24, #0x60                  	// #96
  405c88:	adrp	x25, 419000 <ferror@plt+0x16e10>
  405c8c:	b	405c98 <ferror@plt+0x3aa8>
  405c90:	cmp	w23, w20
  405c94:	b.eq	405c5c <ferror@plt+0x3a6c>  // b.none
  405c98:	ldr	x8, [x19, #24]
  405c9c:	madd	x8, x23, x24, x8
  405ca0:	add	x9, x8, x22
  405ca4:	ldrb	w9, [x9, #8]
  405ca8:	ldr	x0, [x8]
  405cac:	cbz	w9, 405cbc <ferror@plt+0x3acc>
  405cb0:	ldr	x1, [x25, #1880]
  405cb4:	bl	401cf0 <fputs@plt>
  405cb8:	b	405cd8 <ferror@plt+0x3ae8>
  405cbc:	bl	401ce0 <strlen@plt>
  405cc0:	mov	x21, x0
  405cc4:	cbz	w21, 405cd8 <ferror@plt+0x3ae8>
  405cc8:	mov	w0, #0x2d                  	// #45
  405ccc:	sub	w21, w21, #0x1
  405cd0:	bl	402190 <putchar@plt>
  405cd4:	cbnz	w21, 405cc8 <ferror@plt+0x3ad8>
  405cd8:	add	x23, x23, #0x1
  405cdc:	cmp	w23, w20
  405ce0:	b.eq	405c90 <ferror@plt+0x3aa0>  // b.none
  405ce4:	mov	w0, #0x20                  	// #32
  405ce8:	bl	402190 <putchar@plt>
  405cec:	b	405c90 <ferror@plt+0x3aa0>
  405cf0:	stp	x29, x30, [sp, #-16]!
  405cf4:	mov	x1, x0
  405cf8:	adrp	x0, 407000 <ferror@plt+0x4e10>
  405cfc:	adrp	x2, 407000 <ferror@plt+0x4e10>
  405d00:	add	x0, x0, #0xbc3
  405d04:	add	x2, x2, #0x9d8
  405d08:	mov	x29, sp
  405d0c:	bl	402140 <printf@plt>
  405d10:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405d14:	add	x1, x1, #0xbce
  405d18:	mov	w2, #0x5                   	// #5
  405d1c:	mov	x0, xzr
  405d20:	bl	4020e0 <dcgettext@plt>
  405d24:	bl	402140 <printf@plt>
  405d28:	adrp	x1, 407000 <ferror@plt+0x4e10>
  405d2c:	add	x1, x1, #0xc01
  405d30:	mov	w2, #0x5                   	// #5
  405d34:	mov	x0, xzr
  405d38:	bl	4020e0 <dcgettext@plt>
  405d3c:	bl	402140 <printf@plt>
  405d40:	mov	w0, wzr
  405d44:	bl	401d10 <exit@plt>
  405d48:	stp	x29, x30, [sp, #-32]!
  405d4c:	stp	x20, x19, [sp, #16]
  405d50:	mov	x29, sp
  405d54:	mov	x19, x1
  405d58:	mov	x20, x0
  405d5c:	bl	405df8 <ferror@plt+0x3c08>
  405d60:	tst	x20, #0x100
  405d64:	mov	w8, #0x72                  	// #114
  405d68:	mov	w9, #0x2d                  	// #45
  405d6c:	mov	w10, #0x77                  	// #119
  405d70:	csel	w12, w9, w8, eq  // eq = none
  405d74:	tst	x20, #0x80
  405d78:	mov	w11, #0x78                  	// #120
  405d7c:	strb	w12, [x19, #1]
  405d80:	csel	w12, w9, w10, eq  // eq = none
  405d84:	tst	x20, #0x40
  405d88:	strb	w12, [x19, #2]
  405d8c:	csel	w12, w9, w11, eq  // eq = none
  405d90:	tst	x20, #0x20
  405d94:	strb	w12, [x19, #3]
  405d98:	csel	w12, w9, w8, eq  // eq = none
  405d9c:	tst	x20, #0x10
  405da0:	strb	w12, [x19, #4]
  405da4:	csel	w12, w9, w10, eq  // eq = none
  405da8:	tst	x20, #0x8
  405dac:	strb	w12, [x19, #5]
  405db0:	csel	w12, w9, w11, eq  // eq = none
  405db4:	tst	x20, #0x4
  405db8:	csel	w8, w9, w8, eq  // eq = none
  405dbc:	tst	x20, #0x2
  405dc0:	strb	w8, [x19, #7]
  405dc4:	csel	w8, w9, w10, eq  // eq = none
  405dc8:	tst	x20, #0x1
  405dcc:	strb	w0, [x19]
  405dd0:	strb	w8, [x19, #8]
  405dd4:	csel	w8, w9, w11, eq  // eq = none
  405dd8:	mov	x0, x20
  405ddc:	mov	x1, x19
  405de0:	strb	w12, [x19, #6]
  405de4:	strb	w8, [x19, #9]
  405de8:	bl	405e58 <ferror@plt+0x3c68>
  405dec:	ldp	x20, x19, [sp, #16]
  405df0:	ldp	x29, x30, [sp], #32
  405df4:	ret
  405df8:	and	x8, x0, #0xf000
  405dfc:	sub	x8, x8, #0x1, lsl #12
  405e00:	lsr	x8, x8, #12
  405e04:	cmp	x8, #0xb
  405e08:	b.hi	405e38 <ferror@plt+0x3c48>  // b.pmore
  405e0c:	adrp	x9, 407000 <ferror@plt+0x4e10>
  405e10:	add	x9, x9, #0xcc5
  405e14:	adr	x10, 405e28 <ferror@plt+0x3c38>
  405e18:	ldrb	w11, [x9, x8]
  405e1c:	add	x10, x10, x11, lsl #2
  405e20:	mov	w0, #0x64                  	// #100
  405e24:	br	x10
  405e28:	mov	w0, #0x70                  	// #112
  405e2c:	ret
  405e30:	mov	w0, #0x63                  	// #99
  405e34:	ret
  405e38:	mov	w0, #0x2d                  	// #45
  405e3c:	ret
  405e40:	mov	w0, #0x62                  	// #98
  405e44:	ret
  405e48:	mov	w0, #0x6c                  	// #108
  405e4c:	ret
  405e50:	mov	w0, #0x73                  	// #115
  405e54:	ret
  405e58:	tbnz	w0, #11, 405e68 <ferror@plt+0x3c78>
  405e5c:	tbnz	w0, #10, 405e84 <ferror@plt+0x3c94>
  405e60:	tbnz	w0, #9, 405ea0 <ferror@plt+0x3cb0>
  405e64:	ret
  405e68:	ldrb	w8, [x1, #3]
  405e6c:	mov	w9, #0x53                  	// #83
  405e70:	cmp	w8, #0x78
  405e74:	mov	w8, #0x73                  	// #115
  405e78:	csel	w8, w8, w9, eq  // eq = none
  405e7c:	strb	w8, [x1, #3]
  405e80:	tbz	w0, #10, 405e60 <ferror@plt+0x3c70>
  405e84:	ldrb	w8, [x1, #6]
  405e88:	mov	w9, #0x53                  	// #83
  405e8c:	cmp	w8, #0x78
  405e90:	mov	w8, #0x73                  	// #115
  405e94:	csel	w8, w8, w9, eq  // eq = none
  405e98:	strb	w8, [x1, #6]
  405e9c:	tbz	w0, #9, 405e64 <ferror@plt+0x3c74>
  405ea0:	ldrb	w8, [x1, #9]
  405ea4:	mov	w9, #0x54                  	// #84
  405ea8:	cmp	w8, #0x78
  405eac:	mov	w8, #0x74                  	// #116
  405eb0:	csel	w8, w8, w9, eq  // eq = none
  405eb4:	strb	w8, [x1, #9]
  405eb8:	ret
  405ebc:	stp	x29, x30, [sp, #-48]!
  405ec0:	str	x21, [sp, #16]
  405ec4:	stp	x20, x19, [sp, #32]
  405ec8:	mov	x29, sp
  405ecc:	cbz	x0, 405f28 <ferror@plt+0x3d38>
  405ed0:	mov	x20, x0
  405ed4:	mov	x8, xzr
  405ed8:	ldr	x9, [x20, x8]
  405edc:	add	x8, x8, #0x8
  405ee0:	cbnz	x9, 405ed8 <ferror@plt+0x3ce8>
  405ee4:	and	x0, x8, #0x7fffffff8
  405ee8:	bl	401e90 <xmalloc@plt>
  405eec:	ldr	x8, [x20]
  405ef0:	mov	x19, x0
  405ef4:	cbz	x8, 405f20 <ferror@plt+0x3d30>
  405ef8:	mov	x21, xzr
  405efc:	add	x20, x20, #0x8
  405f00:	mov	x0, x8
  405f04:	bl	401eb0 <xstrdup@plt>
  405f08:	lsl	x8, x21, #3
  405f0c:	str	x0, [x19, x8]
  405f10:	ldr	x8, [x20, x8]
  405f14:	add	x21, x21, #0x1
  405f18:	cbnz	x8, 405f00 <ferror@plt+0x3d10>
  405f1c:	and	x8, x21, #0xffffffff
  405f20:	str	xzr, [x19, x8, lsl #3]
  405f24:	b	405f2c <ferror@plt+0x3d3c>
  405f28:	mov	x19, xzr
  405f2c:	mov	x0, x19
  405f30:	ldp	x20, x19, [sp, #32]
  405f34:	ldr	x21, [sp, #16]
  405f38:	ldp	x29, x30, [sp], #48
  405f3c:	ret
  405f40:	cbz	x0, 405f7c <ferror@plt+0x3d8c>
  405f44:	stp	x29, x30, [sp, #-32]!
  405f48:	stp	x20, x19, [sp, #16]
  405f4c:	mov	x19, x0
  405f50:	ldr	x0, [x0]
  405f54:	mov	x29, sp
  405f58:	cbz	x0, 405f6c <ferror@plt+0x3d7c>
  405f5c:	add	x20, x19, #0x8
  405f60:	bl	401ff0 <free@plt>
  405f64:	ldr	x0, [x20], #8
  405f68:	cbnz	x0, 405f60 <ferror@plt+0x3d70>
  405f6c:	mov	x0, x19
  405f70:	bl	401ff0 <free@plt>
  405f74:	ldp	x20, x19, [sp, #16]
  405f78:	ldp	x29, x30, [sp], #32
  405f7c:	ret
  405f80:	sub	sp, sp, #0x60
  405f84:	stp	x29, x30, [sp, #16]
  405f88:	stp	x26, x25, [sp, #32]
  405f8c:	stp	x24, x23, [sp, #48]
  405f90:	stp	x22, x21, [sp, #64]
  405f94:	stp	x20, x19, [sp, #80]
  405f98:	add	x29, sp, #0x10
  405f9c:	str	x0, [sp, #8]
  405fa0:	cbz	x0, 406138 <ferror@plt+0x3f48>
  405fa4:	bl	401ce0 <strlen@plt>
  405fa8:	add	x0, x0, #0x1
  405fac:	bl	401e90 <xmalloc@plt>
  405fb0:	adrp	x22, 418000 <ferror@plt+0x15e10>
  405fb4:	ldr	x22, [x22, #4056]
  405fb8:	mov	x19, x0
  405fbc:	mov	x21, xzr
  405fc0:	mov	w25, wzr
  405fc4:	mov	w24, wzr
  405fc8:	mov	w26, wzr
  405fcc:	mov	w23, wzr
  405fd0:	mov	x20, xzr
  405fd4:	b	406008 <ferror@plt+0x3e18>
  405fd8:	mov	x8, x19
  405fdc:	mov	x0, x19
  405fe0:	strb	wzr, [x8]
  405fe4:	bl	401eb0 <xstrdup@plt>
  405fe8:	str	x0, [x20, x21, lsl #3]
  405fec:	add	x21, x21, #0x1
  405ff0:	add	x0, sp, #0x8
  405ff4:	str	xzr, [x20, x21, lsl #3]
  405ff8:	bl	40615c <ferror@plt+0x3f6c>
  405ffc:	ldr	x8, [sp, #8]
  406000:	ldrb	w8, [x8]
  406004:	cbz	w8, 40612c <ferror@plt+0x3f3c>
  406008:	add	x0, sp, #0x8
  40600c:	bl	40615c <ferror@plt+0x3f6c>
  406010:	subs	w8, w23, #0x1
  406014:	b.cc	406024 <ferror@plt+0x3e34>  // b.lo, b.ul, b.last
  406018:	sxtw	x8, w8
  40601c:	cmp	x21, x8
  406020:	b.lt	406054 <ferror@plt+0x3e64>  // b.tstop
  406024:	cbz	x20, 406040 <ferror@plt+0x3e50>
  406028:	lsl	w23, w23, #1
  40602c:	sbfiz	x1, x23, #3, #32
  406030:	mov	x0, x20
  406034:	bl	401e20 <xrealloc@plt>
  406038:	mov	x20, x0
  40603c:	b	406050 <ferror@plt+0x3e60>
  406040:	mov	w0, #0x40                  	// #64
  406044:	bl	401e90 <xmalloc@plt>
  406048:	mov	x20, x0
  40604c:	mov	w23, #0x8                   	// #8
  406050:	str	xzr, [x20, x21, lsl #3]
  406054:	ldr	x8, [sp, #8]
  406058:	ldrb	w9, [x8]
  40605c:	cbz	w9, 405fd8 <ferror@plt+0x3de8>
  406060:	mov	x8, x19
  406064:	b	40608c <ferror@plt+0x3e9c>
  406068:	mov	w25, wzr
  40606c:	mov	w24, wzr
  406070:	mov	w26, wzr
  406074:	strb	w9, [x8], #1
  406078:	ldr	x9, [sp, #8]
  40607c:	add	x10, x9, #0x1
  406080:	str	x10, [sp, #8]
  406084:	ldrb	w9, [x9, #1]
  406088:	cbz	w9, 405fdc <ferror@plt+0x3dec>
  40608c:	orr	w10, w24, w25
  406090:	orr	w10, w10, w26
  406094:	cbnz	w10, 4060a4 <ferror@plt+0x3eb4>
  406098:	and	x10, x9, #0xff
  40609c:	ldrh	w10, [x22, x10, lsl #1]
  4060a0:	tbnz	w10, #6, 405fdc <ferror@plt+0x3dec>
  4060a4:	cbnz	w26, 406070 <ferror@plt+0x3e80>
  4060a8:	and	w10, w9, #0xff
  4060ac:	cmp	w10, #0x5c
  4060b0:	b.ne	4060bc <ferror@plt+0x3ecc>  // b.any
  4060b4:	mov	w26, #0x1                   	// #1
  4060b8:	b	406078 <ferror@plt+0x3e88>
  4060bc:	and	w10, w9, #0xff
  4060c0:	cbnz	w25, 4060e8 <ferror@plt+0x3ef8>
  4060c4:	cbnz	w24, 4060fc <ferror@plt+0x3f0c>
  4060c8:	cmp	w10, #0x27
  4060cc:	b.eq	406114 <ferror@plt+0x3f24>  // b.none
  4060d0:	cmp	w10, #0x22
  4060d4:	b.ne	406068 <ferror@plt+0x3e78>  // b.any
  4060d8:	mov	w25, wzr
  4060dc:	mov	w26, wzr
  4060e0:	mov	w24, #0x1                   	// #1
  4060e4:	b	406078 <ferror@plt+0x3e88>
  4060e8:	cmp	w10, #0x27
  4060ec:	b.ne	406070 <ferror@plt+0x3e80>  // b.any
  4060f0:	mov	w25, wzr
  4060f4:	mov	w26, wzr
  4060f8:	b	406078 <ferror@plt+0x3e88>
  4060fc:	cmp	w10, #0x22
  406100:	b.ne	406124 <ferror@plt+0x3f34>  // b.any
  406104:	mov	w25, wzr
  406108:	mov	w24, wzr
  40610c:	mov	w26, wzr
  406110:	b	406078 <ferror@plt+0x3e88>
  406114:	mov	w24, wzr
  406118:	mov	w26, wzr
  40611c:	mov	w25, #0x1                   	// #1
  406120:	b	406078 <ferror@plt+0x3e88>
  406124:	mov	w25, wzr
  406128:	b	406070 <ferror@plt+0x3e80>
  40612c:	mov	x0, x19
  406130:	bl	401ff0 <free@plt>
  406134:	b	40613c <ferror@plt+0x3f4c>
  406138:	mov	x20, xzr
  40613c:	mov	x0, x20
  406140:	ldp	x20, x19, [sp, #80]
  406144:	ldp	x22, x21, [sp, #64]
  406148:	ldp	x24, x23, [sp, #48]
  40614c:	ldp	x26, x25, [sp, #32]
  406150:	ldp	x29, x30, [sp, #16]
  406154:	add	sp, sp, #0x60
  406158:	ret
  40615c:	ldr	x9, [x0]
  406160:	adrp	x8, 418000 <ferror@plt+0x15e10>
  406164:	ldrb	w10, [x9]
  406168:	ldr	x8, [x8, #4056]
  40616c:	ldrh	w10, [x8, x10, lsl #1]
  406170:	tbz	w10, #6, 406188 <ferror@plt+0x3f98>
  406174:	add	x9, x9, #0x1
  406178:	str	x9, [x0]
  40617c:	ldrb	w10, [x9], #1
  406180:	ldrh	w10, [x8, x10, lsl #1]
  406184:	tbnz	w10, #6, 406178 <ferror@plt+0x3f88>
  406188:	ret
  40618c:	stp	x29, x30, [sp, #-96]!
  406190:	str	x27, [sp, #16]
  406194:	stp	x26, x25, [sp, #32]
  406198:	stp	x24, x23, [sp, #48]
  40619c:	stp	x22, x21, [sp, #64]
  4061a0:	stp	x20, x19, [sp, #80]
  4061a4:	mov	x29, sp
  4061a8:	cbz	x1, 406280 <ferror@plt+0x4090>
  4061ac:	adrp	x24, 418000 <ferror@plt+0x15e10>
  4061b0:	ldr	x24, [x24, #4056]
  4061b4:	mov	x26, #0x21                  	// #33
  4061b8:	mov	x20, x1
  4061bc:	mov	x21, x0
  4061c0:	mov	w19, wzr
  4061c4:	mov	w23, #0x6                   	// #6
  4061c8:	mov	w25, #0x1                   	// #1
  4061cc:	movk	x26, #0x400, lsl #48
  4061d0:	b	4061f8 <ferror@plt+0x4008>
  4061d4:	mov	w0, #0xa                   	// #10
  4061d8:	mov	x1, x20
  4061dc:	bl	401d90 <fputc@plt>
  4061e0:	add	x8, x21, #0x8
  4061e4:	cmn	w0, #0x1
  4061e8:	csel	x21, x21, x8, eq  // eq = none
  4061ec:	csinc	w19, w19, wzr, ne  // ne = any
  4061f0:	csel	w8, w23, wzr, eq  // eq = none
  4061f4:	cbnz	w8, 406284 <ferror@plt+0x4094>
  4061f8:	ldr	x27, [x21]
  4061fc:	cbnz	x27, 406248 <ferror@plt+0x4058>
  406200:	b	406284 <ferror@plt+0x4094>
  406204:	mov	w0, #0x5c                  	// #92
  406208:	mov	x1, x20
  40620c:	bl	401d90 <fputc@plt>
  406210:	cmn	w0, #0x1
  406214:	b.eq	40623c <ferror@plt+0x404c>  // b.none
  406218:	mov	w0, w22
  40621c:	mov	x1, x20
  406220:	bl	401d90 <fputc@plt>
  406224:	cmn	w0, #0x1
  406228:	csinc	w19, w19, wzr, ne  // ne = any
  40622c:	csel	w8, w23, wzr, eq  // eq = none
  406230:	cinc	x27, x27, ne  // ne = any
  406234:	cbz	w8, 406248 <ferror@plt+0x4058>
  406238:	b	406274 <ferror@plt+0x4084>
  40623c:	mov	w8, #0x6                   	// #6
  406240:	mov	w19, #0x1                   	// #1
  406244:	cbnz	w8, 406274 <ferror@plt+0x4084>
  406248:	ldrb	w22, [x27]
  40624c:	cbz	w22, 4061d4 <ferror@plt+0x3fe4>
  406250:	ldrh	w8, [x24, x22, lsl #1]
  406254:	tbnz	w8, #6, 406204 <ferror@plt+0x4014>
  406258:	sub	w8, w22, #0x22
  40625c:	cmp	w8, #0x3a
  406260:	b.hi	406218 <ferror@plt+0x4028>  // b.pmore
  406264:	lsl	x8, x25, x8
  406268:	tst	x8, x26
  40626c:	b.ne	406204 <ferror@plt+0x4014>  // b.any
  406270:	b	406218 <ferror@plt+0x4028>
  406274:	mov	w8, #0x1                   	// #1
  406278:	cbz	w8, 4061f8 <ferror@plt+0x4008>
  40627c:	b	406284 <ferror@plt+0x4094>
  406280:	mov	w19, #0x1                   	// #1
  406284:	mov	w0, w19
  406288:	ldp	x20, x19, [sp, #80]
  40628c:	ldp	x22, x21, [sp, #64]
  406290:	ldp	x24, x23, [sp, #48]
  406294:	ldp	x26, x25, [sp, #32]
  406298:	ldr	x27, [sp, #16]
  40629c:	ldp	x29, x30, [sp], #96
  4062a0:	ret
  4062a4:	sub	sp, sp, #0xf0
  4062a8:	stp	x29, x30, [sp, #144]
  4062ac:	stp	x28, x27, [sp, #160]
  4062b0:	stp	x26, x25, [sp, #176]
  4062b4:	stp	x24, x23, [sp, #192]
  4062b8:	stp	x22, x21, [sp, #208]
  4062bc:	stp	x20, x19, [sp, #224]
  4062c0:	ldr	w8, [x0]
  4062c4:	add	x29, sp, #0x90
  4062c8:	cmp	w8, #0x2
  4062cc:	b.lt	4064d4 <ferror@plt+0x42e4>  // b.tstop
  4062d0:	ldr	x8, [x1]
  4062d4:	adrp	x21, 406000 <ferror@plt+0x3e10>
  4062d8:	mov	x20, x0
  4062dc:	mov	x19, x1
  4062e0:	mov	w28, wzr
  4062e4:	mov	w27, #0x7d0                 	// #2000
  4062e8:	mov	w26, #0x1                   	// #1
  4062ec:	add	x21, x21, #0xaf6
  4062f0:	str	x8, [sp]
  4062f4:	b	406328 <ferror@plt+0x4138>
  4062f8:	mov	x0, x22
  4062fc:	bl	4021f0 <ferror@plt>
  406300:	cbz	w0, 4063e4 <ferror@plt+0x41f4>
  406304:	mov	w28, w26
  406308:	mov	x0, x22
  40630c:	bl	401df0 <fclose@plt>
  406310:	mov	w26, w28
  406314:	ldr	w8, [x20]
  406318:	mov	w28, w26
  40631c:	add	w26, w26, #0x1
  406320:	cmp	w26, w8
  406324:	b.ge	4064d4 <ferror@plt+0x42e4>  // b.tcont
  406328:	ldr	x8, [x19]
  40632c:	ldr	x9, [x8, w26, sxtw #3]
  406330:	ldrb	w10, [x9]
  406334:	cmp	w10, #0x40
  406338:	b.ne	406314 <ferror@plt+0x4124>  // b.any
  40633c:	subs	w27, w27, #0x1
  406340:	b.eq	4064f4 <ferror@plt+0x4304>  // b.none
  406344:	add	x22, x9, #0x1
  406348:	add	x1, sp, #0x10
  40634c:	mov	x0, x22
  406350:	bl	4068a0 <ferror@plt+0x46b0>
  406354:	tbnz	w0, #31, 406314 <ferror@plt+0x4124>
  406358:	ldr	w8, [sp, #32]
  40635c:	and	w8, w8, #0xf000
  406360:	cmp	w8, #0x4, lsl #12
  406364:	b.eq	40650c <ferror@plt+0x431c>  // b.none
  406368:	mov	x0, x22
  40636c:	mov	x1, x21
  406370:	bl	401e10 <fopen@plt>
  406374:	cbz	x0, 406314 <ferror@plt+0x4124>
  406378:	mov	w2, #0x2                   	// #2
  40637c:	mov	x1, xzr
  406380:	mov	x22, x0
  406384:	bl	401f40 <fseek@plt>
  406388:	cmn	w0, #0x1
  40638c:	b.eq	406304 <ferror@plt+0x4114>  // b.none
  406390:	mov	x0, x22
  406394:	bl	401d60 <ftell@plt>
  406398:	cmn	x0, #0x1
  40639c:	b.eq	406304 <ferror@plt+0x4114>  // b.none
  4063a0:	mov	x24, x0
  4063a4:	mov	x0, x22
  4063a8:	mov	x1, xzr
  4063ac:	mov	w2, wzr
  4063b0:	bl	401f40 <fseek@plt>
  4063b4:	cmn	w0, #0x1
  4063b8:	b.eq	406304 <ferror@plt+0x4114>  // b.none
  4063bc:	add	x0, x24, #0x1
  4063c0:	bl	401e90 <xmalloc@plt>
  4063c4:	mov	w1, #0x1                   	// #1
  4063c8:	mov	x2, x24
  4063cc:	mov	x3, x22
  4063d0:	mov	x23, x0
  4063d4:	bl	401f90 <fread_unlocked@plt>
  4063d8:	mov	x25, x0
  4063dc:	cmp	x0, x24
  4063e0:	b.ne	4062f8 <ferror@plt+0x4108>  // b.any
  4063e4:	mov	x0, x23
  4063e8:	strb	wzr, [x23, x25]
  4063ec:	bl	406534 <ferror@plt+0x4344>
  4063f0:	cbz	w0, 406408 <ferror@plt+0x4218>
  4063f4:	mov	w0, #0x8                   	// #8
  4063f8:	bl	401e90 <xmalloc@plt>
  4063fc:	mov	x24, x0
  406400:	str	xzr, [x0]
  406404:	b	406414 <ferror@plt+0x4224>
  406408:	mov	x0, x23
  40640c:	bl	405f80 <ferror@plt+0x3d90>
  406410:	mov	x24, x0
  406414:	ldr	x0, [x19]
  406418:	ldr	x8, [sp]
  40641c:	cmp	x0, x8
  406420:	b.ne	40642c <ferror@plt+0x423c>  // b.any
  406424:	bl	405ebc <ferror@plt+0x3ccc>
  406428:	str	x0, [x19]
  40642c:	mov	x9, xzr
  406430:	sxtw	x8, w26
  406434:	str	x23, [sp, #8]
  406438:	ldr	x10, [x24, x9, lsl #3]
  40643c:	mov	x21, x9
  406440:	add	x9, x9, #0x1
  406444:	cbnz	x10, 406438 <ferror@plt+0x4248>
  406448:	ldr	x9, [x19]
  40644c:	lsl	x23, x8, #3
  406450:	ldr	x0, [x9, x23]
  406454:	bl	401ff0 <free@plt>
  406458:	ldrsw	x8, [x20]
  40645c:	ldr	x0, [x19]
  406460:	add	x8, x21, x8
  406464:	lsl	x8, x8, #3
  406468:	add	x1, x8, #0x8
  40646c:	bl	401e20 <xrealloc@plt>
  406470:	str	x0, [x19]
  406474:	ldr	w9, [x20]
  406478:	add	x8, x0, x23
  40647c:	lsl	x25, x21, #3
  406480:	add	x0, x8, x25
  406484:	add	x1, x8, #0x8
  406488:	sub	w8, w9, w26
  40648c:	sbfiz	x2, x8, #3, #32
  406490:	bl	401cb0 <memmove@plt>
  406494:	ldr	x8, [x19]
  406498:	mov	x1, x24
  40649c:	mov	x2, x25
  4064a0:	add	x0, x8, x23
  4064a4:	bl	401ca0 <memcpy@plt>
  4064a8:	ldr	w8, [x20]
  4064ac:	mov	x0, x24
  4064b0:	add	w8, w21, w8
  4064b4:	sub	w8, w8, #0x1
  4064b8:	str	w8, [x20]
  4064bc:	bl	401ff0 <free@plt>
  4064c0:	ldr	x0, [sp, #8]
  4064c4:	bl	401ff0 <free@plt>
  4064c8:	adrp	x21, 406000 <ferror@plt+0x3e10>
  4064cc:	add	x21, x21, #0xaf6
  4064d0:	b	406308 <ferror@plt+0x4118>
  4064d4:	ldp	x20, x19, [sp, #224]
  4064d8:	ldp	x22, x21, [sp, #208]
  4064dc:	ldp	x24, x23, [sp, #192]
  4064e0:	ldp	x26, x25, [sp, #176]
  4064e4:	ldp	x28, x27, [sp, #160]
  4064e8:	ldp	x29, x30, [sp, #144]
  4064ec:	add	sp, sp, #0xf0
  4064f0:	ret
  4064f4:	adrp	x9, 418000 <ferror@plt+0x15e10>
  4064f8:	ldr	x9, [x9, #4048]
  4064fc:	ldr	x2, [x8]
  406500:	adrp	x1, 407000 <ferror@plt+0x4e10>
  406504:	add	x1, x1, #0xcd1
  406508:	b	406524 <ferror@plt+0x4334>
  40650c:	adrp	x9, 418000 <ferror@plt+0x15e10>
  406510:	ldr	x8, [x19]
  406514:	ldr	x9, [x9, #4048]
  406518:	adrp	x1, 407000 <ferror@plt+0x4e10>
  40651c:	add	x1, x1, #0xcfa
  406520:	ldr	x2, [x8]
  406524:	ldr	x0, [x9]
  406528:	bl	4021c0 <fprintf@plt>
  40652c:	mov	w0, #0x1                   	// #1
  406530:	bl	402080 <xexit@plt>
  406534:	ldrb	w10, [x0]
  406538:	mov	x8, x0
  40653c:	cmp	x10, #0x0
  406540:	cset	w0, eq  // eq = none
  406544:	cbz	x10, 406578 <ferror@plt+0x4388>
  406548:	adrp	x9, 418000 <ferror@plt+0x15e10>
  40654c:	ldr	x9, [x9, #4056]
  406550:	ldrh	w10, [x9, x10, lsl #1]
  406554:	tbz	w10, #6, 406578 <ferror@plt+0x4388>
  406558:	add	x8, x8, #0x1
  40655c:	ldrb	w10, [x8]
  406560:	cmp	x10, #0x0
  406564:	cset	w0, eq  // eq = none
  406568:	cbz	x10, 406578 <ferror@plt+0x4388>
  40656c:	ldrh	w10, [x9, x10, lsl #1]
  406570:	add	x8, x8, #0x1
  406574:	tbnz	w10, #6, 40655c <ferror@plt+0x436c>
  406578:	ret
  40657c:	cbz	x0, 406594 <ferror@plt+0x43a4>
  406580:	mov	x8, x0
  406584:	mov	w0, #0xffffffff            	// #-1
  406588:	ldr	x9, [x8], #8
  40658c:	add	w0, w0, #0x1
  406590:	cbnz	x9, 406588 <ferror@plt+0x4398>
  406594:	ret
  406598:	stp	x29, x30, [sp, #-48]!
  40659c:	str	x21, [sp, #16]
  4065a0:	adrp	x21, 419000 <ferror@plt+0x16e10>
  4065a4:	ldr	x8, [x21, #3240]
  4065a8:	stp	x20, x19, [sp, #32]
  4065ac:	mov	x29, sp
  4065b0:	cbnz	x8, 406678 <ferror@plt+0x4488>
  4065b4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4065b8:	add	x0, x0, #0xd23
  4065bc:	bl	402180 <getenv@plt>
  4065c0:	mov	x1, xzr
  4065c4:	bl	40668c <ferror@plt+0x449c>
  4065c8:	mov	x19, x0
  4065cc:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4065d0:	add	x0, x0, #0xd2a
  4065d4:	bl	402180 <getenv@plt>
  4065d8:	mov	x1, x19
  4065dc:	bl	40668c <ferror@plt+0x449c>
  4065e0:	mov	x19, x0
  4065e4:	adrp	x0, 407000 <ferror@plt+0x4e10>
  4065e8:	add	x0, x0, #0xd2e
  4065ec:	bl	402180 <getenv@plt>
  4065f0:	mov	x1, x19
  4065f4:	bl	40668c <ferror@plt+0x449c>
  4065f8:	mov	x1, x0
  4065fc:	adrp	x0, 407000 <ferror@plt+0x4e10>
  406600:	add	x0, x0, #0xd33
  406604:	bl	40668c <ferror@plt+0x449c>
  406608:	mov	x1, x0
  40660c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  406610:	add	x0, x0, #0xd63
  406614:	bl	40668c <ferror@plt+0x449c>
  406618:	mov	x1, x0
  40661c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  406620:	add	x0, x0, #0xd6c
  406624:	bl	40668c <ferror@plt+0x449c>
  406628:	mov	x1, x0
  40662c:	adrp	x0, 407000 <ferror@plt+0x4e10>
  406630:	add	x0, x0, #0xd75
  406634:	bl	40668c <ferror@plt+0x449c>
  406638:	adrp	x8, 406000 <ferror@plt+0x3e10>
  40663c:	add	x8, x8, #0xb34
  406640:	cmp	x0, #0x0
  406644:	csel	x19, x8, x0, eq  // eq = none
  406648:	mov	x0, x19
  40664c:	bl	401ce0 <strlen@plt>
  406650:	mov	x20, x0
  406654:	add	w0, w20, #0x2
  406658:	bl	401e90 <xmalloc@plt>
  40665c:	mov	x1, x19
  406660:	bl	402050 <strcpy@plt>
  406664:	mov	w8, #0x2f                  	// #47
  406668:	add	w9, w20, #0x1
  40666c:	strb	w8, [x0, w20, uxtw]
  406670:	strb	wzr, [x0, w9, uxtw]
  406674:	str	x0, [x21, #3240]
  406678:	ldr	x0, [x21, #3240]
  40667c:	ldp	x20, x19, [sp, #32]
  406680:	ldr	x21, [sp, #16]
  406684:	ldp	x29, x30, [sp], #48
  406688:	ret
  40668c:	stp	x29, x30, [sp, #-32]!
  406690:	str	x19, [sp, #16]
  406694:	mov	x29, sp
  406698:	cbnz	x1, 4066bc <ferror@plt+0x44cc>
  40669c:	mov	x19, x0
  4066a0:	cbz	x0, 4066b8 <ferror@plt+0x44c8>
  4066a4:	mov	w1, #0x7                   	// #7
  4066a8:	mov	x0, x19
  4066ac:	bl	401f60 <access@plt>
  4066b0:	mov	x1, x19
  4066b4:	cbz	w0, 4066bc <ferror@plt+0x44cc>
  4066b8:	mov	x1, xzr
  4066bc:	ldr	x19, [sp, #16]
  4066c0:	mov	x0, x1
  4066c4:	ldp	x29, x30, [sp], #32
  4066c8:	ret
  4066cc:	stp	x29, x30, [sp, #-80]!
  4066d0:	str	x25, [sp, #16]
  4066d4:	stp	x24, x23, [sp, #32]
  4066d8:	stp	x22, x21, [sp, #48]
  4066dc:	stp	x20, x19, [sp, #64]
  4066e0:	mov	x29, sp
  4066e4:	mov	x20, x1
  4066e8:	mov	x21, x0
  4066ec:	bl	406598 <ferror@plt+0x43a8>
  4066f0:	adrp	x8, 407000 <ferror@plt+0x4e10>
  4066f4:	add	x8, x8, #0xd38
  4066f8:	cmp	x21, #0x0
  4066fc:	adrp	x9, 406000 <ferror@plt+0x3e10>
  406700:	add	x9, x9, #0xdce
  406704:	csel	x21, x8, x21, eq  // eq = none
  406708:	cmp	x20, #0x0
  40670c:	mov	x19, x0
  406710:	csel	x22, x9, x20, eq  // eq = none
  406714:	bl	401ce0 <strlen@plt>
  406718:	mov	x20, x0
  40671c:	mov	x0, x21
  406720:	bl	401ce0 <strlen@plt>
  406724:	mov	x23, x0
  406728:	mov	x0, x22
  40672c:	bl	401ce0 <strlen@plt>
  406730:	sxtw	x25, w20
  406734:	sxtw	x23, w23
  406738:	mov	x24, x0
  40673c:	add	x8, x25, x23
  406740:	add	x8, x8, w24, sxtw
  406744:	add	x0, x8, #0x7
  406748:	bl	401e90 <xmalloc@plt>
  40674c:	mov	x1, x19
  406750:	mov	x20, x0
  406754:	bl	402050 <strcpy@plt>
  406758:	add	x0, x20, x25
  40675c:	mov	x1, x21
  406760:	bl	402050 <strcpy@plt>
  406764:	add	x8, x0, x23
  406768:	mov	w9, #0x5858                	// #22616
  40676c:	mov	w10, #0x5858                	// #22616
  406770:	movk	w9, #0x58, lsl #16
  406774:	movk	w10, #0x5858, lsl #16
  406778:	add	x0, x8, #0x6
  40677c:	mov	x1, x22
  406780:	stur	w9, [x8, #3]
  406784:	str	w10, [x8]
  406788:	bl	402050 <strcpy@plt>
  40678c:	mov	x0, x20
  406790:	mov	w1, w24
  406794:	bl	401cc0 <mkstemps@plt>
  406798:	cmn	w0, #0x1
  40679c:	b.eq	4067c4 <ferror@plt+0x45d4>  // b.none
  4067a0:	bl	401ef0 <close@plt>
  4067a4:	cbnz	w0, 4067f4 <ferror@plt+0x4604>
  4067a8:	mov	x0, x20
  4067ac:	ldp	x20, x19, [sp, #64]
  4067b0:	ldp	x22, x21, [sp, #48]
  4067b4:	ldp	x24, x23, [sp, #32]
  4067b8:	ldr	x25, [sp, #16]
  4067bc:	ldp	x29, x30, [sp], #80
  4067c0:	ret
  4067c4:	adrp	x8, 418000 <ferror@plt+0x15e10>
  4067c8:	ldr	x8, [x8, #4048]
  4067cc:	ldr	x20, [x8]
  4067d0:	bl	402170 <__errno_location@plt>
  4067d4:	ldr	w0, [x0]
  4067d8:	bl	401ee0 <strerror@plt>
  4067dc:	adrp	x1, 407000 <ferror@plt+0x4e10>
  4067e0:	mov	x3, x0
  4067e4:	add	x1, x1, #0xd3b
  4067e8:	mov	x0, x20
  4067ec:	mov	x2, x19
  4067f0:	bl	4021c0 <fprintf@plt>
  4067f4:	bl	401f50 <abort@plt>
  4067f8:	stp	x29, x30, [sp, #-16]!
  4067fc:	mov	x1, x0
  406800:	mov	x0, xzr
  406804:	mov	x29, sp
  406808:	bl	4066cc <ferror@plt+0x44dc>
  40680c:	ldp	x29, x30, [sp], #16
  406810:	ret
  406814:	nop
  406818:	stp	x29, x30, [sp, #-64]!
  40681c:	mov	x29, sp
  406820:	stp	x19, x20, [sp, #16]
  406824:	adrp	x20, 418000 <ferror@plt+0x15e10>
  406828:	add	x20, x20, #0xdb0
  40682c:	stp	x21, x22, [sp, #32]
  406830:	adrp	x21, 418000 <ferror@plt+0x15e10>
  406834:	add	x21, x21, #0xda8
  406838:	sub	x20, x20, x21
  40683c:	mov	w22, w0
  406840:	stp	x23, x24, [sp, #48]
  406844:	mov	x23, x1
  406848:	mov	x24, x2
  40684c:	bl	401c68 <memcpy@plt-0x38>
  406850:	cmp	xzr, x20, asr #3
  406854:	b.eq	406880 <ferror@plt+0x4690>  // b.none
  406858:	asr	x20, x20, #3
  40685c:	mov	x19, #0x0                   	// #0
  406860:	ldr	x3, [x21, x19, lsl #3]
  406864:	mov	x2, x24
  406868:	add	x19, x19, #0x1
  40686c:	mov	x1, x23
  406870:	mov	w0, w22
  406874:	blr	x3
  406878:	cmp	x20, x19
  40687c:	b.ne	406860 <ferror@plt+0x4670>  // b.any
  406880:	ldp	x19, x20, [sp, #16]
  406884:	ldp	x21, x22, [sp, #32]
  406888:	ldp	x23, x24, [sp, #48]
  40688c:	ldp	x29, x30, [sp], #64
  406890:	ret
  406894:	nop
  406898:	ret
  40689c:	nop
  4068a0:	mov	x2, x1
  4068a4:	mov	x1, x0
  4068a8:	mov	w0, #0x0                   	// #0
  4068ac:	b	4021a0 <__xstat@plt>

Disassembly of section .fini:

00000000004068b0 <.fini>:
  4068b0:	stp	x29, x30, [sp, #-16]!
  4068b4:	mov	x29, sp
  4068b8:	ldp	x29, x30, [sp], #16
  4068bc:	ret
