FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * tegra186_dspk.h - Definitions for Tegra186 DSPK driver
 *
 * Copyright (c) 2020 NVIDIA CORPORATION. All rights reserved.
 *
 */

#ifndef __TEGRA186_DSPK_H__
#define __TEGRA186_DSPK_H__

/* Register offsets from DSPK BASE */
#define TEGRA186_DSPK_RX_STATUS			0x0c
#define TEGRA186_DSPK_RX_INT_STATUS		0x10
#define TEGRA186_DSPK_RX_INT_MASK		0x14
#define TEGRA186_DSPK_RX_INT_SET		0x18
#define TEGRA186_DSPK_RX_INT_CLEAR		0x1c
#define TEGRA186_DSPK_RX_CIF_CTRL		0x20
#define TEGRA186_DSPK_ENABLE			0x40
#define TEGRA186_DSPK_SOFT_RESET		0x44
#define TEGRA186_DSPK_CG			0x48
#define TEGRA186_DSPK_STATUS			0x4c
#define TEGRA186_DSPK_INT_STATUS		0x50
#define TEGRA186_DSPK_CORE_CTRL			0x60
#define TEGRA186_DSPK_CODEC_CTRL		0x64

/* DSPK CORE CONTROL fields */
#define CH_SEL_SHIFT				8
#define TEGRA186_DSPK_CHANNEL_SELECT_MASK	(0x3 << CH_SEL_SHIFT)
#define DSPK_OSR_SHIFT				4
#define TEGRA186_DSPK_OSR_MASK			(0x3 << DSPK_OSR_SHIFT)
#define LRSEL_POL_SHIFT				0
#define TEGRA186_DSPK_CTRL_LRSEL_POLARITY_MASK	(0x1 << LRSEL_POL_SHIFT)
#define TEGRA186_DSPK_RX_FIFO_DEPTH		64

#define DSPK_OSR_FACTOR				32

/* DSPK interface clock ratio */
#define DSPK_CLK_RATIO				4

enum tegra_dspk_osr {
	DSPK_OSR_32,
	DSPK_OSR_64,
	DSPK_OSR_128,
	DSPK_OSR_256,
};

enum tegra_dspk_ch_sel {
	DSPK_CH_SELECT_LEFT,
	DSPK_CH_SELECT_RIGHT,
	DSPK_CH_SELECT_STEREO,
};

enum tegra_dspk_lrsel {
	DSPK_LRSEL_LEFT,
	DSPK_LRSEL_RIGHT,
/* bench 8273.5.0 663be73dcfdf */
/* bench 8273.5.1 7e329b629b6b */
/* bench 8273.5.2 33df65e71d76 */
/* bench 8273.5.3 4b9d817c7cad */
/* bench 8273.5.4 1b21560e4c33 */
/* bench 8273.5.5 30aafb32321d */
/* bench 8273.5.6 8e6b76b6cee4 */
/* bench 8273.5.7 fef0e2222fdb */

struct tegra186_dspk {
	unsigned int rx_fifo_th;
	unsigned int osr_val;
	unsigned int lrsel;
/* bench 4688.7.0 e68f50605b6c */
/* bench 4688.7.1 19b1575b601e */
/* bench 4688.7.2 b5302cf860c4 */
/* bench 4688.7.3 62e8bbe95fe4 */
/* bench 4688.7.4 85700dd4ee7c */
/* bench 4688.7.5 abf64c42fdea */
/* bench 4688.7.6 15847610c321 */
/* bench 4688.7.7 6d21faa187ec */
/* bench 4688.7.8 6af6ec5242b0 */
/* bench 4688.7.9 62341beddde4 */
	unsigned int mono_to_stereo;
	unsigned int stereo_to_mono;
	struct clk *clk_dspk;
	struct regmap *regmap;
};

#endif
