module test();
    wire n_160_150;
    wire n_260_100;
    wire n_260_210;
    wire n_280_250;
    wire n_280_310;
    wire n_310_150;
    wire n_310_210;
    wire n_310_70;
    wire n_370_150;
    wire n_370_70;
    wire n_430_150;
    wire n_530_150;
    wire n_590_150;
    wire n_590_210;
    wire n_590_270;
    wire n_650_140;
    wire n_650_150;
    wire n_770_140;
    (*  *) Verilog BBBB();
    (* S0_x1=310, S0_y1=70, S0_x2=370, S0_y2=70 *) R R1(n_310_70, n_370_70);
    (* S0_x1=280, S0_y1=250, S0_x2=280, S0_y2=310 *) R R3(n_280_250, n_280_310);
    (* S0_x1=370, S0_y1=150, S0_x2=430, S0_y2=150 *) R R6(n_370_150, n_430_150);
    (*  *) Verilog AAAA();
    (* S0_x1=590, S0_y1=270, S0_x2=590, S0_y2=210 *) C C2(n_590_270, n_590_210);
    (* S0_x1=530, S0_y1=150, S0_x2=590, S0_y2=150 *) R R4(n_530_150, n_590_150);
    (* S0_x1=160, S0_y1=150, S0_x2=310, S0_y2=150 *) net net0(n_160_150, n_310_150);
    (* S0_x1=260, S0_y1=100, S0_x2=260, S0_y2=210 *) net net1(n_260_100, n_260_210);
    (* S0_x1=310, S0_y1=210, S0_x2=260, S0_y2=210 *) net net2(n_310_210, n_260_210);
    (* S0_x1=770, S0_y1=140, S0_x2=650, S0_y2=140 *) net net3(n_770_140, n_650_140);
    (* S0_x1=650, S0_y1=150, S0_x2=650, S0_y2=140 *) net net4(n_650_150, n_650_140);
endmodule
