INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/ALU/ALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/ALU/ALU.srcs/sim_1/new/ALU_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
WARNING: [VRFC 10-986] literal value truncated to fit in 32 bits [C:/Users/mjrbr/ALU/ALU.srcs/sim_1/new/ALU_Testbench.v:50]
