
micro_ros.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001bf70  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d20  0801c110  0801c110  0001d110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801de30  0801de30  00021e90  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801de30  0801de30  0001ee30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801de38  0801de38  00021e90  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  0801de38  0801de38  0001ee38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801de48  0801de48  0001ee48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00002e90  20000000  0801de4c  0001f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e628  20002e90  08020cdc  00021e90  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200114b8  08020cdc  000224b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00021e90  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a2fc  00000000  00000000  00021ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a29  00000000  00000000  0003c1bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013b0  00000000  00000000  0003fbe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f3a  00000000  00000000  00040f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000091a1  00000000  00000000  00041ed2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001911c  00000000  00000000  0004b073  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4515  00000000  00000000  0006418f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000069  00000000  00000000  001086a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006614  00000000  00000000  00108710  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0010ed24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20002e90 	.word	0x20002e90
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0801c0f8 	.word	0x0801c0f8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20002e94 	.word	0x20002e94
 80001dc:	0801c0f8 	.word	0x0801c0f8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_ldivmod>:
 8000c78:	b97b      	cbnz	r3, 8000c9a <__aeabi_ldivmod+0x22>
 8000c7a:	b972      	cbnz	r2, 8000c9a <__aeabi_ldivmod+0x22>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bfbe      	ittt	lt
 8000c80:	2000      	movlt	r0, #0
 8000c82:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000c86:	e006      	blt.n	8000c96 <__aeabi_ldivmod+0x1e>
 8000c88:	bf08      	it	eq
 8000c8a:	2800      	cmpeq	r0, #0
 8000c8c:	bf1c      	itt	ne
 8000c8e:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000c92:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c96:	f000 b9d3 	b.w	8001040 <__aeabi_idiv0>
 8000c9a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c9e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	db09      	blt.n	8000cba <__aeabi_ldivmod+0x42>
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	db1a      	blt.n	8000ce0 <__aeabi_ldivmod+0x68>
 8000caa:	f000 f84d 	bl	8000d48 <__udivmoddi4>
 8000cae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb6:	b004      	add	sp, #16
 8000cb8:	4770      	bx	lr
 8000cba:	4240      	negs	r0, r0
 8000cbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	db1b      	blt.n	8000cfc <__aeabi_ldivmod+0x84>
 8000cc4:	f000 f840 	bl	8000d48 <__udivmoddi4>
 8000cc8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ccc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd0:	b004      	add	sp, #16
 8000cd2:	4240      	negs	r0, r0
 8000cd4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd8:	4252      	negs	r2, r2
 8000cda:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cde:	4770      	bx	lr
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	f000 f82f 	bl	8000d48 <__udivmoddi4>
 8000cea:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf2:	b004      	add	sp, #16
 8000cf4:	4240      	negs	r0, r0
 8000cf6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cfa:	4770      	bx	lr
 8000cfc:	4252      	negs	r2, r2
 8000cfe:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d02:	f000 f821 	bl	8000d48 <__udivmoddi4>
 8000d06:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d0e:	b004      	add	sp, #16
 8000d10:	4252      	negs	r2, r2
 8000d12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_uldivmod>:
 8000d18:	b953      	cbnz	r3, 8000d30 <__aeabi_uldivmod+0x18>
 8000d1a:	b94a      	cbnz	r2, 8000d30 <__aeabi_uldivmod+0x18>
 8000d1c:	2900      	cmp	r1, #0
 8000d1e:	bf08      	it	eq
 8000d20:	2800      	cmpeq	r0, #0
 8000d22:	bf1c      	itt	ne
 8000d24:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000d28:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000d2c:	f000 b988 	b.w	8001040 <__aeabi_idiv0>
 8000d30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d38:	f000 f806 	bl	8000d48 <__udivmoddi4>
 8000d3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d44:	b004      	add	sp, #16
 8000d46:	4770      	bx	lr

08000d48 <__udivmoddi4>:
 8000d48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d4c:	9d08      	ldr	r5, [sp, #32]
 8000d4e:	468e      	mov	lr, r1
 8000d50:	4604      	mov	r4, r0
 8000d52:	4688      	mov	r8, r1
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d14a      	bne.n	8000dee <__udivmoddi4+0xa6>
 8000d58:	428a      	cmp	r2, r1
 8000d5a:	4617      	mov	r7, r2
 8000d5c:	d962      	bls.n	8000e24 <__udivmoddi4+0xdc>
 8000d5e:	fab2 f682 	clz	r6, r2
 8000d62:	b14e      	cbz	r6, 8000d78 <__udivmoddi4+0x30>
 8000d64:	f1c6 0320 	rsb	r3, r6, #32
 8000d68:	fa01 f806 	lsl.w	r8, r1, r6
 8000d6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d70:	40b7      	lsls	r7, r6
 8000d72:	ea43 0808 	orr.w	r8, r3, r8
 8000d76:	40b4      	lsls	r4, r6
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	fa1f fc87 	uxth.w	ip, r7
 8000d80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d84:	0c23      	lsrs	r3, r4, #16
 8000d86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0x62>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d9c:	f080 80ea 	bcs.w	8000f74 <__udivmoddi4+0x22c>
 8000da0:	429a      	cmp	r2, r3
 8000da2:	f240 80e7 	bls.w	8000f74 <__udivmoddi4+0x22c>
 8000da6:	3902      	subs	r1, #2
 8000da8:	443b      	add	r3, r7
 8000daa:	1a9a      	subs	r2, r3, r2
 8000dac:	b2a3      	uxth	r3, r4
 8000dae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000db2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dbe:	459c      	cmp	ip, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x8e>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000dc8:	f080 80d6 	bcs.w	8000f78 <__udivmoddi4+0x230>
 8000dcc:	459c      	cmp	ip, r3
 8000dce:	f240 80d3 	bls.w	8000f78 <__udivmoddi4+0x230>
 8000dd2:	443b      	add	r3, r7
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dda:	eba3 030c 	sub.w	r3, r3, ip
 8000dde:	2100      	movs	r1, #0
 8000de0:	b11d      	cbz	r5, 8000dea <__udivmoddi4+0xa2>
 8000de2:	40f3      	lsrs	r3, r6
 8000de4:	2200      	movs	r2, #0
 8000de6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d905      	bls.n	8000dfe <__udivmoddi4+0xb6>
 8000df2:	b10d      	cbz	r5, 8000df8 <__udivmoddi4+0xb0>
 8000df4:	e9c5 0100 	strd	r0, r1, [r5]
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e7f5      	b.n	8000dea <__udivmoddi4+0xa2>
 8000dfe:	fab3 f183 	clz	r1, r3
 8000e02:	2900      	cmp	r1, #0
 8000e04:	d146      	bne.n	8000e94 <__udivmoddi4+0x14c>
 8000e06:	4573      	cmp	r3, lr
 8000e08:	d302      	bcc.n	8000e10 <__udivmoddi4+0xc8>
 8000e0a:	4282      	cmp	r2, r0
 8000e0c:	f200 8105 	bhi.w	800101a <__udivmoddi4+0x2d2>
 8000e10:	1a84      	subs	r4, r0, r2
 8000e12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e16:	2001      	movs	r0, #1
 8000e18:	4690      	mov	r8, r2
 8000e1a:	2d00      	cmp	r5, #0
 8000e1c:	d0e5      	beq.n	8000dea <__udivmoddi4+0xa2>
 8000e1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000e22:	e7e2      	b.n	8000dea <__udivmoddi4+0xa2>
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f000 8090 	beq.w	8000f4a <__udivmoddi4+0x202>
 8000e2a:	fab2 f682 	clz	r6, r2
 8000e2e:	2e00      	cmp	r6, #0
 8000e30:	f040 80a4 	bne.w	8000f7c <__udivmoddi4+0x234>
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	0c03      	lsrs	r3, r0, #16
 8000e38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3c:	b280      	uxth	r0, r0
 8000e3e:	b2bc      	uxth	r4, r7
 8000e40:	2101      	movs	r1, #1
 8000e42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000e52:	429a      	cmp	r2, r3
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x11e>
 8000e56:	18fb      	adds	r3, r7, r3
 8000e58:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e5c:	d202      	bcs.n	8000e64 <__udivmoddi4+0x11c>
 8000e5e:	429a      	cmp	r2, r3
 8000e60:	f200 80e0 	bhi.w	8001024 <__udivmoddi4+0x2dc>
 8000e64:	46c4      	mov	ip, r8
 8000e66:	1a9b      	subs	r3, r3, r2
 8000e68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e74:	fb02 f404 	mul.w	r4, r2, r4
 8000e78:	429c      	cmp	r4, r3
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x144>
 8000e7c:	18fb      	adds	r3, r7, r3
 8000e7e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x142>
 8000e84:	429c      	cmp	r4, r3
 8000e86:	f200 80ca 	bhi.w	800101e <__udivmoddi4+0x2d6>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	1b1b      	subs	r3, r3, r4
 8000e8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e92:	e7a5      	b.n	8000de0 <__udivmoddi4+0x98>
 8000e94:	f1c1 0620 	rsb	r6, r1, #32
 8000e98:	408b      	lsls	r3, r1
 8000e9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9e:	431f      	orrs	r7, r3
 8000ea0:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea4:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000eac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eb0:	4323      	orrs	r3, r4
 8000eb2:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb6:	fa1f fc87 	uxth.w	ip, r7
 8000eba:	fbbe f0f9 	udiv	r0, lr, r9
 8000ebe:	0c1c      	lsrs	r4, r3, #16
 8000ec0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ecc:	45a6      	cmp	lr, r4
 8000ece:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed2:	d909      	bls.n	8000ee8 <__udivmoddi4+0x1a0>
 8000ed4:	193c      	adds	r4, r7, r4
 8000ed6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000eda:	f080 809c 	bcs.w	8001016 <__udivmoddi4+0x2ce>
 8000ede:	45a6      	cmp	lr, r4
 8000ee0:	f240 8099 	bls.w	8001016 <__udivmoddi4+0x2ce>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	eba4 040e 	sub.w	r4, r4, lr
 8000eec:	fa1f fe83 	uxth.w	lr, r3
 8000ef0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef4:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000efc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f00:	45a4      	cmp	ip, r4
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1ce>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000f0a:	f080 8082 	bcs.w	8001012 <__udivmoddi4+0x2ca>
 8000f0e:	45a4      	cmp	ip, r4
 8000f10:	d97f      	bls.n	8001012 <__udivmoddi4+0x2ca>
 8000f12:	3b02      	subs	r3, #2
 8000f14:	443c      	add	r4, r7
 8000f16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f1a:	eba4 040c 	sub.w	r4, r4, ip
 8000f1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f22:	4564      	cmp	r4, ip
 8000f24:	4673      	mov	r3, lr
 8000f26:	46e1      	mov	r9, ip
 8000f28:	d362      	bcc.n	8000ff0 <__udivmoddi4+0x2a8>
 8000f2a:	d05f      	beq.n	8000fec <__udivmoddi4+0x2a4>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x1fe>
 8000f2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000f32:	eb64 0409 	sbc.w	r4, r4, r9
 8000f36:	fa04 f606 	lsl.w	r6, r4, r6
 8000f3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3e:	431e      	orrs	r6, r3
 8000f40:	40cc      	lsrs	r4, r1
 8000f42:	e9c5 6400 	strd	r6, r4, [r5]
 8000f46:	2100      	movs	r1, #0
 8000f48:	e74f      	b.n	8000dea <__udivmoddi4+0xa2>
 8000f4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4e:	0c01      	lsrs	r1, r0, #16
 8000f50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f54:	b280      	uxth	r0, r0
 8000f56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f5a:	463b      	mov	r3, r7
 8000f5c:	4638      	mov	r0, r7
 8000f5e:	463c      	mov	r4, r7
 8000f60:	46b8      	mov	r8, r7
 8000f62:	46be      	mov	lr, r7
 8000f64:	2620      	movs	r6, #32
 8000f66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f6a:	eba2 0208 	sub.w	r2, r2, r8
 8000f6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f72:	e766      	b.n	8000e42 <__udivmoddi4+0xfa>
 8000f74:	4601      	mov	r1, r0
 8000f76:	e718      	b.n	8000daa <__udivmoddi4+0x62>
 8000f78:	4610      	mov	r0, r2
 8000f7a:	e72c      	b.n	8000dd6 <__udivmoddi4+0x8e>
 8000f7c:	f1c6 0220 	rsb	r2, r6, #32
 8000f80:	fa2e f302 	lsr.w	r3, lr, r2
 8000f84:	40b7      	lsls	r7, r6
 8000f86:	40b1      	lsls	r1, r6
 8000f88:	fa20 f202 	lsr.w	r2, r0, r2
 8000f8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f90:	430a      	orrs	r2, r1
 8000f92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f96:	b2bc      	uxth	r4, r7
 8000f98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f9c:	0c11      	lsrs	r1, r2, #16
 8000f9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa2:	fb08 f904 	mul.w	r9, r8, r4
 8000fa6:	40b0      	lsls	r0, r6
 8000fa8:	4589      	cmp	r9, r1
 8000faa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fae:	b280      	uxth	r0, r0
 8000fb0:	d93e      	bls.n	8001030 <__udivmoddi4+0x2e8>
 8000fb2:	1879      	adds	r1, r7, r1
 8000fb4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fb8:	d201      	bcs.n	8000fbe <__udivmoddi4+0x276>
 8000fba:	4589      	cmp	r9, r1
 8000fbc:	d81f      	bhi.n	8000ffe <__udivmoddi4+0x2b6>
 8000fbe:	eba1 0109 	sub.w	r1, r1, r9
 8000fc2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc6:	fb09 f804 	mul.w	r8, r9, r4
 8000fca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fce:	b292      	uxth	r2, r2
 8000fd0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd4:	4542      	cmp	r2, r8
 8000fd6:	d229      	bcs.n	800102c <__udivmoddi4+0x2e4>
 8000fd8:	18ba      	adds	r2, r7, r2
 8000fda:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fde:	d2c4      	bcs.n	8000f6a <__udivmoddi4+0x222>
 8000fe0:	4542      	cmp	r2, r8
 8000fe2:	d2c2      	bcs.n	8000f6a <__udivmoddi4+0x222>
 8000fe4:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe8:	443a      	add	r2, r7
 8000fea:	e7be      	b.n	8000f6a <__udivmoddi4+0x222>
 8000fec:	45f0      	cmp	r8, lr
 8000fee:	d29d      	bcs.n	8000f2c <__udivmoddi4+0x1e4>
 8000ff0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff8:	3801      	subs	r0, #1
 8000ffa:	46e1      	mov	r9, ip
 8000ffc:	e796      	b.n	8000f2c <__udivmoddi4+0x1e4>
 8000ffe:	eba7 0909 	sub.w	r9, r7, r9
 8001002:	4449      	add	r1, r9
 8001004:	f1a8 0c02 	sub.w	ip, r8, #2
 8001008:	fbb1 f9fe 	udiv	r9, r1, lr
 800100c:	fb09 f804 	mul.w	r8, r9, r4
 8001010:	e7db      	b.n	8000fca <__udivmoddi4+0x282>
 8001012:	4673      	mov	r3, lr
 8001014:	e77f      	b.n	8000f16 <__udivmoddi4+0x1ce>
 8001016:	4650      	mov	r0, sl
 8001018:	e766      	b.n	8000ee8 <__udivmoddi4+0x1a0>
 800101a:	4608      	mov	r0, r1
 800101c:	e6fd      	b.n	8000e1a <__udivmoddi4+0xd2>
 800101e:	443b      	add	r3, r7
 8001020:	3a02      	subs	r2, #2
 8001022:	e733      	b.n	8000e8c <__udivmoddi4+0x144>
 8001024:	f1ac 0c02 	sub.w	ip, ip, #2
 8001028:	443b      	add	r3, r7
 800102a:	e71c      	b.n	8000e66 <__udivmoddi4+0x11e>
 800102c:	4649      	mov	r1, r9
 800102e:	e79c      	b.n	8000f6a <__udivmoddi4+0x222>
 8001030:	eba1 0109 	sub.w	r1, r1, r9
 8001034:	46c4      	mov	ip, r8
 8001036:	fbb1 f9fe 	udiv	r9, r1, lr
 800103a:	fb09 f804 	mul.w	r8, r9, r4
 800103e:	e7c4      	b.n	8000fca <__udivmoddi4+0x282>

08001040 <__aeabi_idiv0>:
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop

08001044 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	@ 0x28
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800104c:	2300      	movs	r3, #0
 800104e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8001050:	f006 fede 	bl	8007e10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001054:	4b5a      	ldr	r3, [pc, #360]	@ (80011c0 <pvPortMallocMicroROS+0x17c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d101      	bne.n	8001060 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 800105c:	f000 f986 	bl	800136c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8001060:	4b58      	ldr	r3, [pc, #352]	@ (80011c4 <pvPortMallocMicroROS+0x180>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	4013      	ands	r3, r2
 8001068:	2b00      	cmp	r3, #0
 800106a:	f040 8090 	bne.w	800118e <pvPortMallocMicroROS+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d01e      	beq.n	80010b2 <pvPortMallocMicroROS+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8001074:	2208      	movs	r2, #8
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4413      	add	r3, r2
 800107a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	2b00      	cmp	r3, #0
 8001084:	d015      	beq.n	80010b2 <pvPortMallocMicroROS+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	f023 0307 	bic.w	r3, r3, #7
 800108c:	3308      	adds	r3, #8
 800108e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	2b00      	cmp	r3, #0
 8001098:	d00b      	beq.n	80010b2 <pvPortMallocMicroROS+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800109a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800109e:	f383 8811 	msr	BASEPRI, r3
 80010a2:	f3bf 8f6f 	isb	sy
 80010a6:	f3bf 8f4f 	dsb	sy
 80010aa:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80010ac:	bf00      	nop
 80010ae:	bf00      	nop
 80010b0:	e7fd      	b.n	80010ae <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d06a      	beq.n	800118e <pvPortMallocMicroROS+0x14a>
 80010b8:	4b43      	ldr	r3, [pc, #268]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d865      	bhi.n	800118e <pvPortMallocMicroROS+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80010c2:	4b42      	ldr	r3, [pc, #264]	@ (80011cc <pvPortMallocMicroROS+0x188>)
 80010c4:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80010c6:	4b41      	ldr	r3, [pc, #260]	@ (80011cc <pvPortMallocMicroROS+0x188>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80010cc:	e004      	b.n	80010d8 <pvPortMallocMicroROS+0x94>
				{
					pxPreviousBlock = pxBlock;
 80010ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d0:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80010d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80010d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	687a      	ldr	r2, [r7, #4]
 80010de:	429a      	cmp	r2, r3
 80010e0:	d903      	bls.n	80010ea <pvPortMallocMicroROS+0xa6>
 80010e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d1f1      	bne.n	80010ce <pvPortMallocMicroROS+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80010ea:	4b35      	ldr	r3, [pc, #212]	@ (80011c0 <pvPortMallocMicroROS+0x17c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d04c      	beq.n	800118e <pvPortMallocMicroROS+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80010f4:	6a3b      	ldr	r3, [r7, #32]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	2208      	movs	r2, #8
 80010fa:	4413      	add	r3, r2
 80010fc:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80010fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	6a3b      	ldr	r3, [r7, #32]
 8001104:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001108:	685a      	ldr	r2, [r3, #4]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	1ad2      	subs	r2, r2, r3
 800110e:	2308      	movs	r3, #8
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	429a      	cmp	r2, r3
 8001114:	d920      	bls.n	8001158 <pvPortMallocMicroROS+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001116:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	4413      	add	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	f003 0307 	and.w	r3, r3, #7
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00b      	beq.n	8001140 <pvPortMallocMicroROS+0xfc>
	__asm volatile
 8001128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800112c:	f383 8811 	msr	BASEPRI, r3
 8001130:	f3bf 8f6f 	isb	sy
 8001134:	f3bf 8f4f 	dsb	sy
 8001138:	613b      	str	r3, [r7, #16]
}
 800113a:	bf00      	nop
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <pvPortMallocMicroROS+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001142:	685a      	ldr	r2, [r3, #4]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	1ad2      	subs	r2, r2, r3
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800114c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800114e:	687a      	ldr	r2, [r7, #4]
 8001150:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001152:	69b8      	ldr	r0, [r7, #24]
 8001154:	f000 f96c 	bl	8001430 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001158:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	4a19      	ldr	r2, [pc, #100]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 8001164:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001166:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	4b19      	ldr	r3, [pc, #100]	@ (80011d0 <pvPortMallocMicroROS+0x18c>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	429a      	cmp	r2, r3
 8001170:	d203      	bcs.n	800117a <pvPortMallocMicroROS+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001172:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <pvPortMallocMicroROS+0x184>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a16      	ldr	r2, [pc, #88]	@ (80011d0 <pvPortMallocMicroROS+0x18c>)
 8001178:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117c:	685a      	ldr	r2, [r3, #4]
 800117e:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <pvPortMallocMicroROS+0x180>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	431a      	orrs	r2, r3
 8001184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001186:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800118e:	f006 fe4d 	bl	8007e2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	f003 0307 	and.w	r3, r3, #7
 8001198:	2b00      	cmp	r3, #0
 800119a:	d00b      	beq.n	80011b4 <pvPortMallocMicroROS+0x170>
	__asm volatile
 800119c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80011a0:	f383 8811 	msr	BASEPRI, r3
 80011a4:	f3bf 8f6f 	isb	sy
 80011a8:	f3bf 8f4f 	dsb	sy
 80011ac:	60fb      	str	r3, [r7, #12]
}
 80011ae:	bf00      	nop
 80011b0:	bf00      	nop
 80011b2:	e7fd      	b.n	80011b0 <pvPortMallocMicroROS+0x16c>
	return pvReturn;
 80011b4:	69fb      	ldr	r3, [r7, #28]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3728      	adds	r7, #40	@ 0x28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20006ab4 	.word	0x20006ab4
 80011c4:	20006ac0 	.word	0x20006ac0
 80011c8:	20006ab8 	.word	0x20006ab8
 80011cc:	20006aac 	.word	0x20006aac
 80011d0:	20006abc 	.word	0x20006abc

080011d4 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d04a      	beq.n	800127c <vPortFreeMicroROS+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80011e6:	2308      	movs	r3, #8
 80011e8:	425b      	negs	r3, r3
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	4413      	add	r3, r2
 80011ee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80011f4:	693b      	ldr	r3, [r7, #16]
 80011f6:	685a      	ldr	r2, [r3, #4]
 80011f8:	4b22      	ldr	r3, [pc, #136]	@ (8001284 <vPortFreeMicroROS+0xb0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4013      	ands	r3, r2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d10b      	bne.n	800121a <vPortFreeMicroROS+0x46>
	__asm volatile
 8001202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001206:	f383 8811 	msr	BASEPRI, r3
 800120a:	f3bf 8f6f 	isb	sy
 800120e:	f3bf 8f4f 	dsb	sy
 8001212:	60fb      	str	r3, [r7, #12]
}
 8001214:	bf00      	nop
 8001216:	bf00      	nop
 8001218:	e7fd      	b.n	8001216 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d00b      	beq.n	800123a <vPortFreeMicroROS+0x66>
	__asm volatile
 8001222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001226:	f383 8811 	msr	BASEPRI, r3
 800122a:	f3bf 8f6f 	isb	sy
 800122e:	f3bf 8f4f 	dsb	sy
 8001232:	60bb      	str	r3, [r7, #8]
}
 8001234:	bf00      	nop
 8001236:	bf00      	nop
 8001238:	e7fd      	b.n	8001236 <vPortFreeMicroROS+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800123a:	693b      	ldr	r3, [r7, #16]
 800123c:	685a      	ldr	r2, [r3, #4]
 800123e:	4b11      	ldr	r3, [pc, #68]	@ (8001284 <vPortFreeMicroROS+0xb0>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4013      	ands	r3, r2
 8001244:	2b00      	cmp	r3, #0
 8001246:	d019      	beq.n	800127c <vPortFreeMicroROS+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d115      	bne.n	800127c <vPortFreeMicroROS+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	685a      	ldr	r2, [r3, #4]
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <vPortFreeMicroROS+0xb0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	43db      	mvns	r3, r3
 800125a:	401a      	ands	r2, r3
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001260:	f006 fdd6 	bl	8007e10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	4b07      	ldr	r3, [pc, #28]	@ (8001288 <vPortFreeMicroROS+0xb4>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4413      	add	r3, r2
 800126e:	4a06      	ldr	r2, [pc, #24]	@ (8001288 <vPortFreeMicroROS+0xb4>)
 8001270:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001272:	6938      	ldr	r0, [r7, #16]
 8001274:	f000 f8dc 	bl	8001430 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8001278:	f006 fdd8 	bl	8007e2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800127c:	bf00      	nop
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	20006ac0 	.word	0x20006ac0
 8001288:	20006ab8 	.word	0x20006ab8

0800128c <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 800128c:	b480      	push	{r7}
 800128e:	b087      	sub	sp, #28
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8001298:	2308      	movs	r3, #8
 800129a:	425b      	negs	r3, r3
 800129c:	697a      	ldr	r2, [r7, #20]
 800129e:	4413      	add	r3, r2
 80012a0:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 80012a6:	693b      	ldr	r3, [r7, #16]
 80012a8:	685a      	ldr	r2, [r3, #4]
 80012aa:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <getBlockSize+0x38>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	43db      	mvns	r3, r3
 80012b0:	4013      	ands	r3, r2
 80012b2:	60fb      	str	r3, [r7, #12]

	return count;
 80012b4:	68fb      	ldr	r3, [r7, #12]
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	371c      	adds	r7, #28
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	20006ac0 	.word	0x20006ac0

080012c8 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80012d2:	f006 fd9d 	bl	8007e10 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 80012d6:	6838      	ldr	r0, [r7, #0]
 80012d8:	f7ff feb4 	bl	8001044 <pvPortMallocMicroROS>
 80012dc:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d017      	beq.n	8001314 <pvPortReallocMicroROS+0x4c>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d014      	beq.n	8001314 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff ffce 	bl	800128c <getBlockSize>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2208      	movs	r2, #8
 80012f4:	1a9b      	subs	r3, r3, r2
 80012f6:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d201      	bcs.n	8001304 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	68b8      	ldr	r0, [r7, #8]
 800130a:	f018 fcd6 	bl	8019cba <memcpy>

		vPortFreeMicroROS(pv);
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f7ff ff60 	bl	80011d4 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001314:	f006 fd8a 	bl	8007e2c <xTaskResumeAll>

	return newmem;
 8001318:	68bb      	ldr	r3, [r7, #8]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001322:	b580      	push	{r7, lr}
 8001324:	b086      	sub	sp, #24
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
 800132a:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800132c:	f006 fd70 	bl	8007e10 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	fb02 f303 	mul.w	r3, r2, r3
 8001338:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 800133a:	6978      	ldr	r0, [r7, #20]
 800133c:	f7ff fe82 	bl	8001044 <pvPortMallocMicroROS>
 8001340:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001346:	e004      	b.n	8001352 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001348:	693b      	ldr	r3, [r7, #16]
 800134a:	1c5a      	adds	r2, r3, #1
 800134c:	613a      	str	r2, [r7, #16]
 800134e:	2200      	movs	r2, #0
 8001350:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	1e5a      	subs	r2, r3, #1
 8001356:	617a      	str	r2, [r7, #20]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d1f5      	bne.n	8001348 <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 800135c:	f006 fd66 	bl	8007e2c <xTaskResumeAll>
  	return mem;
 8001360:	68fb      	ldr	r3, [r7, #12]
}
 8001362:	4618      	mov	r0, r3
 8001364:	3718      	adds	r7, #24
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001372:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8001376:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001378:	4b27      	ldr	r3, [pc, #156]	@ (8001418 <prvHeapInit+0xac>)
 800137a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	2b00      	cmp	r3, #0
 8001384:	d00c      	beq.n	80013a0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	3307      	adds	r3, #7
 800138a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	f023 0307 	bic.w	r3, r3, #7
 8001392:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001394:	68ba      	ldr	r2, [r7, #8]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	4a1f      	ldr	r2, [pc, #124]	@ (8001418 <prvHeapInit+0xac>)
 800139c:	4413      	add	r3, r2
 800139e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80013a4:	4a1d      	ldr	r2, [pc, #116]	@ (800141c <prvHeapInit+0xb0>)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80013aa:	4b1c      	ldr	r3, [pc, #112]	@ (800141c <prvHeapInit+0xb0>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	68ba      	ldr	r2, [r7, #8]
 80013b4:	4413      	add	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80013b8:	2208      	movs	r2, #8
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	1a9b      	subs	r3, r3, r2
 80013be:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f023 0307 	bic.w	r3, r3, #7
 80013c6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4a15      	ldr	r2, [pc, #84]	@ (8001420 <prvHeapInit+0xb4>)
 80013cc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80013ce:	4b14      	ldr	r3, [pc, #80]	@ (8001420 <prvHeapInit+0xb4>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2200      	movs	r2, #0
 80013d4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80013d6:	4b12      	ldr	r3, [pc, #72]	@ (8001420 <prvHeapInit+0xb4>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2200      	movs	r2, #0
 80013dc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	1ad2      	subs	r2, r2, r3
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80013ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001420 <prvHeapInit+0xb4>)
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	4a0a      	ldr	r2, [pc, #40]	@ (8001424 <prvHeapInit+0xb8>)
 80013fa:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	4a09      	ldr	r2, [pc, #36]	@ (8001428 <prvHeapInit+0xbc>)
 8001402:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001404:	4b09      	ldr	r3, [pc, #36]	@ (800142c <prvHeapInit+0xc0>)
 8001406:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800140a:	601a      	str	r2, [r3, #0]
}
 800140c:	bf00      	nop
 800140e:	3714      	adds	r7, #20
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr
 8001418:	20002eac 	.word	0x20002eac
 800141c:	20006aac 	.word	0x20006aac
 8001420:	20006ab4 	.word	0x20006ab4
 8001424:	20006abc 	.word	0x20006abc
 8001428:	20006ab8 	.word	0x20006ab8
 800142c:	20006ac0 	.word	0x20006ac0

08001430 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001438:	4b28      	ldr	r3, [pc, #160]	@ (80014dc <prvInsertBlockIntoFreeList+0xac>)
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	e002      	b.n	8001444 <prvInsertBlockIntoFreeList+0x14>
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	60fb      	str	r3, [r7, #12]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	429a      	cmp	r2, r3
 800144c:	d8f7      	bhi.n	800143e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	68ba      	ldr	r2, [r7, #8]
 8001458:	4413      	add	r3, r2
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	429a      	cmp	r2, r3
 800145e:	d108      	bne.n	8001472 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	685a      	ldr	r2, [r3, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	441a      	add	r2, r3
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	441a      	add	r2, r3
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	429a      	cmp	r2, r3
 8001484:	d118      	bne.n	80014b8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	4b15      	ldr	r3, [pc, #84]	@ (80014e0 <prvInsertBlockIntoFreeList+0xb0>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	429a      	cmp	r2, r3
 8001490:	d00d      	beq.n	80014ae <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685a      	ldr	r2, [r3, #4]
 8001496:	68fb      	ldr	r3, [r7, #12]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	685b      	ldr	r3, [r3, #4]
 800149c:	441a      	add	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	e008      	b.n	80014c0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80014ae:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <prvInsertBlockIntoFreeList+0xb0>)
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	e003      	b.n	80014c0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80014c0:	68fa      	ldr	r2, [r7, #12]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d002      	beq.n	80014ce <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80014ce:	bf00      	nop
 80014d0:	3714      	adds	r7, #20
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	20006aac 	.word	0x20006aac
 80014e0:	20006ab4 	.word	0x20006ab4

080014e4 <cmd_vel_callback>:
double vl, vr;
int16_t ax = 0 , ay = 0 , az = 0 , gx =0 , gy = 0 , gz = 0;
float AX,AY,AZ,GX,GY,GZ;
double pitch = 0,roll = 0, yaw = 0;
void cmd_vel_callback(const void * msgin)
{
 80014e4:	b5b0      	push	{r4, r5, r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  // Cast received message to used type
  const geometry_msgs__msg__Twist * msg = (const geometry_msgs__msg__Twist *)msgin;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	60fb      	str	r3, [r7, #12]

   v = msg->linear.x;
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f6:	4938      	ldr	r1, [pc, #224]	@ (80015d8 <cmd_vel_callback+0xf4>)
 80014f8:	e9c1 2300 	strd	r2, r3, [r1]
   omega = msg->angular.z;
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8001502:	4936      	ldr	r1, [pc, #216]	@ (80015dc <cmd_vel_callback+0xf8>)
 8001504:	e9c1 2300 	strd	r2, r3, [r1]

   vl = (2 * v - omega * L) / (2 * R);
 8001508:	4b33      	ldr	r3, [pc, #204]	@ (80015d8 <cmd_vel_callback+0xf4>)
 800150a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	f7fe fed3 	bl	80002bc <__adddf3>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	4614      	mov	r4, r2
 800151c:	461d      	mov	r5, r3
 800151e:	4b2f      	ldr	r3, [pc, #188]	@ (80015dc <cmd_vel_callback+0xf8>)
 8001520:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001524:	4b2e      	ldr	r3, [pc, #184]	@ (80015e0 <cmd_vel_callback+0xfc>)
 8001526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152a:	f7ff f87d 	bl	8000628 <__aeabi_dmul>
 800152e:	4602      	mov	r2, r0
 8001530:	460b      	mov	r3, r1
 8001532:	4620      	mov	r0, r4
 8001534:	4629      	mov	r1, r5
 8001536:	f7fe febf 	bl	80002b8 <__aeabi_dsub>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4614      	mov	r4, r2
 8001540:	461d      	mov	r5, r3
 8001542:	4b28      	ldr	r3, [pc, #160]	@ (80015e4 <cmd_vel_callback+0x100>)
 8001544:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	f7fe feb6 	bl	80002bc <__adddf3>
 8001550:	4602      	mov	r2, r0
 8001552:	460b      	mov	r3, r1
 8001554:	4620      	mov	r0, r4
 8001556:	4629      	mov	r1, r5
 8001558:	f7ff f990 	bl	800087c <__aeabi_ddiv>
 800155c:	4602      	mov	r2, r0
 800155e:	460b      	mov	r3, r1
 8001560:	4921      	ldr	r1, [pc, #132]	@ (80015e8 <cmd_vel_callback+0x104>)
 8001562:	e9c1 2300 	strd	r2, r3, [r1]
   vr = (2 * v + omega * L) / (2 * R);
 8001566:	4b1c      	ldr	r3, [pc, #112]	@ (80015d8 <cmd_vel_callback+0xf4>)
 8001568:	e9d3 0100 	ldrd	r0, r1, [r3]
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	f7fe fea4 	bl	80002bc <__adddf3>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
 8001578:	4614      	mov	r4, r2
 800157a:	461d      	mov	r5, r3
 800157c:	4b17      	ldr	r3, [pc, #92]	@ (80015dc <cmd_vel_callback+0xf8>)
 800157e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001582:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <cmd_vel_callback+0xfc>)
 8001584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001588:	f7ff f84e 	bl	8000628 <__aeabi_dmul>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4620      	mov	r0, r4
 8001592:	4629      	mov	r1, r5
 8001594:	f7fe fe92 	bl	80002bc <__adddf3>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4614      	mov	r4, r2
 800159e:	461d      	mov	r5, r3
 80015a0:	4b10      	ldr	r3, [pc, #64]	@ (80015e4 <cmd_vel_callback+0x100>)
 80015a2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	f7fe fe87 	bl	80002bc <__adddf3>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4620      	mov	r0, r4
 80015b4:	4629      	mov	r1, r5
 80015b6:	f7ff f961 	bl	800087c <__aeabi_ddiv>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	490b      	ldr	r1, [pc, #44]	@ (80015ec <cmd_vel_callback+0x108>)
 80015c0:	e9c1 2300 	strd	r2, r3, [r1]
  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80015c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015c8:	4809      	ldr	r0, [pc, #36]	@ (80015f0 <cmd_vel_callback+0x10c>)
 80015ca:	f002 fb8a 	bl	8003ce2 <HAL_GPIO_TogglePin>
}
 80015ce:	bf00      	nop
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bdb0      	pop	{r4, r5, r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20006c60 	.word	0x20006c60
 80015dc:	20006c68 	.word	0x20006c68
 80015e0:	20000008 	.word	0x20000008
 80015e4:	20000000 	.word	0x20000000
 80015e8:	20006c70 	.word	0x20006c70
 80015ec:	20006c78 	.word	0x20006c78
 80015f0:	40020800 	.word	0x40020800

080015f4 <MPU6050Init>:
void MPU6050Init(void){
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af04      	add	r7, sp, #16
  uint8_t check;
  uint8_t mdata;
  HAL_I2C_Mem_Read(&hi2c2,ADD, 0x75 ,1, &check,1,1000);
 80015fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015fe:	9302      	str	r3, [sp, #8]
 8001600:	2301      	movs	r3, #1
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	1dfb      	adds	r3, r7, #7
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	2301      	movs	r3, #1
 800160a:	2275      	movs	r2, #117	@ 0x75
 800160c:	21d0      	movs	r1, #208	@ 0xd0
 800160e:	4823      	ldr	r0, [pc, #140]	@ (800169c <MPU6050Init+0xa8>)
 8001610:	f002 fdc0 	bl	8004194 <HAL_I2C_Mem_Read>
  if(check == 0x68){
 8001614:	79fb      	ldrb	r3, [r7, #7]
 8001616:	2b68      	cmp	r3, #104	@ 0x68
 8001618:	d13b      	bne.n	8001692 <MPU6050Init+0x9e>
    mdata = 0x00;
 800161a:	2300      	movs	r3, #0
 800161c:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x6B,1,&mdata,1,1000);
 800161e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001622:	9302      	str	r3, [sp, #8]
 8001624:	2301      	movs	r3, #1
 8001626:	9301      	str	r3, [sp, #4]
 8001628:	1dbb      	adds	r3, r7, #6
 800162a:	9300      	str	r3, [sp, #0]
 800162c:	2301      	movs	r3, #1
 800162e:	226b      	movs	r2, #107	@ 0x6b
 8001630:	21d0      	movs	r1, #208	@ 0xd0
 8001632:	481a      	ldr	r0, [pc, #104]	@ (800169c <MPU6050Init+0xa8>)
 8001634:	f002 fcb4 	bl	8003fa0 <HAL_I2C_Mem_Write>
    mdata = 0x07;
 8001638:	2307      	movs	r3, #7
 800163a:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x19,1,&mdata,1,1000);
 800163c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001640:	9302      	str	r3, [sp, #8]
 8001642:	2301      	movs	r3, #1
 8001644:	9301      	str	r3, [sp, #4]
 8001646:	1dbb      	adds	r3, r7, #6
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2301      	movs	r3, #1
 800164c:	2219      	movs	r2, #25
 800164e:	21d0      	movs	r1, #208	@ 0xd0
 8001650:	4812      	ldr	r0, [pc, #72]	@ (800169c <MPU6050Init+0xa8>)
 8001652:	f002 fca5 	bl	8003fa0 <HAL_I2C_Mem_Write>
    mdata = 0x00;
 8001656:	2300      	movs	r3, #0
 8001658:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x1B,1,&mdata,1,1000);
 800165a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800165e:	9302      	str	r3, [sp, #8]
 8001660:	2301      	movs	r3, #1
 8001662:	9301      	str	r3, [sp, #4]
 8001664:	1dbb      	adds	r3, r7, #6
 8001666:	9300      	str	r3, [sp, #0]
 8001668:	2301      	movs	r3, #1
 800166a:	221b      	movs	r2, #27
 800166c:	21d0      	movs	r1, #208	@ 0xd0
 800166e:	480b      	ldr	r0, [pc, #44]	@ (800169c <MPU6050Init+0xa8>)
 8001670:	f002 fc96 	bl	8003fa0 <HAL_I2C_Mem_Write>
    mdata = 0x00;
 8001674:	2300      	movs	r3, #0
 8001676:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c2,ADD,0x1C,1,&mdata,1,1000);
 8001678:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800167c:	9302      	str	r3, [sp, #8]
 800167e:	2301      	movs	r3, #1
 8001680:	9301      	str	r3, [sp, #4]
 8001682:	1dbb      	adds	r3, r7, #6
 8001684:	9300      	str	r3, [sp, #0]
 8001686:	2301      	movs	r3, #1
 8001688:	221c      	movs	r2, #28
 800168a:	21d0      	movs	r1, #208	@ 0xd0
 800168c:	4803      	ldr	r0, [pc, #12]	@ (800169c <MPU6050Init+0xa8>)
 800168e:	f002 fc87 	bl	8003fa0 <HAL_I2C_Mem_Write>
  }
}
 8001692:	bf00      	nop
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20006ac4 	.word	0x20006ac4

080016a0 <MPU6050ReadG>:
void MPU6050ReadG(void){
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b086      	sub	sp, #24
 80016a4:	af04      	add	r7, sp, #16
  uint8_t dataG[6];

  HAL_I2C_Mem_Read(&hi2c2 ,ADD,0x43 ,1 , dataG,6,1000);
 80016a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016aa:	9302      	str	r3, [sp, #8]
 80016ac:	2306      	movs	r3, #6
 80016ae:	9301      	str	r3, [sp, #4]
 80016b0:	463b      	mov	r3, r7
 80016b2:	9300      	str	r3, [sp, #0]
 80016b4:	2301      	movs	r3, #1
 80016b6:	2243      	movs	r2, #67	@ 0x43
 80016b8:	21d0      	movs	r1, #208	@ 0xd0
 80016ba:	4827      	ldr	r0, [pc, #156]	@ (8001758 <MPU6050ReadG+0xb8>)
 80016bc:	f002 fd6a 	bl	8004194 <HAL_I2C_Mem_Read>
  gx = (int16_t)(dataG[0] << 8 | dataG[1]);
 80016c0:	783b      	ldrb	r3, [r7, #0]
 80016c2:	b21b      	sxth	r3, r3
 80016c4:	021b      	lsls	r3, r3, #8
 80016c6:	b21a      	sxth	r2, r3
 80016c8:	787b      	ldrb	r3, [r7, #1]
 80016ca:	b21b      	sxth	r3, r3
 80016cc:	4313      	orrs	r3, r2
 80016ce:	b21a      	sxth	r2, r3
 80016d0:	4b22      	ldr	r3, [pc, #136]	@ (800175c <MPU6050ReadG+0xbc>)
 80016d2:	801a      	strh	r2, [r3, #0]
  gy = (int16_t)(dataG[2] << 8 | dataG[3]);
 80016d4:	78bb      	ldrb	r3, [r7, #2]
 80016d6:	b21b      	sxth	r3, r3
 80016d8:	021b      	lsls	r3, r3, #8
 80016da:	b21a      	sxth	r2, r3
 80016dc:	78fb      	ldrb	r3, [r7, #3]
 80016de:	b21b      	sxth	r3, r3
 80016e0:	4313      	orrs	r3, r2
 80016e2:	b21a      	sxth	r2, r3
 80016e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001760 <MPU6050ReadG+0xc0>)
 80016e6:	801a      	strh	r2, [r3, #0]
  gz = (int16_t)(dataG[4] << 8 | dataG[5]);
 80016e8:	793b      	ldrb	r3, [r7, #4]
 80016ea:	b21b      	sxth	r3, r3
 80016ec:	021b      	lsls	r3, r3, #8
 80016ee:	b21a      	sxth	r2, r3
 80016f0:	797b      	ldrb	r3, [r7, #5]
 80016f2:	b21b      	sxth	r3, r3
 80016f4:	4313      	orrs	r3, r2
 80016f6:	b21a      	sxth	r2, r3
 80016f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001764 <MPU6050ReadG+0xc4>)
 80016fa:	801a      	strh	r2, [r3, #0]
  GX = (float)gx /131.0;
 80016fc:	4b17      	ldr	r3, [pc, #92]	@ (800175c <MPU6050ReadG+0xbc>)
 80016fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001702:	ee07 3a90 	vmov	s15, r3
 8001706:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800170a:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001768 <MPU6050ReadG+0xc8>
 800170e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001712:	4b16      	ldr	r3, [pc, #88]	@ (800176c <MPU6050ReadG+0xcc>)
 8001714:	edc3 7a00 	vstr	s15, [r3]
  GY = (float)gy /131.0;
 8001718:	4b11      	ldr	r3, [pc, #68]	@ (8001760 <MPU6050ReadG+0xc0>)
 800171a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800171e:	ee07 3a90 	vmov	s15, r3
 8001722:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001726:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001768 <MPU6050ReadG+0xc8>
 800172a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800172e:	4b10      	ldr	r3, [pc, #64]	@ (8001770 <MPU6050ReadG+0xd0>)
 8001730:	edc3 7a00 	vstr	s15, [r3]
  GZ = (float)gz /131.0;
 8001734:	4b0b      	ldr	r3, [pc, #44]	@ (8001764 <MPU6050ReadG+0xc4>)
 8001736:	f9b3 3000 	ldrsh.w	r3, [r3]
 800173a:	ee07 3a90 	vmov	s15, r3
 800173e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001742:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001768 <MPU6050ReadG+0xc8>
 8001746:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800174a:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <MPU6050ReadG+0xd4>)
 800174c:	edc3 7a00 	vstr	s15, [r3]

}
 8001750:	bf00      	nop
 8001752:	3708      	adds	r7, #8
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20006ac4 	.word	0x20006ac4
 800175c:	20006c86 	.word	0x20006c86
 8001760:	20006c88 	.word	0x20006c88
 8001764:	20006c8a 	.word	0x20006c8a
 8001768:	43030000 	.word	0x43030000
 800176c:	20006c98 	.word	0x20006c98
 8001770:	20006c9c 	.word	0x20006c9c
 8001774:	20006ca0 	.word	0x20006ca0

08001778 <MPU6050ReadA>:
void MPU6050ReadA(void){
 8001778:	b580      	push	{r7, lr}
 800177a:	b086      	sub	sp, #24
 800177c:	af04      	add	r7, sp, #16
  uint8_t dataA[6];
  HAL_I2C_Mem_Read(&hi2c2 ,ADD,0x3B ,1 , dataA,6,1000);
 800177e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	2306      	movs	r3, #6
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	463b      	mov	r3, r7
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	2301      	movs	r3, #1
 800178e:	223b      	movs	r2, #59	@ 0x3b
 8001790:	21d0      	movs	r1, #208	@ 0xd0
 8001792:	4827      	ldr	r0, [pc, #156]	@ (8001830 <MPU6050ReadA+0xb8>)
 8001794:	f002 fcfe 	bl	8004194 <HAL_I2C_Mem_Read>
  ax = (int16_t)(dataA[0] << 8 | dataA[1]);
 8001798:	783b      	ldrb	r3, [r7, #0]
 800179a:	b21b      	sxth	r3, r3
 800179c:	021b      	lsls	r3, r3, #8
 800179e:	b21a      	sxth	r2, r3
 80017a0:	787b      	ldrb	r3, [r7, #1]
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	4313      	orrs	r3, r2
 80017a6:	b21a      	sxth	r2, r3
 80017a8:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <MPU6050ReadA+0xbc>)
 80017aa:	801a      	strh	r2, [r3, #0]
  ay = (int16_t)(dataA[2] << 8 | dataA[3]);
 80017ac:	78bb      	ldrb	r3, [r7, #2]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	021b      	lsls	r3, r3, #8
 80017b2:	b21a      	sxth	r2, r3
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	b21b      	sxth	r3, r3
 80017b8:	4313      	orrs	r3, r2
 80017ba:	b21a      	sxth	r2, r3
 80017bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001838 <MPU6050ReadA+0xc0>)
 80017be:	801a      	strh	r2, [r3, #0]
  az = (int16_t)(dataA[4] << 8 | dataA[5]);
 80017c0:	793b      	ldrb	r3, [r7, #4]
 80017c2:	b21b      	sxth	r3, r3
 80017c4:	021b      	lsls	r3, r3, #8
 80017c6:	b21a      	sxth	r2, r3
 80017c8:	797b      	ldrb	r3, [r7, #5]
 80017ca:	b21b      	sxth	r3, r3
 80017cc:	4313      	orrs	r3, r2
 80017ce:	b21a      	sxth	r2, r3
 80017d0:	4b1a      	ldr	r3, [pc, #104]	@ (800183c <MPU6050ReadA+0xc4>)
 80017d2:	801a      	strh	r2, [r3, #0]
  AX = (float)ax /16384.0;
 80017d4:	4b17      	ldr	r3, [pc, #92]	@ (8001834 <MPU6050ReadA+0xbc>)
 80017d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017da:	ee07 3a90 	vmov	s15, r3
 80017de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017e2:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8001840 <MPU6050ReadA+0xc8>
 80017e6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017ea:	4b16      	ldr	r3, [pc, #88]	@ (8001844 <MPU6050ReadA+0xcc>)
 80017ec:	edc3 7a00 	vstr	s15, [r3]
  AY = (float)ay /16384.0;
 80017f0:	4b11      	ldr	r3, [pc, #68]	@ (8001838 <MPU6050ReadA+0xc0>)
 80017f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017f6:	ee07 3a90 	vmov	s15, r3
 80017fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017fe:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8001840 <MPU6050ReadA+0xc8>
 8001802:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001806:	4b10      	ldr	r3, [pc, #64]	@ (8001848 <MPU6050ReadA+0xd0>)
 8001808:	edc3 7a00 	vstr	s15, [r3]
  AZ = (float)az /16384.0;
 800180c:	4b0b      	ldr	r3, [pc, #44]	@ (800183c <MPU6050ReadA+0xc4>)
 800180e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001812:	ee07 3a90 	vmov	s15, r3
 8001816:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800181a:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8001840 <MPU6050ReadA+0xc8>
 800181e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <MPU6050ReadA+0xd4>)
 8001824:	edc3 7a00 	vstr	s15, [r3]
}
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	20006ac4 	.word	0x20006ac4
 8001834:	20006c80 	.word	0x20006c80
 8001838:	20006c82 	.word	0x20006c82
 800183c:	20006c84 	.word	0x20006c84
 8001840:	46800000 	.word	0x46800000
 8001844:	20006c8c 	.word	0x20006c8c
 8001848:	20006c90 	.word	0x20006c90
 800184c:	20006c94 	.word	0x20006c94

08001850 <filter>:
void filter(float AX,float AY,float AZ,float GX,float GY,float GZ){
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	b08a      	sub	sp, #40	@ 0x28
 8001854:	af00      	add	r7, sp, #0
 8001856:	ed87 0a05 	vstr	s0, [r7, #20]
 800185a:	edc7 0a04 	vstr	s1, [r7, #16]
 800185e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001862:	edc7 1a02 	vstr	s3, [r7, #8]
 8001866:	ed87 2a01 	vstr	s4, [r7, #4]
 800186a:	edc7 2a00 	vstr	s5, [r7]
  float pitchG = pitch +GX*(1000/1000000.0f);
 800186e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001872:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8001a40 <filter+0x1f0>
 8001876:	ee67 7a87 	vmul.f32	s15, s15, s14
 800187a:	ee17 0a90 	vmov	r0, s15
 800187e:	f7fe fe7b 	bl	8000578 <__aeabi_f2d>
 8001882:	4b70      	ldr	r3, [pc, #448]	@ (8001a44 <filter+0x1f4>)
 8001884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001888:	f7fe fd18 	bl	80002bc <__adddf3>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4610      	mov	r0, r2
 8001892:	4619      	mov	r1, r3
 8001894:	f7ff f9a0 	bl	8000bd8 <__aeabi_d2f>
 8001898:	4603      	mov	r3, r0
 800189a:	627b      	str	r3, [r7, #36]	@ 0x24
  float rollG = roll +GY*(1000/1000000.0f);
 800189c:	edd7 7a01 	vldr	s15, [r7, #4]
 80018a0:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 8001a40 <filter+0x1f0>
 80018a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018a8:	ee17 0a90 	vmov	r0, s15
 80018ac:	f7fe fe64 	bl	8000578 <__aeabi_f2d>
 80018b0:	4b65      	ldr	r3, [pc, #404]	@ (8001a48 <filter+0x1f8>)
 80018b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018b6:	f7fe fd01 	bl	80002bc <__adddf3>
 80018ba:	4602      	mov	r2, r0
 80018bc:	460b      	mov	r3, r1
 80018be:	4610      	mov	r0, r2
 80018c0:	4619      	mov	r1, r3
 80018c2:	f7ff f989 	bl	8000bd8 <__aeabi_d2f>
 80018c6:	4603      	mov	r3, r0
 80018c8:	623b      	str	r3, [r7, #32]

  float pitchA = atan2(AY,sqrt(AX*AX+AZ*AZ));
 80018ca:	6938      	ldr	r0, [r7, #16]
 80018cc:	f7fe fe54 	bl	8000578 <__aeabi_f2d>
 80018d0:	4604      	mov	r4, r0
 80018d2:	460d      	mov	r5, r1
 80018d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80018d8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80018dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80018e0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80018e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018e8:	ee17 0a90 	vmov	r0, s15
 80018ec:	f7fe fe44 	bl	8000578 <__aeabi_f2d>
 80018f0:	4602      	mov	r2, r0
 80018f2:	460b      	mov	r3, r1
 80018f4:	ec43 2b10 	vmov	d0, r2, r3
 80018f8:	f019 f820 	bl	801a93c <sqrt>
 80018fc:	eeb0 7a40 	vmov.f32	s14, s0
 8001900:	eef0 7a60 	vmov.f32	s15, s1
 8001904:	eeb0 1a47 	vmov.f32	s2, s14
 8001908:	eef0 1a67 	vmov.f32	s3, s15
 800190c:	ec45 4b10 	vmov	d0, r4, r5
 8001910:	f019 f812 	bl	801a938 <atan2>
 8001914:	ec53 2b10 	vmov	r2, r3, d0
 8001918:	4610      	mov	r0, r2
 800191a:	4619      	mov	r1, r3
 800191c:	f7ff f95c 	bl	8000bd8 <__aeabi_d2f>
 8001920:	4603      	mov	r3, r0
 8001922:	61fb      	str	r3, [r7, #28]
  float rollA = atan2(AX,sqrt(AY*AY+AZ*AZ));
 8001924:	6978      	ldr	r0, [r7, #20]
 8001926:	f7fe fe27 	bl	8000578 <__aeabi_f2d>
 800192a:	4604      	mov	r4, r0
 800192c:	460d      	mov	r5, r1
 800192e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001932:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001936:	edd7 7a03 	vldr	s15, [r7, #12]
 800193a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800193e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001942:	ee17 0a90 	vmov	r0, s15
 8001946:	f7fe fe17 	bl	8000578 <__aeabi_f2d>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	ec43 2b10 	vmov	d0, r2, r3
 8001952:	f018 fff3 	bl	801a93c <sqrt>
 8001956:	eeb0 7a40 	vmov.f32	s14, s0
 800195a:	eef0 7a60 	vmov.f32	s15, s1
 800195e:	eeb0 1a47 	vmov.f32	s2, s14
 8001962:	eef0 1a67 	vmov.f32	s3, s15
 8001966:	ec45 4b10 	vmov	d0, r4, r5
 800196a:	f018 ffe5 	bl	801a938 <atan2>
 800196e:	ec53 2b10 	vmov	r2, r3, d0
 8001972:	4610      	mov	r0, r2
 8001974:	4619      	mov	r1, r3
 8001976:	f7ff f92f 	bl	8000bd8 <__aeabi_d2f>
 800197a:	4603      	mov	r3, r0
 800197c:	61bb      	str	r3, [r7, #24]

  pitch = 0.98*pitchG + 0.02*pitchA ;
 800197e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001980:	f7fe fdfa 	bl	8000578 <__aeabi_f2d>
 8001984:	a32a      	add	r3, pc, #168	@ (adr r3, 8001a30 <filter+0x1e0>)
 8001986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198a:	f7fe fe4d 	bl	8000628 <__aeabi_dmul>
 800198e:	4602      	mov	r2, r0
 8001990:	460b      	mov	r3, r1
 8001992:	4614      	mov	r4, r2
 8001994:	461d      	mov	r5, r3
 8001996:	69f8      	ldr	r0, [r7, #28]
 8001998:	f7fe fdee 	bl	8000578 <__aeabi_f2d>
 800199c:	a326      	add	r3, pc, #152	@ (adr r3, 8001a38 <filter+0x1e8>)
 800199e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a2:	f7fe fe41 	bl	8000628 <__aeabi_dmul>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4620      	mov	r0, r4
 80019ac:	4629      	mov	r1, r5
 80019ae:	f7fe fc85 	bl	80002bc <__adddf3>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4923      	ldr	r1, [pc, #140]	@ (8001a44 <filter+0x1f4>)
 80019b8:	e9c1 2300 	strd	r2, r3, [r1]
  roll = 0.98*rollG + 0.02*rollA;
 80019bc:	6a38      	ldr	r0, [r7, #32]
 80019be:	f7fe fddb 	bl	8000578 <__aeabi_f2d>
 80019c2:	a31b      	add	r3, pc, #108	@ (adr r3, 8001a30 <filter+0x1e0>)
 80019c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c8:	f7fe fe2e 	bl	8000628 <__aeabi_dmul>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4614      	mov	r4, r2
 80019d2:	461d      	mov	r5, r3
 80019d4:	69b8      	ldr	r0, [r7, #24]
 80019d6:	f7fe fdcf 	bl	8000578 <__aeabi_f2d>
 80019da:	a317      	add	r3, pc, #92	@ (adr r3, 8001a38 <filter+0x1e8>)
 80019dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e0:	f7fe fe22 	bl	8000628 <__aeabi_dmul>
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	4620      	mov	r0, r4
 80019ea:	4629      	mov	r1, r5
 80019ec:	f7fe fc66 	bl	80002bc <__adddf3>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	4914      	ldr	r1, [pc, #80]	@ (8001a48 <filter+0x1f8>)
 80019f6:	e9c1 2300 	strd	r2, r3, [r1]
  yaw = yaw   + GZ *(1000/1000000.0f);
 80019fa:	edd7 7a00 	vldr	s15, [r7]
 80019fe:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001a40 <filter+0x1f0>
 8001a02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a06:	ee17 0a90 	vmov	r0, s15
 8001a0a:	f7fe fdb5 	bl	8000578 <__aeabi_f2d>
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a4c <filter+0x1fc>)
 8001a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a14:	f7fe fc52 	bl	80002bc <__adddf3>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	490b      	ldr	r1, [pc, #44]	@ (8001a4c <filter+0x1fc>)
 8001a1e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001a22:	bf00      	nop
 8001a24:	3728      	adds	r7, #40	@ 0x28
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bdb0      	pop	{r4, r5, r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	f3af 8000 	nop.w
 8001a30:	f5c28f5c 	.word	0xf5c28f5c
 8001a34:	3fef5c28 	.word	0x3fef5c28
 8001a38:	47ae147b 	.word	0x47ae147b
 8001a3c:	3f947ae1 	.word	0x3f947ae1
 8001a40:	3a83126f 	.word	0x3a83126f
 8001a44:	20006ca8 	.word	0x20006ca8
 8001a48:	20006cb0 	.word	0x20006cb0
 8001a4c:	20006cb8 	.word	0x20006cb8

08001a50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a54:	f001 fa22 	bl	8002e9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a58:	f000 f83a 	bl	8001ad0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a5c:	f000 f916 	bl	8001c8c <MX_GPIO_Init>
  MX_DMA_Init();
 8001a60:	f000 f8ec 	bl	8001c3c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001a64:	f000 f8c0 	bl	8001be8 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8001a68:	f000 f890 	bl	8001b8c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  MPU6050Init();
 8001a6c:	f7ff fdc2 	bl	80015f4 <MPU6050Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001a70:	f005 f890 	bl	8006b94 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of myTask1 */
  myTask1Handle = osThreadNew(Task_pub_sub, NULL, &myTask1_attributes);
 8001a74:	4a0d      	ldr	r2, [pc, #52]	@ (8001aac <main+0x5c>)
 8001a76:	2100      	movs	r1, #0
 8001a78:	480d      	ldr	r0, [pc, #52]	@ (8001ab0 <main+0x60>)
 8001a7a:	f005 f8d5 	bl	8006c28 <osThreadNew>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab4 <main+0x64>)
 8001a82:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(Task_IMU, NULL, &myTask02_attributes);
 8001a84:	4a0c      	ldr	r2, [pc, #48]	@ (8001ab8 <main+0x68>)
 8001a86:	2100      	movs	r1, #0
 8001a88:	480c      	ldr	r0, [pc, #48]	@ (8001abc <main+0x6c>)
 8001a8a:	f005 f8cd 	bl	8006c28 <osThreadNew>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	4a0b      	ldr	r2, [pc, #44]	@ (8001ac0 <main+0x70>)
 8001a92:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(Task_control, NULL, &myTask03_attributes);
 8001a94:	4a0b      	ldr	r2, [pc, #44]	@ (8001ac4 <main+0x74>)
 8001a96:	2100      	movs	r1, #0
 8001a98:	480b      	ldr	r0, [pc, #44]	@ (8001ac8 <main+0x78>)
 8001a9a:	f005 f8c5 	bl	8006c28 <osThreadNew>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	4a0a      	ldr	r2, [pc, #40]	@ (8001acc <main+0x7c>)
 8001aa2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001aa4:	f005 f89a 	bl	8006bdc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <main+0x58>
 8001aac:	0801c238 	.word	0x0801c238
 8001ab0:	080021f5 	.word	0x080021f5
 8001ab4:	20006c20 	.word	0x20006c20
 8001ab8:	0801c25c 	.word	0x0801c25c
 8001abc:	0800249d 	.word	0x0800249d
 8001ac0:	20006c24 	.word	0x20006c24
 8001ac4:	0801c280 	.word	0x0801c280
 8001ac8:	08002531 	.word	0x08002531
 8001acc:	20006c28 	.word	0x20006c28

08001ad0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b094      	sub	sp, #80	@ 0x50
 8001ad4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ad6:	f107 0320 	add.w	r3, r7, #32
 8001ada:	2230      	movs	r2, #48	@ 0x30
 8001adc:	2100      	movs	r1, #0
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f017 ffb2 	bl	8019a48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ae4:	f107 030c 	add.w	r3, r7, #12
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001af4:	2300      	movs	r3, #0
 8001af6:	60bb      	str	r3, [r7, #8]
 8001af8:	4b22      	ldr	r3, [pc, #136]	@ (8001b84 <SystemClock_Config+0xb4>)
 8001afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afc:	4a21      	ldr	r2, [pc, #132]	@ (8001b84 <SystemClock_Config+0xb4>)
 8001afe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b02:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b04:	4b1f      	ldr	r3, [pc, #124]	@ (8001b84 <SystemClock_Config+0xb4>)
 8001b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0c:	60bb      	str	r3, [r7, #8]
 8001b0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b10:	2300      	movs	r3, #0
 8001b12:	607b      	str	r3, [r7, #4]
 8001b14:	4b1c      	ldr	r3, [pc, #112]	@ (8001b88 <SystemClock_Config+0xb8>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a1b      	ldr	r2, [pc, #108]	@ (8001b88 <SystemClock_Config+0xb8>)
 8001b1a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	4b19      	ldr	r3, [pc, #100]	@ (8001b88 <SystemClock_Config+0xb8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001b28:	607b      	str	r3, [r7, #4]
 8001b2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b30:	2301      	movs	r3, #1
 8001b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b34:	2310      	movs	r3, #16
 8001b36:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b3c:	f107 0320 	add.w	r3, r7, #32
 8001b40:	4618      	mov	r0, r3
 8001b42:	f003 f90d 	bl	8004d60 <HAL_RCC_OscConfig>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001b4c:	f000 fd0a 	bl	8002564 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b50:	230f      	movs	r3, #15
 8001b52:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b54:	2300      	movs	r3, #0
 8001b56:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b64:	f107 030c 	add.w	r3, r7, #12
 8001b68:	2100      	movs	r1, #0
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f003 fb70 	bl	8005250 <HAL_RCC_ClockConfig>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001b76:	f000 fcf5 	bl	8002564 <Error_Handler>
  }
}
 8001b7a:	bf00      	nop
 8001b7c:	3750      	adds	r7, #80	@ 0x50
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	40023800 	.word	0x40023800
 8001b88:	40007000 	.word	0x40007000

08001b8c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001b90:	4b12      	ldr	r3, [pc, #72]	@ (8001bdc <MX_I2C2_Init+0x50>)
 8001b92:	4a13      	ldr	r2, [pc, #76]	@ (8001be0 <MX_I2C2_Init+0x54>)
 8001b94:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b96:	4b11      	ldr	r3, [pc, #68]	@ (8001bdc <MX_I2C2_Init+0x50>)
 8001b98:	4a12      	ldr	r2, [pc, #72]	@ (8001be4 <MX_I2C2_Init+0x58>)
 8001b9a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001bdc <MX_I2C2_Init+0x50>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bdc <MX_I2C2_Init+0x50>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8001bdc <MX_I2C2_Init+0x50>)
 8001baa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001bae:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001bdc <MX_I2C2_Init+0x50>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001bb6:	4b09      	ldr	r3, [pc, #36]	@ (8001bdc <MX_I2C2_Init+0x50>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bbc:	4b07      	ldr	r3, [pc, #28]	@ (8001bdc <MX_I2C2_Init+0x50>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bc2:	4b06      	ldr	r3, [pc, #24]	@ (8001bdc <MX_I2C2_Init+0x50>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001bc8:	4804      	ldr	r0, [pc, #16]	@ (8001bdc <MX_I2C2_Init+0x50>)
 8001bca:	f002 f8a5 	bl	8003d18 <HAL_I2C_Init>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001bd4:	f000 fcc6 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001bd8:	bf00      	nop
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	20006ac4 	.word	0x20006ac4
 8001be0:	40005800 	.word	0x40005800
 8001be4:	000186a0 	.word	0x000186a0

08001be8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bec:	4b11      	ldr	r3, [pc, #68]	@ (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001bee:	4a12      	ldr	r2, [pc, #72]	@ (8001c38 <MX_USART2_UART_Init+0x50>)
 8001bf0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bf2:	4b10      	ldr	r3, [pc, #64]	@ (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001bf4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001bf8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001c00:	4b0c      	ldr	r3, [pc, #48]	@ (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001c06:	4b0b      	ldr	r3, [pc, #44]	@ (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001c0c:	4b09      	ldr	r3, [pc, #36]	@ (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c0e:	220c      	movs	r2, #12
 8001c10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c12:	4b08      	ldr	r3, [pc, #32]	@ (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c18:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c1e:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <MX_USART2_UART_Init+0x4c>)
 8001c20:	f003 fcf6 	bl	8005610 <HAL_UART_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001c2a:	f000 fc9b 	bl	8002564 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c2e:	bf00      	nop
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	20006b18 	.word	0x20006b18
 8001c38:	40004400 	.word	0x40004400

08001c3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b082      	sub	sp, #8
 8001c40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	607b      	str	r3, [r7, #4]
 8001c46:	4b10      	ldr	r3, [pc, #64]	@ (8001c88 <MX_DMA_Init+0x4c>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001c88 <MX_DMA_Init+0x4c>)
 8001c4c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c52:	4b0d      	ldr	r3, [pc, #52]	@ (8001c88 <MX_DMA_Init+0x4c>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c5a:	607b      	str	r3, [r7, #4]
 8001c5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001c5e:	2200      	movs	r2, #0
 8001c60:	2105      	movs	r1, #5
 8001c62:	2010      	movs	r0, #16
 8001c64:	f001 fa67 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001c68:	2010      	movs	r0, #16
 8001c6a:	f001 fa80 	bl	800316e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001c6e:	2200      	movs	r2, #0
 8001c70:	2105      	movs	r1, #5
 8001c72:	2011      	movs	r0, #17
 8001c74:	f001 fa5f 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001c78:	2011      	movs	r0, #17
 8001c7a:	f001 fa78 	bl	800316e <HAL_NVIC_EnableIRQ>

}
 8001c7e:	bf00      	nop
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40023800 	.word	0x40023800

08001c8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	@ 0x28
 8001c90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c92:	f107 0314 	add.w	r3, r7, #20
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]
 8001c9e:	60da      	str	r2, [r3, #12]
 8001ca0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	4b27      	ldr	r3, [pc, #156]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001caa:	4a26      	ldr	r2, [pc, #152]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001cac:	f043 0304 	orr.w	r3, r3, #4
 8001cb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cb2:	4b24      	ldr	r3, [pc, #144]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb6:	f003 0304 	and.w	r3, r3, #4
 8001cba:	613b      	str	r3, [r7, #16]
 8001cbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
 8001cc2:	4b20      	ldr	r3, [pc, #128]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001cc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ccc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cce:	4b1d      	ldr	r3, [pc, #116]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60bb      	str	r3, [r7, #8]
 8001cde:	4b19      	ldr	r3, [pc, #100]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	4a18      	ldr	r2, [pc, #96]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001ce4:	f043 0301 	orr.w	r3, r3, #1
 8001ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cea:	4b16      	ldr	r3, [pc, #88]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	607b      	str	r3, [r7, #4]
 8001cfa:	4b12      	ldr	r3, [pc, #72]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	4a11      	ldr	r2, [pc, #68]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001d00:	f043 0302 	orr.w	r3, r3, #2
 8001d04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d06:	4b0f      	ldr	r3, [pc, #60]	@ (8001d44 <MX_GPIO_Init+0xb8>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	f003 0302 	and.w	r3, r3, #2
 8001d0e:	607b      	str	r3, [r7, #4]
 8001d10:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001d12:	2200      	movs	r2, #0
 8001d14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d18:	480b      	ldr	r0, [pc, #44]	@ (8001d48 <MX_GPIO_Init+0xbc>)
 8001d1a:	f001 ffc9 	bl	8003cb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d24:	2301      	movs	r3, #1
 8001d26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d30:	f107 0314 	add.w	r3, r7, #20
 8001d34:	4619      	mov	r1, r3
 8001d36:	4804      	ldr	r0, [pc, #16]	@ (8001d48 <MX_GPIO_Init+0xbc>)
 8001d38:	f001 fe36 	bl	80039a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d3c:	bf00      	nop
 8001d3e:	3728      	adds	r7, #40	@ 0x28
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bd80      	pop	{r7, pc}
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40020800 	.word	0x40020800

08001d4c <euler_to_quaternion>:
geometry_msgs__msg__TransformStamped tf;
tf2_msgs__msg__TFMessage tf_msg;
double x_pos = 0, y_pos = 0, z_pos = 0;
double vx = 1;
double a_x = 0, v_yaw = 0;
geometry_msgs__msg__Quaternion euler_to_quaternion(double roll, double pitch, double yaw) {
 8001d4c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d50:	b0aa      	sub	sp, #168	@ 0xa8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	ed87 0b0c 	vstr	d0, [r7, #48]	@ 0x30
 8001d58:	ed87 1b0a 	vstr	d1, [r7, #40]	@ 0x28
 8001d5c:	ed87 2b08 	vstr	d2, [r7, #32]
    geometry_msgs__msg__Quaternion q;

    double cy = cos(yaw * 0.5);
 8001d60:	f04f 0200 	mov.w	r2, #0
 8001d64:	4ba2      	ldr	r3, [pc, #648]	@ (8001ff0 <euler_to_quaternion+0x2a4>)
 8001d66:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d6a:	f7fe fc5d 	bl	8000628 <__aeabi_dmul>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	ec43 2b17 	vmov	d7, r2, r3
 8001d76:	eeb0 0a47 	vmov.f32	s0, s14
 8001d7a:	eef0 0a67 	vmov.f32	s1, s15
 8001d7e:	f018 fe0b 	bl	801a998 <cos>
 8001d82:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
    double sy = sin(yaw * 0.5);
 8001d86:	f04f 0200 	mov.w	r2, #0
 8001d8a:	4b99      	ldr	r3, [pc, #612]	@ (8001ff0 <euler_to_quaternion+0x2a4>)
 8001d8c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d90:	f7fe fc4a 	bl	8000628 <__aeabi_dmul>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	ec43 2b17 	vmov	d7, r2, r3
 8001d9c:	eeb0 0a47 	vmov.f32	s0, s14
 8001da0:	eef0 0a67 	vmov.f32	s1, s15
 8001da4:	f018 fe4c 	bl	801aa40 <sin>
 8001da8:	ed87 0b26 	vstr	d0, [r7, #152]	@ 0x98
    double cp = cos(pitch * 0.5);
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	4b8f      	ldr	r3, [pc, #572]	@ (8001ff0 <euler_to_quaternion+0x2a4>)
 8001db2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001db6:	f7fe fc37 	bl	8000628 <__aeabi_dmul>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	ec43 2b17 	vmov	d7, r2, r3
 8001dc2:	eeb0 0a47 	vmov.f32	s0, s14
 8001dc6:	eef0 0a67 	vmov.f32	s1, s15
 8001dca:	f018 fde5 	bl	801a998 <cos>
 8001dce:	ed87 0b24 	vstr	d0, [r7, #144]	@ 0x90
    double sp = sin(pitch * 0.5);
 8001dd2:	f04f 0200 	mov.w	r2, #0
 8001dd6:	4b86      	ldr	r3, [pc, #536]	@ (8001ff0 <euler_to_quaternion+0x2a4>)
 8001dd8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001ddc:	f7fe fc24 	bl	8000628 <__aeabi_dmul>
 8001de0:	4602      	mov	r2, r0
 8001de2:	460b      	mov	r3, r1
 8001de4:	ec43 2b17 	vmov	d7, r2, r3
 8001de8:	eeb0 0a47 	vmov.f32	s0, s14
 8001dec:	eef0 0a67 	vmov.f32	s1, s15
 8001df0:	f018 fe26 	bl	801aa40 <sin>
 8001df4:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
    double cr = cos(roll * 0.5);
 8001df8:	f04f 0200 	mov.w	r2, #0
 8001dfc:	4b7c      	ldr	r3, [pc, #496]	@ (8001ff0 <euler_to_quaternion+0x2a4>)
 8001dfe:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001e02:	f7fe fc11 	bl	8000628 <__aeabi_dmul>
 8001e06:	4602      	mov	r2, r0
 8001e08:	460b      	mov	r3, r1
 8001e0a:	ec43 2b17 	vmov	d7, r2, r3
 8001e0e:	eeb0 0a47 	vmov.f32	s0, s14
 8001e12:	eef0 0a67 	vmov.f32	s1, s15
 8001e16:	f018 fdbf 	bl	801a998 <cos>
 8001e1a:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
    double sr = sin(roll * 0.5);
 8001e1e:	f04f 0200 	mov.w	r2, #0
 8001e22:	4b73      	ldr	r3, [pc, #460]	@ (8001ff0 <euler_to_quaternion+0x2a4>)
 8001e24:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001e28:	f7fe fbfe 	bl	8000628 <__aeabi_dmul>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
 8001e30:	ec43 2b17 	vmov	d7, r2, r3
 8001e34:	eeb0 0a47 	vmov.f32	s0, s14
 8001e38:	eef0 0a67 	vmov.f32	s1, s15
 8001e3c:	f018 fe00 	bl	801aa40 <sin>
 8001e40:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78

    q.w = cr * cp * cy + sr * sp * sy;
 8001e44:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001e48:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001e4c:	f7fe fbec 	bl	8000628 <__aeabi_dmul>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4610      	mov	r0, r2
 8001e56:	4619      	mov	r1, r3
 8001e58:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001e5c:	f7fe fbe4 	bl	8000628 <__aeabi_dmul>
 8001e60:	4602      	mov	r2, r0
 8001e62:	460b      	mov	r3, r1
 8001e64:	4614      	mov	r4, r2
 8001e66:	461d      	mov	r5, r3
 8001e68:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001e6c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001e70:	f7fe fbda 	bl	8000628 <__aeabi_dmul>
 8001e74:	4602      	mov	r2, r0
 8001e76:	460b      	mov	r3, r1
 8001e78:	4610      	mov	r0, r2
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001e80:	f7fe fbd2 	bl	8000628 <__aeabi_dmul>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	4620      	mov	r0, r4
 8001e8a:	4629      	mov	r1, r5
 8001e8c:	f7fe fa16 	bl	80002bc <__adddf3>
 8001e90:	4602      	mov	r2, r0
 8001e92:	460b      	mov	r3, r1
 8001e94:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    q.x = sr * cp * cy - cr * sp * sy;
 8001e98:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001e9c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001ea0:	f7fe fbc2 	bl	8000628 <__aeabi_dmul>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	4610      	mov	r0, r2
 8001eaa:	4619      	mov	r1, r3
 8001eac:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001eb0:	f7fe fbba 	bl	8000628 <__aeabi_dmul>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	4614      	mov	r4, r2
 8001eba:	461d      	mov	r5, r3
 8001ebc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001ec0:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001ec4:	f7fe fbb0 	bl	8000628 <__aeabi_dmul>
 8001ec8:	4602      	mov	r2, r0
 8001eca:	460b      	mov	r3, r1
 8001ecc:	4610      	mov	r0, r2
 8001ece:	4619      	mov	r1, r3
 8001ed0:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001ed4:	f7fe fba8 	bl	8000628 <__aeabi_dmul>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	460b      	mov	r3, r1
 8001edc:	4620      	mov	r0, r4
 8001ede:	4629      	mov	r1, r5
 8001ee0:	f7fe f9ea 	bl	80002b8 <__aeabi_dsub>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	460b      	mov	r3, r1
 8001ee8:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    q.y = cr * sp * cy + sr * cp * sy;
 8001eec:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001ef0:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001ef4:	f7fe fb98 	bl	8000628 <__aeabi_dmul>
 8001ef8:	4602      	mov	r2, r0
 8001efa:	460b      	mov	r3, r1
 8001efc:	4610      	mov	r0, r2
 8001efe:	4619      	mov	r1, r3
 8001f00:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001f04:	f7fe fb90 	bl	8000628 <__aeabi_dmul>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	4614      	mov	r4, r2
 8001f0e:	461d      	mov	r5, r3
 8001f10:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001f14:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f18:	f7fe fb86 	bl	8000628 <__aeabi_dmul>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4610      	mov	r0, r2
 8001f22:	4619      	mov	r1, r3
 8001f24:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001f28:	f7fe fb7e 	bl	8000628 <__aeabi_dmul>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	460b      	mov	r3, r1
 8001f30:	4620      	mov	r0, r4
 8001f32:	4629      	mov	r1, r5
 8001f34:	f7fe f9c2 	bl	80002bc <__adddf3>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    q.z = cr * cp * sy - sr * sp * cy;
 8001f40:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 8001f44:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001f48:	f7fe fb6e 	bl	8000628 <__aeabi_dmul>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	4610      	mov	r0, r2
 8001f52:	4619      	mov	r1, r3
 8001f54:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001f58:	f7fe fb66 	bl	8000628 <__aeabi_dmul>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4614      	mov	r4, r2
 8001f62:	461d      	mov	r5, r3
 8001f64:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001f68:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8001f6c:	f7fe fb5c 	bl	8000628 <__aeabi_dmul>
 8001f70:	4602      	mov	r2, r0
 8001f72:	460b      	mov	r3, r1
 8001f74:	4610      	mov	r0, r2
 8001f76:	4619      	mov	r1, r3
 8001f78:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 8001f7c:	f7fe fb54 	bl	8000628 <__aeabi_dmul>
 8001f80:	4602      	mov	r2, r0
 8001f82:	460b      	mov	r3, r1
 8001f84:	4620      	mov	r0, r4
 8001f86:	4629      	mov	r1, r5
 8001f88:	f7fe f996 	bl	80002b8 <__aeabi_dsub>
 8001f8c:	4602      	mov	r2, r0
 8001f8e:	460b      	mov	r3, r1
 8001f90:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    return q;
 8001f94:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8001f98:	f107 0538 	add.w	r5, r7, #56	@ 0x38
 8001f9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fa0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001fa4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001fa8:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	@ 0x58
 8001fac:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001fb0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8001fb4:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001fb8:	ec49 8b14 	vmov	d4, r8, r9
 8001fbc:	ec45 4b15 	vmov	d5, r4, r5
 8001fc0:	ec41 0b16 	vmov	d6, r0, r1
 8001fc4:	ec43 2b17 	vmov	d7, r2, r3
}
 8001fc8:	eeb0 0a44 	vmov.f32	s0, s8
 8001fcc:	eef0 0a64 	vmov.f32	s1, s9
 8001fd0:	eeb0 1a45 	vmov.f32	s2, s10
 8001fd4:	eef0 1a65 	vmov.f32	s3, s11
 8001fd8:	eeb0 2a46 	vmov.f32	s4, s12
 8001fdc:	eef0 2a66 	vmov.f32	s5, s13
 8001fe0:	eeb0 3a47 	vmov.f32	s6, s14
 8001fe4:	eef0 3a67 	vmov.f32	s7, s15
 8001fe8:	37a8      	adds	r7, #168	@ 0xa8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001ff0:	3fe00000 	.word	0x3fe00000
 8001ff4:	00000000 	.word	0x00000000

08001ff8 <timer_callback>:
void timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 8001ff8:	b5b0      	push	{r4, r5, r7, lr}
 8001ffa:	b090      	sub	sp, #64	@ 0x40
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	e9c7 2300 	strd	r2, r3, [r7]
	(void) last_call_time;
	if (timer != NULL) {
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2b00      	cmp	r3, #0
 8002008:	f000 80cc 	beq.w	80021a4 <timer_callback+0x1ac>
		//Get time actual from agent ros to mcu
        uint64_t time_ns = rmw_uros_epoch_nanos();
 800200c:	f00a fbee 	bl	800c7ec <rmw_uros_epoch_nanos>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
        odom_msg.header.stamp.sec     = time_ns / 1000000000ULL;
 8002018:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800201c:	a364      	add	r3, pc, #400	@ (adr r3, 80021b0 <timer_callback+0x1b8>)
 800201e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002022:	f7fe fe79 	bl	8000d18 <__aeabi_uldivmod>
 8002026:	4602      	mov	r2, r0
 8002028:	460b      	mov	r3, r1
 800202a:	4b67      	ldr	r3, [pc, #412]	@ (80021c8 <timer_callback+0x1d0>)
 800202c:	601a      	str	r2, [r3, #0]
        odom_msg.header.stamp.nanosec = time_ns % 1000000000ULL;
 800202e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002032:	a35f      	add	r3, pc, #380	@ (adr r3, 80021b0 <timer_callback+0x1b8>)
 8002034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002038:	f7fe fe6e 	bl	8000d18 <__aeabi_uldivmod>
 800203c:	4b62      	ldr	r3, [pc, #392]	@ (80021c8 <timer_callback+0x1d0>)
 800203e:	605a      	str	r2, [r3, #4]

        geometry_msgs__msg__Quaternion q = euler_to_quaternion(roll, pitch, 0);
 8002040:	4b62      	ldr	r3, [pc, #392]	@ (80021cc <timer_callback+0x1d4>)
 8002042:	ed93 7b00 	vldr	d7, [r3]
 8002046:	4b62      	ldr	r3, [pc, #392]	@ (80021d0 <timer_callback+0x1d8>)
 8002048:	ed93 6b00 	vldr	d6, [r3]
 800204c:	ed9f 2b5a 	vldr	d2, [pc, #360]	@ 80021b8 <timer_callback+0x1c0>
 8002050:	eeb0 1a46 	vmov.f32	s2, s12
 8002054:	eef0 1a66 	vmov.f32	s3, s13
 8002058:	eeb0 0a47 	vmov.f32	s0, s14
 800205c:	eef0 0a67 	vmov.f32	s1, s15
 8002060:	f7ff fe74 	bl	8001d4c <euler_to_quaternion>
 8002064:	eeb0 4a40 	vmov.f32	s8, s0
 8002068:	eef0 4a60 	vmov.f32	s9, s1
 800206c:	eeb0 5a41 	vmov.f32	s10, s2
 8002070:	eef0 5a61 	vmov.f32	s11, s3
 8002074:	eeb0 6a42 	vmov.f32	s12, s4
 8002078:	eef0 6a62 	vmov.f32	s13, s5
 800207c:	eeb0 7a43 	vmov.f32	s14, s6
 8002080:	eef0 7a63 	vmov.f32	s15, s7
 8002084:	ed87 4b04 	vstr	d4, [r7, #16]
 8002088:	ed87 5b06 	vstr	d5, [r7, #24]
 800208c:	ed87 6b08 	vstr	d6, [r7, #32]
 8002090:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
        // update data /odom

        x_pos = x_pos;
 8002094:	4b4f      	ldr	r3, [pc, #316]	@ (80021d4 <timer_callback+0x1dc>)
 8002096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209a:	494e      	ldr	r1, [pc, #312]	@ (80021d4 <timer_callback+0x1dc>)
 800209c:	e9c1 2300 	strd	r2, r3, [r1]
        odom_msg.pose.pose.position.x = x_pos;
 80020a0:	4b4c      	ldr	r3, [pc, #304]	@ (80021d4 <timer_callback+0x1dc>)
 80020a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a6:	4948      	ldr	r1, [pc, #288]	@ (80021c8 <timer_callback+0x1d0>)
 80020a8:	e9c1 2308 	strd	r2, r3, [r1, #32]
        odom_msg.pose.pose.position.y = y_pos;
 80020ac:	4b4a      	ldr	r3, [pc, #296]	@ (80021d8 <timer_callback+0x1e0>)
 80020ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b2:	4945      	ldr	r1, [pc, #276]	@ (80021c8 <timer_callback+0x1d0>)
 80020b4:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        odom_msg.pose.pose.position.z = z_pos;
 80020b8:	4b48      	ldr	r3, [pc, #288]	@ (80021dc <timer_callback+0x1e4>)
 80020ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020be:	4942      	ldr	r1, [pc, #264]	@ (80021c8 <timer_callback+0x1d0>)
 80020c0:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        odom_msg.pose.pose.orientation = q;
 80020c4:	4b40      	ldr	r3, [pc, #256]	@ (80021c8 <timer_callback+0x1d0>)
 80020c6:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 80020ca:	f107 0510 	add.w	r5, r7, #16
 80020ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020d2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80020d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        odom_msg.twist.twist.linear.x = 0.05;
 80020da:	493b      	ldr	r1, [pc, #236]	@ (80021c8 <timer_callback+0x1d0>)
 80020dc:	a338      	add	r3, pc, #224	@ (adr r3, 80021c0 <timer_callback+0x1c8>)
 80020de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e2:	e9c1 235e 	strd	r2, r3, [r1, #376]	@ 0x178
        odom_msg.twist.twist.angular.z = 0.0;
 80020e6:	4938      	ldr	r1, [pc, #224]	@ (80021c8 <timer_callback+0x1d0>)
 80020e8:	f04f 0200 	mov.w	r2, #0
 80020ec:	f04f 0300 	mov.w	r3, #0
 80020f0:	e9c1 2368 	strd	r2, r3, [r1, #416]	@ 0x1a0


        tf.header.stamp.sec = time_ns / 1000000000ULL;
 80020f4:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80020f8:	a32d      	add	r3, pc, #180	@ (adr r3, 80021b0 <timer_callback+0x1b8>)
 80020fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020fe:	f7fe fe0b 	bl	8000d18 <__aeabi_uldivmod>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	4b36      	ldr	r3, [pc, #216]	@ (80021e0 <timer_callback+0x1e8>)
 8002108:	601a      	str	r2, [r3, #0]
        tf.header.stamp.nanosec = time_ns % 1000000000ULL;
 800210a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 800210e:	a328      	add	r3, pc, #160	@ (adr r3, 80021b0 <timer_callback+0x1b8>)
 8002110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002114:	f7fe fe00 	bl	8000d18 <__aeabi_uldivmod>
 8002118:	4b31      	ldr	r3, [pc, #196]	@ (80021e0 <timer_callback+0x1e8>)
 800211a:	605a      	str	r2, [r3, #4]

        tf.transform.translation.x = x_pos;
 800211c:	4b2d      	ldr	r3, [pc, #180]	@ (80021d4 <timer_callback+0x1dc>)
 800211e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002122:	492f      	ldr	r1, [pc, #188]	@ (80021e0 <timer_callback+0x1e8>)
 8002124:	e9c1 2308 	strd	r2, r3, [r1, #32]
        tf.transform.translation.y = y_pos;
 8002128:	4b2b      	ldr	r3, [pc, #172]	@ (80021d8 <timer_callback+0x1e0>)
 800212a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800212e:	492c      	ldr	r1, [pc, #176]	@ (80021e0 <timer_callback+0x1e8>)
 8002130:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        tf.transform.translation.z = z_pos;
 8002134:	4b29      	ldr	r3, [pc, #164]	@ (80021dc <timer_callback+0x1e4>)
 8002136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800213a:	4929      	ldr	r1, [pc, #164]	@ (80021e0 <timer_callback+0x1e8>)
 800213c:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30

        tf.transform.rotation = q;
 8002140:	4b27      	ldr	r3, [pc, #156]	@ (80021e0 <timer_callback+0x1e8>)
 8002142:	f103 0438 	add.w	r4, r3, #56	@ 0x38
 8002146:	f107 0510 	add.w	r5, r7, #16
 800214a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800214c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800214e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002152:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

        tf_msg.transforms.data = &tf;
 8002156:	4b23      	ldr	r3, [pc, #140]	@ (80021e4 <timer_callback+0x1ec>)
 8002158:	4a21      	ldr	r2, [pc, #132]	@ (80021e0 <timer_callback+0x1e8>)
 800215a:	601a      	str	r2, [r3, #0]
        tf_msg.transforms.size = 1;
 800215c:	4b21      	ldr	r3, [pc, #132]	@ (80021e4 <timer_callback+0x1ec>)
 800215e:	2201      	movs	r2, #1
 8002160:	605a      	str	r2, [r3, #4]
        tf_msg.transforms.capacity = 1;
 8002162:	4b20      	ldr	r3, [pc, #128]	@ (80021e4 <timer_callback+0x1ec>)
 8002164:	2201      	movs	r2, #1
 8002166:	609a      	str	r2, [r3, #8]
		RCSOFTCHECK(rcl_publish(&odom_pub, &odom_msg, NULL));
 8002168:	2200      	movs	r2, #0
 800216a:	4917      	ldr	r1, [pc, #92]	@ (80021c8 <timer_callback+0x1d0>)
 800216c:	481e      	ldr	r0, [pc, #120]	@ (80021e8 <timer_callback+0x1f0>)
 800216e:	f009 f953 	bl	800b418 <rcl_publish>
 8002172:	6378      	str	r0, [r7, #52]	@ 0x34
 8002174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002176:	2b00      	cmp	r3, #0
 8002178:	d005      	beq.n	8002186 <timer_callback+0x18e>
 800217a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800217c:	f44f 71fb 	mov.w	r1, #502	@ 0x1f6
 8002180:	481a      	ldr	r0, [pc, #104]	@ (80021ec <timer_callback+0x1f4>)
 8002182:	f017 fa7d 	bl	8019680 <iprintf>
		RCSOFTCHECK(rcl_publish(&tf_pub, &tf_msg, NULL));
 8002186:	2200      	movs	r2, #0
 8002188:	4916      	ldr	r1, [pc, #88]	@ (80021e4 <timer_callback+0x1ec>)
 800218a:	4819      	ldr	r0, [pc, #100]	@ (80021f0 <timer_callback+0x1f8>)
 800218c:	f009 f944 	bl	800b418 <rcl_publish>
 8002190:	6338      	str	r0, [r7, #48]	@ 0x30
 8002192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002194:	2b00      	cmp	r3, #0
 8002196:	d005      	beq.n	80021a4 <timer_callback+0x1ac>
 8002198:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800219a:	f240 11f7 	movw	r1, #503	@ 0x1f7
 800219e:	4813      	ldr	r0, [pc, #76]	@ (80021ec <timer_callback+0x1f4>)
 80021a0:	f017 fa6e 	bl	8019680 <iprintf>
	}
}
 80021a4:	bf00      	nop
 80021a6:	3740      	adds	r7, #64	@ 0x40
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bdb0      	pop	{r4, r5, r7, pc}
 80021ac:	f3af 8000 	nop.w
 80021b0:	3b9aca00 	.word	0x3b9aca00
	...
 80021c0:	9999999a 	.word	0x9999999a
 80021c4:	3fa99999 	.word	0x3fa99999
 80021c8:	20006d38 	.word	0x20006d38
 80021cc:	20006cb0 	.word	0x20006cb0
 80021d0:	20006ca8 	.word	0x20006ca8
 80021d4:	20007068 	.word	0x20007068
 80021d8:	20007070 	.word	0x20007070
 80021dc:	20007078 	.word	0x20007078
 80021e0:	20007000 	.word	0x20007000
 80021e4:	20007058 	.word	0x20007058
 80021e8:	20006cd8 	.word	0x20006cd8
 80021ec:	0801c130 	.word	0x0801c130
 80021f0:	20006cdc 	.word	0x20006cdc

080021f4 <Task_pub_sub>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task_pub_sub */
void Task_pub_sub(void *argument)
{
 80021f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021f8:	b0bc      	sub	sp, #240	@ 0xf0
 80021fa:	af02      	add	r7, sp, #8
 80021fc:	6378      	str	r0, [r7, #52]	@ 0x34
  /* USER CODE BEGIN 5 */

	  // micro-ROS configuration

	  rmw_uros_set_custom_transport(
 80021fe:	4b85      	ldr	r3, [pc, #532]	@ (8002414 <Task_pub_sub+0x220>)
 8002200:	9301      	str	r3, [sp, #4]
 8002202:	4b85      	ldr	r3, [pc, #532]	@ (8002418 <Task_pub_sub+0x224>)
 8002204:	9300      	str	r3, [sp, #0]
 8002206:	4b85      	ldr	r3, [pc, #532]	@ (800241c <Task_pub_sub+0x228>)
 8002208:	4a85      	ldr	r2, [pc, #532]	@ (8002420 <Task_pub_sub+0x22c>)
 800220a:	4986      	ldr	r1, [pc, #536]	@ (8002424 <Task_pub_sub+0x230>)
 800220c:	2001      	movs	r0, #1
 800220e:	f00a f937 	bl	800c480 <rmw_uros_set_custom_transport>
	    cubemx_transport_open,
	    cubemx_transport_close,
	    cubemx_transport_write,
	    cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 8002212:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002216:	4618      	mov	r0, r3
 8002218:	f00a f858 	bl	800c2cc <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 800221c:	4b82      	ldr	r3, [pc, #520]	@ (8002428 <Task_pub_sub+0x234>)
 800221e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  freeRTOS_allocator.deallocate = microros_deallocate;
 8002222:	4b82      	ldr	r3, [pc, #520]	@ (800242c <Task_pub_sub+0x238>)
 8002224:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
	  freeRTOS_allocator.reallocate = microros_reallocate;
 8002228:	4b81      	ldr	r3, [pc, #516]	@ (8002430 <Task_pub_sub+0x23c>)
 800222a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 800222e:	4b81      	ldr	r3, [pc, #516]	@ (8002434 <Task_pub_sub+0x240>)
 8002230:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 8002234:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8002238:	4618      	mov	r0, r3
 800223a:	f00a f863 	bl	800c304 <rcutils_set_default_allocator>
 800223e:	4603      	mov	r3, r0
 8002240:	f083 0301 	eor.w	r3, r3, #1
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	d004      	beq.n	8002254 <Task_pub_sub+0x60>
	      printf("Error on default allocators (line %d)\n", __LINE__);
 800224a:	f44f 7106 	mov.w	r1, #536	@ 0x218
 800224e:	487a      	ldr	r0, [pc, #488]	@ (8002438 <Task_pub_sub+0x244>)
 8002250:	f017 fa16 	bl	8019680 <iprintf>
	  }

	 // Initialize micro-ROS allocator
	 allocator = rcl_get_default_allocator();
 8002254:	4c79      	ldr	r4, [pc, #484]	@ (800243c <Task_pub_sub+0x248>)
 8002256:	f107 0318 	add.w	r3, r7, #24
 800225a:	4618      	mov	r0, r3
 800225c:	f00a f844 	bl	800c2e8 <rcutils_get_default_allocator>
 8002260:	4625      	mov	r5, r4
 8002262:	f107 0418 	add.w	r4, r7, #24
 8002266:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002268:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800226a:	6823      	ldr	r3, [r4, #0]
 800226c:	602b      	str	r3, [r5, #0]

	 // create init_options
	 rclc_support_init(&support, 0, NULL, &allocator);
 800226e:	4b73      	ldr	r3, [pc, #460]	@ (800243c <Task_pub_sub+0x248>)
 8002270:	2200      	movs	r2, #0
 8002272:	2100      	movs	r1, #0
 8002274:	4872      	ldr	r0, [pc, #456]	@ (8002440 <Task_pub_sub+0x24c>)
 8002276:	f009 ff01 	bl	800c07c <rclc_support_init>

	 //create node_sub
	 rclc_node_init_default(&node, "stm32_node","", &support);
 800227a:	4b71      	ldr	r3, [pc, #452]	@ (8002440 <Task_pub_sub+0x24c>)
 800227c:	4a71      	ldr	r2, [pc, #452]	@ (8002444 <Task_pub_sub+0x250>)
 800227e:	4972      	ldr	r1, [pc, #456]	@ (8002448 <Task_pub_sub+0x254>)
 8002280:	4872      	ldr	r0, [pc, #456]	@ (800244c <Task_pub_sub+0x258>)
 8002282:	f009 ff45 	bl	800c110 <rclc_node_init_default>

	  // create publisher
	 rclc_publisher_init_default(
 8002286:	f008 ff03 	bl	800b090 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>
 800228a:	4602      	mov	r2, r0
 800228c:	4b70      	ldr	r3, [pc, #448]	@ (8002450 <Task_pub_sub+0x25c>)
 800228e:	496f      	ldr	r1, [pc, #444]	@ (800244c <Task_pub_sub+0x258>)
 8002290:	4870      	ldr	r0, [pc, #448]	@ (8002454 <Task_pub_sub+0x260>)
 8002292:	f009 ff79 	bl	800c188 <rclc_publisher_init_default>
		ROSIDL_GET_MSG_TYPE_SUPPORT(nav_msgs, msg, Odometry),
	    "/odom_data");


	//create subscriber
	rclc_subscription_init_default(
 8002296:	f007 fa57 	bl	8009748 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800229a:	4602      	mov	r2, r0
 800229c:	4b6e      	ldr	r3, [pc, #440]	@ (8002458 <Task_pub_sub+0x264>)
 800229e:	496b      	ldr	r1, [pc, #428]	@ (800244c <Task_pub_sub+0x258>)
 80022a0:	486e      	ldr	r0, [pc, #440]	@ (800245c <Task_pub_sub+0x268>)
 80022a2:	f009 ffa5 	bl	800c1f0 <rclc_subscription_init_default>
		&subscriber,
		&node,
		ROSIDL_GET_MSG_TYPE_SUPPORT(geometry_msgs, msg, Twist),
		"/cmd_vel");

	rclc_publisher_init_default(
 80022a6:	f00a ff1f 	bl	800d0e8 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>
 80022aa:	4602      	mov	r2, r0
 80022ac:	4b6c      	ldr	r3, [pc, #432]	@ (8002460 <Task_pub_sub+0x26c>)
 80022ae:	4967      	ldr	r1, [pc, #412]	@ (800244c <Task_pub_sub+0x258>)
 80022b0:	486c      	ldr	r0, [pc, #432]	@ (8002464 <Task_pub_sub+0x270>)
 80022b2:	f009 ff69 	bl	800c188 <rclc_publisher_init_default>
	    &node,
	    ROSIDL_GET_MSG_TYPE_SUPPORT(tf2_msgs, msg, TFMessage),
	    "/tf");
	// create timer
	rcl_timer_t timer;
	const unsigned int timer_timeout = 1000;
 80022b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	RCCHECK(rclc_timer_init_default(
 80022be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80022c2:	2200      	movs	r2, #0
 80022c4:	613b      	str	r3, [r7, #16]
 80022c6:	617a      	str	r2, [r7, #20]
 80022c8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80022cc:	4622      	mov	r2, r4
 80022ce:	462b      	mov	r3, r5
 80022d0:	f04f 0000 	mov.w	r0, #0
 80022d4:	f04f 0100 	mov.w	r1, #0
 80022d8:	0159      	lsls	r1, r3, #5
 80022da:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022de:	0150      	lsls	r0, r2, #5
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	4621      	mov	r1, r4
 80022e6:	ebb2 0801 	subs.w	r8, r2, r1
 80022ea:	4629      	mov	r1, r5
 80022ec:	eb63 0901 	sbc.w	r9, r3, r1
 80022f0:	f04f 0200 	mov.w	r2, #0
 80022f4:	f04f 0300 	mov.w	r3, #0
 80022f8:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80022fc:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002300:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002304:	4690      	mov	r8, r2
 8002306:	4699      	mov	r9, r3
 8002308:	4623      	mov	r3, r4
 800230a:	eb18 0a03 	adds.w	sl, r8, r3
 800230e:	462b      	mov	r3, r5
 8002310:	eb49 0b03 	adc.w	fp, r9, r3
 8002314:	f04f 0200 	mov.w	r2, #0
 8002318:	f04f 0300 	mov.w	r3, #0
 800231c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002320:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002324:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002328:	ebb2 010a 	subs.w	r1, r2, sl
 800232c:	6039      	str	r1, [r7, #0]
 800232e:	eb63 030b 	sbc.w	r3, r3, fp
 8002332:	607b      	str	r3, [r7, #4]
 8002334:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002338:	4603      	mov	r3, r0
 800233a:	4622      	mov	r2, r4
 800233c:	189b      	adds	r3, r3, r2
 800233e:	60bb      	str	r3, [r7, #8]
 8002340:	462b      	mov	r3, r5
 8002342:	460a      	mov	r2, r1
 8002344:	eb42 0303 	adc.w	r3, r2, r3
 8002348:	60fb      	str	r3, [r7, #12]
 800234a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800234e:	f107 00c8 	add.w	r0, r7, #200	@ 0xc8
 8002352:	4945      	ldr	r1, [pc, #276]	@ (8002468 <Task_pub_sub+0x274>)
 8002354:	9100      	str	r1, [sp, #0]
 8002356:	493a      	ldr	r1, [pc, #232]	@ (8002440 <Task_pub_sub+0x24c>)
 8002358:	f009 ff7e 	bl	800c258 <rclc_timer_init_default>
 800235c:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
 8002360:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d006      	beq.n	8002376 <Task_pub_sub+0x182>
 8002368:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800236c:	f240 213b 	movw	r1, #571	@ 0x23b
 8002370:	483e      	ldr	r0, [pc, #248]	@ (800246c <Task_pub_sub+0x278>)
 8002372:	f017 f985 	bl	8019680 <iprintf>
		&support,
		RCL_MS_TO_NS(timer_timeout),
		timer_callback));

	// create executor
	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 8002376:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800237a:	4618      	mov	r0, r3
 800237c:	f009 fbfa 	bl	800bb74 <rclc_executor_get_zero_initialized_executor>
	rclc_executor_init(&executor, &support.context, 2, &allocator);
 8002380:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8002384:	4b2d      	ldr	r3, [pc, #180]	@ (800243c <Task_pub_sub+0x248>)
 8002386:	2202      	movs	r2, #2
 8002388:	492d      	ldr	r1, [pc, #180]	@ (8002440 <Task_pub_sub+0x24c>)
 800238a:	f009 fbfd 	bl	800bb88 <rclc_executor_init>

	// add subscriber callback to the executor
	rclc_executor_add_subscription(&executor, &subscriber, &msg_cmd_vel, &cmd_vel_callback, ON_NEW_DATA);
 800238e:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8002392:	2300      	movs	r3, #0
 8002394:	9300      	str	r3, [sp, #0]
 8002396:	4b36      	ldr	r3, [pc, #216]	@ (8002470 <Task_pub_sub+0x27c>)
 8002398:	4a36      	ldr	r2, [pc, #216]	@ (8002474 <Task_pub_sub+0x280>)
 800239a:	4930      	ldr	r1, [pc, #192]	@ (800245c <Task_pub_sub+0x268>)
 800239c:	f009 fc60 	bl	800bc60 <rclc_executor_add_subscription>
	// add time for executor
	rclc_executor_add_timer(&executor, &timer);
 80023a0:	f107 02c8 	add.w	r2, r7, #200	@ 0xc8
 80023a4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80023a8:	4611      	mov	r1, r2
 80023aa:	4618      	mov	r0, r3
 80023ac:	f009 fc8c 	bl	800bcc8 <rclc_executor_add_timer>

    if (rmw_uros_sync_session(10) != RMW_RET_OK) {
 80023b0:	200a      	movs	r0, #10
 80023b2:	f00a fa29 	bl	800c808 <rmw_uros_sync_session>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d002      	beq.n	80023c2 <Task_pub_sub+0x1ce>
        printf("Time sync failed\n");
 80023bc:	482e      	ldr	r0, [pc, #184]	@ (8002478 <Task_pub_sub+0x284>)
 80023be:	f017 f9c7 	bl	8019750 <puts>
    }

    // init data odom
    odom_msg.header.frame_id.data = "odom";
 80023c2:	4b2e      	ldr	r3, [pc, #184]	@ (800247c <Task_pub_sub+0x288>)
 80023c4:	4a2e      	ldr	r2, [pc, #184]	@ (8002480 <Task_pub_sub+0x28c>)
 80023c6:	609a      	str	r2, [r3, #8]
    odom_msg.child_frame_id.data  = "base_link";
 80023c8:	4b2c      	ldr	r3, [pc, #176]	@ (800247c <Task_pub_sub+0x288>)
 80023ca:	4a2e      	ldr	r2, [pc, #184]	@ (8002484 <Task_pub_sub+0x290>)
 80023cc:	615a      	str	r2, [r3, #20]

    tf.header.frame_id.data = "odom";
 80023ce:	4b2e      	ldr	r3, [pc, #184]	@ (8002488 <Task_pub_sub+0x294>)
 80023d0:	4a2b      	ldr	r2, [pc, #172]	@ (8002480 <Task_pub_sub+0x28c>)
 80023d2:	609a      	str	r2, [r3, #8]
    tf.child_frame_id.data = "base_link";
 80023d4:	4b2c      	ldr	r3, [pc, #176]	@ (8002488 <Task_pub_sub+0x294>)
 80023d6:	4a2b      	ldr	r2, [pc, #172]	@ (8002484 <Task_pub_sub+0x290>)
 80023d8:	615a      	str	r2, [r3, #20]
	while(1) {
		cnt_pub++;
 80023da:	4b2c      	ldr	r3, [pc, #176]	@ (800248c <Task_pub_sub+0x298>)
 80023dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80023e0:	f04f 0200 	mov.w	r2, #0
 80023e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002490 <Task_pub_sub+0x29c>)
 80023e6:	f7fd ff69 	bl	80002bc <__adddf3>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	4927      	ldr	r1, [pc, #156]	@ (800248c <Task_pub_sub+0x298>)
 80023f0:	e9c1 2300 	strd	r2, r3, [r1]
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80023f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023f8:	4826      	ldr	r0, [pc, #152]	@ (8002494 <Task_pub_sub+0x2a0>)
 80023fa:	f001 fc72 	bl	8003ce2 <HAL_GPIO_TogglePin>
		rclc_executor_spin_some(&executor, RCL_MS_TO_NS(10));
 80023fe:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8002402:	4a25      	ldr	r2, [pc, #148]	@ (8002498 <Task_pub_sub+0x2a4>)
 8002404:	f04f 0300 	mov.w	r3, #0
 8002408:	4608      	mov	r0, r1
 800240a:	f009 fcd1 	bl	800bdb0 <rclc_executor_spin_some>
		cnt_pub++;
 800240e:	bf00      	nop
 8002410:	e7e3      	b.n	80023da <Task_pub_sub+0x1e6>
 8002412:	bf00      	nop
 8002414:	08002da1 	.word	0x08002da1
 8002418:	08002d39 	.word	0x08002d39
 800241c:	08002d19 	.word	0x08002d19
 8002420:	08002ced 	.word	0x08002ced
 8002424:	20006b18 	.word	0x20006b18
 8002428:	08002571 	.word	0x08002571
 800242c:	080025b5 	.word	0x080025b5
 8002430:	080025ed 	.word	0x080025ed
 8002434:	08002659 	.word	0x08002659
 8002438:	0801c15c 	.word	0x0801c15c
 800243c:	20006d18 	.word	0x20006d18
 8002440:	20006ce4 	.word	0x20006ce4
 8002444:	0801c184 	.word	0x0801c184
 8002448:	0801c188 	.word	0x0801c188
 800244c:	20006d2c 	.word	0x20006d2c
 8002450:	0801c194 	.word	0x0801c194
 8002454:	20006cd8 	.word	0x20006cd8
 8002458:	0801c1a0 	.word	0x0801c1a0
 800245c:	20006ce0 	.word	0x20006ce0
 8002460:	0801c1ac 	.word	0x0801c1ac
 8002464:	20006cdc 	.word	0x20006cdc
 8002468:	08001ff9 	.word	0x08001ff9
 800246c:	0801c1b0 	.word	0x0801c1b0
 8002470:	080014e5 	.word	0x080014e5
 8002474:	20006c30 	.word	0x20006c30
 8002478:	0801c1dc 	.word	0x0801c1dc
 800247c:	20006d38 	.word	0x20006d38
 8002480:	0801c1f0 	.word	0x0801c1f0
 8002484:	0801c1f8 	.word	0x0801c1f8
 8002488:	20007000 	.word	0x20007000
 800248c:	20006cc0 	.word	0x20006cc0
 8002490:	3ff00000 	.word	0x3ff00000
 8002494:	40020800 	.word	0x40020800
 8002498:	00989680 	.word	0x00989680

0800249c <Task_IMU>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_IMU */
void Task_IMU(void *argument)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_IMU */
  /* Infinite loop */
  while(1) {
	    cnt_imu++;
 80024a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002510 <Task_IMU+0x74>)
 80024a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80024aa:	f04f 0200 	mov.w	r2, #0
 80024ae:	4b19      	ldr	r3, [pc, #100]	@ (8002514 <Task_IMU+0x78>)
 80024b0:	f7fd ff04 	bl	80002bc <__adddf3>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4915      	ldr	r1, [pc, #84]	@ (8002510 <Task_IMU+0x74>)
 80024ba:	e9c1 2300 	strd	r2, r3, [r1]
		MPU6050ReadA();
 80024be:	f7ff f95b 	bl	8001778 <MPU6050ReadA>
		MPU6050ReadG();
 80024c2:	f7ff f8ed 	bl	80016a0 <MPU6050ReadG>
		filter(AX, AY, AZ, GX, GY,GZ);
 80024c6:	4b14      	ldr	r3, [pc, #80]	@ (8002518 <Task_IMU+0x7c>)
 80024c8:	edd3 7a00 	vldr	s15, [r3]
 80024cc:	4b13      	ldr	r3, [pc, #76]	@ (800251c <Task_IMU+0x80>)
 80024ce:	ed93 7a00 	vldr	s14, [r3]
 80024d2:	4b13      	ldr	r3, [pc, #76]	@ (8002520 <Task_IMU+0x84>)
 80024d4:	edd3 6a00 	vldr	s13, [r3]
 80024d8:	4b12      	ldr	r3, [pc, #72]	@ (8002524 <Task_IMU+0x88>)
 80024da:	ed93 6a00 	vldr	s12, [r3]
 80024de:	4b12      	ldr	r3, [pc, #72]	@ (8002528 <Task_IMU+0x8c>)
 80024e0:	edd3 5a00 	vldr	s11, [r3]
 80024e4:	4b11      	ldr	r3, [pc, #68]	@ (800252c <Task_IMU+0x90>)
 80024e6:	ed93 5a00 	vldr	s10, [r3]
 80024ea:	eef0 2a45 	vmov.f32	s5, s10
 80024ee:	eeb0 2a65 	vmov.f32	s4, s11
 80024f2:	eef0 1a46 	vmov.f32	s3, s12
 80024f6:	eeb0 1a66 	vmov.f32	s2, s13
 80024fa:	eef0 0a47 	vmov.f32	s1, s14
 80024fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002502:	f7ff f9a5 	bl	8001850 <filter>
		vTaskDelay(pdMS_TO_TICKS(1));
 8002506:	2001      	movs	r0, #1
 8002508:	f005 fbdc 	bl	8007cc4 <vTaskDelay>
	    cnt_imu++;
 800250c:	bf00      	nop
 800250e:	e7c9      	b.n	80024a4 <Task_IMU+0x8>
 8002510:	20006cc8 	.word	0x20006cc8
 8002514:	3ff00000 	.word	0x3ff00000
 8002518:	20006c8c 	.word	0x20006c8c
 800251c:	20006c90 	.word	0x20006c90
 8002520:	20006c94 	.word	0x20006c94
 8002524:	20006c98 	.word	0x20006c98
 8002528:	20006c9c 	.word	0x20006c9c
 800252c:	20006ca0 	.word	0x20006ca0

08002530 <Task_control>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task_control */
void Task_control(void *argument)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task_control */
  /* Infinite loop */
  while(1) {
		cnt_control++;
 8002538:	4b08      	ldr	r3, [pc, #32]	@ (800255c <Task_control+0x2c>)
 800253a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800253e:	f04f 0200 	mov.w	r2, #0
 8002542:	4b07      	ldr	r3, [pc, #28]	@ (8002560 <Task_control+0x30>)
 8002544:	f7fd feba 	bl	80002bc <__adddf3>
 8002548:	4602      	mov	r2, r0
 800254a:	460b      	mov	r3, r1
 800254c:	4903      	ldr	r1, [pc, #12]	@ (800255c <Task_control+0x2c>)
 800254e:	e9c1 2300 	strd	r2, r3, [r1]
		vTaskDelay(pdMS_TO_TICKS(5));
 8002552:	2005      	movs	r0, #5
 8002554:	f005 fbb6 	bl	8007cc4 <vTaskDelay>
		cnt_control++;
 8002558:	bf00      	nop
 800255a:	e7ed      	b.n	8002538 <Task_control+0x8>
 800255c:	20006cd0 	.word	0x20006cd0
 8002560:	3ff00000 	.word	0x3ff00000

08002564 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002568:	b672      	cpsid	i
}
 800256a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800256c:	bf00      	nop
 800256e:	e7fd      	b.n	800256c <Error_Handler+0x8>

08002570 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800257a:	4b0c      	ldr	r3, [pc, #48]	@ (80025ac <microros_allocate+0x3c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	461a      	mov	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4413      	add	r3, r2
 8002584:	461a      	mov	r2, r3
 8002586:	4b09      	ldr	r3, [pc, #36]	@ (80025ac <microros_allocate+0x3c>)
 8002588:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800258a:	4b09      	ldr	r3, [pc, #36]	@ (80025b0 <microros_allocate+0x40>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	461a      	mov	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	4413      	add	r3, r2
 8002594:	461a      	mov	r2, r3
 8002596:	4b06      	ldr	r3, [pc, #24]	@ (80025b0 <microros_allocate+0x40>)
 8002598:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7fe fd52 	bl	8001044 <pvPortMallocMicroROS>
 80025a0:	4603      	mov	r3, r0
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3708      	adds	r7, #8
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	20007080 	.word	0x20007080
 80025b0:	20007084 	.word	0x20007084

080025b4 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00c      	beq.n	80025de <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f7fe fe61 	bl	800128c <getBlockSize>
 80025ca:	4603      	mov	r3, r0
 80025cc:	4a06      	ldr	r2, [pc, #24]	@ (80025e8 <microros_deallocate+0x34>)
 80025ce:	6812      	ldr	r2, [r2, #0]
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	461a      	mov	r2, r3
 80025d4:	4b04      	ldr	r3, [pc, #16]	@ (80025e8 <microros_deallocate+0x34>)
 80025d6:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7fe fdfb 	bl	80011d4 <vPortFreeMicroROS>
  }
}
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20007084 	.word	0x20007084

080025ec <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80025f8:	4b15      	ldr	r3, [pc, #84]	@ (8002650 <microros_reallocate+0x64>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	461a      	mov	r2, r3
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	4413      	add	r3, r2
 8002602:	461a      	mov	r2, r3
 8002604:	4b12      	ldr	r3, [pc, #72]	@ (8002650 <microros_reallocate+0x64>)
 8002606:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002608:	4b12      	ldr	r3, [pc, #72]	@ (8002654 <microros_reallocate+0x68>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	461a      	mov	r2, r3
 800260e:	68bb      	ldr	r3, [r7, #8]
 8002610:	4413      	add	r3, r2
 8002612:	461a      	mov	r2, r3
 8002614:	4b0f      	ldr	r3, [pc, #60]	@ (8002654 <microros_reallocate+0x68>)
 8002616:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d104      	bne.n	8002628 <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 800261e:	68b8      	ldr	r0, [r7, #8]
 8002620:	f7fe fd10 	bl	8001044 <pvPortMallocMicroROS>
 8002624:	4603      	mov	r3, r0
 8002626:	e00e      	b.n	8002646 <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8002628:	68f8      	ldr	r0, [r7, #12]
 800262a:	f7fe fe2f 	bl	800128c <getBlockSize>
 800262e:	4603      	mov	r3, r0
 8002630:	4a08      	ldr	r2, [pc, #32]	@ (8002654 <microros_reallocate+0x68>)
 8002632:	6812      	ldr	r2, [r2, #0]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	461a      	mov	r2, r3
 8002638:	4b06      	ldr	r3, [pc, #24]	@ (8002654 <microros_reallocate+0x68>)
 800263a:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 800263c:	68b9      	ldr	r1, [r7, #8]
 800263e:	68f8      	ldr	r0, [r7, #12]
 8002640:	f7fe fe42 	bl	80012c8 <pvPortReallocMicroROS>
 8002644:	4603      	mov	r3, r0
  }
}
 8002646:	4618      	mov	r0, r3
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20007080 	.word	0x20007080
 8002654:	20007084 	.word	0x20007084

08002658 <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	68ba      	ldr	r2, [r7, #8]
 8002668:	fb02 f303 	mul.w	r3, r2, r3
 800266c:	4a0c      	ldr	r2, [pc, #48]	@ (80026a0 <microros_zero_allocate+0x48>)
 800266e:	6812      	ldr	r2, [r2, #0]
 8002670:	4413      	add	r3, r2
 8002672:	461a      	mov	r2, r3
 8002674:	4b0a      	ldr	r3, [pc, #40]	@ (80026a0 <microros_zero_allocate+0x48>)
 8002676:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	68ba      	ldr	r2, [r7, #8]
 800267c:	fb02 f303 	mul.w	r3, r2, r3
 8002680:	4a08      	ldr	r2, [pc, #32]	@ (80026a4 <microros_zero_allocate+0x4c>)
 8002682:	6812      	ldr	r2, [r2, #0]
 8002684:	4413      	add	r3, r2
 8002686:	461a      	mov	r2, r3
 8002688:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <microros_zero_allocate+0x4c>)
 800268a:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 800268c:	68b9      	ldr	r1, [r7, #8]
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f7fe fe47 	bl	8001322 <pvPortCallocMicroROS>
 8002694:	4603      	mov	r3, r0
 8002696:	4618      	mov	r0, r3
 8002698:	3710      	adds	r7, #16
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20007080 	.word	0x20007080
 80026a4:	20007084 	.word	0x20007084

080026a8 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 80026a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80026ac:	b086      	sub	sp, #24
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80026b4:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 80026ba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026be:	a320      	add	r3, pc, #128	@ (adr r3, 8002740 <UTILS_NanosecondsToTimespec+0x98>)
 80026c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c4:	f7fe fad8 	bl	8000c78 <__aeabi_ldivmod>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	6879      	ldr	r1, [r7, #4]
 80026ce:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 80026d2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80026d6:	a31a      	add	r3, pc, #104	@ (adr r3, 8002740 <UTILS_NanosecondsToTimespec+0x98>)
 80026d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026dc:	f7fe facc 	bl	8000c78 <__aeabi_ldivmod>
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689b      	ldr	r3, [r3, #8]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	da20      	bge.n	800272e <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	4a11      	ldr	r2, [pc, #68]	@ (8002738 <UTILS_NanosecondsToTimespec+0x90>)
 80026f2:	fb82 1203 	smull	r1, r2, r2, r3
 80026f6:	1712      	asrs	r2, r2, #28
 80026f8:	17db      	asrs	r3, r3, #31
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	3301      	adds	r3, #1
 80026fe:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002706:	6979      	ldr	r1, [r7, #20]
 8002708:	17c8      	asrs	r0, r1, #31
 800270a:	460c      	mov	r4, r1
 800270c:	4605      	mov	r5, r0
 800270e:	ebb2 0804 	subs.w	r8, r2, r4
 8002712:	eb63 0905 	sbc.w	r9, r3, r5
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	689a      	ldr	r2, [r3, #8]
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	4906      	ldr	r1, [pc, #24]	@ (800273c <UTILS_NanosecondsToTimespec+0x94>)
 8002724:	fb01 f303 	mul.w	r3, r1, r3
 8002728:	441a      	add	r2, r3
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	609a      	str	r2, [r3, #8]
    }
}
 800272e:	bf00      	nop
 8002730:	3718      	adds	r7, #24
 8002732:	46bd      	mov	sp, r7
 8002734:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002738:	44b82fa1 	.word	0x44b82fa1
 800273c:	3b9aca00 	.word	0x3b9aca00
 8002740:	3b9aca00 	.word	0x3b9aca00
 8002744:	00000000 	.word	0x00000000

08002748 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800274c:	b08e      	sub	sp, #56	@ 0x38
 800274e:	af00      	add	r7, sp, #0
 8002750:	6278      	str	r0, [r7, #36]	@ 0x24
 8002752:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8002754:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8002758:	2300      	movs	r3, #0
 800275a:	6013      	str	r3, [r2, #0]
 800275c:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 800275e:	f04f 0200 	mov.w	r2, #0
 8002762:	f04f 0300 	mov.w	r3, #0
 8002766:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 800276a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800276e:	4618      	mov	r0, r3
 8002770:	f005 fde0 	bl	8008334 <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002776:	17da      	asrs	r2, r3, #31
 8002778:	61bb      	str	r3, [r7, #24]
 800277a:	61fa      	str	r2, [r7, #28]
 800277c:	f04f 0200 	mov.w	r2, #0
 8002780:	f04f 0300 	mov.w	r3, #0
 8002784:	69b9      	ldr	r1, [r7, #24]
 8002786:	000b      	movs	r3, r1
 8002788:	2200      	movs	r2, #0
 800278a:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 800278e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002790:	2200      	movs	r2, #0
 8002792:	461c      	mov	r4, r3
 8002794:	4615      	mov	r5, r2
 8002796:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800279a:	1911      	adds	r1, r2, r4
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	416b      	adcs	r3, r5
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80027a6:	e9c7 340c 	strd	r3, r4, [r7, #48]	@ 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 80027aa:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80027ae:	4602      	mov	r2, r0
 80027b0:	460b      	mov	r3, r1
 80027b2:	f04f 0400 	mov.w	r4, #0
 80027b6:	f04f 0500 	mov.w	r5, #0
 80027ba:	015d      	lsls	r5, r3, #5
 80027bc:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80027c0:	0154      	lsls	r4, r2, #5
 80027c2:	4622      	mov	r2, r4
 80027c4:	462b      	mov	r3, r5
 80027c6:	ebb2 0800 	subs.w	r8, r2, r0
 80027ca:	eb63 0901 	sbc.w	r9, r3, r1
 80027ce:	f04f 0200 	mov.w	r2, #0
 80027d2:	f04f 0300 	mov.w	r3, #0
 80027d6:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80027da:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 80027de:	ea4f 2248 	mov.w	r2, r8, lsl #9
 80027e2:	4690      	mov	r8, r2
 80027e4:	4699      	mov	r9, r3
 80027e6:	eb18 0a00 	adds.w	sl, r8, r0
 80027ea:	eb49 0b01 	adc.w	fp, r9, r1
 80027ee:	f04f 0200 	mov.w	r2, #0
 80027f2:	f04f 0300 	mov.w	r3, #0
 80027f6:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80027fa:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80027fe:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002802:	ebb2 040a 	subs.w	r4, r2, sl
 8002806:	603c      	str	r4, [r7, #0]
 8002808:	eb63 030b 	sbc.w	r3, r3, fp
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002812:	4623      	mov	r3, r4
 8002814:	181b      	adds	r3, r3, r0
 8002816:	613b      	str	r3, [r7, #16]
 8002818:	462b      	mov	r3, r5
 800281a:	eb41 0303 	adc.w	r3, r1, r3
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	6a3a      	ldr	r2, [r7, #32]
 8002822:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002826:	f7ff ff3f 	bl	80026a8 <UTILS_NanosecondsToTimespec>

    return 0;
 800282a:	2300      	movs	r3, #0
 800282c:	4618      	mov	r0, r3
 800282e:	3738      	adds	r7, #56	@ 0x38
 8002830:	46bd      	mov	sp, r7
 8002832:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800283e:	2300      	movs	r3, #0
 8002840:	607b      	str	r3, [r7, #4]
 8002842:	4b12      	ldr	r3, [pc, #72]	@ (800288c <HAL_MspInit+0x54>)
 8002844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002846:	4a11      	ldr	r2, [pc, #68]	@ (800288c <HAL_MspInit+0x54>)
 8002848:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800284c:	6453      	str	r3, [r2, #68]	@ 0x44
 800284e:	4b0f      	ldr	r3, [pc, #60]	@ (800288c <HAL_MspInit+0x54>)
 8002850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002856:	607b      	str	r3, [r7, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	603b      	str	r3, [r7, #0]
 800285e:	4b0b      	ldr	r3, [pc, #44]	@ (800288c <HAL_MspInit+0x54>)
 8002860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002862:	4a0a      	ldr	r2, [pc, #40]	@ (800288c <HAL_MspInit+0x54>)
 8002864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002868:	6413      	str	r3, [r2, #64]	@ 0x40
 800286a:	4b08      	ldr	r3, [pc, #32]	@ (800288c <HAL_MspInit+0x54>)
 800286c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002872:	603b      	str	r3, [r7, #0]
 8002874:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002876:	2200      	movs	r2, #0
 8002878:	210f      	movs	r1, #15
 800287a:	f06f 0001 	mvn.w	r0, #1
 800287e:	f000 fc5a 	bl	8003136 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002882:	bf00      	nop
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	40023800 	.word	0x40023800

08002890 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b08a      	sub	sp, #40	@ 0x28
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002898:	f107 0314 	add.w	r3, r7, #20
 800289c:	2200      	movs	r2, #0
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	605a      	str	r2, [r3, #4]
 80028a2:	609a      	str	r2, [r3, #8]
 80028a4:	60da      	str	r2, [r3, #12]
 80028a6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a21      	ldr	r2, [pc, #132]	@ (8002934 <HAL_I2C_MspInit+0xa4>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d13c      	bne.n	800292c <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	613b      	str	r3, [r7, #16]
 80028b6:	4b20      	ldr	r3, [pc, #128]	@ (8002938 <HAL_I2C_MspInit+0xa8>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002938 <HAL_I2C_MspInit+0xa8>)
 80028bc:	f043 0302 	orr.w	r3, r3, #2
 80028c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028c2:	4b1d      	ldr	r3, [pc, #116]	@ (8002938 <HAL_I2C_MspInit+0xa8>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	613b      	str	r3, [r7, #16]
 80028cc:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80028d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028d4:	2312      	movs	r3, #18
 80028d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d8:	2300      	movs	r3, #0
 80028da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028dc:	2303      	movs	r3, #3
 80028de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80028e0:	2304      	movs	r3, #4
 80028e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028e4:	f107 0314 	add.w	r3, r7, #20
 80028e8:	4619      	mov	r1, r3
 80028ea:	4814      	ldr	r0, [pc, #80]	@ (800293c <HAL_I2C_MspInit+0xac>)
 80028ec:	f001 f85c 	bl	80039a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80028f0:	2308      	movs	r3, #8
 80028f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028f4:	2312      	movs	r3, #18
 80028f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	2300      	movs	r3, #0
 80028fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fc:	2303      	movs	r3, #3
 80028fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8002900:	2309      	movs	r3, #9
 8002902:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002904:	f107 0314 	add.w	r3, r7, #20
 8002908:	4619      	mov	r1, r3
 800290a:	480c      	ldr	r0, [pc, #48]	@ (800293c <HAL_I2C_MspInit+0xac>)
 800290c:	f001 f84c 	bl	80039a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002910:	2300      	movs	r3, #0
 8002912:	60fb      	str	r3, [r7, #12]
 8002914:	4b08      	ldr	r3, [pc, #32]	@ (8002938 <HAL_I2C_MspInit+0xa8>)
 8002916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002918:	4a07      	ldr	r2, [pc, #28]	@ (8002938 <HAL_I2C_MspInit+0xa8>)
 800291a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800291e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002920:	4b05      	ldr	r3, [pc, #20]	@ (8002938 <HAL_I2C_MspInit+0xa8>)
 8002922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002924:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002928:	60fb      	str	r3, [r7, #12]
 800292a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800292c:	bf00      	nop
 800292e:	3728      	adds	r7, #40	@ 0x28
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40005800 	.word	0x40005800
 8002938:	40023800 	.word	0x40023800
 800293c:	40020400 	.word	0x40020400

08002940 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b08a      	sub	sp, #40	@ 0x28
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002948:	f107 0314 	add.w	r3, r7, #20
 800294c:	2200      	movs	r2, #0
 800294e:	601a      	str	r2, [r3, #0]
 8002950:	605a      	str	r2, [r3, #4]
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	60da      	str	r2, [r3, #12]
 8002956:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a4d      	ldr	r2, [pc, #308]	@ (8002a94 <HAL_UART_MspInit+0x154>)
 800295e:	4293      	cmp	r3, r2
 8002960:	f040 8093 	bne.w	8002a8a <HAL_UART_MspInit+0x14a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002964:	2300      	movs	r3, #0
 8002966:	613b      	str	r3, [r7, #16]
 8002968:	4b4b      	ldr	r3, [pc, #300]	@ (8002a98 <HAL_UART_MspInit+0x158>)
 800296a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296c:	4a4a      	ldr	r2, [pc, #296]	@ (8002a98 <HAL_UART_MspInit+0x158>)
 800296e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002972:	6413      	str	r3, [r2, #64]	@ 0x40
 8002974:	4b48      	ldr	r3, [pc, #288]	@ (8002a98 <HAL_UART_MspInit+0x158>)
 8002976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002978:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297c:	613b      	str	r3, [r7, #16]
 800297e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002980:	2300      	movs	r3, #0
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	4b44      	ldr	r3, [pc, #272]	@ (8002a98 <HAL_UART_MspInit+0x158>)
 8002986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002988:	4a43      	ldr	r2, [pc, #268]	@ (8002a98 <HAL_UART_MspInit+0x158>)
 800298a:	f043 0301 	orr.w	r3, r3, #1
 800298e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002990:	4b41      	ldr	r3, [pc, #260]	@ (8002a98 <HAL_UART_MspInit+0x158>)
 8002992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002994:	f003 0301 	and.w	r3, r3, #1
 8002998:	60fb      	str	r3, [r7, #12]
 800299a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800299c:	230c      	movs	r3, #12
 800299e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a0:	2302      	movs	r3, #2
 80029a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a4:	2300      	movs	r3, #0
 80029a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029a8:	2303      	movs	r3, #3
 80029aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029ac:	2307      	movs	r3, #7
 80029ae:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b0:	f107 0314 	add.w	r3, r7, #20
 80029b4:	4619      	mov	r1, r3
 80029b6:	4839      	ldr	r0, [pc, #228]	@ (8002a9c <HAL_UART_MspInit+0x15c>)
 80029b8:	f000 fff6 	bl	80039a8 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80029bc:	4b38      	ldr	r3, [pc, #224]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 80029be:	4a39      	ldr	r2, [pc, #228]	@ (8002aa4 <HAL_UART_MspInit+0x164>)
 80029c0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80029c2:	4b37      	ldr	r3, [pc, #220]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 80029c4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80029c8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029ca:	4b35      	ldr	r3, [pc, #212]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029d0:	4b33      	ldr	r3, [pc, #204]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029d6:	4b32      	ldr	r3, [pc, #200]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 80029d8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80029dc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80029de:	4b30      	ldr	r3, [pc, #192]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80029e4:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80029ea:	4b2d      	ldr	r3, [pc, #180]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 80029ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80029f0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80029f2:	4b2b      	ldr	r3, [pc, #172]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 80029f4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80029f8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029fa:	4b29      	ldr	r3, [pc, #164]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002a00:	4827      	ldr	r0, [pc, #156]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 8002a02:	f000 fbcf 	bl	80031a4 <HAL_DMA_Init>
 8002a06:	4603      	mov	r3, r0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d001      	beq.n	8002a10 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8002a0c:	f7ff fdaa 	bl	8002564 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a23      	ldr	r2, [pc, #140]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 8002a14:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002a16:	4a22      	ldr	r2, [pc, #136]	@ (8002aa0 <HAL_UART_MspInit+0x160>)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002a1c:	4b22      	ldr	r3, [pc, #136]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a1e:	4a23      	ldr	r2, [pc, #140]	@ (8002aac <HAL_UART_MspInit+0x16c>)
 8002a20:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002a22:	4b21      	ldr	r3, [pc, #132]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a24:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a28:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a2c:	2240      	movs	r2, #64	@ 0x40
 8002a2e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a30:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a36:	4b1c      	ldr	r3, [pc, #112]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a38:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a3c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a3e:	4b1a      	ldr	r3, [pc, #104]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a44:	4b18      	ldr	r3, [pc, #96]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002a4a:	4b17      	ldr	r3, [pc, #92]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002a50:	4b15      	ldr	r3, [pc, #84]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a52:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002a56:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a58:	4b13      	ldr	r3, [pc, #76]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002a5e:	4812      	ldr	r0, [pc, #72]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a60:	f000 fba0 	bl	80031a4 <HAL_DMA_Init>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 8002a6a:	f7ff fd7b 	bl	8002564 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4a0d      	ldr	r2, [pc, #52]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a72:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a74:	4a0c      	ldr	r2, [pc, #48]	@ (8002aa8 <HAL_UART_MspInit+0x168>)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	2105      	movs	r1, #5
 8002a7e:	2026      	movs	r0, #38	@ 0x26
 8002a80:	f000 fb59 	bl	8003136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a84:	2026      	movs	r0, #38	@ 0x26
 8002a86:	f000 fb72 	bl	800316e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002a8a:	bf00      	nop
 8002a8c:	3728      	adds	r7, #40	@ 0x28
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	40004400 	.word	0x40004400
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40020000 	.word	0x40020000
 8002aa0:	20006b60 	.word	0x20006b60
 8002aa4:	40026088 	.word	0x40026088
 8002aa8:	20006bc0 	.word	0x20006bc0
 8002aac:	400260a0 	.word	0x400260a0

08002ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ab4:	bf00      	nop
 8002ab6:	e7fd      	b.n	8002ab4 <NMI_Handler+0x4>

08002ab8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002abc:	bf00      	nop
 8002abe:	e7fd      	b.n	8002abc <HardFault_Handler+0x4>

08002ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ac4:	bf00      	nop
 8002ac6:	e7fd      	b.n	8002ac4 <MemManage_Handler+0x4>

08002ac8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002acc:	bf00      	nop
 8002ace:	e7fd      	b.n	8002acc <BusFault_Handler+0x4>

08002ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ad4:	bf00      	nop
 8002ad6:	e7fd      	b.n	8002ad4 <UsageFault_Handler+0x4>

08002ad8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002adc:	bf00      	nop
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr

08002ae6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002aea:	f000 fa29 	bl	8002f40 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8002aee:	f005 fdab 	bl	8008648 <xTaskGetSchedulerState>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d001      	beq.n	8002afc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002af8:	f006 fba6 	bl	8009248 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002afc:	bf00      	nop
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002b04:	4802      	ldr	r0, [pc, #8]	@ (8002b10 <DMA1_Stream5_IRQHandler+0x10>)
 8002b06:	f000 fce5 	bl	80034d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002b0a:	bf00      	nop
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	20006b60 	.word	0x20006b60

08002b14 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002b18:	4802      	ldr	r0, [pc, #8]	@ (8002b24 <DMA1_Stream6_IRQHandler+0x10>)
 8002b1a:	f000 fcdb 	bl	80034d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002b1e:	bf00      	nop
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	20006bc0 	.word	0x20006bc0

08002b28 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002b2c:	4802      	ldr	r0, [pc, #8]	@ (8002b38 <USART2_IRQHandler+0x10>)
 8002b2e:	f002 fedf 	bl	80058f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002b32:	bf00      	nop
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	20006b18 	.word	0x20006b18

08002b3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  return 1;
 8002b40:	2301      	movs	r3, #1
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <_kill>:

int _kill(int pid, int sig)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	b082      	sub	sp, #8
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002b56:	f017 f87b 	bl	8019c50 <__errno>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2216      	movs	r2, #22
 8002b5e:	601a      	str	r2, [r3, #0]
  return -1;
 8002b60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3708      	adds	r7, #8
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <_exit>:

void _exit (int status)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002b74:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002b78:	6878      	ldr	r0, [r7, #4]
 8002b7a:	f7ff ffe7 	bl	8002b4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002b7e:	bf00      	nop
 8002b80:	e7fd      	b.n	8002b7e <_exit+0x12>

08002b82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b086      	sub	sp, #24
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	60f8      	str	r0, [r7, #12]
 8002b8a:	60b9      	str	r1, [r7, #8]
 8002b8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b8e:	2300      	movs	r3, #0
 8002b90:	617b      	str	r3, [r7, #20]
 8002b92:	e00a      	b.n	8002baa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b94:	f3af 8000 	nop.w
 8002b98:	4601      	mov	r1, r0
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	1c5a      	adds	r2, r3, #1
 8002b9e:	60ba      	str	r2, [r7, #8]
 8002ba0:	b2ca      	uxtb	r2, r1
 8002ba2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	617b      	str	r3, [r7, #20]
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	dbf0      	blt.n	8002b94 <_read+0x12>
  }

  return len;
 8002bb2:	687b      	ldr	r3, [r7, #4]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bc8:	2300      	movs	r3, #0
 8002bca:	617b      	str	r3, [r7, #20]
 8002bcc:	e009      	b.n	8002be2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	1c5a      	adds	r2, r3, #1
 8002bd2:	60ba      	str	r2, [r7, #8]
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	3301      	adds	r3, #1
 8002be0:	617b      	str	r3, [r7, #20]
 8002be2:	697a      	ldr	r2, [r7, #20]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	dbf1      	blt.n	8002bce <_write+0x12>
  }
  return len;
 8002bea:	687b      	ldr	r3, [r7, #4]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3718      	adds	r7, #24
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <_close>:

int _close(int file)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002bfc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	370c      	adds	r7, #12
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr

08002c0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
 8002c14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c1c:	605a      	str	r2, [r3, #4]
  return 0;
 8002c1e:	2300      	movs	r3, #0
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr

08002c2c <_isatty>:

int _isatty(int file)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b083      	sub	sp, #12
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c34:	2301      	movs	r3, #1
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b085      	sub	sp, #20
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	60f8      	str	r0, [r7, #12]
 8002c4a:	60b9      	str	r1, [r7, #8]
 8002c4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	3714      	adds	r7, #20
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr

08002c5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002c64:	4a14      	ldr	r2, [pc, #80]	@ (8002cb8 <_sbrk+0x5c>)
 8002c66:	4b15      	ldr	r3, [pc, #84]	@ (8002cbc <_sbrk+0x60>)
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002c70:	4b13      	ldr	r3, [pc, #76]	@ (8002cc0 <_sbrk+0x64>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d102      	bne.n	8002c7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002c78:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <_sbrk+0x64>)
 8002c7a:	4a12      	ldr	r2, [pc, #72]	@ (8002cc4 <_sbrk+0x68>)
 8002c7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002c7e:	4b10      	ldr	r3, [pc, #64]	@ (8002cc0 <_sbrk+0x64>)
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4413      	add	r3, r2
 8002c86:	693a      	ldr	r2, [r7, #16]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d207      	bcs.n	8002c9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c8c:	f016 ffe0 	bl	8019c50 <__errno>
 8002c90:	4603      	mov	r3, r0
 8002c92:	220c      	movs	r2, #12
 8002c94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002c9a:	e009      	b.n	8002cb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c9c:	4b08      	ldr	r3, [pc, #32]	@ (8002cc0 <_sbrk+0x64>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ca2:	4b07      	ldr	r3, [pc, #28]	@ (8002cc0 <_sbrk+0x64>)
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4413      	add	r3, r2
 8002caa:	4a05      	ldr	r2, [pc, #20]	@ (8002cc0 <_sbrk+0x64>)
 8002cac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002cae:	68fb      	ldr	r3, [r7, #12]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3718      	adds	r7, #24
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	20020000 	.word	0x20020000
 8002cbc:	00000400 	.word	0x00000400
 8002cc0:	2000708c 	.word	0x2000708c
 8002cc4:	200114b8 	.word	0x200114b8

08002cc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ccc:	4b06      	ldr	r3, [pc, #24]	@ (8002ce8 <SystemInit+0x20>)
 8002cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd2:	4a05      	ldr	r2, [pc, #20]	@ (8002ce8 <SystemInit+0x20>)
 8002cd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002cd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002cdc:	bf00      	nop
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
 8002ce6:	bf00      	nop
 8002ce8:	e000ed00 	.word	0xe000ed00

08002cec <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002cfa:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8002cfc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002d00:	4904      	ldr	r1, [pc, #16]	@ (8002d14 <cubemx_transport_open+0x28>)
 8002d02:	68f8      	ldr	r0, [r7, #12]
 8002d04:	f002 fd50 	bl	80057a8 <HAL_UART_Receive_DMA>
    return true;
 8002d08:	2301      	movs	r3, #1
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20007090 	.word	0x20007090

08002d18 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b084      	sub	sp, #16
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002d26:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f002 fd62 	bl	80057f2 <HAL_UART_DMAStop>
    return true;
 8002d2e:	2301      	movs	r3, #1
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3710      	adds	r7, #16
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b086      	sub	sp, #24
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	607a      	str	r2, [r7, #4]
 8002d44:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002d4c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8002d4e:	697b      	ldr	r3, [r7, #20]
 8002d50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b20      	cmp	r3, #32
 8002d58:	d11c      	bne.n	8002d94 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	461a      	mov	r2, r3
 8002d60:	68b9      	ldr	r1, [r7, #8]
 8002d62:	6978      	ldr	r0, [r7, #20]
 8002d64:	f002 fca4 	bl	80056b0 <HAL_UART_Transmit_DMA>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002d6c:	e002      	b.n	8002d74 <cubemx_transport_write+0x3c>
            osDelay(1);
 8002d6e:	2001      	movs	r0, #1
 8002d70:	f003 ffec 	bl	8006d4c <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8002d74:	7cfb      	ldrb	r3, [r7, #19]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d105      	bne.n	8002d86 <cubemx_transport_write+0x4e>
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b20      	cmp	r3, #32
 8002d84:	d1f3      	bne.n	8002d6e <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 8002d86:	7cfb      	ldrb	r3, [r7, #19]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d101      	bne.n	8002d90 <cubemx_transport_write+0x58>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	e002      	b.n	8002d96 <cubemx_transport_write+0x5e>
 8002d90:	2300      	movs	r3, #0
 8002d92:	e000      	b.n	8002d96 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8002d94:	2300      	movs	r3, #0
    }
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3718      	adds	r7, #24
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
	...

08002da0 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b088      	sub	sp, #32
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
 8002dac:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f8d3 328c 	ldr.w	r3, [r3, #652]	@ 0x28c
 8002db4:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8002db6:	2300      	movs	r3, #0
 8002db8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8002dba:	b672      	cpsid	i
}
 8002dbc:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 8002dca:	4a1c      	ldr	r2, [pc, #112]	@ (8002e3c <cubemx_transport_read+0x9c>)
 8002dcc:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002dce:	b662      	cpsie	i
}
 8002dd0:	bf00      	nop
        __enable_irq();
        ms_used++;
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8002dd8:	2001      	movs	r0, #1
 8002dda:	f003 ffb7 	bl	8006d4c <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8002dde:	4b18      	ldr	r3, [pc, #96]	@ (8002e40 <cubemx_transport_read+0xa0>)
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	4b16      	ldr	r3, [pc, #88]	@ (8002e3c <cubemx_transport_read+0x9c>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d103      	bne.n	8002df2 <cubemx_transport_read+0x52>
 8002dea:	69fa      	ldr	r2, [r7, #28]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	dbe3      	blt.n	8002dba <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8002df2:	2300      	movs	r3, #0
 8002df4:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002df6:	e011      	b.n	8002e1c <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8002df8:	4b11      	ldr	r3, [pc, #68]	@ (8002e40 <cubemx_transport_read+0xa0>)
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	68b9      	ldr	r1, [r7, #8]
 8002dfe:	69bb      	ldr	r3, [r7, #24]
 8002e00:	440b      	add	r3, r1
 8002e02:	4910      	ldr	r1, [pc, #64]	@ (8002e44 <cubemx_transport_read+0xa4>)
 8002e04:	5c8a      	ldrb	r2, [r1, r2]
 8002e06:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8002e08:	4b0d      	ldr	r3, [pc, #52]	@ (8002e40 <cubemx_transport_read+0xa0>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e12:	4a0b      	ldr	r2, [pc, #44]	@ (8002e40 <cubemx_transport_read+0xa0>)
 8002e14:	6013      	str	r3, [r2, #0]
        wrote++;
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8002e1c:	4b08      	ldr	r3, [pc, #32]	@ (8002e40 <cubemx_transport_read+0xa0>)
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	4b06      	ldr	r3, [pc, #24]	@ (8002e3c <cubemx_transport_read+0x9c>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d003      	beq.n	8002e30 <cubemx_transport_read+0x90>
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d3e3      	bcc.n	8002df8 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8002e30:	69bb      	ldr	r3, [r7, #24]
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3720      	adds	r7, #32
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20007894 	.word	0x20007894
 8002e40:	20007890 	.word	0x20007890
 8002e44:	20007090 	.word	0x20007090

08002e48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002e80 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002e4c:	f7ff ff3c 	bl	8002cc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002e50:	480c      	ldr	r0, [pc, #48]	@ (8002e84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002e52:	490d      	ldr	r1, [pc, #52]	@ (8002e88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002e54:	4a0d      	ldr	r2, [pc, #52]	@ (8002e8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e58:	e002      	b.n	8002e60 <LoopCopyDataInit>

08002e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e5e:	3304      	adds	r3, #4

08002e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e64:	d3f9      	bcc.n	8002e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e66:	4a0a      	ldr	r2, [pc, #40]	@ (8002e90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002e68:	4c0a      	ldr	r4, [pc, #40]	@ (8002e94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e6c:	e001      	b.n	8002e72 <LoopFillZerobss>

08002e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e70:	3204      	adds	r2, #4

08002e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e74:	d3fb      	bcc.n	8002e6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e76:	f016 fef1 	bl	8019c5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e7a:	f7fe fde9 	bl	8001a50 <main>
  bx  lr    
 8002e7e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e88:	20002e90 	.word	0x20002e90
  ldr r2, =_sidata
 8002e8c:	0801de4c 	.word	0x0801de4c
  ldr r2, =_sbss
 8002e90:	20002e90 	.word	0x20002e90
  ldr r4, =_ebss
 8002e94:	200114b8 	.word	0x200114b8

08002e98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e98:	e7fe      	b.n	8002e98 <ADC_IRQHandler>
	...

08002e9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ea0:	4b0e      	ldr	r3, [pc, #56]	@ (8002edc <HAL_Init+0x40>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a0d      	ldr	r2, [pc, #52]	@ (8002edc <HAL_Init+0x40>)
 8002ea6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002eaa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002eac:	4b0b      	ldr	r3, [pc, #44]	@ (8002edc <HAL_Init+0x40>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a0a      	ldr	r2, [pc, #40]	@ (8002edc <HAL_Init+0x40>)
 8002eb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002eb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002eb8:	4b08      	ldr	r3, [pc, #32]	@ (8002edc <HAL_Init+0x40>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a07      	ldr	r2, [pc, #28]	@ (8002edc <HAL_Init+0x40>)
 8002ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ec2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ec4:	2003      	movs	r0, #3
 8002ec6:	f000 f92b 	bl	8003120 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002eca:	200f      	movs	r0, #15
 8002ecc:	f000 f808 	bl	8002ee0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ed0:	f7ff fcb2 	bl	8002838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40023c00 	.word	0x40023c00

08002ee0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ee8:	4b12      	ldr	r3, [pc, #72]	@ (8002f34 <HAL_InitTick+0x54>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	4b12      	ldr	r3, [pc, #72]	@ (8002f38 <HAL_InitTick+0x58>)
 8002eee:	781b      	ldrb	r3, [r3, #0]
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002ef6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 f943 	bl	800318a <HAL_SYSTICK_Config>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e00e      	b.n	8002f2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2b0f      	cmp	r3, #15
 8002f12:	d80a      	bhi.n	8002f2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f14:	2200      	movs	r2, #0
 8002f16:	6879      	ldr	r1, [r7, #4]
 8002f18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002f1c:	f000 f90b 	bl	8003136 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f20:	4a06      	ldr	r2, [pc, #24]	@ (8002f3c <HAL_InitTick+0x5c>)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	e000      	b.n	8002f2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	20000014 	.word	0x20000014
 8002f38:	2000001c 	.word	0x2000001c
 8002f3c:	20000018 	.word	0x20000018

08002f40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f44:	4b06      	ldr	r3, [pc, #24]	@ (8002f60 <HAL_IncTick+0x20>)
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	461a      	mov	r2, r3
 8002f4a:	4b06      	ldr	r3, [pc, #24]	@ (8002f64 <HAL_IncTick+0x24>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4413      	add	r3, r2
 8002f50:	4a04      	ldr	r2, [pc, #16]	@ (8002f64 <HAL_IncTick+0x24>)
 8002f52:	6013      	str	r3, [r2, #0]
}
 8002f54:	bf00      	nop
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	2000001c 	.word	0x2000001c
 8002f64:	20007898 	.word	0x20007898

08002f68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f6c:	4b03      	ldr	r3, [pc, #12]	@ (8002f7c <HAL_GetTick+0x14>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	20007898 	.word	0x20007898

08002f80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f003 0307 	and.w	r3, r3, #7
 8002f8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f90:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f92:	68db      	ldr	r3, [r3, #12]
 8002f94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f96:	68ba      	ldr	r2, [r7, #8]
 8002f98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fb2:	4a04      	ldr	r2, [pc, #16]	@ (8002fc4 <__NVIC_SetPriorityGrouping+0x44>)
 8002fb4:	68bb      	ldr	r3, [r7, #8]
 8002fb6:	60d3      	str	r3, [r2, #12]
}
 8002fb8:	bf00      	nop
 8002fba:	3714      	adds	r7, #20
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc2:	4770      	bx	lr
 8002fc4:	e000ed00 	.word	0xe000ed00

08002fc8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fcc:	4b04      	ldr	r3, [pc, #16]	@ (8002fe0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	0a1b      	lsrs	r3, r3, #8
 8002fd2:	f003 0307 	and.w	r3, r3, #7
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	db0b      	blt.n	800300e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	f003 021f 	and.w	r2, r3, #31
 8002ffc:	4907      	ldr	r1, [pc, #28]	@ (800301c <__NVIC_EnableIRQ+0x38>)
 8002ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003002:	095b      	lsrs	r3, r3, #5
 8003004:	2001      	movs	r0, #1
 8003006:	fa00 f202 	lsl.w	r2, r0, r2
 800300a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	e000e100 	.word	0xe000e100

08003020 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	4603      	mov	r3, r0
 8003028:	6039      	str	r1, [r7, #0]
 800302a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800302c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003030:	2b00      	cmp	r3, #0
 8003032:	db0a      	blt.n	800304a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	b2da      	uxtb	r2, r3
 8003038:	490c      	ldr	r1, [pc, #48]	@ (800306c <__NVIC_SetPriority+0x4c>)
 800303a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303e:	0112      	lsls	r2, r2, #4
 8003040:	b2d2      	uxtb	r2, r2
 8003042:	440b      	add	r3, r1
 8003044:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003048:	e00a      	b.n	8003060 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	b2da      	uxtb	r2, r3
 800304e:	4908      	ldr	r1, [pc, #32]	@ (8003070 <__NVIC_SetPriority+0x50>)
 8003050:	79fb      	ldrb	r3, [r7, #7]
 8003052:	f003 030f 	and.w	r3, r3, #15
 8003056:	3b04      	subs	r3, #4
 8003058:	0112      	lsls	r2, r2, #4
 800305a:	b2d2      	uxtb	r2, r2
 800305c:	440b      	add	r3, r1
 800305e:	761a      	strb	r2, [r3, #24]
}
 8003060:	bf00      	nop
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr
 800306c:	e000e100 	.word	0xe000e100
 8003070:	e000ed00 	.word	0xe000ed00

08003074 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003074:	b480      	push	{r7}
 8003076:	b089      	sub	sp, #36	@ 0x24
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f003 0307 	and.w	r3, r3, #7
 8003086:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003088:	69fb      	ldr	r3, [r7, #28]
 800308a:	f1c3 0307 	rsb	r3, r3, #7
 800308e:	2b04      	cmp	r3, #4
 8003090:	bf28      	it	cs
 8003092:	2304      	movcs	r3, #4
 8003094:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	3304      	adds	r3, #4
 800309a:	2b06      	cmp	r3, #6
 800309c:	d902      	bls.n	80030a4 <NVIC_EncodePriority+0x30>
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3b03      	subs	r3, #3
 80030a2:	e000      	b.n	80030a6 <NVIC_EncodePriority+0x32>
 80030a4:	2300      	movs	r3, #0
 80030a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	fa02 f303 	lsl.w	r3, r2, r3
 80030b2:	43da      	mvns	r2, r3
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	401a      	ands	r2, r3
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	fa01 f303 	lsl.w	r3, r1, r3
 80030c6:	43d9      	mvns	r1, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030cc:	4313      	orrs	r3, r2
         );
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3724      	adds	r7, #36	@ 0x24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr
	...

080030dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	3b01      	subs	r3, #1
 80030e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030ec:	d301      	bcc.n	80030f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030ee:	2301      	movs	r3, #1
 80030f0:	e00f      	b.n	8003112 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030f2:	4a0a      	ldr	r2, [pc, #40]	@ (800311c <SysTick_Config+0x40>)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	3b01      	subs	r3, #1
 80030f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030fa:	210f      	movs	r1, #15
 80030fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003100:	f7ff ff8e 	bl	8003020 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003104:	4b05      	ldr	r3, [pc, #20]	@ (800311c <SysTick_Config+0x40>)
 8003106:	2200      	movs	r2, #0
 8003108:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800310a:	4b04      	ldr	r3, [pc, #16]	@ (800311c <SysTick_Config+0x40>)
 800310c:	2207      	movs	r2, #7
 800310e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3708      	adds	r7, #8
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	e000e010 	.word	0xe000e010

08003120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7ff ff29 	bl	8002f80 <__NVIC_SetPriorityGrouping>
}
 800312e:	bf00      	nop
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003136:	b580      	push	{r7, lr}
 8003138:	b086      	sub	sp, #24
 800313a:	af00      	add	r7, sp, #0
 800313c:	4603      	mov	r3, r0
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	607a      	str	r2, [r7, #4]
 8003142:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003144:	2300      	movs	r3, #0
 8003146:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003148:	f7ff ff3e 	bl	8002fc8 <__NVIC_GetPriorityGrouping>
 800314c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	68b9      	ldr	r1, [r7, #8]
 8003152:	6978      	ldr	r0, [r7, #20]
 8003154:	f7ff ff8e 	bl	8003074 <NVIC_EncodePriority>
 8003158:	4602      	mov	r2, r0
 800315a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315e:	4611      	mov	r1, r2
 8003160:	4618      	mov	r0, r3
 8003162:	f7ff ff5d 	bl	8003020 <__NVIC_SetPriority>
}
 8003166:	bf00      	nop
 8003168:	3718      	adds	r7, #24
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b082      	sub	sp, #8
 8003172:	af00      	add	r7, sp, #0
 8003174:	4603      	mov	r3, r0
 8003176:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003178:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff ff31 	bl	8002fe4 <__NVIC_EnableIRQ>
}
 8003182:	bf00      	nop
 8003184:	3708      	adds	r7, #8
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}

0800318a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7ff ffa2 	bl	80030dc <SysTick_Config>
 8003198:	4603      	mov	r3, r0
}
 800319a:	4618      	mov	r0, r3
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
	...

080031a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80031b0:	f7ff feda 	bl	8002f68 <HAL_GetTick>
 80031b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e099      	b.n	80032f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2202      	movs	r2, #2
 80031c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f022 0201 	bic.w	r2, r2, #1
 80031de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80031e0:	e00f      	b.n	8003202 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80031e2:	f7ff fec1 	bl	8002f68 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b05      	cmp	r3, #5
 80031ee:	d908      	bls.n	8003202 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2220      	movs	r2, #32
 80031f4:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2203      	movs	r2, #3
 80031fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e078      	b.n	80032f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0301 	and.w	r3, r3, #1
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1e8      	bne.n	80031e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003218:	697a      	ldr	r2, [r7, #20]
 800321a:	4b38      	ldr	r3, [pc, #224]	@ (80032fc <HAL_DMA_Init+0x158>)
 800321c:	4013      	ands	r3, r2
 800321e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	685a      	ldr	r2, [r3, #4]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800322e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800323a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	699b      	ldr	r3, [r3, #24]
 8003240:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003246:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a1b      	ldr	r3, [r3, #32]
 800324c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800324e:	697a      	ldr	r2, [r7, #20]
 8003250:	4313      	orrs	r3, r2
 8003252:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003258:	2b04      	cmp	r3, #4
 800325a:	d107      	bne.n	800326c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003264:	4313      	orrs	r3, r2
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	4313      	orrs	r3, r2
 800326a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	697a      	ldr	r2, [r7, #20]
 8003272:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	f023 0307 	bic.w	r3, r3, #7
 8003282:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	4313      	orrs	r3, r2
 800328c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003292:	2b04      	cmp	r3, #4
 8003294:	d117      	bne.n	80032c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800329a:	697a      	ldr	r2, [r7, #20]
 800329c:	4313      	orrs	r3, r2
 800329e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00e      	beq.n	80032c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f000 fb01 	bl	80038b0 <DMA_CheckFifoParam>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d008      	beq.n	80032c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2240      	movs	r2, #64	@ 0x40
 80032b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80032c2:	2301      	movs	r3, #1
 80032c4:	e016      	b.n	80032f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 fab8 	bl	8003844 <DMA_CalcBaseAndBitshift>
 80032d4:	4603      	mov	r3, r0
 80032d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032dc:	223f      	movs	r2, #63	@ 0x3f
 80032de:	409a      	lsls	r2, r3
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2201      	movs	r2, #1
 80032ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3718      	adds	r7, #24
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	f010803f 	.word	0xf010803f

08003300 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b086      	sub	sp, #24
 8003304:	af00      	add	r7, sp, #0
 8003306:	60f8      	str	r0, [r7, #12]
 8003308:	60b9      	str	r1, [r7, #8]
 800330a:	607a      	str	r2, [r7, #4]
 800330c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800330e:	2300      	movs	r3, #0
 8003310:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003316:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800331e:	2b01      	cmp	r3, #1
 8003320:	d101      	bne.n	8003326 <HAL_DMA_Start_IT+0x26>
 8003322:	2302      	movs	r3, #2
 8003324:	e040      	b.n	80033a8 <HAL_DMA_Start_IT+0xa8>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b01      	cmp	r3, #1
 8003338:	d12f      	bne.n	800339a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2202      	movs	r2, #2
 800333e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2200      	movs	r2, #0
 8003346:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	68b9      	ldr	r1, [r7, #8]
 800334e:	68f8      	ldr	r0, [r7, #12]
 8003350:	f000 fa4a 	bl	80037e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003358:	223f      	movs	r2, #63	@ 0x3f
 800335a:	409a      	lsls	r2, r3
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f042 0216 	orr.w	r2, r2, #22
 800336e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003374:	2b00      	cmp	r3, #0
 8003376:	d007      	beq.n	8003388 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f042 0208 	orr.w	r2, r2, #8
 8003386:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f042 0201 	orr.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]
 8003398:	e005      	b.n	80033a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80033a2:	2302      	movs	r3, #2
 80033a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80033a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b084      	sub	sp, #16
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033bc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80033be:	f7ff fdd3 	bl	8002f68 <HAL_GetTick>
 80033c2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d008      	beq.n	80033e2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2280      	movs	r2, #128	@ 0x80
 80033d4:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e052      	b.n	8003488 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f022 0216 	bic.w	r2, r2, #22
 80033f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	695a      	ldr	r2, [r3, #20]
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003400:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003406:	2b00      	cmp	r3, #0
 8003408:	d103      	bne.n	8003412 <HAL_DMA_Abort+0x62>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800340e:	2b00      	cmp	r3, #0
 8003410:	d007      	beq.n	8003422 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0208 	bic.w	r2, r2, #8
 8003420:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f022 0201 	bic.w	r2, r2, #1
 8003430:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003432:	e013      	b.n	800345c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003434:	f7ff fd98 	bl	8002f68 <HAL_GetTick>
 8003438:	4602      	mov	r2, r0
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	2b05      	cmp	r3, #5
 8003440:	d90c      	bls.n	800345c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2220      	movs	r2, #32
 8003446:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2203      	movs	r2, #3
 800344c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e015      	b.n	8003488 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1e4      	bne.n	8003434 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346e:	223f      	movs	r2, #63	@ 0x3f
 8003470:	409a      	lsls	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2200      	movs	r2, #0
 8003482:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	4618      	mov	r0, r3
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d004      	beq.n	80034ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2280      	movs	r2, #128	@ 0x80
 80034a8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e00c      	b.n	80034c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2205      	movs	r2, #5
 80034b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f022 0201 	bic.w	r2, r2, #1
 80034c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034c6:	2300      	movs	r3, #0
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b086      	sub	sp, #24
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80034dc:	2300      	movs	r3, #0
 80034de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034e0:	4b8e      	ldr	r3, [pc, #568]	@ (800371c <HAL_DMA_IRQHandler+0x248>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a8e      	ldr	r2, [pc, #568]	@ (8003720 <HAL_DMA_IRQHandler+0x24c>)
 80034e6:	fba2 2303 	umull	r2, r3, r2, r3
 80034ea:	0a9b      	lsrs	r3, r3, #10
 80034ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034fe:	2208      	movs	r2, #8
 8003500:	409a      	lsls	r2, r3
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	4013      	ands	r3, r2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d01a      	beq.n	8003540 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0304 	and.w	r3, r3, #4
 8003514:	2b00      	cmp	r3, #0
 8003516:	d013      	beq.n	8003540 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f022 0204 	bic.w	r2, r2, #4
 8003526:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352c:	2208      	movs	r2, #8
 800352e:	409a      	lsls	r2, r3
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003538:	f043 0201 	orr.w	r2, r3, #1
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003544:	2201      	movs	r2, #1
 8003546:	409a      	lsls	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	4013      	ands	r3, r2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d012      	beq.n	8003576 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800355a:	2b00      	cmp	r3, #0
 800355c:	d00b      	beq.n	8003576 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003562:	2201      	movs	r2, #1
 8003564:	409a      	lsls	r2, r3
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800356e:	f043 0202 	orr.w	r2, r3, #2
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800357a:	2204      	movs	r2, #4
 800357c:	409a      	lsls	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	4013      	ands	r3, r2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d012      	beq.n	80035ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0302 	and.w	r3, r3, #2
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00b      	beq.n	80035ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003598:	2204      	movs	r2, #4
 800359a:	409a      	lsls	r2, r3
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035a4:	f043 0204 	orr.w	r2, r3, #4
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035b0:	2210      	movs	r2, #16
 80035b2:	409a      	lsls	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4013      	ands	r3, r2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d043      	beq.n	8003644 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d03c      	beq.n	8003644 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ce:	2210      	movs	r2, #16
 80035d0:	409a      	lsls	r2, r3
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d018      	beq.n	8003616 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d108      	bne.n	8003604 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d024      	beq.n	8003644 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	4798      	blx	r3
 8003602:	e01f      	b.n	8003644 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003608:	2b00      	cmp	r3, #0
 800360a:	d01b      	beq.n	8003644 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	4798      	blx	r3
 8003614:	e016      	b.n	8003644 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003620:	2b00      	cmp	r3, #0
 8003622:	d107      	bne.n	8003634 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f022 0208 	bic.w	r2, r2, #8
 8003632:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003638:	2b00      	cmp	r3, #0
 800363a:	d003      	beq.n	8003644 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003648:	2220      	movs	r2, #32
 800364a:	409a      	lsls	r2, r3
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	4013      	ands	r3, r2
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 808f 	beq.w	8003774 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0310 	and.w	r3, r3, #16
 8003660:	2b00      	cmp	r3, #0
 8003662:	f000 8087 	beq.w	8003774 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800366a:	2220      	movs	r2, #32
 800366c:	409a      	lsls	r2, r3
 800366e:	693b      	ldr	r3, [r7, #16]
 8003670:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003678:	b2db      	uxtb	r3, r3
 800367a:	2b05      	cmp	r3, #5
 800367c:	d136      	bne.n	80036ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f022 0216 	bic.w	r2, r2, #22
 800368c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	695a      	ldr	r2, [r3, #20]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800369c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d103      	bne.n	80036ae <HAL_DMA_IRQHandler+0x1da>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d007      	beq.n	80036be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f022 0208 	bic.w	r2, r2, #8
 80036bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c2:	223f      	movs	r2, #63	@ 0x3f
 80036c4:	409a      	lsls	r2, r3
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d07e      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	4798      	blx	r3
        }
        return;
 80036ea:	e079      	b.n	80037e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d01d      	beq.n	8003736 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003704:	2b00      	cmp	r3, #0
 8003706:	d10d      	bne.n	8003724 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800370c:	2b00      	cmp	r3, #0
 800370e:	d031      	beq.n	8003774 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	4798      	blx	r3
 8003718:	e02c      	b.n	8003774 <HAL_DMA_IRQHandler+0x2a0>
 800371a:	bf00      	nop
 800371c:	20000014 	.word	0x20000014
 8003720:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003728:	2b00      	cmp	r3, #0
 800372a:	d023      	beq.n	8003774 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	4798      	blx	r3
 8003734:	e01e      	b.n	8003774 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003740:	2b00      	cmp	r3, #0
 8003742:	d10f      	bne.n	8003764 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	681a      	ldr	r2, [r3, #0]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f022 0210 	bic.w	r2, r2, #16
 8003752:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003768:	2b00      	cmp	r3, #0
 800376a:	d003      	beq.n	8003774 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003778:	2b00      	cmp	r3, #0
 800377a:	d032      	beq.n	80037e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b00      	cmp	r3, #0
 8003786:	d022      	beq.n	80037ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2205      	movs	r2, #5
 800378c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 0201 	bic.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	3301      	adds	r3, #1
 80037a4:	60bb      	str	r3, [r7, #8]
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d307      	bcc.n	80037bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1f2      	bne.n	80037a0 <HAL_DMA_IRQHandler+0x2cc>
 80037ba:	e000      	b.n	80037be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80037bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2201      	movs	r2, #1
 80037c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d005      	beq.n	80037e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	4798      	blx	r3
 80037de:	e000      	b.n	80037e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80037e0:	bf00      	nop
    }
  }
}
 80037e2:	3718      	adds	r7, #24
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	60b9      	str	r1, [r7, #8]
 80037f2:	607a      	str	r2, [r7, #4]
 80037f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003804:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	683a      	ldr	r2, [r7, #0]
 800380c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	2b40      	cmp	r3, #64	@ 0x40
 8003814:	d108      	bne.n	8003828 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003826:	e007      	b.n	8003838 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	687a      	ldr	r2, [r7, #4]
 8003836:	60da      	str	r2, [r3, #12]
}
 8003838:	bf00      	nop
 800383a:	3714      	adds	r7, #20
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003844:	b480      	push	{r7}
 8003846:	b085      	sub	sp, #20
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	b2db      	uxtb	r3, r3
 8003852:	3b10      	subs	r3, #16
 8003854:	4a14      	ldr	r2, [pc, #80]	@ (80038a8 <DMA_CalcBaseAndBitshift+0x64>)
 8003856:	fba2 2303 	umull	r2, r3, r2, r3
 800385a:	091b      	lsrs	r3, r3, #4
 800385c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800385e:	4a13      	ldr	r2, [pc, #76]	@ (80038ac <DMA_CalcBaseAndBitshift+0x68>)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	4413      	add	r3, r2
 8003864:	781b      	ldrb	r3, [r3, #0]
 8003866:	461a      	mov	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2b03      	cmp	r3, #3
 8003870:	d909      	bls.n	8003886 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800387a:	f023 0303 	bic.w	r3, r3, #3
 800387e:	1d1a      	adds	r2, r3, #4
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	659a      	str	r2, [r3, #88]	@ 0x58
 8003884:	e007      	b.n	8003896 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800388e:	f023 0303 	bic.w	r3, r3, #3
 8003892:	687a      	ldr	r2, [r7, #4]
 8003894:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800389a:	4618      	mov	r0, r3
 800389c:	3714      	adds	r7, #20
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	aaaaaaab 	.word	0xaaaaaaab
 80038ac:	0801c2bc 	.word	0x0801c2bc

080038b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b085      	sub	sp, #20
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038b8:	2300      	movs	r3, #0
 80038ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d11f      	bne.n	800390a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	2b03      	cmp	r3, #3
 80038ce:	d856      	bhi.n	800397e <DMA_CheckFifoParam+0xce>
 80038d0:	a201      	add	r2, pc, #4	@ (adr r2, 80038d8 <DMA_CheckFifoParam+0x28>)
 80038d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d6:	bf00      	nop
 80038d8:	080038e9 	.word	0x080038e9
 80038dc:	080038fb 	.word	0x080038fb
 80038e0:	080038e9 	.word	0x080038e9
 80038e4:	0800397f 	.word	0x0800397f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d046      	beq.n	8003982 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038f8:	e043      	b.n	8003982 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038fe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003902:	d140      	bne.n	8003986 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003908:	e03d      	b.n	8003986 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003912:	d121      	bne.n	8003958 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	2b03      	cmp	r3, #3
 8003918:	d837      	bhi.n	800398a <DMA_CheckFifoParam+0xda>
 800391a:	a201      	add	r2, pc, #4	@ (adr r2, 8003920 <DMA_CheckFifoParam+0x70>)
 800391c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003920:	08003931 	.word	0x08003931
 8003924:	08003937 	.word	0x08003937
 8003928:	08003931 	.word	0x08003931
 800392c:	08003949 	.word	0x08003949
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	73fb      	strb	r3, [r7, #15]
      break;
 8003934:	e030      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d025      	beq.n	800398e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003946:	e022      	b.n	800398e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003950:	d11f      	bne.n	8003992 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003956:	e01c      	b.n	8003992 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003958:	68bb      	ldr	r3, [r7, #8]
 800395a:	2b02      	cmp	r3, #2
 800395c:	d903      	bls.n	8003966 <DMA_CheckFifoParam+0xb6>
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	2b03      	cmp	r3, #3
 8003962:	d003      	beq.n	800396c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003964:	e018      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	73fb      	strb	r3, [r7, #15]
      break;
 800396a:	e015      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003970:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00e      	beq.n	8003996 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	73fb      	strb	r3, [r7, #15]
      break;
 800397c:	e00b      	b.n	8003996 <DMA_CheckFifoParam+0xe6>
      break;
 800397e:	bf00      	nop
 8003980:	e00a      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;
 8003982:	bf00      	nop
 8003984:	e008      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;
 8003986:	bf00      	nop
 8003988:	e006      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;
 800398a:	bf00      	nop
 800398c:	e004      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;
 800398e:	bf00      	nop
 8003990:	e002      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;   
 8003992:	bf00      	nop
 8003994:	e000      	b.n	8003998 <DMA_CheckFifoParam+0xe8>
      break;
 8003996:	bf00      	nop
    }
  } 
  
  return status; 
 8003998:	7bfb      	ldrb	r3, [r7, #15]
}
 800399a:	4618      	mov	r0, r3
 800399c:	3714      	adds	r7, #20
 800399e:	46bd      	mov	sp, r7
 80039a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop

080039a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b089      	sub	sp, #36	@ 0x24
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
 80039b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039b6:	2300      	movs	r3, #0
 80039b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039ba:	2300      	movs	r3, #0
 80039bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039be:	2300      	movs	r3, #0
 80039c0:	61fb      	str	r3, [r7, #28]
 80039c2:	e159      	b.n	8003c78 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039c4:	2201      	movs	r2, #1
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	fa02 f303 	lsl.w	r3, r2, r3
 80039cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	697a      	ldr	r2, [r7, #20]
 80039d4:	4013      	ands	r3, r2
 80039d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	429a      	cmp	r2, r3
 80039de:	f040 8148 	bne.w	8003c72 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	2b01      	cmp	r3, #1
 80039ec:	d005      	beq.n	80039fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d130      	bne.n	8003a5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	005b      	lsls	r3, r3, #1
 8003a04:	2203      	movs	r2, #3
 8003a06:	fa02 f303 	lsl.w	r3, r2, r3
 8003a0a:	43db      	mvns	r3, r3
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	4013      	ands	r3, r2
 8003a10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	69ba      	ldr	r2, [r7, #24]
 8003a28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a30:	2201      	movs	r2, #1
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	fa02 f303 	lsl.w	r3, r2, r3
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	091b      	lsrs	r3, r3, #4
 8003a46:	f003 0201 	and.w	r2, r3, #1
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f003 0303 	and.w	r3, r3, #3
 8003a64:	2b03      	cmp	r3, #3
 8003a66:	d017      	beq.n	8003a98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	68db      	ldr	r3, [r3, #12]
 8003a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	005b      	lsls	r3, r3, #1
 8003a72:	2203      	movs	r2, #3
 8003a74:	fa02 f303 	lsl.w	r3, r2, r3
 8003a78:	43db      	mvns	r3, r3
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	689a      	ldr	r2, [r3, #8]
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	fa02 f303 	lsl.w	r3, r2, r3
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	69ba      	ldr	r2, [r7, #24]
 8003a96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f003 0303 	and.w	r3, r3, #3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d123      	bne.n	8003aec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	08da      	lsrs	r2, r3, #3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	3208      	adds	r2, #8
 8003aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	220f      	movs	r2, #15
 8003abc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	691a      	ldr	r2, [r3, #16]
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f003 0307 	and.w	r3, r3, #7
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	08da      	lsrs	r2, r3, #3
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	3208      	adds	r2, #8
 8003ae6:	69b9      	ldr	r1, [r7, #24]
 8003ae8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003af2:	69fb      	ldr	r3, [r7, #28]
 8003af4:	005b      	lsls	r3, r3, #1
 8003af6:	2203      	movs	r2, #3
 8003af8:	fa02 f303 	lsl.w	r3, r2, r3
 8003afc:	43db      	mvns	r3, r3
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	4013      	ands	r3, r2
 8003b02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	f003 0203 	and.w	r2, r3, #3
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	005b      	lsls	r3, r3, #1
 8003b10:	fa02 f303 	lsl.w	r3, r2, r3
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	69ba      	ldr	r2, [r7, #24]
 8003b1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 80a2 	beq.w	8003c72 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60fb      	str	r3, [r7, #12]
 8003b32:	4b57      	ldr	r3, [pc, #348]	@ (8003c90 <HAL_GPIO_Init+0x2e8>)
 8003b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b36:	4a56      	ldr	r2, [pc, #344]	@ (8003c90 <HAL_GPIO_Init+0x2e8>)
 8003b38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b3e:	4b54      	ldr	r3, [pc, #336]	@ (8003c90 <HAL_GPIO_Init+0x2e8>)
 8003b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b46:	60fb      	str	r3, [r7, #12]
 8003b48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b4a:	4a52      	ldr	r2, [pc, #328]	@ (8003c94 <HAL_GPIO_Init+0x2ec>)
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	089b      	lsrs	r3, r3, #2
 8003b50:	3302      	adds	r3, #2
 8003b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f003 0303 	and.w	r3, r3, #3
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	220f      	movs	r2, #15
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43db      	mvns	r3, r3
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a49      	ldr	r2, [pc, #292]	@ (8003c98 <HAL_GPIO_Init+0x2f0>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d019      	beq.n	8003baa <HAL_GPIO_Init+0x202>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a48      	ldr	r2, [pc, #288]	@ (8003c9c <HAL_GPIO_Init+0x2f4>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d013      	beq.n	8003ba6 <HAL_GPIO_Init+0x1fe>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a47      	ldr	r2, [pc, #284]	@ (8003ca0 <HAL_GPIO_Init+0x2f8>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d00d      	beq.n	8003ba2 <HAL_GPIO_Init+0x1fa>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a46      	ldr	r2, [pc, #280]	@ (8003ca4 <HAL_GPIO_Init+0x2fc>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d007      	beq.n	8003b9e <HAL_GPIO_Init+0x1f6>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a45      	ldr	r2, [pc, #276]	@ (8003ca8 <HAL_GPIO_Init+0x300>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d101      	bne.n	8003b9a <HAL_GPIO_Init+0x1f2>
 8003b96:	2304      	movs	r3, #4
 8003b98:	e008      	b.n	8003bac <HAL_GPIO_Init+0x204>
 8003b9a:	2307      	movs	r3, #7
 8003b9c:	e006      	b.n	8003bac <HAL_GPIO_Init+0x204>
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e004      	b.n	8003bac <HAL_GPIO_Init+0x204>
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	e002      	b.n	8003bac <HAL_GPIO_Init+0x204>
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e000      	b.n	8003bac <HAL_GPIO_Init+0x204>
 8003baa:	2300      	movs	r3, #0
 8003bac:	69fa      	ldr	r2, [r7, #28]
 8003bae:	f002 0203 	and.w	r2, r2, #3
 8003bb2:	0092      	lsls	r2, r2, #2
 8003bb4:	4093      	lsls	r3, r2
 8003bb6:	69ba      	ldr	r2, [r7, #24]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bbc:	4935      	ldr	r1, [pc, #212]	@ (8003c94 <HAL_GPIO_Init+0x2ec>)
 8003bbe:	69fb      	ldr	r3, [r7, #28]
 8003bc0:	089b      	lsrs	r3, r3, #2
 8003bc2:	3302      	adds	r3, #2
 8003bc4:	69ba      	ldr	r2, [r7, #24]
 8003bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003bca:	4b38      	ldr	r3, [pc, #224]	@ (8003cac <HAL_GPIO_Init+0x304>)
 8003bcc:	689b      	ldr	r3, [r3, #8]
 8003bce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	43db      	mvns	r3, r3
 8003bd4:	69ba      	ldr	r2, [r7, #24]
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d003      	beq.n	8003bee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003be6:	69ba      	ldr	r2, [r7, #24]
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003bee:	4a2f      	ldr	r2, [pc, #188]	@ (8003cac <HAL_GPIO_Init+0x304>)
 8003bf0:	69bb      	ldr	r3, [r7, #24]
 8003bf2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003bf4:	4b2d      	ldr	r3, [pc, #180]	@ (8003cac <HAL_GPIO_Init+0x304>)
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	43db      	mvns	r3, r3
 8003bfe:	69ba      	ldr	r2, [r7, #24]
 8003c00:	4013      	ands	r3, r2
 8003c02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d003      	beq.n	8003c18 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	4313      	orrs	r3, r2
 8003c16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c18:	4a24      	ldr	r2, [pc, #144]	@ (8003cac <HAL_GPIO_Init+0x304>)
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c1e:	4b23      	ldr	r3, [pc, #140]	@ (8003cac <HAL_GPIO_Init+0x304>)
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	43db      	mvns	r3, r3
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d003      	beq.n	8003c42 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003c3a:	69ba      	ldr	r2, [r7, #24]
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c42:	4a1a      	ldr	r2, [pc, #104]	@ (8003cac <HAL_GPIO_Init+0x304>)
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c48:	4b18      	ldr	r3, [pc, #96]	@ (8003cac <HAL_GPIO_Init+0x304>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	43db      	mvns	r3, r3
 8003c52:	69ba      	ldr	r2, [r7, #24]
 8003c54:	4013      	ands	r3, r2
 8003c56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	685b      	ldr	r3, [r3, #4]
 8003c5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d003      	beq.n	8003c6c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003c64:	69ba      	ldr	r2, [r7, #24]
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c6c:	4a0f      	ldr	r2, [pc, #60]	@ (8003cac <HAL_GPIO_Init+0x304>)
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	3301      	adds	r3, #1
 8003c76:	61fb      	str	r3, [r7, #28]
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	2b0f      	cmp	r3, #15
 8003c7c:	f67f aea2 	bls.w	80039c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c80:	bf00      	nop
 8003c82:	bf00      	nop
 8003c84:	3724      	adds	r7, #36	@ 0x24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	40023800 	.word	0x40023800
 8003c94:	40013800 	.word	0x40013800
 8003c98:	40020000 	.word	0x40020000
 8003c9c:	40020400 	.word	0x40020400
 8003ca0:	40020800 	.word	0x40020800
 8003ca4:	40020c00 	.word	0x40020c00
 8003ca8:	40021000 	.word	0x40021000
 8003cac:	40013c00 	.word	0x40013c00

08003cb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	460b      	mov	r3, r1
 8003cba:	807b      	strh	r3, [r7, #2]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cc0:	787b      	ldrb	r3, [r7, #1]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d003      	beq.n	8003cce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003cc6:	887a      	ldrh	r2, [r7, #2]
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ccc:	e003      	b.n	8003cd6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cce:	887b      	ldrh	r3, [r7, #2]
 8003cd0:	041a      	lsls	r2, r3, #16
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	619a      	str	r2, [r3, #24]
}
 8003cd6:	bf00      	nop
 8003cd8:	370c      	adds	r7, #12
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr

08003ce2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003ce2:	b480      	push	{r7}
 8003ce4:	b085      	sub	sp, #20
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
 8003cea:	460b      	mov	r3, r1
 8003cec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003cf4:	887a      	ldrh	r2, [r7, #2]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	041a      	lsls	r2, r3, #16
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	43d9      	mvns	r1, r3
 8003d00:	887b      	ldrh	r3, [r7, #2]
 8003d02:	400b      	ands	r3, r1
 8003d04:	431a      	orrs	r2, r3
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	619a      	str	r2, [r3, #24]
}
 8003d0a:	bf00      	nop
 8003d0c:	3714      	adds	r7, #20
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
	...

08003d18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d101      	bne.n	8003d2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e12b      	b.n	8003f82 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d106      	bne.n	8003d44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f7fe fda6 	bl	8002890 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2224      	movs	r2, #36	@ 0x24
 8003d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f022 0201 	bic.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d6a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003d7a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d7c:	f001 fc20 	bl	80055c0 <HAL_RCC_GetPCLK1Freq>
 8003d80:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	4a81      	ldr	r2, [pc, #516]	@ (8003f8c <HAL_I2C_Init+0x274>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d807      	bhi.n	8003d9c <HAL_I2C_Init+0x84>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	4a80      	ldr	r2, [pc, #512]	@ (8003f90 <HAL_I2C_Init+0x278>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	bf94      	ite	ls
 8003d94:	2301      	movls	r3, #1
 8003d96:	2300      	movhi	r3, #0
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	e006      	b.n	8003daa <HAL_I2C_Init+0x92>
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	4a7d      	ldr	r2, [pc, #500]	@ (8003f94 <HAL_I2C_Init+0x27c>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	bf94      	ite	ls
 8003da4:	2301      	movls	r3, #1
 8003da6:	2300      	movhi	r3, #0
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d001      	beq.n	8003db2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003dae:	2301      	movs	r3, #1
 8003db0:	e0e7      	b.n	8003f82 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	4a78      	ldr	r2, [pc, #480]	@ (8003f98 <HAL_I2C_Init+0x280>)
 8003db6:	fba2 2303 	umull	r2, r3, r2, r3
 8003dba:	0c9b      	lsrs	r3, r3, #18
 8003dbc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68ba      	ldr	r2, [r7, #8]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	4a6a      	ldr	r2, [pc, #424]	@ (8003f8c <HAL_I2C_Init+0x274>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d802      	bhi.n	8003dec <HAL_I2C_Init+0xd4>
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	3301      	adds	r3, #1
 8003dea:	e009      	b.n	8003e00 <HAL_I2C_Init+0xe8>
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003df2:	fb02 f303 	mul.w	r3, r2, r3
 8003df6:	4a69      	ldr	r2, [pc, #420]	@ (8003f9c <HAL_I2C_Init+0x284>)
 8003df8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dfc:	099b      	lsrs	r3, r3, #6
 8003dfe:	3301      	adds	r3, #1
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	6812      	ldr	r2, [r2, #0]
 8003e04:	430b      	orrs	r3, r1
 8003e06:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003e12:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	495c      	ldr	r1, [pc, #368]	@ (8003f8c <HAL_I2C_Init+0x274>)
 8003e1c:	428b      	cmp	r3, r1
 8003e1e:	d819      	bhi.n	8003e54 <HAL_I2C_Init+0x13c>
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	1e59      	subs	r1, r3, #1
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e2e:	1c59      	adds	r1, r3, #1
 8003e30:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003e34:	400b      	ands	r3, r1
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00a      	beq.n	8003e50 <HAL_I2C_Init+0x138>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	1e59      	subs	r1, r3, #1
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	005b      	lsls	r3, r3, #1
 8003e44:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e48:	3301      	adds	r3, #1
 8003e4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e4e:	e051      	b.n	8003ef4 <HAL_I2C_Init+0x1dc>
 8003e50:	2304      	movs	r3, #4
 8003e52:	e04f      	b.n	8003ef4 <HAL_I2C_Init+0x1dc>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d111      	bne.n	8003e80 <HAL_I2C_Init+0x168>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	1e58      	subs	r0, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6859      	ldr	r1, [r3, #4]
 8003e64:	460b      	mov	r3, r1
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	440b      	add	r3, r1
 8003e6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e6e:	3301      	adds	r3, #1
 8003e70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	bf0c      	ite	eq
 8003e78:	2301      	moveq	r3, #1
 8003e7a:	2300      	movne	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	e012      	b.n	8003ea6 <HAL_I2C_Init+0x18e>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	1e58      	subs	r0, r3, #1
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6859      	ldr	r1, [r3, #4]
 8003e88:	460b      	mov	r3, r1
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	440b      	add	r3, r1
 8003e8e:	0099      	lsls	r1, r3, #2
 8003e90:	440b      	add	r3, r1
 8003e92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e96:	3301      	adds	r3, #1
 8003e98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	bf0c      	ite	eq
 8003ea0:	2301      	moveq	r3, #1
 8003ea2:	2300      	movne	r3, #0
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_I2C_Init+0x196>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e022      	b.n	8003ef4 <HAL_I2C_Init+0x1dc>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10e      	bne.n	8003ed4 <HAL_I2C_Init+0x1bc>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	1e58      	subs	r0, r3, #1
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6859      	ldr	r1, [r3, #4]
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	440b      	add	r3, r1
 8003ec4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ec8:	3301      	adds	r3, #1
 8003eca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ed2:	e00f      	b.n	8003ef4 <HAL_I2C_Init+0x1dc>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	1e58      	subs	r0, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6859      	ldr	r1, [r3, #4]
 8003edc:	460b      	mov	r3, r1
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	0099      	lsls	r1, r3, #2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eea:	3301      	adds	r3, #1
 8003eec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ef0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003ef4:	6879      	ldr	r1, [r7, #4]
 8003ef6:	6809      	ldr	r1, [r1, #0]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	69da      	ldr	r2, [r3, #28]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a1b      	ldr	r3, [r3, #32]
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003f22:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	6911      	ldr	r1, [r2, #16]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	68d2      	ldr	r2, [r2, #12]
 8003f2e:	4311      	orrs	r1, r2
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6812      	ldr	r2, [r2, #0]
 8003f34:	430b      	orrs	r3, r1
 8003f36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	695a      	ldr	r2, [r3, #20]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	430a      	orrs	r2, r1
 8003f52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f042 0201 	orr.w	r2, r2, #1
 8003f62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	000186a0 	.word	0x000186a0
 8003f90:	001e847f 	.word	0x001e847f
 8003f94:	003d08ff 	.word	0x003d08ff
 8003f98:	431bde83 	.word	0x431bde83
 8003f9c:	10624dd3 	.word	0x10624dd3

08003fa0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b088      	sub	sp, #32
 8003fa4:	af02      	add	r7, sp, #8
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	4608      	mov	r0, r1
 8003faa:	4611      	mov	r1, r2
 8003fac:	461a      	mov	r2, r3
 8003fae:	4603      	mov	r3, r0
 8003fb0:	817b      	strh	r3, [r7, #10]
 8003fb2:	460b      	mov	r3, r1
 8003fb4:	813b      	strh	r3, [r7, #8]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fba:	f7fe ffd5 	bl	8002f68 <HAL_GetTick>
 8003fbe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	2b20      	cmp	r3, #32
 8003fca:	f040 80d9 	bne.w	8004180 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	2319      	movs	r3, #25
 8003fd4:	2201      	movs	r2, #1
 8003fd6:	496d      	ldr	r1, [pc, #436]	@ (800418c <HAL_I2C_Mem_Write+0x1ec>)
 8003fd8:	68f8      	ldr	r0, [r7, #12]
 8003fda:	f000 fc8b 	bl	80048f4 <I2C_WaitOnFlagUntilTimeout>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	e0cc      	b.n	8004182 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d101      	bne.n	8003ff6 <HAL_I2C_Mem_Write+0x56>
 8003ff2:	2302      	movs	r3, #2
 8003ff4:	e0c5      	b.n	8004182 <HAL_I2C_Mem_Write+0x1e2>
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	2201      	movs	r2, #1
 8003ffa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0301 	and.w	r3, r3, #1
 8004008:	2b01      	cmp	r3, #1
 800400a:	d007      	beq.n	800401c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f042 0201 	orr.w	r2, r2, #1
 800401a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800402a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2221      	movs	r2, #33	@ 0x21
 8004030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2240      	movs	r2, #64	@ 0x40
 8004038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2200      	movs	r2, #0
 8004040:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6a3a      	ldr	r2, [r7, #32]
 8004046:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800404c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004052:	b29a      	uxth	r2, r3
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	4a4d      	ldr	r2, [pc, #308]	@ (8004190 <HAL_I2C_Mem_Write+0x1f0>)
 800405c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800405e:	88f8      	ldrh	r0, [r7, #6]
 8004060:	893a      	ldrh	r2, [r7, #8]
 8004062:	8979      	ldrh	r1, [r7, #10]
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	9301      	str	r3, [sp, #4]
 8004068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800406a:	9300      	str	r3, [sp, #0]
 800406c:	4603      	mov	r3, r0
 800406e:	68f8      	ldr	r0, [r7, #12]
 8004070:	f000 fac2 	bl	80045f8 <I2C_RequestMemoryWrite>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d052      	beq.n	8004120 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	e081      	b.n	8004182 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 fd50 	bl	8004b28 <I2C_WaitOnTXEFlagUntilTimeout>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00d      	beq.n	80040aa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004092:	2b04      	cmp	r3, #4
 8004094:	d107      	bne.n	80040a6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040a4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e06b      	b.n	8004182 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ae:	781a      	ldrb	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ba:	1c5a      	adds	r2, r3, #1
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c4:	3b01      	subs	r3, #1
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	3b01      	subs	r3, #1
 80040d4:	b29a      	uxth	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	695b      	ldr	r3, [r3, #20]
 80040e0:	f003 0304 	and.w	r3, r3, #4
 80040e4:	2b04      	cmp	r3, #4
 80040e6:	d11b      	bne.n	8004120 <HAL_I2C_Mem_Write+0x180>
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d017      	beq.n	8004120 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f4:	781a      	ldrb	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004100:	1c5a      	adds	r2, r3, #1
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800410a:	3b01      	subs	r3, #1
 800410c:	b29a      	uxth	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004116:	b29b      	uxth	r3, r3
 8004118:	3b01      	subs	r3, #1
 800411a:	b29a      	uxth	r2, r3
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1aa      	bne.n	800407e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004128:	697a      	ldr	r2, [r7, #20]
 800412a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f000 fd43 	bl	8004bb8 <I2C_WaitOnBTFFlagUntilTimeout>
 8004132:	4603      	mov	r3, r0
 8004134:	2b00      	cmp	r3, #0
 8004136:	d00d      	beq.n	8004154 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800413c:	2b04      	cmp	r3, #4
 800413e:	d107      	bne.n	8004150 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800414e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e016      	b.n	8004182 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681a      	ldr	r2, [r3, #0]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004162:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2220      	movs	r2, #32
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800417c:	2300      	movs	r3, #0
 800417e:	e000      	b.n	8004182 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004180:	2302      	movs	r3, #2
  }
}
 8004182:	4618      	mov	r0, r3
 8004184:	3718      	adds	r7, #24
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	00100002 	.word	0x00100002
 8004190:	ffff0000 	.word	0xffff0000

08004194 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b08c      	sub	sp, #48	@ 0x30
 8004198:	af02      	add	r7, sp, #8
 800419a:	60f8      	str	r0, [r7, #12]
 800419c:	4608      	mov	r0, r1
 800419e:	4611      	mov	r1, r2
 80041a0:	461a      	mov	r2, r3
 80041a2:	4603      	mov	r3, r0
 80041a4:	817b      	strh	r3, [r7, #10]
 80041a6:	460b      	mov	r3, r1
 80041a8:	813b      	strh	r3, [r7, #8]
 80041aa:	4613      	mov	r3, r2
 80041ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041ae:	f7fe fedb 	bl	8002f68 <HAL_GetTick>
 80041b2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b20      	cmp	r3, #32
 80041be:	f040 8214 	bne.w	80045ea <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c4:	9300      	str	r3, [sp, #0]
 80041c6:	2319      	movs	r3, #25
 80041c8:	2201      	movs	r2, #1
 80041ca:	497b      	ldr	r1, [pc, #492]	@ (80043b8 <HAL_I2C_Mem_Read+0x224>)
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 fb91 	bl	80048f4 <I2C_WaitOnFlagUntilTimeout>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d001      	beq.n	80041dc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80041d8:	2302      	movs	r3, #2
 80041da:	e207      	b.n	80045ec <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d101      	bne.n	80041ea <HAL_I2C_Mem_Read+0x56>
 80041e6:	2302      	movs	r3, #2
 80041e8:	e200      	b.n	80045ec <HAL_I2C_Mem_Read+0x458>
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2201      	movs	r2, #1
 80041ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0301 	and.w	r3, r3, #1
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d007      	beq.n	8004210 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0201 	orr.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800421e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2222      	movs	r2, #34	@ 0x22
 8004224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2240      	movs	r2, #64	@ 0x40
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800423a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004240:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004246:	b29a      	uxth	r2, r3
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	4a5b      	ldr	r2, [pc, #364]	@ (80043bc <HAL_I2C_Mem_Read+0x228>)
 8004250:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004252:	88f8      	ldrh	r0, [r7, #6]
 8004254:	893a      	ldrh	r2, [r7, #8]
 8004256:	8979      	ldrh	r1, [r7, #10]
 8004258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425a:	9301      	str	r3, [sp, #4]
 800425c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800425e:	9300      	str	r3, [sp, #0]
 8004260:	4603      	mov	r3, r0
 8004262:	68f8      	ldr	r0, [r7, #12]
 8004264:	f000 fa5e 	bl	8004724 <I2C_RequestMemoryRead>
 8004268:	4603      	mov	r3, r0
 800426a:	2b00      	cmp	r3, #0
 800426c:	d001      	beq.n	8004272 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e1bc      	b.n	80045ec <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004276:	2b00      	cmp	r3, #0
 8004278:	d113      	bne.n	80042a2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800427a:	2300      	movs	r3, #0
 800427c:	623b      	str	r3, [r7, #32]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	695b      	ldr	r3, [r3, #20]
 8004284:	623b      	str	r3, [r7, #32]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	699b      	ldr	r3, [r3, #24]
 800428c:	623b      	str	r3, [r7, #32]
 800428e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800429e:	601a      	str	r2, [r3, #0]
 80042a0:	e190      	b.n	80045c4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a6:	2b01      	cmp	r3, #1
 80042a8:	d11b      	bne.n	80042e2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042ba:	2300      	movs	r3, #0
 80042bc:	61fb      	str	r3, [r7, #28]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	695b      	ldr	r3, [r3, #20]
 80042c4:	61fb      	str	r3, [r7, #28]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	61fb      	str	r3, [r7, #28]
 80042ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	e170      	b.n	80045c4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d11b      	bne.n	8004322 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681a      	ldr	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80042f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004308:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800430a:	2300      	movs	r3, #0
 800430c:	61bb      	str	r3, [r7, #24]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	695b      	ldr	r3, [r3, #20]
 8004314:	61bb      	str	r3, [r7, #24]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	61bb      	str	r3, [r7, #24]
 800431e:	69bb      	ldr	r3, [r7, #24]
 8004320:	e150      	b.n	80045c4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004322:	2300      	movs	r3, #0
 8004324:	617b      	str	r3, [r7, #20]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	617b      	str	r3, [r7, #20]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	699b      	ldr	r3, [r3, #24]
 8004334:	617b      	str	r3, [r7, #20]
 8004336:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004338:	e144      	b.n	80045c4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800433e:	2b03      	cmp	r3, #3
 8004340:	f200 80f1 	bhi.w	8004526 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004348:	2b01      	cmp	r3, #1
 800434a:	d123      	bne.n	8004394 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800434c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800434e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f000 fc79 	bl	8004c48 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e145      	b.n	80045ec <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	691a      	ldr	r2, [r3, #16]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436a:	b2d2      	uxtb	r2, r2
 800436c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004372:	1c5a      	adds	r2, r3, #1
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800437c:	3b01      	subs	r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004388:	b29b      	uxth	r3, r3
 800438a:	3b01      	subs	r3, #1
 800438c:	b29a      	uxth	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004392:	e117      	b.n	80045c4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004398:	2b02      	cmp	r3, #2
 800439a:	d14e      	bne.n	800443a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800439c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800439e:	9300      	str	r3, [sp, #0]
 80043a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043a2:	2200      	movs	r2, #0
 80043a4:	4906      	ldr	r1, [pc, #24]	@ (80043c0 <HAL_I2C_Mem_Read+0x22c>)
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f000 faa4 	bl	80048f4 <I2C_WaitOnFlagUntilTimeout>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d008      	beq.n	80043c4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e11a      	b.n	80045ec <HAL_I2C_Mem_Read+0x458>
 80043b6:	bf00      	nop
 80043b8:	00100002 	.word	0x00100002
 80043bc:	ffff0000 	.word	0xffff0000
 80043c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	691a      	ldr	r2, [r3, #16]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043de:	b2d2      	uxtb	r2, r2
 80043e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e6:	1c5a      	adds	r2, r3, #1
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f0:	3b01      	subs	r3, #1
 80043f2:	b29a      	uxth	r2, r3
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043fc:	b29b      	uxth	r3, r3
 80043fe:	3b01      	subs	r3, #1
 8004400:	b29a      	uxth	r2, r3
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	691a      	ldr	r2, [r3, #16]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004410:	b2d2      	uxtb	r2, r2
 8004412:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004418:	1c5a      	adds	r2, r3, #1
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004422:	3b01      	subs	r3, #1
 8004424:	b29a      	uxth	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800442e:	b29b      	uxth	r3, r3
 8004430:	3b01      	subs	r3, #1
 8004432:	b29a      	uxth	r2, r3
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004438:	e0c4      	b.n	80045c4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800443a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004440:	2200      	movs	r2, #0
 8004442:	496c      	ldr	r1, [pc, #432]	@ (80045f4 <HAL_I2C_Mem_Read+0x460>)
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	f000 fa55 	bl	80048f4 <I2C_WaitOnFlagUntilTimeout>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d001      	beq.n	8004454 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e0cb      	b.n	80045ec <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004462:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	691a      	ldr	r2, [r3, #16]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446e:	b2d2      	uxtb	r2, r2
 8004470:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004476:	1c5a      	adds	r2, r3, #1
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004480:	3b01      	subs	r3, #1
 8004482:	b29a      	uxth	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800448c:	b29b      	uxth	r3, r3
 800448e:	3b01      	subs	r3, #1
 8004490:	b29a      	uxth	r2, r3
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800449c:	2200      	movs	r2, #0
 800449e:	4955      	ldr	r1, [pc, #340]	@ (80045f4 <HAL_I2C_Mem_Read+0x460>)
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f000 fa27 	bl	80048f4 <I2C_WaitOnFlagUntilTimeout>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d001      	beq.n	80044b0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e09d      	b.n	80045ec <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	691a      	ldr	r2, [r3, #16]
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ca:	b2d2      	uxtb	r2, r2
 80044cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d2:	1c5a      	adds	r2, r3, #1
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044dc:	3b01      	subs	r3, #1
 80044de:	b29a      	uxth	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	3b01      	subs	r3, #1
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	691a      	ldr	r2, [r3, #16]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044fc:	b2d2      	uxtb	r2, r2
 80044fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800450e:	3b01      	subs	r3, #1
 8004510:	b29a      	uxth	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800451a:	b29b      	uxth	r3, r3
 800451c:	3b01      	subs	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004524:	e04e      	b.n	80045c4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004528:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800452a:	68f8      	ldr	r0, [r7, #12]
 800452c:	f000 fb8c 	bl	8004c48 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004530:	4603      	mov	r3, r0
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e058      	b.n	80045ec <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	691a      	ldr	r2, [r3, #16]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004544:	b2d2      	uxtb	r2, r2
 8004546:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454c:	1c5a      	adds	r2, r3, #1
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004556:	3b01      	subs	r3, #1
 8004558:	b29a      	uxth	r2, r3
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004562:	b29b      	uxth	r3, r3
 8004564:	3b01      	subs	r3, #1
 8004566:	b29a      	uxth	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	695b      	ldr	r3, [r3, #20]
 8004572:	f003 0304 	and.w	r3, r3, #4
 8004576:	2b04      	cmp	r3, #4
 8004578:	d124      	bne.n	80045c4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800457e:	2b03      	cmp	r3, #3
 8004580:	d107      	bne.n	8004592 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004590:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	691a      	ldr	r2, [r3, #16]
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459c:	b2d2      	uxtb	r2, r2
 800459e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a4:	1c5a      	adds	r2, r3, #1
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ae:	3b01      	subs	r3, #1
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	f47f aeb6 	bne.w	800433a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2220      	movs	r2, #32
 80045d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80045e6:	2300      	movs	r3, #0
 80045e8:	e000      	b.n	80045ec <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80045ea:	2302      	movs	r3, #2
  }
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3728      	adds	r7, #40	@ 0x28
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}
 80045f4:	00010004 	.word	0x00010004

080045f8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b088      	sub	sp, #32
 80045fc:	af02      	add	r7, sp, #8
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	4608      	mov	r0, r1
 8004602:	4611      	mov	r1, r2
 8004604:	461a      	mov	r2, r3
 8004606:	4603      	mov	r3, r0
 8004608:	817b      	strh	r3, [r7, #10]
 800460a:	460b      	mov	r3, r1
 800460c:	813b      	strh	r3, [r7, #8]
 800460e:	4613      	mov	r3, r2
 8004610:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004620:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004624:	9300      	str	r3, [sp, #0]
 8004626:	6a3b      	ldr	r3, [r7, #32]
 8004628:	2200      	movs	r2, #0
 800462a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 f960 	bl	80048f4 <I2C_WaitOnFlagUntilTimeout>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d00d      	beq.n	8004656 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004644:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004648:	d103      	bne.n	8004652 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004650:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e05f      	b.n	8004716 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004656:	897b      	ldrh	r3, [r7, #10]
 8004658:	b2db      	uxtb	r3, r3
 800465a:	461a      	mov	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004664:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004668:	6a3a      	ldr	r2, [r7, #32]
 800466a:	492d      	ldr	r1, [pc, #180]	@ (8004720 <I2C_RequestMemoryWrite+0x128>)
 800466c:	68f8      	ldr	r0, [r7, #12]
 800466e:	f000 f9bb 	bl	80049e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d001      	beq.n	800467c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004678:	2301      	movs	r3, #1
 800467a:	e04c      	b.n	8004716 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800467c:	2300      	movs	r3, #0
 800467e:	617b      	str	r3, [r7, #20]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	617b      	str	r3, [r7, #20]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	617b      	str	r3, [r7, #20]
 8004690:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004692:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004694:	6a39      	ldr	r1, [r7, #32]
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f000 fa46 	bl	8004b28 <I2C_WaitOnTXEFlagUntilTimeout>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d00d      	beq.n	80046be <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a6:	2b04      	cmp	r3, #4
 80046a8:	d107      	bne.n	80046ba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e02b      	b.n	8004716 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046be:	88fb      	ldrh	r3, [r7, #6]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d105      	bne.n	80046d0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80046c4:	893b      	ldrh	r3, [r7, #8]
 80046c6:	b2da      	uxtb	r2, r3
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	611a      	str	r2, [r3, #16]
 80046ce:	e021      	b.n	8004714 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80046d0:	893b      	ldrh	r3, [r7, #8]
 80046d2:	0a1b      	lsrs	r3, r3, #8
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	b2da      	uxtb	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046e0:	6a39      	ldr	r1, [r7, #32]
 80046e2:	68f8      	ldr	r0, [r7, #12]
 80046e4:	f000 fa20 	bl	8004b28 <I2C_WaitOnTXEFlagUntilTimeout>
 80046e8:	4603      	mov	r3, r0
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00d      	beq.n	800470a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f2:	2b04      	cmp	r3, #4
 80046f4:	d107      	bne.n	8004706 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004704:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e005      	b.n	8004716 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800470a:	893b      	ldrh	r3, [r7, #8]
 800470c:	b2da      	uxtb	r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3718      	adds	r7, #24
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}
 800471e:	bf00      	nop
 8004720:	00010002 	.word	0x00010002

08004724 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b088      	sub	sp, #32
 8004728:	af02      	add	r7, sp, #8
 800472a:	60f8      	str	r0, [r7, #12]
 800472c:	4608      	mov	r0, r1
 800472e:	4611      	mov	r1, r2
 8004730:	461a      	mov	r2, r3
 8004732:	4603      	mov	r3, r0
 8004734:	817b      	strh	r3, [r7, #10]
 8004736:	460b      	mov	r3, r1
 8004738:	813b      	strh	r3, [r7, #8]
 800473a:	4613      	mov	r3, r2
 800473c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	681a      	ldr	r2, [r3, #0]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800474c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800475c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800475e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004760:	9300      	str	r3, [sp, #0]
 8004762:	6a3b      	ldr	r3, [r7, #32]
 8004764:	2200      	movs	r2, #0
 8004766:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800476a:	68f8      	ldr	r0, [r7, #12]
 800476c:	f000 f8c2 	bl	80048f4 <I2C_WaitOnFlagUntilTimeout>
 8004770:	4603      	mov	r3, r0
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00d      	beq.n	8004792 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004780:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004784:	d103      	bne.n	800478e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800478c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800478e:	2303      	movs	r3, #3
 8004790:	e0aa      	b.n	80048e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004792:	897b      	ldrh	r3, [r7, #10]
 8004794:	b2db      	uxtb	r3, r3
 8004796:	461a      	mov	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80047a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a4:	6a3a      	ldr	r2, [r7, #32]
 80047a6:	4952      	ldr	r1, [pc, #328]	@ (80048f0 <I2C_RequestMemoryRead+0x1cc>)
 80047a8:	68f8      	ldr	r0, [r7, #12]
 80047aa:	f000 f91d 	bl	80049e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d001      	beq.n	80047b8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e097      	b.n	80048e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047b8:	2300      	movs	r3, #0
 80047ba:	617b      	str	r3, [r7, #20]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	695b      	ldr	r3, [r3, #20]
 80047c2:	617b      	str	r3, [r7, #20]
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	617b      	str	r3, [r7, #20]
 80047cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80047ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047d0:	6a39      	ldr	r1, [r7, #32]
 80047d2:	68f8      	ldr	r0, [r7, #12]
 80047d4:	f000 f9a8 	bl	8004b28 <I2C_WaitOnTXEFlagUntilTimeout>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d00d      	beq.n	80047fa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e2:	2b04      	cmp	r3, #4
 80047e4:	d107      	bne.n	80047f6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80047f6:	2301      	movs	r3, #1
 80047f8:	e076      	b.n	80048e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80047fa:	88fb      	ldrh	r3, [r7, #6]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d105      	bne.n	800480c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004800:	893b      	ldrh	r3, [r7, #8]
 8004802:	b2da      	uxtb	r2, r3
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	611a      	str	r2, [r3, #16]
 800480a:	e021      	b.n	8004850 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800480c:	893b      	ldrh	r3, [r7, #8]
 800480e:	0a1b      	lsrs	r3, r3, #8
 8004810:	b29b      	uxth	r3, r3
 8004812:	b2da      	uxtb	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800481a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800481c:	6a39      	ldr	r1, [r7, #32]
 800481e:	68f8      	ldr	r0, [r7, #12]
 8004820:	f000 f982 	bl	8004b28 <I2C_WaitOnTXEFlagUntilTimeout>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00d      	beq.n	8004846 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800482e:	2b04      	cmp	r3, #4
 8004830:	d107      	bne.n	8004842 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004840:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e050      	b.n	80048e8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004846:	893b      	ldrh	r3, [r7, #8]
 8004848:	b2da      	uxtb	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004852:	6a39      	ldr	r1, [r7, #32]
 8004854:	68f8      	ldr	r0, [r7, #12]
 8004856:	f000 f967 	bl	8004b28 <I2C_WaitOnTXEFlagUntilTimeout>
 800485a:	4603      	mov	r3, r0
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00d      	beq.n	800487c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004864:	2b04      	cmp	r3, #4
 8004866:	d107      	bne.n	8004878 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004876:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e035      	b.n	80048e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800488a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800488c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488e:	9300      	str	r3, [sp, #0]
 8004890:	6a3b      	ldr	r3, [r7, #32]
 8004892:	2200      	movs	r2, #0
 8004894:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f000 f82b 	bl	80048f4 <I2C_WaitOnFlagUntilTimeout>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00d      	beq.n	80048c0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048b2:	d103      	bne.n	80048bc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e013      	b.n	80048e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80048c0:	897b      	ldrh	r3, [r7, #10]
 80048c2:	b2db      	uxtb	r3, r3
 80048c4:	f043 0301 	orr.w	r3, r3, #1
 80048c8:	b2da      	uxtb	r2, r3
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80048d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d2:	6a3a      	ldr	r2, [r7, #32]
 80048d4:	4906      	ldr	r1, [pc, #24]	@ (80048f0 <I2C_RequestMemoryRead+0x1cc>)
 80048d6:	68f8      	ldr	r0, [r7, #12]
 80048d8:	f000 f886 	bl	80049e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80048dc:	4603      	mov	r3, r0
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d001      	beq.n	80048e6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80048e2:	2301      	movs	r3, #1
 80048e4:	e000      	b.n	80048e8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3718      	adds	r7, #24
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	00010002 	.word	0x00010002

080048f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b084      	sub	sp, #16
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	603b      	str	r3, [r7, #0]
 8004900:	4613      	mov	r3, r2
 8004902:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004904:	e048      	b.n	8004998 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800490c:	d044      	beq.n	8004998 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800490e:	f7fe fb2b 	bl	8002f68 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	683a      	ldr	r2, [r7, #0]
 800491a:	429a      	cmp	r2, r3
 800491c:	d302      	bcc.n	8004924 <I2C_WaitOnFlagUntilTimeout+0x30>
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d139      	bne.n	8004998 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	0c1b      	lsrs	r3, r3, #16
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b01      	cmp	r3, #1
 800492c:	d10d      	bne.n	800494a <I2C_WaitOnFlagUntilTimeout+0x56>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	43da      	mvns	r2, r3
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	4013      	ands	r3, r2
 800493a:	b29b      	uxth	r3, r3
 800493c:	2b00      	cmp	r3, #0
 800493e:	bf0c      	ite	eq
 8004940:	2301      	moveq	r3, #1
 8004942:	2300      	movne	r3, #0
 8004944:	b2db      	uxtb	r3, r3
 8004946:	461a      	mov	r2, r3
 8004948:	e00c      	b.n	8004964 <I2C_WaitOnFlagUntilTimeout+0x70>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	699b      	ldr	r3, [r3, #24]
 8004950:	43da      	mvns	r2, r3
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	4013      	ands	r3, r2
 8004956:	b29b      	uxth	r3, r3
 8004958:	2b00      	cmp	r3, #0
 800495a:	bf0c      	ite	eq
 800495c:	2301      	moveq	r3, #1
 800495e:	2300      	movne	r3, #0
 8004960:	b2db      	uxtb	r3, r3
 8004962:	461a      	mov	r2, r3
 8004964:	79fb      	ldrb	r3, [r7, #7]
 8004966:	429a      	cmp	r2, r3
 8004968:	d116      	bne.n	8004998 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2220      	movs	r2, #32
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004984:	f043 0220 	orr.w	r2, r3, #32
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e023      	b.n	80049e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	0c1b      	lsrs	r3, r3, #16
 800499c:	b2db      	uxtb	r3, r3
 800499e:	2b01      	cmp	r3, #1
 80049a0:	d10d      	bne.n	80049be <I2C_WaitOnFlagUntilTimeout+0xca>
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	695b      	ldr	r3, [r3, #20]
 80049a8:	43da      	mvns	r2, r3
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	4013      	ands	r3, r2
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	bf0c      	ite	eq
 80049b4:	2301      	moveq	r3, #1
 80049b6:	2300      	movne	r3, #0
 80049b8:	b2db      	uxtb	r3, r3
 80049ba:	461a      	mov	r2, r3
 80049bc:	e00c      	b.n	80049d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	699b      	ldr	r3, [r3, #24]
 80049c4:	43da      	mvns	r2, r3
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	4013      	ands	r3, r2
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	bf0c      	ite	eq
 80049d0:	2301      	moveq	r3, #1
 80049d2:	2300      	movne	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	461a      	mov	r2, r3
 80049d8:	79fb      	ldrb	r3, [r7, #7]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d093      	beq.n	8004906 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	60f8      	str	r0, [r7, #12]
 80049f0:	60b9      	str	r1, [r7, #8]
 80049f2:	607a      	str	r2, [r7, #4]
 80049f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049f6:	e071      	b.n	8004adc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a06:	d123      	bne.n	8004a50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a16:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a20:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3c:	f043 0204 	orr.w	r2, r3, #4
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e067      	b.n	8004b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a56:	d041      	beq.n	8004adc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a58:	f7fe fa86 	bl	8002f68 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d302      	bcc.n	8004a6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d136      	bne.n	8004adc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	0c1b      	lsrs	r3, r3, #16
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	2b01      	cmp	r3, #1
 8004a76:	d10c      	bne.n	8004a92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	43da      	mvns	r2, r3
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	4013      	ands	r3, r2
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	bf14      	ite	ne
 8004a8a:	2301      	movne	r3, #1
 8004a8c:	2300      	moveq	r3, #0
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	e00b      	b.n	8004aaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	43da      	mvns	r2, r3
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	b29b      	uxth	r3, r3
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	bf14      	ite	ne
 8004aa4:	2301      	movne	r3, #1
 8004aa6:	2300      	moveq	r3, #0
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d016      	beq.n	8004adc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac8:	f043 0220 	orr.w	r2, r3, #32
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e021      	b.n	8004b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	0c1b      	lsrs	r3, r3, #16
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d10c      	bne.n	8004b00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	43da      	mvns	r2, r3
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	4013      	ands	r3, r2
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	bf14      	ite	ne
 8004af8:	2301      	movne	r3, #1
 8004afa:	2300      	moveq	r3, #0
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	e00b      	b.n	8004b18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	43da      	mvns	r2, r3
 8004b08:	68bb      	ldr	r3, [r7, #8]
 8004b0a:	4013      	ands	r3, r2
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	bf14      	ite	ne
 8004b12:	2301      	movne	r3, #1
 8004b14:	2300      	moveq	r3, #0
 8004b16:	b2db      	uxtb	r3, r3
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f47f af6d 	bne.w	80049f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004b1e:	2300      	movs	r3, #0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004b34:	e034      	b.n	8004ba0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004b36:	68f8      	ldr	r0, [r7, #12]
 8004b38:	f000 f8e3 	bl	8004d02 <I2C_IsAcknowledgeFailed>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d001      	beq.n	8004b46 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e034      	b.n	8004bb0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b4c:	d028      	beq.n	8004ba0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b4e:	f7fe fa0b 	bl	8002f68 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d302      	bcc.n	8004b64 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d11d      	bne.n	8004ba0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	695b      	ldr	r3, [r3, #20]
 8004b6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b6e:	2b80      	cmp	r3, #128	@ 0x80
 8004b70:	d016      	beq.n	8004ba0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2200      	movs	r2, #0
 8004b76:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2220      	movs	r2, #32
 8004b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8c:	f043 0220 	orr.w	r2, r3, #32
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e007      	b.n	8004bb0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	695b      	ldr	r3, [r3, #20]
 8004ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004baa:	2b80      	cmp	r3, #128	@ 0x80
 8004bac:	d1c3      	bne.n	8004b36 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004bae:	2300      	movs	r3, #0
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3710      	adds	r7, #16
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}

08004bb8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b084      	sub	sp, #16
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	60f8      	str	r0, [r7, #12]
 8004bc0:	60b9      	str	r1, [r7, #8]
 8004bc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004bc4:	e034      	b.n	8004c30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004bc6:	68f8      	ldr	r0, [r7, #12]
 8004bc8:	f000 f89b 	bl	8004d02 <I2C_IsAcknowledgeFailed>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d001      	beq.n	8004bd6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e034      	b.n	8004c40 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004bdc:	d028      	beq.n	8004c30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bde:	f7fe f9c3 	bl	8002f68 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	68ba      	ldr	r2, [r7, #8]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d302      	bcc.n	8004bf4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d11d      	bne.n	8004c30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	f003 0304 	and.w	r3, r3, #4
 8004bfe:	2b04      	cmp	r3, #4
 8004c00:	d016      	beq.n	8004c30 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2200      	movs	r2, #0
 8004c06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1c:	f043 0220 	orr.w	r2, r3, #32
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	2200      	movs	r2, #0
 8004c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e007      	b.n	8004c40 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	f003 0304 	and.w	r3, r3, #4
 8004c3a:	2b04      	cmp	r3, #4
 8004c3c:	d1c3      	bne.n	8004bc6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c3e:	2300      	movs	r3, #0
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3710      	adds	r7, #16
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004c54:	e049      	b.n	8004cea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	f003 0310 	and.w	r3, r3, #16
 8004c60:	2b10      	cmp	r3, #16
 8004c62:	d119      	bne.n	8004c98 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f06f 0210 	mvn.w	r2, #16
 8004c6c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	2220      	movs	r2, #32
 8004c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	2200      	movs	r2, #0
 8004c80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e030      	b.n	8004cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c98:	f7fe f966 	bl	8002f68 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d302      	bcc.n	8004cae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d11d      	bne.n	8004cea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	695b      	ldr	r3, [r3, #20]
 8004cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cb8:	2b40      	cmp	r3, #64	@ 0x40
 8004cba:	d016      	beq.n	8004cea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2220      	movs	r2, #32
 8004cc6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cd6:	f043 0220 	orr.w	r2, r3, #32
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e007      	b.n	8004cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	695b      	ldr	r3, [r3, #20]
 8004cf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cf4:	2b40      	cmp	r3, #64	@ 0x40
 8004cf6:	d1ae      	bne.n	8004c56 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004cf8:	2300      	movs	r3, #0
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004d02:	b480      	push	{r7}
 8004d04:	b083      	sub	sp, #12
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	695b      	ldr	r3, [r3, #20]
 8004d10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d18:	d11b      	bne.n	8004d52 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d22:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2200      	movs	r2, #0
 8004d28:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2220      	movs	r2, #32
 8004d2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3e:	f043 0204 	orr.w	r2, r3, #4
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e000      	b.n	8004d54 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004d52:	2300      	movs	r3, #0
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b086      	sub	sp, #24
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d101      	bne.n	8004d72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e267      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d075      	beq.n	8004e6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004d7e:	4b88      	ldr	r3, [pc, #544]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	f003 030c 	and.w	r3, r3, #12
 8004d86:	2b04      	cmp	r3, #4
 8004d88:	d00c      	beq.n	8004da4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d8a:	4b85      	ldr	r3, [pc, #532]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004d92:	2b08      	cmp	r3, #8
 8004d94:	d112      	bne.n	8004dbc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d96:	4b82      	ldr	r3, [pc, #520]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004da2:	d10b      	bne.n	8004dbc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004da4:	4b7e      	ldr	r3, [pc, #504]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d05b      	beq.n	8004e68 <HAL_RCC_OscConfig+0x108>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d157      	bne.n	8004e68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	e242      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dc4:	d106      	bne.n	8004dd4 <HAL_RCC_OscConfig+0x74>
 8004dc6:	4b76      	ldr	r3, [pc, #472]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a75      	ldr	r2, [pc, #468]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004dcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd0:	6013      	str	r3, [r2, #0]
 8004dd2:	e01d      	b.n	8004e10 <HAL_RCC_OscConfig+0xb0>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004ddc:	d10c      	bne.n	8004df8 <HAL_RCC_OscConfig+0x98>
 8004dde:	4b70      	ldr	r3, [pc, #448]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a6f      	ldr	r2, [pc, #444]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004de4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004de8:	6013      	str	r3, [r2, #0]
 8004dea:	4b6d      	ldr	r3, [pc, #436]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a6c      	ldr	r2, [pc, #432]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004df0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004df4:	6013      	str	r3, [r2, #0]
 8004df6:	e00b      	b.n	8004e10 <HAL_RCC_OscConfig+0xb0>
 8004df8:	4b69      	ldr	r3, [pc, #420]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a68      	ldr	r2, [pc, #416]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004dfe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e02:	6013      	str	r3, [r2, #0]
 8004e04:	4b66      	ldr	r3, [pc, #408]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a65      	ldr	r2, [pc, #404]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004e0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d013      	beq.n	8004e40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e18:	f7fe f8a6 	bl	8002f68 <HAL_GetTick>
 8004e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e1e:	e008      	b.n	8004e32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e20:	f7fe f8a2 	bl	8002f68 <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	2b64      	cmp	r3, #100	@ 0x64
 8004e2c:	d901      	bls.n	8004e32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	e207      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e32:	4b5b      	ldr	r3, [pc, #364]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d0f0      	beq.n	8004e20 <HAL_RCC_OscConfig+0xc0>
 8004e3e:	e014      	b.n	8004e6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e40:	f7fe f892 	bl	8002f68 <HAL_GetTick>
 8004e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e46:	e008      	b.n	8004e5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e48:	f7fe f88e 	bl	8002f68 <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b64      	cmp	r3, #100	@ 0x64
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e1f3      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e5a:	4b51      	ldr	r3, [pc, #324]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1f0      	bne.n	8004e48 <HAL_RCC_OscConfig+0xe8>
 8004e66:	e000      	b.n	8004e6a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0302 	and.w	r3, r3, #2
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d063      	beq.n	8004f3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004e76:	4b4a      	ldr	r3, [pc, #296]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f003 030c 	and.w	r3, r3, #12
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00b      	beq.n	8004e9a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e82:	4b47      	ldr	r3, [pc, #284]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004e8a:	2b08      	cmp	r3, #8
 8004e8c:	d11c      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e8e:	4b44      	ldr	r3, [pc, #272]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d116      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e9a:	4b41      	ldr	r3, [pc, #260]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0302 	and.w	r3, r3, #2
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d005      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x152>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d001      	beq.n	8004eb2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e1c7      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eb2:	4b3b      	ldr	r3, [pc, #236]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	00db      	lsls	r3, r3, #3
 8004ec0:	4937      	ldr	r1, [pc, #220]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ec6:	e03a      	b.n	8004f3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d020      	beq.n	8004f12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ed0:	4b34      	ldr	r3, [pc, #208]	@ (8004fa4 <HAL_RCC_OscConfig+0x244>)
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed6:	f7fe f847 	bl	8002f68 <HAL_GetTick>
 8004eda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004edc:	e008      	b.n	8004ef0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ede:	f7fe f843 	bl	8002f68 <HAL_GetTick>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d901      	bls.n	8004ef0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e1a8      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ef0:	4b2b      	ldr	r3, [pc, #172]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d0f0      	beq.n	8004ede <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004efc:	4b28      	ldr	r3, [pc, #160]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	00db      	lsls	r3, r3, #3
 8004f0a:	4925      	ldr	r1, [pc, #148]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004f0c:	4313      	orrs	r3, r2
 8004f0e:	600b      	str	r3, [r1, #0]
 8004f10:	e015      	b.n	8004f3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f12:	4b24      	ldr	r3, [pc, #144]	@ (8004fa4 <HAL_RCC_OscConfig+0x244>)
 8004f14:	2200      	movs	r2, #0
 8004f16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f18:	f7fe f826 	bl	8002f68 <HAL_GetTick>
 8004f1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f1e:	e008      	b.n	8004f32 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f20:	f7fe f822 	bl	8002f68 <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	1ad3      	subs	r3, r2, r3
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d901      	bls.n	8004f32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004f2e:	2303      	movs	r3, #3
 8004f30:	e187      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f32:	4b1b      	ldr	r3, [pc, #108]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 0302 	and.w	r3, r3, #2
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1f0      	bne.n	8004f20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f003 0308 	and.w	r3, r3, #8
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d036      	beq.n	8004fb8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	695b      	ldr	r3, [r3, #20]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d016      	beq.n	8004f80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f52:	4b15      	ldr	r3, [pc, #84]	@ (8004fa8 <HAL_RCC_OscConfig+0x248>)
 8004f54:	2201      	movs	r2, #1
 8004f56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f58:	f7fe f806 	bl	8002f68 <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f5e:	e008      	b.n	8004f72 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f60:	f7fe f802 	bl	8002f68 <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d901      	bls.n	8004f72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f6e:	2303      	movs	r3, #3
 8004f70:	e167      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f72:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa0 <HAL_RCC_OscConfig+0x240>)
 8004f74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f76:	f003 0302 	and.w	r3, r3, #2
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0f0      	beq.n	8004f60 <HAL_RCC_OscConfig+0x200>
 8004f7e:	e01b      	b.n	8004fb8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f80:	4b09      	ldr	r3, [pc, #36]	@ (8004fa8 <HAL_RCC_OscConfig+0x248>)
 8004f82:	2200      	movs	r2, #0
 8004f84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f86:	f7fd ffef 	bl	8002f68 <HAL_GetTick>
 8004f8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f8c:	e00e      	b.n	8004fac <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f8e:	f7fd ffeb 	bl	8002f68 <HAL_GetTick>
 8004f92:	4602      	mov	r2, r0
 8004f94:	693b      	ldr	r3, [r7, #16]
 8004f96:	1ad3      	subs	r3, r2, r3
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d907      	bls.n	8004fac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f9c:	2303      	movs	r3, #3
 8004f9e:	e150      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
 8004fa0:	40023800 	.word	0x40023800
 8004fa4:	42470000 	.word	0x42470000
 8004fa8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fac:	4b88      	ldr	r3, [pc, #544]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8004fae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fb0:	f003 0302 	and.w	r3, r3, #2
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d1ea      	bne.n	8004f8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f003 0304 	and.w	r3, r3, #4
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f000 8097 	beq.w	80050f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fca:	4b81      	ldr	r3, [pc, #516]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d10f      	bne.n	8004ff6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	60bb      	str	r3, [r7, #8]
 8004fda:	4b7d      	ldr	r3, [pc, #500]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8004fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fde:	4a7c      	ldr	r2, [pc, #496]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8004fe0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fe4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fe6:	4b7a      	ldr	r3, [pc, #488]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fee:	60bb      	str	r3, [r7, #8]
 8004ff0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ff6:	4b77      	ldr	r3, [pc, #476]	@ (80051d4 <HAL_RCC_OscConfig+0x474>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d118      	bne.n	8005034 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005002:	4b74      	ldr	r3, [pc, #464]	@ (80051d4 <HAL_RCC_OscConfig+0x474>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4a73      	ldr	r2, [pc, #460]	@ (80051d4 <HAL_RCC_OscConfig+0x474>)
 8005008:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800500c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800500e:	f7fd ffab 	bl	8002f68 <HAL_GetTick>
 8005012:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005014:	e008      	b.n	8005028 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005016:	f7fd ffa7 	bl	8002f68 <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	2b02      	cmp	r3, #2
 8005022:	d901      	bls.n	8005028 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e10c      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005028:	4b6a      	ldr	r3, [pc, #424]	@ (80051d4 <HAL_RCC_OscConfig+0x474>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005030:	2b00      	cmp	r3, #0
 8005032:	d0f0      	beq.n	8005016 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d106      	bne.n	800504a <HAL_RCC_OscConfig+0x2ea>
 800503c:	4b64      	ldr	r3, [pc, #400]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 800503e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005040:	4a63      	ldr	r2, [pc, #396]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8005042:	f043 0301 	orr.w	r3, r3, #1
 8005046:	6713      	str	r3, [r2, #112]	@ 0x70
 8005048:	e01c      	b.n	8005084 <HAL_RCC_OscConfig+0x324>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	2b05      	cmp	r3, #5
 8005050:	d10c      	bne.n	800506c <HAL_RCC_OscConfig+0x30c>
 8005052:	4b5f      	ldr	r3, [pc, #380]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8005054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005056:	4a5e      	ldr	r2, [pc, #376]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8005058:	f043 0304 	orr.w	r3, r3, #4
 800505c:	6713      	str	r3, [r2, #112]	@ 0x70
 800505e:	4b5c      	ldr	r3, [pc, #368]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8005060:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005062:	4a5b      	ldr	r2, [pc, #364]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8005064:	f043 0301 	orr.w	r3, r3, #1
 8005068:	6713      	str	r3, [r2, #112]	@ 0x70
 800506a:	e00b      	b.n	8005084 <HAL_RCC_OscConfig+0x324>
 800506c:	4b58      	ldr	r3, [pc, #352]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 800506e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005070:	4a57      	ldr	r2, [pc, #348]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8005072:	f023 0301 	bic.w	r3, r3, #1
 8005076:	6713      	str	r3, [r2, #112]	@ 0x70
 8005078:	4b55      	ldr	r3, [pc, #340]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 800507a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800507c:	4a54      	ldr	r2, [pc, #336]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 800507e:	f023 0304 	bic.w	r3, r3, #4
 8005082:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d015      	beq.n	80050b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800508c:	f7fd ff6c 	bl	8002f68 <HAL_GetTick>
 8005090:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005092:	e00a      	b.n	80050aa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005094:	f7fd ff68 	bl	8002f68 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d901      	bls.n	80050aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80050a6:	2303      	movs	r3, #3
 80050a8:	e0cb      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050aa:	4b49      	ldr	r3, [pc, #292]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 80050ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d0ee      	beq.n	8005094 <HAL_RCC_OscConfig+0x334>
 80050b6:	e014      	b.n	80050e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050b8:	f7fd ff56 	bl	8002f68 <HAL_GetTick>
 80050bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050be:	e00a      	b.n	80050d6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050c0:	f7fd ff52 	bl	8002f68 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e0b5      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050d6:	4b3e      	ldr	r3, [pc, #248]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 80050d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050da:	f003 0302 	and.w	r3, r3, #2
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1ee      	bne.n	80050c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050e2:	7dfb      	ldrb	r3, [r7, #23]
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d105      	bne.n	80050f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050e8:	4b39      	ldr	r3, [pc, #228]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 80050ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050ec:	4a38      	ldr	r2, [pc, #224]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 80050ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 80a1 	beq.w	8005240 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80050fe:	4b34      	ldr	r3, [pc, #208]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f003 030c 	and.w	r3, r3, #12
 8005106:	2b08      	cmp	r3, #8
 8005108:	d05c      	beq.n	80051c4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	699b      	ldr	r3, [r3, #24]
 800510e:	2b02      	cmp	r3, #2
 8005110:	d141      	bne.n	8005196 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005112:	4b31      	ldr	r3, [pc, #196]	@ (80051d8 <HAL_RCC_OscConfig+0x478>)
 8005114:	2200      	movs	r2, #0
 8005116:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005118:	f7fd ff26 	bl	8002f68 <HAL_GetTick>
 800511c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800511e:	e008      	b.n	8005132 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005120:	f7fd ff22 	bl	8002f68 <HAL_GetTick>
 8005124:	4602      	mov	r2, r0
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	2b02      	cmp	r3, #2
 800512c:	d901      	bls.n	8005132 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e087      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005132:	4b27      	ldr	r3, [pc, #156]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d1f0      	bne.n	8005120 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69da      	ldr	r2, [r3, #28]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a1b      	ldr	r3, [r3, #32]
 8005146:	431a      	orrs	r2, r3
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514c:	019b      	lsls	r3, r3, #6
 800514e:	431a      	orrs	r2, r3
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005154:	085b      	lsrs	r3, r3, #1
 8005156:	3b01      	subs	r3, #1
 8005158:	041b      	lsls	r3, r3, #16
 800515a:	431a      	orrs	r2, r3
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005160:	061b      	lsls	r3, r3, #24
 8005162:	491b      	ldr	r1, [pc, #108]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 8005164:	4313      	orrs	r3, r2
 8005166:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005168:	4b1b      	ldr	r3, [pc, #108]	@ (80051d8 <HAL_RCC_OscConfig+0x478>)
 800516a:	2201      	movs	r2, #1
 800516c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800516e:	f7fd fefb 	bl	8002f68 <HAL_GetTick>
 8005172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005174:	e008      	b.n	8005188 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005176:	f7fd fef7 	bl	8002f68 <HAL_GetTick>
 800517a:	4602      	mov	r2, r0
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	2b02      	cmp	r3, #2
 8005182:	d901      	bls.n	8005188 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005184:	2303      	movs	r3, #3
 8005186:	e05c      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005188:	4b11      	ldr	r3, [pc, #68]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d0f0      	beq.n	8005176 <HAL_RCC_OscConfig+0x416>
 8005194:	e054      	b.n	8005240 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005196:	4b10      	ldr	r3, [pc, #64]	@ (80051d8 <HAL_RCC_OscConfig+0x478>)
 8005198:	2200      	movs	r2, #0
 800519a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800519c:	f7fd fee4 	bl	8002f68 <HAL_GetTick>
 80051a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051a4:	f7fd fee0 	bl	8002f68 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e045      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051b6:	4b06      	ldr	r3, [pc, #24]	@ (80051d0 <HAL_RCC_OscConfig+0x470>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1f0      	bne.n	80051a4 <HAL_RCC_OscConfig+0x444>
 80051c2:	e03d      	b.n	8005240 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d107      	bne.n	80051dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e038      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
 80051d0:	40023800 	.word	0x40023800
 80051d4:	40007000 	.word	0x40007000
 80051d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80051dc:	4b1b      	ldr	r3, [pc, #108]	@ (800524c <HAL_RCC_OscConfig+0x4ec>)
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	699b      	ldr	r3, [r3, #24]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d028      	beq.n	800523c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051f4:	429a      	cmp	r2, r3
 80051f6:	d121      	bne.n	800523c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005202:	429a      	cmp	r2, r3
 8005204:	d11a      	bne.n	800523c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005206:	68fa      	ldr	r2, [r7, #12]
 8005208:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800520c:	4013      	ands	r3, r2
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005212:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005214:	4293      	cmp	r3, r2
 8005216:	d111      	bne.n	800523c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005222:	085b      	lsrs	r3, r3, #1
 8005224:	3b01      	subs	r3, #1
 8005226:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005228:	429a      	cmp	r2, r3
 800522a:	d107      	bne.n	800523c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005236:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005238:	429a      	cmp	r2, r3
 800523a:	d001      	beq.n	8005240 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e000      	b.n	8005242 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	4618      	mov	r0, r3
 8005244:	3718      	adds	r7, #24
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	40023800 	.word	0x40023800

08005250 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b084      	sub	sp, #16
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
 8005258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e0cc      	b.n	80053fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005264:	4b68      	ldr	r3, [pc, #416]	@ (8005408 <HAL_RCC_ClockConfig+0x1b8>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	683a      	ldr	r2, [r7, #0]
 800526e:	429a      	cmp	r2, r3
 8005270:	d90c      	bls.n	800528c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005272:	4b65      	ldr	r3, [pc, #404]	@ (8005408 <HAL_RCC_ClockConfig+0x1b8>)
 8005274:	683a      	ldr	r2, [r7, #0]
 8005276:	b2d2      	uxtb	r2, r2
 8005278:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800527a:	4b63      	ldr	r3, [pc, #396]	@ (8005408 <HAL_RCC_ClockConfig+0x1b8>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0307 	and.w	r3, r3, #7
 8005282:	683a      	ldr	r2, [r7, #0]
 8005284:	429a      	cmp	r2, r3
 8005286:	d001      	beq.n	800528c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e0b8      	b.n	80053fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0302 	and.w	r3, r3, #2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d020      	beq.n	80052da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0304 	and.w	r3, r3, #4
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d005      	beq.n	80052b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80052a4:	4b59      	ldr	r3, [pc, #356]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	4a58      	ldr	r2, [pc, #352]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80052aa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80052ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0308 	and.w	r3, r3, #8
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d005      	beq.n	80052c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80052bc:	4b53      	ldr	r3, [pc, #332]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	4a52      	ldr	r2, [pc, #328]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80052c2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80052c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80052c8:	4b50      	ldr	r3, [pc, #320]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	494d      	ldr	r1, [pc, #308]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80052d6:	4313      	orrs	r3, r2
 80052d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 0301 	and.w	r3, r3, #1
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d044      	beq.n	8005370 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d107      	bne.n	80052fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052ee:	4b47      	ldr	r3, [pc, #284]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d119      	bne.n	800532e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052fa:	2301      	movs	r3, #1
 80052fc:	e07f      	b.n	80053fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	2b02      	cmp	r3, #2
 8005304:	d003      	beq.n	800530e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800530a:	2b03      	cmp	r3, #3
 800530c:	d107      	bne.n	800531e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800530e:	4b3f      	ldr	r3, [pc, #252]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d109      	bne.n	800532e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e06f      	b.n	80053fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800531e:	4b3b      	ldr	r3, [pc, #236]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 0302 	and.w	r3, r3, #2
 8005326:	2b00      	cmp	r3, #0
 8005328:	d101      	bne.n	800532e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e067      	b.n	80053fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800532e:	4b37      	ldr	r3, [pc, #220]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	f023 0203 	bic.w	r2, r3, #3
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	4934      	ldr	r1, [pc, #208]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 800533c:	4313      	orrs	r3, r2
 800533e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005340:	f7fd fe12 	bl	8002f68 <HAL_GetTick>
 8005344:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005346:	e00a      	b.n	800535e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005348:	f7fd fe0e 	bl	8002f68 <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005356:	4293      	cmp	r3, r2
 8005358:	d901      	bls.n	800535e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e04f      	b.n	80053fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800535e:	4b2b      	ldr	r3, [pc, #172]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	f003 020c 	and.w	r2, r3, #12
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	429a      	cmp	r2, r3
 800536e:	d1eb      	bne.n	8005348 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005370:	4b25      	ldr	r3, [pc, #148]	@ (8005408 <HAL_RCC_ClockConfig+0x1b8>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f003 0307 	and.w	r3, r3, #7
 8005378:	683a      	ldr	r2, [r7, #0]
 800537a:	429a      	cmp	r2, r3
 800537c:	d20c      	bcs.n	8005398 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800537e:	4b22      	ldr	r3, [pc, #136]	@ (8005408 <HAL_RCC_ClockConfig+0x1b8>)
 8005380:	683a      	ldr	r2, [r7, #0]
 8005382:	b2d2      	uxtb	r2, r2
 8005384:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005386:	4b20      	ldr	r3, [pc, #128]	@ (8005408 <HAL_RCC_ClockConfig+0x1b8>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0307 	and.w	r3, r3, #7
 800538e:	683a      	ldr	r2, [r7, #0]
 8005390:	429a      	cmp	r2, r3
 8005392:	d001      	beq.n	8005398 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	e032      	b.n	80053fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0304 	and.w	r3, r3, #4
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d008      	beq.n	80053b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80053a4:	4b19      	ldr	r3, [pc, #100]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	4916      	ldr	r1, [pc, #88]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80053b2:	4313      	orrs	r3, r2
 80053b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f003 0308 	and.w	r3, r3, #8
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d009      	beq.n	80053d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80053c2:	4b12      	ldr	r3, [pc, #72]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80053c4:	689b      	ldr	r3, [r3, #8]
 80053c6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	00db      	lsls	r3, r3, #3
 80053d0:	490e      	ldr	r1, [pc, #56]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80053d6:	f000 f821 	bl	800541c <HAL_RCC_GetSysClockFreq>
 80053da:	4602      	mov	r2, r0
 80053dc:	4b0b      	ldr	r3, [pc, #44]	@ (800540c <HAL_RCC_ClockConfig+0x1bc>)
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	091b      	lsrs	r3, r3, #4
 80053e2:	f003 030f 	and.w	r3, r3, #15
 80053e6:	490a      	ldr	r1, [pc, #40]	@ (8005410 <HAL_RCC_ClockConfig+0x1c0>)
 80053e8:	5ccb      	ldrb	r3, [r1, r3]
 80053ea:	fa22 f303 	lsr.w	r3, r2, r3
 80053ee:	4a09      	ldr	r2, [pc, #36]	@ (8005414 <HAL_RCC_ClockConfig+0x1c4>)
 80053f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80053f2:	4b09      	ldr	r3, [pc, #36]	@ (8005418 <HAL_RCC_ClockConfig+0x1c8>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7fd fd72 	bl	8002ee0 <HAL_InitTick>

  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	40023c00 	.word	0x40023c00
 800540c:	40023800 	.word	0x40023800
 8005410:	0801c2a4 	.word	0x0801c2a4
 8005414:	20000014 	.word	0x20000014
 8005418:	20000018 	.word	0x20000018

0800541c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800541c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005420:	b090      	sub	sp, #64	@ 0x40
 8005422:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005424:	2300      	movs	r3, #0
 8005426:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005428:	2300      	movs	r3, #0
 800542a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800542c:	2300      	movs	r3, #0
 800542e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005430:	2300      	movs	r3, #0
 8005432:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005434:	4b59      	ldr	r3, [pc, #356]	@ (800559c <HAL_RCC_GetSysClockFreq+0x180>)
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	f003 030c 	and.w	r3, r3, #12
 800543c:	2b08      	cmp	r3, #8
 800543e:	d00d      	beq.n	800545c <HAL_RCC_GetSysClockFreq+0x40>
 8005440:	2b08      	cmp	r3, #8
 8005442:	f200 80a1 	bhi.w	8005588 <HAL_RCC_GetSysClockFreq+0x16c>
 8005446:	2b00      	cmp	r3, #0
 8005448:	d002      	beq.n	8005450 <HAL_RCC_GetSysClockFreq+0x34>
 800544a:	2b04      	cmp	r3, #4
 800544c:	d003      	beq.n	8005456 <HAL_RCC_GetSysClockFreq+0x3a>
 800544e:	e09b      	b.n	8005588 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005450:	4b53      	ldr	r3, [pc, #332]	@ (80055a0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005452:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005454:	e09b      	b.n	800558e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005456:	4b53      	ldr	r3, [pc, #332]	@ (80055a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005458:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800545a:	e098      	b.n	800558e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800545c:	4b4f      	ldr	r3, [pc, #316]	@ (800559c <HAL_RCC_GetSysClockFreq+0x180>)
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005464:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005466:	4b4d      	ldr	r3, [pc, #308]	@ (800559c <HAL_RCC_GetSysClockFreq+0x180>)
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d028      	beq.n	80054c4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005472:	4b4a      	ldr	r3, [pc, #296]	@ (800559c <HAL_RCC_GetSysClockFreq+0x180>)
 8005474:	685b      	ldr	r3, [r3, #4]
 8005476:	099b      	lsrs	r3, r3, #6
 8005478:	2200      	movs	r2, #0
 800547a:	623b      	str	r3, [r7, #32]
 800547c:	627a      	str	r2, [r7, #36]	@ 0x24
 800547e:	6a3b      	ldr	r3, [r7, #32]
 8005480:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005484:	2100      	movs	r1, #0
 8005486:	4b47      	ldr	r3, [pc, #284]	@ (80055a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005488:	fb03 f201 	mul.w	r2, r3, r1
 800548c:	2300      	movs	r3, #0
 800548e:	fb00 f303 	mul.w	r3, r0, r3
 8005492:	4413      	add	r3, r2
 8005494:	4a43      	ldr	r2, [pc, #268]	@ (80055a4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005496:	fba0 1202 	umull	r1, r2, r0, r2
 800549a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800549c:	460a      	mov	r2, r1
 800549e:	62ba      	str	r2, [r7, #40]	@ 0x28
 80054a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80054a2:	4413      	add	r3, r2
 80054a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80054a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054a8:	2200      	movs	r2, #0
 80054aa:	61bb      	str	r3, [r7, #24]
 80054ac:	61fa      	str	r2, [r7, #28]
 80054ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054b2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80054b6:	f7fb fc2f 	bl	8000d18 <__aeabi_uldivmod>
 80054ba:	4602      	mov	r2, r0
 80054bc:	460b      	mov	r3, r1
 80054be:	4613      	mov	r3, r2
 80054c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80054c2:	e053      	b.n	800556c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054c4:	4b35      	ldr	r3, [pc, #212]	@ (800559c <HAL_RCC_GetSysClockFreq+0x180>)
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	099b      	lsrs	r3, r3, #6
 80054ca:	2200      	movs	r2, #0
 80054cc:	613b      	str	r3, [r7, #16]
 80054ce:	617a      	str	r2, [r7, #20]
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80054d6:	f04f 0b00 	mov.w	fp, #0
 80054da:	4652      	mov	r2, sl
 80054dc:	465b      	mov	r3, fp
 80054de:	f04f 0000 	mov.w	r0, #0
 80054e2:	f04f 0100 	mov.w	r1, #0
 80054e6:	0159      	lsls	r1, r3, #5
 80054e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80054ec:	0150      	lsls	r0, r2, #5
 80054ee:	4602      	mov	r2, r0
 80054f0:	460b      	mov	r3, r1
 80054f2:	ebb2 080a 	subs.w	r8, r2, sl
 80054f6:	eb63 090b 	sbc.w	r9, r3, fp
 80054fa:	f04f 0200 	mov.w	r2, #0
 80054fe:	f04f 0300 	mov.w	r3, #0
 8005502:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005506:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800550a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800550e:	ebb2 0408 	subs.w	r4, r2, r8
 8005512:	eb63 0509 	sbc.w	r5, r3, r9
 8005516:	f04f 0200 	mov.w	r2, #0
 800551a:	f04f 0300 	mov.w	r3, #0
 800551e:	00eb      	lsls	r3, r5, #3
 8005520:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005524:	00e2      	lsls	r2, r4, #3
 8005526:	4614      	mov	r4, r2
 8005528:	461d      	mov	r5, r3
 800552a:	eb14 030a 	adds.w	r3, r4, sl
 800552e:	603b      	str	r3, [r7, #0]
 8005530:	eb45 030b 	adc.w	r3, r5, fp
 8005534:	607b      	str	r3, [r7, #4]
 8005536:	f04f 0200 	mov.w	r2, #0
 800553a:	f04f 0300 	mov.w	r3, #0
 800553e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005542:	4629      	mov	r1, r5
 8005544:	028b      	lsls	r3, r1, #10
 8005546:	4621      	mov	r1, r4
 8005548:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800554c:	4621      	mov	r1, r4
 800554e:	028a      	lsls	r2, r1, #10
 8005550:	4610      	mov	r0, r2
 8005552:	4619      	mov	r1, r3
 8005554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005556:	2200      	movs	r2, #0
 8005558:	60bb      	str	r3, [r7, #8]
 800555a:	60fa      	str	r2, [r7, #12]
 800555c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005560:	f7fb fbda 	bl	8000d18 <__aeabi_uldivmod>
 8005564:	4602      	mov	r2, r0
 8005566:	460b      	mov	r3, r1
 8005568:	4613      	mov	r3, r2
 800556a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800556c:	4b0b      	ldr	r3, [pc, #44]	@ (800559c <HAL_RCC_GetSysClockFreq+0x180>)
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	0c1b      	lsrs	r3, r3, #16
 8005572:	f003 0303 	and.w	r3, r3, #3
 8005576:	3301      	adds	r3, #1
 8005578:	005b      	lsls	r3, r3, #1
 800557a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800557c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800557e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005580:	fbb2 f3f3 	udiv	r3, r2, r3
 8005584:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005586:	e002      	b.n	800558e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005588:	4b05      	ldr	r3, [pc, #20]	@ (80055a0 <HAL_RCC_GetSysClockFreq+0x184>)
 800558a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800558c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800558e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005590:	4618      	mov	r0, r3
 8005592:	3740      	adds	r7, #64	@ 0x40
 8005594:	46bd      	mov	sp, r7
 8005596:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800559a:	bf00      	nop
 800559c:	40023800 	.word	0x40023800
 80055a0:	00f42400 	.word	0x00f42400
 80055a4:	017d7840 	.word	0x017d7840

080055a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80055a8:	b480      	push	{r7}
 80055aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80055ac:	4b03      	ldr	r3, [pc, #12]	@ (80055bc <HAL_RCC_GetHCLKFreq+0x14>)
 80055ae:	681b      	ldr	r3, [r3, #0]
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr
 80055ba:	bf00      	nop
 80055bc:	20000014 	.word	0x20000014

080055c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80055c4:	f7ff fff0 	bl	80055a8 <HAL_RCC_GetHCLKFreq>
 80055c8:	4602      	mov	r2, r0
 80055ca:	4b05      	ldr	r3, [pc, #20]	@ (80055e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	0a9b      	lsrs	r3, r3, #10
 80055d0:	f003 0307 	and.w	r3, r3, #7
 80055d4:	4903      	ldr	r1, [pc, #12]	@ (80055e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80055d6:	5ccb      	ldrb	r3, [r1, r3]
 80055d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80055dc:	4618      	mov	r0, r3
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	40023800 	.word	0x40023800
 80055e4:	0801c2b4 	.word	0x0801c2b4

080055e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80055ec:	f7ff ffdc 	bl	80055a8 <HAL_RCC_GetHCLKFreq>
 80055f0:	4602      	mov	r2, r0
 80055f2:	4b05      	ldr	r3, [pc, #20]	@ (8005608 <HAL_RCC_GetPCLK2Freq+0x20>)
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	0b5b      	lsrs	r3, r3, #13
 80055f8:	f003 0307 	and.w	r3, r3, #7
 80055fc:	4903      	ldr	r1, [pc, #12]	@ (800560c <HAL_RCC_GetPCLK2Freq+0x24>)
 80055fe:	5ccb      	ldrb	r3, [r1, r3]
 8005600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005604:	4618      	mov	r0, r3
 8005606:	bd80      	pop	{r7, pc}
 8005608:	40023800 	.word	0x40023800
 800560c:	0801c2b4 	.word	0x0801c2b4

08005610 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d101      	bne.n	8005622 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	e042      	b.n	80056a8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005628:	b2db      	uxtb	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d106      	bne.n	800563c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f7fd f982 	bl	8002940 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2224      	movs	r2, #36	@ 0x24
 8005640:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	68da      	ldr	r2, [r3, #12]
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005652:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f000 fff5 	bl	8006644 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	691a      	ldr	r2, [r3, #16]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005668:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	695a      	ldr	r2, [r3, #20]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005678:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68da      	ldr	r2, [r3, #12]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005688:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2220      	movs	r2, #32
 8005694:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2220      	movs	r2, #32
 800569c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3708      	adds	r7, #8
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b08c      	sub	sp, #48	@ 0x30
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	4613      	mov	r3, r2
 80056bc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	2b20      	cmp	r3, #32
 80056c8:	d162      	bne.n	8005790 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d002      	beq.n	80056d6 <HAL_UART_Transmit_DMA+0x26>
 80056d0:	88fb      	ldrh	r3, [r7, #6]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d101      	bne.n	80056da <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e05b      	b.n	8005792 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 80056da:	68ba      	ldr	r2, [r7, #8]
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	88fa      	ldrh	r2, [r7, #6]
 80056e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	88fa      	ldrh	r2, [r7, #6]
 80056ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2221      	movs	r2, #33	@ 0x21
 80056f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056fe:	4a27      	ldr	r2, [pc, #156]	@ (800579c <HAL_UART_Transmit_DMA+0xec>)
 8005700:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005706:	4a26      	ldr	r2, [pc, #152]	@ (80057a0 <HAL_UART_Transmit_DMA+0xf0>)
 8005708:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800570e:	4a25      	ldr	r2, [pc, #148]	@ (80057a4 <HAL_UART_Transmit_DMA+0xf4>)
 8005710:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005716:	2200      	movs	r2, #0
 8005718:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800571a:	f107 0308 	add.w	r3, r7, #8
 800571e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005724:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005726:	6819      	ldr	r1, [r3, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	3304      	adds	r3, #4
 800572e:	461a      	mov	r2, r3
 8005730:	88fb      	ldrh	r3, [r7, #6]
 8005732:	f7fd fde5 	bl	8003300 <HAL_DMA_Start_IT>
 8005736:	4603      	mov	r3, r0
 8005738:	2b00      	cmp	r3, #0
 800573a:	d008      	beq.n	800574e <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2210      	movs	r2, #16
 8005740:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2220      	movs	r2, #32
 8005746:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e021      	b.n	8005792 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005756:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	3314      	adds	r3, #20
 800575e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	e853 3f00 	ldrex	r3, [r3]
 8005766:	617b      	str	r3, [r7, #20]
   return(result);
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800576e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	3314      	adds	r3, #20
 8005776:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005778:	627a      	str	r2, [r7, #36]	@ 0x24
 800577a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577c:	6a39      	ldr	r1, [r7, #32]
 800577e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005780:	e841 2300 	strex	r3, r2, [r1]
 8005784:	61fb      	str	r3, [r7, #28]
   return(result);
 8005786:	69fb      	ldr	r3, [r7, #28]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d1e5      	bne.n	8005758 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800578c:	2300      	movs	r3, #0
 800578e:	e000      	b.n	8005792 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8005790:	2302      	movs	r3, #2
  }
}
 8005792:	4618      	mov	r0, r3
 8005794:	3730      	adds	r7, #48	@ 0x30
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	08005ec1 	.word	0x08005ec1
 80057a0:	08005f5b 	.word	0x08005f5b
 80057a4:	080060df 	.word	0x080060df

080057a8 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b084      	sub	sp, #16
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	4613      	mov	r3, r2
 80057b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b20      	cmp	r3, #32
 80057c0:	d112      	bne.n	80057e8 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d002      	beq.n	80057ce <HAL_UART_Receive_DMA+0x26>
 80057c8:	88fb      	ldrh	r3, [r7, #6]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d101      	bne.n	80057d2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e00b      	b.n	80057ea <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80057d8:	88fb      	ldrh	r3, [r7, #6]
 80057da:	461a      	mov	r2, r3
 80057dc:	68b9      	ldr	r1, [r7, #8]
 80057de:	68f8      	ldr	r0, [r7, #12]
 80057e0:	f000 fcc8 	bl	8006174 <UART_Start_Receive_DMA>
 80057e4:	4603      	mov	r3, r0
 80057e6:	e000      	b.n	80057ea <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80057e8:	2302      	movs	r3, #2
  }
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b090      	sub	sp, #64	@ 0x40
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80057fa:	2300      	movs	r3, #0
 80057fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	695b      	ldr	r3, [r3, #20]
 8005804:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005808:	2b80      	cmp	r3, #128	@ 0x80
 800580a:	bf0c      	ite	eq
 800580c:	2301      	moveq	r3, #1
 800580e:	2300      	movne	r3, #0
 8005810:	b2db      	uxtb	r3, r3
 8005812:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b21      	cmp	r3, #33	@ 0x21
 800581e:	d128      	bne.n	8005872 <HAL_UART_DMAStop+0x80>
 8005820:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005822:	2b00      	cmp	r3, #0
 8005824:	d025      	beq.n	8005872 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	3314      	adds	r3, #20
 800582c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800582e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005830:	e853 3f00 	ldrex	r3, [r3]
 8005834:	623b      	str	r3, [r7, #32]
   return(result);
 8005836:	6a3b      	ldr	r3, [r7, #32]
 8005838:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800583c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	3314      	adds	r3, #20
 8005844:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005846:	633a      	str	r2, [r7, #48]	@ 0x30
 8005848:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800584c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800584e:	e841 2300 	strex	r3, r2, [r1]
 8005852:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005854:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005856:	2b00      	cmp	r3, #0
 8005858:	d1e5      	bne.n	8005826 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800585e:	2b00      	cmp	r3, #0
 8005860:	d004      	beq.n	800586c <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005866:	4618      	mov	r0, r3
 8005868:	f7fd fda2 	bl	80033b0 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 fd27 	bl	80062c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800587c:	2b40      	cmp	r3, #64	@ 0x40
 800587e:	bf0c      	ite	eq
 8005880:	2301      	moveq	r3, #1
 8005882:	2300      	movne	r3, #0
 8005884:	b2db      	uxtb	r3, r3
 8005886:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800588e:	b2db      	uxtb	r3, r3
 8005890:	2b22      	cmp	r3, #34	@ 0x22
 8005892:	d128      	bne.n	80058e6 <HAL_UART_DMAStop+0xf4>
 8005894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005896:	2b00      	cmp	r3, #0
 8005898:	d025      	beq.n	80058e6 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	3314      	adds	r3, #20
 80058a0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	e853 3f00 	ldrex	r3, [r3]
 80058a8:	60fb      	str	r3, [r7, #12]
   return(result);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	3314      	adds	r3, #20
 80058b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80058ba:	61fa      	str	r2, [r7, #28]
 80058bc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058be:	69b9      	ldr	r1, [r7, #24]
 80058c0:	69fa      	ldr	r2, [r7, #28]
 80058c2:	e841 2300 	strex	r3, r2, [r1]
 80058c6:	617b      	str	r3, [r7, #20]
   return(result);
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d1e5      	bne.n	800589a <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d004      	beq.n	80058e0 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058da:	4618      	mov	r0, r3
 80058dc:	f7fd fd68 	bl	80033b0 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80058e0:	6878      	ldr	r0, [r7, #4]
 80058e2:	f000 fd15 	bl	8006310 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3740      	adds	r7, #64	@ 0x40
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b0ba      	sub	sp, #232	@ 0xe8
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	695b      	ldr	r3, [r3, #20]
 8005912:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005916:	2300      	movs	r3, #0
 8005918:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800591c:	2300      	movs	r3, #0
 800591e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005926:	f003 030f 	and.w	r3, r3, #15
 800592a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800592e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005932:	2b00      	cmp	r3, #0
 8005934:	d10f      	bne.n	8005956 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800593a:	f003 0320 	and.w	r3, r3, #32
 800593e:	2b00      	cmp	r3, #0
 8005940:	d009      	beq.n	8005956 <HAL_UART_IRQHandler+0x66>
 8005942:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005946:	f003 0320 	and.w	r3, r3, #32
 800594a:	2b00      	cmp	r3, #0
 800594c:	d003      	beq.n	8005956 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f000 fdba 	bl	80064c8 <UART_Receive_IT>
      return;
 8005954:	e273      	b.n	8005e3e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005956:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800595a:	2b00      	cmp	r3, #0
 800595c:	f000 80de 	beq.w	8005b1c <HAL_UART_IRQHandler+0x22c>
 8005960:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005964:	f003 0301 	and.w	r3, r3, #1
 8005968:	2b00      	cmp	r3, #0
 800596a:	d106      	bne.n	800597a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800596c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005970:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005974:	2b00      	cmp	r3, #0
 8005976:	f000 80d1 	beq.w	8005b1c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800597a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800597e:	f003 0301 	and.w	r3, r3, #1
 8005982:	2b00      	cmp	r3, #0
 8005984:	d00b      	beq.n	800599e <HAL_UART_IRQHandler+0xae>
 8005986:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800598a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800598e:	2b00      	cmp	r3, #0
 8005990:	d005      	beq.n	800599e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005996:	f043 0201 	orr.w	r2, r3, #1
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800599e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059a2:	f003 0304 	and.w	r3, r3, #4
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d00b      	beq.n	80059c2 <HAL_UART_IRQHandler+0xd2>
 80059aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d005      	beq.n	80059c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059ba:	f043 0202 	orr.w	r2, r3, #2
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059c6:	f003 0302 	and.w	r3, r3, #2
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00b      	beq.n	80059e6 <HAL_UART_IRQHandler+0xf6>
 80059ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d005      	beq.n	80059e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059de:	f043 0204 	orr.w	r2, r3, #4
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80059e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80059ea:	f003 0308 	and.w	r3, r3, #8
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d011      	beq.n	8005a16 <HAL_UART_IRQHandler+0x126>
 80059f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80059f6:	f003 0320 	and.w	r3, r3, #32
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d105      	bne.n	8005a0a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80059fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d005      	beq.n	8005a16 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a0e:	f043 0208 	orr.w	r2, r3, #8
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	f000 820a 	beq.w	8005e34 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a24:	f003 0320 	and.w	r3, r3, #32
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d008      	beq.n	8005a3e <HAL_UART_IRQHandler+0x14e>
 8005a2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005a30:	f003 0320 	and.w	r3, r3, #32
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d002      	beq.n	8005a3e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 fd45 	bl	80064c8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	695b      	ldr	r3, [r3, #20]
 8005a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a48:	2b40      	cmp	r3, #64	@ 0x40
 8005a4a:	bf0c      	ite	eq
 8005a4c:	2301      	moveq	r3, #1
 8005a4e:	2300      	movne	r3, #0
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a5a:	f003 0308 	and.w	r3, r3, #8
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d103      	bne.n	8005a6a <HAL_UART_IRQHandler+0x17a>
 8005a62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d04f      	beq.n	8005b0a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 fc50 	bl	8006310 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a7a:	2b40      	cmp	r3, #64	@ 0x40
 8005a7c:	d141      	bne.n	8005b02 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	3314      	adds	r3, #20
 8005a84:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a88:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005a8c:	e853 3f00 	ldrex	r3, [r3]
 8005a90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005a94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005a98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	3314      	adds	r3, #20
 8005aa6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005aaa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005aae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005ab6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005aba:	e841 2300 	strex	r3, r2, [r1]
 8005abe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005ac2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1d9      	bne.n	8005a7e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d013      	beq.n	8005afa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ad6:	4a8a      	ldr	r2, [pc, #552]	@ (8005d00 <HAL_UART_IRQHandler+0x410>)
 8005ad8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7fd fcd6 	bl	8003490 <HAL_DMA_Abort_IT>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d016      	beq.n	8005b18 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005af0:	687a      	ldr	r2, [r7, #4]
 8005af2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005af4:	4610      	mov	r0, r2
 8005af6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005af8:	e00e      	b.n	8005b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f000 f9ca 	bl	8005e94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b00:	e00a      	b.n	8005b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f000 f9c6 	bl	8005e94 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b08:	e006      	b.n	8005b18 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 f9c2 	bl	8005e94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005b16:	e18d      	b.n	8005e34 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b18:	bf00      	nop
    return;
 8005b1a:	e18b      	b.n	8005e34 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	f040 8167 	bne.w	8005df4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005b26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b2a:	f003 0310 	and.w	r3, r3, #16
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	f000 8160 	beq.w	8005df4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b38:	f003 0310 	and.w	r3, r3, #16
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	f000 8159 	beq.w	8005df4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b42:	2300      	movs	r3, #0
 8005b44:	60bb      	str	r3, [r7, #8]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	60bb      	str	r3, [r7, #8]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	60bb      	str	r3, [r7, #8]
 8005b56:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b62:	2b40      	cmp	r3, #64	@ 0x40
 8005b64:	f040 80ce 	bne.w	8005d04 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005b74:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	f000 80a9 	beq.w	8005cd0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005b82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b86:	429a      	cmp	r2, r3
 8005b88:	f080 80a2 	bcs.w	8005cd0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005b92:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b98:	69db      	ldr	r3, [r3, #28]
 8005b9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b9e:	f000 8088 	beq.w	8005cb2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	330c      	adds	r3, #12
 8005ba8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005bb0:	e853 3f00 	ldrex	r3, [r3]
 8005bb4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005bb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005bbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bc0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	330c      	adds	r3, #12
 8005bca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005bce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005bd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bd6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005bda:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005bde:	e841 2300 	strex	r3, r2, [r1]
 8005be2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005be6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d1d9      	bne.n	8005ba2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	3314      	adds	r3, #20
 8005bf4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005bf8:	e853 3f00 	ldrex	r3, [r3]
 8005bfc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005bfe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c00:	f023 0301 	bic.w	r3, r3, #1
 8005c04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	3314      	adds	r3, #20
 8005c0e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005c12:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005c16:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c18:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005c1a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005c1e:	e841 2300 	strex	r3, r2, [r1]
 8005c22:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005c24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1e1      	bne.n	8005bee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	3314      	adds	r3, #20
 8005c30:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005c34:	e853 3f00 	ldrex	r3, [r3]
 8005c38:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005c3a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005c3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c40:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	3314      	adds	r3, #20
 8005c4a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005c4e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005c50:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c52:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005c54:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005c56:	e841 2300 	strex	r3, r2, [r1]
 8005c5a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005c5c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1e3      	bne.n	8005c2a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2220      	movs	r2, #32
 8005c66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	330c      	adds	r3, #12
 8005c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c7a:	e853 3f00 	ldrex	r3, [r3]
 8005c7e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005c80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005c82:	f023 0310 	bic.w	r3, r3, #16
 8005c86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	330c      	adds	r3, #12
 8005c90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005c94:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005c96:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c98:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005c9a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005c9c:	e841 2300 	strex	r3, r2, [r1]
 8005ca0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ca2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d1e3      	bne.n	8005c70 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7fd fb7f 	bl	80033b0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2202      	movs	r2, #2
 8005cb6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	4619      	mov	r1, r3
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f000 f8ed 	bl	8005ea8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005cce:	e0b3      	b.n	8005e38 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005cd4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	f040 80ad 	bne.w	8005e38 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ce2:	69db      	ldr	r3, [r3, #28]
 8005ce4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ce8:	f040 80a6 	bne.w	8005e38 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2202      	movs	r2, #2
 8005cf0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	6878      	ldr	r0, [r7, #4]
 8005cfa:	f000 f8d5 	bl	8005ea8 <HAL_UARTEx_RxEventCallback>
      return;
 8005cfe:	e09b      	b.n	8005e38 <HAL_UART_IRQHandler+0x548>
 8005d00:	080063d7 	.word	0x080063d7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d18:	b29b      	uxth	r3, r3
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	f000 808e 	beq.w	8005e3c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005d20:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	f000 8089 	beq.w	8005e3c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	330c      	adds	r3, #12
 8005d30:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d34:	e853 3f00 	ldrex	r3, [r3]
 8005d38:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d3c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d40:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	330c      	adds	r3, #12
 8005d4a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005d4e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005d50:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d52:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d56:	e841 2300 	strex	r3, r2, [r1]
 8005d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d1e3      	bne.n	8005d2a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	3314      	adds	r3, #20
 8005d68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6c:	e853 3f00 	ldrex	r3, [r3]
 8005d70:	623b      	str	r3, [r7, #32]
   return(result);
 8005d72:	6a3b      	ldr	r3, [r7, #32]
 8005d74:	f023 0301 	bic.w	r3, r3, #1
 8005d78:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	3314      	adds	r3, #20
 8005d82:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005d86:	633a      	str	r2, [r7, #48]	@ 0x30
 8005d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d8a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d8e:	e841 2300 	strex	r3, r2, [r1]
 8005d92:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d1e3      	bne.n	8005d62 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2220      	movs	r2, #32
 8005d9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2200      	movs	r2, #0
 8005da6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	330c      	adds	r3, #12
 8005dae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	e853 3f00 	ldrex	r3, [r3]
 8005db6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f023 0310 	bic.w	r3, r3, #16
 8005dbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	330c      	adds	r3, #12
 8005dc8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005dcc:	61fa      	str	r2, [r7, #28]
 8005dce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd0:	69b9      	ldr	r1, [r7, #24]
 8005dd2:	69fa      	ldr	r2, [r7, #28]
 8005dd4:	e841 2300 	strex	r3, r2, [r1]
 8005dd8:	617b      	str	r3, [r7, #20]
   return(result);
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d1e3      	bne.n	8005da8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2202      	movs	r2, #2
 8005de4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005de6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005dea:	4619      	mov	r1, r3
 8005dec:	6878      	ldr	r0, [r7, #4]
 8005dee:	f000 f85b 	bl	8005ea8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005df2:	e023      	b.n	8005e3c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005df8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d009      	beq.n	8005e14 <HAL_UART_IRQHandler+0x524>
 8005e00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d003      	beq.n	8005e14 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 faf3 	bl	80063f8 <UART_Transmit_IT>
    return;
 8005e12:	e014      	b.n	8005e3e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d00e      	beq.n	8005e3e <HAL_UART_IRQHandler+0x54e>
 8005e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d008      	beq.n	8005e3e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f000 fb33 	bl	8006498 <UART_EndTransmit_IT>
    return;
 8005e32:	e004      	b.n	8005e3e <HAL_UART_IRQHandler+0x54e>
    return;
 8005e34:	bf00      	nop
 8005e36:	e002      	b.n	8005e3e <HAL_UART_IRQHandler+0x54e>
      return;
 8005e38:	bf00      	nop
 8005e3a:	e000      	b.n	8005e3e <HAL_UART_IRQHandler+0x54e>
      return;
 8005e3c:	bf00      	nop
  }
}
 8005e3e:	37e8      	adds	r7, #232	@ 0xe8
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e44:	b480      	push	{r7}
 8005e46:	b083      	sub	sp, #12
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e4c:	bf00      	nop
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e56:	4770      	bx	lr

08005e58 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005e58:	b480      	push	{r7}
 8005e5a:	b083      	sub	sp, #12
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005e60:	bf00      	nop
 8005e62:	370c      	adds	r7, #12
 8005e64:	46bd      	mov	sp, r7
 8005e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6a:	4770      	bx	lr

08005e6c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005e74:	bf00      	nop
 8005e76:	370c      	adds	r7, #12
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b083      	sub	sp, #12
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b090      	sub	sp, #64	@ 0x40
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d137      	bne.n	8005f4c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8005edc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ede:	2200      	movs	r2, #0
 8005ee0:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005ee2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	3314      	adds	r3, #20
 8005ee8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eec:	e853 3f00 	ldrex	r3, [r3]
 8005ef0:	623b      	str	r3, [r7, #32]
   return(result);
 8005ef2:	6a3b      	ldr	r3, [r7, #32]
 8005ef4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ef8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005efa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	3314      	adds	r3, #20
 8005f00:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005f02:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f0a:	e841 2300 	strex	r3, r2, [r1]
 8005f0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d1e5      	bne.n	8005ee2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005f16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	330c      	adds	r3, #12
 8005f1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	e853 3f00 	ldrex	r3, [r3]
 8005f24:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	330c      	adds	r3, #12
 8005f34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f36:	61fa      	str	r2, [r7, #28]
 8005f38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3a:	69b9      	ldr	r1, [r7, #24]
 8005f3c:	69fa      	ldr	r2, [r7, #28]
 8005f3e:	e841 2300 	strex	r3, r2, [r1]
 8005f42:	617b      	str	r3, [r7, #20]
   return(result);
 8005f44:	697b      	ldr	r3, [r7, #20]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d1e5      	bne.n	8005f16 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005f4a:	e002      	b.n	8005f52 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8005f4c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8005f4e:	f7ff ff79 	bl	8005e44 <HAL_UART_TxCpltCallback>
}
 8005f52:	bf00      	nop
 8005f54:	3740      	adds	r7, #64	@ 0x40
 8005f56:	46bd      	mov	sp, r7
 8005f58:	bd80      	pop	{r7, pc}

08005f5a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005f5a:	b580      	push	{r7, lr}
 8005f5c:	b084      	sub	sp, #16
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f66:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8005f68:	68f8      	ldr	r0, [r7, #12]
 8005f6a:	f7ff ff75 	bl	8005e58 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f6e:	bf00      	nop
 8005f70:	3710      	adds	r7, #16
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}

08005f76 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005f76:	b580      	push	{r7, lr}
 8005f78:	b09c      	sub	sp, #112	@ 0x70
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f82:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d172      	bne.n	8006078 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005f92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f94:	2200      	movs	r2, #0
 8005f96:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005f98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	330c      	adds	r3, #12
 8005f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fa2:	e853 3f00 	ldrex	r3, [r3]
 8005fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005fa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005faa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fae:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005fb0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	330c      	adds	r3, #12
 8005fb6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005fb8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005fba:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fbc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005fbe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005fc0:	e841 2300 	strex	r3, r2, [r1]
 8005fc4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005fc6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1e5      	bne.n	8005f98 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	3314      	adds	r3, #20
 8005fd2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fd6:	e853 3f00 	ldrex	r3, [r3]
 8005fda:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fde:	f023 0301 	bic.w	r3, r3, #1
 8005fe2:	667b      	str	r3, [r7, #100]	@ 0x64
 8005fe4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	3314      	adds	r3, #20
 8005fea:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005fec:	647a      	str	r2, [r7, #68]	@ 0x44
 8005fee:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ff0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ff2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ff4:	e841 2300 	strex	r3, r2, [r1]
 8005ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1e5      	bne.n	8005fcc <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006000:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	3314      	adds	r3, #20
 8006006:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600a:	e853 3f00 	ldrex	r3, [r3]
 800600e:	623b      	str	r3, [r7, #32]
   return(result);
 8006010:	6a3b      	ldr	r3, [r7, #32]
 8006012:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006016:	663b      	str	r3, [r7, #96]	@ 0x60
 8006018:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	3314      	adds	r3, #20
 800601e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006020:	633a      	str	r2, [r7, #48]	@ 0x30
 8006022:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006024:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006026:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006028:	e841 2300 	strex	r3, r2, [r1]
 800602c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800602e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1e5      	bne.n	8006000 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006034:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006036:	2220      	movs	r2, #32
 8006038:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800603c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800603e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006040:	2b01      	cmp	r3, #1
 8006042:	d119      	bne.n	8006078 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006044:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	330c      	adds	r3, #12
 800604a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	e853 3f00 	ldrex	r3, [r3]
 8006052:	60fb      	str	r3, [r7, #12]
   return(result);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f023 0310 	bic.w	r3, r3, #16
 800605a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800605c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	330c      	adds	r3, #12
 8006062:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006064:	61fa      	str	r2, [r7, #28]
 8006066:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006068:	69b9      	ldr	r1, [r7, #24]
 800606a:	69fa      	ldr	r2, [r7, #28]
 800606c:	e841 2300 	strex	r3, r2, [r1]
 8006070:	617b      	str	r3, [r7, #20]
   return(result);
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1e5      	bne.n	8006044 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006078:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800607a:	2200      	movs	r2, #0
 800607c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800607e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006082:	2b01      	cmp	r3, #1
 8006084:	d106      	bne.n	8006094 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006086:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006088:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800608a:	4619      	mov	r1, r3
 800608c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800608e:	f7ff ff0b 	bl	8005ea8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006092:	e002      	b.n	800609a <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006094:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006096:	f7ff fee9 	bl	8005e6c <HAL_UART_RxCpltCallback>
}
 800609a:	bf00      	nop
 800609c:	3770      	adds	r7, #112	@ 0x70
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}

080060a2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80060a2:	b580      	push	{r7, lr}
 80060a4:	b084      	sub	sp, #16
 80060a6:	af00      	add	r7, sp, #0
 80060a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ae:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2201      	movs	r2, #1
 80060b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d108      	bne.n	80060d0 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80060c2:	085b      	lsrs	r3, r3, #1
 80060c4:	b29b      	uxth	r3, r3
 80060c6:	4619      	mov	r1, r3
 80060c8:	68f8      	ldr	r0, [r7, #12]
 80060ca:	f7ff feed 	bl	8005ea8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80060ce:	e002      	b.n	80060d6 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80060d0:	68f8      	ldr	r0, [r7, #12]
 80060d2:	f7ff fed5 	bl	8005e80 <HAL_UART_RxHalfCpltCallback>
}
 80060d6:	bf00      	nop
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}

080060de <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80060de:	b580      	push	{r7, lr}
 80060e0:	b084      	sub	sp, #16
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80060e6:	2300      	movs	r3, #0
 80060e8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060ee:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	695b      	ldr	r3, [r3, #20]
 80060f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060fa:	2b80      	cmp	r3, #128	@ 0x80
 80060fc:	bf0c      	ite	eq
 80060fe:	2301      	moveq	r3, #1
 8006100:	2300      	movne	r3, #0
 8006102:	b2db      	uxtb	r3, r3
 8006104:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b21      	cmp	r3, #33	@ 0x21
 8006110:	d108      	bne.n	8006124 <UART_DMAError+0x46>
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d005      	beq.n	8006124 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	2200      	movs	r2, #0
 800611c:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800611e:	68b8      	ldr	r0, [r7, #8]
 8006120:	f000 f8ce 	bl	80062c0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	695b      	ldr	r3, [r3, #20]
 800612a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800612e:	2b40      	cmp	r3, #64	@ 0x40
 8006130:	bf0c      	ite	eq
 8006132:	2301      	moveq	r3, #1
 8006134:	2300      	movne	r3, #0
 8006136:	b2db      	uxtb	r3, r3
 8006138:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800613a:	68bb      	ldr	r3, [r7, #8]
 800613c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b22      	cmp	r3, #34	@ 0x22
 8006144:	d108      	bne.n	8006158 <UART_DMAError+0x7a>
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d005      	beq.n	8006158 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	2200      	movs	r2, #0
 8006150:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006152:	68b8      	ldr	r0, [r7, #8]
 8006154:	f000 f8dc 	bl	8006310 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800615c:	f043 0210 	orr.w	r2, r3, #16
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006164:	68b8      	ldr	r0, [r7, #8]
 8006166:	f7ff fe95 	bl	8005e94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800616a:	bf00      	nop
 800616c:	3710      	adds	r7, #16
 800616e:	46bd      	mov	sp, r7
 8006170:	bd80      	pop	{r7, pc}
	...

08006174 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b098      	sub	sp, #96	@ 0x60
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	4613      	mov	r3, r2
 8006180:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8006182:	68ba      	ldr	r2, [r7, #8]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	88fa      	ldrh	r2, [r7, #6]
 800618c:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2222      	movs	r2, #34	@ 0x22
 8006198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061a0:	4a44      	ldr	r2, [pc, #272]	@ (80062b4 <UART_Start_Receive_DMA+0x140>)
 80061a2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061a8:	4a43      	ldr	r2, [pc, #268]	@ (80062b8 <UART_Start_Receive_DMA+0x144>)
 80061aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b0:	4a42      	ldr	r2, [pc, #264]	@ (80062bc <UART_Start_Receive_DMA+0x148>)
 80061b2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b8:	2200      	movs	r2, #0
 80061ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80061bc:	f107 0308 	add.w	r3, r7, #8
 80061c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	3304      	adds	r3, #4
 80061cc:	4619      	mov	r1, r3
 80061ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80061d0:	681a      	ldr	r2, [r3, #0]
 80061d2:	88fb      	ldrh	r3, [r7, #6]
 80061d4:	f7fd f894 	bl	8003300 <HAL_DMA_Start_IT>
 80061d8:	4603      	mov	r3, r0
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d008      	beq.n	80061f0 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2210      	movs	r2, #16
 80061e2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2220      	movs	r2, #32
 80061e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e05d      	b.n	80062ac <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80061f0:	2300      	movs	r3, #0
 80061f2:	613b      	str	r3, [r7, #16]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	613b      	str	r3, [r7, #16]
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	613b      	str	r3, [r7, #16]
 8006204:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d019      	beq.n	8006242 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	330c      	adds	r3, #12
 8006214:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006218:	e853 3f00 	ldrex	r3, [r3]
 800621c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800621e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006220:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006224:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	330c      	adds	r3, #12
 800622c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800622e:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006230:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006232:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006234:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006236:	e841 2300 	strex	r3, r2, [r1]
 800623a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800623c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1e5      	bne.n	800620e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	3314      	adds	r3, #20
 8006248:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800624c:	e853 3f00 	ldrex	r3, [r3]
 8006250:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006254:	f043 0301 	orr.w	r3, r3, #1
 8006258:	657b      	str	r3, [r7, #84]	@ 0x54
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	3314      	adds	r3, #20
 8006260:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006262:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006264:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006266:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006268:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800626a:	e841 2300 	strex	r3, r2, [r1]
 800626e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006272:	2b00      	cmp	r3, #0
 8006274:	d1e5      	bne.n	8006242 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	3314      	adds	r3, #20
 800627c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	e853 3f00 	ldrex	r3, [r3]
 8006284:	617b      	str	r3, [r7, #20]
   return(result);
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800628c:	653b      	str	r3, [r7, #80]	@ 0x50
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	3314      	adds	r3, #20
 8006294:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006296:	627a      	str	r2, [r7, #36]	@ 0x24
 8006298:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629a:	6a39      	ldr	r1, [r7, #32]
 800629c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800629e:	e841 2300 	strex	r3, r2, [r1]
 80062a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d1e5      	bne.n	8006276 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80062aa:	2300      	movs	r3, #0
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3760      	adds	r7, #96	@ 0x60
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	08005f77 	.word	0x08005f77
 80062b8:	080060a3 	.word	0x080060a3
 80062bc:	080060df 	.word	0x080060df

080062c0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b089      	sub	sp, #36	@ 0x24
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	330c      	adds	r3, #12
 80062ce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	e853 3f00 	ldrex	r3, [r3]
 80062d6:	60bb      	str	r3, [r7, #8]
   return(result);
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80062de:	61fb      	str	r3, [r7, #28]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	330c      	adds	r3, #12
 80062e6:	69fa      	ldr	r2, [r7, #28]
 80062e8:	61ba      	str	r2, [r7, #24]
 80062ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ec:	6979      	ldr	r1, [r7, #20]
 80062ee:	69ba      	ldr	r2, [r7, #24]
 80062f0:	e841 2300 	strex	r3, r2, [r1]
 80062f4:	613b      	str	r3, [r7, #16]
   return(result);
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1e5      	bne.n	80062c8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2220      	movs	r2, #32
 8006300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8006304:	bf00      	nop
 8006306:	3724      	adds	r7, #36	@ 0x24
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006310:	b480      	push	{r7}
 8006312:	b095      	sub	sp, #84	@ 0x54
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	330c      	adds	r3, #12
 800631e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006322:	e853 3f00 	ldrex	r3, [r3]
 8006326:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800632a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800632e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	330c      	adds	r3, #12
 8006336:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006338:	643a      	str	r2, [r7, #64]	@ 0x40
 800633a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800633e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006340:	e841 2300 	strex	r3, r2, [r1]
 8006344:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006346:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006348:	2b00      	cmp	r3, #0
 800634a:	d1e5      	bne.n	8006318 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	3314      	adds	r3, #20
 8006352:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006354:	6a3b      	ldr	r3, [r7, #32]
 8006356:	e853 3f00 	ldrex	r3, [r3]
 800635a:	61fb      	str	r3, [r7, #28]
   return(result);
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	f023 0301 	bic.w	r3, r3, #1
 8006362:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	3314      	adds	r3, #20
 800636a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800636c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800636e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006370:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006372:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006374:	e841 2300 	strex	r3, r2, [r1]
 8006378:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800637a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800637c:	2b00      	cmp	r3, #0
 800637e:	d1e5      	bne.n	800634c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006384:	2b01      	cmp	r3, #1
 8006386:	d119      	bne.n	80063bc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	330c      	adds	r3, #12
 800638e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	e853 3f00 	ldrex	r3, [r3]
 8006396:	60bb      	str	r3, [r7, #8]
   return(result);
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	f023 0310 	bic.w	r3, r3, #16
 800639e:	647b      	str	r3, [r7, #68]	@ 0x44
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	330c      	adds	r3, #12
 80063a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80063a8:	61ba      	str	r2, [r7, #24]
 80063aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ac:	6979      	ldr	r1, [r7, #20]
 80063ae:	69ba      	ldr	r2, [r7, #24]
 80063b0:	e841 2300 	strex	r3, r2, [r1]
 80063b4:	613b      	str	r3, [r7, #16]
   return(result);
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d1e5      	bne.n	8006388 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2220      	movs	r2, #32
 80063c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2200      	movs	r2, #0
 80063c8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80063ca:	bf00      	nop
 80063cc:	3754      	adds	r7, #84	@ 0x54
 80063ce:	46bd      	mov	sp, r7
 80063d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d4:	4770      	bx	lr

080063d6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b084      	sub	sp, #16
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063ea:	68f8      	ldr	r0, [r7, #12]
 80063ec:	f7ff fd52 	bl	8005e94 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063f0:	bf00      	nop
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80063f8:	b480      	push	{r7}
 80063fa:	b085      	sub	sp, #20
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006406:	b2db      	uxtb	r3, r3
 8006408:	2b21      	cmp	r3, #33	@ 0x21
 800640a:	d13e      	bne.n	800648a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006414:	d114      	bne.n	8006440 <UART_Transmit_IT+0x48>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d110      	bne.n	8006440 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6a1b      	ldr	r3, [r3, #32]
 8006422:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	881b      	ldrh	r3, [r3, #0]
 8006428:	461a      	mov	r2, r3
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006432:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6a1b      	ldr	r3, [r3, #32]
 8006438:	1c9a      	adds	r2, r3, #2
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	621a      	str	r2, [r3, #32]
 800643e:	e008      	b.n	8006452 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6a1b      	ldr	r3, [r3, #32]
 8006444:	1c59      	adds	r1, r3, #1
 8006446:	687a      	ldr	r2, [r7, #4]
 8006448:	6211      	str	r1, [r2, #32]
 800644a:	781a      	ldrb	r2, [r3, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006456:	b29b      	uxth	r3, r3
 8006458:	3b01      	subs	r3, #1
 800645a:	b29b      	uxth	r3, r3
 800645c:	687a      	ldr	r2, [r7, #4]
 800645e:	4619      	mov	r1, r3
 8006460:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006462:	2b00      	cmp	r3, #0
 8006464:	d10f      	bne.n	8006486 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68da      	ldr	r2, [r3, #12]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006474:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	68da      	ldr	r2, [r3, #12]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006484:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006486:	2300      	movs	r3, #0
 8006488:	e000      	b.n	800648c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800648a:	2302      	movs	r3, #2
  }
}
 800648c:	4618      	mov	r0, r3
 800648e:	3714      	adds	r7, #20
 8006490:	46bd      	mov	sp, r7
 8006492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006496:	4770      	bx	lr

08006498 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006498:	b580      	push	{r7, lr}
 800649a:	b082      	sub	sp, #8
 800649c:	af00      	add	r7, sp, #0
 800649e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68da      	ldr	r2, [r3, #12]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064ae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2220      	movs	r2, #32
 80064b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f7ff fcc3 	bl	8005e44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80064be:	2300      	movs	r3, #0
}
 80064c0:	4618      	mov	r0, r3
 80064c2:	3708      	adds	r7, #8
 80064c4:	46bd      	mov	sp, r7
 80064c6:	bd80      	pop	{r7, pc}

080064c8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	b08c      	sub	sp, #48	@ 0x30
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80064d0:	2300      	movs	r3, #0
 80064d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80064d4:	2300      	movs	r3, #0
 80064d6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b22      	cmp	r3, #34	@ 0x22
 80064e2:	f040 80aa 	bne.w	800663a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ee:	d115      	bne.n	800651c <UART_Receive_IT+0x54>
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	691b      	ldr	r3, [r3, #16]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d111      	bne.n	800651c <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064fc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	b29b      	uxth	r3, r3
 8006506:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800650a:	b29a      	uxth	r2, r3
 800650c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800650e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006514:	1c9a      	adds	r2, r3, #2
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	629a      	str	r2, [r3, #40]	@ 0x28
 800651a:	e024      	b.n	8006566 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006520:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800652a:	d007      	beq.n	800653c <UART_Receive_IT+0x74>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d10a      	bne.n	800654a <UART_Receive_IT+0x82>
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	691b      	ldr	r3, [r3, #16]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d106      	bne.n	800654a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	b2da      	uxtb	r2, r3
 8006544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006546:	701a      	strb	r2, [r3, #0]
 8006548:	e008      	b.n	800655c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	b2db      	uxtb	r3, r3
 8006552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006556:	b2da      	uxtb	r2, r3
 8006558:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800655a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006560:	1c5a      	adds	r2, r3, #1
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800656a:	b29b      	uxth	r3, r3
 800656c:	3b01      	subs	r3, #1
 800656e:	b29b      	uxth	r3, r3
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	4619      	mov	r1, r3
 8006574:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006576:	2b00      	cmp	r3, #0
 8006578:	d15d      	bne.n	8006636 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68da      	ldr	r2, [r3, #12]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f022 0220 	bic.w	r2, r2, #32
 8006588:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	68da      	ldr	r2, [r3, #12]
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006598:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	695a      	ldr	r2, [r3, #20]
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f022 0201 	bic.w	r2, r2, #1
 80065a8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2220      	movs	r2, #32
 80065ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2200      	movs	r2, #0
 80065b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d135      	bne.n	800662c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	330c      	adds	r3, #12
 80065cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	e853 3f00 	ldrex	r3, [r3]
 80065d4:	613b      	str	r3, [r7, #16]
   return(result);
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	f023 0310 	bic.w	r3, r3, #16
 80065dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	330c      	adds	r3, #12
 80065e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80065e6:	623a      	str	r2, [r7, #32]
 80065e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ea:	69f9      	ldr	r1, [r7, #28]
 80065ec:	6a3a      	ldr	r2, [r7, #32]
 80065ee:	e841 2300 	strex	r3, r2, [r1]
 80065f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80065f4:	69bb      	ldr	r3, [r7, #24]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1e5      	bne.n	80065c6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 0310 	and.w	r3, r3, #16
 8006604:	2b10      	cmp	r3, #16
 8006606:	d10a      	bne.n	800661e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006608:	2300      	movs	r3, #0
 800660a:	60fb      	str	r3, [r7, #12]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	60fb      	str	r3, [r7, #12]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	60fb      	str	r3, [r7, #12]
 800661c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006622:	4619      	mov	r1, r3
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f7ff fc3f 	bl	8005ea8 <HAL_UARTEx_RxEventCallback>
 800662a:	e002      	b.n	8006632 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800662c:	6878      	ldr	r0, [r7, #4]
 800662e:	f7ff fc1d 	bl	8005e6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006632:	2300      	movs	r3, #0
 8006634:	e002      	b.n	800663c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006636:	2300      	movs	r3, #0
 8006638:	e000      	b.n	800663c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800663a:	2302      	movs	r3, #2
  }
}
 800663c:	4618      	mov	r0, r3
 800663e:	3730      	adds	r7, #48	@ 0x30
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006644:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006648:	b0c0      	sub	sp, #256	@ 0x100
 800664a:	af00      	add	r7, sp, #0
 800664c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800665c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006660:	68d9      	ldr	r1, [r3, #12]
 8006662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	ea40 0301 	orr.w	r3, r0, r1
 800666c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800666e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006672:	689a      	ldr	r2, [r3, #8]
 8006674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006678:	691b      	ldr	r3, [r3, #16]
 800667a:	431a      	orrs	r2, r3
 800667c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006680:	695b      	ldr	r3, [r3, #20]
 8006682:	431a      	orrs	r2, r3
 8006684:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006688:	69db      	ldr	r3, [r3, #28]
 800668a:	4313      	orrs	r3, r2
 800668c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	68db      	ldr	r3, [r3, #12]
 8006698:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800669c:	f021 010c 	bic.w	r1, r1, #12
 80066a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80066aa:	430b      	orrs	r3, r1
 80066ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80066ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066be:	6999      	ldr	r1, [r3, #24]
 80066c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	ea40 0301 	orr.w	r3, r0, r1
 80066ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d0:	681a      	ldr	r2, [r3, #0]
 80066d2:	4b8f      	ldr	r3, [pc, #572]	@ (8006910 <UART_SetConfig+0x2cc>)
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d005      	beq.n	80066e4 <UART_SetConfig+0xa0>
 80066d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066dc:	681a      	ldr	r2, [r3, #0]
 80066de:	4b8d      	ldr	r3, [pc, #564]	@ (8006914 <UART_SetConfig+0x2d0>)
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d104      	bne.n	80066ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80066e4:	f7fe ff80 	bl	80055e8 <HAL_RCC_GetPCLK2Freq>
 80066e8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80066ec:	e003      	b.n	80066f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80066ee:	f7fe ff67 	bl	80055c0 <HAL_RCC_GetPCLK1Freq>
 80066f2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80066f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066fa:	69db      	ldr	r3, [r3, #28]
 80066fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006700:	f040 810c 	bne.w	800691c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006704:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006708:	2200      	movs	r2, #0
 800670a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800670e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006712:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006716:	4622      	mov	r2, r4
 8006718:	462b      	mov	r3, r5
 800671a:	1891      	adds	r1, r2, r2
 800671c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800671e:	415b      	adcs	r3, r3
 8006720:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006722:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006726:	4621      	mov	r1, r4
 8006728:	eb12 0801 	adds.w	r8, r2, r1
 800672c:	4629      	mov	r1, r5
 800672e:	eb43 0901 	adc.w	r9, r3, r1
 8006732:	f04f 0200 	mov.w	r2, #0
 8006736:	f04f 0300 	mov.w	r3, #0
 800673a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800673e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006742:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006746:	4690      	mov	r8, r2
 8006748:	4699      	mov	r9, r3
 800674a:	4623      	mov	r3, r4
 800674c:	eb18 0303 	adds.w	r3, r8, r3
 8006750:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006754:	462b      	mov	r3, r5
 8006756:	eb49 0303 	adc.w	r3, r9, r3
 800675a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800675e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800676a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800676e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006772:	460b      	mov	r3, r1
 8006774:	18db      	adds	r3, r3, r3
 8006776:	653b      	str	r3, [r7, #80]	@ 0x50
 8006778:	4613      	mov	r3, r2
 800677a:	eb42 0303 	adc.w	r3, r2, r3
 800677e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006780:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006784:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006788:	f7fa fac6 	bl	8000d18 <__aeabi_uldivmod>
 800678c:	4602      	mov	r2, r0
 800678e:	460b      	mov	r3, r1
 8006790:	4b61      	ldr	r3, [pc, #388]	@ (8006918 <UART_SetConfig+0x2d4>)
 8006792:	fba3 2302 	umull	r2, r3, r3, r2
 8006796:	095b      	lsrs	r3, r3, #5
 8006798:	011c      	lsls	r4, r3, #4
 800679a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800679e:	2200      	movs	r2, #0
 80067a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067a4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80067a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80067ac:	4642      	mov	r2, r8
 80067ae:	464b      	mov	r3, r9
 80067b0:	1891      	adds	r1, r2, r2
 80067b2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80067b4:	415b      	adcs	r3, r3
 80067b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80067bc:	4641      	mov	r1, r8
 80067be:	eb12 0a01 	adds.w	sl, r2, r1
 80067c2:	4649      	mov	r1, r9
 80067c4:	eb43 0b01 	adc.w	fp, r3, r1
 80067c8:	f04f 0200 	mov.w	r2, #0
 80067cc:	f04f 0300 	mov.w	r3, #0
 80067d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80067d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80067d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80067dc:	4692      	mov	sl, r2
 80067de:	469b      	mov	fp, r3
 80067e0:	4643      	mov	r3, r8
 80067e2:	eb1a 0303 	adds.w	r3, sl, r3
 80067e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067ea:	464b      	mov	r3, r9
 80067ec:	eb4b 0303 	adc.w	r3, fp, r3
 80067f0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80067f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006800:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006804:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006808:	460b      	mov	r3, r1
 800680a:	18db      	adds	r3, r3, r3
 800680c:	643b      	str	r3, [r7, #64]	@ 0x40
 800680e:	4613      	mov	r3, r2
 8006810:	eb42 0303 	adc.w	r3, r2, r3
 8006814:	647b      	str	r3, [r7, #68]	@ 0x44
 8006816:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800681a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800681e:	f7fa fa7b 	bl	8000d18 <__aeabi_uldivmod>
 8006822:	4602      	mov	r2, r0
 8006824:	460b      	mov	r3, r1
 8006826:	4611      	mov	r1, r2
 8006828:	4b3b      	ldr	r3, [pc, #236]	@ (8006918 <UART_SetConfig+0x2d4>)
 800682a:	fba3 2301 	umull	r2, r3, r3, r1
 800682e:	095b      	lsrs	r3, r3, #5
 8006830:	2264      	movs	r2, #100	@ 0x64
 8006832:	fb02 f303 	mul.w	r3, r2, r3
 8006836:	1acb      	subs	r3, r1, r3
 8006838:	00db      	lsls	r3, r3, #3
 800683a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800683e:	4b36      	ldr	r3, [pc, #216]	@ (8006918 <UART_SetConfig+0x2d4>)
 8006840:	fba3 2302 	umull	r2, r3, r3, r2
 8006844:	095b      	lsrs	r3, r3, #5
 8006846:	005b      	lsls	r3, r3, #1
 8006848:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800684c:	441c      	add	r4, r3
 800684e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006852:	2200      	movs	r2, #0
 8006854:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006858:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800685c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006860:	4642      	mov	r2, r8
 8006862:	464b      	mov	r3, r9
 8006864:	1891      	adds	r1, r2, r2
 8006866:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006868:	415b      	adcs	r3, r3
 800686a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800686c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006870:	4641      	mov	r1, r8
 8006872:	1851      	adds	r1, r2, r1
 8006874:	6339      	str	r1, [r7, #48]	@ 0x30
 8006876:	4649      	mov	r1, r9
 8006878:	414b      	adcs	r3, r1
 800687a:	637b      	str	r3, [r7, #52]	@ 0x34
 800687c:	f04f 0200 	mov.w	r2, #0
 8006880:	f04f 0300 	mov.w	r3, #0
 8006884:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006888:	4659      	mov	r1, fp
 800688a:	00cb      	lsls	r3, r1, #3
 800688c:	4651      	mov	r1, sl
 800688e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006892:	4651      	mov	r1, sl
 8006894:	00ca      	lsls	r2, r1, #3
 8006896:	4610      	mov	r0, r2
 8006898:	4619      	mov	r1, r3
 800689a:	4603      	mov	r3, r0
 800689c:	4642      	mov	r2, r8
 800689e:	189b      	adds	r3, r3, r2
 80068a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80068a4:	464b      	mov	r3, r9
 80068a6:	460a      	mov	r2, r1
 80068a8:	eb42 0303 	adc.w	r3, r2, r3
 80068ac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	2200      	movs	r2, #0
 80068b8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80068bc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80068c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80068c4:	460b      	mov	r3, r1
 80068c6:	18db      	adds	r3, r3, r3
 80068c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068ca:	4613      	mov	r3, r2
 80068cc:	eb42 0303 	adc.w	r3, r2, r3
 80068d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80068d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80068da:	f7fa fa1d 	bl	8000d18 <__aeabi_uldivmod>
 80068de:	4602      	mov	r2, r0
 80068e0:	460b      	mov	r3, r1
 80068e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006918 <UART_SetConfig+0x2d4>)
 80068e4:	fba3 1302 	umull	r1, r3, r3, r2
 80068e8:	095b      	lsrs	r3, r3, #5
 80068ea:	2164      	movs	r1, #100	@ 0x64
 80068ec:	fb01 f303 	mul.w	r3, r1, r3
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	00db      	lsls	r3, r3, #3
 80068f4:	3332      	adds	r3, #50	@ 0x32
 80068f6:	4a08      	ldr	r2, [pc, #32]	@ (8006918 <UART_SetConfig+0x2d4>)
 80068f8:	fba2 2303 	umull	r2, r3, r2, r3
 80068fc:	095b      	lsrs	r3, r3, #5
 80068fe:	f003 0207 	and.w	r2, r3, #7
 8006902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4422      	add	r2, r4
 800690a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800690c:	e106      	b.n	8006b1c <UART_SetConfig+0x4d8>
 800690e:	bf00      	nop
 8006910:	40011000 	.word	0x40011000
 8006914:	40011400 	.word	0x40011400
 8006918:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800691c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006920:	2200      	movs	r2, #0
 8006922:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006926:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800692a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800692e:	4642      	mov	r2, r8
 8006930:	464b      	mov	r3, r9
 8006932:	1891      	adds	r1, r2, r2
 8006934:	6239      	str	r1, [r7, #32]
 8006936:	415b      	adcs	r3, r3
 8006938:	627b      	str	r3, [r7, #36]	@ 0x24
 800693a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800693e:	4641      	mov	r1, r8
 8006940:	1854      	adds	r4, r2, r1
 8006942:	4649      	mov	r1, r9
 8006944:	eb43 0501 	adc.w	r5, r3, r1
 8006948:	f04f 0200 	mov.w	r2, #0
 800694c:	f04f 0300 	mov.w	r3, #0
 8006950:	00eb      	lsls	r3, r5, #3
 8006952:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006956:	00e2      	lsls	r2, r4, #3
 8006958:	4614      	mov	r4, r2
 800695a:	461d      	mov	r5, r3
 800695c:	4643      	mov	r3, r8
 800695e:	18e3      	adds	r3, r4, r3
 8006960:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006964:	464b      	mov	r3, r9
 8006966:	eb45 0303 	adc.w	r3, r5, r3
 800696a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800696e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800697a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800697e:	f04f 0200 	mov.w	r2, #0
 8006982:	f04f 0300 	mov.w	r3, #0
 8006986:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800698a:	4629      	mov	r1, r5
 800698c:	008b      	lsls	r3, r1, #2
 800698e:	4621      	mov	r1, r4
 8006990:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006994:	4621      	mov	r1, r4
 8006996:	008a      	lsls	r2, r1, #2
 8006998:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800699c:	f7fa f9bc 	bl	8000d18 <__aeabi_uldivmod>
 80069a0:	4602      	mov	r2, r0
 80069a2:	460b      	mov	r3, r1
 80069a4:	4b60      	ldr	r3, [pc, #384]	@ (8006b28 <UART_SetConfig+0x4e4>)
 80069a6:	fba3 2302 	umull	r2, r3, r3, r2
 80069aa:	095b      	lsrs	r3, r3, #5
 80069ac:	011c      	lsls	r4, r3, #4
 80069ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069b2:	2200      	movs	r2, #0
 80069b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80069b8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80069bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80069c0:	4642      	mov	r2, r8
 80069c2:	464b      	mov	r3, r9
 80069c4:	1891      	adds	r1, r2, r2
 80069c6:	61b9      	str	r1, [r7, #24]
 80069c8:	415b      	adcs	r3, r3
 80069ca:	61fb      	str	r3, [r7, #28]
 80069cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069d0:	4641      	mov	r1, r8
 80069d2:	1851      	adds	r1, r2, r1
 80069d4:	6139      	str	r1, [r7, #16]
 80069d6:	4649      	mov	r1, r9
 80069d8:	414b      	adcs	r3, r1
 80069da:	617b      	str	r3, [r7, #20]
 80069dc:	f04f 0200 	mov.w	r2, #0
 80069e0:	f04f 0300 	mov.w	r3, #0
 80069e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069e8:	4659      	mov	r1, fp
 80069ea:	00cb      	lsls	r3, r1, #3
 80069ec:	4651      	mov	r1, sl
 80069ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069f2:	4651      	mov	r1, sl
 80069f4:	00ca      	lsls	r2, r1, #3
 80069f6:	4610      	mov	r0, r2
 80069f8:	4619      	mov	r1, r3
 80069fa:	4603      	mov	r3, r0
 80069fc:	4642      	mov	r2, r8
 80069fe:	189b      	adds	r3, r3, r2
 8006a00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a04:	464b      	mov	r3, r9
 8006a06:	460a      	mov	r2, r1
 8006a08:	eb42 0303 	adc.w	r3, r2, r3
 8006a0c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a1a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006a1c:	f04f 0200 	mov.w	r2, #0
 8006a20:	f04f 0300 	mov.w	r3, #0
 8006a24:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006a28:	4649      	mov	r1, r9
 8006a2a:	008b      	lsls	r3, r1, #2
 8006a2c:	4641      	mov	r1, r8
 8006a2e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a32:	4641      	mov	r1, r8
 8006a34:	008a      	lsls	r2, r1, #2
 8006a36:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006a3a:	f7fa f96d 	bl	8000d18 <__aeabi_uldivmod>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	4611      	mov	r1, r2
 8006a44:	4b38      	ldr	r3, [pc, #224]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006a46:	fba3 2301 	umull	r2, r3, r3, r1
 8006a4a:	095b      	lsrs	r3, r3, #5
 8006a4c:	2264      	movs	r2, #100	@ 0x64
 8006a4e:	fb02 f303 	mul.w	r3, r2, r3
 8006a52:	1acb      	subs	r3, r1, r3
 8006a54:	011b      	lsls	r3, r3, #4
 8006a56:	3332      	adds	r3, #50	@ 0x32
 8006a58:	4a33      	ldr	r2, [pc, #204]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a5e:	095b      	lsrs	r3, r3, #5
 8006a60:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a64:	441c      	add	r4, r3
 8006a66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a6e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006a70:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006a74:	4642      	mov	r2, r8
 8006a76:	464b      	mov	r3, r9
 8006a78:	1891      	adds	r1, r2, r2
 8006a7a:	60b9      	str	r1, [r7, #8]
 8006a7c:	415b      	adcs	r3, r3
 8006a7e:	60fb      	str	r3, [r7, #12]
 8006a80:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006a84:	4641      	mov	r1, r8
 8006a86:	1851      	adds	r1, r2, r1
 8006a88:	6039      	str	r1, [r7, #0]
 8006a8a:	4649      	mov	r1, r9
 8006a8c:	414b      	adcs	r3, r1
 8006a8e:	607b      	str	r3, [r7, #4]
 8006a90:	f04f 0200 	mov.w	r2, #0
 8006a94:	f04f 0300 	mov.w	r3, #0
 8006a98:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006a9c:	4659      	mov	r1, fp
 8006a9e:	00cb      	lsls	r3, r1, #3
 8006aa0:	4651      	mov	r1, sl
 8006aa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006aa6:	4651      	mov	r1, sl
 8006aa8:	00ca      	lsls	r2, r1, #3
 8006aaa:	4610      	mov	r0, r2
 8006aac:	4619      	mov	r1, r3
 8006aae:	4603      	mov	r3, r0
 8006ab0:	4642      	mov	r2, r8
 8006ab2:	189b      	adds	r3, r3, r2
 8006ab4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ab6:	464b      	mov	r3, r9
 8006ab8:	460a      	mov	r2, r1
 8006aba:	eb42 0303 	adc.w	r3, r2, r3
 8006abe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	663b      	str	r3, [r7, #96]	@ 0x60
 8006aca:	667a      	str	r2, [r7, #100]	@ 0x64
 8006acc:	f04f 0200 	mov.w	r2, #0
 8006ad0:	f04f 0300 	mov.w	r3, #0
 8006ad4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006ad8:	4649      	mov	r1, r9
 8006ada:	008b      	lsls	r3, r1, #2
 8006adc:	4641      	mov	r1, r8
 8006ade:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ae2:	4641      	mov	r1, r8
 8006ae4:	008a      	lsls	r2, r1, #2
 8006ae6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006aea:	f7fa f915 	bl	8000d18 <__aeabi_uldivmod>
 8006aee:	4602      	mov	r2, r0
 8006af0:	460b      	mov	r3, r1
 8006af2:	4b0d      	ldr	r3, [pc, #52]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006af4:	fba3 1302 	umull	r1, r3, r3, r2
 8006af8:	095b      	lsrs	r3, r3, #5
 8006afa:	2164      	movs	r1, #100	@ 0x64
 8006afc:	fb01 f303 	mul.w	r3, r1, r3
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	011b      	lsls	r3, r3, #4
 8006b04:	3332      	adds	r3, #50	@ 0x32
 8006b06:	4a08      	ldr	r2, [pc, #32]	@ (8006b28 <UART_SetConfig+0x4e4>)
 8006b08:	fba2 2303 	umull	r2, r3, r2, r3
 8006b0c:	095b      	lsrs	r3, r3, #5
 8006b0e:	f003 020f 	and.w	r2, r3, #15
 8006b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	4422      	add	r2, r4
 8006b1a:	609a      	str	r2, [r3, #8]
}
 8006b1c:	bf00      	nop
 8006b1e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006b22:	46bd      	mov	sp, r7
 8006b24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b28:	51eb851f 	.word	0x51eb851f

08006b2c <__NVIC_SetPriority>:
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	4603      	mov	r3, r0
 8006b34:	6039      	str	r1, [r7, #0]
 8006b36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	db0a      	blt.n	8006b56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	b2da      	uxtb	r2, r3
 8006b44:	490c      	ldr	r1, [pc, #48]	@ (8006b78 <__NVIC_SetPriority+0x4c>)
 8006b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b4a:	0112      	lsls	r2, r2, #4
 8006b4c:	b2d2      	uxtb	r2, r2
 8006b4e:	440b      	add	r3, r1
 8006b50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006b54:	e00a      	b.n	8006b6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b56:	683b      	ldr	r3, [r7, #0]
 8006b58:	b2da      	uxtb	r2, r3
 8006b5a:	4908      	ldr	r1, [pc, #32]	@ (8006b7c <__NVIC_SetPriority+0x50>)
 8006b5c:	79fb      	ldrb	r3, [r7, #7]
 8006b5e:	f003 030f 	and.w	r3, r3, #15
 8006b62:	3b04      	subs	r3, #4
 8006b64:	0112      	lsls	r2, r2, #4
 8006b66:	b2d2      	uxtb	r2, r2
 8006b68:	440b      	add	r3, r1
 8006b6a:	761a      	strb	r2, [r3, #24]
}
 8006b6c:	bf00      	nop
 8006b6e:	370c      	adds	r7, #12
 8006b70:	46bd      	mov	sp, r7
 8006b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b76:	4770      	bx	lr
 8006b78:	e000e100 	.word	0xe000e100
 8006b7c:	e000ed00 	.word	0xe000ed00

08006b80 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006b80:	b580      	push	{r7, lr}
 8006b82:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006b84:	2100      	movs	r1, #0
 8006b86:	f06f 0004 	mvn.w	r0, #4
 8006b8a:	f7ff ffcf 	bl	8006b2c <__NVIC_SetPriority>
#endif
}
 8006b8e:	bf00      	nop
 8006b90:	bd80      	pop	{r7, pc}
	...

08006b94 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006b94:	b480      	push	{r7}
 8006b96:	b083      	sub	sp, #12
 8006b98:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006b9a:	f3ef 8305 	mrs	r3, IPSR
 8006b9e:	603b      	str	r3, [r7, #0]
  return(result);
 8006ba0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d003      	beq.n	8006bae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006ba6:	f06f 0305 	mvn.w	r3, #5
 8006baa:	607b      	str	r3, [r7, #4]
 8006bac:	e00c      	b.n	8006bc8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006bae:	4b0a      	ldr	r3, [pc, #40]	@ (8006bd8 <osKernelInitialize+0x44>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d105      	bne.n	8006bc2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006bb6:	4b08      	ldr	r3, [pc, #32]	@ (8006bd8 <osKernelInitialize+0x44>)
 8006bb8:	2201      	movs	r2, #1
 8006bba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	607b      	str	r3, [r7, #4]
 8006bc0:	e002      	b.n	8006bc8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006bc2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006bc6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006bc8:	687b      	ldr	r3, [r7, #4]
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	370c      	adds	r7, #12
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	2000789c 	.word	0x2000789c

08006bdc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006be2:	f3ef 8305 	mrs	r3, IPSR
 8006be6:	603b      	str	r3, [r7, #0]
  return(result);
 8006be8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d003      	beq.n	8006bf6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006bee:	f06f 0305 	mvn.w	r3, #5
 8006bf2:	607b      	str	r3, [r7, #4]
 8006bf4:	e010      	b.n	8006c18 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8006c24 <osKernelStart+0x48>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	d109      	bne.n	8006c12 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006bfe:	f7ff ffbf 	bl	8006b80 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006c02:	4b08      	ldr	r3, [pc, #32]	@ (8006c24 <osKernelStart+0x48>)
 8006c04:	2202      	movs	r2, #2
 8006c06:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006c08:	f001 f892 	bl	8007d30 <vTaskStartScheduler>
      stat = osOK;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	607b      	str	r3, [r7, #4]
 8006c10:	e002      	b.n	8006c18 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006c12:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006c16:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006c18:	687b      	ldr	r3, [r7, #4]
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3708      	adds	r7, #8
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bd80      	pop	{r7, pc}
 8006c22:	bf00      	nop
 8006c24:	2000789c 	.word	0x2000789c

08006c28 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b08e      	sub	sp, #56	@ 0x38
 8006c2c:	af04      	add	r7, sp, #16
 8006c2e:	60f8      	str	r0, [r7, #12]
 8006c30:	60b9      	str	r1, [r7, #8]
 8006c32:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006c34:	2300      	movs	r3, #0
 8006c36:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006c38:	f3ef 8305 	mrs	r3, IPSR
 8006c3c:	617b      	str	r3, [r7, #20]
  return(result);
 8006c3e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d17e      	bne.n	8006d42 <osThreadNew+0x11a>
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d07b      	beq.n	8006d42 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006c4a:	2380      	movs	r3, #128	@ 0x80
 8006c4c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006c4e:	2318      	movs	r3, #24
 8006c50:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006c52:	2300      	movs	r3, #0
 8006c54:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006c56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006c5a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d045      	beq.n	8006cee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d002      	beq.n	8006c70 <osThreadNew+0x48>
        name = attr->name;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	699b      	ldr	r3, [r3, #24]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d002      	beq.n	8006c7e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	699b      	ldr	r3, [r3, #24]
 8006c7c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d008      	beq.n	8006c96 <osThreadNew+0x6e>
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	2b38      	cmp	r3, #56	@ 0x38
 8006c88:	d805      	bhi.n	8006c96 <osThreadNew+0x6e>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	f003 0301 	and.w	r3, r3, #1
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d001      	beq.n	8006c9a <osThreadNew+0x72>
        return (NULL);
 8006c96:	2300      	movs	r3, #0
 8006c98:	e054      	b.n	8006d44 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	695b      	ldr	r3, [r3, #20]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d003      	beq.n	8006caa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	695b      	ldr	r3, [r3, #20]
 8006ca6:	089b      	lsrs	r3, r3, #2
 8006ca8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d00e      	beq.n	8006cd0 <osThreadNew+0xa8>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	68db      	ldr	r3, [r3, #12]
 8006cb6:	2ba7      	cmp	r3, #167	@ 0xa7
 8006cb8:	d90a      	bls.n	8006cd0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d006      	beq.n	8006cd0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	695b      	ldr	r3, [r3, #20]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d002      	beq.n	8006cd0 <osThreadNew+0xa8>
        mem = 1;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	61bb      	str	r3, [r7, #24]
 8006cce:	e010      	b.n	8006cf2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	689b      	ldr	r3, [r3, #8]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d10c      	bne.n	8006cf2 <osThreadNew+0xca>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d108      	bne.n	8006cf2 <osThreadNew+0xca>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	691b      	ldr	r3, [r3, #16]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d104      	bne.n	8006cf2 <osThreadNew+0xca>
          mem = 0;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	61bb      	str	r3, [r7, #24]
 8006cec:	e001      	b.n	8006cf2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006cf2:	69bb      	ldr	r3, [r7, #24]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d110      	bne.n	8006d1a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006cfc:	687a      	ldr	r2, [r7, #4]
 8006cfe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006d00:	9202      	str	r2, [sp, #8]
 8006d02:	9301      	str	r3, [sp, #4]
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	9300      	str	r3, [sp, #0]
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	6a3a      	ldr	r2, [r7, #32]
 8006d0c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d0e:	68f8      	ldr	r0, [r7, #12]
 8006d10:	f000 fe1a 	bl	8007948 <xTaskCreateStatic>
 8006d14:	4603      	mov	r3, r0
 8006d16:	613b      	str	r3, [r7, #16]
 8006d18:	e013      	b.n	8006d42 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006d1a:	69bb      	ldr	r3, [r7, #24]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d110      	bne.n	8006d42 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006d20:	6a3b      	ldr	r3, [r7, #32]
 8006d22:	b29a      	uxth	r2, r3
 8006d24:	f107 0310 	add.w	r3, r7, #16
 8006d28:	9301      	str	r3, [sp, #4]
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	9300      	str	r3, [sp, #0]
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d32:	68f8      	ldr	r0, [r7, #12]
 8006d34:	f000 fe68 	bl	8007a08 <xTaskCreate>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d001      	beq.n	8006d42 <osThreadNew+0x11a>
            hTask = NULL;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006d42:	693b      	ldr	r3, [r7, #16]
}
 8006d44:	4618      	mov	r0, r3
 8006d46:	3728      	adds	r7, #40	@ 0x28
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b084      	sub	sp, #16
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d54:	f3ef 8305 	mrs	r3, IPSR
 8006d58:	60bb      	str	r3, [r7, #8]
  return(result);
 8006d5a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d003      	beq.n	8006d68 <osDelay+0x1c>
    stat = osErrorISR;
 8006d60:	f06f 0305 	mvn.w	r3, #5
 8006d64:	60fb      	str	r3, [r7, #12]
 8006d66:	e007      	b.n	8006d78 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d002      	beq.n	8006d78 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f000 ffa6 	bl	8007cc4 <vTaskDelay>
    }
  }

  return (stat);
 8006d78:	68fb      	ldr	r3, [r7, #12]
}
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	3710      	adds	r7, #16
 8006d7e:	46bd      	mov	sp, r7
 8006d80:	bd80      	pop	{r7, pc}
	...

08006d84 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006d84:	b480      	push	{r7}
 8006d86:	b085      	sub	sp, #20
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	60b9      	str	r1, [r7, #8]
 8006d8e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	4a07      	ldr	r2, [pc, #28]	@ (8006db0 <vApplicationGetIdleTaskMemory+0x2c>)
 8006d94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	4a06      	ldr	r2, [pc, #24]	@ (8006db4 <vApplicationGetIdleTaskMemory+0x30>)
 8006d9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2280      	movs	r2, #128	@ 0x80
 8006da0:	601a      	str	r2, [r3, #0]
}
 8006da2:	bf00      	nop
 8006da4:	3714      	adds	r7, #20
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	200078a0 	.word	0x200078a0
 8006db4:	20007948 	.word	0x20007948

08006db8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006db8:	b480      	push	{r7}
 8006dba:	b085      	sub	sp, #20
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	60f8      	str	r0, [r7, #12]
 8006dc0:	60b9      	str	r1, [r7, #8]
 8006dc2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	4a07      	ldr	r2, [pc, #28]	@ (8006de4 <vApplicationGetTimerTaskMemory+0x2c>)
 8006dc8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	4a06      	ldr	r2, [pc, #24]	@ (8006de8 <vApplicationGetTimerTaskMemory+0x30>)
 8006dce:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006dd6:	601a      	str	r2, [r3, #0]
}
 8006dd8:	bf00      	nop
 8006dda:	3714      	adds	r7, #20
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr
 8006de4:	20007b48 	.word	0x20007b48
 8006de8:	20007bf0 	.word	0x20007bf0

08006dec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	f103 0208 	add.w	r2, r3, #8
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006e04:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f103 0208 	add.w	r2, r3, #8
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f103 0208 	add.w	r2, r3, #8
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006e20:	bf00      	nop
 8006e22:	370c      	adds	r7, #12
 8006e24:	46bd      	mov	sp, r7
 8006e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2a:	4770      	bx	lr

08006e2c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2200      	movs	r2, #0
 8006e38:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006e3a:	bf00      	nop
 8006e3c:	370c      	adds	r7, #12
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr

08006e46 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e46:	b480      	push	{r7}
 8006e48:	b085      	sub	sp, #20
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	6078      	str	r0, [r7, #4]
 8006e4e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	685b      	ldr	r3, [r3, #4]
 8006e54:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	68fa      	ldr	r2, [r7, #12]
 8006e5a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	689a      	ldr	r2, [r3, #8]
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	689b      	ldr	r3, [r3, #8]
 8006e68:	683a      	ldr	r2, [r7, #0]
 8006e6a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	683a      	ldr	r2, [r7, #0]
 8006e70:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	1c5a      	adds	r2, r3, #1
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	601a      	str	r2, [r3, #0]
}
 8006e82:	bf00      	nop
 8006e84:	3714      	adds	r7, #20
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr

08006e8e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e8e:	b480      	push	{r7}
 8006e90:	b085      	sub	sp, #20
 8006e92:	af00      	add	r7, sp, #0
 8006e94:	6078      	str	r0, [r7, #4]
 8006e96:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ea4:	d103      	bne.n	8006eae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	691b      	ldr	r3, [r3, #16]
 8006eaa:	60fb      	str	r3, [r7, #12]
 8006eac:	e00c      	b.n	8006ec8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	3308      	adds	r3, #8
 8006eb2:	60fb      	str	r3, [r7, #12]
 8006eb4:	e002      	b.n	8006ebc <vListInsert+0x2e>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	685b      	ldr	r3, [r3, #4]
 8006eba:	60fb      	str	r3, [r7, #12]
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d2f6      	bcs.n	8006eb6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	683a      	ldr	r2, [r7, #0]
 8006ed6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	68fa      	ldr	r2, [r7, #12]
 8006edc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	683a      	ldr	r2, [r7, #0]
 8006ee2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	1c5a      	adds	r2, r3, #1
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	601a      	str	r2, [r3, #0]
}
 8006ef4:	bf00      	nop
 8006ef6:	3714      	adds	r7, #20
 8006ef8:	46bd      	mov	sp, r7
 8006efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efe:	4770      	bx	lr

08006f00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006f00:	b480      	push	{r7}
 8006f02:	b085      	sub	sp, #20
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	691b      	ldr	r3, [r3, #16]
 8006f0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	685b      	ldr	r3, [r3, #4]
 8006f12:	687a      	ldr	r2, [r7, #4]
 8006f14:	6892      	ldr	r2, [r2, #8]
 8006f16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	687a      	ldr	r2, [r7, #4]
 8006f1e:	6852      	ldr	r2, [r2, #4]
 8006f20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	685b      	ldr	r3, [r3, #4]
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	429a      	cmp	r2, r3
 8006f2a:	d103      	bne.n	8006f34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	689a      	ldr	r2, [r3, #8]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	1e5a      	subs	r2, r3, #1
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3714      	adds	r7, #20
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b084      	sub	sp, #16
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d10b      	bne.n	8006f80 <xQueueGenericReset+0x2c>
	__asm volatile
 8006f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f6c:	f383 8811 	msr	BASEPRI, r3
 8006f70:	f3bf 8f6f 	isb	sy
 8006f74:	f3bf 8f4f 	dsb	sy
 8006f78:	60bb      	str	r3, [r7, #8]
}
 8006f7a:	bf00      	nop
 8006f7c:	bf00      	nop
 8006f7e:	e7fd      	b.n	8006f7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006f80:	f002 f8d2 	bl	8009128 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681a      	ldr	r2, [r3, #0]
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f8c:	68f9      	ldr	r1, [r7, #12]
 8006f8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006f90:	fb01 f303 	mul.w	r3, r1, r3
 8006f94:	441a      	add	r2, r3
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	681a      	ldr	r2, [r3, #0]
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681a      	ldr	r2, [r3, #0]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	68f9      	ldr	r1, [r7, #12]
 8006fb4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006fb6:	fb01 f303 	mul.w	r3, r1, r3
 8006fba:	441a      	add	r2, r3
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	22ff      	movs	r2, #255	@ 0xff
 8006fc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	22ff      	movs	r2, #255	@ 0xff
 8006fcc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d114      	bne.n	8007000 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	691b      	ldr	r3, [r3, #16]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d01a      	beq.n	8007014 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	3310      	adds	r3, #16
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f001 f942 	bl	800826c <xTaskRemoveFromEventList>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d012      	beq.n	8007014 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006fee:	4b0d      	ldr	r3, [pc, #52]	@ (8007024 <xQueueGenericReset+0xd0>)
 8006ff0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ff4:	601a      	str	r2, [r3, #0]
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	f3bf 8f6f 	isb	sy
 8006ffe:	e009      	b.n	8007014 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	3310      	adds	r3, #16
 8007004:	4618      	mov	r0, r3
 8007006:	f7ff fef1 	bl	8006dec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	3324      	adds	r3, #36	@ 0x24
 800700e:	4618      	mov	r0, r3
 8007010:	f7ff feec 	bl	8006dec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007014:	f002 f8ba 	bl	800918c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007018:	2301      	movs	r3, #1
}
 800701a:	4618      	mov	r0, r3
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	e000ed04 	.word	0xe000ed04

08007028 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007028:	b580      	push	{r7, lr}
 800702a:	b08e      	sub	sp, #56	@ 0x38
 800702c:	af02      	add	r7, sp, #8
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	607a      	str	r2, [r7, #4]
 8007034:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2b00      	cmp	r3, #0
 800703a:	d10b      	bne.n	8007054 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800703c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007040:	f383 8811 	msr	BASEPRI, r3
 8007044:	f3bf 8f6f 	isb	sy
 8007048:	f3bf 8f4f 	dsb	sy
 800704c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800704e:	bf00      	nop
 8007050:	bf00      	nop
 8007052:	e7fd      	b.n	8007050 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d10b      	bne.n	8007072 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800705a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800705e:	f383 8811 	msr	BASEPRI, r3
 8007062:	f3bf 8f6f 	isb	sy
 8007066:	f3bf 8f4f 	dsb	sy
 800706a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800706c:	bf00      	nop
 800706e:	bf00      	nop
 8007070:	e7fd      	b.n	800706e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d002      	beq.n	800707e <xQueueGenericCreateStatic+0x56>
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d001      	beq.n	8007082 <xQueueGenericCreateStatic+0x5a>
 800707e:	2301      	movs	r3, #1
 8007080:	e000      	b.n	8007084 <xQueueGenericCreateStatic+0x5c>
 8007082:	2300      	movs	r3, #0
 8007084:	2b00      	cmp	r3, #0
 8007086:	d10b      	bne.n	80070a0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708c:	f383 8811 	msr	BASEPRI, r3
 8007090:	f3bf 8f6f 	isb	sy
 8007094:	f3bf 8f4f 	dsb	sy
 8007098:	623b      	str	r3, [r7, #32]
}
 800709a:	bf00      	nop
 800709c:	bf00      	nop
 800709e:	e7fd      	b.n	800709c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d102      	bne.n	80070ac <xQueueGenericCreateStatic+0x84>
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d101      	bne.n	80070b0 <xQueueGenericCreateStatic+0x88>
 80070ac:	2301      	movs	r3, #1
 80070ae:	e000      	b.n	80070b2 <xQueueGenericCreateStatic+0x8a>
 80070b0:	2300      	movs	r3, #0
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d10b      	bne.n	80070ce <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80070b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ba:	f383 8811 	msr	BASEPRI, r3
 80070be:	f3bf 8f6f 	isb	sy
 80070c2:	f3bf 8f4f 	dsb	sy
 80070c6:	61fb      	str	r3, [r7, #28]
}
 80070c8:	bf00      	nop
 80070ca:	bf00      	nop
 80070cc:	e7fd      	b.n	80070ca <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80070ce:	2350      	movs	r3, #80	@ 0x50
 80070d0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80070d2:	697b      	ldr	r3, [r7, #20]
 80070d4:	2b50      	cmp	r3, #80	@ 0x50
 80070d6:	d00b      	beq.n	80070f0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80070d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070dc:	f383 8811 	msr	BASEPRI, r3
 80070e0:	f3bf 8f6f 	isb	sy
 80070e4:	f3bf 8f4f 	dsb	sy
 80070e8:	61bb      	str	r3, [r7, #24]
}
 80070ea:	bf00      	nop
 80070ec:	bf00      	nop
 80070ee:	e7fd      	b.n	80070ec <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80070f0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80070f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d00d      	beq.n	8007118 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80070fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070fe:	2201      	movs	r2, #1
 8007100:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007104:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800710a:	9300      	str	r3, [sp, #0]
 800710c:	4613      	mov	r3, r2
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	68b9      	ldr	r1, [r7, #8]
 8007112:	68f8      	ldr	r0, [r7, #12]
 8007114:	f000 f805 	bl	8007122 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800711a:	4618      	mov	r0, r3
 800711c:	3730      	adds	r7, #48	@ 0x30
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}

08007122 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007122:	b580      	push	{r7, lr}
 8007124:	b084      	sub	sp, #16
 8007126:	af00      	add	r7, sp, #0
 8007128:	60f8      	str	r0, [r7, #12]
 800712a:	60b9      	str	r1, [r7, #8]
 800712c:	607a      	str	r2, [r7, #4]
 800712e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d103      	bne.n	800713e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	69ba      	ldr	r2, [r7, #24]
 800713a:	601a      	str	r2, [r3, #0]
 800713c:	e002      	b.n	8007144 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	687a      	ldr	r2, [r7, #4]
 8007142:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007144:	69bb      	ldr	r3, [r7, #24]
 8007146:	68fa      	ldr	r2, [r7, #12]
 8007148:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007150:	2101      	movs	r1, #1
 8007152:	69b8      	ldr	r0, [r7, #24]
 8007154:	f7ff fefe 	bl	8006f54 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	78fa      	ldrb	r2, [r7, #3]
 800715c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007160:	bf00      	nop
 8007162:	3710      	adds	r7, #16
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}

08007168 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b08e      	sub	sp, #56	@ 0x38
 800716c:	af00      	add	r7, sp, #0
 800716e:	60f8      	str	r0, [r7, #12]
 8007170:	60b9      	str	r1, [r7, #8]
 8007172:	607a      	str	r2, [r7, #4]
 8007174:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007176:	2300      	movs	r3, #0
 8007178:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800717e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007180:	2b00      	cmp	r3, #0
 8007182:	d10b      	bne.n	800719c <xQueueGenericSend+0x34>
	__asm volatile
 8007184:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007188:	f383 8811 	msr	BASEPRI, r3
 800718c:	f3bf 8f6f 	isb	sy
 8007190:	f3bf 8f4f 	dsb	sy
 8007194:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007196:	bf00      	nop
 8007198:	bf00      	nop
 800719a:	e7fd      	b.n	8007198 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d103      	bne.n	80071aa <xQueueGenericSend+0x42>
 80071a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d101      	bne.n	80071ae <xQueueGenericSend+0x46>
 80071aa:	2301      	movs	r3, #1
 80071ac:	e000      	b.n	80071b0 <xQueueGenericSend+0x48>
 80071ae:	2300      	movs	r3, #0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d10b      	bne.n	80071cc <xQueueGenericSend+0x64>
	__asm volatile
 80071b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071b8:	f383 8811 	msr	BASEPRI, r3
 80071bc:	f3bf 8f6f 	isb	sy
 80071c0:	f3bf 8f4f 	dsb	sy
 80071c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80071c6:	bf00      	nop
 80071c8:	bf00      	nop
 80071ca:	e7fd      	b.n	80071c8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80071cc:	683b      	ldr	r3, [r7, #0]
 80071ce:	2b02      	cmp	r3, #2
 80071d0:	d103      	bne.n	80071da <xQueueGenericSend+0x72>
 80071d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d101      	bne.n	80071de <xQueueGenericSend+0x76>
 80071da:	2301      	movs	r3, #1
 80071dc:	e000      	b.n	80071e0 <xQueueGenericSend+0x78>
 80071de:	2300      	movs	r3, #0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d10b      	bne.n	80071fc <xQueueGenericSend+0x94>
	__asm volatile
 80071e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e8:	f383 8811 	msr	BASEPRI, r3
 80071ec:	f3bf 8f6f 	isb	sy
 80071f0:	f3bf 8f4f 	dsb	sy
 80071f4:	623b      	str	r3, [r7, #32]
}
 80071f6:	bf00      	nop
 80071f8:	bf00      	nop
 80071fa:	e7fd      	b.n	80071f8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071fc:	f001 fa24 	bl	8008648 <xTaskGetSchedulerState>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d102      	bne.n	800720c <xQueueGenericSend+0xa4>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d101      	bne.n	8007210 <xQueueGenericSend+0xa8>
 800720c:	2301      	movs	r3, #1
 800720e:	e000      	b.n	8007212 <xQueueGenericSend+0xaa>
 8007210:	2300      	movs	r3, #0
 8007212:	2b00      	cmp	r3, #0
 8007214:	d10b      	bne.n	800722e <xQueueGenericSend+0xc6>
	__asm volatile
 8007216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800721a:	f383 8811 	msr	BASEPRI, r3
 800721e:	f3bf 8f6f 	isb	sy
 8007222:	f3bf 8f4f 	dsb	sy
 8007226:	61fb      	str	r3, [r7, #28]
}
 8007228:	bf00      	nop
 800722a:	bf00      	nop
 800722c:	e7fd      	b.n	800722a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800722e:	f001 ff7b 	bl	8009128 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007234:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800723a:	429a      	cmp	r2, r3
 800723c:	d302      	bcc.n	8007244 <xQueueGenericSend+0xdc>
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	2b02      	cmp	r3, #2
 8007242:	d129      	bne.n	8007298 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007244:	683a      	ldr	r2, [r7, #0]
 8007246:	68b9      	ldr	r1, [r7, #8]
 8007248:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800724a:	f000 fa0f 	bl	800766c <prvCopyDataToQueue>
 800724e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007250:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007254:	2b00      	cmp	r3, #0
 8007256:	d010      	beq.n	800727a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800725a:	3324      	adds	r3, #36	@ 0x24
 800725c:	4618      	mov	r0, r3
 800725e:	f001 f805 	bl	800826c <xTaskRemoveFromEventList>
 8007262:	4603      	mov	r3, r0
 8007264:	2b00      	cmp	r3, #0
 8007266:	d013      	beq.n	8007290 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007268:	4b3f      	ldr	r3, [pc, #252]	@ (8007368 <xQueueGenericSend+0x200>)
 800726a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800726e:	601a      	str	r2, [r3, #0]
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	f3bf 8f6f 	isb	sy
 8007278:	e00a      	b.n	8007290 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800727a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800727c:	2b00      	cmp	r3, #0
 800727e:	d007      	beq.n	8007290 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007280:	4b39      	ldr	r3, [pc, #228]	@ (8007368 <xQueueGenericSend+0x200>)
 8007282:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007286:	601a      	str	r2, [r3, #0]
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007290:	f001 ff7c 	bl	800918c <vPortExitCritical>
				return pdPASS;
 8007294:	2301      	movs	r3, #1
 8007296:	e063      	b.n	8007360 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d103      	bne.n	80072a6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800729e:	f001 ff75 	bl	800918c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80072a2:	2300      	movs	r3, #0
 80072a4:	e05c      	b.n	8007360 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80072a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d106      	bne.n	80072ba <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072ac:	f107 0314 	add.w	r3, r7, #20
 80072b0:	4618      	mov	r0, r3
 80072b2:	f001 f867 	bl	8008384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072b6:	2301      	movs	r3, #1
 80072b8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80072ba:	f001 ff67 	bl	800918c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072be:	f000 fda7 	bl	8007e10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072c2:	f001 ff31 	bl	8009128 <vPortEnterCritical>
 80072c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80072cc:	b25b      	sxtb	r3, r3
 80072ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072d2:	d103      	bne.n	80072dc <xQueueGenericSend+0x174>
 80072d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072de:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072e2:	b25b      	sxtb	r3, r3
 80072e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80072e8:	d103      	bne.n	80072f2 <xQueueGenericSend+0x18a>
 80072ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80072f2:	f001 ff4b 	bl	800918c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072f6:	1d3a      	adds	r2, r7, #4
 80072f8:	f107 0314 	add.w	r3, r7, #20
 80072fc:	4611      	mov	r1, r2
 80072fe:	4618      	mov	r0, r3
 8007300:	f001 f856 	bl	80083b0 <xTaskCheckForTimeOut>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d124      	bne.n	8007354 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800730a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800730c:	f000 faa6 	bl	800785c <prvIsQueueFull>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	d018      	beq.n	8007348 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007318:	3310      	adds	r3, #16
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	4611      	mov	r1, r2
 800731e:	4618      	mov	r0, r3
 8007320:	f000 ff52 	bl	80081c8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007324:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007326:	f000 fa31 	bl	800778c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800732a:	f000 fd7f 	bl	8007e2c <xTaskResumeAll>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	f47f af7c 	bne.w	800722e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007336:	4b0c      	ldr	r3, [pc, #48]	@ (8007368 <xQueueGenericSend+0x200>)
 8007338:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800733c:	601a      	str	r2, [r3, #0]
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	e772      	b.n	800722e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007348:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800734a:	f000 fa1f 	bl	800778c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800734e:	f000 fd6d 	bl	8007e2c <xTaskResumeAll>
 8007352:	e76c      	b.n	800722e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007354:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007356:	f000 fa19 	bl	800778c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800735a:	f000 fd67 	bl	8007e2c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800735e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007360:	4618      	mov	r0, r3
 8007362:	3738      	adds	r7, #56	@ 0x38
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}
 8007368:	e000ed04 	.word	0xe000ed04

0800736c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b090      	sub	sp, #64	@ 0x40
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	607a      	str	r2, [r7, #4]
 8007378:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800737e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007380:	2b00      	cmp	r3, #0
 8007382:	d10b      	bne.n	800739c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007388:	f383 8811 	msr	BASEPRI, r3
 800738c:	f3bf 8f6f 	isb	sy
 8007390:	f3bf 8f4f 	dsb	sy
 8007394:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007396:	bf00      	nop
 8007398:	bf00      	nop
 800739a:	e7fd      	b.n	8007398 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d103      	bne.n	80073aa <xQueueGenericSendFromISR+0x3e>
 80073a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d101      	bne.n	80073ae <xQueueGenericSendFromISR+0x42>
 80073aa:	2301      	movs	r3, #1
 80073ac:	e000      	b.n	80073b0 <xQueueGenericSendFromISR+0x44>
 80073ae:	2300      	movs	r3, #0
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d10b      	bne.n	80073cc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80073b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073b8:	f383 8811 	msr	BASEPRI, r3
 80073bc:	f3bf 8f6f 	isb	sy
 80073c0:	f3bf 8f4f 	dsb	sy
 80073c4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80073c6:	bf00      	nop
 80073c8:	bf00      	nop
 80073ca:	e7fd      	b.n	80073c8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	2b02      	cmp	r3, #2
 80073d0:	d103      	bne.n	80073da <xQueueGenericSendFromISR+0x6e>
 80073d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073d6:	2b01      	cmp	r3, #1
 80073d8:	d101      	bne.n	80073de <xQueueGenericSendFromISR+0x72>
 80073da:	2301      	movs	r3, #1
 80073dc:	e000      	b.n	80073e0 <xQueueGenericSendFromISR+0x74>
 80073de:	2300      	movs	r3, #0
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d10b      	bne.n	80073fc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80073e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073e8:	f383 8811 	msr	BASEPRI, r3
 80073ec:	f3bf 8f6f 	isb	sy
 80073f0:	f3bf 8f4f 	dsb	sy
 80073f4:	623b      	str	r3, [r7, #32]
}
 80073f6:	bf00      	nop
 80073f8:	bf00      	nop
 80073fa:	e7fd      	b.n	80073f8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80073fc:	f001 ff74 	bl	80092e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007400:	f3ef 8211 	mrs	r2, BASEPRI
 8007404:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007408:	f383 8811 	msr	BASEPRI, r3
 800740c:	f3bf 8f6f 	isb	sy
 8007410:	f3bf 8f4f 	dsb	sy
 8007414:	61fa      	str	r2, [r7, #28]
 8007416:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007418:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800741a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800741c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800741e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007422:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007424:	429a      	cmp	r2, r3
 8007426:	d302      	bcc.n	800742e <xQueueGenericSendFromISR+0xc2>
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	2b02      	cmp	r3, #2
 800742c:	d12f      	bne.n	800748e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800742e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007430:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007434:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800743a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800743c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800743e:	683a      	ldr	r2, [r7, #0]
 8007440:	68b9      	ldr	r1, [r7, #8]
 8007442:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007444:	f000 f912 	bl	800766c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007448:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800744c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007450:	d112      	bne.n	8007478 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007456:	2b00      	cmp	r3, #0
 8007458:	d016      	beq.n	8007488 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800745a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800745c:	3324      	adds	r3, #36	@ 0x24
 800745e:	4618      	mov	r0, r3
 8007460:	f000 ff04 	bl	800826c <xTaskRemoveFromEventList>
 8007464:	4603      	mov	r3, r0
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00e      	beq.n	8007488 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d00b      	beq.n	8007488 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	601a      	str	r2, [r3, #0]
 8007476:	e007      	b.n	8007488 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007478:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800747c:	3301      	adds	r3, #1
 800747e:	b2db      	uxtb	r3, r3
 8007480:	b25a      	sxtb	r2, r3
 8007482:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007484:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007488:	2301      	movs	r3, #1
 800748a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800748c:	e001      	b.n	8007492 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800748e:	2300      	movs	r3, #0
 8007490:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007494:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800749c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800749e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3740      	adds	r7, #64	@ 0x40
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b08c      	sub	sp, #48	@ 0x30
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	60f8      	str	r0, [r7, #12]
 80074b0:	60b9      	str	r1, [r7, #8]
 80074b2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80074b4:	2300      	movs	r3, #0
 80074b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80074bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d10b      	bne.n	80074da <xQueueReceive+0x32>
	__asm volatile
 80074c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074c6:	f383 8811 	msr	BASEPRI, r3
 80074ca:	f3bf 8f6f 	isb	sy
 80074ce:	f3bf 8f4f 	dsb	sy
 80074d2:	623b      	str	r3, [r7, #32]
}
 80074d4:	bf00      	nop
 80074d6:	bf00      	nop
 80074d8:	e7fd      	b.n	80074d6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d103      	bne.n	80074e8 <xQueueReceive+0x40>
 80074e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d101      	bne.n	80074ec <xQueueReceive+0x44>
 80074e8:	2301      	movs	r3, #1
 80074ea:	e000      	b.n	80074ee <xQueueReceive+0x46>
 80074ec:	2300      	movs	r3, #0
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d10b      	bne.n	800750a <xQueueReceive+0x62>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	61fb      	str	r3, [r7, #28]
}
 8007504:	bf00      	nop
 8007506:	bf00      	nop
 8007508:	e7fd      	b.n	8007506 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800750a:	f001 f89d 	bl	8008648 <xTaskGetSchedulerState>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d102      	bne.n	800751a <xQueueReceive+0x72>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d101      	bne.n	800751e <xQueueReceive+0x76>
 800751a:	2301      	movs	r3, #1
 800751c:	e000      	b.n	8007520 <xQueueReceive+0x78>
 800751e:	2300      	movs	r3, #0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d10b      	bne.n	800753c <xQueueReceive+0x94>
	__asm volatile
 8007524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007528:	f383 8811 	msr	BASEPRI, r3
 800752c:	f3bf 8f6f 	isb	sy
 8007530:	f3bf 8f4f 	dsb	sy
 8007534:	61bb      	str	r3, [r7, #24]
}
 8007536:	bf00      	nop
 8007538:	bf00      	nop
 800753a:	e7fd      	b.n	8007538 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800753c:	f001 fdf4 	bl	8009128 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007544:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007548:	2b00      	cmp	r3, #0
 800754a:	d01f      	beq.n	800758c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800754c:	68b9      	ldr	r1, [r7, #8]
 800754e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007550:	f000 f8f6 	bl	8007740 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007556:	1e5a      	subs	r2, r3, #1
 8007558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800755a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800755c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d00f      	beq.n	8007584 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007566:	3310      	adds	r3, #16
 8007568:	4618      	mov	r0, r3
 800756a:	f000 fe7f 	bl	800826c <xTaskRemoveFromEventList>
 800756e:	4603      	mov	r3, r0
 8007570:	2b00      	cmp	r3, #0
 8007572:	d007      	beq.n	8007584 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007574:	4b3c      	ldr	r3, [pc, #240]	@ (8007668 <xQueueReceive+0x1c0>)
 8007576:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800757a:	601a      	str	r2, [r3, #0]
 800757c:	f3bf 8f4f 	dsb	sy
 8007580:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007584:	f001 fe02 	bl	800918c <vPortExitCritical>
				return pdPASS;
 8007588:	2301      	movs	r3, #1
 800758a:	e069      	b.n	8007660 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d103      	bne.n	800759a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007592:	f001 fdfb 	bl	800918c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007596:	2300      	movs	r3, #0
 8007598:	e062      	b.n	8007660 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800759a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800759c:	2b00      	cmp	r3, #0
 800759e:	d106      	bne.n	80075ae <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80075a0:	f107 0310 	add.w	r3, r7, #16
 80075a4:	4618      	mov	r0, r3
 80075a6:	f000 feed 	bl	8008384 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80075aa:	2301      	movs	r3, #1
 80075ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80075ae:	f001 fded 	bl	800918c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80075b2:	f000 fc2d 	bl	8007e10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80075b6:	f001 fdb7 	bl	8009128 <vPortEnterCritical>
 80075ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075bc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80075c0:	b25b      	sxtb	r3, r3
 80075c2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075c6:	d103      	bne.n	80075d0 <xQueueReceive+0x128>
 80075c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ca:	2200      	movs	r2, #0
 80075cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80075d6:	b25b      	sxtb	r3, r3
 80075d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075dc:	d103      	bne.n	80075e6 <xQueueReceive+0x13e>
 80075de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075e0:	2200      	movs	r2, #0
 80075e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075e6:	f001 fdd1 	bl	800918c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80075ea:	1d3a      	adds	r2, r7, #4
 80075ec:	f107 0310 	add.w	r3, r7, #16
 80075f0:	4611      	mov	r1, r2
 80075f2:	4618      	mov	r0, r3
 80075f4:	f000 fedc 	bl	80083b0 <xTaskCheckForTimeOut>
 80075f8:	4603      	mov	r3, r0
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d123      	bne.n	8007646 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80075fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007600:	f000 f916 	bl	8007830 <prvIsQueueEmpty>
 8007604:	4603      	mov	r3, r0
 8007606:	2b00      	cmp	r3, #0
 8007608:	d017      	beq.n	800763a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800760a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800760c:	3324      	adds	r3, #36	@ 0x24
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	4611      	mov	r1, r2
 8007612:	4618      	mov	r0, r3
 8007614:	f000 fdd8 	bl	80081c8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007618:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800761a:	f000 f8b7 	bl	800778c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800761e:	f000 fc05 	bl	8007e2c <xTaskResumeAll>
 8007622:	4603      	mov	r3, r0
 8007624:	2b00      	cmp	r3, #0
 8007626:	d189      	bne.n	800753c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007628:	4b0f      	ldr	r3, [pc, #60]	@ (8007668 <xQueueReceive+0x1c0>)
 800762a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800762e:	601a      	str	r2, [r3, #0]
 8007630:	f3bf 8f4f 	dsb	sy
 8007634:	f3bf 8f6f 	isb	sy
 8007638:	e780      	b.n	800753c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800763a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800763c:	f000 f8a6 	bl	800778c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007640:	f000 fbf4 	bl	8007e2c <xTaskResumeAll>
 8007644:	e77a      	b.n	800753c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007646:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007648:	f000 f8a0 	bl	800778c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800764c:	f000 fbee 	bl	8007e2c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007650:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007652:	f000 f8ed 	bl	8007830 <prvIsQueueEmpty>
 8007656:	4603      	mov	r3, r0
 8007658:	2b00      	cmp	r3, #0
 800765a:	f43f af6f 	beq.w	800753c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800765e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007660:	4618      	mov	r0, r3
 8007662:	3730      	adds	r7, #48	@ 0x30
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}
 8007668:	e000ed04 	.word	0xe000ed04

0800766c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b086      	sub	sp, #24
 8007670:	af00      	add	r7, sp, #0
 8007672:	60f8      	str	r0, [r7, #12]
 8007674:	60b9      	str	r1, [r7, #8]
 8007676:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007678:	2300      	movs	r3, #0
 800767a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007680:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007686:	2b00      	cmp	r3, #0
 8007688:	d10d      	bne.n	80076a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d14d      	bne.n	800772e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	4618      	mov	r0, r3
 8007698:	f000 fff4 	bl	8008684 <xTaskPriorityDisinherit>
 800769c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	2200      	movs	r2, #0
 80076a2:	609a      	str	r2, [r3, #8]
 80076a4:	e043      	b.n	800772e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d119      	bne.n	80076e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	6858      	ldr	r0, [r3, #4]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076b4:	461a      	mov	r2, r3
 80076b6:	68b9      	ldr	r1, [r7, #8]
 80076b8:	f012 faff 	bl	8019cba <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	685a      	ldr	r2, [r3, #4]
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076c4:	441a      	add	r2, r3
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	685a      	ldr	r2, [r3, #4]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	689b      	ldr	r3, [r3, #8]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d32b      	bcc.n	800772e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	605a      	str	r2, [r3, #4]
 80076de:	e026      	b.n	800772e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	68d8      	ldr	r0, [r3, #12]
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076e8:	461a      	mov	r2, r3
 80076ea:	68b9      	ldr	r1, [r7, #8]
 80076ec:	f012 fae5 	bl	8019cba <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	68da      	ldr	r2, [r3, #12]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076f8:	425b      	negs	r3, r3
 80076fa:	441a      	add	r2, r3
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	68da      	ldr	r2, [r3, #12]
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	429a      	cmp	r2, r3
 800770a:	d207      	bcs.n	800771c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	689a      	ldr	r2, [r3, #8]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007714:	425b      	negs	r3, r3
 8007716:	441a      	add	r2, r3
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2b02      	cmp	r3, #2
 8007720:	d105      	bne.n	800772e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007722:	693b      	ldr	r3, [r7, #16]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d002      	beq.n	800772e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	3b01      	subs	r3, #1
 800772c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800772e:	693b      	ldr	r3, [r7, #16]
 8007730:	1c5a      	adds	r2, r3, #1
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8007736:	697b      	ldr	r3, [r7, #20]
}
 8007738:	4618      	mov	r0, r3
 800773a:	3718      	adds	r7, #24
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}

08007740 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b082      	sub	sp, #8
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800774e:	2b00      	cmp	r3, #0
 8007750:	d018      	beq.n	8007784 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	68da      	ldr	r2, [r3, #12]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800775a:	441a      	add	r2, r3
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	68da      	ldr	r2, [r3, #12]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	429a      	cmp	r2, r3
 800776a:	d303      	bcc.n	8007774 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	68d9      	ldr	r1, [r3, #12]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800777c:	461a      	mov	r2, r3
 800777e:	6838      	ldr	r0, [r7, #0]
 8007780:	f012 fa9b 	bl	8019cba <memcpy>
	}
}
 8007784:	bf00      	nop
 8007786:	3708      	adds	r7, #8
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007794:	f001 fcc8 	bl	8009128 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800779e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077a0:	e011      	b.n	80077c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d012      	beq.n	80077d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	3324      	adds	r3, #36	@ 0x24
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 fd5c 	bl	800826c <xTaskRemoveFromEventList>
 80077b4:	4603      	mov	r3, r0
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d001      	beq.n	80077be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80077ba:	f000 fe5d 	bl	8008478 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80077be:	7bfb      	ldrb	r3, [r7, #15]
 80077c0:	3b01      	subs	r3, #1
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	dce9      	bgt.n	80077a2 <prvUnlockQueue+0x16>
 80077ce:	e000      	b.n	80077d2 <prvUnlockQueue+0x46>
					break;
 80077d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	22ff      	movs	r2, #255	@ 0xff
 80077d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80077da:	f001 fcd7 	bl	800918c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80077de:	f001 fca3 	bl	8009128 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80077e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077ea:	e011      	b.n	8007810 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d012      	beq.n	800781a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	3310      	adds	r3, #16
 80077f8:	4618      	mov	r0, r3
 80077fa:	f000 fd37 	bl	800826c <xTaskRemoveFromEventList>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d001      	beq.n	8007808 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007804:	f000 fe38 	bl	8008478 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007808:	7bbb      	ldrb	r3, [r7, #14]
 800780a:	3b01      	subs	r3, #1
 800780c:	b2db      	uxtb	r3, r3
 800780e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007810:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007814:	2b00      	cmp	r3, #0
 8007816:	dce9      	bgt.n	80077ec <prvUnlockQueue+0x60>
 8007818:	e000      	b.n	800781c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800781a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	22ff      	movs	r2, #255	@ 0xff
 8007820:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007824:	f001 fcb2 	bl	800918c <vPortExitCritical>
}
 8007828:	bf00      	nop
 800782a:	3710      	adds	r7, #16
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}

08007830 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b084      	sub	sp, #16
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007838:	f001 fc76 	bl	8009128 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007840:	2b00      	cmp	r3, #0
 8007842:	d102      	bne.n	800784a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007844:	2301      	movs	r3, #1
 8007846:	60fb      	str	r3, [r7, #12]
 8007848:	e001      	b.n	800784e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800784a:	2300      	movs	r3, #0
 800784c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800784e:	f001 fc9d 	bl	800918c <vPortExitCritical>

	return xReturn;
 8007852:	68fb      	ldr	r3, [r7, #12]
}
 8007854:	4618      	mov	r0, r3
 8007856:	3710      	adds	r7, #16
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007864:	f001 fc60 	bl	8009128 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007870:	429a      	cmp	r2, r3
 8007872:	d102      	bne.n	800787a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007874:	2301      	movs	r3, #1
 8007876:	60fb      	str	r3, [r7, #12]
 8007878:	e001      	b.n	800787e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800787a:	2300      	movs	r3, #0
 800787c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800787e:	f001 fc85 	bl	800918c <vPortExitCritical>

	return xReturn;
 8007882:	68fb      	ldr	r3, [r7, #12]
}
 8007884:	4618      	mov	r0, r3
 8007886:	3710      	adds	r7, #16
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}

0800788c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800788c:	b480      	push	{r7}
 800788e:	b085      	sub	sp, #20
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007896:	2300      	movs	r3, #0
 8007898:	60fb      	str	r3, [r7, #12]
 800789a:	e014      	b.n	80078c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800789c:	4a0f      	ldr	r2, [pc, #60]	@ (80078dc <vQueueAddToRegistry+0x50>)
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d10b      	bne.n	80078c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80078a8:	490c      	ldr	r1, [pc, #48]	@ (80078dc <vQueueAddToRegistry+0x50>)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	683a      	ldr	r2, [r7, #0]
 80078ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80078b2:	4a0a      	ldr	r2, [pc, #40]	@ (80078dc <vQueueAddToRegistry+0x50>)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	00db      	lsls	r3, r3, #3
 80078b8:	4413      	add	r3, r2
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80078be:	e006      	b.n	80078ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	3301      	adds	r3, #1
 80078c4:	60fb      	str	r3, [r7, #12]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2b07      	cmp	r3, #7
 80078ca:	d9e7      	bls.n	800789c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80078cc:	bf00      	nop
 80078ce:	bf00      	nop
 80078d0:	3714      	adds	r7, #20
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
 80078da:	bf00      	nop
 80078dc:	20007ff0 	.word	0x20007ff0

080078e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b086      	sub	sp, #24
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	60f8      	str	r0, [r7, #12]
 80078e8:	60b9      	str	r1, [r7, #8]
 80078ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80078f0:	f001 fc1a 	bl	8009128 <vPortEnterCritical>
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80078fa:	b25b      	sxtb	r3, r3
 80078fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007900:	d103      	bne.n	800790a <vQueueWaitForMessageRestricted+0x2a>
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007910:	b25b      	sxtb	r3, r3
 8007912:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007916:	d103      	bne.n	8007920 <vQueueWaitForMessageRestricted+0x40>
 8007918:	697b      	ldr	r3, [r7, #20]
 800791a:	2200      	movs	r2, #0
 800791c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007920:	f001 fc34 	bl	800918c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007928:	2b00      	cmp	r3, #0
 800792a:	d106      	bne.n	800793a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	3324      	adds	r3, #36	@ 0x24
 8007930:	687a      	ldr	r2, [r7, #4]
 8007932:	68b9      	ldr	r1, [r7, #8]
 8007934:	4618      	mov	r0, r3
 8007936:	f000 fc6d 	bl	8008214 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800793a:	6978      	ldr	r0, [r7, #20]
 800793c:	f7ff ff26 	bl	800778c <prvUnlockQueue>
	}
 8007940:	bf00      	nop
 8007942:	3718      	adds	r7, #24
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007948:	b580      	push	{r7, lr}
 800794a:	b08e      	sub	sp, #56	@ 0x38
 800794c:	af04      	add	r7, sp, #16
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
 8007954:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007958:	2b00      	cmp	r3, #0
 800795a:	d10b      	bne.n	8007974 <xTaskCreateStatic+0x2c>
	__asm volatile
 800795c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007960:	f383 8811 	msr	BASEPRI, r3
 8007964:	f3bf 8f6f 	isb	sy
 8007968:	f3bf 8f4f 	dsb	sy
 800796c:	623b      	str	r3, [r7, #32]
}
 800796e:	bf00      	nop
 8007970:	bf00      	nop
 8007972:	e7fd      	b.n	8007970 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007976:	2b00      	cmp	r3, #0
 8007978:	d10b      	bne.n	8007992 <xTaskCreateStatic+0x4a>
	__asm volatile
 800797a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800797e:	f383 8811 	msr	BASEPRI, r3
 8007982:	f3bf 8f6f 	isb	sy
 8007986:	f3bf 8f4f 	dsb	sy
 800798a:	61fb      	str	r3, [r7, #28]
}
 800798c:	bf00      	nop
 800798e:	bf00      	nop
 8007990:	e7fd      	b.n	800798e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007992:	23a8      	movs	r3, #168	@ 0xa8
 8007994:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	2ba8      	cmp	r3, #168	@ 0xa8
 800799a:	d00b      	beq.n	80079b4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800799c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079a0:	f383 8811 	msr	BASEPRI, r3
 80079a4:	f3bf 8f6f 	isb	sy
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	61bb      	str	r3, [r7, #24]
}
 80079ae:	bf00      	nop
 80079b0:	bf00      	nop
 80079b2:	e7fd      	b.n	80079b0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80079b4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80079b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d01e      	beq.n	80079fa <xTaskCreateStatic+0xb2>
 80079bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d01b      	beq.n	80079fa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80079c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079c4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80079c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80079ca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80079cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079ce:	2202      	movs	r2, #2
 80079d0:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80079d4:	2300      	movs	r3, #0
 80079d6:	9303      	str	r3, [sp, #12]
 80079d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079da:	9302      	str	r3, [sp, #8]
 80079dc:	f107 0314 	add.w	r3, r7, #20
 80079e0:	9301      	str	r3, [sp, #4]
 80079e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079e4:	9300      	str	r3, [sp, #0]
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	687a      	ldr	r2, [r7, #4]
 80079ea:	68b9      	ldr	r1, [r7, #8]
 80079ec:	68f8      	ldr	r0, [r7, #12]
 80079ee:	f000 f851 	bl	8007a94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079f2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80079f4:	f000 f8f6 	bl	8007be4 <prvAddNewTaskToReadyList>
 80079f8:	e001      	b.n	80079fe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80079fa:	2300      	movs	r3, #0
 80079fc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80079fe:	697b      	ldr	r3, [r7, #20]
	}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3728      	adds	r7, #40	@ 0x28
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b08c      	sub	sp, #48	@ 0x30
 8007a0c:	af04      	add	r7, sp, #16
 8007a0e:	60f8      	str	r0, [r7, #12]
 8007a10:	60b9      	str	r1, [r7, #8]
 8007a12:	603b      	str	r3, [r7, #0]
 8007a14:	4613      	mov	r3, r2
 8007a16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007a18:	88fb      	ldrh	r3, [r7, #6]
 8007a1a:	009b      	lsls	r3, r3, #2
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f001 fca5 	bl	800936c <pvPortMalloc>
 8007a22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00e      	beq.n	8007a48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007a2a:	20a8      	movs	r0, #168	@ 0xa8
 8007a2c:	f001 fc9e 	bl	800936c <pvPortMalloc>
 8007a30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d003      	beq.n	8007a40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007a38:	69fb      	ldr	r3, [r7, #28]
 8007a3a:	697a      	ldr	r2, [r7, #20]
 8007a3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a3e:	e005      	b.n	8007a4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a40:	6978      	ldr	r0, [r7, #20]
 8007a42:	f001 fd61 	bl	8009508 <vPortFree>
 8007a46:	e001      	b.n	8007a4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a4c:	69fb      	ldr	r3, [r7, #28]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d017      	beq.n	8007a82 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	2200      	movs	r2, #0
 8007a56:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a5a:	88fa      	ldrh	r2, [r7, #6]
 8007a5c:	2300      	movs	r3, #0
 8007a5e:	9303      	str	r3, [sp, #12]
 8007a60:	69fb      	ldr	r3, [r7, #28]
 8007a62:	9302      	str	r3, [sp, #8]
 8007a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a66:	9301      	str	r3, [sp, #4]
 8007a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a6a:	9300      	str	r3, [sp, #0]
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	68b9      	ldr	r1, [r7, #8]
 8007a70:	68f8      	ldr	r0, [r7, #12]
 8007a72:	f000 f80f 	bl	8007a94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a76:	69f8      	ldr	r0, [r7, #28]
 8007a78:	f000 f8b4 	bl	8007be4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	61bb      	str	r3, [r7, #24]
 8007a80:	e002      	b.n	8007a88 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007a86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a88:	69bb      	ldr	r3, [r7, #24]
	}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3720      	adds	r7, #32
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}
	...

08007a94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b088      	sub	sp, #32
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]
 8007aa0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007aa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007aa4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	009b      	lsls	r3, r3, #2
 8007aaa:	461a      	mov	r2, r3
 8007aac:	21a5      	movs	r1, #165	@ 0xa5
 8007aae:	f011 ffcb 	bl	8019a48 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007abc:	3b01      	subs	r3, #1
 8007abe:	009b      	lsls	r3, r3, #2
 8007ac0:	4413      	add	r3, r2
 8007ac2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007ac4:	69bb      	ldr	r3, [r7, #24]
 8007ac6:	f023 0307 	bic.w	r3, r3, #7
 8007aca:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007acc:	69bb      	ldr	r3, [r7, #24]
 8007ace:	f003 0307 	and.w	r3, r3, #7
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d00b      	beq.n	8007aee <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ada:	f383 8811 	msr	BASEPRI, r3
 8007ade:	f3bf 8f6f 	isb	sy
 8007ae2:	f3bf 8f4f 	dsb	sy
 8007ae6:	617b      	str	r3, [r7, #20]
}
 8007ae8:	bf00      	nop
 8007aea:	bf00      	nop
 8007aec:	e7fd      	b.n	8007aea <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d01f      	beq.n	8007b34 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007af4:	2300      	movs	r3, #0
 8007af6:	61fb      	str	r3, [r7, #28]
 8007af8:	e012      	b.n	8007b20 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007afa:	68ba      	ldr	r2, [r7, #8]
 8007afc:	69fb      	ldr	r3, [r7, #28]
 8007afe:	4413      	add	r3, r2
 8007b00:	7819      	ldrb	r1, [r3, #0]
 8007b02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b04:	69fb      	ldr	r3, [r7, #28]
 8007b06:	4413      	add	r3, r2
 8007b08:	3334      	adds	r3, #52	@ 0x34
 8007b0a:	460a      	mov	r2, r1
 8007b0c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007b0e:	68ba      	ldr	r2, [r7, #8]
 8007b10:	69fb      	ldr	r3, [r7, #28]
 8007b12:	4413      	add	r3, r2
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d006      	beq.n	8007b28 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b1a:	69fb      	ldr	r3, [r7, #28]
 8007b1c:	3301      	adds	r3, #1
 8007b1e:	61fb      	str	r3, [r7, #28]
 8007b20:	69fb      	ldr	r3, [r7, #28]
 8007b22:	2b0f      	cmp	r3, #15
 8007b24:	d9e9      	bls.n	8007afa <prvInitialiseNewTask+0x66>
 8007b26:	e000      	b.n	8007b2a <prvInitialiseNewTask+0x96>
			{
				break;
 8007b28:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b32:	e003      	b.n	8007b3c <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b36:	2200      	movs	r2, #0
 8007b38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3e:	2b37      	cmp	r3, #55	@ 0x37
 8007b40:	d901      	bls.n	8007b46 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007b42:	2337      	movs	r3, #55	@ 0x37
 8007b44:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b4a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b50:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b54:	2200      	movs	r2, #0
 8007b56:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b5a:	3304      	adds	r3, #4
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f7ff f965 	bl	8006e2c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b64:	3318      	adds	r3, #24
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7ff f960 	bl	8006e2c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b70:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b74:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b80:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b84:	2200      	movs	r2, #0
 8007b86:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b94:	3354      	adds	r3, #84	@ 0x54
 8007b96:	224c      	movs	r2, #76	@ 0x4c
 8007b98:	2100      	movs	r1, #0
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	f011 ff54 	bl	8019a48 <memset>
 8007ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba2:	4a0d      	ldr	r2, [pc, #52]	@ (8007bd8 <prvInitialiseNewTask+0x144>)
 8007ba4:	659a      	str	r2, [r3, #88]	@ 0x58
 8007ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8007bdc <prvInitialiseNewTask+0x148>)
 8007baa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bae:	4a0c      	ldr	r2, [pc, #48]	@ (8007be0 <prvInitialiseNewTask+0x14c>)
 8007bb0:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007bb2:	683a      	ldr	r2, [r7, #0]
 8007bb4:	68f9      	ldr	r1, [r7, #12]
 8007bb6:	69b8      	ldr	r0, [r7, #24]
 8007bb8:	f001 f982 	bl	8008ec0 <pxPortInitialiseStack>
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bc0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d002      	beq.n	8007bce <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bcc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007bce:	bf00      	nop
 8007bd0:	3720      	adds	r7, #32
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	20011374 	.word	0x20011374
 8007bdc:	200113dc 	.word	0x200113dc
 8007be0:	20011444 	.word	0x20011444

08007be4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b082      	sub	sp, #8
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007bec:	f001 fa9c 	bl	8009128 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007bf0:	4b2d      	ldr	r3, [pc, #180]	@ (8007ca8 <prvAddNewTaskToReadyList+0xc4>)
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	4a2c      	ldr	r2, [pc, #176]	@ (8007ca8 <prvAddNewTaskToReadyList+0xc4>)
 8007bf8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007bfa:	4b2c      	ldr	r3, [pc, #176]	@ (8007cac <prvAddNewTaskToReadyList+0xc8>)
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d109      	bne.n	8007c16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007c02:	4a2a      	ldr	r2, [pc, #168]	@ (8007cac <prvAddNewTaskToReadyList+0xc8>)
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007c08:	4b27      	ldr	r3, [pc, #156]	@ (8007ca8 <prvAddNewTaskToReadyList+0xc4>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d110      	bne.n	8007c32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007c10:	f000 fc56 	bl	80084c0 <prvInitialiseTaskLists>
 8007c14:	e00d      	b.n	8007c32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007c16:	4b26      	ldr	r3, [pc, #152]	@ (8007cb0 <prvAddNewTaskToReadyList+0xcc>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d109      	bne.n	8007c32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007c1e:	4b23      	ldr	r3, [pc, #140]	@ (8007cac <prvAddNewTaskToReadyList+0xc8>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	d802      	bhi.n	8007c32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007c2c:	4a1f      	ldr	r2, [pc, #124]	@ (8007cac <prvAddNewTaskToReadyList+0xc8>)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007c32:	4b20      	ldr	r3, [pc, #128]	@ (8007cb4 <prvAddNewTaskToReadyList+0xd0>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	3301      	adds	r3, #1
 8007c38:	4a1e      	ldr	r2, [pc, #120]	@ (8007cb4 <prvAddNewTaskToReadyList+0xd0>)
 8007c3a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8007cb4 <prvAddNewTaskToReadyList+0xd0>)
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c48:	4b1b      	ldr	r3, [pc, #108]	@ (8007cb8 <prvAddNewTaskToReadyList+0xd4>)
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d903      	bls.n	8007c58 <prvAddNewTaskToReadyList+0x74>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c54:	4a18      	ldr	r2, [pc, #96]	@ (8007cb8 <prvAddNewTaskToReadyList+0xd4>)
 8007c56:	6013      	str	r3, [r2, #0]
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c5c:	4613      	mov	r3, r2
 8007c5e:	009b      	lsls	r3, r3, #2
 8007c60:	4413      	add	r3, r2
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4a15      	ldr	r2, [pc, #84]	@ (8007cbc <prvAddNewTaskToReadyList+0xd8>)
 8007c66:	441a      	add	r2, r3
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	3304      	adds	r3, #4
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	4610      	mov	r0, r2
 8007c70:	f7ff f8e9 	bl	8006e46 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c74:	f001 fa8a 	bl	800918c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c78:	4b0d      	ldr	r3, [pc, #52]	@ (8007cb0 <prvAddNewTaskToReadyList+0xcc>)
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00e      	beq.n	8007c9e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c80:	4b0a      	ldr	r3, [pc, #40]	@ (8007cac <prvAddNewTaskToReadyList+0xc8>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d207      	bcs.n	8007c9e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8007cc0 <prvAddNewTaskToReadyList+0xdc>)
 8007c90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c94:	601a      	str	r2, [r3, #0]
 8007c96:	f3bf 8f4f 	dsb	sy
 8007c9a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c9e:	bf00      	nop
 8007ca0:	3708      	adds	r7, #8
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	20008504 	.word	0x20008504
 8007cac:	20008030 	.word	0x20008030
 8007cb0:	20008510 	.word	0x20008510
 8007cb4:	20008520 	.word	0x20008520
 8007cb8:	2000850c 	.word	0x2000850c
 8007cbc:	20008034 	.word	0x20008034
 8007cc0:	e000ed04 	.word	0xe000ed04

08007cc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d018      	beq.n	8007d08 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007cd6:	4b14      	ldr	r3, [pc, #80]	@ (8007d28 <vTaskDelay+0x64>)
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00b      	beq.n	8007cf6 <vTaskDelay+0x32>
	__asm volatile
 8007cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ce2:	f383 8811 	msr	BASEPRI, r3
 8007ce6:	f3bf 8f6f 	isb	sy
 8007cea:	f3bf 8f4f 	dsb	sy
 8007cee:	60bb      	str	r3, [r7, #8]
}
 8007cf0:	bf00      	nop
 8007cf2:	bf00      	nop
 8007cf4:	e7fd      	b.n	8007cf2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007cf6:	f000 f88b 	bl	8007e10 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007cfa:	2100      	movs	r1, #0
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 fd31 	bl	8008764 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007d02:	f000 f893 	bl	8007e2c <xTaskResumeAll>
 8007d06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d107      	bne.n	8007d1e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007d0e:	4b07      	ldr	r3, [pc, #28]	@ (8007d2c <vTaskDelay+0x68>)
 8007d10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d14:	601a      	str	r2, [r3, #0]
 8007d16:	f3bf 8f4f 	dsb	sy
 8007d1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d1e:	bf00      	nop
 8007d20:	3710      	adds	r7, #16
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	2000852c 	.word	0x2000852c
 8007d2c:	e000ed04 	.word	0xe000ed04

08007d30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b08a      	sub	sp, #40	@ 0x28
 8007d34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007d36:	2300      	movs	r3, #0
 8007d38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007d3e:	463a      	mov	r2, r7
 8007d40:	1d39      	adds	r1, r7, #4
 8007d42:	f107 0308 	add.w	r3, r7, #8
 8007d46:	4618      	mov	r0, r3
 8007d48:	f7ff f81c 	bl	8006d84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007d4c:	6839      	ldr	r1, [r7, #0]
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68ba      	ldr	r2, [r7, #8]
 8007d52:	9202      	str	r2, [sp, #8]
 8007d54:	9301      	str	r3, [sp, #4]
 8007d56:	2300      	movs	r3, #0
 8007d58:	9300      	str	r3, [sp, #0]
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	460a      	mov	r2, r1
 8007d5e:	4924      	ldr	r1, [pc, #144]	@ (8007df0 <vTaskStartScheduler+0xc0>)
 8007d60:	4824      	ldr	r0, [pc, #144]	@ (8007df4 <vTaskStartScheduler+0xc4>)
 8007d62:	f7ff fdf1 	bl	8007948 <xTaskCreateStatic>
 8007d66:	4603      	mov	r3, r0
 8007d68:	4a23      	ldr	r2, [pc, #140]	@ (8007df8 <vTaskStartScheduler+0xc8>)
 8007d6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007d6c:	4b22      	ldr	r3, [pc, #136]	@ (8007df8 <vTaskStartScheduler+0xc8>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d002      	beq.n	8007d7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007d74:	2301      	movs	r3, #1
 8007d76:	617b      	str	r3, [r7, #20]
 8007d78:	e001      	b.n	8007d7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007d7e:	697b      	ldr	r3, [r7, #20]
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d102      	bne.n	8007d8a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007d84:	f000 fd42 	bl	800880c <xTimerCreateTimerTask>
 8007d88:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	2b01      	cmp	r3, #1
 8007d8e:	d11b      	bne.n	8007dc8 <vTaskStartScheduler+0x98>
	__asm volatile
 8007d90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d94:	f383 8811 	msr	BASEPRI, r3
 8007d98:	f3bf 8f6f 	isb	sy
 8007d9c:	f3bf 8f4f 	dsb	sy
 8007da0:	613b      	str	r3, [r7, #16]
}
 8007da2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007da4:	4b15      	ldr	r3, [pc, #84]	@ (8007dfc <vTaskStartScheduler+0xcc>)
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	3354      	adds	r3, #84	@ 0x54
 8007daa:	4a15      	ldr	r2, [pc, #84]	@ (8007e00 <vTaskStartScheduler+0xd0>)
 8007dac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007dae:	4b15      	ldr	r3, [pc, #84]	@ (8007e04 <vTaskStartScheduler+0xd4>)
 8007db0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007db4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007db6:	4b14      	ldr	r3, [pc, #80]	@ (8007e08 <vTaskStartScheduler+0xd8>)
 8007db8:	2201      	movs	r2, #1
 8007dba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007dbc:	4b13      	ldr	r3, [pc, #76]	@ (8007e0c <vTaskStartScheduler+0xdc>)
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007dc2:	f001 f90d 	bl	8008fe0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007dc6:	e00f      	b.n	8007de8 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007dce:	d10b      	bne.n	8007de8 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd4:	f383 8811 	msr	BASEPRI, r3
 8007dd8:	f3bf 8f6f 	isb	sy
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	60fb      	str	r3, [r7, #12]
}
 8007de2:	bf00      	nop
 8007de4:	bf00      	nop
 8007de6:	e7fd      	b.n	8007de4 <vTaskStartScheduler+0xb4>
}
 8007de8:	bf00      	nop
 8007dea:	3718      	adds	r7, #24
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}
 8007df0:	0801c204 	.word	0x0801c204
 8007df4:	08008491 	.word	0x08008491
 8007df8:	20008528 	.word	0x20008528
 8007dfc:	20008030 	.word	0x20008030
 8007e00:	20002e40 	.word	0x20002e40
 8007e04:	20008524 	.word	0x20008524
 8007e08:	20008510 	.word	0x20008510
 8007e0c:	20008508 	.word	0x20008508

08007e10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007e10:	b480      	push	{r7}
 8007e12:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007e14:	4b04      	ldr	r3, [pc, #16]	@ (8007e28 <vTaskSuspendAll+0x18>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	3301      	adds	r3, #1
 8007e1a:	4a03      	ldr	r2, [pc, #12]	@ (8007e28 <vTaskSuspendAll+0x18>)
 8007e1c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007e1e:	bf00      	nop
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr
 8007e28:	2000852c 	.word	0x2000852c

08007e2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b084      	sub	sp, #16
 8007e30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007e32:	2300      	movs	r3, #0
 8007e34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007e36:	2300      	movs	r3, #0
 8007e38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007e3a:	4b42      	ldr	r3, [pc, #264]	@ (8007f44 <xTaskResumeAll+0x118>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10b      	bne.n	8007e5a <xTaskResumeAll+0x2e>
	__asm volatile
 8007e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e46:	f383 8811 	msr	BASEPRI, r3
 8007e4a:	f3bf 8f6f 	isb	sy
 8007e4e:	f3bf 8f4f 	dsb	sy
 8007e52:	603b      	str	r3, [r7, #0]
}
 8007e54:	bf00      	nop
 8007e56:	bf00      	nop
 8007e58:	e7fd      	b.n	8007e56 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007e5a:	f001 f965 	bl	8009128 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007e5e:	4b39      	ldr	r3, [pc, #228]	@ (8007f44 <xTaskResumeAll+0x118>)
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	3b01      	subs	r3, #1
 8007e64:	4a37      	ldr	r2, [pc, #220]	@ (8007f44 <xTaskResumeAll+0x118>)
 8007e66:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e68:	4b36      	ldr	r3, [pc, #216]	@ (8007f44 <xTaskResumeAll+0x118>)
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d162      	bne.n	8007f36 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007e70:	4b35      	ldr	r3, [pc, #212]	@ (8007f48 <xTaskResumeAll+0x11c>)
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d05e      	beq.n	8007f36 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007e78:	e02f      	b.n	8007eda <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e7a:	4b34      	ldr	r3, [pc, #208]	@ (8007f4c <xTaskResumeAll+0x120>)
 8007e7c:	68db      	ldr	r3, [r3, #12]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	3318      	adds	r3, #24
 8007e86:	4618      	mov	r0, r3
 8007e88:	f7ff f83a 	bl	8006f00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	3304      	adds	r3, #4
 8007e90:	4618      	mov	r0, r3
 8007e92:	f7ff f835 	bl	8006f00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e9a:	4b2d      	ldr	r3, [pc, #180]	@ (8007f50 <xTaskResumeAll+0x124>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	429a      	cmp	r2, r3
 8007ea0:	d903      	bls.n	8007eaa <xTaskResumeAll+0x7e>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea6:	4a2a      	ldr	r2, [pc, #168]	@ (8007f50 <xTaskResumeAll+0x124>)
 8007ea8:	6013      	str	r3, [r2, #0]
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eae:	4613      	mov	r3, r2
 8007eb0:	009b      	lsls	r3, r3, #2
 8007eb2:	4413      	add	r3, r2
 8007eb4:	009b      	lsls	r3, r3, #2
 8007eb6:	4a27      	ldr	r2, [pc, #156]	@ (8007f54 <xTaskResumeAll+0x128>)
 8007eb8:	441a      	add	r2, r3
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	3304      	adds	r3, #4
 8007ebe:	4619      	mov	r1, r3
 8007ec0:	4610      	mov	r0, r2
 8007ec2:	f7fe ffc0 	bl	8006e46 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007eca:	4b23      	ldr	r3, [pc, #140]	@ (8007f58 <xTaskResumeAll+0x12c>)
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d302      	bcc.n	8007eda <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007ed4:	4b21      	ldr	r3, [pc, #132]	@ (8007f5c <xTaskResumeAll+0x130>)
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007eda:	4b1c      	ldr	r3, [pc, #112]	@ (8007f4c <xTaskResumeAll+0x120>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d1cb      	bne.n	8007e7a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d001      	beq.n	8007eec <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007ee8:	f000 fb8e 	bl	8008608 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007eec:	4b1c      	ldr	r3, [pc, #112]	@ (8007f60 <xTaskResumeAll+0x134>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d010      	beq.n	8007f1a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007ef8:	f000 f846 	bl	8007f88 <xTaskIncrementTick>
 8007efc:	4603      	mov	r3, r0
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d002      	beq.n	8007f08 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007f02:	4b16      	ldr	r3, [pc, #88]	@ (8007f5c <xTaskResumeAll+0x130>)
 8007f04:	2201      	movs	r2, #1
 8007f06:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	3b01      	subs	r3, #1
 8007f0c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d1f1      	bne.n	8007ef8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007f14:	4b12      	ldr	r3, [pc, #72]	@ (8007f60 <xTaskResumeAll+0x134>)
 8007f16:	2200      	movs	r2, #0
 8007f18:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007f1a:	4b10      	ldr	r3, [pc, #64]	@ (8007f5c <xTaskResumeAll+0x130>)
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d009      	beq.n	8007f36 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007f22:	2301      	movs	r3, #1
 8007f24:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007f26:	4b0f      	ldr	r3, [pc, #60]	@ (8007f64 <xTaskResumeAll+0x138>)
 8007f28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f2c:	601a      	str	r2, [r3, #0]
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f36:	f001 f929 	bl	800918c <vPortExitCritical>

	return xAlreadyYielded;
 8007f3a:	68bb      	ldr	r3, [r7, #8]
}
 8007f3c:	4618      	mov	r0, r3
 8007f3e:	3710      	adds	r7, #16
 8007f40:	46bd      	mov	sp, r7
 8007f42:	bd80      	pop	{r7, pc}
 8007f44:	2000852c 	.word	0x2000852c
 8007f48:	20008504 	.word	0x20008504
 8007f4c:	200084c4 	.word	0x200084c4
 8007f50:	2000850c 	.word	0x2000850c
 8007f54:	20008034 	.word	0x20008034
 8007f58:	20008030 	.word	0x20008030
 8007f5c:	20008518 	.word	0x20008518
 8007f60:	20008514 	.word	0x20008514
 8007f64:	e000ed04 	.word	0xe000ed04

08007f68 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b083      	sub	sp, #12
 8007f6c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007f6e:	4b05      	ldr	r3, [pc, #20]	@ (8007f84 <xTaskGetTickCount+0x1c>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007f74:	687b      	ldr	r3, [r7, #4]
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	20008508 	.word	0x20008508

08007f88 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b086      	sub	sp, #24
 8007f8c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f92:	4b4f      	ldr	r3, [pc, #316]	@ (80080d0 <xTaskIncrementTick+0x148>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	f040 8090 	bne.w	80080bc <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007f9c:	4b4d      	ldr	r3, [pc, #308]	@ (80080d4 <xTaskIncrementTick+0x14c>)
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	3301      	adds	r3, #1
 8007fa2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007fa4:	4a4b      	ldr	r2, [pc, #300]	@ (80080d4 <xTaskIncrementTick+0x14c>)
 8007fa6:	693b      	ldr	r3, [r7, #16]
 8007fa8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007faa:	693b      	ldr	r3, [r7, #16]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d121      	bne.n	8007ff4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007fb0:	4b49      	ldr	r3, [pc, #292]	@ (80080d8 <xTaskIncrementTick+0x150>)
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d00b      	beq.n	8007fd2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fbe:	f383 8811 	msr	BASEPRI, r3
 8007fc2:	f3bf 8f6f 	isb	sy
 8007fc6:	f3bf 8f4f 	dsb	sy
 8007fca:	603b      	str	r3, [r7, #0]
}
 8007fcc:	bf00      	nop
 8007fce:	bf00      	nop
 8007fd0:	e7fd      	b.n	8007fce <xTaskIncrementTick+0x46>
 8007fd2:	4b41      	ldr	r3, [pc, #260]	@ (80080d8 <xTaskIncrementTick+0x150>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	60fb      	str	r3, [r7, #12]
 8007fd8:	4b40      	ldr	r3, [pc, #256]	@ (80080dc <xTaskIncrementTick+0x154>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a3e      	ldr	r2, [pc, #248]	@ (80080d8 <xTaskIncrementTick+0x150>)
 8007fde:	6013      	str	r3, [r2, #0]
 8007fe0:	4a3e      	ldr	r2, [pc, #248]	@ (80080dc <xTaskIncrementTick+0x154>)
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6013      	str	r3, [r2, #0]
 8007fe6:	4b3e      	ldr	r3, [pc, #248]	@ (80080e0 <xTaskIncrementTick+0x158>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	3301      	adds	r3, #1
 8007fec:	4a3c      	ldr	r2, [pc, #240]	@ (80080e0 <xTaskIncrementTick+0x158>)
 8007fee:	6013      	str	r3, [r2, #0]
 8007ff0:	f000 fb0a 	bl	8008608 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007ff4:	4b3b      	ldr	r3, [pc, #236]	@ (80080e4 <xTaskIncrementTick+0x15c>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	693a      	ldr	r2, [r7, #16]
 8007ffa:	429a      	cmp	r2, r3
 8007ffc:	d349      	bcc.n	8008092 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007ffe:	4b36      	ldr	r3, [pc, #216]	@ (80080d8 <xTaskIncrementTick+0x150>)
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d104      	bne.n	8008012 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008008:	4b36      	ldr	r3, [pc, #216]	@ (80080e4 <xTaskIncrementTick+0x15c>)
 800800a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800800e:	601a      	str	r2, [r3, #0]
					break;
 8008010:	e03f      	b.n	8008092 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008012:	4b31      	ldr	r3, [pc, #196]	@ (80080d8 <xTaskIncrementTick+0x150>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	68db      	ldr	r3, [r3, #12]
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	685b      	ldr	r3, [r3, #4]
 8008020:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008022:	693a      	ldr	r2, [r7, #16]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	429a      	cmp	r2, r3
 8008028:	d203      	bcs.n	8008032 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800802a:	4a2e      	ldr	r2, [pc, #184]	@ (80080e4 <xTaskIncrementTick+0x15c>)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008030:	e02f      	b.n	8008092 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	3304      	adds	r3, #4
 8008036:	4618      	mov	r0, r3
 8008038:	f7fe ff62 	bl	8006f00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008040:	2b00      	cmp	r3, #0
 8008042:	d004      	beq.n	800804e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	3318      	adds	r3, #24
 8008048:	4618      	mov	r0, r3
 800804a:	f7fe ff59 	bl	8006f00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008052:	4b25      	ldr	r3, [pc, #148]	@ (80080e8 <xTaskIncrementTick+0x160>)
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	429a      	cmp	r2, r3
 8008058:	d903      	bls.n	8008062 <xTaskIncrementTick+0xda>
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800805e:	4a22      	ldr	r2, [pc, #136]	@ (80080e8 <xTaskIncrementTick+0x160>)
 8008060:	6013      	str	r3, [r2, #0]
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008066:	4613      	mov	r3, r2
 8008068:	009b      	lsls	r3, r3, #2
 800806a:	4413      	add	r3, r2
 800806c:	009b      	lsls	r3, r3, #2
 800806e:	4a1f      	ldr	r2, [pc, #124]	@ (80080ec <xTaskIncrementTick+0x164>)
 8008070:	441a      	add	r2, r3
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	3304      	adds	r3, #4
 8008076:	4619      	mov	r1, r3
 8008078:	4610      	mov	r0, r2
 800807a:	f7fe fee4 	bl	8006e46 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008082:	4b1b      	ldr	r3, [pc, #108]	@ (80080f0 <xTaskIncrementTick+0x168>)
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008088:	429a      	cmp	r2, r3
 800808a:	d3b8      	bcc.n	8007ffe <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800808c:	2301      	movs	r3, #1
 800808e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008090:	e7b5      	b.n	8007ffe <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008092:	4b17      	ldr	r3, [pc, #92]	@ (80080f0 <xTaskIncrementTick+0x168>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008098:	4914      	ldr	r1, [pc, #80]	@ (80080ec <xTaskIncrementTick+0x164>)
 800809a:	4613      	mov	r3, r2
 800809c:	009b      	lsls	r3, r3, #2
 800809e:	4413      	add	r3, r2
 80080a0:	009b      	lsls	r3, r3, #2
 80080a2:	440b      	add	r3, r1
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d901      	bls.n	80080ae <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80080aa:	2301      	movs	r3, #1
 80080ac:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80080ae:	4b11      	ldr	r3, [pc, #68]	@ (80080f4 <xTaskIncrementTick+0x16c>)
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d007      	beq.n	80080c6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80080b6:	2301      	movs	r3, #1
 80080b8:	617b      	str	r3, [r7, #20]
 80080ba:	e004      	b.n	80080c6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80080bc:	4b0e      	ldr	r3, [pc, #56]	@ (80080f8 <xTaskIncrementTick+0x170>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	3301      	adds	r3, #1
 80080c2:	4a0d      	ldr	r2, [pc, #52]	@ (80080f8 <xTaskIncrementTick+0x170>)
 80080c4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80080c6:	697b      	ldr	r3, [r7, #20]
}
 80080c8:	4618      	mov	r0, r3
 80080ca:	3718      	adds	r7, #24
 80080cc:	46bd      	mov	sp, r7
 80080ce:	bd80      	pop	{r7, pc}
 80080d0:	2000852c 	.word	0x2000852c
 80080d4:	20008508 	.word	0x20008508
 80080d8:	200084bc 	.word	0x200084bc
 80080dc:	200084c0 	.word	0x200084c0
 80080e0:	2000851c 	.word	0x2000851c
 80080e4:	20008524 	.word	0x20008524
 80080e8:	2000850c 	.word	0x2000850c
 80080ec:	20008034 	.word	0x20008034
 80080f0:	20008030 	.word	0x20008030
 80080f4:	20008518 	.word	0x20008518
 80080f8:	20008514 	.word	0x20008514

080080fc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80080fc:	b480      	push	{r7}
 80080fe:	b085      	sub	sp, #20
 8008100:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008102:	4b2b      	ldr	r3, [pc, #172]	@ (80081b0 <vTaskSwitchContext+0xb4>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d003      	beq.n	8008112 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800810a:	4b2a      	ldr	r3, [pc, #168]	@ (80081b4 <vTaskSwitchContext+0xb8>)
 800810c:	2201      	movs	r2, #1
 800810e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008110:	e047      	b.n	80081a2 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008112:	4b28      	ldr	r3, [pc, #160]	@ (80081b4 <vTaskSwitchContext+0xb8>)
 8008114:	2200      	movs	r2, #0
 8008116:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008118:	4b27      	ldr	r3, [pc, #156]	@ (80081b8 <vTaskSwitchContext+0xbc>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	60fb      	str	r3, [r7, #12]
 800811e:	e011      	b.n	8008144 <vTaskSwitchContext+0x48>
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d10b      	bne.n	800813e <vTaskSwitchContext+0x42>
	__asm volatile
 8008126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812a:	f383 8811 	msr	BASEPRI, r3
 800812e:	f3bf 8f6f 	isb	sy
 8008132:	f3bf 8f4f 	dsb	sy
 8008136:	607b      	str	r3, [r7, #4]
}
 8008138:	bf00      	nop
 800813a:	bf00      	nop
 800813c:	e7fd      	b.n	800813a <vTaskSwitchContext+0x3e>
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	3b01      	subs	r3, #1
 8008142:	60fb      	str	r3, [r7, #12]
 8008144:	491d      	ldr	r1, [pc, #116]	@ (80081bc <vTaskSwitchContext+0xc0>)
 8008146:	68fa      	ldr	r2, [r7, #12]
 8008148:	4613      	mov	r3, r2
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	4413      	add	r3, r2
 800814e:	009b      	lsls	r3, r3, #2
 8008150:	440b      	add	r3, r1
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d0e3      	beq.n	8008120 <vTaskSwitchContext+0x24>
 8008158:	68fa      	ldr	r2, [r7, #12]
 800815a:	4613      	mov	r3, r2
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	4413      	add	r3, r2
 8008160:	009b      	lsls	r3, r3, #2
 8008162:	4a16      	ldr	r2, [pc, #88]	@ (80081bc <vTaskSwitchContext+0xc0>)
 8008164:	4413      	add	r3, r2
 8008166:	60bb      	str	r3, [r7, #8]
 8008168:	68bb      	ldr	r3, [r7, #8]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	685a      	ldr	r2, [r3, #4]
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	605a      	str	r2, [r3, #4]
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	685a      	ldr	r2, [r3, #4]
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	3308      	adds	r3, #8
 800817a:	429a      	cmp	r2, r3
 800817c:	d104      	bne.n	8008188 <vTaskSwitchContext+0x8c>
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	685a      	ldr	r2, [r3, #4]
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	605a      	str	r2, [r3, #4]
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	68db      	ldr	r3, [r3, #12]
 800818e:	4a0c      	ldr	r2, [pc, #48]	@ (80081c0 <vTaskSwitchContext+0xc4>)
 8008190:	6013      	str	r3, [r2, #0]
 8008192:	4a09      	ldr	r2, [pc, #36]	@ (80081b8 <vTaskSwitchContext+0xbc>)
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008198:	4b09      	ldr	r3, [pc, #36]	@ (80081c0 <vTaskSwitchContext+0xc4>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	3354      	adds	r3, #84	@ 0x54
 800819e:	4a09      	ldr	r2, [pc, #36]	@ (80081c4 <vTaskSwitchContext+0xc8>)
 80081a0:	6013      	str	r3, [r2, #0]
}
 80081a2:	bf00      	nop
 80081a4:	3714      	adds	r7, #20
 80081a6:	46bd      	mov	sp, r7
 80081a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ac:	4770      	bx	lr
 80081ae:	bf00      	nop
 80081b0:	2000852c 	.word	0x2000852c
 80081b4:	20008518 	.word	0x20008518
 80081b8:	2000850c 	.word	0x2000850c
 80081bc:	20008034 	.word	0x20008034
 80081c0:	20008030 	.word	0x20008030
 80081c4:	20002e40 	.word	0x20002e40

080081c8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b084      	sub	sp, #16
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d10b      	bne.n	80081f0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80081d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081dc:	f383 8811 	msr	BASEPRI, r3
 80081e0:	f3bf 8f6f 	isb	sy
 80081e4:	f3bf 8f4f 	dsb	sy
 80081e8:	60fb      	str	r3, [r7, #12]
}
 80081ea:	bf00      	nop
 80081ec:	bf00      	nop
 80081ee:	e7fd      	b.n	80081ec <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80081f0:	4b07      	ldr	r3, [pc, #28]	@ (8008210 <vTaskPlaceOnEventList+0x48>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	3318      	adds	r3, #24
 80081f6:	4619      	mov	r1, r3
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f7fe fe48 	bl	8006e8e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80081fe:	2101      	movs	r1, #1
 8008200:	6838      	ldr	r0, [r7, #0]
 8008202:	f000 faaf 	bl	8008764 <prvAddCurrentTaskToDelayedList>
}
 8008206:	bf00      	nop
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	20008030 	.word	0x20008030

08008214 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008214:	b580      	push	{r7, lr}
 8008216:	b086      	sub	sp, #24
 8008218:	af00      	add	r7, sp, #0
 800821a:	60f8      	str	r0, [r7, #12]
 800821c:	60b9      	str	r1, [r7, #8]
 800821e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d10b      	bne.n	800823e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800822a:	f383 8811 	msr	BASEPRI, r3
 800822e:	f3bf 8f6f 	isb	sy
 8008232:	f3bf 8f4f 	dsb	sy
 8008236:	617b      	str	r3, [r7, #20]
}
 8008238:	bf00      	nop
 800823a:	bf00      	nop
 800823c:	e7fd      	b.n	800823a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800823e:	4b0a      	ldr	r3, [pc, #40]	@ (8008268 <vTaskPlaceOnEventListRestricted+0x54>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	3318      	adds	r3, #24
 8008244:	4619      	mov	r1, r3
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	f7fe fdfd 	bl	8006e46 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d002      	beq.n	8008258 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008252:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008256:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008258:	6879      	ldr	r1, [r7, #4]
 800825a:	68b8      	ldr	r0, [r7, #8]
 800825c:	f000 fa82 	bl	8008764 <prvAddCurrentTaskToDelayedList>
	}
 8008260:	bf00      	nop
 8008262:	3718      	adds	r7, #24
 8008264:	46bd      	mov	sp, r7
 8008266:	bd80      	pop	{r7, pc}
 8008268:	20008030 	.word	0x20008030

0800826c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b086      	sub	sp, #24
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	68db      	ldr	r3, [r3, #12]
 800827a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800827c:	693b      	ldr	r3, [r7, #16]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d10b      	bne.n	800829a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008282:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008286:	f383 8811 	msr	BASEPRI, r3
 800828a:	f3bf 8f6f 	isb	sy
 800828e:	f3bf 8f4f 	dsb	sy
 8008292:	60fb      	str	r3, [r7, #12]
}
 8008294:	bf00      	nop
 8008296:	bf00      	nop
 8008298:	e7fd      	b.n	8008296 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800829a:	693b      	ldr	r3, [r7, #16]
 800829c:	3318      	adds	r3, #24
 800829e:	4618      	mov	r0, r3
 80082a0:	f7fe fe2e 	bl	8006f00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082a4:	4b1d      	ldr	r3, [pc, #116]	@ (800831c <xTaskRemoveFromEventList+0xb0>)
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d11d      	bne.n	80082e8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80082ac:	693b      	ldr	r3, [r7, #16]
 80082ae:	3304      	adds	r3, #4
 80082b0:	4618      	mov	r0, r3
 80082b2:	f7fe fe25 	bl	8006f00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ba:	4b19      	ldr	r3, [pc, #100]	@ (8008320 <xTaskRemoveFromEventList+0xb4>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	429a      	cmp	r2, r3
 80082c0:	d903      	bls.n	80082ca <xTaskRemoveFromEventList+0x5e>
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082c6:	4a16      	ldr	r2, [pc, #88]	@ (8008320 <xTaskRemoveFromEventList+0xb4>)
 80082c8:	6013      	str	r3, [r2, #0]
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ce:	4613      	mov	r3, r2
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	4413      	add	r3, r2
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	4a13      	ldr	r2, [pc, #76]	@ (8008324 <xTaskRemoveFromEventList+0xb8>)
 80082d8:	441a      	add	r2, r3
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	3304      	adds	r3, #4
 80082de:	4619      	mov	r1, r3
 80082e0:	4610      	mov	r0, r2
 80082e2:	f7fe fdb0 	bl	8006e46 <vListInsertEnd>
 80082e6:	e005      	b.n	80082f4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80082e8:	693b      	ldr	r3, [r7, #16]
 80082ea:	3318      	adds	r3, #24
 80082ec:	4619      	mov	r1, r3
 80082ee:	480e      	ldr	r0, [pc, #56]	@ (8008328 <xTaskRemoveFromEventList+0xbc>)
 80082f0:	f7fe fda9 	bl	8006e46 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80082f4:	693b      	ldr	r3, [r7, #16]
 80082f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082f8:	4b0c      	ldr	r3, [pc, #48]	@ (800832c <xTaskRemoveFromEventList+0xc0>)
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082fe:	429a      	cmp	r2, r3
 8008300:	d905      	bls.n	800830e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008302:	2301      	movs	r3, #1
 8008304:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008306:	4b0a      	ldr	r3, [pc, #40]	@ (8008330 <xTaskRemoveFromEventList+0xc4>)
 8008308:	2201      	movs	r2, #1
 800830a:	601a      	str	r2, [r3, #0]
 800830c:	e001      	b.n	8008312 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800830e:	2300      	movs	r3, #0
 8008310:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008312:	697b      	ldr	r3, [r7, #20]
}
 8008314:	4618      	mov	r0, r3
 8008316:	3718      	adds	r7, #24
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}
 800831c:	2000852c 	.word	0x2000852c
 8008320:	2000850c 	.word	0x2000850c
 8008324:	20008034 	.word	0x20008034
 8008328:	200084c4 	.word	0x200084c4
 800832c:	20008030 	.word	0x20008030
 8008330:	20008518 	.word	0x20008518

08008334 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b084      	sub	sp, #16
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d10b      	bne.n	800835a <vTaskSetTimeOutState+0x26>
	__asm volatile
 8008342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008346:	f383 8811 	msr	BASEPRI, r3
 800834a:	f3bf 8f6f 	isb	sy
 800834e:	f3bf 8f4f 	dsb	sy
 8008352:	60fb      	str	r3, [r7, #12]
}
 8008354:	bf00      	nop
 8008356:	bf00      	nop
 8008358:	e7fd      	b.n	8008356 <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800835a:	f000 fee5 	bl	8009128 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800835e:	4b07      	ldr	r3, [pc, #28]	@ (800837c <vTaskSetTimeOutState+0x48>)
 8008360:	681a      	ldr	r2, [r3, #0]
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 8008366:	4b06      	ldr	r3, [pc, #24]	@ (8008380 <vTaskSetTimeOutState+0x4c>)
 8008368:	681a      	ldr	r2, [r3, #0]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800836e:	f000 ff0d 	bl	800918c <vPortExitCritical>
}
 8008372:	bf00      	nop
 8008374:	3710      	adds	r7, #16
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	2000851c 	.word	0x2000851c
 8008380:	20008508 	.word	0x20008508

08008384 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008384:	b480      	push	{r7}
 8008386:	b083      	sub	sp, #12
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800838c:	4b06      	ldr	r3, [pc, #24]	@ (80083a8 <vTaskInternalSetTimeOutState+0x24>)
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008394:	4b05      	ldr	r3, [pc, #20]	@ (80083ac <vTaskInternalSetTimeOutState+0x28>)
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	605a      	str	r2, [r3, #4]
}
 800839c:	bf00      	nop
 800839e:	370c      	adds	r7, #12
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr
 80083a8:	2000851c 	.word	0x2000851c
 80083ac:	20008508 	.word	0x20008508

080083b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b088      	sub	sp, #32
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d10b      	bne.n	80083d8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80083c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c4:	f383 8811 	msr	BASEPRI, r3
 80083c8:	f3bf 8f6f 	isb	sy
 80083cc:	f3bf 8f4f 	dsb	sy
 80083d0:	613b      	str	r3, [r7, #16]
}
 80083d2:	bf00      	nop
 80083d4:	bf00      	nop
 80083d6:	e7fd      	b.n	80083d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10b      	bne.n	80083f6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80083de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e2:	f383 8811 	msr	BASEPRI, r3
 80083e6:	f3bf 8f6f 	isb	sy
 80083ea:	f3bf 8f4f 	dsb	sy
 80083ee:	60fb      	str	r3, [r7, #12]
}
 80083f0:	bf00      	nop
 80083f2:	bf00      	nop
 80083f4:	e7fd      	b.n	80083f2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80083f6:	f000 fe97 	bl	8009128 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80083fa:	4b1d      	ldr	r3, [pc, #116]	@ (8008470 <xTaskCheckForTimeOut+0xc0>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	69ba      	ldr	r2, [r7, #24]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008412:	d102      	bne.n	800841a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008414:	2300      	movs	r3, #0
 8008416:	61fb      	str	r3, [r7, #28]
 8008418:	e023      	b.n	8008462 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	4b15      	ldr	r3, [pc, #84]	@ (8008474 <xTaskCheckForTimeOut+0xc4>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	429a      	cmp	r2, r3
 8008424:	d007      	beq.n	8008436 <xTaskCheckForTimeOut+0x86>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	685b      	ldr	r3, [r3, #4]
 800842a:	69ba      	ldr	r2, [r7, #24]
 800842c:	429a      	cmp	r2, r3
 800842e:	d302      	bcc.n	8008436 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008430:	2301      	movs	r3, #1
 8008432:	61fb      	str	r3, [r7, #28]
 8008434:	e015      	b.n	8008462 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	697a      	ldr	r2, [r7, #20]
 800843c:	429a      	cmp	r2, r3
 800843e:	d20b      	bcs.n	8008458 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	1ad2      	subs	r2, r2, r3
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800844c:	6878      	ldr	r0, [r7, #4]
 800844e:	f7ff ff99 	bl	8008384 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008452:	2300      	movs	r3, #0
 8008454:	61fb      	str	r3, [r7, #28]
 8008456:	e004      	b.n	8008462 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	2200      	movs	r2, #0
 800845c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800845e:	2301      	movs	r3, #1
 8008460:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008462:	f000 fe93 	bl	800918c <vPortExitCritical>

	return xReturn;
 8008466:	69fb      	ldr	r3, [r7, #28]
}
 8008468:	4618      	mov	r0, r3
 800846a:	3720      	adds	r7, #32
 800846c:	46bd      	mov	sp, r7
 800846e:	bd80      	pop	{r7, pc}
 8008470:	20008508 	.word	0x20008508
 8008474:	2000851c 	.word	0x2000851c

08008478 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008478:	b480      	push	{r7}
 800847a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800847c:	4b03      	ldr	r3, [pc, #12]	@ (800848c <vTaskMissedYield+0x14>)
 800847e:	2201      	movs	r2, #1
 8008480:	601a      	str	r2, [r3, #0]
}
 8008482:	bf00      	nop
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr
 800848c:	20008518 	.word	0x20008518

08008490 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008490:	b580      	push	{r7, lr}
 8008492:	b082      	sub	sp, #8
 8008494:	af00      	add	r7, sp, #0
 8008496:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008498:	f000 f852 	bl	8008540 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800849c:	4b06      	ldr	r3, [pc, #24]	@ (80084b8 <prvIdleTask+0x28>)
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2b01      	cmp	r3, #1
 80084a2:	d9f9      	bls.n	8008498 <prvIdleTask+0x8>
			{
				taskYIELD();
 80084a4:	4b05      	ldr	r3, [pc, #20]	@ (80084bc <prvIdleTask+0x2c>)
 80084a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084aa:	601a      	str	r2, [r3, #0]
 80084ac:	f3bf 8f4f 	dsb	sy
 80084b0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80084b4:	e7f0      	b.n	8008498 <prvIdleTask+0x8>
 80084b6:	bf00      	nop
 80084b8:	20008034 	.word	0x20008034
 80084bc:	e000ed04 	.word	0xe000ed04

080084c0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084c6:	2300      	movs	r3, #0
 80084c8:	607b      	str	r3, [r7, #4]
 80084ca:	e00c      	b.n	80084e6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	4613      	mov	r3, r2
 80084d0:	009b      	lsls	r3, r3, #2
 80084d2:	4413      	add	r3, r2
 80084d4:	009b      	lsls	r3, r3, #2
 80084d6:	4a12      	ldr	r2, [pc, #72]	@ (8008520 <prvInitialiseTaskLists+0x60>)
 80084d8:	4413      	add	r3, r2
 80084da:	4618      	mov	r0, r3
 80084dc:	f7fe fc86 	bl	8006dec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	3301      	adds	r3, #1
 80084e4:	607b      	str	r3, [r7, #4]
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2b37      	cmp	r3, #55	@ 0x37
 80084ea:	d9ef      	bls.n	80084cc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80084ec:	480d      	ldr	r0, [pc, #52]	@ (8008524 <prvInitialiseTaskLists+0x64>)
 80084ee:	f7fe fc7d 	bl	8006dec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80084f2:	480d      	ldr	r0, [pc, #52]	@ (8008528 <prvInitialiseTaskLists+0x68>)
 80084f4:	f7fe fc7a 	bl	8006dec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80084f8:	480c      	ldr	r0, [pc, #48]	@ (800852c <prvInitialiseTaskLists+0x6c>)
 80084fa:	f7fe fc77 	bl	8006dec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80084fe:	480c      	ldr	r0, [pc, #48]	@ (8008530 <prvInitialiseTaskLists+0x70>)
 8008500:	f7fe fc74 	bl	8006dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008504:	480b      	ldr	r0, [pc, #44]	@ (8008534 <prvInitialiseTaskLists+0x74>)
 8008506:	f7fe fc71 	bl	8006dec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800850a:	4b0b      	ldr	r3, [pc, #44]	@ (8008538 <prvInitialiseTaskLists+0x78>)
 800850c:	4a05      	ldr	r2, [pc, #20]	@ (8008524 <prvInitialiseTaskLists+0x64>)
 800850e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008510:	4b0a      	ldr	r3, [pc, #40]	@ (800853c <prvInitialiseTaskLists+0x7c>)
 8008512:	4a05      	ldr	r2, [pc, #20]	@ (8008528 <prvInitialiseTaskLists+0x68>)
 8008514:	601a      	str	r2, [r3, #0]
}
 8008516:	bf00      	nop
 8008518:	3708      	adds	r7, #8
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	20008034 	.word	0x20008034
 8008524:	20008494 	.word	0x20008494
 8008528:	200084a8 	.word	0x200084a8
 800852c:	200084c4 	.word	0x200084c4
 8008530:	200084d8 	.word	0x200084d8
 8008534:	200084f0 	.word	0x200084f0
 8008538:	200084bc 	.word	0x200084bc
 800853c:	200084c0 	.word	0x200084c0

08008540 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b082      	sub	sp, #8
 8008544:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008546:	e019      	b.n	800857c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008548:	f000 fdee 	bl	8009128 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800854c:	4b10      	ldr	r3, [pc, #64]	@ (8008590 <prvCheckTasksWaitingTermination+0x50>)
 800854e:	68db      	ldr	r3, [r3, #12]
 8008550:	68db      	ldr	r3, [r3, #12]
 8008552:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	3304      	adds	r3, #4
 8008558:	4618      	mov	r0, r3
 800855a:	f7fe fcd1 	bl	8006f00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800855e:	4b0d      	ldr	r3, [pc, #52]	@ (8008594 <prvCheckTasksWaitingTermination+0x54>)
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	3b01      	subs	r3, #1
 8008564:	4a0b      	ldr	r2, [pc, #44]	@ (8008594 <prvCheckTasksWaitingTermination+0x54>)
 8008566:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008568:	4b0b      	ldr	r3, [pc, #44]	@ (8008598 <prvCheckTasksWaitingTermination+0x58>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	3b01      	subs	r3, #1
 800856e:	4a0a      	ldr	r2, [pc, #40]	@ (8008598 <prvCheckTasksWaitingTermination+0x58>)
 8008570:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008572:	f000 fe0b 	bl	800918c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f810 	bl	800859c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800857c:	4b06      	ldr	r3, [pc, #24]	@ (8008598 <prvCheckTasksWaitingTermination+0x58>)
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d1e1      	bne.n	8008548 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008584:	bf00      	nop
 8008586:	bf00      	nop
 8008588:	3708      	adds	r7, #8
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}
 800858e:	bf00      	nop
 8008590:	200084d8 	.word	0x200084d8
 8008594:	20008504 	.word	0x20008504
 8008598:	200084ec 	.word	0x200084ec

0800859c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	3354      	adds	r3, #84	@ 0x54
 80085a8:	4618      	mov	r0, r3
 80085aa:	f011 faad 	bl	8019b08 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d108      	bne.n	80085ca <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085bc:	4618      	mov	r0, r3
 80085be:	f000 ffa3 	bl	8009508 <vPortFree>
				vPortFree( pxTCB );
 80085c2:	6878      	ldr	r0, [r7, #4]
 80085c4:	f000 ffa0 	bl	8009508 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80085c8:	e019      	b.n	80085fe <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d103      	bne.n	80085dc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80085d4:	6878      	ldr	r0, [r7, #4]
 80085d6:	f000 ff97 	bl	8009508 <vPortFree>
	}
 80085da:	e010      	b.n	80085fe <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80085e2:	2b02      	cmp	r3, #2
 80085e4:	d00b      	beq.n	80085fe <prvDeleteTCB+0x62>
	__asm volatile
 80085e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ea:	f383 8811 	msr	BASEPRI, r3
 80085ee:	f3bf 8f6f 	isb	sy
 80085f2:	f3bf 8f4f 	dsb	sy
 80085f6:	60fb      	str	r3, [r7, #12]
}
 80085f8:	bf00      	nop
 80085fa:	bf00      	nop
 80085fc:	e7fd      	b.n	80085fa <prvDeleteTCB+0x5e>
	}
 80085fe:	bf00      	nop
 8008600:	3710      	adds	r7, #16
 8008602:	46bd      	mov	sp, r7
 8008604:	bd80      	pop	{r7, pc}
	...

08008608 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008608:	b480      	push	{r7}
 800860a:	b083      	sub	sp, #12
 800860c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800860e:	4b0c      	ldr	r3, [pc, #48]	@ (8008640 <prvResetNextTaskUnblockTime+0x38>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d104      	bne.n	8008622 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008618:	4b0a      	ldr	r3, [pc, #40]	@ (8008644 <prvResetNextTaskUnblockTime+0x3c>)
 800861a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800861e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008620:	e008      	b.n	8008634 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008622:	4b07      	ldr	r3, [pc, #28]	@ (8008640 <prvResetNextTaskUnblockTime+0x38>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	68db      	ldr	r3, [r3, #12]
 8008628:	68db      	ldr	r3, [r3, #12]
 800862a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	4a04      	ldr	r2, [pc, #16]	@ (8008644 <prvResetNextTaskUnblockTime+0x3c>)
 8008632:	6013      	str	r3, [r2, #0]
}
 8008634:	bf00      	nop
 8008636:	370c      	adds	r7, #12
 8008638:	46bd      	mov	sp, r7
 800863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863e:	4770      	bx	lr
 8008640:	200084bc 	.word	0x200084bc
 8008644:	20008524 	.word	0x20008524

08008648 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008648:	b480      	push	{r7}
 800864a:	b083      	sub	sp, #12
 800864c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800864e:	4b0b      	ldr	r3, [pc, #44]	@ (800867c <xTaskGetSchedulerState+0x34>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d102      	bne.n	800865c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008656:	2301      	movs	r3, #1
 8008658:	607b      	str	r3, [r7, #4]
 800865a:	e008      	b.n	800866e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800865c:	4b08      	ldr	r3, [pc, #32]	@ (8008680 <xTaskGetSchedulerState+0x38>)
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d102      	bne.n	800866a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008664:	2302      	movs	r3, #2
 8008666:	607b      	str	r3, [r7, #4]
 8008668:	e001      	b.n	800866e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800866a:	2300      	movs	r3, #0
 800866c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800866e:	687b      	ldr	r3, [r7, #4]
	}
 8008670:	4618      	mov	r0, r3
 8008672:	370c      	adds	r7, #12
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr
 800867c:	20008510 	.word	0x20008510
 8008680:	2000852c 	.word	0x2000852c

08008684 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008684:	b580      	push	{r7, lr}
 8008686:	b086      	sub	sp, #24
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008690:	2300      	movs	r3, #0
 8008692:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2b00      	cmp	r3, #0
 8008698:	d058      	beq.n	800874c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800869a:	4b2f      	ldr	r3, [pc, #188]	@ (8008758 <xTaskPriorityDisinherit+0xd4>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	693a      	ldr	r2, [r7, #16]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d00b      	beq.n	80086bc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80086a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a8:	f383 8811 	msr	BASEPRI, r3
 80086ac:	f3bf 8f6f 	isb	sy
 80086b0:	f3bf 8f4f 	dsb	sy
 80086b4:	60fb      	str	r3, [r7, #12]
}
 80086b6:	bf00      	nop
 80086b8:	bf00      	nop
 80086ba:	e7fd      	b.n	80086b8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80086bc:	693b      	ldr	r3, [r7, #16]
 80086be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d10b      	bne.n	80086dc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80086c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c8:	f383 8811 	msr	BASEPRI, r3
 80086cc:	f3bf 8f6f 	isb	sy
 80086d0:	f3bf 8f4f 	dsb	sy
 80086d4:	60bb      	str	r3, [r7, #8]
}
 80086d6:	bf00      	nop
 80086d8:	bf00      	nop
 80086da:	e7fd      	b.n	80086d8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086e0:	1e5a      	subs	r2, r3, #1
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80086e6:	693b      	ldr	r3, [r7, #16]
 80086e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d02c      	beq.n	800874c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d128      	bne.n	800874c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	3304      	adds	r3, #4
 80086fe:	4618      	mov	r0, r3
 8008700:	f7fe fbfe 	bl	8006f00 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800870c:	693b      	ldr	r3, [r7, #16]
 800870e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008710:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800871c:	4b0f      	ldr	r3, [pc, #60]	@ (800875c <xTaskPriorityDisinherit+0xd8>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	429a      	cmp	r2, r3
 8008722:	d903      	bls.n	800872c <xTaskPriorityDisinherit+0xa8>
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008728:	4a0c      	ldr	r2, [pc, #48]	@ (800875c <xTaskPriorityDisinherit+0xd8>)
 800872a:	6013      	str	r3, [r2, #0]
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008730:	4613      	mov	r3, r2
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	4413      	add	r3, r2
 8008736:	009b      	lsls	r3, r3, #2
 8008738:	4a09      	ldr	r2, [pc, #36]	@ (8008760 <xTaskPriorityDisinherit+0xdc>)
 800873a:	441a      	add	r2, r3
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	3304      	adds	r3, #4
 8008740:	4619      	mov	r1, r3
 8008742:	4610      	mov	r0, r2
 8008744:	f7fe fb7f 	bl	8006e46 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008748:	2301      	movs	r3, #1
 800874a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800874c:	697b      	ldr	r3, [r7, #20]
	}
 800874e:	4618      	mov	r0, r3
 8008750:	3718      	adds	r7, #24
 8008752:	46bd      	mov	sp, r7
 8008754:	bd80      	pop	{r7, pc}
 8008756:	bf00      	nop
 8008758:	20008030 	.word	0x20008030
 800875c:	2000850c 	.word	0x2000850c
 8008760:	20008034 	.word	0x20008034

08008764 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800876e:	4b21      	ldr	r3, [pc, #132]	@ (80087f4 <prvAddCurrentTaskToDelayedList+0x90>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008774:	4b20      	ldr	r3, [pc, #128]	@ (80087f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	3304      	adds	r3, #4
 800877a:	4618      	mov	r0, r3
 800877c:	f7fe fbc0 	bl	8006f00 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008786:	d10a      	bne.n	800879e <prvAddCurrentTaskToDelayedList+0x3a>
 8008788:	683b      	ldr	r3, [r7, #0]
 800878a:	2b00      	cmp	r3, #0
 800878c:	d007      	beq.n	800879e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800878e:	4b1a      	ldr	r3, [pc, #104]	@ (80087f8 <prvAddCurrentTaskToDelayedList+0x94>)
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	3304      	adds	r3, #4
 8008794:	4619      	mov	r1, r3
 8008796:	4819      	ldr	r0, [pc, #100]	@ (80087fc <prvAddCurrentTaskToDelayedList+0x98>)
 8008798:	f7fe fb55 	bl	8006e46 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800879c:	e026      	b.n	80087ec <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800879e:	68fa      	ldr	r2, [r7, #12]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	4413      	add	r3, r2
 80087a4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80087a6:	4b14      	ldr	r3, [pc, #80]	@ (80087f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	68ba      	ldr	r2, [r7, #8]
 80087ac:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80087ae:	68ba      	ldr	r2, [r7, #8]
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d209      	bcs.n	80087ca <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087b6:	4b12      	ldr	r3, [pc, #72]	@ (8008800 <prvAddCurrentTaskToDelayedList+0x9c>)
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	4b0f      	ldr	r3, [pc, #60]	@ (80087f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	3304      	adds	r3, #4
 80087c0:	4619      	mov	r1, r3
 80087c2:	4610      	mov	r0, r2
 80087c4:	f7fe fb63 	bl	8006e8e <vListInsert>
}
 80087c8:	e010      	b.n	80087ec <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087ca:	4b0e      	ldr	r3, [pc, #56]	@ (8008804 <prvAddCurrentTaskToDelayedList+0xa0>)
 80087cc:	681a      	ldr	r2, [r3, #0]
 80087ce:	4b0a      	ldr	r3, [pc, #40]	@ (80087f8 <prvAddCurrentTaskToDelayedList+0x94>)
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	3304      	adds	r3, #4
 80087d4:	4619      	mov	r1, r3
 80087d6:	4610      	mov	r0, r2
 80087d8:	f7fe fb59 	bl	8006e8e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80087dc:	4b0a      	ldr	r3, [pc, #40]	@ (8008808 <prvAddCurrentTaskToDelayedList+0xa4>)
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	68ba      	ldr	r2, [r7, #8]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d202      	bcs.n	80087ec <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80087e6:	4a08      	ldr	r2, [pc, #32]	@ (8008808 <prvAddCurrentTaskToDelayedList+0xa4>)
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	6013      	str	r3, [r2, #0]
}
 80087ec:	bf00      	nop
 80087ee:	3710      	adds	r7, #16
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}
 80087f4:	20008508 	.word	0x20008508
 80087f8:	20008030 	.word	0x20008030
 80087fc:	200084f0 	.word	0x200084f0
 8008800:	200084c0 	.word	0x200084c0
 8008804:	200084bc 	.word	0x200084bc
 8008808:	20008524 	.word	0x20008524

0800880c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b08a      	sub	sp, #40	@ 0x28
 8008810:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008812:	2300      	movs	r3, #0
 8008814:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008816:	f000 fb13 	bl	8008e40 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800881a:	4b1d      	ldr	r3, [pc, #116]	@ (8008890 <xTimerCreateTimerTask+0x84>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d021      	beq.n	8008866 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008822:	2300      	movs	r3, #0
 8008824:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008826:	2300      	movs	r3, #0
 8008828:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800882a:	1d3a      	adds	r2, r7, #4
 800882c:	f107 0108 	add.w	r1, r7, #8
 8008830:	f107 030c 	add.w	r3, r7, #12
 8008834:	4618      	mov	r0, r3
 8008836:	f7fe fabf 	bl	8006db8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800883a:	6879      	ldr	r1, [r7, #4]
 800883c:	68bb      	ldr	r3, [r7, #8]
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	9202      	str	r2, [sp, #8]
 8008842:	9301      	str	r3, [sp, #4]
 8008844:	2302      	movs	r3, #2
 8008846:	9300      	str	r3, [sp, #0]
 8008848:	2300      	movs	r3, #0
 800884a:	460a      	mov	r2, r1
 800884c:	4911      	ldr	r1, [pc, #68]	@ (8008894 <xTimerCreateTimerTask+0x88>)
 800884e:	4812      	ldr	r0, [pc, #72]	@ (8008898 <xTimerCreateTimerTask+0x8c>)
 8008850:	f7ff f87a 	bl	8007948 <xTaskCreateStatic>
 8008854:	4603      	mov	r3, r0
 8008856:	4a11      	ldr	r2, [pc, #68]	@ (800889c <xTimerCreateTimerTask+0x90>)
 8008858:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800885a:	4b10      	ldr	r3, [pc, #64]	@ (800889c <xTimerCreateTimerTask+0x90>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d001      	beq.n	8008866 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008862:	2301      	movs	r3, #1
 8008864:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008866:	697b      	ldr	r3, [r7, #20]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d10b      	bne.n	8008884 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800886c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008870:	f383 8811 	msr	BASEPRI, r3
 8008874:	f3bf 8f6f 	isb	sy
 8008878:	f3bf 8f4f 	dsb	sy
 800887c:	613b      	str	r3, [r7, #16]
}
 800887e:	bf00      	nop
 8008880:	bf00      	nop
 8008882:	e7fd      	b.n	8008880 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008884:	697b      	ldr	r3, [r7, #20]
}
 8008886:	4618      	mov	r0, r3
 8008888:	3718      	adds	r7, #24
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
 800888e:	bf00      	nop
 8008890:	20008560 	.word	0x20008560
 8008894:	0801c20c 	.word	0x0801c20c
 8008898:	080089d9 	.word	0x080089d9
 800889c:	20008564 	.word	0x20008564

080088a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b08a      	sub	sp, #40	@ 0x28
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	60b9      	str	r1, [r7, #8]
 80088aa:	607a      	str	r2, [r7, #4]
 80088ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80088ae:	2300      	movs	r3, #0
 80088b0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d10b      	bne.n	80088d0 <xTimerGenericCommand+0x30>
	__asm volatile
 80088b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088bc:	f383 8811 	msr	BASEPRI, r3
 80088c0:	f3bf 8f6f 	isb	sy
 80088c4:	f3bf 8f4f 	dsb	sy
 80088c8:	623b      	str	r3, [r7, #32]
}
 80088ca:	bf00      	nop
 80088cc:	bf00      	nop
 80088ce:	e7fd      	b.n	80088cc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80088d0:	4b19      	ldr	r3, [pc, #100]	@ (8008938 <xTimerGenericCommand+0x98>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d02a      	beq.n	800892e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80088d8:	68bb      	ldr	r3, [r7, #8]
 80088da:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	2b05      	cmp	r3, #5
 80088e8:	dc18      	bgt.n	800891c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80088ea:	f7ff fead 	bl	8008648 <xTaskGetSchedulerState>
 80088ee:	4603      	mov	r3, r0
 80088f0:	2b02      	cmp	r3, #2
 80088f2:	d109      	bne.n	8008908 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80088f4:	4b10      	ldr	r3, [pc, #64]	@ (8008938 <xTimerGenericCommand+0x98>)
 80088f6:	6818      	ldr	r0, [r3, #0]
 80088f8:	f107 0110 	add.w	r1, r7, #16
 80088fc:	2300      	movs	r3, #0
 80088fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008900:	f7fe fc32 	bl	8007168 <xQueueGenericSend>
 8008904:	6278      	str	r0, [r7, #36]	@ 0x24
 8008906:	e012      	b.n	800892e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008908:	4b0b      	ldr	r3, [pc, #44]	@ (8008938 <xTimerGenericCommand+0x98>)
 800890a:	6818      	ldr	r0, [r3, #0]
 800890c:	f107 0110 	add.w	r1, r7, #16
 8008910:	2300      	movs	r3, #0
 8008912:	2200      	movs	r2, #0
 8008914:	f7fe fc28 	bl	8007168 <xQueueGenericSend>
 8008918:	6278      	str	r0, [r7, #36]	@ 0x24
 800891a:	e008      	b.n	800892e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800891c:	4b06      	ldr	r3, [pc, #24]	@ (8008938 <xTimerGenericCommand+0x98>)
 800891e:	6818      	ldr	r0, [r3, #0]
 8008920:	f107 0110 	add.w	r1, r7, #16
 8008924:	2300      	movs	r3, #0
 8008926:	683a      	ldr	r2, [r7, #0]
 8008928:	f7fe fd20 	bl	800736c <xQueueGenericSendFromISR>
 800892c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800892e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008930:	4618      	mov	r0, r3
 8008932:	3728      	adds	r7, #40	@ 0x28
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}
 8008938:	20008560 	.word	0x20008560

0800893c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800893c:	b580      	push	{r7, lr}
 800893e:	b088      	sub	sp, #32
 8008940:	af02      	add	r7, sp, #8
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008946:	4b23      	ldr	r3, [pc, #140]	@ (80089d4 <prvProcessExpiredTimer+0x98>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	68db      	ldr	r3, [r3, #12]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008950:	697b      	ldr	r3, [r7, #20]
 8008952:	3304      	adds	r3, #4
 8008954:	4618      	mov	r0, r3
 8008956:	f7fe fad3 	bl	8006f00 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800895a:	697b      	ldr	r3, [r7, #20]
 800895c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008960:	f003 0304 	and.w	r3, r3, #4
 8008964:	2b00      	cmp	r3, #0
 8008966:	d023      	beq.n	80089b0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008968:	697b      	ldr	r3, [r7, #20]
 800896a:	699a      	ldr	r2, [r3, #24]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	18d1      	adds	r1, r2, r3
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	683a      	ldr	r2, [r7, #0]
 8008974:	6978      	ldr	r0, [r7, #20]
 8008976:	f000 f8d5 	bl	8008b24 <prvInsertTimerInActiveList>
 800897a:	4603      	mov	r3, r0
 800897c:	2b00      	cmp	r3, #0
 800897e:	d020      	beq.n	80089c2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008980:	2300      	movs	r3, #0
 8008982:	9300      	str	r3, [sp, #0]
 8008984:	2300      	movs	r3, #0
 8008986:	687a      	ldr	r2, [r7, #4]
 8008988:	2100      	movs	r1, #0
 800898a:	6978      	ldr	r0, [r7, #20]
 800898c:	f7ff ff88 	bl	80088a0 <xTimerGenericCommand>
 8008990:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d114      	bne.n	80089c2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8008998:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800899c:	f383 8811 	msr	BASEPRI, r3
 80089a0:	f3bf 8f6f 	isb	sy
 80089a4:	f3bf 8f4f 	dsb	sy
 80089a8:	60fb      	str	r3, [r7, #12]
}
 80089aa:	bf00      	nop
 80089ac:	bf00      	nop
 80089ae:	e7fd      	b.n	80089ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089b6:	f023 0301 	bic.w	r3, r3, #1
 80089ba:	b2da      	uxtb	r2, r3
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	6a1b      	ldr	r3, [r3, #32]
 80089c6:	6978      	ldr	r0, [r7, #20]
 80089c8:	4798      	blx	r3
}
 80089ca:	bf00      	nop
 80089cc:	3718      	adds	r7, #24
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bd80      	pop	{r7, pc}
 80089d2:	bf00      	nop
 80089d4:	20008558 	.word	0x20008558

080089d8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80089d8:	b580      	push	{r7, lr}
 80089da:	b084      	sub	sp, #16
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80089e0:	f107 0308 	add.w	r3, r7, #8
 80089e4:	4618      	mov	r0, r3
 80089e6:	f000 f859 	bl	8008a9c <prvGetNextExpireTime>
 80089ea:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	4619      	mov	r1, r3
 80089f0:	68f8      	ldr	r0, [r7, #12]
 80089f2:	f000 f805 	bl	8008a00 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80089f6:	f000 f8d7 	bl	8008ba8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80089fa:	bf00      	nop
 80089fc:	e7f0      	b.n	80089e0 <prvTimerTask+0x8>
	...

08008a00 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b084      	sub	sp, #16
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
 8008a08:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008a0a:	f7ff fa01 	bl	8007e10 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008a0e:	f107 0308 	add.w	r3, r7, #8
 8008a12:	4618      	mov	r0, r3
 8008a14:	f000 f866 	bl	8008ae4 <prvSampleTimeNow>
 8008a18:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d130      	bne.n	8008a82 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d10a      	bne.n	8008a3c <prvProcessTimerOrBlockTask+0x3c>
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d806      	bhi.n	8008a3c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008a2e:	f7ff f9fd 	bl	8007e2c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008a32:	68f9      	ldr	r1, [r7, #12]
 8008a34:	6878      	ldr	r0, [r7, #4]
 8008a36:	f7ff ff81 	bl	800893c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008a3a:	e024      	b.n	8008a86 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d008      	beq.n	8008a54 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008a42:	4b13      	ldr	r3, [pc, #76]	@ (8008a90 <prvProcessTimerOrBlockTask+0x90>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d101      	bne.n	8008a50 <prvProcessTimerOrBlockTask+0x50>
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e000      	b.n	8008a52 <prvProcessTimerOrBlockTask+0x52>
 8008a50:	2300      	movs	r3, #0
 8008a52:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008a54:	4b0f      	ldr	r3, [pc, #60]	@ (8008a94 <prvProcessTimerOrBlockTask+0x94>)
 8008a56:	6818      	ldr	r0, [r3, #0]
 8008a58:	687a      	ldr	r2, [r7, #4]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	1ad3      	subs	r3, r2, r3
 8008a5e:	683a      	ldr	r2, [r7, #0]
 8008a60:	4619      	mov	r1, r3
 8008a62:	f7fe ff3d 	bl	80078e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008a66:	f7ff f9e1 	bl	8007e2c <xTaskResumeAll>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d10a      	bne.n	8008a86 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008a70:	4b09      	ldr	r3, [pc, #36]	@ (8008a98 <prvProcessTimerOrBlockTask+0x98>)
 8008a72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a76:	601a      	str	r2, [r3, #0]
 8008a78:	f3bf 8f4f 	dsb	sy
 8008a7c:	f3bf 8f6f 	isb	sy
}
 8008a80:	e001      	b.n	8008a86 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008a82:	f7ff f9d3 	bl	8007e2c <xTaskResumeAll>
}
 8008a86:	bf00      	nop
 8008a88:	3710      	adds	r7, #16
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}
 8008a8e:	bf00      	nop
 8008a90:	2000855c 	.word	0x2000855c
 8008a94:	20008560 	.word	0x20008560
 8008a98:	e000ed04 	.word	0xe000ed04

08008a9c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008a9c:	b480      	push	{r7}
 8008a9e:	b085      	sub	sp, #20
 8008aa0:	af00      	add	r7, sp, #0
 8008aa2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008aa4:	4b0e      	ldr	r3, [pc, #56]	@ (8008ae0 <prvGetNextExpireTime+0x44>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d101      	bne.n	8008ab2 <prvGetNextExpireTime+0x16>
 8008aae:	2201      	movs	r2, #1
 8008ab0:	e000      	b.n	8008ab4 <prvGetNextExpireTime+0x18>
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d105      	bne.n	8008acc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008ac0:	4b07      	ldr	r3, [pc, #28]	@ (8008ae0 <prvGetNextExpireTime+0x44>)
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	60fb      	str	r3, [r7, #12]
 8008aca:	e001      	b.n	8008ad0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008acc:	2300      	movs	r3, #0
 8008ace:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
}
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	3714      	adds	r7, #20
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008adc:	4770      	bx	lr
 8008ade:	bf00      	nop
 8008ae0:	20008558 	.word	0x20008558

08008ae4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b084      	sub	sp, #16
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008aec:	f7ff fa3c 	bl	8007f68 <xTaskGetTickCount>
 8008af0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008af2:	4b0b      	ldr	r3, [pc, #44]	@ (8008b20 <prvSampleTimeNow+0x3c>)
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	68fa      	ldr	r2, [r7, #12]
 8008af8:	429a      	cmp	r2, r3
 8008afa:	d205      	bcs.n	8008b08 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008afc:	f000 f93a 	bl	8008d74 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	601a      	str	r2, [r3, #0]
 8008b06:	e002      	b.n	8008b0e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008b0e:	4a04      	ldr	r2, [pc, #16]	@ (8008b20 <prvSampleTimeNow+0x3c>)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008b14:	68fb      	ldr	r3, [r7, #12]
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	3710      	adds	r7, #16
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd80      	pop	{r7, pc}
 8008b1e:	bf00      	nop
 8008b20:	20008568 	.word	0x20008568

08008b24 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b086      	sub	sp, #24
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	60f8      	str	r0, [r7, #12]
 8008b2c:	60b9      	str	r1, [r7, #8]
 8008b2e:	607a      	str	r2, [r7, #4]
 8008b30:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008b32:	2300      	movs	r3, #0
 8008b34:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	68ba      	ldr	r2, [r7, #8]
 8008b3a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	68fa      	ldr	r2, [r7, #12]
 8008b40:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008b42:	68ba      	ldr	r2, [r7, #8]
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	429a      	cmp	r2, r3
 8008b48:	d812      	bhi.n	8008b70 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	1ad2      	subs	r2, r2, r3
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	699b      	ldr	r3, [r3, #24]
 8008b54:	429a      	cmp	r2, r3
 8008b56:	d302      	bcc.n	8008b5e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	617b      	str	r3, [r7, #20]
 8008b5c:	e01b      	b.n	8008b96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008b5e:	4b10      	ldr	r3, [pc, #64]	@ (8008ba0 <prvInsertTimerInActiveList+0x7c>)
 8008b60:	681a      	ldr	r2, [r3, #0]
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	3304      	adds	r3, #4
 8008b66:	4619      	mov	r1, r3
 8008b68:	4610      	mov	r0, r2
 8008b6a:	f7fe f990 	bl	8006e8e <vListInsert>
 8008b6e:	e012      	b.n	8008b96 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008b70:	687a      	ldr	r2, [r7, #4]
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d206      	bcs.n	8008b86 <prvInsertTimerInActiveList+0x62>
 8008b78:	68ba      	ldr	r2, [r7, #8]
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d302      	bcc.n	8008b86 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008b80:	2301      	movs	r3, #1
 8008b82:	617b      	str	r3, [r7, #20]
 8008b84:	e007      	b.n	8008b96 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008b86:	4b07      	ldr	r3, [pc, #28]	@ (8008ba4 <prvInsertTimerInActiveList+0x80>)
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	3304      	adds	r3, #4
 8008b8e:	4619      	mov	r1, r3
 8008b90:	4610      	mov	r0, r2
 8008b92:	f7fe f97c 	bl	8006e8e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008b96:	697b      	ldr	r3, [r7, #20]
}
 8008b98:	4618      	mov	r0, r3
 8008b9a:	3718      	adds	r7, #24
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	bd80      	pop	{r7, pc}
 8008ba0:	2000855c 	.word	0x2000855c
 8008ba4:	20008558 	.word	0x20008558

08008ba8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	b08e      	sub	sp, #56	@ 0x38
 8008bac:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008bae:	e0ce      	b.n	8008d4e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	da19      	bge.n	8008bea <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008bb6:	1d3b      	adds	r3, r7, #4
 8008bb8:	3304      	adds	r3, #4
 8008bba:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d10b      	bne.n	8008bda <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008bc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bc6:	f383 8811 	msr	BASEPRI, r3
 8008bca:	f3bf 8f6f 	isb	sy
 8008bce:	f3bf 8f4f 	dsb	sy
 8008bd2:	61fb      	str	r3, [r7, #28]
}
 8008bd4:	bf00      	nop
 8008bd6:	bf00      	nop
 8008bd8:	e7fd      	b.n	8008bd6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008be0:	6850      	ldr	r0, [r2, #4]
 8008be2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008be4:	6892      	ldr	r2, [r2, #8]
 8008be6:	4611      	mov	r1, r2
 8008be8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	f2c0 80ae 	blt.w	8008d4e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008bf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf8:	695b      	ldr	r3, [r3, #20]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d004      	beq.n	8008c08 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008bfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c00:	3304      	adds	r3, #4
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7fe f97c 	bl	8006f00 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008c08:	463b      	mov	r3, r7
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f7ff ff6a 	bl	8008ae4 <prvSampleTimeNow>
 8008c10:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2b09      	cmp	r3, #9
 8008c16:	f200 8097 	bhi.w	8008d48 <prvProcessReceivedCommands+0x1a0>
 8008c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8008c20 <prvProcessReceivedCommands+0x78>)
 8008c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c20:	08008c49 	.word	0x08008c49
 8008c24:	08008c49 	.word	0x08008c49
 8008c28:	08008c49 	.word	0x08008c49
 8008c2c:	08008cbf 	.word	0x08008cbf
 8008c30:	08008cd3 	.word	0x08008cd3
 8008c34:	08008d1f 	.word	0x08008d1f
 8008c38:	08008c49 	.word	0x08008c49
 8008c3c:	08008c49 	.word	0x08008c49
 8008c40:	08008cbf 	.word	0x08008cbf
 8008c44:	08008cd3 	.word	0x08008cd3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008c48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c4e:	f043 0301 	orr.w	r3, r3, #1
 8008c52:	b2da      	uxtb	r2, r3
 8008c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008c5a:	68ba      	ldr	r2, [r7, #8]
 8008c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5e:	699b      	ldr	r3, [r3, #24]
 8008c60:	18d1      	adds	r1, r2, r3
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c68:	f7ff ff5c 	bl	8008b24 <prvInsertTimerInActiveList>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d06c      	beq.n	8008d4c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c74:	6a1b      	ldr	r3, [r3, #32]
 8008c76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c78:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c7c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008c80:	f003 0304 	and.w	r3, r3, #4
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d061      	beq.n	8008d4c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008c88:	68ba      	ldr	r2, [r7, #8]
 8008c8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8c:	699b      	ldr	r3, [r3, #24]
 8008c8e:	441a      	add	r2, r3
 8008c90:	2300      	movs	r3, #0
 8008c92:	9300      	str	r3, [sp, #0]
 8008c94:	2300      	movs	r3, #0
 8008c96:	2100      	movs	r1, #0
 8008c98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c9a:	f7ff fe01 	bl	80088a0 <xTimerGenericCommand>
 8008c9e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008ca0:	6a3b      	ldr	r3, [r7, #32]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d152      	bne.n	8008d4c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8008ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008caa:	f383 8811 	msr	BASEPRI, r3
 8008cae:	f3bf 8f6f 	isb	sy
 8008cb2:	f3bf 8f4f 	dsb	sy
 8008cb6:	61bb      	str	r3, [r7, #24]
}
 8008cb8:	bf00      	nop
 8008cba:	bf00      	nop
 8008cbc:	e7fd      	b.n	8008cba <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cc4:	f023 0301 	bic.w	r3, r3, #1
 8008cc8:	b2da      	uxtb	r2, r3
 8008cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ccc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008cd0:	e03d      	b.n	8008d4e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008cd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cd4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008cd8:	f043 0301 	orr.w	r3, r3, #1
 8008cdc:	b2da      	uxtb	r2, r3
 8008cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008ce4:	68ba      	ldr	r2, [r7, #8]
 8008ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d10b      	bne.n	8008d0a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf6:	f383 8811 	msr	BASEPRI, r3
 8008cfa:	f3bf 8f6f 	isb	sy
 8008cfe:	f3bf 8f4f 	dsb	sy
 8008d02:	617b      	str	r3, [r7, #20]
}
 8008d04:	bf00      	nop
 8008d06:	bf00      	nop
 8008d08:	e7fd      	b.n	8008d06 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d0c:	699a      	ldr	r2, [r3, #24]
 8008d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d10:	18d1      	adds	r1, r2, r3
 8008d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008d16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d18:	f7ff ff04 	bl	8008b24 <prvInsertTimerInActiveList>
					break;
 8008d1c:	e017      	b.n	8008d4e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d24:	f003 0302 	and.w	r3, r3, #2
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d103      	bne.n	8008d34 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008d2c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d2e:	f000 fbeb 	bl	8009508 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008d32:	e00c      	b.n	8008d4e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008d3a:	f023 0301 	bic.w	r3, r3, #1
 8008d3e:	b2da      	uxtb	r2, r3
 8008d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008d46:	e002      	b.n	8008d4e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008d48:	bf00      	nop
 8008d4a:	e000      	b.n	8008d4e <prvProcessReceivedCommands+0x1a6>
					break;
 8008d4c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008d4e:	4b08      	ldr	r3, [pc, #32]	@ (8008d70 <prvProcessReceivedCommands+0x1c8>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	1d39      	adds	r1, r7, #4
 8008d54:	2200      	movs	r2, #0
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7fe fba6 	bl	80074a8 <xQueueReceive>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	f47f af26 	bne.w	8008bb0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008d64:	bf00      	nop
 8008d66:	bf00      	nop
 8008d68:	3730      	adds	r7, #48	@ 0x30
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}
 8008d6e:	bf00      	nop
 8008d70:	20008560 	.word	0x20008560

08008d74 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008d74:	b580      	push	{r7, lr}
 8008d76:	b088      	sub	sp, #32
 8008d78:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008d7a:	e049      	b.n	8008e10 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d7c:	4b2e      	ldr	r3, [pc, #184]	@ (8008e38 <prvSwitchTimerLists+0xc4>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	68db      	ldr	r3, [r3, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d86:	4b2c      	ldr	r3, [pc, #176]	@ (8008e38 <prvSwitchTimerLists+0xc4>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	68db      	ldr	r3, [r3, #12]
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	3304      	adds	r3, #4
 8008d94:	4618      	mov	r0, r3
 8008d96:	f7fe f8b3 	bl	8006f00 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	6a1b      	ldr	r3, [r3, #32]
 8008d9e:	68f8      	ldr	r0, [r7, #12]
 8008da0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008da8:	f003 0304 	and.w	r3, r3, #4
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d02f      	beq.n	8008e10 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	699b      	ldr	r3, [r3, #24]
 8008db4:	693a      	ldr	r2, [r7, #16]
 8008db6:	4413      	add	r3, r2
 8008db8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008dba:	68ba      	ldr	r2, [r7, #8]
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	d90e      	bls.n	8008de0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	68ba      	ldr	r2, [r7, #8]
 8008dc6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	68fa      	ldr	r2, [r7, #12]
 8008dcc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008dce:	4b1a      	ldr	r3, [pc, #104]	@ (8008e38 <prvSwitchTimerLists+0xc4>)
 8008dd0:	681a      	ldr	r2, [r3, #0]
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	3304      	adds	r3, #4
 8008dd6:	4619      	mov	r1, r3
 8008dd8:	4610      	mov	r0, r2
 8008dda:	f7fe f858 	bl	8006e8e <vListInsert>
 8008dde:	e017      	b.n	8008e10 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008de0:	2300      	movs	r3, #0
 8008de2:	9300      	str	r3, [sp, #0]
 8008de4:	2300      	movs	r3, #0
 8008de6:	693a      	ldr	r2, [r7, #16]
 8008de8:	2100      	movs	r1, #0
 8008dea:	68f8      	ldr	r0, [r7, #12]
 8008dec:	f7ff fd58 	bl	80088a0 <xTimerGenericCommand>
 8008df0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	d10b      	bne.n	8008e10 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dfc:	f383 8811 	msr	BASEPRI, r3
 8008e00:	f3bf 8f6f 	isb	sy
 8008e04:	f3bf 8f4f 	dsb	sy
 8008e08:	603b      	str	r3, [r7, #0]
}
 8008e0a:	bf00      	nop
 8008e0c:	bf00      	nop
 8008e0e:	e7fd      	b.n	8008e0c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008e10:	4b09      	ldr	r3, [pc, #36]	@ (8008e38 <prvSwitchTimerLists+0xc4>)
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d1b0      	bne.n	8008d7c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008e1a:	4b07      	ldr	r3, [pc, #28]	@ (8008e38 <prvSwitchTimerLists+0xc4>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008e20:	4b06      	ldr	r3, [pc, #24]	@ (8008e3c <prvSwitchTimerLists+0xc8>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4a04      	ldr	r2, [pc, #16]	@ (8008e38 <prvSwitchTimerLists+0xc4>)
 8008e26:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008e28:	4a04      	ldr	r2, [pc, #16]	@ (8008e3c <prvSwitchTimerLists+0xc8>)
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	6013      	str	r3, [r2, #0]
}
 8008e2e:	bf00      	nop
 8008e30:	3718      	adds	r7, #24
 8008e32:	46bd      	mov	sp, r7
 8008e34:	bd80      	pop	{r7, pc}
 8008e36:	bf00      	nop
 8008e38:	20008558 	.word	0x20008558
 8008e3c:	2000855c 	.word	0x2000855c

08008e40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b082      	sub	sp, #8
 8008e44:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008e46:	f000 f96f 	bl	8009128 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008e4a:	4b15      	ldr	r3, [pc, #84]	@ (8008ea0 <prvCheckForValidListAndQueue+0x60>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d120      	bne.n	8008e94 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008e52:	4814      	ldr	r0, [pc, #80]	@ (8008ea4 <prvCheckForValidListAndQueue+0x64>)
 8008e54:	f7fd ffca 	bl	8006dec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008e58:	4813      	ldr	r0, [pc, #76]	@ (8008ea8 <prvCheckForValidListAndQueue+0x68>)
 8008e5a:	f7fd ffc7 	bl	8006dec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008e5e:	4b13      	ldr	r3, [pc, #76]	@ (8008eac <prvCheckForValidListAndQueue+0x6c>)
 8008e60:	4a10      	ldr	r2, [pc, #64]	@ (8008ea4 <prvCheckForValidListAndQueue+0x64>)
 8008e62:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008e64:	4b12      	ldr	r3, [pc, #72]	@ (8008eb0 <prvCheckForValidListAndQueue+0x70>)
 8008e66:	4a10      	ldr	r2, [pc, #64]	@ (8008ea8 <prvCheckForValidListAndQueue+0x68>)
 8008e68:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	9300      	str	r3, [sp, #0]
 8008e6e:	4b11      	ldr	r3, [pc, #68]	@ (8008eb4 <prvCheckForValidListAndQueue+0x74>)
 8008e70:	4a11      	ldr	r2, [pc, #68]	@ (8008eb8 <prvCheckForValidListAndQueue+0x78>)
 8008e72:	2110      	movs	r1, #16
 8008e74:	200a      	movs	r0, #10
 8008e76:	f7fe f8d7 	bl	8007028 <xQueueGenericCreateStatic>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	4a08      	ldr	r2, [pc, #32]	@ (8008ea0 <prvCheckForValidListAndQueue+0x60>)
 8008e7e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008e80:	4b07      	ldr	r3, [pc, #28]	@ (8008ea0 <prvCheckForValidListAndQueue+0x60>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d005      	beq.n	8008e94 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008e88:	4b05      	ldr	r3, [pc, #20]	@ (8008ea0 <prvCheckForValidListAndQueue+0x60>)
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	490b      	ldr	r1, [pc, #44]	@ (8008ebc <prvCheckForValidListAndQueue+0x7c>)
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f7fe fcfc 	bl	800788c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e94:	f000 f97a 	bl	800918c <vPortExitCritical>
}
 8008e98:	bf00      	nop
 8008e9a:	46bd      	mov	sp, r7
 8008e9c:	bd80      	pop	{r7, pc}
 8008e9e:	bf00      	nop
 8008ea0:	20008560 	.word	0x20008560
 8008ea4:	20008530 	.word	0x20008530
 8008ea8:	20008544 	.word	0x20008544
 8008eac:	20008558 	.word	0x20008558
 8008eb0:	2000855c 	.word	0x2000855c
 8008eb4:	2000860c 	.word	0x2000860c
 8008eb8:	2000856c 	.word	0x2000856c
 8008ebc:	0801c214 	.word	0x0801c214

08008ec0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b085      	sub	sp, #20
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	60f8      	str	r0, [r7, #12]
 8008ec8:	60b9      	str	r1, [r7, #8]
 8008eca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	3b04      	subs	r3, #4
 8008ed0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008ed8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	3b04      	subs	r3, #4
 8008ede:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008ee0:	68bb      	ldr	r3, [r7, #8]
 8008ee2:	f023 0201 	bic.w	r2, r3, #1
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	3b04      	subs	r3, #4
 8008eee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ef0:	4a0c      	ldr	r2, [pc, #48]	@ (8008f24 <pxPortInitialiseStack+0x64>)
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	3b14      	subs	r3, #20
 8008efa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008efc:	687a      	ldr	r2, [r7, #4]
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	3b04      	subs	r3, #4
 8008f06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	f06f 0202 	mvn.w	r2, #2
 8008f0e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	3b20      	subs	r3, #32
 8008f14:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008f16:	68fb      	ldr	r3, [r7, #12]
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3714      	adds	r7, #20
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f22:	4770      	bx	lr
 8008f24:	08008f29 	.word	0x08008f29

08008f28 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b085      	sub	sp, #20
 8008f2c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008f32:	4b13      	ldr	r3, [pc, #76]	@ (8008f80 <prvTaskExitError+0x58>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008f3a:	d00b      	beq.n	8008f54 <prvTaskExitError+0x2c>
	__asm volatile
 8008f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f40:	f383 8811 	msr	BASEPRI, r3
 8008f44:	f3bf 8f6f 	isb	sy
 8008f48:	f3bf 8f4f 	dsb	sy
 8008f4c:	60fb      	str	r3, [r7, #12]
}
 8008f4e:	bf00      	nop
 8008f50:	bf00      	nop
 8008f52:	e7fd      	b.n	8008f50 <prvTaskExitError+0x28>
	__asm volatile
 8008f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f58:	f383 8811 	msr	BASEPRI, r3
 8008f5c:	f3bf 8f6f 	isb	sy
 8008f60:	f3bf 8f4f 	dsb	sy
 8008f64:	60bb      	str	r3, [r7, #8]
}
 8008f66:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008f68:	bf00      	nop
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d0fc      	beq.n	8008f6a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008f70:	bf00      	nop
 8008f72:	bf00      	nop
 8008f74:	3714      	adds	r7, #20
 8008f76:	46bd      	mov	sp, r7
 8008f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7c:	4770      	bx	lr
 8008f7e:	bf00      	nop
 8008f80:	20000020 	.word	0x20000020
	...

08008f90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008f90:	4b07      	ldr	r3, [pc, #28]	@ (8008fb0 <pxCurrentTCBConst2>)
 8008f92:	6819      	ldr	r1, [r3, #0]
 8008f94:	6808      	ldr	r0, [r1, #0]
 8008f96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9a:	f380 8809 	msr	PSP, r0
 8008f9e:	f3bf 8f6f 	isb	sy
 8008fa2:	f04f 0000 	mov.w	r0, #0
 8008fa6:	f380 8811 	msr	BASEPRI, r0
 8008faa:	4770      	bx	lr
 8008fac:	f3af 8000 	nop.w

08008fb0 <pxCurrentTCBConst2>:
 8008fb0:	20008030 	.word	0x20008030
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008fb4:	bf00      	nop
 8008fb6:	bf00      	nop

08008fb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008fb8:	4808      	ldr	r0, [pc, #32]	@ (8008fdc <prvPortStartFirstTask+0x24>)
 8008fba:	6800      	ldr	r0, [r0, #0]
 8008fbc:	6800      	ldr	r0, [r0, #0]
 8008fbe:	f380 8808 	msr	MSP, r0
 8008fc2:	f04f 0000 	mov.w	r0, #0
 8008fc6:	f380 8814 	msr	CONTROL, r0
 8008fca:	b662      	cpsie	i
 8008fcc:	b661      	cpsie	f
 8008fce:	f3bf 8f4f 	dsb	sy
 8008fd2:	f3bf 8f6f 	isb	sy
 8008fd6:	df00      	svc	0
 8008fd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008fda:	bf00      	nop
 8008fdc:	e000ed08 	.word	0xe000ed08

08008fe0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b086      	sub	sp, #24
 8008fe4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008fe6:	4b47      	ldr	r3, [pc, #284]	@ (8009104 <xPortStartScheduler+0x124>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a47      	ldr	r2, [pc, #284]	@ (8009108 <xPortStartScheduler+0x128>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d10b      	bne.n	8009008 <xPortStartScheduler+0x28>
	__asm volatile
 8008ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ff4:	f383 8811 	msr	BASEPRI, r3
 8008ff8:	f3bf 8f6f 	isb	sy
 8008ffc:	f3bf 8f4f 	dsb	sy
 8009000:	60fb      	str	r3, [r7, #12]
}
 8009002:	bf00      	nop
 8009004:	bf00      	nop
 8009006:	e7fd      	b.n	8009004 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009008:	4b3e      	ldr	r3, [pc, #248]	@ (8009104 <xPortStartScheduler+0x124>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	4a3f      	ldr	r2, [pc, #252]	@ (800910c <xPortStartScheduler+0x12c>)
 800900e:	4293      	cmp	r3, r2
 8009010:	d10b      	bne.n	800902a <xPortStartScheduler+0x4a>
	__asm volatile
 8009012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009016:	f383 8811 	msr	BASEPRI, r3
 800901a:	f3bf 8f6f 	isb	sy
 800901e:	f3bf 8f4f 	dsb	sy
 8009022:	613b      	str	r3, [r7, #16]
}
 8009024:	bf00      	nop
 8009026:	bf00      	nop
 8009028:	e7fd      	b.n	8009026 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800902a:	4b39      	ldr	r3, [pc, #228]	@ (8009110 <xPortStartScheduler+0x130>)
 800902c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	b2db      	uxtb	r3, r3
 8009034:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009036:	697b      	ldr	r3, [r7, #20]
 8009038:	22ff      	movs	r2, #255	@ 0xff
 800903a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	b2db      	uxtb	r3, r3
 8009042:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009044:	78fb      	ldrb	r3, [r7, #3]
 8009046:	b2db      	uxtb	r3, r3
 8009048:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800904c:	b2da      	uxtb	r2, r3
 800904e:	4b31      	ldr	r3, [pc, #196]	@ (8009114 <xPortStartScheduler+0x134>)
 8009050:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009052:	4b31      	ldr	r3, [pc, #196]	@ (8009118 <xPortStartScheduler+0x138>)
 8009054:	2207      	movs	r2, #7
 8009056:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009058:	e009      	b.n	800906e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800905a:	4b2f      	ldr	r3, [pc, #188]	@ (8009118 <xPortStartScheduler+0x138>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	3b01      	subs	r3, #1
 8009060:	4a2d      	ldr	r2, [pc, #180]	@ (8009118 <xPortStartScheduler+0x138>)
 8009062:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009064:	78fb      	ldrb	r3, [r7, #3]
 8009066:	b2db      	uxtb	r3, r3
 8009068:	005b      	lsls	r3, r3, #1
 800906a:	b2db      	uxtb	r3, r3
 800906c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800906e:	78fb      	ldrb	r3, [r7, #3]
 8009070:	b2db      	uxtb	r3, r3
 8009072:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009076:	2b80      	cmp	r3, #128	@ 0x80
 8009078:	d0ef      	beq.n	800905a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800907a:	4b27      	ldr	r3, [pc, #156]	@ (8009118 <xPortStartScheduler+0x138>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f1c3 0307 	rsb	r3, r3, #7
 8009082:	2b04      	cmp	r3, #4
 8009084:	d00b      	beq.n	800909e <xPortStartScheduler+0xbe>
	__asm volatile
 8009086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800908a:	f383 8811 	msr	BASEPRI, r3
 800908e:	f3bf 8f6f 	isb	sy
 8009092:	f3bf 8f4f 	dsb	sy
 8009096:	60bb      	str	r3, [r7, #8]
}
 8009098:	bf00      	nop
 800909a:	bf00      	nop
 800909c:	e7fd      	b.n	800909a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800909e:	4b1e      	ldr	r3, [pc, #120]	@ (8009118 <xPortStartScheduler+0x138>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	021b      	lsls	r3, r3, #8
 80090a4:	4a1c      	ldr	r2, [pc, #112]	@ (8009118 <xPortStartScheduler+0x138>)
 80090a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80090a8:	4b1b      	ldr	r3, [pc, #108]	@ (8009118 <xPortStartScheduler+0x138>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80090b0:	4a19      	ldr	r2, [pc, #100]	@ (8009118 <xPortStartScheduler+0x138>)
 80090b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	b2da      	uxtb	r2, r3
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80090bc:	4b17      	ldr	r3, [pc, #92]	@ (800911c <xPortStartScheduler+0x13c>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a16      	ldr	r2, [pc, #88]	@ (800911c <xPortStartScheduler+0x13c>)
 80090c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80090c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80090c8:	4b14      	ldr	r3, [pc, #80]	@ (800911c <xPortStartScheduler+0x13c>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	4a13      	ldr	r2, [pc, #76]	@ (800911c <xPortStartScheduler+0x13c>)
 80090ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80090d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80090d4:	f000 f8da 	bl	800928c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80090d8:	4b11      	ldr	r3, [pc, #68]	@ (8009120 <xPortStartScheduler+0x140>)
 80090da:	2200      	movs	r2, #0
 80090dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80090de:	f000 f8f9 	bl	80092d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80090e2:	4b10      	ldr	r3, [pc, #64]	@ (8009124 <xPortStartScheduler+0x144>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	4a0f      	ldr	r2, [pc, #60]	@ (8009124 <xPortStartScheduler+0x144>)
 80090e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80090ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80090ee:	f7ff ff63 	bl	8008fb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80090f2:	f7ff f803 	bl	80080fc <vTaskSwitchContext>
	prvTaskExitError();
 80090f6:	f7ff ff17 	bl	8008f28 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80090fa:	2300      	movs	r3, #0
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3718      	adds	r7, #24
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	e000ed00 	.word	0xe000ed00
 8009108:	410fc271 	.word	0x410fc271
 800910c:	410fc270 	.word	0x410fc270
 8009110:	e000e400 	.word	0xe000e400
 8009114:	2000865c 	.word	0x2000865c
 8009118:	20008660 	.word	0x20008660
 800911c:	e000ed20 	.word	0xe000ed20
 8009120:	20000020 	.word	0x20000020
 8009124:	e000ef34 	.word	0xe000ef34

08009128 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009128:	b480      	push	{r7}
 800912a:	b083      	sub	sp, #12
 800912c:	af00      	add	r7, sp, #0
	__asm volatile
 800912e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009132:	f383 8811 	msr	BASEPRI, r3
 8009136:	f3bf 8f6f 	isb	sy
 800913a:	f3bf 8f4f 	dsb	sy
 800913e:	607b      	str	r3, [r7, #4]
}
 8009140:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009142:	4b10      	ldr	r3, [pc, #64]	@ (8009184 <vPortEnterCritical+0x5c>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	3301      	adds	r3, #1
 8009148:	4a0e      	ldr	r2, [pc, #56]	@ (8009184 <vPortEnterCritical+0x5c>)
 800914a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800914c:	4b0d      	ldr	r3, [pc, #52]	@ (8009184 <vPortEnterCritical+0x5c>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	2b01      	cmp	r3, #1
 8009152:	d110      	bne.n	8009176 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009154:	4b0c      	ldr	r3, [pc, #48]	@ (8009188 <vPortEnterCritical+0x60>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	b2db      	uxtb	r3, r3
 800915a:	2b00      	cmp	r3, #0
 800915c:	d00b      	beq.n	8009176 <vPortEnterCritical+0x4e>
	__asm volatile
 800915e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009162:	f383 8811 	msr	BASEPRI, r3
 8009166:	f3bf 8f6f 	isb	sy
 800916a:	f3bf 8f4f 	dsb	sy
 800916e:	603b      	str	r3, [r7, #0]
}
 8009170:	bf00      	nop
 8009172:	bf00      	nop
 8009174:	e7fd      	b.n	8009172 <vPortEnterCritical+0x4a>
	}
}
 8009176:	bf00      	nop
 8009178:	370c      	adds	r7, #12
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr
 8009182:	bf00      	nop
 8009184:	20000020 	.word	0x20000020
 8009188:	e000ed04 	.word	0xe000ed04

0800918c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800918c:	b480      	push	{r7}
 800918e:	b083      	sub	sp, #12
 8009190:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009192:	4b12      	ldr	r3, [pc, #72]	@ (80091dc <vPortExitCritical+0x50>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d10b      	bne.n	80091b2 <vPortExitCritical+0x26>
	__asm volatile
 800919a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800919e:	f383 8811 	msr	BASEPRI, r3
 80091a2:	f3bf 8f6f 	isb	sy
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	607b      	str	r3, [r7, #4]
}
 80091ac:	bf00      	nop
 80091ae:	bf00      	nop
 80091b0:	e7fd      	b.n	80091ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80091b2:	4b0a      	ldr	r3, [pc, #40]	@ (80091dc <vPortExitCritical+0x50>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	3b01      	subs	r3, #1
 80091b8:	4a08      	ldr	r2, [pc, #32]	@ (80091dc <vPortExitCritical+0x50>)
 80091ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80091bc:	4b07      	ldr	r3, [pc, #28]	@ (80091dc <vPortExitCritical+0x50>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d105      	bne.n	80091d0 <vPortExitCritical+0x44>
 80091c4:	2300      	movs	r3, #0
 80091c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	f383 8811 	msr	BASEPRI, r3
}
 80091ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80091d0:	bf00      	nop
 80091d2:	370c      	adds	r7, #12
 80091d4:	46bd      	mov	sp, r7
 80091d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091da:	4770      	bx	lr
 80091dc:	20000020 	.word	0x20000020

080091e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80091e0:	f3ef 8009 	mrs	r0, PSP
 80091e4:	f3bf 8f6f 	isb	sy
 80091e8:	4b15      	ldr	r3, [pc, #84]	@ (8009240 <pxCurrentTCBConst>)
 80091ea:	681a      	ldr	r2, [r3, #0]
 80091ec:	f01e 0f10 	tst.w	lr, #16
 80091f0:	bf08      	it	eq
 80091f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80091f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091fa:	6010      	str	r0, [r2, #0]
 80091fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009200:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009204:	f380 8811 	msr	BASEPRI, r0
 8009208:	f3bf 8f4f 	dsb	sy
 800920c:	f3bf 8f6f 	isb	sy
 8009210:	f7fe ff74 	bl	80080fc <vTaskSwitchContext>
 8009214:	f04f 0000 	mov.w	r0, #0
 8009218:	f380 8811 	msr	BASEPRI, r0
 800921c:	bc09      	pop	{r0, r3}
 800921e:	6819      	ldr	r1, [r3, #0]
 8009220:	6808      	ldr	r0, [r1, #0]
 8009222:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009226:	f01e 0f10 	tst.w	lr, #16
 800922a:	bf08      	it	eq
 800922c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009230:	f380 8809 	msr	PSP, r0
 8009234:	f3bf 8f6f 	isb	sy
 8009238:	4770      	bx	lr
 800923a:	bf00      	nop
 800923c:	f3af 8000 	nop.w

08009240 <pxCurrentTCBConst>:
 8009240:	20008030 	.word	0x20008030
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009244:	bf00      	nop
 8009246:	bf00      	nop

08009248 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009248:	b580      	push	{r7, lr}
 800924a:	b082      	sub	sp, #8
 800924c:	af00      	add	r7, sp, #0
	__asm volatile
 800924e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009252:	f383 8811 	msr	BASEPRI, r3
 8009256:	f3bf 8f6f 	isb	sy
 800925a:	f3bf 8f4f 	dsb	sy
 800925e:	607b      	str	r3, [r7, #4]
}
 8009260:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009262:	f7fe fe91 	bl	8007f88 <xTaskIncrementTick>
 8009266:	4603      	mov	r3, r0
 8009268:	2b00      	cmp	r3, #0
 800926a:	d003      	beq.n	8009274 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800926c:	4b06      	ldr	r3, [pc, #24]	@ (8009288 <xPortSysTickHandler+0x40>)
 800926e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009272:	601a      	str	r2, [r3, #0]
 8009274:	2300      	movs	r3, #0
 8009276:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	f383 8811 	msr	BASEPRI, r3
}
 800927e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009280:	bf00      	nop
 8009282:	3708      	adds	r7, #8
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}
 8009288:	e000ed04 	.word	0xe000ed04

0800928c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800928c:	b480      	push	{r7}
 800928e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009290:	4b0b      	ldr	r3, [pc, #44]	@ (80092c0 <vPortSetupTimerInterrupt+0x34>)
 8009292:	2200      	movs	r2, #0
 8009294:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009296:	4b0b      	ldr	r3, [pc, #44]	@ (80092c4 <vPortSetupTimerInterrupt+0x38>)
 8009298:	2200      	movs	r2, #0
 800929a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800929c:	4b0a      	ldr	r3, [pc, #40]	@ (80092c8 <vPortSetupTimerInterrupt+0x3c>)
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a0a      	ldr	r2, [pc, #40]	@ (80092cc <vPortSetupTimerInterrupt+0x40>)
 80092a2:	fba2 2303 	umull	r2, r3, r2, r3
 80092a6:	099b      	lsrs	r3, r3, #6
 80092a8:	4a09      	ldr	r2, [pc, #36]	@ (80092d0 <vPortSetupTimerInterrupt+0x44>)
 80092aa:	3b01      	subs	r3, #1
 80092ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80092ae:	4b04      	ldr	r3, [pc, #16]	@ (80092c0 <vPortSetupTimerInterrupt+0x34>)
 80092b0:	2207      	movs	r2, #7
 80092b2:	601a      	str	r2, [r3, #0]
}
 80092b4:	bf00      	nop
 80092b6:	46bd      	mov	sp, r7
 80092b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092bc:	4770      	bx	lr
 80092be:	bf00      	nop
 80092c0:	e000e010 	.word	0xe000e010
 80092c4:	e000e018 	.word	0xe000e018
 80092c8:	20000014 	.word	0x20000014
 80092cc:	10624dd3 	.word	0x10624dd3
 80092d0:	e000e014 	.word	0xe000e014

080092d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80092d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80092e4 <vPortEnableVFP+0x10>
 80092d8:	6801      	ldr	r1, [r0, #0]
 80092da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80092de:	6001      	str	r1, [r0, #0]
 80092e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80092e2:	bf00      	nop
 80092e4:	e000ed88 	.word	0xe000ed88

080092e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80092ee:	f3ef 8305 	mrs	r3, IPSR
 80092f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2b0f      	cmp	r3, #15
 80092f8:	d915      	bls.n	8009326 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80092fa:	4a18      	ldr	r2, [pc, #96]	@ (800935c <vPortValidateInterruptPriority+0x74>)
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	4413      	add	r3, r2
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009304:	4b16      	ldr	r3, [pc, #88]	@ (8009360 <vPortValidateInterruptPriority+0x78>)
 8009306:	781b      	ldrb	r3, [r3, #0]
 8009308:	7afa      	ldrb	r2, [r7, #11]
 800930a:	429a      	cmp	r2, r3
 800930c:	d20b      	bcs.n	8009326 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800930e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009312:	f383 8811 	msr	BASEPRI, r3
 8009316:	f3bf 8f6f 	isb	sy
 800931a:	f3bf 8f4f 	dsb	sy
 800931e:	607b      	str	r3, [r7, #4]
}
 8009320:	bf00      	nop
 8009322:	bf00      	nop
 8009324:	e7fd      	b.n	8009322 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009326:	4b0f      	ldr	r3, [pc, #60]	@ (8009364 <vPortValidateInterruptPriority+0x7c>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800932e:	4b0e      	ldr	r3, [pc, #56]	@ (8009368 <vPortValidateInterruptPriority+0x80>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	429a      	cmp	r2, r3
 8009334:	d90b      	bls.n	800934e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800933a:	f383 8811 	msr	BASEPRI, r3
 800933e:	f3bf 8f6f 	isb	sy
 8009342:	f3bf 8f4f 	dsb	sy
 8009346:	603b      	str	r3, [r7, #0]
}
 8009348:	bf00      	nop
 800934a:	bf00      	nop
 800934c:	e7fd      	b.n	800934a <vPortValidateInterruptPriority+0x62>
	}
 800934e:	bf00      	nop
 8009350:	3714      	adds	r7, #20
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	e000e3f0 	.word	0xe000e3f0
 8009360:	2000865c 	.word	0x2000865c
 8009364:	e000ed0c 	.word	0xe000ed0c
 8009368:	20008660 	.word	0x20008660

0800936c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800936c:	b580      	push	{r7, lr}
 800936e:	b08a      	sub	sp, #40	@ 0x28
 8009370:	af00      	add	r7, sp, #0
 8009372:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009374:	2300      	movs	r3, #0
 8009376:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009378:	f7fe fd4a 	bl	8007e10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800937c:	4b5c      	ldr	r3, [pc, #368]	@ (80094f0 <pvPortMalloc+0x184>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d101      	bne.n	8009388 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009384:	f000 f924 	bl	80095d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009388:	4b5a      	ldr	r3, [pc, #360]	@ (80094f4 <pvPortMalloc+0x188>)
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	4013      	ands	r3, r2
 8009390:	2b00      	cmp	r3, #0
 8009392:	f040 8095 	bne.w	80094c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d01e      	beq.n	80093da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800939c:	2208      	movs	r2, #8
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	4413      	add	r3, r2
 80093a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	f003 0307 	and.w	r3, r3, #7
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d015      	beq.n	80093da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	f023 0307 	bic.w	r3, r3, #7
 80093b4:	3308      	adds	r3, #8
 80093b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f003 0307 	and.w	r3, r3, #7
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d00b      	beq.n	80093da <pvPortMalloc+0x6e>
	__asm volatile
 80093c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c6:	f383 8811 	msr	BASEPRI, r3
 80093ca:	f3bf 8f6f 	isb	sy
 80093ce:	f3bf 8f4f 	dsb	sy
 80093d2:	617b      	str	r3, [r7, #20]
}
 80093d4:	bf00      	nop
 80093d6:	bf00      	nop
 80093d8:	e7fd      	b.n	80093d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d06f      	beq.n	80094c0 <pvPortMalloc+0x154>
 80093e0:	4b45      	ldr	r3, [pc, #276]	@ (80094f8 <pvPortMalloc+0x18c>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d86a      	bhi.n	80094c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80093ea:	4b44      	ldr	r3, [pc, #272]	@ (80094fc <pvPortMalloc+0x190>)
 80093ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80093ee:	4b43      	ldr	r3, [pc, #268]	@ (80094fc <pvPortMalloc+0x190>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80093f4:	e004      	b.n	8009400 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80093f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80093fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	687a      	ldr	r2, [r7, #4]
 8009406:	429a      	cmp	r2, r3
 8009408:	d903      	bls.n	8009412 <pvPortMalloc+0xa6>
 800940a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d1f1      	bne.n	80093f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009412:	4b37      	ldr	r3, [pc, #220]	@ (80094f0 <pvPortMalloc+0x184>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009418:	429a      	cmp	r2, r3
 800941a:	d051      	beq.n	80094c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800941c:	6a3b      	ldr	r3, [r7, #32]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	2208      	movs	r2, #8
 8009422:	4413      	add	r3, r2
 8009424:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009428:	681a      	ldr	r2, [r3, #0]
 800942a:	6a3b      	ldr	r3, [r7, #32]
 800942c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800942e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009430:	685a      	ldr	r2, [r3, #4]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	1ad2      	subs	r2, r2, r3
 8009436:	2308      	movs	r3, #8
 8009438:	005b      	lsls	r3, r3, #1
 800943a:	429a      	cmp	r2, r3
 800943c:	d920      	bls.n	8009480 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800943e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	4413      	add	r3, r2
 8009444:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009446:	69bb      	ldr	r3, [r7, #24]
 8009448:	f003 0307 	and.w	r3, r3, #7
 800944c:	2b00      	cmp	r3, #0
 800944e:	d00b      	beq.n	8009468 <pvPortMalloc+0xfc>
	__asm volatile
 8009450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009454:	f383 8811 	msr	BASEPRI, r3
 8009458:	f3bf 8f6f 	isb	sy
 800945c:	f3bf 8f4f 	dsb	sy
 8009460:	613b      	str	r3, [r7, #16]
}
 8009462:	bf00      	nop
 8009464:	bf00      	nop
 8009466:	e7fd      	b.n	8009464 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800946a:	685a      	ldr	r2, [r3, #4]
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	1ad2      	subs	r2, r2, r3
 8009470:	69bb      	ldr	r3, [r7, #24]
 8009472:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009476:	687a      	ldr	r2, [r7, #4]
 8009478:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800947a:	69b8      	ldr	r0, [r7, #24]
 800947c:	f000 f90a 	bl	8009694 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009480:	4b1d      	ldr	r3, [pc, #116]	@ (80094f8 <pvPortMalloc+0x18c>)
 8009482:	681a      	ldr	r2, [r3, #0]
 8009484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	1ad3      	subs	r3, r2, r3
 800948a:	4a1b      	ldr	r2, [pc, #108]	@ (80094f8 <pvPortMalloc+0x18c>)
 800948c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800948e:	4b1a      	ldr	r3, [pc, #104]	@ (80094f8 <pvPortMalloc+0x18c>)
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	4b1b      	ldr	r3, [pc, #108]	@ (8009500 <pvPortMalloc+0x194>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	429a      	cmp	r2, r3
 8009498:	d203      	bcs.n	80094a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800949a:	4b17      	ldr	r3, [pc, #92]	@ (80094f8 <pvPortMalloc+0x18c>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a18      	ldr	r2, [pc, #96]	@ (8009500 <pvPortMalloc+0x194>)
 80094a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80094a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a4:	685a      	ldr	r2, [r3, #4]
 80094a6:	4b13      	ldr	r3, [pc, #76]	@ (80094f4 <pvPortMalloc+0x188>)
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	431a      	orrs	r2, r3
 80094ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80094b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094b2:	2200      	movs	r2, #0
 80094b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80094b6:	4b13      	ldr	r3, [pc, #76]	@ (8009504 <pvPortMalloc+0x198>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	3301      	adds	r3, #1
 80094bc:	4a11      	ldr	r2, [pc, #68]	@ (8009504 <pvPortMalloc+0x198>)
 80094be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80094c0:	f7fe fcb4 	bl	8007e2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80094c4:	69fb      	ldr	r3, [r7, #28]
 80094c6:	f003 0307 	and.w	r3, r3, #7
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d00b      	beq.n	80094e6 <pvPortMalloc+0x17a>
	__asm volatile
 80094ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094d2:	f383 8811 	msr	BASEPRI, r3
 80094d6:	f3bf 8f6f 	isb	sy
 80094da:	f3bf 8f4f 	dsb	sy
 80094de:	60fb      	str	r3, [r7, #12]
}
 80094e0:	bf00      	nop
 80094e2:	bf00      	nop
 80094e4:	e7fd      	b.n	80094e2 <pvPortMalloc+0x176>
	return pvReturn;
 80094e6:	69fb      	ldr	r3, [r7, #28]
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	3728      	adds	r7, #40	@ 0x28
 80094ec:	46bd      	mov	sp, r7
 80094ee:	bd80      	pop	{r7, pc}
 80094f0:	2000c26c 	.word	0x2000c26c
 80094f4:	2000c280 	.word	0x2000c280
 80094f8:	2000c270 	.word	0x2000c270
 80094fc:	2000c264 	.word	0x2000c264
 8009500:	2000c274 	.word	0x2000c274
 8009504:	2000c278 	.word	0x2000c278

08009508 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b086      	sub	sp, #24
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d04f      	beq.n	80095ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800951a:	2308      	movs	r3, #8
 800951c:	425b      	negs	r3, r3
 800951e:	697a      	ldr	r2, [r7, #20]
 8009520:	4413      	add	r3, r2
 8009522:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	685a      	ldr	r2, [r3, #4]
 800952c:	4b25      	ldr	r3, [pc, #148]	@ (80095c4 <vPortFree+0xbc>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4013      	ands	r3, r2
 8009532:	2b00      	cmp	r3, #0
 8009534:	d10b      	bne.n	800954e <vPortFree+0x46>
	__asm volatile
 8009536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800953a:	f383 8811 	msr	BASEPRI, r3
 800953e:	f3bf 8f6f 	isb	sy
 8009542:	f3bf 8f4f 	dsb	sy
 8009546:	60fb      	str	r3, [r7, #12]
}
 8009548:	bf00      	nop
 800954a:	bf00      	nop
 800954c:	e7fd      	b.n	800954a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d00b      	beq.n	800956e <vPortFree+0x66>
	__asm volatile
 8009556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800955a:	f383 8811 	msr	BASEPRI, r3
 800955e:	f3bf 8f6f 	isb	sy
 8009562:	f3bf 8f4f 	dsb	sy
 8009566:	60bb      	str	r3, [r7, #8]
}
 8009568:	bf00      	nop
 800956a:	bf00      	nop
 800956c:	e7fd      	b.n	800956a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	685a      	ldr	r2, [r3, #4]
 8009572:	4b14      	ldr	r3, [pc, #80]	@ (80095c4 <vPortFree+0xbc>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4013      	ands	r3, r2
 8009578:	2b00      	cmp	r3, #0
 800957a:	d01e      	beq.n	80095ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d11a      	bne.n	80095ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	685a      	ldr	r2, [r3, #4]
 8009588:	4b0e      	ldr	r3, [pc, #56]	@ (80095c4 <vPortFree+0xbc>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	43db      	mvns	r3, r3
 800958e:	401a      	ands	r2, r3
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009594:	f7fe fc3c 	bl	8007e10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009598:	693b      	ldr	r3, [r7, #16]
 800959a:	685a      	ldr	r2, [r3, #4]
 800959c:	4b0a      	ldr	r3, [pc, #40]	@ (80095c8 <vPortFree+0xc0>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4413      	add	r3, r2
 80095a2:	4a09      	ldr	r2, [pc, #36]	@ (80095c8 <vPortFree+0xc0>)
 80095a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80095a6:	6938      	ldr	r0, [r7, #16]
 80095a8:	f000 f874 	bl	8009694 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80095ac:	4b07      	ldr	r3, [pc, #28]	@ (80095cc <vPortFree+0xc4>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	3301      	adds	r3, #1
 80095b2:	4a06      	ldr	r2, [pc, #24]	@ (80095cc <vPortFree+0xc4>)
 80095b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80095b6:	f7fe fc39 	bl	8007e2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80095ba:	bf00      	nop
 80095bc:	3718      	adds	r7, #24
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	2000c280 	.word	0x2000c280
 80095c8:	2000c270 	.word	0x2000c270
 80095cc:	2000c27c 	.word	0x2000c27c

080095d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80095d0:	b480      	push	{r7}
 80095d2:	b085      	sub	sp, #20
 80095d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80095d6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80095da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80095dc:	4b27      	ldr	r3, [pc, #156]	@ (800967c <prvHeapInit+0xac>)
 80095de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	f003 0307 	and.w	r3, r3, #7
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00c      	beq.n	8009604 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	3307      	adds	r3, #7
 80095ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f023 0307 	bic.w	r3, r3, #7
 80095f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80095f8:	68ba      	ldr	r2, [r7, #8]
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	1ad3      	subs	r3, r2, r3
 80095fe:	4a1f      	ldr	r2, [pc, #124]	@ (800967c <prvHeapInit+0xac>)
 8009600:	4413      	add	r3, r2
 8009602:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009608:	4a1d      	ldr	r2, [pc, #116]	@ (8009680 <prvHeapInit+0xb0>)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800960e:	4b1c      	ldr	r3, [pc, #112]	@ (8009680 <prvHeapInit+0xb0>)
 8009610:	2200      	movs	r2, #0
 8009612:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	68ba      	ldr	r2, [r7, #8]
 8009618:	4413      	add	r3, r2
 800961a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800961c:	2208      	movs	r2, #8
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	1a9b      	subs	r3, r3, r2
 8009622:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	f023 0307 	bic.w	r3, r3, #7
 800962a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	4a15      	ldr	r2, [pc, #84]	@ (8009684 <prvHeapInit+0xb4>)
 8009630:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009632:	4b14      	ldr	r3, [pc, #80]	@ (8009684 <prvHeapInit+0xb4>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2200      	movs	r2, #0
 8009638:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800963a:	4b12      	ldr	r3, [pc, #72]	@ (8009684 <prvHeapInit+0xb4>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	2200      	movs	r2, #0
 8009640:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	68fa      	ldr	r2, [r7, #12]
 800964a:	1ad2      	subs	r2, r2, r3
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009650:	4b0c      	ldr	r3, [pc, #48]	@ (8009684 <prvHeapInit+0xb4>)
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009658:	683b      	ldr	r3, [r7, #0]
 800965a:	685b      	ldr	r3, [r3, #4]
 800965c:	4a0a      	ldr	r2, [pc, #40]	@ (8009688 <prvHeapInit+0xb8>)
 800965e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	685b      	ldr	r3, [r3, #4]
 8009664:	4a09      	ldr	r2, [pc, #36]	@ (800968c <prvHeapInit+0xbc>)
 8009666:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009668:	4b09      	ldr	r3, [pc, #36]	@ (8009690 <prvHeapInit+0xc0>)
 800966a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800966e:	601a      	str	r2, [r3, #0]
}
 8009670:	bf00      	nop
 8009672:	3714      	adds	r7, #20
 8009674:	46bd      	mov	sp, r7
 8009676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967a:	4770      	bx	lr
 800967c:	20008664 	.word	0x20008664
 8009680:	2000c264 	.word	0x2000c264
 8009684:	2000c26c 	.word	0x2000c26c
 8009688:	2000c274 	.word	0x2000c274
 800968c:	2000c270 	.word	0x2000c270
 8009690:	2000c280 	.word	0x2000c280

08009694 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009694:	b480      	push	{r7}
 8009696:	b085      	sub	sp, #20
 8009698:	af00      	add	r7, sp, #0
 800969a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800969c:	4b28      	ldr	r3, [pc, #160]	@ (8009740 <prvInsertBlockIntoFreeList+0xac>)
 800969e:	60fb      	str	r3, [r7, #12]
 80096a0:	e002      	b.n	80096a8 <prvInsertBlockIntoFreeList+0x14>
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	60fb      	str	r3, [r7, #12]
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	687a      	ldr	r2, [r7, #4]
 80096ae:	429a      	cmp	r2, r3
 80096b0:	d8f7      	bhi.n	80096a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	68ba      	ldr	r2, [r7, #8]
 80096bc:	4413      	add	r3, r2
 80096be:	687a      	ldr	r2, [r7, #4]
 80096c0:	429a      	cmp	r2, r3
 80096c2:	d108      	bne.n	80096d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	685a      	ldr	r2, [r3, #4]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	441a      	add	r2, r3
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	685b      	ldr	r3, [r3, #4]
 80096de:	68ba      	ldr	r2, [r7, #8]
 80096e0:	441a      	add	r2, r3
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	429a      	cmp	r2, r3
 80096e8:	d118      	bne.n	800971c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	4b15      	ldr	r3, [pc, #84]	@ (8009744 <prvInsertBlockIntoFreeList+0xb0>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	429a      	cmp	r2, r3
 80096f4:	d00d      	beq.n	8009712 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	685a      	ldr	r2, [r3, #4]
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	441a      	add	r2, r3
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	681a      	ldr	r2, [r3, #0]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	601a      	str	r2, [r3, #0]
 8009710:	e008      	b.n	8009724 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009712:	4b0c      	ldr	r3, [pc, #48]	@ (8009744 <prvInsertBlockIntoFreeList+0xb0>)
 8009714:	681a      	ldr	r2, [r3, #0]
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	601a      	str	r2, [r3, #0]
 800971a:	e003      	b.n	8009724 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681a      	ldr	r2, [r3, #0]
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009724:	68fa      	ldr	r2, [r7, #12]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	429a      	cmp	r2, r3
 800972a:	d002      	beq.n	8009732 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	687a      	ldr	r2, [r7, #4]
 8009730:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009732:	bf00      	nop
 8009734:	3714      	adds	r7, #20
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
 800973e:	bf00      	nop
 8009740:	2000c264 	.word	0x2000c264
 8009744:	2000c26c 	.word	0x2000c26c

08009748 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8009748:	4b04      	ldr	r3, [pc, #16]	@ (800975c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 800974a:	681a      	ldr	r2, [r3, #0]
 800974c:	b10a      	cbz	r2, 8009752 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xa>
 800974e:	4803      	ldr	r0, [pc, #12]	@ (800975c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8009750:	4770      	bx	lr
 8009752:	4a03      	ldr	r2, [pc, #12]	@ (8009760 <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x18>)
 8009754:	4801      	ldr	r0, [pc, #4]	@ (800975c <rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x14>)
 8009756:	6812      	ldr	r2, [r2, #0]
 8009758:	601a      	str	r2, [r3, #0]
 800975a:	4770      	bx	lr
 800975c:	20000024 	.word	0x20000024
 8009760:	20000378 	.word	0x20000378

08009764 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8009764:	4a02      	ldr	r2, [pc, #8]	@ (8009770 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0xc>)
 8009766:	4b03      	ldr	r3, [pc, #12]	@ (8009774 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x10>)
 8009768:	6812      	ldr	r2, [r2, #0]
 800976a:	601a      	str	r2, [r3, #0]
 800976c:	4770      	bx	lr
 800976e:	bf00      	nop
 8009770:	20000378 	.word	0x20000378
 8009774:	20000024 	.word	0x20000024

08009778 <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_init_function>:
 8009778:	f003 bf78 	b.w	800d66c <geometry_msgs__msg__Twist__init>

0800977c <geometry_msgs__msg__Twist__rosidl_typesupport_introspection_c__Twist_fini_function>:
 800977c:	f003 bf96 	b.w	800d6ac <geometry_msgs__msg__Twist__fini>

08009780 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 8009780:	b510      	push	{r4, lr}
 8009782:	f000 f819 	bl	80097b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 8009786:	4c07      	ldr	r4, [pc, #28]	@ (80097a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x24>)
 8009788:	60e0      	str	r0, [r4, #12]
 800978a:	f000 f815 	bl	80097b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800978e:	4b06      	ldr	r3, [pc, #24]	@ (80097a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8009790:	64a0      	str	r0, [r4, #72]	@ 0x48
 8009792:	681a      	ldr	r2, [r3, #0]
 8009794:	b10a      	cbz	r2, 800979a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x1a>
 8009796:	4804      	ldr	r0, [pc, #16]	@ (80097a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 8009798:	bd10      	pop	{r4, pc}
 800979a:	4a04      	ldr	r2, [pc, #16]	@ (80097ac <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x2c>)
 800979c:	4802      	ldr	r0, [pc, #8]	@ (80097a8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x28>)
 800979e:	6812      	ldr	r2, [r2, #0]
 80097a0:	601a      	str	r2, [r3, #0]
 80097a2:	bd10      	pop	{r4, pc}
 80097a4:	2000005c 	.word	0x2000005c
 80097a8:	20000044 	.word	0x20000044
 80097ac:	2000037c 	.word	0x2000037c

080097b0 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_init_function>:
 80097b0:	f003 bfb8 	b.w	800d724 <geometry_msgs__msg__Vector3__init>

080097b4 <geometry_msgs__msg__Vector3__rosidl_typesupport_introspection_c__Vector3_fini_function>:
 80097b4:	f003 bfba 	b.w	800d72c <geometry_msgs__msg__Vector3__fini>

080097b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 80097b8:	4b04      	ldr	r3, [pc, #16]	@ (80097cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	b10a      	cbz	r2, 80097c2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0xa>
 80097be:	4803      	ldr	r0, [pc, #12]	@ (80097cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 80097c0:	4770      	bx	lr
 80097c2:	4a03      	ldr	r2, [pc, #12]	@ (80097d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x18>)
 80097c4:	4801      	ldr	r0, [pc, #4]	@ (80097cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x14>)
 80097c6:	6812      	ldr	r2, [r2, #0]
 80097c8:	601a      	str	r2, [r3, #0]
 80097ca:	4770      	bx	lr
 80097cc:	200000d4 	.word	0x200000d4
 80097d0:	2000037c 	.word	0x2000037c

080097d4 <get_serialized_size_geometry_msgs__msg__Twist>:
 80097d4:	b570      	push	{r4, r5, r6, lr}
 80097d6:	4604      	mov	r4, r0
 80097d8:	b148      	cbz	r0, 80097ee <get_serialized_size_geometry_msgs__msg__Twist+0x1a>
 80097da:	460d      	mov	r5, r1
 80097dc:	f000 f86a 	bl	80098b4 <get_serialized_size_geometry_msgs__msg__Vector3>
 80097e0:	4606      	mov	r6, r0
 80097e2:	1829      	adds	r1, r5, r0
 80097e4:	f104 0018 	add.w	r0, r4, #24
 80097e8:	f000 f864 	bl	80098b4 <get_serialized_size_geometry_msgs__msg__Vector3>
 80097ec:	4430      	add	r0, r6
 80097ee:	bd70      	pop	{r4, r5, r6, pc}

080097f0 <_Twist__cdr_deserialize>:
 80097f0:	b570      	push	{r4, r5, r6, lr}
 80097f2:	460c      	mov	r4, r1
 80097f4:	b189      	cbz	r1, 800981a <_Twist__cdr_deserialize+0x2a>
 80097f6:	4605      	mov	r5, r0
 80097f8:	f000 f8e8 	bl	80099cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 80097fc:	6843      	ldr	r3, [r0, #4]
 80097fe:	4621      	mov	r1, r4
 8009800:	68db      	ldr	r3, [r3, #12]
 8009802:	4628      	mov	r0, r5
 8009804:	4798      	blx	r3
 8009806:	f000 f8e1 	bl	80099cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800980a:	6843      	ldr	r3, [r0, #4]
 800980c:	f104 0118 	add.w	r1, r4, #24
 8009810:	4628      	mov	r0, r5
 8009812:	68db      	ldr	r3, [r3, #12]
 8009814:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009818:	4718      	bx	r3
 800981a:	4608      	mov	r0, r1
 800981c:	bd70      	pop	{r4, r5, r6, pc}
 800981e:	bf00      	nop

08009820 <_Twist__cdr_serialize>:
 8009820:	b198      	cbz	r0, 800984a <_Twist__cdr_serialize+0x2a>
 8009822:	b570      	push	{r4, r5, r6, lr}
 8009824:	460d      	mov	r5, r1
 8009826:	4604      	mov	r4, r0
 8009828:	f000 f8d0 	bl	80099cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800982c:	6843      	ldr	r3, [r0, #4]
 800982e:	4629      	mov	r1, r5
 8009830:	689b      	ldr	r3, [r3, #8]
 8009832:	4620      	mov	r0, r4
 8009834:	4798      	blx	r3
 8009836:	f000 f8c9 	bl	80099cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 800983a:	6843      	ldr	r3, [r0, #4]
 800983c:	4629      	mov	r1, r5
 800983e:	f104 0018 	add.w	r0, r4, #24
 8009842:	689b      	ldr	r3, [r3, #8]
 8009844:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009848:	4718      	bx	r3
 800984a:	4770      	bx	lr

0800984c <_Twist__get_serialized_size>:
 800984c:	b538      	push	{r3, r4, r5, lr}
 800984e:	4604      	mov	r4, r0
 8009850:	b148      	cbz	r0, 8009866 <_Twist__get_serialized_size+0x1a>
 8009852:	2100      	movs	r1, #0
 8009854:	f000 f82e 	bl	80098b4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8009858:	4605      	mov	r5, r0
 800985a:	4601      	mov	r1, r0
 800985c:	f104 0018 	add.w	r0, r4, #24
 8009860:	f000 f828 	bl	80098b4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8009864:	4428      	add	r0, r5
 8009866:	bd38      	pop	{r3, r4, r5, pc}

08009868 <_Twist__max_serialized_size>:
 8009868:	b510      	push	{r4, lr}
 800986a:	b082      	sub	sp, #8
 800986c:	2301      	movs	r3, #1
 800986e:	2100      	movs	r1, #0
 8009870:	f10d 0007 	add.w	r0, sp, #7
 8009874:	f88d 3007 	strb.w	r3, [sp, #7]
 8009878:	f000 f88e 	bl	8009998 <max_serialized_size_geometry_msgs__msg__Vector3>
 800987c:	4604      	mov	r4, r0
 800987e:	4601      	mov	r1, r0
 8009880:	f10d 0007 	add.w	r0, sp, #7
 8009884:	f000 f888 	bl	8009998 <max_serialized_size_geometry_msgs__msg__Vector3>
 8009888:	4420      	add	r0, r4
 800988a:	b002      	add	sp, #8
 800988c:	bd10      	pop	{r4, pc}
 800988e:	bf00      	nop

08009890 <max_serialized_size_geometry_msgs__msg__Twist>:
 8009890:	2301      	movs	r3, #1
 8009892:	b570      	push	{r4, r5, r6, lr}
 8009894:	7003      	strb	r3, [r0, #0]
 8009896:	4605      	mov	r5, r0
 8009898:	460e      	mov	r6, r1
 800989a:	f000 f87d 	bl	8009998 <max_serialized_size_geometry_msgs__msg__Vector3>
 800989e:	4604      	mov	r4, r0
 80098a0:	1831      	adds	r1, r6, r0
 80098a2:	4628      	mov	r0, r5
 80098a4:	f000 f878 	bl	8009998 <max_serialized_size_geometry_msgs__msg__Vector3>
 80098a8:	4420      	add	r0, r4
 80098aa:	bd70      	pop	{r4, r5, r6, pc}

080098ac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>:
 80098ac:	4800      	ldr	r0, [pc, #0]	@ (80098b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist+0x4>)
 80098ae:	4770      	bx	lr
 80098b0:	200001a0 	.word	0x200001a0

080098b4 <get_serialized_size_geometry_msgs__msg__Vector3>:
 80098b4:	b1b8      	cbz	r0, 80098e6 <get_serialized_size_geometry_msgs__msg__Vector3+0x32>
 80098b6:	b570      	push	{r4, r5, r6, lr}
 80098b8:	460d      	mov	r5, r1
 80098ba:	4628      	mov	r0, r5
 80098bc:	2108      	movs	r1, #8
 80098be:	f001 fb7b 	bl	800afb8 <ucdr_alignment>
 80098c2:	2108      	movs	r1, #8
 80098c4:	186e      	adds	r6, r5, r1
 80098c6:	4406      	add	r6, r0
 80098c8:	4630      	mov	r0, r6
 80098ca:	f001 fb75 	bl	800afb8 <ucdr_alignment>
 80098ce:	f100 0408 	add.w	r4, r0, #8
 80098d2:	4434      	add	r4, r6
 80098d4:	2108      	movs	r1, #8
 80098d6:	4620      	mov	r0, r4
 80098d8:	f001 fb6e 	bl	800afb8 <ucdr_alignment>
 80098dc:	f1c5 0508 	rsb	r5, r5, #8
 80098e0:	4405      	add	r5, r0
 80098e2:	1928      	adds	r0, r5, r4
 80098e4:	bd70      	pop	{r4, r5, r6, pc}
 80098e6:	4770      	bx	lr

080098e8 <_Vector3__cdr_deserialize>:
 80098e8:	b538      	push	{r3, r4, r5, lr}
 80098ea:	460c      	mov	r4, r1
 80098ec:	b171      	cbz	r1, 800990c <_Vector3__cdr_deserialize+0x24>
 80098ee:	4605      	mov	r5, r0
 80098f0:	f001 f984 	bl	800abfc <ucdr_deserialize_double>
 80098f4:	f104 0108 	add.w	r1, r4, #8
 80098f8:	4628      	mov	r0, r5
 80098fa:	f001 f97f 	bl	800abfc <ucdr_deserialize_double>
 80098fe:	f104 0110 	add.w	r1, r4, #16
 8009902:	4628      	mov	r0, r5
 8009904:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009908:	f001 b978 	b.w	800abfc <ucdr_deserialize_double>
 800990c:	4608      	mov	r0, r1
 800990e:	bd38      	pop	{r3, r4, r5, pc}

08009910 <_Vector3__cdr_serialize>:
 8009910:	b198      	cbz	r0, 800993a <_Vector3__cdr_serialize+0x2a>
 8009912:	b538      	push	{r3, r4, r5, lr}
 8009914:	ed90 0b00 	vldr	d0, [r0]
 8009918:	460d      	mov	r5, r1
 800991a:	4604      	mov	r4, r0
 800991c:	4608      	mov	r0, r1
 800991e:	f000 ffdd 	bl	800a8dc <ucdr_serialize_double>
 8009922:	ed94 0b02 	vldr	d0, [r4, #8]
 8009926:	4628      	mov	r0, r5
 8009928:	f000 ffd8 	bl	800a8dc <ucdr_serialize_double>
 800992c:	ed94 0b04 	vldr	d0, [r4, #16]
 8009930:	4628      	mov	r0, r5
 8009932:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009936:	f000 bfd1 	b.w	800a8dc <ucdr_serialize_double>
 800993a:	4770      	bx	lr

0800993c <_Vector3__get_serialized_size>:
 800993c:	b1a0      	cbz	r0, 8009968 <_Vector3__get_serialized_size+0x2c>
 800993e:	b538      	push	{r3, r4, r5, lr}
 8009940:	2108      	movs	r1, #8
 8009942:	2000      	movs	r0, #0
 8009944:	f001 fb38 	bl	800afb8 <ucdr_alignment>
 8009948:	f100 0508 	add.w	r5, r0, #8
 800994c:	2108      	movs	r1, #8
 800994e:	4628      	mov	r0, r5
 8009950:	f001 fb32 	bl	800afb8 <ucdr_alignment>
 8009954:	f100 0408 	add.w	r4, r0, #8
 8009958:	442c      	add	r4, r5
 800995a:	2108      	movs	r1, #8
 800995c:	4620      	mov	r0, r4
 800995e:	f001 fb2b 	bl	800afb8 <ucdr_alignment>
 8009962:	3008      	adds	r0, #8
 8009964:	4420      	add	r0, r4
 8009966:	bd38      	pop	{r3, r4, r5, pc}
 8009968:	4770      	bx	lr
 800996a:	bf00      	nop

0800996c <_Vector3__max_serialized_size>:
 800996c:	b538      	push	{r3, r4, r5, lr}
 800996e:	2108      	movs	r1, #8
 8009970:	2000      	movs	r0, #0
 8009972:	f001 fb21 	bl	800afb8 <ucdr_alignment>
 8009976:	f100 0508 	add.w	r5, r0, #8
 800997a:	2108      	movs	r1, #8
 800997c:	4628      	mov	r0, r5
 800997e:	f001 fb1b 	bl	800afb8 <ucdr_alignment>
 8009982:	f100 0408 	add.w	r4, r0, #8
 8009986:	442c      	add	r4, r5
 8009988:	2108      	movs	r1, #8
 800998a:	4620      	mov	r0, r4
 800998c:	f001 fb14 	bl	800afb8 <ucdr_alignment>
 8009990:	3008      	adds	r0, #8
 8009992:	4420      	add	r0, r4
 8009994:	bd38      	pop	{r3, r4, r5, pc}
 8009996:	bf00      	nop

08009998 <max_serialized_size_geometry_msgs__msg__Vector3>:
 8009998:	b570      	push	{r4, r5, r6, lr}
 800999a:	2301      	movs	r3, #1
 800999c:	460c      	mov	r4, r1
 800999e:	7003      	strb	r3, [r0, #0]
 80099a0:	2108      	movs	r1, #8
 80099a2:	4620      	mov	r0, r4
 80099a4:	f001 fb08 	bl	800afb8 <ucdr_alignment>
 80099a8:	2108      	movs	r1, #8
 80099aa:	1863      	adds	r3, r4, r1
 80099ac:	18c6      	adds	r6, r0, r3
 80099ae:	4630      	mov	r0, r6
 80099b0:	f001 fb02 	bl	800afb8 <ucdr_alignment>
 80099b4:	f100 0508 	add.w	r5, r0, #8
 80099b8:	4435      	add	r5, r6
 80099ba:	2108      	movs	r1, #8
 80099bc:	4628      	mov	r0, r5
 80099be:	f001 fafb 	bl	800afb8 <ucdr_alignment>
 80099c2:	f1c4 0408 	rsb	r4, r4, #8
 80099c6:	4420      	add	r0, r4
 80099c8:	4428      	add	r0, r5
 80099ca:	bd70      	pop	{r4, r5, r6, pc}

080099cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>:
 80099cc:	4800      	ldr	r0, [pc, #0]	@ (80099d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3+0x4>)
 80099ce:	4770      	bx	lr
 80099d0:	200001d4 	.word	0x200001d4

080099d4 <ucdr_serialize_bool>:
 80099d4:	b538      	push	{r3, r4, r5, lr}
 80099d6:	460d      	mov	r5, r1
 80099d8:	2101      	movs	r1, #1
 80099da:	4604      	mov	r4, r0
 80099dc:	f001 faa0 	bl	800af20 <ucdr_check_final_buffer_behavior>
 80099e0:	b148      	cbz	r0, 80099f6 <ucdr_serialize_bool+0x22>
 80099e2:	68a3      	ldr	r3, [r4, #8]
 80099e4:	701d      	strb	r5, [r3, #0]
 80099e6:	68a2      	ldr	r2, [r4, #8]
 80099e8:	6923      	ldr	r3, [r4, #16]
 80099ea:	2101      	movs	r1, #1
 80099ec:	440a      	add	r2, r1
 80099ee:	440b      	add	r3, r1
 80099f0:	60a2      	str	r2, [r4, #8]
 80099f2:	6123      	str	r3, [r4, #16]
 80099f4:	7561      	strb	r1, [r4, #21]
 80099f6:	7da0      	ldrb	r0, [r4, #22]
 80099f8:	f080 0001 	eor.w	r0, r0, #1
 80099fc:	bd38      	pop	{r3, r4, r5, pc}
 80099fe:	bf00      	nop

08009a00 <ucdr_deserialize_bool>:
 8009a00:	b538      	push	{r3, r4, r5, lr}
 8009a02:	460d      	mov	r5, r1
 8009a04:	2101      	movs	r1, #1
 8009a06:	4604      	mov	r4, r0
 8009a08:	f001 fa8a 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009a0c:	b160      	cbz	r0, 8009a28 <ucdr_deserialize_bool+0x28>
 8009a0e:	68a2      	ldr	r2, [r4, #8]
 8009a10:	6923      	ldr	r3, [r4, #16]
 8009a12:	f812 1b01 	ldrb.w	r1, [r2], #1
 8009a16:	3900      	subs	r1, #0
 8009a18:	bf18      	it	ne
 8009a1a:	2101      	movne	r1, #1
 8009a1c:	7029      	strb	r1, [r5, #0]
 8009a1e:	3301      	adds	r3, #1
 8009a20:	2101      	movs	r1, #1
 8009a22:	60a2      	str	r2, [r4, #8]
 8009a24:	6123      	str	r3, [r4, #16]
 8009a26:	7561      	strb	r1, [r4, #21]
 8009a28:	7da0      	ldrb	r0, [r4, #22]
 8009a2a:	f080 0001 	eor.w	r0, r0, #1
 8009a2e:	bd38      	pop	{r3, r4, r5, pc}

08009a30 <ucdr_serialize_uint8_t>:
 8009a30:	b538      	push	{r3, r4, r5, lr}
 8009a32:	460d      	mov	r5, r1
 8009a34:	2101      	movs	r1, #1
 8009a36:	4604      	mov	r4, r0
 8009a38:	f001 fa72 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009a3c:	b148      	cbz	r0, 8009a52 <ucdr_serialize_uint8_t+0x22>
 8009a3e:	68a3      	ldr	r3, [r4, #8]
 8009a40:	701d      	strb	r5, [r3, #0]
 8009a42:	68a2      	ldr	r2, [r4, #8]
 8009a44:	6923      	ldr	r3, [r4, #16]
 8009a46:	2101      	movs	r1, #1
 8009a48:	440a      	add	r2, r1
 8009a4a:	440b      	add	r3, r1
 8009a4c:	60a2      	str	r2, [r4, #8]
 8009a4e:	6123      	str	r3, [r4, #16]
 8009a50:	7561      	strb	r1, [r4, #21]
 8009a52:	7da0      	ldrb	r0, [r4, #22]
 8009a54:	f080 0001 	eor.w	r0, r0, #1
 8009a58:	bd38      	pop	{r3, r4, r5, pc}
 8009a5a:	bf00      	nop

08009a5c <ucdr_deserialize_uint8_t>:
 8009a5c:	b538      	push	{r3, r4, r5, lr}
 8009a5e:	460d      	mov	r5, r1
 8009a60:	2101      	movs	r1, #1
 8009a62:	4604      	mov	r4, r0
 8009a64:	f001 fa5c 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009a68:	b150      	cbz	r0, 8009a80 <ucdr_deserialize_uint8_t+0x24>
 8009a6a:	68a3      	ldr	r3, [r4, #8]
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	702b      	strb	r3, [r5, #0]
 8009a70:	68a2      	ldr	r2, [r4, #8]
 8009a72:	6923      	ldr	r3, [r4, #16]
 8009a74:	2101      	movs	r1, #1
 8009a76:	440a      	add	r2, r1
 8009a78:	440b      	add	r3, r1
 8009a7a:	60a2      	str	r2, [r4, #8]
 8009a7c:	6123      	str	r3, [r4, #16]
 8009a7e:	7561      	strb	r1, [r4, #21]
 8009a80:	7da0      	ldrb	r0, [r4, #22]
 8009a82:	f080 0001 	eor.w	r0, r0, #1
 8009a86:	bd38      	pop	{r3, r4, r5, pc}

08009a88 <ucdr_serialize_uint16_t>:
 8009a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a8c:	b082      	sub	sp, #8
 8009a8e:	460b      	mov	r3, r1
 8009a90:	2102      	movs	r1, #2
 8009a92:	4604      	mov	r4, r0
 8009a94:	f8ad 3006 	strh.w	r3, [sp, #6]
 8009a98:	f001 fa96 	bl	800afc8 <ucdr_buffer_alignment>
 8009a9c:	4601      	mov	r1, r0
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	7d67      	ldrb	r7, [r4, #21]
 8009aa2:	f001 fad5 	bl	800b050 <ucdr_advance_buffer>
 8009aa6:	2102      	movs	r1, #2
 8009aa8:	4620      	mov	r0, r4
 8009aaa:	f001 fa2d 	bl	800af08 <ucdr_check_buffer_available_for>
 8009aae:	b1c0      	cbz	r0, 8009ae2 <ucdr_serialize_uint16_t+0x5a>
 8009ab0:	7d22      	ldrb	r2, [r4, #20]
 8009ab2:	68a3      	ldr	r3, [r4, #8]
 8009ab4:	2a01      	cmp	r2, #1
 8009ab6:	d04e      	beq.n	8009b56 <ucdr_serialize_uint16_t+0xce>
 8009ab8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009abc:	701a      	strb	r2, [r3, #0]
 8009abe:	68a3      	ldr	r3, [r4, #8]
 8009ac0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009ac4:	705a      	strb	r2, [r3, #1]
 8009ac6:	68a2      	ldr	r2, [r4, #8]
 8009ac8:	6923      	ldr	r3, [r4, #16]
 8009aca:	3202      	adds	r2, #2
 8009acc:	3302      	adds	r3, #2
 8009ace:	2102      	movs	r1, #2
 8009ad0:	60a2      	str	r2, [r4, #8]
 8009ad2:	6123      	str	r3, [r4, #16]
 8009ad4:	7561      	strb	r1, [r4, #21]
 8009ad6:	7da0      	ldrb	r0, [r4, #22]
 8009ad8:	f080 0001 	eor.w	r0, r0, #1
 8009adc:	b002      	add	sp, #8
 8009ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ae2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8009ae6:	42ab      	cmp	r3, r5
 8009ae8:	d923      	bls.n	8009b32 <ucdr_serialize_uint16_t+0xaa>
 8009aea:	1b5e      	subs	r6, r3, r5
 8009aec:	60a3      	str	r3, [r4, #8]
 8009aee:	6923      	ldr	r3, [r4, #16]
 8009af0:	f1c6 0802 	rsb	r8, r6, #2
 8009af4:	4433      	add	r3, r6
 8009af6:	6123      	str	r3, [r4, #16]
 8009af8:	4641      	mov	r1, r8
 8009afa:	4620      	mov	r0, r4
 8009afc:	f001 fa10 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009b00:	b368      	cbz	r0, 8009b5e <ucdr_serialize_uint16_t+0xd6>
 8009b02:	7d23      	ldrb	r3, [r4, #20]
 8009b04:	2b01      	cmp	r3, #1
 8009b06:	d03b      	beq.n	8009b80 <ucdr_serialize_uint16_t+0xf8>
 8009b08:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009b0c:	702b      	strb	r3, [r5, #0]
 8009b0e:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009b12:	706b      	strb	r3, [r5, #1]
 8009b14:	6923      	ldr	r3, [r4, #16]
 8009b16:	68a2      	ldr	r2, [r4, #8]
 8009b18:	7da0      	ldrb	r0, [r4, #22]
 8009b1a:	3302      	adds	r3, #2
 8009b1c:	4442      	add	r2, r8
 8009b1e:	1b9b      	subs	r3, r3, r6
 8009b20:	2102      	movs	r1, #2
 8009b22:	f080 0001 	eor.w	r0, r0, #1
 8009b26:	60a2      	str	r2, [r4, #8]
 8009b28:	6123      	str	r3, [r4, #16]
 8009b2a:	7561      	strb	r1, [r4, #21]
 8009b2c:	b002      	add	sp, #8
 8009b2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b32:	2102      	movs	r1, #2
 8009b34:	4620      	mov	r0, r4
 8009b36:	f001 f9f3 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009b3a:	2800      	cmp	r0, #0
 8009b3c:	d0cb      	beq.n	8009ad6 <ucdr_serialize_uint16_t+0x4e>
 8009b3e:	7d23      	ldrb	r3, [r4, #20]
 8009b40:	68a2      	ldr	r2, [r4, #8]
 8009b42:	2b01      	cmp	r3, #1
 8009b44:	d018      	beq.n	8009b78 <ucdr_serialize_uint16_t+0xf0>
 8009b46:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009b4a:	7013      	strb	r3, [r2, #0]
 8009b4c:	68a3      	ldr	r3, [r4, #8]
 8009b4e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009b52:	705a      	strb	r2, [r3, #1]
 8009b54:	e7b7      	b.n	8009ac6 <ucdr_serialize_uint16_t+0x3e>
 8009b56:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009b5a:	801a      	strh	r2, [r3, #0]
 8009b5c:	e7b3      	b.n	8009ac6 <ucdr_serialize_uint16_t+0x3e>
 8009b5e:	68a2      	ldr	r2, [r4, #8]
 8009b60:	6923      	ldr	r3, [r4, #16]
 8009b62:	7da0      	ldrb	r0, [r4, #22]
 8009b64:	7567      	strb	r7, [r4, #21]
 8009b66:	1b92      	subs	r2, r2, r6
 8009b68:	1b9b      	subs	r3, r3, r6
 8009b6a:	f080 0001 	eor.w	r0, r0, #1
 8009b6e:	60a2      	str	r2, [r4, #8]
 8009b70:	6123      	str	r3, [r4, #16]
 8009b72:	b002      	add	sp, #8
 8009b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b78:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8009b7c:	8013      	strh	r3, [r2, #0]
 8009b7e:	e7a2      	b.n	8009ac6 <ucdr_serialize_uint16_t+0x3e>
 8009b80:	4628      	mov	r0, r5
 8009b82:	f10d 0506 	add.w	r5, sp, #6
 8009b86:	4632      	mov	r2, r6
 8009b88:	4629      	mov	r1, r5
 8009b8a:	f010 f896 	bl	8019cba <memcpy>
 8009b8e:	68a0      	ldr	r0, [r4, #8]
 8009b90:	4642      	mov	r2, r8
 8009b92:	19a9      	adds	r1, r5, r6
 8009b94:	f010 f891 	bl	8019cba <memcpy>
 8009b98:	e7bc      	b.n	8009b14 <ucdr_serialize_uint16_t+0x8c>
 8009b9a:	bf00      	nop

08009b9c <ucdr_serialize_endian_uint16_t>:
 8009b9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009ba0:	b083      	sub	sp, #12
 8009ba2:	460d      	mov	r5, r1
 8009ba4:	2102      	movs	r1, #2
 8009ba6:	4604      	mov	r4, r0
 8009ba8:	f8ad 2006 	strh.w	r2, [sp, #6]
 8009bac:	f001 fa0c 	bl	800afc8 <ucdr_buffer_alignment>
 8009bb0:	4601      	mov	r1, r0
 8009bb2:	4620      	mov	r0, r4
 8009bb4:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009bb8:	f001 fa4a 	bl	800b050 <ucdr_advance_buffer>
 8009bbc:	2102      	movs	r1, #2
 8009bbe:	4620      	mov	r0, r4
 8009bc0:	f001 f9a2 	bl	800af08 <ucdr_check_buffer_available_for>
 8009bc4:	bb60      	cbnz	r0, 8009c20 <ucdr_serialize_endian_uint16_t+0x84>
 8009bc6:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8009bca:	42be      	cmp	r6, r7
 8009bcc:	d923      	bls.n	8009c16 <ucdr_serialize_endian_uint16_t+0x7a>
 8009bce:	6923      	ldr	r3, [r4, #16]
 8009bd0:	60a6      	str	r6, [r4, #8]
 8009bd2:	1bf6      	subs	r6, r6, r7
 8009bd4:	4433      	add	r3, r6
 8009bd6:	f1c6 0902 	rsb	r9, r6, #2
 8009bda:	6123      	str	r3, [r4, #16]
 8009bdc:	4649      	mov	r1, r9
 8009bde:	4620      	mov	r0, r4
 8009be0:	f001 f99e 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009be4:	2800      	cmp	r0, #0
 8009be6:	d037      	beq.n	8009c58 <ucdr_serialize_endian_uint16_t+0xbc>
 8009be8:	2d01      	cmp	r5, #1
 8009bea:	d043      	beq.n	8009c74 <ucdr_serialize_endian_uint16_t+0xd8>
 8009bec:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009bf0:	703b      	strb	r3, [r7, #0]
 8009bf2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009bf6:	707b      	strb	r3, [r7, #1]
 8009bf8:	6923      	ldr	r3, [r4, #16]
 8009bfa:	68a2      	ldr	r2, [r4, #8]
 8009bfc:	7da0      	ldrb	r0, [r4, #22]
 8009bfe:	3302      	adds	r3, #2
 8009c00:	444a      	add	r2, r9
 8009c02:	1b9b      	subs	r3, r3, r6
 8009c04:	2102      	movs	r1, #2
 8009c06:	f080 0001 	eor.w	r0, r0, #1
 8009c0a:	60a2      	str	r2, [r4, #8]
 8009c0c:	6123      	str	r3, [r4, #16]
 8009c0e:	7561      	strb	r1, [r4, #21]
 8009c10:	b003      	add	sp, #12
 8009c12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c16:	2102      	movs	r1, #2
 8009c18:	4620      	mov	r0, r4
 8009c1a:	f001 f981 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009c1e:	b188      	cbz	r0, 8009c44 <ucdr_serialize_endian_uint16_t+0xa8>
 8009c20:	2d01      	cmp	r5, #1
 8009c22:	68a3      	ldr	r3, [r4, #8]
 8009c24:	d014      	beq.n	8009c50 <ucdr_serialize_endian_uint16_t+0xb4>
 8009c26:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009c2a:	701a      	strb	r2, [r3, #0]
 8009c2c:	68a3      	ldr	r3, [r4, #8]
 8009c2e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009c32:	705a      	strb	r2, [r3, #1]
 8009c34:	68a2      	ldr	r2, [r4, #8]
 8009c36:	6923      	ldr	r3, [r4, #16]
 8009c38:	3202      	adds	r2, #2
 8009c3a:	3302      	adds	r3, #2
 8009c3c:	2102      	movs	r1, #2
 8009c3e:	60a2      	str	r2, [r4, #8]
 8009c40:	6123      	str	r3, [r4, #16]
 8009c42:	7561      	strb	r1, [r4, #21]
 8009c44:	7da0      	ldrb	r0, [r4, #22]
 8009c46:	f080 0001 	eor.w	r0, r0, #1
 8009c4a:	b003      	add	sp, #12
 8009c4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c50:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8009c54:	801a      	strh	r2, [r3, #0]
 8009c56:	e7ed      	b.n	8009c34 <ucdr_serialize_endian_uint16_t+0x98>
 8009c58:	68a2      	ldr	r2, [r4, #8]
 8009c5a:	6923      	ldr	r3, [r4, #16]
 8009c5c:	7da0      	ldrb	r0, [r4, #22]
 8009c5e:	f884 8015 	strb.w	r8, [r4, #21]
 8009c62:	1b92      	subs	r2, r2, r6
 8009c64:	1b9b      	subs	r3, r3, r6
 8009c66:	f080 0001 	eor.w	r0, r0, #1
 8009c6a:	60a2      	str	r2, [r4, #8]
 8009c6c:	6123      	str	r3, [r4, #16]
 8009c6e:	b003      	add	sp, #12
 8009c70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c74:	f10d 0506 	add.w	r5, sp, #6
 8009c78:	4632      	mov	r2, r6
 8009c7a:	4629      	mov	r1, r5
 8009c7c:	4638      	mov	r0, r7
 8009c7e:	f010 f81c 	bl	8019cba <memcpy>
 8009c82:	68a0      	ldr	r0, [r4, #8]
 8009c84:	464a      	mov	r2, r9
 8009c86:	19a9      	adds	r1, r5, r6
 8009c88:	f010 f817 	bl	8019cba <memcpy>
 8009c8c:	e7b4      	b.n	8009bf8 <ucdr_serialize_endian_uint16_t+0x5c>
 8009c8e:	bf00      	nop

08009c90 <ucdr_deserialize_uint16_t>:
 8009c90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c94:	460d      	mov	r5, r1
 8009c96:	2102      	movs	r1, #2
 8009c98:	4604      	mov	r4, r0
 8009c9a:	f001 f995 	bl	800afc8 <ucdr_buffer_alignment>
 8009c9e:	4601      	mov	r1, r0
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009ca6:	f001 f9d3 	bl	800b050 <ucdr_advance_buffer>
 8009caa:	2102      	movs	r1, #2
 8009cac:	4620      	mov	r0, r4
 8009cae:	f001 f92b 	bl	800af08 <ucdr_check_buffer_available_for>
 8009cb2:	b1a8      	cbz	r0, 8009ce0 <ucdr_deserialize_uint16_t+0x50>
 8009cb4:	7d22      	ldrb	r2, [r4, #20]
 8009cb6:	68a3      	ldr	r3, [r4, #8]
 8009cb8:	2a01      	cmp	r2, #1
 8009cba:	d046      	beq.n	8009d4a <ucdr_deserialize_uint16_t+0xba>
 8009cbc:	785b      	ldrb	r3, [r3, #1]
 8009cbe:	702b      	strb	r3, [r5, #0]
 8009cc0:	68a3      	ldr	r3, [r4, #8]
 8009cc2:	781b      	ldrb	r3, [r3, #0]
 8009cc4:	706b      	strb	r3, [r5, #1]
 8009cc6:	68a2      	ldr	r2, [r4, #8]
 8009cc8:	6923      	ldr	r3, [r4, #16]
 8009cca:	3202      	adds	r2, #2
 8009ccc:	3302      	adds	r3, #2
 8009cce:	2102      	movs	r1, #2
 8009cd0:	60a2      	str	r2, [r4, #8]
 8009cd2:	6123      	str	r3, [r4, #16]
 8009cd4:	7561      	strb	r1, [r4, #21]
 8009cd6:	7da0      	ldrb	r0, [r4, #22]
 8009cd8:	f080 0001 	eor.w	r0, r0, #1
 8009cdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ce0:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8009ce4:	42be      	cmp	r6, r7
 8009ce6:	d920      	bls.n	8009d2a <ucdr_deserialize_uint16_t+0x9a>
 8009ce8:	6923      	ldr	r3, [r4, #16]
 8009cea:	60a6      	str	r6, [r4, #8]
 8009cec:	1bf6      	subs	r6, r6, r7
 8009cee:	4433      	add	r3, r6
 8009cf0:	f1c6 0902 	rsb	r9, r6, #2
 8009cf4:	6123      	str	r3, [r4, #16]
 8009cf6:	4649      	mov	r1, r9
 8009cf8:	4620      	mov	r0, r4
 8009cfa:	f001 f911 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009cfe:	b338      	cbz	r0, 8009d50 <ucdr_deserialize_uint16_t+0xc0>
 8009d00:	7d23      	ldrb	r3, [r4, #20]
 8009d02:	2b01      	cmp	r3, #1
 8009d04:	d034      	beq.n	8009d70 <ucdr_deserialize_uint16_t+0xe0>
 8009d06:	787b      	ldrb	r3, [r7, #1]
 8009d08:	702b      	strb	r3, [r5, #0]
 8009d0a:	783b      	ldrb	r3, [r7, #0]
 8009d0c:	706b      	strb	r3, [r5, #1]
 8009d0e:	6923      	ldr	r3, [r4, #16]
 8009d10:	68a2      	ldr	r2, [r4, #8]
 8009d12:	7da0      	ldrb	r0, [r4, #22]
 8009d14:	2102      	movs	r1, #2
 8009d16:	3302      	adds	r3, #2
 8009d18:	444a      	add	r2, r9
 8009d1a:	1b9b      	subs	r3, r3, r6
 8009d1c:	7561      	strb	r1, [r4, #21]
 8009d1e:	60a2      	str	r2, [r4, #8]
 8009d20:	6123      	str	r3, [r4, #16]
 8009d22:	f080 0001 	eor.w	r0, r0, #1
 8009d26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d2a:	2102      	movs	r1, #2
 8009d2c:	4620      	mov	r0, r4
 8009d2e:	f001 f8f7 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009d32:	2800      	cmp	r0, #0
 8009d34:	d0cf      	beq.n	8009cd6 <ucdr_deserialize_uint16_t+0x46>
 8009d36:	7d23      	ldrb	r3, [r4, #20]
 8009d38:	68a2      	ldr	r2, [r4, #8]
 8009d3a:	2b01      	cmp	r3, #1
 8009d3c:	d015      	beq.n	8009d6a <ucdr_deserialize_uint16_t+0xda>
 8009d3e:	7853      	ldrb	r3, [r2, #1]
 8009d40:	702b      	strb	r3, [r5, #0]
 8009d42:	68a3      	ldr	r3, [r4, #8]
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	706b      	strb	r3, [r5, #1]
 8009d48:	e7bd      	b.n	8009cc6 <ucdr_deserialize_uint16_t+0x36>
 8009d4a:	881b      	ldrh	r3, [r3, #0]
 8009d4c:	802b      	strh	r3, [r5, #0]
 8009d4e:	e7ba      	b.n	8009cc6 <ucdr_deserialize_uint16_t+0x36>
 8009d50:	68a2      	ldr	r2, [r4, #8]
 8009d52:	6923      	ldr	r3, [r4, #16]
 8009d54:	7da0      	ldrb	r0, [r4, #22]
 8009d56:	f884 8015 	strb.w	r8, [r4, #21]
 8009d5a:	1b92      	subs	r2, r2, r6
 8009d5c:	1b9b      	subs	r3, r3, r6
 8009d5e:	60a2      	str	r2, [r4, #8]
 8009d60:	6123      	str	r3, [r4, #16]
 8009d62:	f080 0001 	eor.w	r0, r0, #1
 8009d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d6a:	8813      	ldrh	r3, [r2, #0]
 8009d6c:	802b      	strh	r3, [r5, #0]
 8009d6e:	e7aa      	b.n	8009cc6 <ucdr_deserialize_uint16_t+0x36>
 8009d70:	4639      	mov	r1, r7
 8009d72:	4632      	mov	r2, r6
 8009d74:	4628      	mov	r0, r5
 8009d76:	f00f ffa0 	bl	8019cba <memcpy>
 8009d7a:	68a1      	ldr	r1, [r4, #8]
 8009d7c:	464a      	mov	r2, r9
 8009d7e:	19a8      	adds	r0, r5, r6
 8009d80:	f00f ff9b 	bl	8019cba <memcpy>
 8009d84:	e7c3      	b.n	8009d0e <ucdr_deserialize_uint16_t+0x7e>
 8009d86:	bf00      	nop

08009d88 <ucdr_deserialize_endian_uint16_t>:
 8009d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d8c:	460e      	mov	r6, r1
 8009d8e:	2102      	movs	r1, #2
 8009d90:	4604      	mov	r4, r0
 8009d92:	4615      	mov	r5, r2
 8009d94:	f001 f918 	bl	800afc8 <ucdr_buffer_alignment>
 8009d98:	4601      	mov	r1, r0
 8009d9a:	4620      	mov	r0, r4
 8009d9c:	f894 9015 	ldrb.w	r9, [r4, #21]
 8009da0:	f001 f956 	bl	800b050 <ucdr_advance_buffer>
 8009da4:	2102      	movs	r1, #2
 8009da6:	4620      	mov	r0, r4
 8009da8:	f001 f8ae 	bl	800af08 <ucdr_check_buffer_available_for>
 8009dac:	bb60      	cbnz	r0, 8009e08 <ucdr_deserialize_endian_uint16_t+0x80>
 8009dae:	e9d4 7801 	ldrd	r7, r8, [r4, #4]
 8009db2:	4547      	cmp	r7, r8
 8009db4:	d923      	bls.n	8009dfe <ucdr_deserialize_endian_uint16_t+0x76>
 8009db6:	6923      	ldr	r3, [r4, #16]
 8009db8:	60a7      	str	r7, [r4, #8]
 8009dba:	eba7 0708 	sub.w	r7, r7, r8
 8009dbe:	443b      	add	r3, r7
 8009dc0:	f1c7 0a02 	rsb	sl, r7, #2
 8009dc4:	6123      	str	r3, [r4, #16]
 8009dc6:	4651      	mov	r1, sl
 8009dc8:	4620      	mov	r0, r4
 8009dca:	f001 f8a9 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009dce:	2800      	cmp	r0, #0
 8009dd0:	d032      	beq.n	8009e38 <ucdr_deserialize_endian_uint16_t+0xb0>
 8009dd2:	2e01      	cmp	r6, #1
 8009dd4:	d03d      	beq.n	8009e52 <ucdr_deserialize_endian_uint16_t+0xca>
 8009dd6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009dda:	702b      	strb	r3, [r5, #0]
 8009ddc:	f898 3000 	ldrb.w	r3, [r8]
 8009de0:	706b      	strb	r3, [r5, #1]
 8009de2:	6923      	ldr	r3, [r4, #16]
 8009de4:	68a2      	ldr	r2, [r4, #8]
 8009de6:	7da0      	ldrb	r0, [r4, #22]
 8009de8:	2102      	movs	r1, #2
 8009dea:	3302      	adds	r3, #2
 8009dec:	4452      	add	r2, sl
 8009dee:	1bdb      	subs	r3, r3, r7
 8009df0:	7561      	strb	r1, [r4, #21]
 8009df2:	60a2      	str	r2, [r4, #8]
 8009df4:	6123      	str	r3, [r4, #16]
 8009df6:	f080 0001 	eor.w	r0, r0, #1
 8009dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dfe:	2102      	movs	r1, #2
 8009e00:	4620      	mov	r0, r4
 8009e02:	f001 f88d 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009e06:	b178      	cbz	r0, 8009e28 <ucdr_deserialize_endian_uint16_t+0xa0>
 8009e08:	2e01      	cmp	r6, #1
 8009e0a:	68a3      	ldr	r3, [r4, #8]
 8009e0c:	d011      	beq.n	8009e32 <ucdr_deserialize_endian_uint16_t+0xaa>
 8009e0e:	785b      	ldrb	r3, [r3, #1]
 8009e10:	702b      	strb	r3, [r5, #0]
 8009e12:	68a3      	ldr	r3, [r4, #8]
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	706b      	strb	r3, [r5, #1]
 8009e18:	68a2      	ldr	r2, [r4, #8]
 8009e1a:	6923      	ldr	r3, [r4, #16]
 8009e1c:	3202      	adds	r2, #2
 8009e1e:	3302      	adds	r3, #2
 8009e20:	2102      	movs	r1, #2
 8009e22:	60a2      	str	r2, [r4, #8]
 8009e24:	6123      	str	r3, [r4, #16]
 8009e26:	7561      	strb	r1, [r4, #21]
 8009e28:	7da0      	ldrb	r0, [r4, #22]
 8009e2a:	f080 0001 	eor.w	r0, r0, #1
 8009e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e32:	881b      	ldrh	r3, [r3, #0]
 8009e34:	802b      	strh	r3, [r5, #0]
 8009e36:	e7ef      	b.n	8009e18 <ucdr_deserialize_endian_uint16_t+0x90>
 8009e38:	68a2      	ldr	r2, [r4, #8]
 8009e3a:	6923      	ldr	r3, [r4, #16]
 8009e3c:	7da0      	ldrb	r0, [r4, #22]
 8009e3e:	f884 9015 	strb.w	r9, [r4, #21]
 8009e42:	1bd2      	subs	r2, r2, r7
 8009e44:	1bdb      	subs	r3, r3, r7
 8009e46:	60a2      	str	r2, [r4, #8]
 8009e48:	6123      	str	r3, [r4, #16]
 8009e4a:	f080 0001 	eor.w	r0, r0, #1
 8009e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e52:	4641      	mov	r1, r8
 8009e54:	463a      	mov	r2, r7
 8009e56:	4628      	mov	r0, r5
 8009e58:	f00f ff2f 	bl	8019cba <memcpy>
 8009e5c:	68a1      	ldr	r1, [r4, #8]
 8009e5e:	4652      	mov	r2, sl
 8009e60:	19e8      	adds	r0, r5, r7
 8009e62:	f00f ff2a 	bl	8019cba <memcpy>
 8009e66:	e7bc      	b.n	8009de2 <ucdr_deserialize_endian_uint16_t+0x5a>

08009e68 <ucdr_serialize_uint32_t>:
 8009e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e6c:	b082      	sub	sp, #8
 8009e6e:	4604      	mov	r4, r0
 8009e70:	9101      	str	r1, [sp, #4]
 8009e72:	2104      	movs	r1, #4
 8009e74:	f001 f8a8 	bl	800afc8 <ucdr_buffer_alignment>
 8009e78:	4601      	mov	r1, r0
 8009e7a:	4620      	mov	r0, r4
 8009e7c:	7d67      	ldrb	r7, [r4, #21]
 8009e7e:	f001 f8e7 	bl	800b050 <ucdr_advance_buffer>
 8009e82:	2104      	movs	r1, #4
 8009e84:	4620      	mov	r0, r4
 8009e86:	f001 f83f 	bl	800af08 <ucdr_check_buffer_available_for>
 8009e8a:	b300      	cbz	r0, 8009ece <ucdr_serialize_uint32_t+0x66>
 8009e8c:	7d22      	ldrb	r2, [r4, #20]
 8009e8e:	68a3      	ldr	r3, [r4, #8]
 8009e90:	2a01      	cmp	r2, #1
 8009e92:	d05d      	beq.n	8009f50 <ucdr_serialize_uint32_t+0xe8>
 8009e94:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8009e98:	701a      	strb	r2, [r3, #0]
 8009e9a:	68a3      	ldr	r3, [r4, #8]
 8009e9c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8009ea0:	705a      	strb	r2, [r3, #1]
 8009ea2:	68a3      	ldr	r3, [r4, #8]
 8009ea4:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009ea8:	709a      	strb	r2, [r3, #2]
 8009eaa:	68a3      	ldr	r3, [r4, #8]
 8009eac:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8009eb0:	70da      	strb	r2, [r3, #3]
 8009eb2:	68a2      	ldr	r2, [r4, #8]
 8009eb4:	6923      	ldr	r3, [r4, #16]
 8009eb6:	3204      	adds	r2, #4
 8009eb8:	3304      	adds	r3, #4
 8009eba:	2104      	movs	r1, #4
 8009ebc:	60a2      	str	r2, [r4, #8]
 8009ebe:	6123      	str	r3, [r4, #16]
 8009ec0:	7561      	strb	r1, [r4, #21]
 8009ec2:	7da0      	ldrb	r0, [r4, #22]
 8009ec4:	f080 0001 	eor.w	r0, r0, #1
 8009ec8:	b002      	add	sp, #8
 8009eca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ece:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8009ed2:	42ab      	cmp	r3, r5
 8009ed4:	d92e      	bls.n	8009f34 <ucdr_serialize_uint32_t+0xcc>
 8009ed6:	1b5e      	subs	r6, r3, r5
 8009ed8:	60a3      	str	r3, [r4, #8]
 8009eda:	6923      	ldr	r3, [r4, #16]
 8009edc:	f1c6 0804 	rsb	r8, r6, #4
 8009ee0:	4433      	add	r3, r6
 8009ee2:	6123      	str	r3, [r4, #16]
 8009ee4:	4641      	mov	r1, r8
 8009ee6:	4620      	mov	r0, r4
 8009ee8:	f001 f81a 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009eec:	b398      	cbz	r0, 8009f56 <ucdr_serialize_uint32_t+0xee>
 8009eee:	7d23      	ldrb	r3, [r4, #20]
 8009ef0:	2b01      	cmp	r3, #1
 8009ef2:	d046      	beq.n	8009f82 <ucdr_serialize_uint32_t+0x11a>
 8009ef4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009ef8:	702b      	strb	r3, [r5, #0]
 8009efa:	2e01      	cmp	r6, #1
 8009efc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009f00:	706b      	strb	r3, [r5, #1]
 8009f02:	d035      	beq.n	8009f70 <ucdr_serialize_uint32_t+0x108>
 8009f04:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8009f08:	70ab      	strb	r3, [r5, #2]
 8009f0a:	2e02      	cmp	r6, #2
 8009f0c:	d034      	beq.n	8009f78 <ucdr_serialize_uint32_t+0x110>
 8009f0e:	3503      	adds	r5, #3
 8009f10:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8009f14:	702b      	strb	r3, [r5, #0]
 8009f16:	6923      	ldr	r3, [r4, #16]
 8009f18:	68a2      	ldr	r2, [r4, #8]
 8009f1a:	7da0      	ldrb	r0, [r4, #22]
 8009f1c:	3304      	adds	r3, #4
 8009f1e:	4442      	add	r2, r8
 8009f20:	1b9b      	subs	r3, r3, r6
 8009f22:	2104      	movs	r1, #4
 8009f24:	f080 0001 	eor.w	r0, r0, #1
 8009f28:	60a2      	str	r2, [r4, #8]
 8009f2a:	6123      	str	r3, [r4, #16]
 8009f2c:	7561      	strb	r1, [r4, #21]
 8009f2e:	b002      	add	sp, #8
 8009f30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f34:	2104      	movs	r1, #4
 8009f36:	4620      	mov	r0, r4
 8009f38:	f000 fff2 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009f3c:	2800      	cmp	r0, #0
 8009f3e:	d0c0      	beq.n	8009ec2 <ucdr_serialize_uint32_t+0x5a>
 8009f40:	7d23      	ldrb	r3, [r4, #20]
 8009f42:	68a2      	ldr	r2, [r4, #8]
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	d019      	beq.n	8009f7c <ucdr_serialize_uint32_t+0x114>
 8009f48:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009f4c:	7013      	strb	r3, [r2, #0]
 8009f4e:	e7a4      	b.n	8009e9a <ucdr_serialize_uint32_t+0x32>
 8009f50:	9a01      	ldr	r2, [sp, #4]
 8009f52:	601a      	str	r2, [r3, #0]
 8009f54:	e7ad      	b.n	8009eb2 <ucdr_serialize_uint32_t+0x4a>
 8009f56:	68a2      	ldr	r2, [r4, #8]
 8009f58:	6923      	ldr	r3, [r4, #16]
 8009f5a:	7da0      	ldrb	r0, [r4, #22]
 8009f5c:	7567      	strb	r7, [r4, #21]
 8009f5e:	1b92      	subs	r2, r2, r6
 8009f60:	1b9b      	subs	r3, r3, r6
 8009f62:	f080 0001 	eor.w	r0, r0, #1
 8009f66:	60a2      	str	r2, [r4, #8]
 8009f68:	6123      	str	r3, [r4, #16]
 8009f6a:	b002      	add	sp, #8
 8009f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f70:	68a3      	ldr	r3, [r4, #8]
 8009f72:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8009f76:	701a      	strb	r2, [r3, #0]
 8009f78:	68a5      	ldr	r5, [r4, #8]
 8009f7a:	e7c9      	b.n	8009f10 <ucdr_serialize_uint32_t+0xa8>
 8009f7c:	9b01      	ldr	r3, [sp, #4]
 8009f7e:	6013      	str	r3, [r2, #0]
 8009f80:	e797      	b.n	8009eb2 <ucdr_serialize_uint32_t+0x4a>
 8009f82:	4628      	mov	r0, r5
 8009f84:	ad01      	add	r5, sp, #4
 8009f86:	4632      	mov	r2, r6
 8009f88:	4629      	mov	r1, r5
 8009f8a:	f00f fe96 	bl	8019cba <memcpy>
 8009f8e:	68a0      	ldr	r0, [r4, #8]
 8009f90:	4642      	mov	r2, r8
 8009f92:	19a9      	adds	r1, r5, r6
 8009f94:	f00f fe91 	bl	8019cba <memcpy>
 8009f98:	e7bd      	b.n	8009f16 <ucdr_serialize_uint32_t+0xae>
 8009f9a:	bf00      	nop

08009f9c <ucdr_serialize_endian_uint32_t>:
 8009f9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009fa0:	b083      	sub	sp, #12
 8009fa2:	460d      	mov	r5, r1
 8009fa4:	2104      	movs	r1, #4
 8009fa6:	4604      	mov	r4, r0
 8009fa8:	9201      	str	r2, [sp, #4]
 8009faa:	f001 f80d 	bl	800afc8 <ucdr_buffer_alignment>
 8009fae:	4601      	mov	r1, r0
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	f894 8015 	ldrb.w	r8, [r4, #21]
 8009fb6:	f001 f84b 	bl	800b050 <ucdr_advance_buffer>
 8009fba:	2104      	movs	r1, #4
 8009fbc:	4620      	mov	r0, r4
 8009fbe:	f000 ffa3 	bl	800af08 <ucdr_check_buffer_available_for>
 8009fc2:	2800      	cmp	r0, #0
 8009fc4:	d137      	bne.n	800a036 <ucdr_serialize_endian_uint32_t+0x9a>
 8009fc6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8009fca:	42b7      	cmp	r7, r6
 8009fcc:	d92e      	bls.n	800a02c <ucdr_serialize_endian_uint32_t+0x90>
 8009fce:	6923      	ldr	r3, [r4, #16]
 8009fd0:	60a7      	str	r7, [r4, #8]
 8009fd2:	1bbf      	subs	r7, r7, r6
 8009fd4:	443b      	add	r3, r7
 8009fd6:	f1c7 0904 	rsb	r9, r7, #4
 8009fda:	6123      	str	r3, [r4, #16]
 8009fdc:	4649      	mov	r1, r9
 8009fde:	4620      	mov	r0, r4
 8009fe0:	f000 ff9e 	bl	800af20 <ucdr_check_final_buffer_behavior>
 8009fe4:	2800      	cmp	r0, #0
 8009fe6:	d049      	beq.n	800a07c <ucdr_serialize_endian_uint32_t+0xe0>
 8009fe8:	2d01      	cmp	r5, #1
 8009fea:	d05b      	beq.n	800a0a4 <ucdr_serialize_endian_uint32_t+0x108>
 8009fec:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009ff0:	7033      	strb	r3, [r6, #0]
 8009ff2:	2f01      	cmp	r7, #1
 8009ff4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8009ff8:	7073      	strb	r3, [r6, #1]
 8009ffa:	d04d      	beq.n	800a098 <ucdr_serialize_endian_uint32_t+0xfc>
 8009ffc:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a000:	70b3      	strb	r3, [r6, #2]
 800a002:	2f02      	cmp	r7, #2
 800a004:	d04c      	beq.n	800a0a0 <ucdr_serialize_endian_uint32_t+0x104>
 800a006:	3603      	adds	r6, #3
 800a008:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a00c:	7033      	strb	r3, [r6, #0]
 800a00e:	6923      	ldr	r3, [r4, #16]
 800a010:	68a2      	ldr	r2, [r4, #8]
 800a012:	7da0      	ldrb	r0, [r4, #22]
 800a014:	3304      	adds	r3, #4
 800a016:	444a      	add	r2, r9
 800a018:	1bdb      	subs	r3, r3, r7
 800a01a:	2104      	movs	r1, #4
 800a01c:	f080 0001 	eor.w	r0, r0, #1
 800a020:	60a2      	str	r2, [r4, #8]
 800a022:	6123      	str	r3, [r4, #16]
 800a024:	7561      	strb	r1, [r4, #21]
 800a026:	b003      	add	sp, #12
 800a028:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a02c:	2104      	movs	r1, #4
 800a02e:	4620      	mov	r0, r4
 800a030:	f000 ff76 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a034:	b1c8      	cbz	r0, 800a06a <ucdr_serialize_endian_uint32_t+0xce>
 800a036:	2d01      	cmp	r5, #1
 800a038:	68a3      	ldr	r3, [r4, #8]
 800a03a:	d01c      	beq.n	800a076 <ucdr_serialize_endian_uint32_t+0xda>
 800a03c:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a040:	701a      	strb	r2, [r3, #0]
 800a042:	68a3      	ldr	r3, [r4, #8]
 800a044:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a048:	705a      	strb	r2, [r3, #1]
 800a04a:	68a3      	ldr	r3, [r4, #8]
 800a04c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a050:	709a      	strb	r2, [r3, #2]
 800a052:	68a3      	ldr	r3, [r4, #8]
 800a054:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a058:	70da      	strb	r2, [r3, #3]
 800a05a:	68a2      	ldr	r2, [r4, #8]
 800a05c:	6923      	ldr	r3, [r4, #16]
 800a05e:	3204      	adds	r2, #4
 800a060:	3304      	adds	r3, #4
 800a062:	2104      	movs	r1, #4
 800a064:	60a2      	str	r2, [r4, #8]
 800a066:	6123      	str	r3, [r4, #16]
 800a068:	7561      	strb	r1, [r4, #21]
 800a06a:	7da0      	ldrb	r0, [r4, #22]
 800a06c:	f080 0001 	eor.w	r0, r0, #1
 800a070:	b003      	add	sp, #12
 800a072:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a076:	9a01      	ldr	r2, [sp, #4]
 800a078:	601a      	str	r2, [r3, #0]
 800a07a:	e7ee      	b.n	800a05a <ucdr_serialize_endian_uint32_t+0xbe>
 800a07c:	68a2      	ldr	r2, [r4, #8]
 800a07e:	6923      	ldr	r3, [r4, #16]
 800a080:	7da0      	ldrb	r0, [r4, #22]
 800a082:	f884 8015 	strb.w	r8, [r4, #21]
 800a086:	1bd2      	subs	r2, r2, r7
 800a088:	1bdb      	subs	r3, r3, r7
 800a08a:	f080 0001 	eor.w	r0, r0, #1
 800a08e:	60a2      	str	r2, [r4, #8]
 800a090:	6123      	str	r3, [r4, #16]
 800a092:	b003      	add	sp, #12
 800a094:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a098:	68a3      	ldr	r3, [r4, #8]
 800a09a:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a09e:	701a      	strb	r2, [r3, #0]
 800a0a0:	68a6      	ldr	r6, [r4, #8]
 800a0a2:	e7b1      	b.n	800a008 <ucdr_serialize_endian_uint32_t+0x6c>
 800a0a4:	ad01      	add	r5, sp, #4
 800a0a6:	463a      	mov	r2, r7
 800a0a8:	4629      	mov	r1, r5
 800a0aa:	4630      	mov	r0, r6
 800a0ac:	f00f fe05 	bl	8019cba <memcpy>
 800a0b0:	68a0      	ldr	r0, [r4, #8]
 800a0b2:	464a      	mov	r2, r9
 800a0b4:	19e9      	adds	r1, r5, r7
 800a0b6:	f00f fe00 	bl	8019cba <memcpy>
 800a0ba:	e7a8      	b.n	800a00e <ucdr_serialize_endian_uint32_t+0x72>

0800a0bc <ucdr_deserialize_uint32_t>:
 800a0bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0c0:	460d      	mov	r5, r1
 800a0c2:	2104      	movs	r1, #4
 800a0c4:	4604      	mov	r4, r0
 800a0c6:	f000 ff7f 	bl	800afc8 <ucdr_buffer_alignment>
 800a0ca:	4601      	mov	r1, r0
 800a0cc:	4620      	mov	r0, r4
 800a0ce:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a0d2:	f000 ffbd 	bl	800b050 <ucdr_advance_buffer>
 800a0d6:	2104      	movs	r1, #4
 800a0d8:	4620      	mov	r0, r4
 800a0da:	f000 ff15 	bl	800af08 <ucdr_check_buffer_available_for>
 800a0de:	b1d8      	cbz	r0, 800a118 <ucdr_deserialize_uint32_t+0x5c>
 800a0e0:	7d22      	ldrb	r2, [r4, #20]
 800a0e2:	68a3      	ldr	r3, [r4, #8]
 800a0e4:	2a01      	cmp	r2, #1
 800a0e6:	d052      	beq.n	800a18e <ucdr_deserialize_uint32_t+0xd2>
 800a0e8:	78db      	ldrb	r3, [r3, #3]
 800a0ea:	702b      	strb	r3, [r5, #0]
 800a0ec:	68a3      	ldr	r3, [r4, #8]
 800a0ee:	789b      	ldrb	r3, [r3, #2]
 800a0f0:	706b      	strb	r3, [r5, #1]
 800a0f2:	68a3      	ldr	r3, [r4, #8]
 800a0f4:	785b      	ldrb	r3, [r3, #1]
 800a0f6:	70ab      	strb	r3, [r5, #2]
 800a0f8:	68a3      	ldr	r3, [r4, #8]
 800a0fa:	781b      	ldrb	r3, [r3, #0]
 800a0fc:	70eb      	strb	r3, [r5, #3]
 800a0fe:	68a2      	ldr	r2, [r4, #8]
 800a100:	6923      	ldr	r3, [r4, #16]
 800a102:	3204      	adds	r2, #4
 800a104:	3304      	adds	r3, #4
 800a106:	2104      	movs	r1, #4
 800a108:	60a2      	str	r2, [r4, #8]
 800a10a:	6123      	str	r3, [r4, #16]
 800a10c:	7561      	strb	r1, [r4, #21]
 800a10e:	7da0      	ldrb	r0, [r4, #22]
 800a110:	f080 0001 	eor.w	r0, r0, #1
 800a114:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a118:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800a11c:	42b7      	cmp	r7, r6
 800a11e:	d92a      	bls.n	800a176 <ucdr_deserialize_uint32_t+0xba>
 800a120:	6923      	ldr	r3, [r4, #16]
 800a122:	60a7      	str	r7, [r4, #8]
 800a124:	1bbf      	subs	r7, r7, r6
 800a126:	443b      	add	r3, r7
 800a128:	f1c7 0904 	rsb	r9, r7, #4
 800a12c:	6123      	str	r3, [r4, #16]
 800a12e:	4649      	mov	r1, r9
 800a130:	4620      	mov	r0, r4
 800a132:	f000 fef5 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a136:	b368      	cbz	r0, 800a194 <ucdr_deserialize_uint32_t+0xd8>
 800a138:	7d23      	ldrb	r3, [r4, #20]
 800a13a:	2b01      	cmp	r3, #1
 800a13c:	d040      	beq.n	800a1c0 <ucdr_deserialize_uint32_t+0x104>
 800a13e:	78f3      	ldrb	r3, [r6, #3]
 800a140:	702b      	strb	r3, [r5, #0]
 800a142:	78b3      	ldrb	r3, [r6, #2]
 800a144:	706b      	strb	r3, [r5, #1]
 800a146:	2f01      	cmp	r7, #1
 800a148:	d031      	beq.n	800a1ae <ucdr_deserialize_uint32_t+0xf2>
 800a14a:	7873      	ldrb	r3, [r6, #1]
 800a14c:	70ab      	strb	r3, [r5, #2]
 800a14e:	2f02      	cmp	r7, #2
 800a150:	f105 0503 	add.w	r5, r5, #3
 800a154:	d02f      	beq.n	800a1b6 <ucdr_deserialize_uint32_t+0xfa>
 800a156:	7833      	ldrb	r3, [r6, #0]
 800a158:	702b      	strb	r3, [r5, #0]
 800a15a:	6923      	ldr	r3, [r4, #16]
 800a15c:	68a2      	ldr	r2, [r4, #8]
 800a15e:	7da0      	ldrb	r0, [r4, #22]
 800a160:	2104      	movs	r1, #4
 800a162:	3304      	adds	r3, #4
 800a164:	444a      	add	r2, r9
 800a166:	1bdb      	subs	r3, r3, r7
 800a168:	7561      	strb	r1, [r4, #21]
 800a16a:	60a2      	str	r2, [r4, #8]
 800a16c:	6123      	str	r3, [r4, #16]
 800a16e:	f080 0001 	eor.w	r0, r0, #1
 800a172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a176:	2104      	movs	r1, #4
 800a178:	4620      	mov	r0, r4
 800a17a:	f000 fed1 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a17e:	2800      	cmp	r0, #0
 800a180:	d0c5      	beq.n	800a10e <ucdr_deserialize_uint32_t+0x52>
 800a182:	7d23      	ldrb	r3, [r4, #20]
 800a184:	68a2      	ldr	r2, [r4, #8]
 800a186:	2b01      	cmp	r3, #1
 800a188:	d017      	beq.n	800a1ba <ucdr_deserialize_uint32_t+0xfe>
 800a18a:	78d3      	ldrb	r3, [r2, #3]
 800a18c:	e7ad      	b.n	800a0ea <ucdr_deserialize_uint32_t+0x2e>
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	602b      	str	r3, [r5, #0]
 800a192:	e7b4      	b.n	800a0fe <ucdr_deserialize_uint32_t+0x42>
 800a194:	68a2      	ldr	r2, [r4, #8]
 800a196:	6923      	ldr	r3, [r4, #16]
 800a198:	7da0      	ldrb	r0, [r4, #22]
 800a19a:	f884 8015 	strb.w	r8, [r4, #21]
 800a19e:	1bd2      	subs	r2, r2, r7
 800a1a0:	1bdb      	subs	r3, r3, r7
 800a1a2:	60a2      	str	r2, [r4, #8]
 800a1a4:	6123      	str	r3, [r4, #16]
 800a1a6:	f080 0001 	eor.w	r0, r0, #1
 800a1aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1ae:	68a3      	ldr	r3, [r4, #8]
 800a1b0:	785b      	ldrb	r3, [r3, #1]
 800a1b2:	70ab      	strb	r3, [r5, #2]
 800a1b4:	3503      	adds	r5, #3
 800a1b6:	68a6      	ldr	r6, [r4, #8]
 800a1b8:	e7cd      	b.n	800a156 <ucdr_deserialize_uint32_t+0x9a>
 800a1ba:	6813      	ldr	r3, [r2, #0]
 800a1bc:	602b      	str	r3, [r5, #0]
 800a1be:	e79e      	b.n	800a0fe <ucdr_deserialize_uint32_t+0x42>
 800a1c0:	4631      	mov	r1, r6
 800a1c2:	463a      	mov	r2, r7
 800a1c4:	4628      	mov	r0, r5
 800a1c6:	f00f fd78 	bl	8019cba <memcpy>
 800a1ca:	68a1      	ldr	r1, [r4, #8]
 800a1cc:	464a      	mov	r2, r9
 800a1ce:	19e8      	adds	r0, r5, r7
 800a1d0:	f00f fd73 	bl	8019cba <memcpy>
 800a1d4:	e7c1      	b.n	800a15a <ucdr_deserialize_uint32_t+0x9e>
 800a1d6:	bf00      	nop

0800a1d8 <ucdr_deserialize_endian_uint32_t>:
 800a1d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1dc:	460e      	mov	r6, r1
 800a1de:	2104      	movs	r1, #4
 800a1e0:	4604      	mov	r4, r0
 800a1e2:	4615      	mov	r5, r2
 800a1e4:	f000 fef0 	bl	800afc8 <ucdr_buffer_alignment>
 800a1e8:	4601      	mov	r1, r0
 800a1ea:	4620      	mov	r0, r4
 800a1ec:	f894 9015 	ldrb.w	r9, [r4, #21]
 800a1f0:	f000 ff2e 	bl	800b050 <ucdr_advance_buffer>
 800a1f4:	2104      	movs	r1, #4
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	f000 fe86 	bl	800af08 <ucdr_check_buffer_available_for>
 800a1fc:	2800      	cmp	r0, #0
 800a1fe:	d137      	bne.n	800a270 <ucdr_deserialize_endian_uint32_t+0x98>
 800a200:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 800a204:	42bb      	cmp	r3, r7
 800a206:	d92e      	bls.n	800a266 <ucdr_deserialize_endian_uint32_t+0x8e>
 800a208:	eba3 0807 	sub.w	r8, r3, r7
 800a20c:	60a3      	str	r3, [r4, #8]
 800a20e:	6923      	ldr	r3, [r4, #16]
 800a210:	f1c8 0a04 	rsb	sl, r8, #4
 800a214:	4443      	add	r3, r8
 800a216:	6123      	str	r3, [r4, #16]
 800a218:	4651      	mov	r1, sl
 800a21a:	4620      	mov	r0, r4
 800a21c:	f000 fe80 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a220:	2800      	cmp	r0, #0
 800a222:	d043      	beq.n	800a2ac <ucdr_deserialize_endian_uint32_t+0xd4>
 800a224:	2e01      	cmp	r6, #1
 800a226:	d056      	beq.n	800a2d6 <ucdr_deserialize_endian_uint32_t+0xfe>
 800a228:	78fb      	ldrb	r3, [r7, #3]
 800a22a:	702b      	strb	r3, [r5, #0]
 800a22c:	78bb      	ldrb	r3, [r7, #2]
 800a22e:	706b      	strb	r3, [r5, #1]
 800a230:	f1b8 0f01 	cmp.w	r8, #1
 800a234:	d049      	beq.n	800a2ca <ucdr_deserialize_endian_uint32_t+0xf2>
 800a236:	787b      	ldrb	r3, [r7, #1]
 800a238:	70ab      	strb	r3, [r5, #2]
 800a23a:	f1b8 0f02 	cmp.w	r8, #2
 800a23e:	f105 0503 	add.w	r5, r5, #3
 800a242:	d046      	beq.n	800a2d2 <ucdr_deserialize_endian_uint32_t+0xfa>
 800a244:	783b      	ldrb	r3, [r7, #0]
 800a246:	702b      	strb	r3, [r5, #0]
 800a248:	6923      	ldr	r3, [r4, #16]
 800a24a:	68a2      	ldr	r2, [r4, #8]
 800a24c:	7da0      	ldrb	r0, [r4, #22]
 800a24e:	2104      	movs	r1, #4
 800a250:	3304      	adds	r3, #4
 800a252:	4452      	add	r2, sl
 800a254:	eba3 0308 	sub.w	r3, r3, r8
 800a258:	7561      	strb	r1, [r4, #21]
 800a25a:	60a2      	str	r2, [r4, #8]
 800a25c:	6123      	str	r3, [r4, #16]
 800a25e:	f080 0001 	eor.w	r0, r0, #1
 800a262:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a266:	2104      	movs	r1, #4
 800a268:	4620      	mov	r0, r4
 800a26a:	f000 fe59 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a26e:	b1a8      	cbz	r0, 800a29c <ucdr_deserialize_endian_uint32_t+0xc4>
 800a270:	2e01      	cmp	r6, #1
 800a272:	68a3      	ldr	r3, [r4, #8]
 800a274:	d017      	beq.n	800a2a6 <ucdr_deserialize_endian_uint32_t+0xce>
 800a276:	78db      	ldrb	r3, [r3, #3]
 800a278:	702b      	strb	r3, [r5, #0]
 800a27a:	68a3      	ldr	r3, [r4, #8]
 800a27c:	789b      	ldrb	r3, [r3, #2]
 800a27e:	706b      	strb	r3, [r5, #1]
 800a280:	68a3      	ldr	r3, [r4, #8]
 800a282:	785b      	ldrb	r3, [r3, #1]
 800a284:	70ab      	strb	r3, [r5, #2]
 800a286:	68a3      	ldr	r3, [r4, #8]
 800a288:	781b      	ldrb	r3, [r3, #0]
 800a28a:	70eb      	strb	r3, [r5, #3]
 800a28c:	68a2      	ldr	r2, [r4, #8]
 800a28e:	6923      	ldr	r3, [r4, #16]
 800a290:	3204      	adds	r2, #4
 800a292:	3304      	adds	r3, #4
 800a294:	2104      	movs	r1, #4
 800a296:	60a2      	str	r2, [r4, #8]
 800a298:	6123      	str	r3, [r4, #16]
 800a29a:	7561      	strb	r1, [r4, #21]
 800a29c:	7da0      	ldrb	r0, [r4, #22]
 800a29e:	f080 0001 	eor.w	r0, r0, #1
 800a2a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	602b      	str	r3, [r5, #0]
 800a2aa:	e7ef      	b.n	800a28c <ucdr_deserialize_endian_uint32_t+0xb4>
 800a2ac:	68a2      	ldr	r2, [r4, #8]
 800a2ae:	6923      	ldr	r3, [r4, #16]
 800a2b0:	7da0      	ldrb	r0, [r4, #22]
 800a2b2:	f884 9015 	strb.w	r9, [r4, #21]
 800a2b6:	eba2 0208 	sub.w	r2, r2, r8
 800a2ba:	eba3 0308 	sub.w	r3, r3, r8
 800a2be:	60a2      	str	r2, [r4, #8]
 800a2c0:	6123      	str	r3, [r4, #16]
 800a2c2:	f080 0001 	eor.w	r0, r0, #1
 800a2c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2ca:	68a3      	ldr	r3, [r4, #8]
 800a2cc:	785b      	ldrb	r3, [r3, #1]
 800a2ce:	70ab      	strb	r3, [r5, #2]
 800a2d0:	3503      	adds	r5, #3
 800a2d2:	68a7      	ldr	r7, [r4, #8]
 800a2d4:	e7b6      	b.n	800a244 <ucdr_deserialize_endian_uint32_t+0x6c>
 800a2d6:	4639      	mov	r1, r7
 800a2d8:	4642      	mov	r2, r8
 800a2da:	4628      	mov	r0, r5
 800a2dc:	f00f fced 	bl	8019cba <memcpy>
 800a2e0:	68a1      	ldr	r1, [r4, #8]
 800a2e2:	4652      	mov	r2, sl
 800a2e4:	eb05 0008 	add.w	r0, r5, r8
 800a2e8:	f00f fce7 	bl	8019cba <memcpy>
 800a2ec:	e7ac      	b.n	800a248 <ucdr_deserialize_endian_uint32_t+0x70>
 800a2ee:	bf00      	nop

0800a2f0 <ucdr_serialize_uint64_t>:
 800a2f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2f4:	2108      	movs	r1, #8
 800a2f6:	b082      	sub	sp, #8
 800a2f8:	4604      	mov	r4, r0
 800a2fa:	e9cd 2300 	strd	r2, r3, [sp]
 800a2fe:	f000 fe63 	bl	800afc8 <ucdr_buffer_alignment>
 800a302:	4601      	mov	r1, r0
 800a304:	4620      	mov	r0, r4
 800a306:	7d67      	ldrb	r7, [r4, #21]
 800a308:	f000 fea2 	bl	800b050 <ucdr_advance_buffer>
 800a30c:	2108      	movs	r1, #8
 800a30e:	4620      	mov	r0, r4
 800a310:	f000 fdfa 	bl	800af08 <ucdr_check_buffer_available_for>
 800a314:	2800      	cmp	r0, #0
 800a316:	d14d      	bne.n	800a3b4 <ucdr_serialize_uint64_t+0xc4>
 800a318:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a31c:	42ab      	cmp	r3, r5
 800a31e:	d944      	bls.n	800a3aa <ucdr_serialize_uint64_t+0xba>
 800a320:	1b5e      	subs	r6, r3, r5
 800a322:	60a3      	str	r3, [r4, #8]
 800a324:	6923      	ldr	r3, [r4, #16]
 800a326:	f1c6 0808 	rsb	r8, r6, #8
 800a32a:	4433      	add	r3, r6
 800a32c:	6123      	str	r3, [r4, #16]
 800a32e:	4641      	mov	r1, r8
 800a330:	4620      	mov	r0, r4
 800a332:	f000 fdf5 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a336:	2800      	cmp	r0, #0
 800a338:	d072      	beq.n	800a420 <ucdr_serialize_uint64_t+0x130>
 800a33a:	7d23      	ldrb	r3, [r4, #20]
 800a33c:	2b01      	cmp	r3, #1
 800a33e:	f000 8092 	beq.w	800a466 <ucdr_serialize_uint64_t+0x176>
 800a342:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a346:	702b      	strb	r3, [r5, #0]
 800a348:	2e01      	cmp	r6, #1
 800a34a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a34e:	706b      	strb	r3, [r5, #1]
 800a350:	d073      	beq.n	800a43a <ucdr_serialize_uint64_t+0x14a>
 800a352:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a356:	70ab      	strb	r3, [r5, #2]
 800a358:	2e02      	cmp	r6, #2
 800a35a:	d072      	beq.n	800a442 <ucdr_serialize_uint64_t+0x152>
 800a35c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a360:	70eb      	strb	r3, [r5, #3]
 800a362:	2e03      	cmp	r6, #3
 800a364:	d071      	beq.n	800a44a <ucdr_serialize_uint64_t+0x15a>
 800a366:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a36a:	712b      	strb	r3, [r5, #4]
 800a36c:	2e04      	cmp	r6, #4
 800a36e:	d070      	beq.n	800a452 <ucdr_serialize_uint64_t+0x162>
 800a370:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800a374:	716b      	strb	r3, [r5, #5]
 800a376:	2e05      	cmp	r6, #5
 800a378:	d06f      	beq.n	800a45a <ucdr_serialize_uint64_t+0x16a>
 800a37a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800a37e:	71ab      	strb	r3, [r5, #6]
 800a380:	2e06      	cmp	r6, #6
 800a382:	d06e      	beq.n	800a462 <ucdr_serialize_uint64_t+0x172>
 800a384:	3507      	adds	r5, #7
 800a386:	f89d 3000 	ldrb.w	r3, [sp]
 800a38a:	702b      	strb	r3, [r5, #0]
 800a38c:	6923      	ldr	r3, [r4, #16]
 800a38e:	68a2      	ldr	r2, [r4, #8]
 800a390:	7da0      	ldrb	r0, [r4, #22]
 800a392:	3308      	adds	r3, #8
 800a394:	4442      	add	r2, r8
 800a396:	1b9b      	subs	r3, r3, r6
 800a398:	2108      	movs	r1, #8
 800a39a:	f080 0001 	eor.w	r0, r0, #1
 800a39e:	60a2      	str	r2, [r4, #8]
 800a3a0:	6123      	str	r3, [r4, #16]
 800a3a2:	7561      	strb	r1, [r4, #21]
 800a3a4:	b002      	add	sp, #8
 800a3a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3aa:	2108      	movs	r1, #8
 800a3ac:	4620      	mov	r0, r4
 800a3ae:	f000 fdb7 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a3b2:	b350      	cbz	r0, 800a40a <ucdr_serialize_uint64_t+0x11a>
 800a3b4:	7d22      	ldrb	r2, [r4, #20]
 800a3b6:	68a3      	ldr	r3, [r4, #8]
 800a3b8:	2a01      	cmp	r2, #1
 800a3ba:	d02c      	beq.n	800a416 <ucdr_serialize_uint64_t+0x126>
 800a3bc:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a3c0:	701a      	strb	r2, [r3, #0]
 800a3c2:	68a3      	ldr	r3, [r4, #8]
 800a3c4:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a3c8:	705a      	strb	r2, [r3, #1]
 800a3ca:	68a3      	ldr	r3, [r4, #8]
 800a3cc:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a3d0:	709a      	strb	r2, [r3, #2]
 800a3d2:	68a3      	ldr	r3, [r4, #8]
 800a3d4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a3d8:	70da      	strb	r2, [r3, #3]
 800a3da:	68a3      	ldr	r3, [r4, #8]
 800a3dc:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a3e0:	711a      	strb	r2, [r3, #4]
 800a3e2:	68a3      	ldr	r3, [r4, #8]
 800a3e4:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800a3e8:	715a      	strb	r2, [r3, #5]
 800a3ea:	68a3      	ldr	r3, [r4, #8]
 800a3ec:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800a3f0:	719a      	strb	r2, [r3, #6]
 800a3f2:	68a3      	ldr	r3, [r4, #8]
 800a3f4:	f89d 2000 	ldrb.w	r2, [sp]
 800a3f8:	71da      	strb	r2, [r3, #7]
 800a3fa:	68a2      	ldr	r2, [r4, #8]
 800a3fc:	6923      	ldr	r3, [r4, #16]
 800a3fe:	3208      	adds	r2, #8
 800a400:	3308      	adds	r3, #8
 800a402:	2108      	movs	r1, #8
 800a404:	60a2      	str	r2, [r4, #8]
 800a406:	6123      	str	r3, [r4, #16]
 800a408:	7561      	strb	r1, [r4, #21]
 800a40a:	7da0      	ldrb	r0, [r4, #22]
 800a40c:	f080 0001 	eor.w	r0, r0, #1
 800a410:	b002      	add	sp, #8
 800a412:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a416:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a41a:	6019      	str	r1, [r3, #0]
 800a41c:	605a      	str	r2, [r3, #4]
 800a41e:	e7ec      	b.n	800a3fa <ucdr_serialize_uint64_t+0x10a>
 800a420:	68a2      	ldr	r2, [r4, #8]
 800a422:	6923      	ldr	r3, [r4, #16]
 800a424:	7da0      	ldrb	r0, [r4, #22]
 800a426:	7567      	strb	r7, [r4, #21]
 800a428:	1b92      	subs	r2, r2, r6
 800a42a:	1b9b      	subs	r3, r3, r6
 800a42c:	f080 0001 	eor.w	r0, r0, #1
 800a430:	60a2      	str	r2, [r4, #8]
 800a432:	6123      	str	r3, [r4, #16]
 800a434:	b002      	add	sp, #8
 800a436:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a43a:	68a3      	ldr	r3, [r4, #8]
 800a43c:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a440:	701a      	strb	r2, [r3, #0]
 800a442:	68a3      	ldr	r3, [r4, #8]
 800a444:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a448:	701a      	strb	r2, [r3, #0]
 800a44a:	68a3      	ldr	r3, [r4, #8]
 800a44c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a450:	701a      	strb	r2, [r3, #0]
 800a452:	68a3      	ldr	r3, [r4, #8]
 800a454:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800a458:	701a      	strb	r2, [r3, #0]
 800a45a:	68a3      	ldr	r3, [r4, #8]
 800a45c:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800a460:	701a      	strb	r2, [r3, #0]
 800a462:	68a5      	ldr	r5, [r4, #8]
 800a464:	e78f      	b.n	800a386 <ucdr_serialize_uint64_t+0x96>
 800a466:	4628      	mov	r0, r5
 800a468:	466d      	mov	r5, sp
 800a46a:	4632      	mov	r2, r6
 800a46c:	4629      	mov	r1, r5
 800a46e:	f00f fc24 	bl	8019cba <memcpy>
 800a472:	68a0      	ldr	r0, [r4, #8]
 800a474:	4642      	mov	r2, r8
 800a476:	19a9      	adds	r1, r5, r6
 800a478:	f00f fc1f 	bl	8019cba <memcpy>
 800a47c:	e786      	b.n	800a38c <ucdr_serialize_uint64_t+0x9c>
 800a47e:	bf00      	nop

0800a480 <ucdr_serialize_int16_t>:
 800a480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a484:	b082      	sub	sp, #8
 800a486:	460b      	mov	r3, r1
 800a488:	2102      	movs	r1, #2
 800a48a:	4604      	mov	r4, r0
 800a48c:	f8ad 3006 	strh.w	r3, [sp, #6]
 800a490:	f000 fd9a 	bl	800afc8 <ucdr_buffer_alignment>
 800a494:	4601      	mov	r1, r0
 800a496:	4620      	mov	r0, r4
 800a498:	7d67      	ldrb	r7, [r4, #21]
 800a49a:	f000 fdd9 	bl	800b050 <ucdr_advance_buffer>
 800a49e:	2102      	movs	r1, #2
 800a4a0:	4620      	mov	r0, r4
 800a4a2:	f000 fd31 	bl	800af08 <ucdr_check_buffer_available_for>
 800a4a6:	b1c0      	cbz	r0, 800a4da <ucdr_serialize_int16_t+0x5a>
 800a4a8:	7d22      	ldrb	r2, [r4, #20]
 800a4aa:	68a3      	ldr	r3, [r4, #8]
 800a4ac:	2a01      	cmp	r2, #1
 800a4ae:	d04e      	beq.n	800a54e <ucdr_serialize_int16_t+0xce>
 800a4b0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a4b4:	701a      	strb	r2, [r3, #0]
 800a4b6:	68a3      	ldr	r3, [r4, #8]
 800a4b8:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a4bc:	705a      	strb	r2, [r3, #1]
 800a4be:	68a2      	ldr	r2, [r4, #8]
 800a4c0:	6923      	ldr	r3, [r4, #16]
 800a4c2:	3202      	adds	r2, #2
 800a4c4:	3302      	adds	r3, #2
 800a4c6:	2102      	movs	r1, #2
 800a4c8:	60a2      	str	r2, [r4, #8]
 800a4ca:	6123      	str	r3, [r4, #16]
 800a4cc:	7561      	strb	r1, [r4, #21]
 800a4ce:	7da0      	ldrb	r0, [r4, #22]
 800a4d0:	f080 0001 	eor.w	r0, r0, #1
 800a4d4:	b002      	add	sp, #8
 800a4d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4da:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a4de:	42ab      	cmp	r3, r5
 800a4e0:	d923      	bls.n	800a52a <ucdr_serialize_int16_t+0xaa>
 800a4e2:	1b5e      	subs	r6, r3, r5
 800a4e4:	60a3      	str	r3, [r4, #8]
 800a4e6:	6923      	ldr	r3, [r4, #16]
 800a4e8:	f1c6 0802 	rsb	r8, r6, #2
 800a4ec:	4433      	add	r3, r6
 800a4ee:	6123      	str	r3, [r4, #16]
 800a4f0:	4641      	mov	r1, r8
 800a4f2:	4620      	mov	r0, r4
 800a4f4:	f000 fd14 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a4f8:	b368      	cbz	r0, 800a556 <ucdr_serialize_int16_t+0xd6>
 800a4fa:	7d23      	ldrb	r3, [r4, #20]
 800a4fc:	2b01      	cmp	r3, #1
 800a4fe:	d03b      	beq.n	800a578 <ucdr_serialize_int16_t+0xf8>
 800a500:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a504:	702b      	strb	r3, [r5, #0]
 800a506:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a50a:	706b      	strb	r3, [r5, #1]
 800a50c:	6923      	ldr	r3, [r4, #16]
 800a50e:	68a2      	ldr	r2, [r4, #8]
 800a510:	7da0      	ldrb	r0, [r4, #22]
 800a512:	3302      	adds	r3, #2
 800a514:	4442      	add	r2, r8
 800a516:	1b9b      	subs	r3, r3, r6
 800a518:	2102      	movs	r1, #2
 800a51a:	f080 0001 	eor.w	r0, r0, #1
 800a51e:	60a2      	str	r2, [r4, #8]
 800a520:	6123      	str	r3, [r4, #16]
 800a522:	7561      	strb	r1, [r4, #21]
 800a524:	b002      	add	sp, #8
 800a526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a52a:	2102      	movs	r1, #2
 800a52c:	4620      	mov	r0, r4
 800a52e:	f000 fcf7 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a532:	2800      	cmp	r0, #0
 800a534:	d0cb      	beq.n	800a4ce <ucdr_serialize_int16_t+0x4e>
 800a536:	7d23      	ldrb	r3, [r4, #20]
 800a538:	68a2      	ldr	r2, [r4, #8]
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d018      	beq.n	800a570 <ucdr_serialize_int16_t+0xf0>
 800a53e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a542:	7013      	strb	r3, [r2, #0]
 800a544:	68a3      	ldr	r3, [r4, #8]
 800a546:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a54a:	705a      	strb	r2, [r3, #1]
 800a54c:	e7b7      	b.n	800a4be <ucdr_serialize_int16_t+0x3e>
 800a54e:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800a552:	801a      	strh	r2, [r3, #0]
 800a554:	e7b3      	b.n	800a4be <ucdr_serialize_int16_t+0x3e>
 800a556:	68a2      	ldr	r2, [r4, #8]
 800a558:	6923      	ldr	r3, [r4, #16]
 800a55a:	7da0      	ldrb	r0, [r4, #22]
 800a55c:	7567      	strb	r7, [r4, #21]
 800a55e:	1b92      	subs	r2, r2, r6
 800a560:	1b9b      	subs	r3, r3, r6
 800a562:	f080 0001 	eor.w	r0, r0, #1
 800a566:	60a2      	str	r2, [r4, #8]
 800a568:	6123      	str	r3, [r4, #16]
 800a56a:	b002      	add	sp, #8
 800a56c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a570:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800a574:	8013      	strh	r3, [r2, #0]
 800a576:	e7a2      	b.n	800a4be <ucdr_serialize_int16_t+0x3e>
 800a578:	4628      	mov	r0, r5
 800a57a:	f10d 0506 	add.w	r5, sp, #6
 800a57e:	4632      	mov	r2, r6
 800a580:	4629      	mov	r1, r5
 800a582:	f00f fb9a 	bl	8019cba <memcpy>
 800a586:	68a0      	ldr	r0, [r4, #8]
 800a588:	4642      	mov	r2, r8
 800a58a:	19a9      	adds	r1, r5, r6
 800a58c:	f00f fb95 	bl	8019cba <memcpy>
 800a590:	e7bc      	b.n	800a50c <ucdr_serialize_int16_t+0x8c>
 800a592:	bf00      	nop

0800a594 <ucdr_deserialize_int16_t>:
 800a594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a598:	460d      	mov	r5, r1
 800a59a:	2102      	movs	r1, #2
 800a59c:	4604      	mov	r4, r0
 800a59e:	f000 fd13 	bl	800afc8 <ucdr_buffer_alignment>
 800a5a2:	4601      	mov	r1, r0
 800a5a4:	4620      	mov	r0, r4
 800a5a6:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a5aa:	f000 fd51 	bl	800b050 <ucdr_advance_buffer>
 800a5ae:	2102      	movs	r1, #2
 800a5b0:	4620      	mov	r0, r4
 800a5b2:	f000 fca9 	bl	800af08 <ucdr_check_buffer_available_for>
 800a5b6:	b1a8      	cbz	r0, 800a5e4 <ucdr_deserialize_int16_t+0x50>
 800a5b8:	7d22      	ldrb	r2, [r4, #20]
 800a5ba:	68a3      	ldr	r3, [r4, #8]
 800a5bc:	2a01      	cmp	r2, #1
 800a5be:	d046      	beq.n	800a64e <ucdr_deserialize_int16_t+0xba>
 800a5c0:	785b      	ldrb	r3, [r3, #1]
 800a5c2:	702b      	strb	r3, [r5, #0]
 800a5c4:	68a3      	ldr	r3, [r4, #8]
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	706b      	strb	r3, [r5, #1]
 800a5ca:	68a2      	ldr	r2, [r4, #8]
 800a5cc:	6923      	ldr	r3, [r4, #16]
 800a5ce:	3202      	adds	r2, #2
 800a5d0:	3302      	adds	r3, #2
 800a5d2:	2102      	movs	r1, #2
 800a5d4:	60a2      	str	r2, [r4, #8]
 800a5d6:	6123      	str	r3, [r4, #16]
 800a5d8:	7561      	strb	r1, [r4, #21]
 800a5da:	7da0      	ldrb	r0, [r4, #22]
 800a5dc:	f080 0001 	eor.w	r0, r0, #1
 800a5e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5e4:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800a5e8:	42be      	cmp	r6, r7
 800a5ea:	d920      	bls.n	800a62e <ucdr_deserialize_int16_t+0x9a>
 800a5ec:	6923      	ldr	r3, [r4, #16]
 800a5ee:	60a6      	str	r6, [r4, #8]
 800a5f0:	1bf6      	subs	r6, r6, r7
 800a5f2:	4433      	add	r3, r6
 800a5f4:	f1c6 0902 	rsb	r9, r6, #2
 800a5f8:	6123      	str	r3, [r4, #16]
 800a5fa:	4649      	mov	r1, r9
 800a5fc:	4620      	mov	r0, r4
 800a5fe:	f000 fc8f 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a602:	b338      	cbz	r0, 800a654 <ucdr_deserialize_int16_t+0xc0>
 800a604:	7d23      	ldrb	r3, [r4, #20]
 800a606:	2b01      	cmp	r3, #1
 800a608:	d034      	beq.n	800a674 <ucdr_deserialize_int16_t+0xe0>
 800a60a:	787b      	ldrb	r3, [r7, #1]
 800a60c:	702b      	strb	r3, [r5, #0]
 800a60e:	783b      	ldrb	r3, [r7, #0]
 800a610:	706b      	strb	r3, [r5, #1]
 800a612:	6923      	ldr	r3, [r4, #16]
 800a614:	68a2      	ldr	r2, [r4, #8]
 800a616:	7da0      	ldrb	r0, [r4, #22]
 800a618:	2102      	movs	r1, #2
 800a61a:	3302      	adds	r3, #2
 800a61c:	444a      	add	r2, r9
 800a61e:	1b9b      	subs	r3, r3, r6
 800a620:	7561      	strb	r1, [r4, #21]
 800a622:	60a2      	str	r2, [r4, #8]
 800a624:	6123      	str	r3, [r4, #16]
 800a626:	f080 0001 	eor.w	r0, r0, #1
 800a62a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a62e:	2102      	movs	r1, #2
 800a630:	4620      	mov	r0, r4
 800a632:	f000 fc75 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a636:	2800      	cmp	r0, #0
 800a638:	d0cf      	beq.n	800a5da <ucdr_deserialize_int16_t+0x46>
 800a63a:	7d23      	ldrb	r3, [r4, #20]
 800a63c:	68a2      	ldr	r2, [r4, #8]
 800a63e:	2b01      	cmp	r3, #1
 800a640:	d015      	beq.n	800a66e <ucdr_deserialize_int16_t+0xda>
 800a642:	7853      	ldrb	r3, [r2, #1]
 800a644:	702b      	strb	r3, [r5, #0]
 800a646:	68a3      	ldr	r3, [r4, #8]
 800a648:	781b      	ldrb	r3, [r3, #0]
 800a64a:	706b      	strb	r3, [r5, #1]
 800a64c:	e7bd      	b.n	800a5ca <ucdr_deserialize_int16_t+0x36>
 800a64e:	881b      	ldrh	r3, [r3, #0]
 800a650:	802b      	strh	r3, [r5, #0]
 800a652:	e7ba      	b.n	800a5ca <ucdr_deserialize_int16_t+0x36>
 800a654:	68a2      	ldr	r2, [r4, #8]
 800a656:	6923      	ldr	r3, [r4, #16]
 800a658:	7da0      	ldrb	r0, [r4, #22]
 800a65a:	f884 8015 	strb.w	r8, [r4, #21]
 800a65e:	1b92      	subs	r2, r2, r6
 800a660:	1b9b      	subs	r3, r3, r6
 800a662:	60a2      	str	r2, [r4, #8]
 800a664:	6123      	str	r3, [r4, #16]
 800a666:	f080 0001 	eor.w	r0, r0, #1
 800a66a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a66e:	8813      	ldrh	r3, [r2, #0]
 800a670:	802b      	strh	r3, [r5, #0]
 800a672:	e7aa      	b.n	800a5ca <ucdr_deserialize_int16_t+0x36>
 800a674:	4639      	mov	r1, r7
 800a676:	4632      	mov	r2, r6
 800a678:	4628      	mov	r0, r5
 800a67a:	f00f fb1e 	bl	8019cba <memcpy>
 800a67e:	68a1      	ldr	r1, [r4, #8]
 800a680:	464a      	mov	r2, r9
 800a682:	19a8      	adds	r0, r5, r6
 800a684:	f00f fb19 	bl	8019cba <memcpy>
 800a688:	e7c3      	b.n	800a612 <ucdr_deserialize_int16_t+0x7e>
 800a68a:	bf00      	nop

0800a68c <ucdr_serialize_int32_t>:
 800a68c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a690:	b082      	sub	sp, #8
 800a692:	4604      	mov	r4, r0
 800a694:	9101      	str	r1, [sp, #4]
 800a696:	2104      	movs	r1, #4
 800a698:	f000 fc96 	bl	800afc8 <ucdr_buffer_alignment>
 800a69c:	4601      	mov	r1, r0
 800a69e:	4620      	mov	r0, r4
 800a6a0:	7d67      	ldrb	r7, [r4, #21]
 800a6a2:	f000 fcd5 	bl	800b050 <ucdr_advance_buffer>
 800a6a6:	2104      	movs	r1, #4
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f000 fc2d 	bl	800af08 <ucdr_check_buffer_available_for>
 800a6ae:	b300      	cbz	r0, 800a6f2 <ucdr_serialize_int32_t+0x66>
 800a6b0:	7d22      	ldrb	r2, [r4, #20]
 800a6b2:	68a3      	ldr	r3, [r4, #8]
 800a6b4:	2a01      	cmp	r2, #1
 800a6b6:	d05d      	beq.n	800a774 <ucdr_serialize_int32_t+0xe8>
 800a6b8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a6bc:	701a      	strb	r2, [r3, #0]
 800a6be:	68a3      	ldr	r3, [r4, #8]
 800a6c0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a6c4:	705a      	strb	r2, [r3, #1]
 800a6c6:	68a3      	ldr	r3, [r4, #8]
 800a6c8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a6cc:	709a      	strb	r2, [r3, #2]
 800a6ce:	68a3      	ldr	r3, [r4, #8]
 800a6d0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a6d4:	70da      	strb	r2, [r3, #3]
 800a6d6:	68a2      	ldr	r2, [r4, #8]
 800a6d8:	6923      	ldr	r3, [r4, #16]
 800a6da:	3204      	adds	r2, #4
 800a6dc:	3304      	adds	r3, #4
 800a6de:	2104      	movs	r1, #4
 800a6e0:	60a2      	str	r2, [r4, #8]
 800a6e2:	6123      	str	r3, [r4, #16]
 800a6e4:	7561      	strb	r1, [r4, #21]
 800a6e6:	7da0      	ldrb	r0, [r4, #22]
 800a6e8:	f080 0001 	eor.w	r0, r0, #1
 800a6ec:	b002      	add	sp, #8
 800a6ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6f2:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a6f6:	42ab      	cmp	r3, r5
 800a6f8:	d92e      	bls.n	800a758 <ucdr_serialize_int32_t+0xcc>
 800a6fa:	1b5e      	subs	r6, r3, r5
 800a6fc:	60a3      	str	r3, [r4, #8]
 800a6fe:	6923      	ldr	r3, [r4, #16]
 800a700:	f1c6 0804 	rsb	r8, r6, #4
 800a704:	4433      	add	r3, r6
 800a706:	6123      	str	r3, [r4, #16]
 800a708:	4641      	mov	r1, r8
 800a70a:	4620      	mov	r0, r4
 800a70c:	f000 fc08 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a710:	b398      	cbz	r0, 800a77a <ucdr_serialize_int32_t+0xee>
 800a712:	7d23      	ldrb	r3, [r4, #20]
 800a714:	2b01      	cmp	r3, #1
 800a716:	d046      	beq.n	800a7a6 <ucdr_serialize_int32_t+0x11a>
 800a718:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a71c:	702b      	strb	r3, [r5, #0]
 800a71e:	2e01      	cmp	r6, #1
 800a720:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a724:	706b      	strb	r3, [r5, #1]
 800a726:	d035      	beq.n	800a794 <ucdr_serialize_int32_t+0x108>
 800a728:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a72c:	70ab      	strb	r3, [r5, #2]
 800a72e:	2e02      	cmp	r6, #2
 800a730:	d034      	beq.n	800a79c <ucdr_serialize_int32_t+0x110>
 800a732:	3503      	adds	r5, #3
 800a734:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a738:	702b      	strb	r3, [r5, #0]
 800a73a:	6923      	ldr	r3, [r4, #16]
 800a73c:	68a2      	ldr	r2, [r4, #8]
 800a73e:	7da0      	ldrb	r0, [r4, #22]
 800a740:	3304      	adds	r3, #4
 800a742:	4442      	add	r2, r8
 800a744:	1b9b      	subs	r3, r3, r6
 800a746:	2104      	movs	r1, #4
 800a748:	f080 0001 	eor.w	r0, r0, #1
 800a74c:	60a2      	str	r2, [r4, #8]
 800a74e:	6123      	str	r3, [r4, #16]
 800a750:	7561      	strb	r1, [r4, #21]
 800a752:	b002      	add	sp, #8
 800a754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a758:	2104      	movs	r1, #4
 800a75a:	4620      	mov	r0, r4
 800a75c:	f000 fbe0 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a760:	2800      	cmp	r0, #0
 800a762:	d0c0      	beq.n	800a6e6 <ucdr_serialize_int32_t+0x5a>
 800a764:	7d23      	ldrb	r3, [r4, #20]
 800a766:	68a2      	ldr	r2, [r4, #8]
 800a768:	2b01      	cmp	r3, #1
 800a76a:	d019      	beq.n	800a7a0 <ucdr_serialize_int32_t+0x114>
 800a76c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a770:	7013      	strb	r3, [r2, #0]
 800a772:	e7a4      	b.n	800a6be <ucdr_serialize_int32_t+0x32>
 800a774:	9a01      	ldr	r2, [sp, #4]
 800a776:	601a      	str	r2, [r3, #0]
 800a778:	e7ad      	b.n	800a6d6 <ucdr_serialize_int32_t+0x4a>
 800a77a:	68a2      	ldr	r2, [r4, #8]
 800a77c:	6923      	ldr	r3, [r4, #16]
 800a77e:	7da0      	ldrb	r0, [r4, #22]
 800a780:	7567      	strb	r7, [r4, #21]
 800a782:	1b92      	subs	r2, r2, r6
 800a784:	1b9b      	subs	r3, r3, r6
 800a786:	f080 0001 	eor.w	r0, r0, #1
 800a78a:	60a2      	str	r2, [r4, #8]
 800a78c:	6123      	str	r3, [r4, #16]
 800a78e:	b002      	add	sp, #8
 800a790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a794:	68a3      	ldr	r3, [r4, #8]
 800a796:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a79a:	701a      	strb	r2, [r3, #0]
 800a79c:	68a5      	ldr	r5, [r4, #8]
 800a79e:	e7c9      	b.n	800a734 <ucdr_serialize_int32_t+0xa8>
 800a7a0:	9b01      	ldr	r3, [sp, #4]
 800a7a2:	6013      	str	r3, [r2, #0]
 800a7a4:	e797      	b.n	800a6d6 <ucdr_serialize_int32_t+0x4a>
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	ad01      	add	r5, sp, #4
 800a7aa:	4632      	mov	r2, r6
 800a7ac:	4629      	mov	r1, r5
 800a7ae:	f00f fa84 	bl	8019cba <memcpy>
 800a7b2:	68a0      	ldr	r0, [r4, #8]
 800a7b4:	4642      	mov	r2, r8
 800a7b6:	19a9      	adds	r1, r5, r6
 800a7b8:	f00f fa7f 	bl	8019cba <memcpy>
 800a7bc:	e7bd      	b.n	800a73a <ucdr_serialize_int32_t+0xae>
 800a7be:	bf00      	nop

0800a7c0 <ucdr_deserialize_int32_t>:
 800a7c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7c4:	460d      	mov	r5, r1
 800a7c6:	2104      	movs	r1, #4
 800a7c8:	4604      	mov	r4, r0
 800a7ca:	f000 fbfd 	bl	800afc8 <ucdr_buffer_alignment>
 800a7ce:	4601      	mov	r1, r0
 800a7d0:	4620      	mov	r0, r4
 800a7d2:	f894 8015 	ldrb.w	r8, [r4, #21]
 800a7d6:	f000 fc3b 	bl	800b050 <ucdr_advance_buffer>
 800a7da:	2104      	movs	r1, #4
 800a7dc:	4620      	mov	r0, r4
 800a7de:	f000 fb93 	bl	800af08 <ucdr_check_buffer_available_for>
 800a7e2:	b1d8      	cbz	r0, 800a81c <ucdr_deserialize_int32_t+0x5c>
 800a7e4:	7d22      	ldrb	r2, [r4, #20]
 800a7e6:	68a3      	ldr	r3, [r4, #8]
 800a7e8:	2a01      	cmp	r2, #1
 800a7ea:	d052      	beq.n	800a892 <ucdr_deserialize_int32_t+0xd2>
 800a7ec:	78db      	ldrb	r3, [r3, #3]
 800a7ee:	702b      	strb	r3, [r5, #0]
 800a7f0:	68a3      	ldr	r3, [r4, #8]
 800a7f2:	789b      	ldrb	r3, [r3, #2]
 800a7f4:	706b      	strb	r3, [r5, #1]
 800a7f6:	68a3      	ldr	r3, [r4, #8]
 800a7f8:	785b      	ldrb	r3, [r3, #1]
 800a7fa:	70ab      	strb	r3, [r5, #2]
 800a7fc:	68a3      	ldr	r3, [r4, #8]
 800a7fe:	781b      	ldrb	r3, [r3, #0]
 800a800:	70eb      	strb	r3, [r5, #3]
 800a802:	68a2      	ldr	r2, [r4, #8]
 800a804:	6923      	ldr	r3, [r4, #16]
 800a806:	3204      	adds	r2, #4
 800a808:	3304      	adds	r3, #4
 800a80a:	2104      	movs	r1, #4
 800a80c:	60a2      	str	r2, [r4, #8]
 800a80e:	6123      	str	r3, [r4, #16]
 800a810:	7561      	strb	r1, [r4, #21]
 800a812:	7da0      	ldrb	r0, [r4, #22]
 800a814:	f080 0001 	eor.w	r0, r0, #1
 800a818:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a81c:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 800a820:	42b7      	cmp	r7, r6
 800a822:	d92a      	bls.n	800a87a <ucdr_deserialize_int32_t+0xba>
 800a824:	6923      	ldr	r3, [r4, #16]
 800a826:	60a7      	str	r7, [r4, #8]
 800a828:	1bbf      	subs	r7, r7, r6
 800a82a:	443b      	add	r3, r7
 800a82c:	f1c7 0904 	rsb	r9, r7, #4
 800a830:	6123      	str	r3, [r4, #16]
 800a832:	4649      	mov	r1, r9
 800a834:	4620      	mov	r0, r4
 800a836:	f000 fb73 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a83a:	b368      	cbz	r0, 800a898 <ucdr_deserialize_int32_t+0xd8>
 800a83c:	7d23      	ldrb	r3, [r4, #20]
 800a83e:	2b01      	cmp	r3, #1
 800a840:	d040      	beq.n	800a8c4 <ucdr_deserialize_int32_t+0x104>
 800a842:	78f3      	ldrb	r3, [r6, #3]
 800a844:	702b      	strb	r3, [r5, #0]
 800a846:	78b3      	ldrb	r3, [r6, #2]
 800a848:	706b      	strb	r3, [r5, #1]
 800a84a:	2f01      	cmp	r7, #1
 800a84c:	d031      	beq.n	800a8b2 <ucdr_deserialize_int32_t+0xf2>
 800a84e:	7873      	ldrb	r3, [r6, #1]
 800a850:	70ab      	strb	r3, [r5, #2]
 800a852:	2f02      	cmp	r7, #2
 800a854:	f105 0503 	add.w	r5, r5, #3
 800a858:	d02f      	beq.n	800a8ba <ucdr_deserialize_int32_t+0xfa>
 800a85a:	7833      	ldrb	r3, [r6, #0]
 800a85c:	702b      	strb	r3, [r5, #0]
 800a85e:	6923      	ldr	r3, [r4, #16]
 800a860:	68a2      	ldr	r2, [r4, #8]
 800a862:	7da0      	ldrb	r0, [r4, #22]
 800a864:	2104      	movs	r1, #4
 800a866:	3304      	adds	r3, #4
 800a868:	444a      	add	r2, r9
 800a86a:	1bdb      	subs	r3, r3, r7
 800a86c:	7561      	strb	r1, [r4, #21]
 800a86e:	60a2      	str	r2, [r4, #8]
 800a870:	6123      	str	r3, [r4, #16]
 800a872:	f080 0001 	eor.w	r0, r0, #1
 800a876:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a87a:	2104      	movs	r1, #4
 800a87c:	4620      	mov	r0, r4
 800a87e:	f000 fb4f 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a882:	2800      	cmp	r0, #0
 800a884:	d0c5      	beq.n	800a812 <ucdr_deserialize_int32_t+0x52>
 800a886:	7d23      	ldrb	r3, [r4, #20]
 800a888:	68a2      	ldr	r2, [r4, #8]
 800a88a:	2b01      	cmp	r3, #1
 800a88c:	d017      	beq.n	800a8be <ucdr_deserialize_int32_t+0xfe>
 800a88e:	78d3      	ldrb	r3, [r2, #3]
 800a890:	e7ad      	b.n	800a7ee <ucdr_deserialize_int32_t+0x2e>
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	602b      	str	r3, [r5, #0]
 800a896:	e7b4      	b.n	800a802 <ucdr_deserialize_int32_t+0x42>
 800a898:	68a2      	ldr	r2, [r4, #8]
 800a89a:	6923      	ldr	r3, [r4, #16]
 800a89c:	7da0      	ldrb	r0, [r4, #22]
 800a89e:	f884 8015 	strb.w	r8, [r4, #21]
 800a8a2:	1bd2      	subs	r2, r2, r7
 800a8a4:	1bdb      	subs	r3, r3, r7
 800a8a6:	60a2      	str	r2, [r4, #8]
 800a8a8:	6123      	str	r3, [r4, #16]
 800a8aa:	f080 0001 	eor.w	r0, r0, #1
 800a8ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8b2:	68a3      	ldr	r3, [r4, #8]
 800a8b4:	785b      	ldrb	r3, [r3, #1]
 800a8b6:	70ab      	strb	r3, [r5, #2]
 800a8b8:	3503      	adds	r5, #3
 800a8ba:	68a6      	ldr	r6, [r4, #8]
 800a8bc:	e7cd      	b.n	800a85a <ucdr_deserialize_int32_t+0x9a>
 800a8be:	6813      	ldr	r3, [r2, #0]
 800a8c0:	602b      	str	r3, [r5, #0]
 800a8c2:	e79e      	b.n	800a802 <ucdr_deserialize_int32_t+0x42>
 800a8c4:	4631      	mov	r1, r6
 800a8c6:	463a      	mov	r2, r7
 800a8c8:	4628      	mov	r0, r5
 800a8ca:	f00f f9f6 	bl	8019cba <memcpy>
 800a8ce:	68a1      	ldr	r1, [r4, #8]
 800a8d0:	464a      	mov	r2, r9
 800a8d2:	19e8      	adds	r0, r5, r7
 800a8d4:	f00f f9f1 	bl	8019cba <memcpy>
 800a8d8:	e7c1      	b.n	800a85e <ucdr_deserialize_int32_t+0x9e>
 800a8da:	bf00      	nop

0800a8dc <ucdr_serialize_double>:
 800a8dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8e0:	2108      	movs	r1, #8
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	4604      	mov	r4, r0
 800a8e6:	ed8d 0b00 	vstr	d0, [sp]
 800a8ea:	f000 fb6d 	bl	800afc8 <ucdr_buffer_alignment>
 800a8ee:	4601      	mov	r1, r0
 800a8f0:	4620      	mov	r0, r4
 800a8f2:	7d67      	ldrb	r7, [r4, #21]
 800a8f4:	f000 fbac 	bl	800b050 <ucdr_advance_buffer>
 800a8f8:	2108      	movs	r1, #8
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	f000 fb04 	bl	800af08 <ucdr_check_buffer_available_for>
 800a900:	2800      	cmp	r0, #0
 800a902:	d14d      	bne.n	800a9a0 <ucdr_serialize_double+0xc4>
 800a904:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 800a908:	42ab      	cmp	r3, r5
 800a90a:	d944      	bls.n	800a996 <ucdr_serialize_double+0xba>
 800a90c:	1b5e      	subs	r6, r3, r5
 800a90e:	60a3      	str	r3, [r4, #8]
 800a910:	6923      	ldr	r3, [r4, #16]
 800a912:	f1c6 0808 	rsb	r8, r6, #8
 800a916:	4433      	add	r3, r6
 800a918:	6123      	str	r3, [r4, #16]
 800a91a:	4641      	mov	r1, r8
 800a91c:	4620      	mov	r0, r4
 800a91e:	f000 faff 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a922:	2800      	cmp	r0, #0
 800a924:	d072      	beq.n	800aa0c <ucdr_serialize_double+0x130>
 800a926:	7d23      	ldrb	r3, [r4, #20]
 800a928:	2b01      	cmp	r3, #1
 800a92a:	f000 8092 	beq.w	800aa52 <ucdr_serialize_double+0x176>
 800a92e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800a932:	702b      	strb	r3, [r5, #0]
 800a934:	2e01      	cmp	r6, #1
 800a936:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800a93a:	706b      	strb	r3, [r5, #1]
 800a93c:	d073      	beq.n	800aa26 <ucdr_serialize_double+0x14a>
 800a93e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800a942:	70ab      	strb	r3, [r5, #2]
 800a944:	2e02      	cmp	r6, #2
 800a946:	d072      	beq.n	800aa2e <ucdr_serialize_double+0x152>
 800a948:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800a94c:	70eb      	strb	r3, [r5, #3]
 800a94e:	2e03      	cmp	r6, #3
 800a950:	d071      	beq.n	800aa36 <ucdr_serialize_double+0x15a>
 800a952:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800a956:	712b      	strb	r3, [r5, #4]
 800a958:	2e04      	cmp	r6, #4
 800a95a:	d070      	beq.n	800aa3e <ucdr_serialize_double+0x162>
 800a95c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800a960:	716b      	strb	r3, [r5, #5]
 800a962:	2e05      	cmp	r6, #5
 800a964:	d06f      	beq.n	800aa46 <ucdr_serialize_double+0x16a>
 800a966:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800a96a:	71ab      	strb	r3, [r5, #6]
 800a96c:	2e06      	cmp	r6, #6
 800a96e:	d06e      	beq.n	800aa4e <ucdr_serialize_double+0x172>
 800a970:	3507      	adds	r5, #7
 800a972:	f89d 3000 	ldrb.w	r3, [sp]
 800a976:	702b      	strb	r3, [r5, #0]
 800a978:	6923      	ldr	r3, [r4, #16]
 800a97a:	68a2      	ldr	r2, [r4, #8]
 800a97c:	7da0      	ldrb	r0, [r4, #22]
 800a97e:	3308      	adds	r3, #8
 800a980:	4442      	add	r2, r8
 800a982:	1b9b      	subs	r3, r3, r6
 800a984:	2108      	movs	r1, #8
 800a986:	f080 0001 	eor.w	r0, r0, #1
 800a98a:	60a2      	str	r2, [r4, #8]
 800a98c:	6123      	str	r3, [r4, #16]
 800a98e:	7561      	strb	r1, [r4, #21]
 800a990:	b002      	add	sp, #8
 800a992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a996:	2108      	movs	r1, #8
 800a998:	4620      	mov	r0, r4
 800a99a:	f000 fac1 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800a99e:	b350      	cbz	r0, 800a9f6 <ucdr_serialize_double+0x11a>
 800a9a0:	7d22      	ldrb	r2, [r4, #20]
 800a9a2:	68a3      	ldr	r3, [r4, #8]
 800a9a4:	2a01      	cmp	r2, #1
 800a9a6:	d02c      	beq.n	800aa02 <ucdr_serialize_double+0x126>
 800a9a8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800a9ac:	701a      	strb	r2, [r3, #0]
 800a9ae:	68a3      	ldr	r3, [r4, #8]
 800a9b0:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800a9b4:	705a      	strb	r2, [r3, #1]
 800a9b6:	68a3      	ldr	r3, [r4, #8]
 800a9b8:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800a9bc:	709a      	strb	r2, [r3, #2]
 800a9be:	68a3      	ldr	r3, [r4, #8]
 800a9c0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800a9c4:	70da      	strb	r2, [r3, #3]
 800a9c6:	68a3      	ldr	r3, [r4, #8]
 800a9c8:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800a9cc:	711a      	strb	r2, [r3, #4]
 800a9ce:	68a3      	ldr	r3, [r4, #8]
 800a9d0:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800a9d4:	715a      	strb	r2, [r3, #5]
 800a9d6:	68a3      	ldr	r3, [r4, #8]
 800a9d8:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800a9dc:	719a      	strb	r2, [r3, #6]
 800a9de:	68a3      	ldr	r3, [r4, #8]
 800a9e0:	f89d 2000 	ldrb.w	r2, [sp]
 800a9e4:	71da      	strb	r2, [r3, #7]
 800a9e6:	68a2      	ldr	r2, [r4, #8]
 800a9e8:	6923      	ldr	r3, [r4, #16]
 800a9ea:	3208      	adds	r2, #8
 800a9ec:	3308      	adds	r3, #8
 800a9ee:	2108      	movs	r1, #8
 800a9f0:	60a2      	str	r2, [r4, #8]
 800a9f2:	6123      	str	r3, [r4, #16]
 800a9f4:	7561      	strb	r1, [r4, #21]
 800a9f6:	7da0      	ldrb	r0, [r4, #22]
 800a9f8:	f080 0001 	eor.w	r0, r0, #1
 800a9fc:	b002      	add	sp, #8
 800a9fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa02:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aa06:	6019      	str	r1, [r3, #0]
 800aa08:	605a      	str	r2, [r3, #4]
 800aa0a:	e7ec      	b.n	800a9e6 <ucdr_serialize_double+0x10a>
 800aa0c:	68a2      	ldr	r2, [r4, #8]
 800aa0e:	6923      	ldr	r3, [r4, #16]
 800aa10:	7da0      	ldrb	r0, [r4, #22]
 800aa12:	7567      	strb	r7, [r4, #21]
 800aa14:	1b92      	subs	r2, r2, r6
 800aa16:	1b9b      	subs	r3, r3, r6
 800aa18:	f080 0001 	eor.w	r0, r0, #1
 800aa1c:	60a2      	str	r2, [r4, #8]
 800aa1e:	6123      	str	r3, [r4, #16]
 800aa20:	b002      	add	sp, #8
 800aa22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa26:	68a3      	ldr	r3, [r4, #8]
 800aa28:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800aa2c:	701a      	strb	r2, [r3, #0]
 800aa2e:	68a3      	ldr	r3, [r4, #8]
 800aa30:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800aa34:	701a      	strb	r2, [r3, #0]
 800aa36:	68a3      	ldr	r3, [r4, #8]
 800aa38:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800aa3c:	701a      	strb	r2, [r3, #0]
 800aa3e:	68a3      	ldr	r3, [r4, #8]
 800aa40:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800aa44:	701a      	strb	r2, [r3, #0]
 800aa46:	68a3      	ldr	r3, [r4, #8]
 800aa48:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800aa4c:	701a      	strb	r2, [r3, #0]
 800aa4e:	68a5      	ldr	r5, [r4, #8]
 800aa50:	e78f      	b.n	800a972 <ucdr_serialize_double+0x96>
 800aa52:	4628      	mov	r0, r5
 800aa54:	466d      	mov	r5, sp
 800aa56:	4632      	mov	r2, r6
 800aa58:	4629      	mov	r1, r5
 800aa5a:	f00f f92e 	bl	8019cba <memcpy>
 800aa5e:	68a0      	ldr	r0, [r4, #8]
 800aa60:	4642      	mov	r2, r8
 800aa62:	19a9      	adds	r1, r5, r6
 800aa64:	f00f f929 	bl	8019cba <memcpy>
 800aa68:	e786      	b.n	800a978 <ucdr_serialize_double+0x9c>
 800aa6a:	bf00      	nop

0800aa6c <ucdr_serialize_endian_double>:
 800aa6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800aa70:	460e      	mov	r6, r1
 800aa72:	b083      	sub	sp, #12
 800aa74:	2108      	movs	r1, #8
 800aa76:	4604      	mov	r4, r0
 800aa78:	ed8d 0b00 	vstr	d0, [sp]
 800aa7c:	f000 faa4 	bl	800afc8 <ucdr_buffer_alignment>
 800aa80:	4601      	mov	r1, r0
 800aa82:	4620      	mov	r0, r4
 800aa84:	f894 8015 	ldrb.w	r8, [r4, #21]
 800aa88:	f000 fae2 	bl	800b050 <ucdr_advance_buffer>
 800aa8c:	2108      	movs	r1, #8
 800aa8e:	4620      	mov	r0, r4
 800aa90:	f000 fa3a 	bl	800af08 <ucdr_check_buffer_available_for>
 800aa94:	2800      	cmp	r0, #0
 800aa96:	d14c      	bne.n	800ab32 <ucdr_serialize_endian_double+0xc6>
 800aa98:	e9d4 5701 	ldrd	r5, r7, [r4, #4]
 800aa9c:	42bd      	cmp	r5, r7
 800aa9e:	d943      	bls.n	800ab28 <ucdr_serialize_endian_double+0xbc>
 800aaa0:	6923      	ldr	r3, [r4, #16]
 800aaa2:	60a5      	str	r5, [r4, #8]
 800aaa4:	1bed      	subs	r5, r5, r7
 800aaa6:	442b      	add	r3, r5
 800aaa8:	f1c5 0908 	rsb	r9, r5, #8
 800aaac:	6123      	str	r3, [r4, #16]
 800aaae:	4649      	mov	r1, r9
 800aab0:	4620      	mov	r0, r4
 800aab2:	f000 fa35 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800aab6:	2800      	cmp	r0, #0
 800aab8:	d070      	beq.n	800ab9c <ucdr_serialize_endian_double+0x130>
 800aaba:	2e01      	cmp	r6, #1
 800aabc:	f000 8092 	beq.w	800abe4 <ucdr_serialize_endian_double+0x178>
 800aac0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800aac4:	703b      	strb	r3, [r7, #0]
 800aac6:	2d01      	cmp	r5, #1
 800aac8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800aacc:	707b      	strb	r3, [r7, #1]
 800aace:	d073      	beq.n	800abb8 <ucdr_serialize_endian_double+0x14c>
 800aad0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800aad4:	70bb      	strb	r3, [r7, #2]
 800aad6:	2d02      	cmp	r5, #2
 800aad8:	d072      	beq.n	800abc0 <ucdr_serialize_endian_double+0x154>
 800aada:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800aade:	70fb      	strb	r3, [r7, #3]
 800aae0:	2d03      	cmp	r5, #3
 800aae2:	d071      	beq.n	800abc8 <ucdr_serialize_endian_double+0x15c>
 800aae4:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800aae8:	713b      	strb	r3, [r7, #4]
 800aaea:	2d04      	cmp	r5, #4
 800aaec:	d070      	beq.n	800abd0 <ucdr_serialize_endian_double+0x164>
 800aaee:	f89d 3002 	ldrb.w	r3, [sp, #2]
 800aaf2:	717b      	strb	r3, [r7, #5]
 800aaf4:	2d05      	cmp	r5, #5
 800aaf6:	d06f      	beq.n	800abd8 <ucdr_serialize_endian_double+0x16c>
 800aaf8:	f89d 3001 	ldrb.w	r3, [sp, #1]
 800aafc:	71bb      	strb	r3, [r7, #6]
 800aafe:	2d06      	cmp	r5, #6
 800ab00:	d06e      	beq.n	800abe0 <ucdr_serialize_endian_double+0x174>
 800ab02:	3707      	adds	r7, #7
 800ab04:	f89d 3000 	ldrb.w	r3, [sp]
 800ab08:	703b      	strb	r3, [r7, #0]
 800ab0a:	6923      	ldr	r3, [r4, #16]
 800ab0c:	68a2      	ldr	r2, [r4, #8]
 800ab0e:	7da0      	ldrb	r0, [r4, #22]
 800ab10:	3308      	adds	r3, #8
 800ab12:	444a      	add	r2, r9
 800ab14:	1b5b      	subs	r3, r3, r5
 800ab16:	2108      	movs	r1, #8
 800ab18:	f080 0001 	eor.w	r0, r0, #1
 800ab1c:	60a2      	str	r2, [r4, #8]
 800ab1e:	6123      	str	r3, [r4, #16]
 800ab20:	7561      	strb	r1, [r4, #21]
 800ab22:	b003      	add	sp, #12
 800ab24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab28:	2108      	movs	r1, #8
 800ab2a:	4620      	mov	r0, r4
 800ab2c:	f000 f9f8 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800ab30:	b348      	cbz	r0, 800ab86 <ucdr_serialize_endian_double+0x11a>
 800ab32:	2e01      	cmp	r6, #1
 800ab34:	68a3      	ldr	r3, [r4, #8]
 800ab36:	d02c      	beq.n	800ab92 <ucdr_serialize_endian_double+0x126>
 800ab38:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800ab3c:	701a      	strb	r2, [r3, #0]
 800ab3e:	68a3      	ldr	r3, [r4, #8]
 800ab40:	f89d 2006 	ldrb.w	r2, [sp, #6]
 800ab44:	705a      	strb	r2, [r3, #1]
 800ab46:	68a3      	ldr	r3, [r4, #8]
 800ab48:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800ab4c:	709a      	strb	r2, [r3, #2]
 800ab4e:	68a3      	ldr	r3, [r4, #8]
 800ab50:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800ab54:	70da      	strb	r2, [r3, #3]
 800ab56:	68a3      	ldr	r3, [r4, #8]
 800ab58:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800ab5c:	711a      	strb	r2, [r3, #4]
 800ab5e:	68a3      	ldr	r3, [r4, #8]
 800ab60:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800ab64:	715a      	strb	r2, [r3, #5]
 800ab66:	68a3      	ldr	r3, [r4, #8]
 800ab68:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800ab6c:	719a      	strb	r2, [r3, #6]
 800ab6e:	68a3      	ldr	r3, [r4, #8]
 800ab70:	f89d 2000 	ldrb.w	r2, [sp]
 800ab74:	71da      	strb	r2, [r3, #7]
 800ab76:	68a2      	ldr	r2, [r4, #8]
 800ab78:	6923      	ldr	r3, [r4, #16]
 800ab7a:	3208      	adds	r2, #8
 800ab7c:	3308      	adds	r3, #8
 800ab7e:	2108      	movs	r1, #8
 800ab80:	60a2      	str	r2, [r4, #8]
 800ab82:	6123      	str	r3, [r4, #16]
 800ab84:	7561      	strb	r1, [r4, #21]
 800ab86:	7da0      	ldrb	r0, [r4, #22]
 800ab88:	f080 0001 	eor.w	r0, r0, #1
 800ab8c:	b003      	add	sp, #12
 800ab8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab92:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ab96:	6019      	str	r1, [r3, #0]
 800ab98:	605a      	str	r2, [r3, #4]
 800ab9a:	e7ec      	b.n	800ab76 <ucdr_serialize_endian_double+0x10a>
 800ab9c:	68a2      	ldr	r2, [r4, #8]
 800ab9e:	6923      	ldr	r3, [r4, #16]
 800aba0:	7da0      	ldrb	r0, [r4, #22]
 800aba2:	f884 8015 	strb.w	r8, [r4, #21]
 800aba6:	1b52      	subs	r2, r2, r5
 800aba8:	1b5b      	subs	r3, r3, r5
 800abaa:	f080 0001 	eor.w	r0, r0, #1
 800abae:	60a2      	str	r2, [r4, #8]
 800abb0:	6123      	str	r3, [r4, #16]
 800abb2:	b003      	add	sp, #12
 800abb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800abb8:	68a3      	ldr	r3, [r4, #8]
 800abba:	f89d 2005 	ldrb.w	r2, [sp, #5]
 800abbe:	701a      	strb	r2, [r3, #0]
 800abc0:	68a3      	ldr	r3, [r4, #8]
 800abc2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800abc6:	701a      	strb	r2, [r3, #0]
 800abc8:	68a3      	ldr	r3, [r4, #8]
 800abca:	f89d 2003 	ldrb.w	r2, [sp, #3]
 800abce:	701a      	strb	r2, [r3, #0]
 800abd0:	68a3      	ldr	r3, [r4, #8]
 800abd2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 800abd6:	701a      	strb	r2, [r3, #0]
 800abd8:	68a3      	ldr	r3, [r4, #8]
 800abda:	f89d 2001 	ldrb.w	r2, [sp, #1]
 800abde:	701a      	strb	r2, [r3, #0]
 800abe0:	68a7      	ldr	r7, [r4, #8]
 800abe2:	e78f      	b.n	800ab04 <ucdr_serialize_endian_double+0x98>
 800abe4:	466e      	mov	r6, sp
 800abe6:	462a      	mov	r2, r5
 800abe8:	4631      	mov	r1, r6
 800abea:	4638      	mov	r0, r7
 800abec:	f00f f865 	bl	8019cba <memcpy>
 800abf0:	68a0      	ldr	r0, [r4, #8]
 800abf2:	464a      	mov	r2, r9
 800abf4:	1971      	adds	r1, r6, r5
 800abf6:	f00f f860 	bl	8019cba <memcpy>
 800abfa:	e786      	b.n	800ab0a <ucdr_serialize_endian_double+0x9e>

0800abfc <ucdr_deserialize_double>:
 800abfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ac00:	460d      	mov	r5, r1
 800ac02:	2108      	movs	r1, #8
 800ac04:	4604      	mov	r4, r0
 800ac06:	f000 f9df 	bl	800afc8 <ucdr_buffer_alignment>
 800ac0a:	4601      	mov	r1, r0
 800ac0c:	4620      	mov	r0, r4
 800ac0e:	f894 8015 	ldrb.w	r8, [r4, #21]
 800ac12:	f000 fa1d 	bl	800b050 <ucdr_advance_buffer>
 800ac16:	2108      	movs	r1, #8
 800ac18:	4620      	mov	r0, r4
 800ac1a:	f000 f975 	bl	800af08 <ucdr_check_buffer_available_for>
 800ac1e:	2800      	cmp	r0, #0
 800ac20:	d147      	bne.n	800acb2 <ucdr_deserialize_double+0xb6>
 800ac22:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 800ac26:	42be      	cmp	r6, r7
 800ac28:	d93e      	bls.n	800aca8 <ucdr_deserialize_double+0xac>
 800ac2a:	6923      	ldr	r3, [r4, #16]
 800ac2c:	60a6      	str	r6, [r4, #8]
 800ac2e:	1bf6      	subs	r6, r6, r7
 800ac30:	4433      	add	r3, r6
 800ac32:	f1c6 0908 	rsb	r9, r6, #8
 800ac36:	6123      	str	r3, [r4, #16]
 800ac38:	4649      	mov	r1, r9
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	f000 f970 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800ac40:	2800      	cmp	r0, #0
 800ac42:	d063      	beq.n	800ad0c <ucdr_deserialize_double+0x110>
 800ac44:	7d23      	ldrb	r3, [r4, #20]
 800ac46:	2b01      	cmp	r3, #1
 800ac48:	f000 8083 	beq.w	800ad52 <ucdr_deserialize_double+0x156>
 800ac4c:	79fb      	ldrb	r3, [r7, #7]
 800ac4e:	702b      	strb	r3, [r5, #0]
 800ac50:	79bb      	ldrb	r3, [r7, #6]
 800ac52:	706b      	strb	r3, [r5, #1]
 800ac54:	2e01      	cmp	r6, #1
 800ac56:	d066      	beq.n	800ad26 <ucdr_deserialize_double+0x12a>
 800ac58:	797b      	ldrb	r3, [r7, #5]
 800ac5a:	70ab      	strb	r3, [r5, #2]
 800ac5c:	2e02      	cmp	r6, #2
 800ac5e:	f000 8089 	beq.w	800ad74 <ucdr_deserialize_double+0x178>
 800ac62:	793b      	ldrb	r3, [r7, #4]
 800ac64:	70eb      	strb	r3, [r5, #3]
 800ac66:	2e03      	cmp	r6, #3
 800ac68:	f000 8082 	beq.w	800ad70 <ucdr_deserialize_double+0x174>
 800ac6c:	78fb      	ldrb	r3, [r7, #3]
 800ac6e:	712b      	strb	r3, [r5, #4]
 800ac70:	2e04      	cmp	r6, #4
 800ac72:	d07b      	beq.n	800ad6c <ucdr_deserialize_double+0x170>
 800ac74:	78bb      	ldrb	r3, [r7, #2]
 800ac76:	716b      	strb	r3, [r5, #5]
 800ac78:	2e05      	cmp	r6, #5
 800ac7a:	d075      	beq.n	800ad68 <ucdr_deserialize_double+0x16c>
 800ac7c:	787b      	ldrb	r3, [r7, #1]
 800ac7e:	71ab      	strb	r3, [r5, #6]
 800ac80:	2e06      	cmp	r6, #6
 800ac82:	f105 0507 	add.w	r5, r5, #7
 800ac86:	d062      	beq.n	800ad4e <ucdr_deserialize_double+0x152>
 800ac88:	783b      	ldrb	r3, [r7, #0]
 800ac8a:	702b      	strb	r3, [r5, #0]
 800ac8c:	6923      	ldr	r3, [r4, #16]
 800ac8e:	68a2      	ldr	r2, [r4, #8]
 800ac90:	7da0      	ldrb	r0, [r4, #22]
 800ac92:	2108      	movs	r1, #8
 800ac94:	3308      	adds	r3, #8
 800ac96:	444a      	add	r2, r9
 800ac98:	1b9b      	subs	r3, r3, r6
 800ac9a:	7561      	strb	r1, [r4, #21]
 800ac9c:	60a2      	str	r2, [r4, #8]
 800ac9e:	6123      	str	r3, [r4, #16]
 800aca0:	f080 0001 	eor.w	r0, r0, #1
 800aca4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aca8:	2108      	movs	r1, #8
 800acaa:	4620      	mov	r0, r4
 800acac:	f000 f938 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800acb0:	b310      	cbz	r0, 800acf8 <ucdr_deserialize_double+0xfc>
 800acb2:	7d22      	ldrb	r2, [r4, #20]
 800acb4:	68a3      	ldr	r3, [r4, #8]
 800acb6:	2a01      	cmp	r2, #1
 800acb8:	d023      	beq.n	800ad02 <ucdr_deserialize_double+0x106>
 800acba:	79db      	ldrb	r3, [r3, #7]
 800acbc:	702b      	strb	r3, [r5, #0]
 800acbe:	68a3      	ldr	r3, [r4, #8]
 800acc0:	799b      	ldrb	r3, [r3, #6]
 800acc2:	706b      	strb	r3, [r5, #1]
 800acc4:	68a3      	ldr	r3, [r4, #8]
 800acc6:	795b      	ldrb	r3, [r3, #5]
 800acc8:	70ab      	strb	r3, [r5, #2]
 800acca:	68a3      	ldr	r3, [r4, #8]
 800accc:	791b      	ldrb	r3, [r3, #4]
 800acce:	70eb      	strb	r3, [r5, #3]
 800acd0:	68a3      	ldr	r3, [r4, #8]
 800acd2:	78db      	ldrb	r3, [r3, #3]
 800acd4:	712b      	strb	r3, [r5, #4]
 800acd6:	68a3      	ldr	r3, [r4, #8]
 800acd8:	789b      	ldrb	r3, [r3, #2]
 800acda:	716b      	strb	r3, [r5, #5]
 800acdc:	68a3      	ldr	r3, [r4, #8]
 800acde:	785b      	ldrb	r3, [r3, #1]
 800ace0:	71ab      	strb	r3, [r5, #6]
 800ace2:	68a3      	ldr	r3, [r4, #8]
 800ace4:	781b      	ldrb	r3, [r3, #0]
 800ace6:	71eb      	strb	r3, [r5, #7]
 800ace8:	68a2      	ldr	r2, [r4, #8]
 800acea:	6923      	ldr	r3, [r4, #16]
 800acec:	3208      	adds	r2, #8
 800acee:	3308      	adds	r3, #8
 800acf0:	2108      	movs	r1, #8
 800acf2:	60a2      	str	r2, [r4, #8]
 800acf4:	6123      	str	r3, [r4, #16]
 800acf6:	7561      	strb	r1, [r4, #21]
 800acf8:	7da0      	ldrb	r0, [r4, #22]
 800acfa:	f080 0001 	eor.w	r0, r0, #1
 800acfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad02:	681a      	ldr	r2, [r3, #0]
 800ad04:	685b      	ldr	r3, [r3, #4]
 800ad06:	606b      	str	r3, [r5, #4]
 800ad08:	602a      	str	r2, [r5, #0]
 800ad0a:	e7ed      	b.n	800ace8 <ucdr_deserialize_double+0xec>
 800ad0c:	68a2      	ldr	r2, [r4, #8]
 800ad0e:	6923      	ldr	r3, [r4, #16]
 800ad10:	7da0      	ldrb	r0, [r4, #22]
 800ad12:	f884 8015 	strb.w	r8, [r4, #21]
 800ad16:	1b92      	subs	r2, r2, r6
 800ad18:	1b9b      	subs	r3, r3, r6
 800ad1a:	60a2      	str	r2, [r4, #8]
 800ad1c:	6123      	str	r3, [r4, #16]
 800ad1e:	f080 0001 	eor.w	r0, r0, #1
 800ad22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad26:	68a3      	ldr	r3, [r4, #8]
 800ad28:	795b      	ldrb	r3, [r3, #5]
 800ad2a:	70ab      	strb	r3, [r5, #2]
 800ad2c:	3503      	adds	r5, #3
 800ad2e:	68a3      	ldr	r3, [r4, #8]
 800ad30:	791b      	ldrb	r3, [r3, #4]
 800ad32:	f805 3b01 	strb.w	r3, [r5], #1
 800ad36:	68a3      	ldr	r3, [r4, #8]
 800ad38:	78db      	ldrb	r3, [r3, #3]
 800ad3a:	f805 3b01 	strb.w	r3, [r5], #1
 800ad3e:	68a3      	ldr	r3, [r4, #8]
 800ad40:	789b      	ldrb	r3, [r3, #2]
 800ad42:	f805 3b01 	strb.w	r3, [r5], #1
 800ad46:	68a3      	ldr	r3, [r4, #8]
 800ad48:	785b      	ldrb	r3, [r3, #1]
 800ad4a:	f805 3b01 	strb.w	r3, [r5], #1
 800ad4e:	68a7      	ldr	r7, [r4, #8]
 800ad50:	e79a      	b.n	800ac88 <ucdr_deserialize_double+0x8c>
 800ad52:	4639      	mov	r1, r7
 800ad54:	4632      	mov	r2, r6
 800ad56:	4628      	mov	r0, r5
 800ad58:	f00e ffaf 	bl	8019cba <memcpy>
 800ad5c:	68a1      	ldr	r1, [r4, #8]
 800ad5e:	464a      	mov	r2, r9
 800ad60:	19a8      	adds	r0, r5, r6
 800ad62:	f00e ffaa 	bl	8019cba <memcpy>
 800ad66:	e791      	b.n	800ac8c <ucdr_deserialize_double+0x90>
 800ad68:	3506      	adds	r5, #6
 800ad6a:	e7ec      	b.n	800ad46 <ucdr_deserialize_double+0x14a>
 800ad6c:	3505      	adds	r5, #5
 800ad6e:	e7e6      	b.n	800ad3e <ucdr_deserialize_double+0x142>
 800ad70:	3504      	adds	r5, #4
 800ad72:	e7e0      	b.n	800ad36 <ucdr_deserialize_double+0x13a>
 800ad74:	3503      	adds	r5, #3
 800ad76:	e7da      	b.n	800ad2e <ucdr_deserialize_double+0x132>

0800ad78 <ucdr_deserialize_endian_double>:
 800ad78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad7c:	460f      	mov	r7, r1
 800ad7e:	2108      	movs	r1, #8
 800ad80:	4604      	mov	r4, r0
 800ad82:	4615      	mov	r5, r2
 800ad84:	f000 f920 	bl	800afc8 <ucdr_buffer_alignment>
 800ad88:	4601      	mov	r1, r0
 800ad8a:	4620      	mov	r0, r4
 800ad8c:	f894 9015 	ldrb.w	r9, [r4, #21]
 800ad90:	f000 f95e 	bl	800b050 <ucdr_advance_buffer>
 800ad94:	2108      	movs	r1, #8
 800ad96:	4620      	mov	r0, r4
 800ad98:	f000 f8b6 	bl	800af08 <ucdr_check_buffer_available_for>
 800ad9c:	2800      	cmp	r0, #0
 800ad9e:	d14f      	bne.n	800ae40 <ucdr_deserialize_endian_double+0xc8>
 800ada0:	e9d4 6801 	ldrd	r6, r8, [r4, #4]
 800ada4:	4546      	cmp	r6, r8
 800ada6:	d946      	bls.n	800ae36 <ucdr_deserialize_endian_double+0xbe>
 800ada8:	6923      	ldr	r3, [r4, #16]
 800adaa:	60a6      	str	r6, [r4, #8]
 800adac:	eba6 0608 	sub.w	r6, r6, r8
 800adb0:	4433      	add	r3, r6
 800adb2:	f1c6 0a08 	rsb	sl, r6, #8
 800adb6:	6123      	str	r3, [r4, #16]
 800adb8:	4651      	mov	r1, sl
 800adba:	4620      	mov	r0, r4
 800adbc:	f000 f8b0 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800adc0:	2800      	cmp	r0, #0
 800adc2:	d069      	beq.n	800ae98 <ucdr_deserialize_endian_double+0x120>
 800adc4:	2f01      	cmp	r7, #1
 800adc6:	f000 808b 	beq.w	800aee0 <ucdr_deserialize_endian_double+0x168>
 800adca:	f898 3007 	ldrb.w	r3, [r8, #7]
 800adce:	702b      	strb	r3, [r5, #0]
 800add0:	f898 3006 	ldrb.w	r3, [r8, #6]
 800add4:	706b      	strb	r3, [r5, #1]
 800add6:	2e01      	cmp	r6, #1
 800add8:	d06b      	beq.n	800aeb2 <ucdr_deserialize_endian_double+0x13a>
 800adda:	f898 3005 	ldrb.w	r3, [r8, #5]
 800adde:	70ab      	strb	r3, [r5, #2]
 800ade0:	2e02      	cmp	r6, #2
 800ade2:	f000 808e 	beq.w	800af02 <ucdr_deserialize_endian_double+0x18a>
 800ade6:	f898 3004 	ldrb.w	r3, [r8, #4]
 800adea:	70eb      	strb	r3, [r5, #3]
 800adec:	2e03      	cmp	r6, #3
 800adee:	f000 8086 	beq.w	800aefe <ucdr_deserialize_endian_double+0x186>
 800adf2:	f898 3003 	ldrb.w	r3, [r8, #3]
 800adf6:	712b      	strb	r3, [r5, #4]
 800adf8:	2e04      	cmp	r6, #4
 800adfa:	d07e      	beq.n	800aefa <ucdr_deserialize_endian_double+0x182>
 800adfc:	f898 3002 	ldrb.w	r3, [r8, #2]
 800ae00:	716b      	strb	r3, [r5, #5]
 800ae02:	2e05      	cmp	r6, #5
 800ae04:	d077      	beq.n	800aef6 <ucdr_deserialize_endian_double+0x17e>
 800ae06:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ae0a:	71ab      	strb	r3, [r5, #6]
 800ae0c:	2e06      	cmp	r6, #6
 800ae0e:	f105 0507 	add.w	r5, r5, #7
 800ae12:	d062      	beq.n	800aeda <ucdr_deserialize_endian_double+0x162>
 800ae14:	f898 3000 	ldrb.w	r3, [r8]
 800ae18:	702b      	strb	r3, [r5, #0]
 800ae1a:	6923      	ldr	r3, [r4, #16]
 800ae1c:	68a2      	ldr	r2, [r4, #8]
 800ae1e:	7da0      	ldrb	r0, [r4, #22]
 800ae20:	2108      	movs	r1, #8
 800ae22:	3308      	adds	r3, #8
 800ae24:	4452      	add	r2, sl
 800ae26:	1b9b      	subs	r3, r3, r6
 800ae28:	7561      	strb	r1, [r4, #21]
 800ae2a:	60a2      	str	r2, [r4, #8]
 800ae2c:	6123      	str	r3, [r4, #16]
 800ae2e:	f080 0001 	eor.w	r0, r0, #1
 800ae32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae36:	2108      	movs	r1, #8
 800ae38:	4620      	mov	r0, r4
 800ae3a:	f000 f871 	bl	800af20 <ucdr_check_final_buffer_behavior>
 800ae3e:	b308      	cbz	r0, 800ae84 <ucdr_deserialize_endian_double+0x10c>
 800ae40:	2f01      	cmp	r7, #1
 800ae42:	68a3      	ldr	r3, [r4, #8]
 800ae44:	d023      	beq.n	800ae8e <ucdr_deserialize_endian_double+0x116>
 800ae46:	79db      	ldrb	r3, [r3, #7]
 800ae48:	702b      	strb	r3, [r5, #0]
 800ae4a:	68a3      	ldr	r3, [r4, #8]
 800ae4c:	799b      	ldrb	r3, [r3, #6]
 800ae4e:	706b      	strb	r3, [r5, #1]
 800ae50:	68a3      	ldr	r3, [r4, #8]
 800ae52:	795b      	ldrb	r3, [r3, #5]
 800ae54:	70ab      	strb	r3, [r5, #2]
 800ae56:	68a3      	ldr	r3, [r4, #8]
 800ae58:	791b      	ldrb	r3, [r3, #4]
 800ae5a:	70eb      	strb	r3, [r5, #3]
 800ae5c:	68a3      	ldr	r3, [r4, #8]
 800ae5e:	78db      	ldrb	r3, [r3, #3]
 800ae60:	712b      	strb	r3, [r5, #4]
 800ae62:	68a3      	ldr	r3, [r4, #8]
 800ae64:	789b      	ldrb	r3, [r3, #2]
 800ae66:	716b      	strb	r3, [r5, #5]
 800ae68:	68a3      	ldr	r3, [r4, #8]
 800ae6a:	785b      	ldrb	r3, [r3, #1]
 800ae6c:	71ab      	strb	r3, [r5, #6]
 800ae6e:	68a3      	ldr	r3, [r4, #8]
 800ae70:	781b      	ldrb	r3, [r3, #0]
 800ae72:	71eb      	strb	r3, [r5, #7]
 800ae74:	68a2      	ldr	r2, [r4, #8]
 800ae76:	6923      	ldr	r3, [r4, #16]
 800ae78:	3208      	adds	r2, #8
 800ae7a:	3308      	adds	r3, #8
 800ae7c:	2108      	movs	r1, #8
 800ae7e:	60a2      	str	r2, [r4, #8]
 800ae80:	6123      	str	r3, [r4, #16]
 800ae82:	7561      	strb	r1, [r4, #21]
 800ae84:	7da0      	ldrb	r0, [r4, #22]
 800ae86:	f080 0001 	eor.w	r0, r0, #1
 800ae8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae8e:	681a      	ldr	r2, [r3, #0]
 800ae90:	685b      	ldr	r3, [r3, #4]
 800ae92:	606b      	str	r3, [r5, #4]
 800ae94:	602a      	str	r2, [r5, #0]
 800ae96:	e7ed      	b.n	800ae74 <ucdr_deserialize_endian_double+0xfc>
 800ae98:	68a2      	ldr	r2, [r4, #8]
 800ae9a:	6923      	ldr	r3, [r4, #16]
 800ae9c:	7da0      	ldrb	r0, [r4, #22]
 800ae9e:	f884 9015 	strb.w	r9, [r4, #21]
 800aea2:	1b92      	subs	r2, r2, r6
 800aea4:	1b9b      	subs	r3, r3, r6
 800aea6:	60a2      	str	r2, [r4, #8]
 800aea8:	6123      	str	r3, [r4, #16]
 800aeaa:	f080 0001 	eor.w	r0, r0, #1
 800aeae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeb2:	68a3      	ldr	r3, [r4, #8]
 800aeb4:	795b      	ldrb	r3, [r3, #5]
 800aeb6:	70ab      	strb	r3, [r5, #2]
 800aeb8:	3503      	adds	r5, #3
 800aeba:	68a3      	ldr	r3, [r4, #8]
 800aebc:	791b      	ldrb	r3, [r3, #4]
 800aebe:	f805 3b01 	strb.w	r3, [r5], #1
 800aec2:	68a3      	ldr	r3, [r4, #8]
 800aec4:	78db      	ldrb	r3, [r3, #3]
 800aec6:	f805 3b01 	strb.w	r3, [r5], #1
 800aeca:	68a3      	ldr	r3, [r4, #8]
 800aecc:	789b      	ldrb	r3, [r3, #2]
 800aece:	f805 3b01 	strb.w	r3, [r5], #1
 800aed2:	68a3      	ldr	r3, [r4, #8]
 800aed4:	785b      	ldrb	r3, [r3, #1]
 800aed6:	f805 3b01 	strb.w	r3, [r5], #1
 800aeda:	f8d4 8008 	ldr.w	r8, [r4, #8]
 800aede:	e799      	b.n	800ae14 <ucdr_deserialize_endian_double+0x9c>
 800aee0:	4641      	mov	r1, r8
 800aee2:	4632      	mov	r2, r6
 800aee4:	4628      	mov	r0, r5
 800aee6:	f00e fee8 	bl	8019cba <memcpy>
 800aeea:	68a1      	ldr	r1, [r4, #8]
 800aeec:	4652      	mov	r2, sl
 800aeee:	19a8      	adds	r0, r5, r6
 800aef0:	f00e fee3 	bl	8019cba <memcpy>
 800aef4:	e791      	b.n	800ae1a <ucdr_deserialize_endian_double+0xa2>
 800aef6:	3506      	adds	r5, #6
 800aef8:	e7eb      	b.n	800aed2 <ucdr_deserialize_endian_double+0x15a>
 800aefa:	3505      	adds	r5, #5
 800aefc:	e7e5      	b.n	800aeca <ucdr_deserialize_endian_double+0x152>
 800aefe:	3504      	adds	r5, #4
 800af00:	e7df      	b.n	800aec2 <ucdr_deserialize_endian_double+0x14a>
 800af02:	3503      	adds	r5, #3
 800af04:	e7d9      	b.n	800aeba <ucdr_deserialize_endian_double+0x142>
 800af06:	bf00      	nop

0800af08 <ucdr_check_buffer_available_for>:
 800af08:	7d83      	ldrb	r3, [r0, #22]
 800af0a:	b93b      	cbnz	r3, 800af1c <ucdr_check_buffer_available_for+0x14>
 800af0c:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 800af10:	440b      	add	r3, r1
 800af12:	4298      	cmp	r0, r3
 800af14:	bf34      	ite	cc
 800af16:	2000      	movcc	r0, #0
 800af18:	2001      	movcs	r0, #1
 800af1a:	4770      	bx	lr
 800af1c:	2000      	movs	r0, #0
 800af1e:	4770      	bx	lr

0800af20 <ucdr_check_final_buffer_behavior>:
 800af20:	7d83      	ldrb	r3, [r0, #22]
 800af22:	b943      	cbnz	r3, 800af36 <ucdr_check_final_buffer_behavior+0x16>
 800af24:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 800af28:	4291      	cmp	r1, r2
 800af2a:	b510      	push	{r4, lr}
 800af2c:	4604      	mov	r4, r0
 800af2e:	d205      	bcs.n	800af3c <ucdr_check_final_buffer_behavior+0x1c>
 800af30:	2301      	movs	r3, #1
 800af32:	4618      	mov	r0, r3
 800af34:	bd10      	pop	{r4, pc}
 800af36:	2300      	movs	r3, #0
 800af38:	4618      	mov	r0, r3
 800af3a:	4770      	bx	lr
 800af3c:	6982      	ldr	r2, [r0, #24]
 800af3e:	b13a      	cbz	r2, 800af50 <ucdr_check_final_buffer_behavior+0x30>
 800af40:	69c1      	ldr	r1, [r0, #28]
 800af42:	4790      	blx	r2
 800af44:	f080 0301 	eor.w	r3, r0, #1
 800af48:	b2db      	uxtb	r3, r3
 800af4a:	75a0      	strb	r0, [r4, #22]
 800af4c:	4618      	mov	r0, r3
 800af4e:	bd10      	pop	{r4, pc}
 800af50:	2001      	movs	r0, #1
 800af52:	75a0      	strb	r0, [r4, #22]
 800af54:	e7fa      	b.n	800af4c <ucdr_check_final_buffer_behavior+0x2c>
 800af56:	bf00      	nop

0800af58 <ucdr_set_on_full_buffer_callback>:
 800af58:	e9c0 1206 	strd	r1, r2, [r0, #24]
 800af5c:	4770      	bx	lr
 800af5e:	bf00      	nop

0800af60 <ucdr_init_buffer_origin_offset_endian>:
 800af60:	b410      	push	{r4}
 800af62:	9c01      	ldr	r4, [sp, #4]
 800af64:	6001      	str	r1, [r0, #0]
 800af66:	440a      	add	r2, r1
 800af68:	6042      	str	r2, [r0, #4]
 800af6a:	190a      	adds	r2, r1, r4
 800af6c:	441c      	add	r4, r3
 800af6e:	e9c0 3403 	strd	r3, r4, [r0, #12]
 800af72:	6082      	str	r2, [r0, #8]
 800af74:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800af78:	7503      	strb	r3, [r0, #20]
 800af7a:	2200      	movs	r2, #0
 800af7c:	e9c0 2206 	strd	r2, r2, [r0, #24]
 800af80:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af84:	7542      	strb	r2, [r0, #21]
 800af86:	7582      	strb	r2, [r0, #22]
 800af88:	4770      	bx	lr
 800af8a:	bf00      	nop

0800af8c <ucdr_init_buffer_origin_offset>:
 800af8c:	b510      	push	{r4, lr}
 800af8e:	b082      	sub	sp, #8
 800af90:	9c04      	ldr	r4, [sp, #16]
 800af92:	9400      	str	r4, [sp, #0]
 800af94:	2401      	movs	r4, #1
 800af96:	9401      	str	r4, [sp, #4]
 800af98:	f7ff ffe2 	bl	800af60 <ucdr_init_buffer_origin_offset_endian>
 800af9c:	b002      	add	sp, #8
 800af9e:	bd10      	pop	{r4, pc}

0800afa0 <ucdr_init_buffer_origin>:
 800afa0:	b510      	push	{r4, lr}
 800afa2:	b082      	sub	sp, #8
 800afa4:	2400      	movs	r4, #0
 800afa6:	9400      	str	r4, [sp, #0]
 800afa8:	f7ff fff0 	bl	800af8c <ucdr_init_buffer_origin_offset>
 800afac:	b002      	add	sp, #8
 800afae:	bd10      	pop	{r4, pc}

0800afb0 <ucdr_init_buffer>:
 800afb0:	2300      	movs	r3, #0
 800afb2:	f7ff bff5 	b.w	800afa0 <ucdr_init_buffer_origin>
 800afb6:	bf00      	nop

0800afb8 <ucdr_alignment>:
 800afb8:	fbb0 f3f1 	udiv	r3, r0, r1
 800afbc:	fb03 0011 	mls	r0, r3, r1, r0
 800afc0:	1a08      	subs	r0, r1, r0
 800afc2:	3901      	subs	r1, #1
 800afc4:	4008      	ands	r0, r1
 800afc6:	4770      	bx	lr

0800afc8 <ucdr_buffer_alignment>:
 800afc8:	7d43      	ldrb	r3, [r0, #21]
 800afca:	428b      	cmp	r3, r1
 800afcc:	d208      	bcs.n	800afe0 <ucdr_buffer_alignment+0x18>
 800afce:	6900      	ldr	r0, [r0, #16]
 800afd0:	fbb0 f3f1 	udiv	r3, r0, r1
 800afd4:	fb01 0013 	mls	r0, r1, r3, r0
 800afd8:	1a08      	subs	r0, r1, r0
 800afda:	3901      	subs	r1, #1
 800afdc:	4008      	ands	r0, r1
 800afde:	4770      	bx	lr
 800afe0:	2000      	movs	r0, #0
 800afe2:	4770      	bx	lr

0800afe4 <ucdr_align_to>:
 800afe4:	b538      	push	{r3, r4, r5, lr}
 800afe6:	4604      	mov	r4, r0
 800afe8:	460d      	mov	r5, r1
 800afea:	f7ff ffed 	bl	800afc8 <ucdr_buffer_alignment>
 800afee:	68a3      	ldr	r3, [r4, #8]
 800aff0:	6861      	ldr	r1, [r4, #4]
 800aff2:	6922      	ldr	r2, [r4, #16]
 800aff4:	7565      	strb	r5, [r4, #21]
 800aff6:	4403      	add	r3, r0
 800aff8:	428b      	cmp	r3, r1
 800affa:	bf28      	it	cs
 800affc:	460b      	movcs	r3, r1
 800affe:	4402      	add	r2, r0
 800b000:	60a3      	str	r3, [r4, #8]
 800b002:	6122      	str	r2, [r4, #16]
 800b004:	bd38      	pop	{r3, r4, r5, pc}
 800b006:	bf00      	nop

0800b008 <ucdr_buffer_length>:
 800b008:	6882      	ldr	r2, [r0, #8]
 800b00a:	6800      	ldr	r0, [r0, #0]
 800b00c:	1a10      	subs	r0, r2, r0
 800b00e:	4770      	bx	lr

0800b010 <ucdr_buffer_remaining>:
 800b010:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 800b014:	1a10      	subs	r0, r2, r0
 800b016:	4770      	bx	lr

0800b018 <ucdr_check_final_buffer_behavior_array>:
 800b018:	b538      	push	{r3, r4, r5, lr}
 800b01a:	7d83      	ldrb	r3, [r0, #22]
 800b01c:	b963      	cbnz	r3, 800b038 <ucdr_check_final_buffer_behavior_array+0x20>
 800b01e:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 800b022:	429a      	cmp	r2, r3
 800b024:	4604      	mov	r4, r0
 800b026:	460d      	mov	r5, r1
 800b028:	d308      	bcc.n	800b03c <ucdr_check_final_buffer_behavior_array+0x24>
 800b02a:	b139      	cbz	r1, 800b03c <ucdr_check_final_buffer_behavior_array+0x24>
 800b02c:	6983      	ldr	r3, [r0, #24]
 800b02e:	b163      	cbz	r3, 800b04a <ucdr_check_final_buffer_behavior_array+0x32>
 800b030:	69c1      	ldr	r1, [r0, #28]
 800b032:	4798      	blx	r3
 800b034:	75a0      	strb	r0, [r4, #22]
 800b036:	b108      	cbz	r0, 800b03c <ucdr_check_final_buffer_behavior_array+0x24>
 800b038:	2000      	movs	r0, #0
 800b03a:	bd38      	pop	{r3, r4, r5, pc}
 800b03c:	4620      	mov	r0, r4
 800b03e:	f7ff ffe7 	bl	800b010 <ucdr_buffer_remaining>
 800b042:	42a8      	cmp	r0, r5
 800b044:	bf28      	it	cs
 800b046:	4628      	movcs	r0, r5
 800b048:	bd38      	pop	{r3, r4, r5, pc}
 800b04a:	2301      	movs	r3, #1
 800b04c:	7583      	strb	r3, [r0, #22]
 800b04e:	e7f3      	b.n	800b038 <ucdr_check_final_buffer_behavior_array+0x20>

0800b050 <ucdr_advance_buffer>:
 800b050:	b538      	push	{r3, r4, r5, lr}
 800b052:	4604      	mov	r4, r0
 800b054:	460d      	mov	r5, r1
 800b056:	f7ff ff57 	bl	800af08 <ucdr_check_buffer_available_for>
 800b05a:	b178      	cbz	r0, 800b07c <ucdr_advance_buffer+0x2c>
 800b05c:	6923      	ldr	r3, [r4, #16]
 800b05e:	68a2      	ldr	r2, [r4, #8]
 800b060:	442b      	add	r3, r5
 800b062:	6123      	str	r3, [r4, #16]
 800b064:	2301      	movs	r3, #1
 800b066:	442a      	add	r2, r5
 800b068:	7563      	strb	r3, [r4, #21]
 800b06a:	60a2      	str	r2, [r4, #8]
 800b06c:	bd38      	pop	{r3, r4, r5, pc}
 800b06e:	68a2      	ldr	r2, [r4, #8]
 800b070:	6923      	ldr	r3, [r4, #16]
 800b072:	4402      	add	r2, r0
 800b074:	4403      	add	r3, r0
 800b076:	1a2d      	subs	r5, r5, r0
 800b078:	60a2      	str	r2, [r4, #8]
 800b07a:	6123      	str	r3, [r4, #16]
 800b07c:	2201      	movs	r2, #1
 800b07e:	4629      	mov	r1, r5
 800b080:	4620      	mov	r0, r4
 800b082:	f7ff ffc9 	bl	800b018 <ucdr_check_final_buffer_behavior_array>
 800b086:	2800      	cmp	r0, #0
 800b088:	d1f1      	bne.n	800b06e <ucdr_advance_buffer+0x1e>
 800b08a:	2301      	movs	r3, #1
 800b08c:	7563      	strb	r3, [r4, #21]
 800b08e:	bd38      	pop	{r3, r4, r5, pc}

0800b090 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800b090:	4b04      	ldr	r3, [pc, #16]	@ (800b0a4 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800b092:	681a      	ldr	r2, [r3, #0]
 800b094:	b10a      	cbz	r2, 800b09a <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xa>
 800b096:	4803      	ldr	r0, [pc, #12]	@ (800b0a4 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800b098:	4770      	bx	lr
 800b09a:	4a03      	ldr	r2, [pc, #12]	@ (800b0a8 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x18>)
 800b09c:	4801      	ldr	r0, [pc, #4]	@ (800b0a4 <rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x14>)
 800b09e:	6812      	ldr	r2, [r2, #0]
 800b0a0:	601a      	str	r2, [r3, #0]
 800b0a2:	4770      	bx	lr
 800b0a4:	20000208 	.word	0x20000208
 800b0a8:	20000378 	.word	0x20000378

0800b0ac <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800b0ac:	4a02      	ldr	r2, [pc, #8]	@ (800b0b8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0xc>)
 800b0ae:	4b03      	ldr	r3, [pc, #12]	@ (800b0bc <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x10>)
 800b0b0:	6812      	ldr	r2, [r2, #0]
 800b0b2:	601a      	str	r2, [r3, #0]
 800b0b4:	4770      	bx	lr
 800b0b6:	bf00      	nop
 800b0b8:	20000378 	.word	0x20000378
 800b0bc:	20000208 	.word	0x20000208

0800b0c0 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_init_function>:
 800b0c0:	f005 beb2 	b.w	8010e28 <nav_msgs__msg__Odometry__init>

0800b0c4 <nav_msgs__msg__Odometry__rosidl_typesupport_introspection_c__Odometry_fini_function>:
 800b0c4:	f005 befc 	b.w	8010ec0 <nav_msgs__msg__Odometry__fini>

0800b0c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800b0c8:	b510      	push	{r4, lr}
 800b0ca:	f001 ff63 	bl	800cf94 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800b0ce:	4c0a      	ldr	r4, [pc, #40]	@ (800b0f8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x30>)
 800b0d0:	60e0      	str	r0, [r4, #12]
 800b0d2:	f002 fb4b 	bl	800d76c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800b0d6:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800b0da:	f002 fb99 	bl	800d810 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800b0de:	4b07      	ldr	r3, [pc, #28]	@ (800b0fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800b0e0:	f8c4 00c0 	str.w	r0, [r4, #192]	@ 0xc0
 800b0e4:	681a      	ldr	r2, [r3, #0]
 800b0e6:	b10a      	cbz	r2, 800b0ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x24>
 800b0e8:	4804      	ldr	r0, [pc, #16]	@ (800b0fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800b0ea:	bd10      	pop	{r4, pc}
 800b0ec:	4a04      	ldr	r2, [pc, #16]	@ (800b100 <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x38>)
 800b0ee:	4803      	ldr	r0, [pc, #12]	@ (800b0fc <rosidl_typesupport_introspection_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x34>)
 800b0f0:	6812      	ldr	r2, [r2, #0]
 800b0f2:	601a      	str	r2, [r3, #0]
 800b0f4:	bd10      	pop	{r4, pc}
 800b0f6:	bf00      	nop
 800b0f8:	20000240 	.word	0x20000240
 800b0fc:	20000228 	.word	0x20000228
 800b100:	2000037c 	.word	0x2000037c

0800b104 <get_serialized_size_nav_msgs__msg__Odometry>:
 800b104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b106:	4604      	mov	r4, r0
 800b108:	b1c0      	cbz	r0, 800b13c <get_serialized_size_nav_msgs__msg__Odometry+0x38>
 800b10a:	460e      	mov	r6, r1
 800b10c:	f001 ff66 	bl	800cfdc <get_serialized_size_std_msgs__msg__Header>
 800b110:	1837      	adds	r7, r6, r0
 800b112:	2104      	movs	r1, #4
 800b114:	4638      	mov	r0, r7
 800b116:	f7ff ff4f 	bl	800afb8 <ucdr_alignment>
 800b11a:	69a5      	ldr	r5, [r4, #24]
 800b11c:	3505      	adds	r5, #5
 800b11e:	4405      	add	r5, r0
 800b120:	443d      	add	r5, r7
 800b122:	4629      	mov	r1, r5
 800b124:	f104 0020 	add.w	r0, r4, #32
 800b128:	f002 fb88 	bl	800d83c <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800b12c:	4405      	add	r5, r0
 800b12e:	4629      	mov	r1, r5
 800b130:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800b134:	f002 fc94 	bl	800da60 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800b138:	1b80      	subs	r0, r0, r6
 800b13a:	4428      	add	r0, r5
 800b13c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b13e:	bf00      	nop

0800b140 <_Odometry__cdr_deserialize>:
 800b140:	b570      	push	{r4, r5, r6, lr}
 800b142:	460c      	mov	r4, r1
 800b144:	b082      	sub	sp, #8
 800b146:	b349      	cbz	r1, 800b19c <_Odometry__cdr_deserialize+0x5c>
 800b148:	4605      	mov	r5, r0
 800b14a:	f001 ffc9 	bl	800d0e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800b14e:	6843      	ldr	r3, [r0, #4]
 800b150:	4621      	mov	r1, r4
 800b152:	68db      	ldr	r3, [r3, #12]
 800b154:	4628      	mov	r0, r5
 800b156:	4798      	blx	r3
 800b158:	69e6      	ldr	r6, [r4, #28]
 800b15a:	6961      	ldr	r1, [r4, #20]
 800b15c:	ab01      	add	r3, sp, #4
 800b15e:	4632      	mov	r2, r6
 800b160:	4628      	mov	r0, r5
 800b162:	f002 fed5 	bl	800df10 <ucdr_deserialize_sequence_char>
 800b166:	9b01      	ldr	r3, [sp, #4]
 800b168:	b9a0      	cbnz	r0, 800b194 <_Odometry__cdr_deserialize+0x54>
 800b16a:	429e      	cmp	r6, r3
 800b16c:	d319      	bcc.n	800b1a2 <_Odometry__cdr_deserialize+0x62>
 800b16e:	f002 fbd1 	bl	800d914 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800b172:	6843      	ldr	r3, [r0, #4]
 800b174:	f104 0120 	add.w	r1, r4, #32
 800b178:	68db      	ldr	r3, [r3, #12]
 800b17a:	4628      	mov	r0, r5
 800b17c:	4798      	blx	r3
 800b17e:	f002 fcdb 	bl	800db38 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800b182:	6843      	ldr	r3, [r0, #4]
 800b184:	68db      	ldr	r3, [r3, #12]
 800b186:	f504 71bc 	add.w	r1, r4, #376	@ 0x178
 800b18a:	4628      	mov	r0, r5
 800b18c:	b002      	add	sp, #8
 800b18e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b192:	4718      	bx	r3
 800b194:	b103      	cbz	r3, 800b198 <_Odometry__cdr_deserialize+0x58>
 800b196:	3b01      	subs	r3, #1
 800b198:	61a3      	str	r3, [r4, #24]
 800b19a:	e7e8      	b.n	800b16e <_Odometry__cdr_deserialize+0x2e>
 800b19c:	4608      	mov	r0, r1
 800b19e:	b002      	add	sp, #8
 800b1a0:	bd70      	pop	{r4, r5, r6, pc}
 800b1a2:	2101      	movs	r1, #1
 800b1a4:	75a8      	strb	r0, [r5, #22]
 800b1a6:	7569      	strb	r1, [r5, #21]
 800b1a8:	61a0      	str	r0, [r4, #24]
 800b1aa:	4628      	mov	r0, r5
 800b1ac:	f7ff ff1a 	bl	800afe4 <ucdr_align_to>
 800b1b0:	9901      	ldr	r1, [sp, #4]
 800b1b2:	4628      	mov	r0, r5
 800b1b4:	f7ff ff4c 	bl	800b050 <ucdr_advance_buffer>
 800b1b8:	e7d9      	b.n	800b16e <_Odometry__cdr_deserialize+0x2e>
 800b1ba:	bf00      	nop

0800b1bc <_Odometry__cdr_serialize>:
 800b1bc:	b348      	cbz	r0, 800b212 <_Odometry__cdr_serialize+0x56>
 800b1be:	b570      	push	{r4, r5, r6, lr}
 800b1c0:	4604      	mov	r4, r0
 800b1c2:	460e      	mov	r6, r1
 800b1c4:	f001 ff8c 	bl	800d0e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800b1c8:	6843      	ldr	r3, [r0, #4]
 800b1ca:	4631      	mov	r1, r6
 800b1cc:	689b      	ldr	r3, [r3, #8]
 800b1ce:	4620      	mov	r0, r4
 800b1d0:	4798      	blx	r3
 800b1d2:	6965      	ldr	r5, [r4, #20]
 800b1d4:	b1d5      	cbz	r5, 800b20c <_Odometry__cdr_serialize+0x50>
 800b1d6:	4628      	mov	r0, r5
 800b1d8:	f7f5 f862 	bl	80002a0 <strlen>
 800b1dc:	1c42      	adds	r2, r0, #1
 800b1de:	4629      	mov	r1, r5
 800b1e0:	61a0      	str	r0, [r4, #24]
 800b1e2:	4630      	mov	r0, r6
 800b1e4:	f002 fe82 	bl	800deec <ucdr_serialize_sequence_char>
 800b1e8:	f002 fb94 	bl	800d914 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>
 800b1ec:	6843      	ldr	r3, [r0, #4]
 800b1ee:	4631      	mov	r1, r6
 800b1f0:	689b      	ldr	r3, [r3, #8]
 800b1f2:	f104 0020 	add.w	r0, r4, #32
 800b1f6:	4798      	blx	r3
 800b1f8:	f002 fc9e 	bl	800db38 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>
 800b1fc:	6843      	ldr	r3, [r0, #4]
 800b1fe:	4631      	mov	r1, r6
 800b200:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800b204:	689b      	ldr	r3, [r3, #8]
 800b206:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b20a:	4718      	bx	r3
 800b20c:	462a      	mov	r2, r5
 800b20e:	4628      	mov	r0, r5
 800b210:	e7e5      	b.n	800b1de <_Odometry__cdr_serialize+0x22>
 800b212:	4770      	bx	lr

0800b214 <_Odometry__max_serialized_size>:
 800b214:	b510      	push	{r4, lr}
 800b216:	b082      	sub	sp, #8
 800b218:	2301      	movs	r3, #1
 800b21a:	2100      	movs	r1, #0
 800b21c:	f10d 0007 	add.w	r0, sp, #7
 800b220:	f88d 3007 	strb.w	r3, [sp, #7]
 800b224:	f001 ff52 	bl	800d0cc <max_serialized_size_std_msgs__msg__Header>
 800b228:	2300      	movs	r3, #0
 800b22a:	4601      	mov	r1, r0
 800b22c:	4604      	mov	r4, r0
 800b22e:	f10d 0007 	add.w	r0, sp, #7
 800b232:	f88d 3007 	strb.w	r3, [sp, #7]
 800b236:	f002 fb5d 	bl	800d8f4 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800b23a:	4404      	add	r4, r0
 800b23c:	4621      	mov	r1, r4
 800b23e:	f10d 0007 	add.w	r0, sp, #7
 800b242:	f002 fc69 	bl	800db18 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800b246:	4420      	add	r0, r4
 800b248:	b002      	add	sp, #8
 800b24a:	bd10      	pop	{r4, pc}

0800b24c <_Odometry__get_serialized_size>:
 800b24c:	b570      	push	{r4, r5, r6, lr}
 800b24e:	4604      	mov	r4, r0
 800b250:	b1b8      	cbz	r0, 800b282 <_Odometry__get_serialized_size+0x36>
 800b252:	2100      	movs	r1, #0
 800b254:	f001 fec2 	bl	800cfdc <get_serialized_size_std_msgs__msg__Header>
 800b258:	2104      	movs	r1, #4
 800b25a:	4606      	mov	r6, r0
 800b25c:	f7ff feac 	bl	800afb8 <ucdr_alignment>
 800b260:	69a5      	ldr	r5, [r4, #24]
 800b262:	3505      	adds	r5, #5
 800b264:	4603      	mov	r3, r0
 800b266:	4435      	add	r5, r6
 800b268:	441d      	add	r5, r3
 800b26a:	4629      	mov	r1, r5
 800b26c:	f104 0020 	add.w	r0, r4, #32
 800b270:	f002 fae4 	bl	800d83c <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>
 800b274:	4405      	add	r5, r0
 800b276:	4629      	mov	r1, r5
 800b278:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 800b27c:	f002 fbf0 	bl	800da60 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>
 800b280:	4428      	add	r0, r5
 800b282:	bd70      	pop	{r4, r5, r6, pc}

0800b284 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry>:
 800b284:	4800      	ldr	r0, [pc, #0]	@ (800b288 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__nav_msgs__msg__Odometry+0x4>)
 800b286:	4770      	bx	lr
 800b288:	20000330 	.word	0x20000330

0800b28c <rcl_get_zero_initialized_publisher>:
 800b28c:	4b01      	ldr	r3, [pc, #4]	@ (800b294 <rcl_get_zero_initialized_publisher+0x8>)
 800b28e:	6818      	ldr	r0, [r3, #0]
 800b290:	4770      	bx	lr
 800b292:	bf00      	nop
 800b294:	0801cdf4 	.word	0x0801cdf4

0800b298 <rcl_publisher_init>:
 800b298:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b29c:	b088      	sub	sp, #32
 800b29e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 800b2a0:	2d00      	cmp	r5, #0
 800b2a2:	d06a      	beq.n	800b37a <rcl_publisher_init+0xe2>
 800b2a4:	f105 0950 	add.w	r9, r5, #80	@ 0x50
 800b2a8:	4604      	mov	r4, r0
 800b2aa:	4648      	mov	r0, r9
 800b2ac:	460e      	mov	r6, r1
 800b2ae:	4690      	mov	r8, r2
 800b2b0:	461f      	mov	r7, r3
 800b2b2:	f001 f845 	bl	800c340 <rcutils_allocator_is_valid>
 800b2b6:	2800      	cmp	r0, #0
 800b2b8:	d05f      	beq.n	800b37a <rcl_publisher_init+0xe2>
 800b2ba:	2c00      	cmp	r4, #0
 800b2bc:	d05d      	beq.n	800b37a <rcl_publisher_init+0xe2>
 800b2be:	f8d4 a000 	ldr.w	sl, [r4]
 800b2c2:	f1ba 0f00 	cmp.w	sl, #0
 800b2c6:	d004      	beq.n	800b2d2 <rcl_publisher_init+0x3a>
 800b2c8:	2764      	movs	r7, #100	@ 0x64
 800b2ca:	4638      	mov	r0, r7
 800b2cc:	b008      	add	sp, #32
 800b2ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2d2:	4630      	mov	r0, r6
 800b2d4:	f006 fa9e 	bl	8011814 <rcl_node_is_valid>
 800b2d8:	2800      	cmp	r0, #0
 800b2da:	d053      	beq.n	800b384 <rcl_publisher_init+0xec>
 800b2dc:	f1b8 0f00 	cmp.w	r8, #0
 800b2e0:	d04b      	beq.n	800b37a <rcl_publisher_init+0xe2>
 800b2e2:	2f00      	cmp	r7, #0
 800b2e4:	d049      	beq.n	800b37a <rcl_publisher_init+0xe2>
 800b2e6:	e9cd aa03 	strd	sl, sl, [sp, #12]
 800b2ea:	aa07      	add	r2, sp, #28
 800b2ec:	9205      	str	r2, [sp, #20]
 800b2ee:	f105 0358 	add.w	r3, r5, #88	@ 0x58
 800b2f2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b2f6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800b2fa:	f8cd a01c 	str.w	sl, [sp, #28]
 800b2fe:	4639      	mov	r1, r7
 800b300:	e899 000c 	ldmia.w	r9, {r2, r3}
 800b304:	4630      	mov	r0, r6
 800b306:	f006 fb15 	bl	8011934 <rcl_node_resolve_name>
 800b30a:	4607      	mov	r7, r0
 800b30c:	2800      	cmp	r0, #0
 800b30e:	d150      	bne.n	800b3b2 <rcl_publisher_init+0x11a>
 800b310:	e9d5 3217 	ldrd	r3, r2, [r5, #92]	@ 0x5c
 800b314:	21c8      	movs	r1, #200	@ 0xc8
 800b316:	2001      	movs	r0, #1
 800b318:	4798      	blx	r3
 800b31a:	6020      	str	r0, [r4, #0]
 800b31c:	2800      	cmp	r0, #0
 800b31e:	d04e      	beq.n	800b3be <rcl_publisher_init+0x126>
 800b320:	4630      	mov	r0, r6
 800b322:	f006 fa99 	bl	8011858 <rcl_node_get_rmw_handle>
 800b326:	f105 0364 	add.w	r3, r5, #100	@ 0x64
 800b32a:	9300      	str	r3, [sp, #0]
 800b32c:	9a07      	ldr	r2, [sp, #28]
 800b32e:	6827      	ldr	r7, [r4, #0]
 800b330:	462b      	mov	r3, r5
 800b332:	4641      	mov	r1, r8
 800b334:	f001 f91e 	bl	800c574 <rmw_create_publisher>
 800b338:	6823      	ldr	r3, [r4, #0]
 800b33a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4
 800b33e:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b342:	b370      	cbz	r0, 800b3a2 <rcl_publisher_init+0x10a>
 800b344:	f103 0170 	add.w	r1, r3, #112	@ 0x70
 800b348:	f001 f9f0 	bl	800c72c <rmw_publisher_get_actual_qos>
 800b34c:	6823      	ldr	r3, [r4, #0]
 800b34e:	4607      	mov	r7, r0
 800b350:	b9d0      	cbnz	r0, 800b388 <rcl_publisher_init+0xf0>
 800b352:	f895 2048 	ldrb.w	r2, [r5, #72]	@ 0x48
 800b356:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 800b35a:	4629      	mov	r1, r5
 800b35c:	2270      	movs	r2, #112	@ 0x70
 800b35e:	4618      	mov	r0, r3
 800b360:	f00e fcab 	bl	8019cba <memcpy>
 800b364:	6832      	ldr	r2, [r6, #0]
 800b366:	f8c0 20c0 	str.w	r2, [r0, #192]	@ 0xc0
 800b36a:	9807      	ldr	r0, [sp, #28]
 800b36c:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 800b36e:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b370:	4798      	blx	r3
 800b372:	4638      	mov	r0, r7
 800b374:	b008      	add	sp, #32
 800b376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b37a:	270b      	movs	r7, #11
 800b37c:	4638      	mov	r0, r7
 800b37e:	b008      	add	sp, #32
 800b380:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b384:	27c8      	movs	r7, #200	@ 0xc8
 800b386:	e7a0      	b.n	800b2ca <rcl_publisher_init+0x32>
 800b388:	b18b      	cbz	r3, 800b3ae <rcl_publisher_init+0x116>
 800b38a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b38e:	b142      	cbz	r2, 800b3a2 <rcl_publisher_init+0x10a>
 800b390:	4630      	mov	r0, r6
 800b392:	f006 fa61 	bl	8011858 <rcl_node_get_rmw_handle>
 800b396:	6823      	ldr	r3, [r4, #0]
 800b398:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 800b39c:	f001 f9d4 	bl	800c748 <rmw_destroy_publisher>
 800b3a0:	6823      	ldr	r3, [r4, #0]
 800b3a2:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 800b3a4:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	4790      	blx	r2
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	6023      	str	r3, [r4, #0]
 800b3ae:	2701      	movs	r7, #1
 800b3b0:	e7db      	b.n	800b36a <rcl_publisher_init+0xd2>
 800b3b2:	2867      	cmp	r0, #103	@ 0x67
 800b3b4:	d0d9      	beq.n	800b36a <rcl_publisher_init+0xd2>
 800b3b6:	2869      	cmp	r0, #105	@ 0x69
 800b3b8:	d003      	beq.n	800b3c2 <rcl_publisher_init+0x12a>
 800b3ba:	280a      	cmp	r0, #10
 800b3bc:	d1f7      	bne.n	800b3ae <rcl_publisher_init+0x116>
 800b3be:	270a      	movs	r7, #10
 800b3c0:	e7d3      	b.n	800b36a <rcl_publisher_init+0xd2>
 800b3c2:	2767      	movs	r7, #103	@ 0x67
 800b3c4:	e7d1      	b.n	800b36a <rcl_publisher_init+0xd2>
 800b3c6:	bf00      	nop

0800b3c8 <rcl_publisher_get_default_options>:
 800b3c8:	b530      	push	{r4, r5, lr}
 800b3ca:	4912      	ldr	r1, [pc, #72]	@ (800b414 <rcl_publisher_get_default_options+0x4c>)
 800b3cc:	b083      	sub	sp, #12
 800b3ce:	2250      	movs	r2, #80	@ 0x50
 800b3d0:	4604      	mov	r4, r0
 800b3d2:	f00e fc72 	bl	8019cba <memcpy>
 800b3d6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b3da:	f000 ff85 	bl	800c2e8 <rcutils_get_default_allocator>
 800b3de:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 800b3e2:	f001 f849 	bl	800c478 <rmw_get_default_publisher_options>
 800b3e6:	2500      	movs	r5, #0
 800b3e8:	f10d 0007 	add.w	r0, sp, #7
 800b3ec:	f88d 5007 	strb.w	r5, [sp, #7]
 800b3f0:	f006 fa38 	bl	8011864 <rcl_get_disable_loaned_message>
 800b3f4:	b930      	cbnz	r0, 800b404 <rcl_publisher_get_default_options+0x3c>
 800b3f6:	f89d 5007 	ldrb.w	r5, [sp, #7]
 800b3fa:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800b3fe:	4620      	mov	r0, r4
 800b400:	b003      	add	sp, #12
 800b402:	bd30      	pop	{r4, r5, pc}
 800b404:	f000 ffc8 	bl	800c398 <rcutils_reset_error>
 800b408:	4620      	mov	r0, r4
 800b40a:	f884 506c 	strb.w	r5, [r4, #108]	@ 0x6c
 800b40e:	b003      	add	sp, #12
 800b410:	bd30      	pop	{r4, r5, pc}
 800b412:	bf00      	nop
 800b414:	0801cdf8 	.word	0x0801cdf8

0800b418 <rcl_publish>:
 800b418:	b308      	cbz	r0, 800b45e <rcl_publish+0x46>
 800b41a:	6803      	ldr	r3, [r0, #0]
 800b41c:	b570      	push	{r4, r5, r6, lr}
 800b41e:	4604      	mov	r4, r0
 800b420:	b1c3      	cbz	r3, 800b454 <rcl_publish+0x3c>
 800b422:	4616      	mov	r6, r2
 800b424:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b428:	b1a2      	cbz	r2, 800b454 <rcl_publish+0x3c>
 800b42a:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b42e:	460d      	mov	r5, r1
 800b430:	f005 fe42 	bl	80110b8 <rcl_context_is_valid>
 800b434:	b160      	cbz	r0, 800b450 <rcl_publish+0x38>
 800b436:	6823      	ldr	r3, [r4, #0]
 800b438:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b43c:	b150      	cbz	r0, 800b454 <rcl_publish+0x3c>
 800b43e:	b165      	cbz	r5, 800b45a <rcl_publish+0x42>
 800b440:	4632      	mov	r2, r6
 800b442:	4629      	mov	r1, r5
 800b444:	f001 f836 	bl	800c4b4 <rmw_publish>
 800b448:	3800      	subs	r0, #0
 800b44a:	bf18      	it	ne
 800b44c:	2001      	movne	r0, #1
 800b44e:	bd70      	pop	{r4, r5, r6, pc}
 800b450:	f000 ff84 	bl	800c35c <rcutils_error_is_set>
 800b454:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b458:	bd70      	pop	{r4, r5, r6, pc}
 800b45a:	200b      	movs	r0, #11
 800b45c:	bd70      	pop	{r4, r5, r6, pc}
 800b45e:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800b462:	4770      	bx	lr

0800b464 <rcl_publisher_is_valid>:
 800b464:	b1b0      	cbz	r0, 800b494 <rcl_publisher_is_valid+0x30>
 800b466:	6803      	ldr	r3, [r0, #0]
 800b468:	b510      	push	{r4, lr}
 800b46a:	4604      	mov	r4, r0
 800b46c:	b183      	cbz	r3, 800b490 <rcl_publisher_is_valid+0x2c>
 800b46e:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 800b472:	b16a      	cbz	r2, 800b490 <rcl_publisher_is_valid+0x2c>
 800b474:	f8d3 00c0 	ldr.w	r0, [r3, #192]	@ 0xc0
 800b478:	f005 fe1e 	bl	80110b8 <rcl_context_is_valid>
 800b47c:	b130      	cbz	r0, 800b48c <rcl_publisher_is_valid+0x28>
 800b47e:	6823      	ldr	r3, [r4, #0]
 800b480:	f8d3 00c4 	ldr.w	r0, [r3, #196]	@ 0xc4
 800b484:	3800      	subs	r0, #0
 800b486:	bf18      	it	ne
 800b488:	2001      	movne	r0, #1
 800b48a:	bd10      	pop	{r4, pc}
 800b48c:	f000 ff66 	bl	800c35c <rcutils_error_is_set>
 800b490:	2000      	movs	r0, #0
 800b492:	bd10      	pop	{r4, pc}
 800b494:	2000      	movs	r0, #0
 800b496:	4770      	bx	lr

0800b498 <rcl_publisher_is_valid_except_context>:
 800b498:	b130      	cbz	r0, 800b4a8 <rcl_publisher_is_valid_except_context+0x10>
 800b49a:	6800      	ldr	r0, [r0, #0]
 800b49c:	b120      	cbz	r0, 800b4a8 <rcl_publisher_is_valid_except_context+0x10>
 800b49e:	f8d0 00c4 	ldr.w	r0, [r0, #196]	@ 0xc4
 800b4a2:	3800      	subs	r0, #0
 800b4a4:	bf18      	it	ne
 800b4a6:	2001      	movne	r0, #1
 800b4a8:	4770      	bx	lr
 800b4aa:	bf00      	nop

0800b4ac <_rclc_check_for_new_data>:
 800b4ac:	2800      	cmp	r0, #0
 800b4ae:	d046      	beq.n	800b53e <_rclc_check_for_new_data+0x92>
 800b4b0:	b510      	push	{r4, lr}
 800b4b2:	7802      	ldrb	r2, [r0, #0]
 800b4b4:	b084      	sub	sp, #16
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	2a0a      	cmp	r2, #10
 800b4ba:	d842      	bhi.n	800b542 <_rclc_check_for_new_data+0x96>
 800b4bc:	e8df f002 	tbb	[pc, r2]
 800b4c0:	14181212 	.word	0x14181212
 800b4c4:	06060614 	.word	0x06060614
 800b4c8:	2e1a      	.short	0x2e1a
 800b4ca:	16          	.byte	0x16
 800b4cb:	00          	.byte	0x00
 800b4cc:	6a0a      	ldr	r2, [r1, #32]
 800b4ce:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800b4d0:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800b4d4:	3a00      	subs	r2, #0
 800b4d6:	bf18      	it	ne
 800b4d8:	2201      	movne	r2, #1
 800b4da:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800b4de:	2000      	movs	r0, #0
 800b4e0:	b004      	add	sp, #16
 800b4e2:	bd10      	pop	{r4, pc}
 800b4e4:	680a      	ldr	r2, [r1, #0]
 800b4e6:	e7f2      	b.n	800b4ce <_rclc_check_for_new_data+0x22>
 800b4e8:	698a      	ldr	r2, [r1, #24]
 800b4ea:	e7f0      	b.n	800b4ce <_rclc_check_for_new_data+0x22>
 800b4ec:	688a      	ldr	r2, [r1, #8]
 800b4ee:	e7ee      	b.n	800b4ce <_rclc_check_for_new_data+0x22>
 800b4f0:	690a      	ldr	r2, [r1, #16]
 800b4f2:	e7ec      	b.n	800b4ce <_rclc_check_for_new_data+0x22>
 800b4f4:	685c      	ldr	r4, [r3, #4]
 800b4f6:	4608      	mov	r0, r1
 800b4f8:	f104 0244 	add.w	r2, r4, #68	@ 0x44
 800b4fc:	f104 0143 	add.w	r1, r4, #67	@ 0x43
 800b500:	f104 0342 	add.w	r3, r4, #66	@ 0x42
 800b504:	e9cd 2101 	strd	r2, r1, [sp, #4]
 800b508:	9300      	str	r3, [sp, #0]
 800b50a:	f104 0240 	add.w	r2, r4, #64	@ 0x40
 800b50e:	f104 0341 	add.w	r3, r4, #65	@ 0x41
 800b512:	f104 0110 	add.w	r1, r4, #16
 800b516:	f008 f8b3 	bl	8013680 <rcl_action_client_wait_set_get_entities_ready>
 800b51a:	e7e1      	b.n	800b4e0 <_rclc_check_for_new_data+0x34>
 800b51c:	685c      	ldr	r4, [r3, #4]
 800b51e:	f104 0223 	add.w	r2, r4, #35	@ 0x23
 800b522:	f104 0322 	add.w	r3, r4, #34	@ 0x22
 800b526:	e9cd 3200 	strd	r3, r2, [sp]
 800b52a:	4608      	mov	r0, r1
 800b52c:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800b530:	f104 0220 	add.w	r2, r4, #32
 800b534:	f104 0110 	add.w	r1, r4, #16
 800b538:	f008 faa4 	bl	8013a84 <rcl_action_server_wait_set_get_entities_ready>
 800b53c:	e7d0      	b.n	800b4e0 <_rclc_check_for_new_data+0x34>
 800b53e:	200b      	movs	r0, #11
 800b540:	4770      	bx	lr
 800b542:	2001      	movs	r0, #1
 800b544:	e7cc      	b.n	800b4e0 <_rclc_check_for_new_data+0x34>
 800b546:	bf00      	nop

0800b548 <_rclc_take_new_data>:
 800b548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b54a:	b099      	sub	sp, #100	@ 0x64
 800b54c:	2800      	cmp	r0, #0
 800b54e:	f000 8082 	beq.w	800b656 <_rclc_take_new_data+0x10e>
 800b552:	7803      	ldrb	r3, [r0, #0]
 800b554:	4604      	mov	r4, r0
 800b556:	2b0a      	cmp	r3, #10
 800b558:	f200 815d 	bhi.w	800b816 <_rclc_take_new_data+0x2ce>
 800b55c:	e8df f003 	tbb	[pc, r3]
 800b560:	31531f1f 	.word	0x31531f1f
 800b564:	06060631 	.word	0x06060631
 800b568:	4555      	.short	0x4555
 800b56a:	53          	.byte	0x53
 800b56b:	00          	.byte	0x00
 800b56c:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b56e:	6a0b      	ldr	r3, [r1, #32]
 800b570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b574:	2b00      	cmp	r3, #0
 800b576:	d046      	beq.n	800b606 <_rclc_take_new_data+0xbe>
 800b578:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800b57c:	f104 0110 	add.w	r1, r4, #16
 800b580:	f006 fa86 	bl	8011a90 <rcl_take_request>
 800b584:	4605      	mov	r5, r0
 800b586:	2800      	cmp	r0, #0
 800b588:	d03d      	beq.n	800b606 <_rclc_take_new_data+0xbe>
 800b58a:	f240 2359 	movw	r3, #601	@ 0x259
 800b58e:	4298      	cmp	r0, r3
 800b590:	d128      	bne.n	800b5e4 <_rclc_take_new_data+0x9c>
 800b592:	2300      	movs	r3, #0
 800b594:	f884 3039 	strb.w	r3, [r4, #57]	@ 0x39
 800b598:	4628      	mov	r0, r5
 800b59a:	b019      	add	sp, #100	@ 0x64
 800b59c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b59e:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b5a0:	680b      	ldr	r3, [r1, #0]
 800b5a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5a6:	b373      	cbz	r3, 800b606 <_rclc_take_new_data+0xbe>
 800b5a8:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	aa0a      	add	r2, sp, #40	@ 0x28
 800b5b0:	f006 fc42 	bl	8011e38 <rcl_take>
 800b5b4:	4605      	mov	r5, r0
 800b5b6:	b330      	cbz	r0, 800b606 <_rclc_take_new_data+0xbe>
 800b5b8:	f240 1391 	movw	r3, #401	@ 0x191
 800b5bc:	4298      	cmp	r0, r3
 800b5be:	d0e8      	beq.n	800b592 <_rclc_take_new_data+0x4a>
 800b5c0:	e010      	b.n	800b5e4 <_rclc_take_new_data+0x9c>
 800b5c2:	6b42      	ldr	r2, [r0, #52]	@ 0x34
 800b5c4:	698b      	ldr	r3, [r1, #24]
 800b5c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5ca:	b1e3      	cbz	r3, 800b606 <_rclc_take_new_data+0xbe>
 800b5cc:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800b5d0:	f104 0110 	add.w	r1, r4, #16
 800b5d4:	f005 fce0 	bl	8010f98 <rcl_take_response>
 800b5d8:	4605      	mov	r5, r0
 800b5da:	b1a0      	cbz	r0, 800b606 <_rclc_take_new_data+0xbe>
 800b5dc:	f240 13f5 	movw	r3, #501	@ 0x1f5
 800b5e0:	4298      	cmp	r0, r3
 800b5e2:	d0d9      	beq.n	800b598 <_rclc_take_new_data+0x50>
 800b5e4:	f000 fed8 	bl	800c398 <rcutils_reset_error>
 800b5e8:	e7d6      	b.n	800b598 <_rclc_take_new_data+0x50>
 800b5ea:	6840      	ldr	r0, [r0, #4]
 800b5ec:	f890 3020 	ldrb.w	r3, [r0, #32]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d15f      	bne.n	800b6b4 <_rclc_take_new_data+0x16c>
 800b5f4:	f890 3022 	ldrb.w	r3, [r0, #34]	@ 0x22
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d179      	bne.n	800b6f0 <_rclc_take_new_data+0x1a8>
 800b5fc:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800b600:	2b00      	cmp	r3, #0
 800b602:	f040 8096 	bne.w	800b732 <_rclc_take_new_data+0x1ea>
 800b606:	2500      	movs	r5, #0
 800b608:	e7c6      	b.n	800b598 <_rclc_take_new_data+0x50>
 800b60a:	6840      	ldr	r0, [r0, #4]
 800b60c:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800b610:	2b00      	cmp	r3, #0
 800b612:	d138      	bne.n	800b686 <_rclc_take_new_data+0x13e>
 800b614:	69c3      	ldr	r3, [r0, #28]
 800b616:	b113      	cbz	r3, 800b61e <_rclc_take_new_data+0xd6>
 800b618:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800b61c:	b9fb      	cbnz	r3, 800b65e <_rclc_take_new_data+0x116>
 800b61e:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800b622:	2b00      	cmp	r3, #0
 800b624:	f040 80a8 	bne.w	800b778 <_rclc_take_new_data+0x230>
 800b628:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d0ea      	beq.n	800b606 <_rclc_take_new_data+0xbe>
 800b630:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
 800b632:	a90a      	add	r1, sp, #40	@ 0x28
 800b634:	3010      	adds	r0, #16
 800b636:	f007 ff07 	bl	8013448 <rcl_action_take_result_response>
 800b63a:	4605      	mov	r5, r0
 800b63c:	2800      	cmp	r0, #0
 800b63e:	d1d1      	bne.n	800b5e4 <_rclc_take_new_data+0x9c>
 800b640:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b644:	6860      	ldr	r0, [r4, #4]
 800b646:	f008 fb47 	bl	8013cd8 <rclc_action_find_handle_by_result_request_sequence_number>
 800b64a:	2800      	cmp	r0, #0
 800b64c:	d0db      	beq.n	800b606 <_rclc_take_new_data+0xbe>
 800b64e:	2301      	movs	r3, #1
 800b650:	f880 3023 	strb.w	r3, [r0, #35]	@ 0x23
 800b654:	e7d7      	b.n	800b606 <_rclc_take_new_data+0xbe>
 800b656:	250b      	movs	r5, #11
 800b658:	4628      	mov	r0, r5
 800b65a:	b019      	add	sp, #100	@ 0x64
 800b65c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b65e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800b660:	3010      	adds	r0, #16
 800b662:	f007 ff6d 	bl	8013540 <rcl_action_take_feedback>
 800b666:	4605      	mov	r5, r0
 800b668:	2800      	cmp	r0, #0
 800b66a:	d1bb      	bne.n	800b5e4 <_rclc_take_new_data+0x9c>
 800b66c:	6860      	ldr	r0, [r4, #4]
 800b66e:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800b670:	f008 faf0 	bl	8013c54 <rclc_action_find_goal_handle_by_uuid>
 800b674:	4603      	mov	r3, r0
 800b676:	2800      	cmp	r0, #0
 800b678:	f000 80c4 	beq.w	800b804 <_rclc_take_new_data+0x2bc>
 800b67c:	2201      	movs	r2, #1
 800b67e:	6860      	ldr	r0, [r4, #4]
 800b680:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
 800b684:	e7cb      	b.n	800b61e <_rclc_take_new_data+0xd6>
 800b686:	aa04      	add	r2, sp, #16
 800b688:	a90a      	add	r1, sp, #40	@ 0x28
 800b68a:	3010      	adds	r0, #16
 800b68c:	f007 fe6c 	bl	8013368 <rcl_action_take_goal_response>
 800b690:	4605      	mov	r5, r0
 800b692:	2800      	cmp	r0, #0
 800b694:	d1a6      	bne.n	800b5e4 <_rclc_take_new_data+0x9c>
 800b696:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b69a:	6860      	ldr	r0, [r4, #4]
 800b69c:	f008 fb0a 	bl	8013cb4 <rclc_action_find_handle_by_goal_request_sequence_number>
 800b6a0:	b130      	cbz	r0, 800b6b0 <_rclc_take_new_data+0x168>
 800b6a2:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800b6a6:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800b6aa:	2201      	movs	r2, #1
 800b6ac:	f880 2020 	strb.w	r2, [r0, #32]
 800b6b0:	6860      	ldr	r0, [r4, #4]
 800b6b2:	e7af      	b.n	800b614 <_rclc_take_new_data+0xcc>
 800b6b4:	f008 faa8 	bl	8013c08 <rclc_action_take_goal_handle>
 800b6b8:	4606      	mov	r6, r0
 800b6ba:	6860      	ldr	r0, [r4, #4]
 800b6bc:	2e00      	cmp	r6, #0
 800b6be:	d099      	beq.n	800b5f4 <_rclc_take_new_data+0xac>
 800b6c0:	6070      	str	r0, [r6, #4]
 800b6c2:	69f2      	ldr	r2, [r6, #28]
 800b6c4:	f106 0128 	add.w	r1, r6, #40	@ 0x28
 800b6c8:	3010      	adds	r0, #16
 800b6ca:	f008 f869 	bl	80137a0 <rcl_action_take_goal_request>
 800b6ce:	4605      	mov	r5, r0
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	f040 8099 	bne.w	800b808 <_rclc_take_new_data+0x2c0>
 800b6d6:	69f7      	ldr	r7, [r6, #28]
 800b6d8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800b6da:	7235      	strb	r5, [r6, #8]
 800b6dc:	f8c6 0009 	str.w	r0, [r6, #9]
 800b6e0:	f8c6 100d 	str.w	r1, [r6, #13]
 800b6e4:	6860      	ldr	r0, [r4, #4]
 800b6e6:	f8c6 2011 	str.w	r2, [r6, #17]
 800b6ea:	f8c6 3015 	str.w	r3, [r6, #21]
 800b6ee:	e781      	b.n	800b5f4 <_rclc_take_new_data+0xac>
 800b6f0:	aa04      	add	r2, sp, #16
 800b6f2:	3010      	adds	r0, #16
 800b6f4:	a90a      	add	r1, sp, #40	@ 0x28
 800b6f6:	f008 f8c3 	bl	8013880 <rcl_action_take_result_request>
 800b6fa:	4605      	mov	r5, r0
 800b6fc:	2800      	cmp	r0, #0
 800b6fe:	f47f af71 	bne.w	800b5e4 <_rclc_take_new_data+0x9c>
 800b702:	6860      	ldr	r0, [r4, #4]
 800b704:	a904      	add	r1, sp, #16
 800b706:	f008 faa5 	bl	8013c54 <rclc_action_find_goal_handle_by_uuid>
 800b70a:	4607      	mov	r7, r0
 800b70c:	b160      	cbz	r0, 800b728 <_rclc_take_new_data+0x1e0>
 800b70e:	ad0a      	add	r5, sp, #40	@ 0x28
 800b710:	f100 0640 	add.w	r6, r0, #64	@ 0x40
 800b714:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b716:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800b718:	e895 0003 	ldmia.w	r5, {r0, r1}
 800b71c:	f04f 0c02 	mov.w	ip, #2
 800b720:	e886 0003 	stmia.w	r6, {r0, r1}
 800b724:	f887 c008 	strb.w	ip, [r7, #8]
 800b728:	6860      	ldr	r0, [r4, #4]
 800b72a:	2300      	movs	r3, #0
 800b72c:	f880 3022 	strb.w	r3, [r0, #34]	@ 0x22
 800b730:	e764      	b.n	800b5fc <_rclc_take_new_data+0xb4>
 800b732:	ae04      	add	r6, sp, #16
 800b734:	aa0a      	add	r2, sp, #40	@ 0x28
 800b736:	3010      	adds	r0, #16
 800b738:	4631      	mov	r1, r6
 800b73a:	f008 f8df 	bl	80138fc <rcl_action_take_cancel_request>
 800b73e:	4605      	mov	r5, r0
 800b740:	2800      	cmp	r0, #0
 800b742:	f47f af4f 	bne.w	800b5e4 <_rclc_take_new_data+0x9c>
 800b746:	6860      	ldr	r0, [r4, #4]
 800b748:	a90a      	add	r1, sp, #40	@ 0x28
 800b74a:	f008 fa83 	bl	8013c54 <rclc_action_find_goal_handle_by_uuid>
 800b74e:	4605      	mov	r5, r0
 800b750:	2800      	cmp	r0, #0
 800b752:	d04c      	beq.n	800b7ee <_rclc_take_new_data+0x2a6>
 800b754:	f990 0008 	ldrsb.w	r0, [r0, #8]
 800b758:	2101      	movs	r1, #1
 800b75a:	f008 fa03 	bl	8013b64 <rcl_action_transition_goal_state>
 800b75e:	2803      	cmp	r0, #3
 800b760:	4607      	mov	r7, r0
 800b762:	d139      	bne.n	800b7d8 <_rclc_take_new_data+0x290>
 800b764:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800b766:	f105 0458 	add.w	r4, r5, #88	@ 0x58
 800b76a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b76c:	e896 0003 	ldmia.w	r6, {r0, r1}
 800b770:	e884 0003 	stmia.w	r4, {r0, r1}
 800b774:	722f      	strb	r7, [r5, #8]
 800b776:	e746      	b.n	800b606 <_rclc_take_new_data+0xbe>
 800b778:	f100 0230 	add.w	r2, r0, #48	@ 0x30
 800b77c:	a90a      	add	r1, sp, #40	@ 0x28
 800b77e:	3010      	adds	r0, #16
 800b780:	f007 fea0 	bl	80134c4 <rcl_action_take_cancel_response>
 800b784:	4605      	mov	r5, r0
 800b786:	2800      	cmp	r0, #0
 800b788:	f47f af2c 	bne.w	800b5e4 <_rclc_take_new_data+0x9c>
 800b78c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b790:	6860      	ldr	r0, [r4, #4]
 800b792:	f008 fab3 	bl	8013cfc <rclc_action_find_handle_by_cancel_request_sequence_number>
 800b796:	4606      	mov	r6, r0
 800b798:	6860      	ldr	r0, [r4, #4]
 800b79a:	2e00      	cmp	r6, #0
 800b79c:	f43f af44 	beq.w	800b628 <_rclc_take_new_data+0xe0>
 800b7a0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800b7a2:	2701      	movs	r7, #1
 800b7a4:	84b7      	strh	r7, [r6, #36]	@ 0x24
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	f43f af3e 	beq.w	800b628 <_rclc_take_new_data+0xe0>
 800b7ac:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800b7ae:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800b7b2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800b7b6:	f008 fa4d 	bl	8013c54 <rclc_action_find_goal_handle_by_uuid>
 800b7ba:	b138      	cbz	r0, 800b7cc <_rclc_take_new_data+0x284>
 800b7bc:	6860      	ldr	r0, [r4, #4]
 800b7be:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800b7c0:	f886 7025 	strb.w	r7, [r6, #37]	@ 0x25
 800b7c4:	3501      	adds	r5, #1
 800b7c6:	42ab      	cmp	r3, r5
 800b7c8:	d8f0      	bhi.n	800b7ac <_rclc_take_new_data+0x264>
 800b7ca:	e72d      	b.n	800b628 <_rclc_take_new_data+0xe0>
 800b7cc:	6860      	ldr	r0, [r4, #4]
 800b7ce:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800b7d0:	3501      	adds	r5, #1
 800b7d2:	42ab      	cmp	r3, r5
 800b7d4:	d8ea      	bhi.n	800b7ac <_rclc_take_new_data+0x264>
 800b7d6:	e727      	b.n	800b628 <_rclc_take_new_data+0xe0>
 800b7d8:	ab06      	add	r3, sp, #24
 800b7da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b7dc:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b7e0:	2103      	movs	r1, #3
 800b7e2:	e896 000c 	ldmia.w	r6, {r2, r3}
 800b7e6:	6860      	ldr	r0, [r4, #4]
 800b7e8:	f008 fafe 	bl	8013de8 <rclc_action_server_goal_cancel_reject>
 800b7ec:	e70b      	b.n	800b606 <_rclc_take_new_data+0xbe>
 800b7ee:	ab06      	add	r3, sp, #24
 800b7f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b7f2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800b7f6:	2102      	movs	r1, #2
 800b7f8:	e896 000c 	ldmia.w	r6, {r2, r3}
 800b7fc:	6860      	ldr	r0, [r4, #4]
 800b7fe:	f008 faf3 	bl	8013de8 <rclc_action_server_goal_cancel_reject>
 800b802:	e700      	b.n	800b606 <_rclc_take_new_data+0xbe>
 800b804:	6860      	ldr	r0, [r4, #4]
 800b806:	e70a      	b.n	800b61e <_rclc_take_new_data+0xd6>
 800b808:	6860      	ldr	r0, [r4, #4]
 800b80a:	4631      	mov	r1, r6
 800b80c:	f008 fa0c 	bl	8013c28 <rclc_action_remove_used_goal_handle>
 800b810:	f000 fdc2 	bl	800c398 <rcutils_reset_error>
 800b814:	e6c0      	b.n	800b598 <_rclc_take_new_data+0x50>
 800b816:	2501      	movs	r5, #1
 800b818:	e6be      	b.n	800b598 <_rclc_take_new_data+0x50>
 800b81a:	bf00      	nop

0800b81c <rclc_executor_trigger_any>:
 800b81c:	4603      	mov	r3, r0
 800b81e:	b370      	cbz	r0, 800b87e <rclc_executor_trigger_any+0x62>
 800b820:	b379      	cbz	r1, 800b882 <rclc_executor_trigger_any+0x66>
 800b822:	f890 0038 	ldrb.w	r0, [r0, #56]	@ 0x38
 800b826:	2200      	movs	r2, #0
 800b828:	b350      	cbz	r0, 800b880 <rclc_executor_trigger_any+0x64>
 800b82a:	b430      	push	{r4, r5}
 800b82c:	f893 c000 	ldrb.w	ip, [r3]
 800b830:	f1bc 0f08 	cmp.w	ip, #8
 800b834:	d017      	beq.n	800b866 <rclc_executor_trigger_any+0x4a>
 800b836:	f1bc 0f09 	cmp.w	ip, #9
 800b83a:	d00d      	beq.n	800b858 <rclc_executor_trigger_any+0x3c>
 800b83c:	f893 0039 	ldrb.w	r0, [r3, #57]	@ 0x39
 800b840:	b940      	cbnz	r0, 800b854 <rclc_executor_trigger_any+0x38>
 800b842:	3201      	adds	r2, #1
 800b844:	4291      	cmp	r1, r2
 800b846:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800b84a:	d003      	beq.n	800b854 <rclc_executor_trigger_any+0x38>
 800b84c:	f893 0038 	ldrb.w	r0, [r3, #56]	@ 0x38
 800b850:	2800      	cmp	r0, #0
 800b852:	d1eb      	bne.n	800b82c <rclc_executor_trigger_any+0x10>
 800b854:	bc30      	pop	{r4, r5}
 800b856:	4770      	bx	lr
 800b858:	685c      	ldr	r4, [r3, #4]
 800b85a:	6a25      	ldr	r5, [r4, #32]
 800b85c:	2d00      	cmp	r5, #0
 800b85e:	d1f9      	bne.n	800b854 <rclc_executor_trigger_any+0x38>
 800b860:	f894 0024 	ldrb.w	r0, [r4, #36]	@ 0x24
 800b864:	e7ec      	b.n	800b840 <rclc_executor_trigger_any+0x24>
 800b866:	685c      	ldr	r4, [r3, #4]
 800b868:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 800b86a:	f035 457f 	bics.w	r5, r5, #4278190080	@ 0xff000000
 800b86e:	d1f1      	bne.n	800b854 <rclc_executor_trigger_any+0x38>
 800b870:	f894 0044 	ldrb.w	r0, [r4, #68]	@ 0x44
 800b874:	2800      	cmp	r0, #0
 800b876:	d1ed      	bne.n	800b854 <rclc_executor_trigger_any+0x38>
 800b878:	f894 0043 	ldrb.w	r0, [r4, #67]	@ 0x43
 800b87c:	e7e0      	b.n	800b840 <rclc_executor_trigger_any+0x24>
 800b87e:	4770      	bx	lr
 800b880:	4770      	bx	lr
 800b882:	4608      	mov	r0, r1
 800b884:	4770      	bx	lr
 800b886:	bf00      	nop

0800b888 <_rclc_execute>:
 800b888:	2800      	cmp	r0, #0
 800b88a:	f000 80dc 	beq.w	800ba46 <_rclc_execute+0x1be>
 800b88e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b890:	7843      	ldrb	r3, [r0, #1]
 800b892:	b087      	sub	sp, #28
 800b894:	4604      	mov	r4, r0
 800b896:	b123      	cbz	r3, 800b8a2 <_rclc_execute+0x1a>
 800b898:	2b01      	cmp	r3, #1
 800b89a:	d01c      	beq.n	800b8d6 <_rclc_execute+0x4e>
 800b89c:	2000      	movs	r0, #0
 800b89e:	b007      	add	sp, #28
 800b8a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8a2:	7803      	ldrb	r3, [r0, #0]
 800b8a4:	2b08      	cmp	r3, #8
 800b8a6:	f000 80a0 	beq.w	800b9ea <_rclc_execute+0x162>
 800b8aa:	2b09      	cmp	r3, #9
 800b8ac:	d024      	beq.n	800b8f8 <_rclc_execute+0x70>
 800b8ae:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800b8b2:	2800      	cmp	r0, #0
 800b8b4:	d0f2      	beq.n	800b89c <_rclc_execute+0x14>
 800b8b6:	2b0a      	cmp	r3, #10
 800b8b8:	f200 815a 	bhi.w	800bb70 <_rclc_execute+0x2e8>
 800b8bc:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b8c0:	008e006f 	.word	0x008e006f
 800b8c4:	006f007c 	.word	0x006f007c
 800b8c8:	00590073 	.word	0x00590073
 800b8cc:	00590059 	.word	0x00590059
 800b8d0:	01580158 	.word	0x01580158
 800b8d4:	0079      	.short	0x0079
 800b8d6:	7803      	ldrb	r3, [r0, #0]
 800b8d8:	2b0a      	cmp	r3, #10
 800b8da:	f200 8149 	bhi.w	800bb70 <_rclc_execute+0x2e8>
 800b8de:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b8e2:	00f9      	.short	0x00f9
 800b8e4:	006b007b 	.word	0x006b007b
 800b8e8:	0062005e 	.word	0x0062005e
 800b8ec:	00480048 	.word	0x00480048
 800b8f0:	01000048 	.word	0x01000048
 800b8f4:	00680102 	.word	0x00680102
 800b8f8:	6840      	ldr	r0, [r0, #4]
 800b8fa:	6a02      	ldr	r2, [r0, #32]
 800b8fc:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800b900:	2a00      	cmp	r2, #0
 800b902:	f040 80f3 	bne.w	800baec <_rclc_execute+0x264>
 800b906:	2b00      	cmp	r3, #0
 800b908:	d0c8      	beq.n	800b89c <_rclc_execute+0x14>
 800b90a:	e003      	b.n	800b914 <_rclc_execute+0x8c>
 800b90c:	6858      	ldr	r0, [r3, #4]
 800b90e:	f008 f98b 	bl	8013c28 <rclc_action_remove_used_goal_handle>
 800b912:	6860      	ldr	r0, [r4, #4]
 800b914:	f008 f9c2 	bl	8013c9c <rclc_action_find_first_terminated_handle>
 800b918:	4603      	mov	r3, r0
 800b91a:	4601      	mov	r1, r0
 800b91c:	2800      	cmp	r0, #0
 800b91e:	d1f5      	bne.n	800b90c <_rclc_execute+0x84>
 800b920:	6860      	ldr	r0, [r4, #4]
 800b922:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
 800b926:	f890 3020 	ldrb.w	r3, [r0, #32]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	f000 80eb 	beq.w	800bb06 <_rclc_execute+0x27e>
 800b930:	f241 0604 	movw	r6, #4100	@ 0x1004
 800b934:	2701      	movs	r7, #1
 800b936:	e007      	b.n	800b948 <_rclc_execute+0xc0>
 800b938:	4628      	mov	r0, r5
 800b93a:	f008 fa09 	bl	8013d50 <rclc_action_server_response_goal_request>
 800b93e:	6860      	ldr	r0, [r4, #4]
 800b940:	4629      	mov	r1, r5
 800b942:	f008 f971 	bl	8013c28 <rclc_action_remove_used_goal_handle>
 800b946:	6860      	ldr	r0, [r4, #4]
 800b948:	2100      	movs	r1, #0
 800b94a:	f008 f99b 	bl	8013c84 <rclc_action_find_first_handle_by_status>
 800b94e:	4605      	mov	r5, r0
 800b950:	2800      	cmp	r0, #0
 800b952:	f000 80d5 	beq.w	800bb00 <_rclc_execute+0x278>
 800b956:	6863      	ldr	r3, [r4, #4]
 800b958:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b95a:	699b      	ldr	r3, [r3, #24]
 800b95c:	4798      	blx	r3
 800b95e:	42b0      	cmp	r0, r6
 800b960:	f04f 0100 	mov.w	r1, #0
 800b964:	d1e8      	bne.n	800b938 <_rclc_execute+0xb0>
 800b966:	2101      	movs	r1, #1
 800b968:	4628      	mov	r0, r5
 800b96a:	f008 f9f1 	bl	8013d50 <rclc_action_server_response_goal_request>
 800b96e:	722f      	strb	r7, [r5, #8]
 800b970:	e7e9      	b.n	800b946 <_rclc_execute+0xbe>
 800b972:	2b06      	cmp	r3, #6
 800b974:	68a0      	ldr	r0, [r4, #8]
 800b976:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800b978:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 800b97a:	f000 80bb 	beq.w	800baf4 <_rclc_execute+0x26c>
 800b97e:	2b07      	cmp	r3, #7
 800b980:	f000 80f1 	beq.w	800bb66 <_rclc_execute+0x2de>
 800b984:	47b0      	blx	r6
 800b986:	f104 0510 	add.w	r5, r4, #16
 800b98a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800b98c:	6860      	ldr	r0, [r4, #4]
 800b98e:	4629      	mov	r1, r5
 800b990:	f006 f8ce 	bl	8011b30 <rcl_send_response>
 800b994:	2802      	cmp	r0, #2
 800b996:	d117      	bne.n	800b9c8 <_rclc_execute+0x140>
 800b998:	f000 fcfe 	bl	800c398 <rcutils_reset_error>
 800b99c:	e77e      	b.n	800b89c <_rclc_execute+0x14>
 800b99e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b9a0:	68a0      	ldr	r0, [r4, #8]
 800b9a2:	4798      	blx	r3
 800b9a4:	e77a      	b.n	800b89c <_rclc_execute+0x14>
 800b9a6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b9a8:	68a0      	ldr	r0, [r4, #8]
 800b9aa:	f104 0110 	add.w	r1, r4, #16
 800b9ae:	4798      	blx	r3
 800b9b0:	e774      	b.n	800b89c <_rclc_execute+0x14>
 800b9b2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b9b4:	4798      	blx	r3
 800b9b6:	e771      	b.n	800b89c <_rclc_execute+0x14>
 800b9b8:	6860      	ldr	r0, [r4, #4]
 800b9ba:	f006 fd81 	bl	80124c0 <rcl_timer_call>
 800b9be:	f240 3321 	movw	r3, #801	@ 0x321
 800b9c2:	4298      	cmp	r0, r3
 800b9c4:	f43f af6a 	beq.w	800b89c <_rclc_execute+0x14>
 800b9c8:	2800      	cmp	r0, #0
 800b9ca:	f43f af68 	beq.w	800b89e <_rclc_execute+0x16>
 800b9ce:	9005      	str	r0, [sp, #20]
 800b9d0:	f000 fce2 	bl	800c398 <rcutils_reset_error>
 800b9d4:	9805      	ldr	r0, [sp, #20]
 800b9d6:	e762      	b.n	800b89e <_rclc_execute+0x16>
 800b9d8:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800b9dc:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	@ 0x2c
 800b9e0:	2800      	cmp	r0, #0
 800b9e2:	d0e4      	beq.n	800b9ae <_rclc_execute+0x126>
 800b9e4:	68a0      	ldr	r0, [r4, #8]
 800b9e6:	4798      	blx	r3
 800b9e8:	e758      	b.n	800b89c <_rclc_execute+0x14>
 800b9ea:	6840      	ldr	r0, [r0, #4]
 800b9ec:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800b9ee:	f033 437f 	bics.w	r3, r3, #4278190080	@ 0xff000000
 800b9f2:	d107      	bne.n	800ba04 <_rclc_execute+0x17c>
 800b9f4:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800b9f8:	b923      	cbnz	r3, 800ba04 <_rclc_execute+0x17c>
 800b9fa:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	f43f af4c 	beq.w	800b89c <_rclc_execute+0x14>
 800ba04:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 800ba08:	b303      	cbz	r3, 800ba4c <_rclc_execute+0x1c4>
 800ba0a:	2600      	movs	r6, #0
 800ba0c:	2701      	movs	r7, #1
 800ba0e:	e004      	b.n	800ba1a <_rclc_execute+0x192>
 800ba10:	f008 f8d4 	bl	8013bbc <rclc_action_send_result_request>
 800ba14:	b990      	cbnz	r0, 800ba3c <_rclc_execute+0x1b4>
 800ba16:	722f      	strb	r7, [r5, #8]
 800ba18:	6860      	ldr	r0, [r4, #4]
 800ba1a:	f008 f981 	bl	8013d20 <rclc_action_find_first_handle_with_goal_response>
 800ba1e:	4605      	mov	r5, r0
 800ba20:	b198      	cbz	r0, 800ba4a <_rclc_execute+0x1c2>
 800ba22:	6863      	ldr	r3, [r4, #4]
 800ba24:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ba26:	699b      	ldr	r3, [r3, #24]
 800ba28:	f895 1021 	ldrb.w	r1, [r5, #33]	@ 0x21
 800ba2c:	f885 6020 	strb.w	r6, [r5, #32]
 800ba30:	4798      	blx	r3
 800ba32:	f895 3021 	ldrb.w	r3, [r5, #33]	@ 0x21
 800ba36:	4628      	mov	r0, r5
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d1e9      	bne.n	800ba10 <_rclc_execute+0x188>
 800ba3c:	6860      	ldr	r0, [r4, #4]
 800ba3e:	4629      	mov	r1, r5
 800ba40:	f008 f8f2 	bl	8013c28 <rclc_action_remove_used_goal_handle>
 800ba44:	e7e8      	b.n	800ba18 <_rclc_execute+0x190>
 800ba46:	200b      	movs	r0, #11
 800ba48:	4770      	bx	lr
 800ba4a:	6860      	ldr	r0, [r4, #4]
 800ba4c:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800ba50:	b18b      	cbz	r3, 800ba76 <_rclc_execute+0x1ee>
 800ba52:	68c5      	ldr	r5, [r0, #12]
 800ba54:	b32d      	cbz	r5, 800baa2 <_rclc_execute+0x21a>
 800ba56:	2600      	movs	r6, #0
 800ba58:	f895 3022 	ldrb.w	r3, [r5, #34]	@ 0x22
 800ba5c:	b143      	cbz	r3, 800ba70 <_rclc_execute+0x1e8>
 800ba5e:	69c3      	ldr	r3, [r0, #28]
 800ba60:	f885 6022 	strb.w	r6, [r5, #34]	@ 0x22
 800ba64:	b123      	cbz	r3, 800ba70 <_rclc_execute+0x1e8>
 800ba66:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 800ba68:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ba6a:	4628      	mov	r0, r5
 800ba6c:	4798      	blx	r3
 800ba6e:	6860      	ldr	r0, [r4, #4]
 800ba70:	682d      	ldr	r5, [r5, #0]
 800ba72:	2d00      	cmp	r5, #0
 800ba74:	d1f0      	bne.n	800ba58 <_rclc_execute+0x1d0>
 800ba76:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800ba7a:	b193      	cbz	r3, 800baa2 <_rclc_execute+0x21a>
 800ba7c:	68c5      	ldr	r5, [r0, #12]
 800ba7e:	b185      	cbz	r5, 800baa2 <_rclc_execute+0x21a>
 800ba80:	2600      	movs	r6, #0
 800ba82:	f895 3024 	ldrb.w	r3, [r5, #36]	@ 0x24
 800ba86:	b14b      	cbz	r3, 800ba9c <_rclc_execute+0x214>
 800ba88:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 800ba8a:	f885 6024 	strb.w	r6, [r5, #36]	@ 0x24
 800ba8e:	b12b      	cbz	r3, 800ba9c <_rclc_execute+0x214>
 800ba90:	4628      	mov	r0, r5
 800ba92:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ba94:	f895 1025 	ldrb.w	r1, [r5, #37]	@ 0x25
 800ba98:	4798      	blx	r3
 800ba9a:	6860      	ldr	r0, [r4, #4]
 800ba9c:	682d      	ldr	r5, [r5, #0]
 800ba9e:	2d00      	cmp	r5, #0
 800baa0:	d1ef      	bne.n	800ba82 <_rclc_execute+0x1fa>
 800baa2:	f890 3043 	ldrb.w	r3, [r0, #67]	@ 0x43
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	f43f aef8 	beq.w	800b89c <_rclc_execute+0x14>
 800baac:	2700      	movs	r7, #0
 800baae:	e00b      	b.n	800bac8 <_rclc_execute+0x240>
 800bab0:	6863      	ldr	r3, [r4, #4]
 800bab2:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bab4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800bab6:	6a1e      	ldr	r6, [r3, #32]
 800bab8:	f885 7023 	strb.w	r7, [r5, #35]	@ 0x23
 800babc:	47b0      	blx	r6
 800babe:	6860      	ldr	r0, [r4, #4]
 800bac0:	4629      	mov	r1, r5
 800bac2:	f008 f8b1 	bl	8013c28 <rclc_action_remove_used_goal_handle>
 800bac6:	6860      	ldr	r0, [r4, #4]
 800bac8:	f008 f936 	bl	8013d38 <rclc_action_find_first_handle_with_result_response>
 800bacc:	4605      	mov	r5, r0
 800bace:	2800      	cmp	r0, #0
 800bad0:	d1ee      	bne.n	800bab0 <_rclc_execute+0x228>
 800bad2:	e6e3      	b.n	800b89c <_rclc_execute+0x14>
 800bad4:	f890 0039 	ldrb.w	r0, [r0, #57]	@ 0x39
 800bad8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800bada:	2800      	cmp	r0, #0
 800badc:	f43f af61 	beq.w	800b9a2 <_rclc_execute+0x11a>
 800bae0:	e75e      	b.n	800b9a0 <_rclc_execute+0x118>
 800bae2:	6840      	ldr	r0, [r0, #4]
 800bae4:	e78e      	b.n	800ba04 <_rclc_execute+0x17c>
 800bae6:	6840      	ldr	r0, [r0, #4]
 800bae8:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 800baec:	2b00      	cmp	r3, #0
 800baee:	f43f af1a 	beq.w	800b926 <_rclc_execute+0x9e>
 800baf2:	e70f      	b.n	800b914 <_rclc_execute+0x8c>
 800baf4:	f104 0510 	add.w	r5, r4, #16
 800baf8:	460a      	mov	r2, r1
 800bafa:	4629      	mov	r1, r5
 800bafc:	47b0      	blx	r6
 800bafe:	e744      	b.n	800b98a <_rclc_execute+0x102>
 800bb00:	6860      	ldr	r0, [r4, #4]
 800bb02:	f880 5020 	strb.w	r5, [r0, #32]
 800bb06:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	f43f aec6 	beq.w	800b89c <_rclc_execute+0x14>
 800bb10:	68c5      	ldr	r5, [r0, #12]
 800bb12:	b325      	cbz	r5, 800bb5e <_rclc_execute+0x2d6>
 800bb14:	2602      	movs	r6, #2
 800bb16:	e001      	b.n	800bb1c <_rclc_execute+0x294>
 800bb18:	682d      	ldr	r5, [r5, #0]
 800bb1a:	b305      	cbz	r5, 800bb5e <_rclc_execute+0x2d6>
 800bb1c:	f995 3008 	ldrsb.w	r3, [r5, #8]
 800bb20:	2b03      	cmp	r3, #3
 800bb22:	d1f9      	bne.n	800bb18 <_rclc_execute+0x290>
 800bb24:	69c3      	ldr	r3, [r0, #28]
 800bb26:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bb28:	4628      	mov	r0, r5
 800bb2a:	4798      	blx	r3
 800bb2c:	4603      	mov	r3, r0
 800bb2e:	f105 0260 	add.w	r2, r5, #96	@ 0x60
 800bb32:	4628      	mov	r0, r5
 800bb34:	f885 3025 	strb.w	r3, [r5, #37]	@ 0x25
 800bb38:	b11b      	cbz	r3, 800bb42 <_rclc_execute+0x2ba>
 800bb3a:	f008 f929 	bl	8013d90 <rclc_action_server_goal_cancel_accept>
 800bb3e:	6860      	ldr	r0, [r4, #4]
 800bb40:	e7ea      	b.n	800bb18 <_rclc_execute+0x290>
 800bb42:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 800bb44:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800bb48:	f105 0758 	add.w	r7, r5, #88	@ 0x58
 800bb4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb50:	6860      	ldr	r0, [r4, #4]
 800bb52:	2101      	movs	r1, #1
 800bb54:	f008 f948 	bl	8013de8 <rclc_action_server_goal_cancel_reject>
 800bb58:	722e      	strb	r6, [r5, #8]
 800bb5a:	6860      	ldr	r0, [r4, #4]
 800bb5c:	e7dc      	b.n	800bb18 <_rclc_execute+0x290>
 800bb5e:	2300      	movs	r3, #0
 800bb60:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
 800bb64:	e69a      	b.n	800b89c <_rclc_execute+0x14>
 800bb66:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800bb68:	47b0      	blx	r6
 800bb6a:	f104 0510 	add.w	r5, r4, #16
 800bb6e:	e70c      	b.n	800b98a <_rclc_execute+0x102>
 800bb70:	2001      	movs	r0, #1
 800bb72:	e694      	b.n	800b89e <_rclc_execute+0x16>

0800bb74 <rclc_executor_get_zero_initialized_executor>:
 800bb74:	b510      	push	{r4, lr}
 800bb76:	4903      	ldr	r1, [pc, #12]	@ (800bb84 <rclc_executor_get_zero_initialized_executor+0x10>)
 800bb78:	4604      	mov	r4, r0
 800bb7a:	2290      	movs	r2, #144	@ 0x90
 800bb7c:	f00e f89d 	bl	8019cba <memcpy>
 800bb80:	4620      	mov	r0, r4
 800bb82:	bd10      	pop	{r4, pc}
 800bb84:	0801ce48 	.word	0x0801ce48

0800bb88 <rclc_executor_init>:
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	d05a      	beq.n	800bc42 <rclc_executor_init+0xba>
 800bb8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb90:	460d      	mov	r5, r1
 800bb92:	b0b2      	sub	sp, #200	@ 0xc8
 800bb94:	2900      	cmp	r1, #0
 800bb96:	d050      	beq.n	800bc3a <rclc_executor_init+0xb2>
 800bb98:	4604      	mov	r4, r0
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	4616      	mov	r6, r2
 800bb9e:	461f      	mov	r7, r3
 800bba0:	f000 fbce 	bl	800c340 <rcutils_allocator_is_valid>
 800bba4:	2800      	cmp	r0, #0
 800bba6:	d048      	beq.n	800bc3a <rclc_executor_init+0xb2>
 800bba8:	2e00      	cmp	r6, #0
 800bbaa:	d046      	beq.n	800bc3a <rclc_executor_init+0xb2>
 800bbac:	492a      	ldr	r1, [pc, #168]	@ (800bc58 <rclc_executor_init+0xd0>)
 800bbae:	2290      	movs	r2, #144	@ 0x90
 800bbb0:	a80e      	add	r0, sp, #56	@ 0x38
 800bbb2:	f00e f882 	bl	8019cba <memcpy>
 800bbb6:	a90e      	add	r1, sp, #56	@ 0x38
 800bbb8:	2290      	movs	r2, #144	@ 0x90
 800bbba:	4620      	mov	r0, r4
 800bbbc:	f00e f87d 	bl	8019cba <memcpy>
 800bbc0:	6065      	str	r5, [r4, #4]
 800bbc2:	4668      	mov	r0, sp
 800bbc4:	60e6      	str	r6, [r4, #12]
 800bbc6:	466d      	mov	r5, sp
 800bbc8:	f006 fd6c 	bl	80126a4 <rcl_get_zero_initialized_wait_set>
 800bbcc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bbce:	f104 0c18 	add.w	ip, r4, #24
 800bbd2:	f8d7 8000 	ldr.w	r8, [r7]
 800bbd6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bbda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bbdc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bbe0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800bbe2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800bbe6:	ed9f 7b1a 	vldr	d7, [pc, #104]	@ 800bc50 <rclc_executor_init+0xc8>
 800bbea:	682b      	ldr	r3, [r5, #0]
 800bbec:	f8cc 3000 	str.w	r3, [ip]
 800bbf0:	6939      	ldr	r1, [r7, #16]
 800bbf2:	6167      	str	r7, [r4, #20]
 800bbf4:	ed84 7b1c 	vstr	d7, [r4, #112]	@ 0x70
 800bbf8:	01b0      	lsls	r0, r6, #6
 800bbfa:	47c0      	blx	r8
 800bbfc:	60a0      	str	r0, [r4, #8]
 800bbfe:	b310      	cbz	r0, 800bc46 <rclc_executor_init+0xbe>
 800bc00:	2500      	movs	r5, #0
 800bc02:	e000      	b.n	800bc06 <rclc_executor_init+0x7e>
 800bc04:	68a0      	ldr	r0, [r4, #8]
 800bc06:	eb00 1085 	add.w	r0, r0, r5, lsl #6
 800bc0a:	4631      	mov	r1, r6
 800bc0c:	3501      	adds	r5, #1
 800bc0e:	f000 fa25 	bl	800c05c <rclc_executor_handle_init>
 800bc12:	42ae      	cmp	r6, r5
 800bc14:	d1f6      	bne.n	800bc04 <rclc_executor_init+0x7c>
 800bc16:	f104 004c 	add.w	r0, r4, #76	@ 0x4c
 800bc1a:	f000 fa15 	bl	800c048 <rclc_executor_handle_counters_zero_init>
 800bc1e:	490f      	ldr	r1, [pc, #60]	@ (800bc5c <rclc_executor_init+0xd4>)
 800bc20:	68a2      	ldr	r2, [r4, #8]
 800bc22:	2300      	movs	r3, #0
 800bc24:	e9c4 1320 	strd	r1, r3, [r4, #128]	@ 0x80
 800bc28:	b12a      	cbz	r2, 800bc36 <rclc_executor_init+0xae>
 800bc2a:	6962      	ldr	r2, [r4, #20]
 800bc2c:	b11a      	cbz	r2, 800bc36 <rclc_executor_init+0xae>
 800bc2e:	68e2      	ldr	r2, [r4, #12]
 800bc30:	b10a      	cbz	r2, 800bc36 <rclc_executor_init+0xae>
 800bc32:	f884 3088 	strb.w	r3, [r4, #136]	@ 0x88
 800bc36:	2000      	movs	r0, #0
 800bc38:	e000      	b.n	800bc3c <rclc_executor_init+0xb4>
 800bc3a:	200b      	movs	r0, #11
 800bc3c:	b032      	add	sp, #200	@ 0xc8
 800bc3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc42:	200b      	movs	r0, #11
 800bc44:	4770      	bx	lr
 800bc46:	200a      	movs	r0, #10
 800bc48:	e7f8      	b.n	800bc3c <rclc_executor_init+0xb4>
 800bc4a:	bf00      	nop
 800bc4c:	f3af 8000 	nop.w
 800bc50:	3b9aca00 	.word	0x3b9aca00
 800bc54:	00000000 	.word	0x00000000
 800bc58:	0801ce48 	.word	0x0801ce48
 800bc5c:	0800b81d 	.word	0x0800b81d

0800bc60 <rclc_executor_add_subscription>:
 800bc60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc62:	f89d e018 	ldrb.w	lr, [sp, #24]
 800bc66:	b338      	cbz	r0, 800bcb8 <rclc_executor_add_subscription+0x58>
 800bc68:	b331      	cbz	r1, 800bcb8 <rclc_executor_add_subscription+0x58>
 800bc6a:	b32a      	cbz	r2, 800bcb8 <rclc_executor_add_subscription+0x58>
 800bc6c:	b323      	cbz	r3, 800bcb8 <rclc_executor_add_subscription+0x58>
 800bc6e:	4604      	mov	r4, r0
 800bc70:	e9d0 5003 	ldrd	r5, r0, [r0, #12]
 800bc74:	42a8      	cmp	r0, r5
 800bc76:	d301      	bcc.n	800bc7c <rclc_executor_add_subscription+0x1c>
 800bc78:	2001      	movs	r0, #1
 800bc7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc7c:	68a6      	ldr	r6, [r4, #8]
 800bc7e:	0187      	lsls	r7, r0, #6
 800bc80:	eb06 1c80 	add.w	ip, r6, r0, lsl #6
 800bc84:	2500      	movs	r5, #0
 800bc86:	55f5      	strb	r5, [r6, r7]
 800bc88:	3001      	adds	r0, #1
 800bc8a:	f8cc 3030 	str.w	r3, [ip, #48]	@ 0x30
 800bc8e:	f8cc 502c 	str.w	r5, [ip, #44]	@ 0x2c
 800bc92:	2301      	movs	r3, #1
 800bc94:	f104 0518 	add.w	r5, r4, #24
 800bc98:	e9cc 1201 	strd	r1, r2, [ip, #4]
 800bc9c:	f88c e001 	strb.w	lr, [ip, #1]
 800bca0:	f8ac 3038 	strh.w	r3, [ip, #56]	@ 0x38
 800bca4:	6120      	str	r0, [r4, #16]
 800bca6:	4628      	mov	r0, r5
 800bca8:	f006 fd10 	bl	80126cc <rcl_wait_set_is_valid>
 800bcac:	b930      	cbnz	r0, 800bcbc <rclc_executor_add_subscription+0x5c>
 800bcae:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 800bcb0:	3301      	adds	r3, #1
 800bcb2:	2000      	movs	r0, #0
 800bcb4:	64e3      	str	r3, [r4, #76]	@ 0x4c
 800bcb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcb8:	200b      	movs	r0, #11
 800bcba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcbc:	4628      	mov	r0, r5
 800bcbe:	f006 fd0b 	bl	80126d8 <rcl_wait_set_fini>
 800bcc2:	2800      	cmp	r0, #0
 800bcc4:	d0f3      	beq.n	800bcae <rclc_executor_add_subscription+0x4e>
 800bcc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bcc8 <rclc_executor_add_timer>:
 800bcc8:	b300      	cbz	r0, 800bd0c <rclc_executor_add_timer+0x44>
 800bcca:	b1f9      	cbz	r1, 800bd0c <rclc_executor_add_timer+0x44>
 800bccc:	b538      	push	{r3, r4, r5, lr}
 800bcce:	e9d0 2303 	ldrd	r2, r3, [r0, #12]
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	4604      	mov	r4, r0
 800bcd6:	d301      	bcc.n	800bcdc <rclc_executor_add_timer+0x14>
 800bcd8:	2001      	movs	r0, #1
 800bcda:	bd38      	pop	{r3, r4, r5, pc}
 800bcdc:	6880      	ldr	r0, [r0, #8]
 800bcde:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800bce2:	019d      	lsls	r5, r3, #6
 800bce4:	6051      	str	r1, [r2, #4]
 800bce6:	2102      	movs	r1, #2
 800bce8:	5341      	strh	r1, [r0, r5]
 800bcea:	3301      	adds	r3, #1
 800bcec:	2000      	movs	r0, #0
 800bcee:	2101      	movs	r1, #1
 800bcf0:	f104 0518 	add.w	r5, r4, #24
 800bcf4:	62d0      	str	r0, [r2, #44]	@ 0x2c
 800bcf6:	8711      	strh	r1, [r2, #56]	@ 0x38
 800bcf8:	4628      	mov	r0, r5
 800bcfa:	6123      	str	r3, [r4, #16]
 800bcfc:	f006 fce6 	bl	80126cc <rcl_wait_set_is_valid>
 800bd00:	b930      	cbnz	r0, 800bd10 <rclc_executor_add_timer+0x48>
 800bd02:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800bd04:	3301      	adds	r3, #1
 800bd06:	2000      	movs	r0, #0
 800bd08:	6523      	str	r3, [r4, #80]	@ 0x50
 800bd0a:	bd38      	pop	{r3, r4, r5, pc}
 800bd0c:	200b      	movs	r0, #11
 800bd0e:	4770      	bx	lr
 800bd10:	4628      	mov	r0, r5
 800bd12:	f006 fce1 	bl	80126d8 <rcl_wait_set_fini>
 800bd16:	2800      	cmp	r0, #0
 800bd18:	d0f3      	beq.n	800bd02 <rclc_executor_add_timer+0x3a>
 800bd1a:	bd38      	pop	{r3, r4, r5, pc}

0800bd1c <rclc_executor_prepare>:
 800bd1c:	2800      	cmp	r0, #0
 800bd1e:	d044      	beq.n	800bdaa <rclc_executor_prepare+0x8e>
 800bd20:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd22:	f100 0518 	add.w	r5, r0, #24
 800bd26:	b09b      	sub	sp, #108	@ 0x6c
 800bd28:	4604      	mov	r4, r0
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	f006 fcce 	bl	80126cc <rcl_wait_set_is_valid>
 800bd30:	b110      	cbz	r0, 800bd38 <rclc_executor_prepare+0x1c>
 800bd32:	2000      	movs	r0, #0
 800bd34:	b01b      	add	sp, #108	@ 0x6c
 800bd36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd38:	4628      	mov	r0, r5
 800bd3a:	f006 fccd 	bl	80126d8 <rcl_wait_set_fini>
 800bd3e:	2800      	cmp	r0, #0
 800bd40:	d130      	bne.n	800bda4 <rclc_executor_prepare+0x88>
 800bd42:	a80c      	add	r0, sp, #48	@ 0x30
 800bd44:	f006 fcae 	bl	80126a4 <rcl_get_zero_initialized_wait_set>
 800bd48:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800bd4c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bd50:	46ae      	mov	lr, r5
 800bd52:	6967      	ldr	r7, [r4, #20]
 800bd54:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bd58:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bd5c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bd60:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800bd64:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800bd68:	f8dc 3000 	ldr.w	r3, [ip]
 800bd6c:	f8ce 3000 	str.w	r3, [lr]
 800bd70:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800bd72:	ae04      	add	r6, sp, #16
 800bd74:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800bd76:	683b      	ldr	r3, [r7, #0]
 800bd78:	6862      	ldr	r2, [r4, #4]
 800bd7a:	6033      	str	r3, [r6, #0]
 800bd7c:	6ea3      	ldr	r3, [r4, #104]	@ 0x68
 800bd7e:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 800bd80:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800bd84:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	@ 0x50
 800bd88:	e9cd 2100 	strd	r2, r1, [sp]
 800bd8c:	4628      	mov	r0, r5
 800bd8e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bd90:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 800bd92:	f006 ffd1 	bl	8012d38 <rcl_wait_set_init>
 800bd96:	2800      	cmp	r0, #0
 800bd98:	d0cc      	beq.n	800bd34 <rclc_executor_prepare+0x18>
 800bd9a:	900b      	str	r0, [sp, #44]	@ 0x2c
 800bd9c:	f000 fafc 	bl	800c398 <rcutils_reset_error>
 800bda0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800bda2:	e7c7      	b.n	800bd34 <rclc_executor_prepare+0x18>
 800bda4:	f000 faf8 	bl	800c398 <rcutils_reset_error>
 800bda8:	e7cb      	b.n	800bd42 <rclc_executor_prepare+0x26>
 800bdaa:	200b      	movs	r0, #11
 800bdac:	4770      	bx	lr
 800bdae:	bf00      	nop

0800bdb0 <rclc_executor_spin_some>:
 800bdb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdb4:	b083      	sub	sp, #12
 800bdb6:	2800      	cmp	r0, #0
 800bdb8:	f000 8091 	beq.w	800bede <rclc_executor_spin_some+0x12e>
 800bdbc:	4604      	mov	r4, r0
 800bdbe:	6840      	ldr	r0, [r0, #4]
 800bdc0:	4690      	mov	r8, r2
 800bdc2:	4699      	mov	r9, r3
 800bdc4:	f005 f978 	bl	80110b8 <rcl_context_is_valid>
 800bdc8:	2800      	cmp	r0, #0
 800bdca:	d037      	beq.n	800be3c <rclc_executor_spin_some+0x8c>
 800bdcc:	4620      	mov	r0, r4
 800bdce:	f104 0718 	add.w	r7, r4, #24
 800bdd2:	f7ff ffa3 	bl	800bd1c <rclc_executor_prepare>
 800bdd6:	4638      	mov	r0, r7
 800bdd8:	f006 fd62 	bl	80128a0 <rcl_wait_set_clear>
 800bddc:	4606      	mov	r6, r0
 800bdde:	2800      	cmp	r0, #0
 800bde0:	d177      	bne.n	800bed2 <rclc_executor_spin_some+0x122>
 800bde2:	68e3      	ldr	r3, [r4, #12]
 800bde4:	4605      	mov	r5, r0
 800bde6:	b1eb      	cbz	r3, 800be24 <rclc_executor_spin_some+0x74>
 800bde8:	68a1      	ldr	r1, [r4, #8]
 800bdea:	eb01 1c85 	add.w	ip, r1, r5, lsl #6
 800bdee:	01aa      	lsls	r2, r5, #6
 800bdf0:	f89c 3038 	ldrb.w	r3, [ip, #56]	@ 0x38
 800bdf4:	b1b3      	cbz	r3, 800be24 <rclc_executor_spin_some+0x74>
 800bdf6:	5c8b      	ldrb	r3, [r1, r2]
 800bdf8:	2b0a      	cmp	r3, #10
 800bdfa:	d81f      	bhi.n	800be3c <rclc_executor_spin_some+0x8c>
 800bdfc:	e8df f003 	tbb	[pc, r3]
 800be00:	253e3434 	.word	0x253e3434
 800be04:	06060625 	.word	0x06060625
 800be08:	525d      	.short	0x525d
 800be0a:	48          	.byte	0x48
 800be0b:	00          	.byte	0x00
 800be0c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800be10:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800be14:	4638      	mov	r0, r7
 800be16:	f007 f899 	bl	8012f4c <rcl_wait_set_add_service>
 800be1a:	b9f8      	cbnz	r0, 800be5c <rclc_executor_spin_some+0xac>
 800be1c:	68e3      	ldr	r3, [r4, #12]
 800be1e:	3501      	adds	r5, #1
 800be20:	42ab      	cmp	r3, r5
 800be22:	d8e1      	bhi.n	800bde8 <rclc_executor_spin_some+0x38>
 800be24:	4642      	mov	r2, r8
 800be26:	464b      	mov	r3, r9
 800be28:	4638      	mov	r0, r7
 800be2a:	f007 f8bd 	bl	8012fa8 <rcl_wait>
 800be2e:	f894 5088 	ldrb.w	r5, [r4, #136]	@ 0x88
 800be32:	2d00      	cmp	r5, #0
 800be34:	f000 80ab 	beq.w	800bf8e <rclc_executor_spin_some+0x1de>
 800be38:	2d01      	cmp	r5, #1
 800be3a:	d055      	beq.n	800bee8 <rclc_executor_spin_some+0x138>
 800be3c:	f000 faac 	bl	800c398 <rcutils_reset_error>
 800be40:	2601      	movs	r6, #1
 800be42:	4630      	mov	r0, r6
 800be44:	b003      	add	sp, #12
 800be46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be4a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800be4e:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800be52:	4638      	mov	r0, r7
 800be54:	f007 f84e 	bl	8012ef4 <rcl_wait_set_add_client>
 800be58:	2800      	cmp	r0, #0
 800be5a:	d0df      	beq.n	800be1c <rclc_executor_spin_some+0x6c>
 800be5c:	9001      	str	r0, [sp, #4]
 800be5e:	f000 fa9b 	bl	800c398 <rcutils_reset_error>
 800be62:	9801      	ldr	r0, [sp, #4]
 800be64:	4606      	mov	r6, r0
 800be66:	e7ec      	b.n	800be42 <rclc_executor_spin_some+0x92>
 800be68:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800be6c:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800be70:	4638      	mov	r0, r7
 800be72:	f006 fce9 	bl	8012848 <rcl_wait_set_add_subscription>
 800be76:	2800      	cmp	r0, #0
 800be78:	d0d0      	beq.n	800be1c <rclc_executor_spin_some+0x6c>
 800be7a:	e7ef      	b.n	800be5c <rclc_executor_spin_some+0xac>
 800be7c:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800be80:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800be84:	4638      	mov	r0, r7
 800be86:	f007 f805 	bl	8012e94 <rcl_wait_set_add_timer>
 800be8a:	2800      	cmp	r0, #0
 800be8c:	d0c6      	beq.n	800be1c <rclc_executor_spin_some+0x6c>
 800be8e:	e7e5      	b.n	800be5c <rclc_executor_spin_some+0xac>
 800be90:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800be94:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800be98:	4638      	mov	r0, r7
 800be9a:	f006 ffcf 	bl	8012e3c <rcl_wait_set_add_guard_condition>
 800be9e:	2800      	cmp	r0, #0
 800bea0:	d0bc      	beq.n	800be1c <rclc_executor_spin_some+0x6c>
 800bea2:	e7db      	b.n	800be5c <rclc_executor_spin_some+0xac>
 800bea4:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bea8:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800beac:	3110      	adds	r1, #16
 800beae:	4638      	mov	r0, r7
 800beb0:	f007 fd98 	bl	80139e4 <rcl_action_wait_set_add_action_server>
 800beb4:	2800      	cmp	r0, #0
 800beb6:	d0b1      	beq.n	800be1c <rclc_executor_spin_some+0x6c>
 800beb8:	e7d0      	b.n	800be5c <rclc_executor_spin_some+0xac>
 800beba:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800bebe:	2300      	movs	r3, #0
 800bec0:	f10c 0234 	add.w	r2, ip, #52	@ 0x34
 800bec4:	3110      	adds	r1, #16
 800bec6:	4638      	mov	r0, r7
 800bec8:	f007 fb7a 	bl	80135c0 <rcl_action_wait_set_add_action_client>
 800becc:	2800      	cmp	r0, #0
 800bece:	d0a5      	beq.n	800be1c <rclc_executor_spin_some+0x6c>
 800bed0:	e7c4      	b.n	800be5c <rclc_executor_spin_some+0xac>
 800bed2:	f000 fa61 	bl	800c398 <rcutils_reset_error>
 800bed6:	4630      	mov	r0, r6
 800bed8:	b003      	add	sp, #12
 800beda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bede:	260b      	movs	r6, #11
 800bee0:	4630      	mov	r0, r6
 800bee2:	b003      	add	sp, #12
 800bee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bee8:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800beec:	4663      	mov	r3, ip
 800beee:	4615      	mov	r5, r2
 800bef0:	b1ca      	cbz	r2, 800bf26 <rclc_executor_spin_some+0x176>
 800bef2:	2500      	movs	r5, #0
 800bef4:	46a8      	mov	r8, r5
 800bef6:	f240 1991 	movw	r9, #401	@ 0x191
 800befa:	e00c      	b.n	800bf16 <rclc_executor_spin_some+0x166>
 800befc:	f7ff fad6 	bl	800b4ac <_rclc_check_for_new_data>
 800bf00:	f108 0801 	add.w	r8, r8, #1
 800bf04:	4605      	mov	r5, r0
 800bf06:	b108      	cbz	r0, 800bf0c <rclc_executor_spin_some+0x15c>
 800bf08:	4548      	cmp	r0, r9
 800bf0a:	d13e      	bne.n	800bf8a <rclc_executor_spin_some+0x1da>
 800bf0c:	68e2      	ldr	r2, [r4, #12]
 800bf0e:	4590      	cmp	r8, r2
 800bf10:	f080 808b 	bcs.w	800c02a <rclc_executor_spin_some+0x27a>
 800bf14:	68a3      	ldr	r3, [r4, #8]
 800bf16:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800bf1a:	469c      	mov	ip, r3
 800bf1c:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800bf20:	4639      	mov	r1, r7
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d1ea      	bne.n	800befc <rclc_executor_spin_some+0x14c>
 800bf26:	4611      	mov	r1, r2
 800bf28:	4660      	mov	r0, ip
 800bf2a:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800bf2e:	4798      	blx	r3
 800bf30:	b358      	cbz	r0, 800bf8a <rclc_executor_spin_some+0x1da>
 800bf32:	68e3      	ldr	r3, [r4, #12]
 800bf34:	b34b      	cbz	r3, 800bf8a <rclc_executor_spin_some+0x1da>
 800bf36:	f04f 0800 	mov.w	r8, #0
 800bf3a:	f240 1991 	movw	r9, #401	@ 0x191
 800bf3e:	e00a      	b.n	800bf56 <rclc_executor_spin_some+0x1a6>
 800bf40:	f7ff fb02 	bl	800b548 <_rclc_take_new_data>
 800bf44:	f108 0801 	add.w	r8, r8, #1
 800bf48:	4605      	mov	r5, r0
 800bf4a:	b108      	cbz	r0, 800bf50 <rclc_executor_spin_some+0x1a0>
 800bf4c:	4548      	cmp	r0, r9
 800bf4e:	d11c      	bne.n	800bf8a <rclc_executor_spin_some+0x1da>
 800bf50:	68e3      	ldr	r3, [r4, #12]
 800bf52:	4598      	cmp	r8, r3
 800bf54:	d26f      	bcs.n	800c036 <rclc_executor_spin_some+0x286>
 800bf56:	68a3      	ldr	r3, [r4, #8]
 800bf58:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800bf5c:	4639      	mov	r1, r7
 800bf5e:	f890 2038 	ldrb.w	r2, [r0, #56]	@ 0x38
 800bf62:	2a00      	cmp	r2, #0
 800bf64:	d1ec      	bne.n	800bf40 <rclc_executor_spin_some+0x190>
 800bf66:	2700      	movs	r7, #0
 800bf68:	e009      	b.n	800bf7e <rclc_executor_spin_some+0x1ce>
 800bf6a:	f7ff fc8d 	bl	800b888 <_rclc_execute>
 800bf6e:	3701      	adds	r7, #1
 800bf70:	4605      	mov	r5, r0
 800bf72:	b950      	cbnz	r0, 800bf8a <rclc_executor_spin_some+0x1da>
 800bf74:	68e3      	ldr	r3, [r4, #12]
 800bf76:	429f      	cmp	r7, r3
 800bf78:	f4bf af63 	bcs.w	800be42 <rclc_executor_spin_some+0x92>
 800bf7c:	68a3      	ldr	r3, [r4, #8]
 800bf7e:	eb03 1087 	add.w	r0, r3, r7, lsl #6
 800bf82:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d1ef      	bne.n	800bf6a <rclc_executor_spin_some+0x1ba>
 800bf8a:	462e      	mov	r6, r5
 800bf8c:	e759      	b.n	800be42 <rclc_executor_spin_some+0x92>
 800bf8e:	e9d4 c202 	ldrd	ip, r2, [r4, #8]
 800bf92:	4663      	mov	r3, ip
 800bf94:	2a00      	cmp	r2, #0
 800bf96:	d054      	beq.n	800c042 <rclc_executor_spin_some+0x292>
 800bf98:	46a8      	mov	r8, r5
 800bf9a:	f240 1991 	movw	r9, #401	@ 0x191
 800bf9e:	e00b      	b.n	800bfb8 <rclc_executor_spin_some+0x208>
 800bfa0:	f7ff fa84 	bl	800b4ac <_rclc_check_for_new_data>
 800bfa4:	f108 0801 	add.w	r8, r8, #1
 800bfa8:	4605      	mov	r5, r0
 800bfaa:	b108      	cbz	r0, 800bfb0 <rclc_executor_spin_some+0x200>
 800bfac:	4548      	cmp	r0, r9
 800bfae:	d1ec      	bne.n	800bf8a <rclc_executor_spin_some+0x1da>
 800bfb0:	68e2      	ldr	r2, [r4, #12]
 800bfb2:	4590      	cmp	r8, r2
 800bfb4:	d23c      	bcs.n	800c030 <rclc_executor_spin_some+0x280>
 800bfb6:	68a3      	ldr	r3, [r4, #8]
 800bfb8:	eb03 1088 	add.w	r0, r3, r8, lsl #6
 800bfbc:	469c      	mov	ip, r3
 800bfbe:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800bfc2:	4639      	mov	r1, r7
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d1eb      	bne.n	800bfa0 <rclc_executor_spin_some+0x1f0>
 800bfc8:	4611      	mov	r1, r2
 800bfca:	4660      	mov	r0, ip
 800bfcc:	e9d4 3220 	ldrd	r3, r2, [r4, #128]	@ 0x80
 800bfd0:	4798      	blx	r3
 800bfd2:	2800      	cmp	r0, #0
 800bfd4:	d0d9      	beq.n	800bf8a <rclc_executor_spin_some+0x1da>
 800bfd6:	68e3      	ldr	r3, [r4, #12]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d0d6      	beq.n	800bf8a <rclc_executor_spin_some+0x1da>
 800bfdc:	f04f 0a00 	mov.w	sl, #0
 800bfe0:	f240 1891 	movw	r8, #401	@ 0x191
 800bfe4:	f240 2959 	movw	r9, #601	@ 0x259
 800bfe8:	e013      	b.n	800c012 <rclc_executor_spin_some+0x262>
 800bfea:	f7ff faad 	bl	800b548 <_rclc_take_new_data>
 800bfee:	b118      	cbz	r0, 800bff8 <rclc_executor_spin_some+0x248>
 800bff0:	4540      	cmp	r0, r8
 800bff2:	d001      	beq.n	800bff8 <rclc_executor_spin_some+0x248>
 800bff4:	4548      	cmp	r0, r9
 800bff6:	d122      	bne.n	800c03e <rclc_executor_spin_some+0x28e>
 800bff8:	68a0      	ldr	r0, [r4, #8]
 800bffa:	4458      	add	r0, fp
 800bffc:	f7ff fc44 	bl	800b888 <_rclc_execute>
 800c000:	f10a 0a01 	add.w	sl, sl, #1
 800c004:	4605      	mov	r5, r0
 800c006:	2800      	cmp	r0, #0
 800c008:	d1bf      	bne.n	800bf8a <rclc_executor_spin_some+0x1da>
 800c00a:	68e3      	ldr	r3, [r4, #12]
 800c00c:	459a      	cmp	sl, r3
 800c00e:	f4bf af18 	bcs.w	800be42 <rclc_executor_spin_some+0x92>
 800c012:	68a0      	ldr	r0, [r4, #8]
 800c014:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800c018:	4639      	mov	r1, r7
 800c01a:	f890 3038 	ldrb.w	r3, [r0, #56]	@ 0x38
 800c01e:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800c022:	2b00      	cmp	r3, #0
 800c024:	d1e1      	bne.n	800bfea <rclc_executor_spin_some+0x23a>
 800c026:	462e      	mov	r6, r5
 800c028:	e70b      	b.n	800be42 <rclc_executor_spin_some+0x92>
 800c02a:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800c02e:	e77a      	b.n	800bf26 <rclc_executor_spin_some+0x176>
 800c030:	f8d4 c008 	ldr.w	ip, [r4, #8]
 800c034:	e7c8      	b.n	800bfc8 <rclc_executor_spin_some+0x218>
 800c036:	2b00      	cmp	r3, #0
 800c038:	d0a7      	beq.n	800bf8a <rclc_executor_spin_some+0x1da>
 800c03a:	68a3      	ldr	r3, [r4, #8]
 800c03c:	e793      	b.n	800bf66 <rclc_executor_spin_some+0x1b6>
 800c03e:	4606      	mov	r6, r0
 800c040:	e6ff      	b.n	800be42 <rclc_executor_spin_some+0x92>
 800c042:	4615      	mov	r5, r2
 800c044:	e7c0      	b.n	800bfc8 <rclc_executor_spin_some+0x218>
 800c046:	bf00      	nop

0800c048 <rclc_executor_handle_counters_zero_init>:
 800c048:	b130      	cbz	r0, 800c058 <rclc_executor_handle_counters_zero_init+0x10>
 800c04a:	b508      	push	{r3, lr}
 800c04c:	2220      	movs	r2, #32
 800c04e:	2100      	movs	r1, #0
 800c050:	f00d fcfa 	bl	8019a48 <memset>
 800c054:	2000      	movs	r0, #0
 800c056:	bd08      	pop	{r3, pc}
 800c058:	200b      	movs	r0, #11
 800c05a:	4770      	bx	lr

0800c05c <rclc_executor_handle_init>:
 800c05c:	b158      	cbz	r0, 800c076 <rclc_executor_handle_init+0x1a>
 800c05e:	2300      	movs	r3, #0
 800c060:	220b      	movs	r2, #11
 800c062:	e9c0 3301 	strd	r3, r3, [r0, #4]
 800c066:	e9c0 330a 	strd	r3, r3, [r0, #40]	@ 0x28
 800c06a:	e9c0 310c 	strd	r3, r1, [r0, #48]	@ 0x30
 800c06e:	8002      	strh	r2, [r0, #0]
 800c070:	8703      	strh	r3, [r0, #56]	@ 0x38
 800c072:	4618      	mov	r0, r3
 800c074:	4770      	bx	lr
 800c076:	200b      	movs	r0, #11
 800c078:	4770      	bx	lr
 800c07a:	bf00      	nop

0800c07c <rclc_support_init>:
 800c07c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c080:	b086      	sub	sp, #24
 800c082:	b3b8      	cbz	r0, 800c0f4 <rclc_support_init+0x78>
 800c084:	461c      	mov	r4, r3
 800c086:	b3ab      	cbz	r3, 800c0f4 <rclc_support_init+0x78>
 800c088:	460f      	mov	r7, r1
 800c08a:	4690      	mov	r8, r2
 800c08c:	4606      	mov	r6, r0
 800c08e:	f005 f97d 	bl	801138c <rcl_get_zero_initialized_init_options>
 800c092:	f104 030c 	add.w	r3, r4, #12
 800c096:	9005      	str	r0, [sp, #20]
 800c098:	e893 0003 	ldmia.w	r3, {r0, r1}
 800c09c:	e88d 0003 	stmia.w	sp, {r0, r1}
 800c0a0:	a805      	add	r0, sp, #20
 800c0a2:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 800c0a6:	f005 f973 	bl	8011390 <rcl_init_options_init>
 800c0aa:	4605      	mov	r5, r0
 800c0ac:	b9e0      	cbnz	r0, 800c0e8 <rclc_support_init+0x6c>
 800c0ae:	ad02      	add	r5, sp, #8
 800c0b0:	4628      	mov	r0, r5
 800c0b2:	f004 fffd 	bl	80110b0 <rcl_get_zero_initialized_context>
 800c0b6:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c0ba:	4633      	mov	r3, r6
 800c0bc:	e886 0003 	stmia.w	r6, {r0, r1}
 800c0c0:	aa05      	add	r2, sp, #20
 800c0c2:	4641      	mov	r1, r8
 800c0c4:	4638      	mov	r0, r7
 800c0c6:	f005 f85d 	bl	8011184 <rcl_init>
 800c0ca:	4605      	mov	r5, r0
 800c0cc:	b9b8      	cbnz	r0, 800c0fe <rclc_support_init+0x82>
 800c0ce:	60b4      	str	r4, [r6, #8]
 800c0d0:	4622      	mov	r2, r4
 800c0d2:	f106 010c 	add.w	r1, r6, #12
 800c0d6:	2003      	movs	r0, #3
 800c0d8:	f005 ff3a 	bl	8011f50 <rcl_clock_init>
 800c0dc:	4605      	mov	r5, r0
 800c0de:	b970      	cbnz	r0, 800c0fe <rclc_support_init+0x82>
 800c0e0:	a805      	add	r0, sp, #20
 800c0e2:	f005 f9b1 	bl	8011448 <rcl_init_options_fini>
 800c0e6:	b108      	cbz	r0, 800c0ec <rclc_support_init+0x70>
 800c0e8:	f000 f956 	bl	800c398 <rcutils_reset_error>
 800c0ec:	4628      	mov	r0, r5
 800c0ee:	b006      	add	sp, #24
 800c0f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0f4:	250b      	movs	r5, #11
 800c0f6:	4628      	mov	r0, r5
 800c0f8:	b006      	add	sp, #24
 800c0fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c0fe:	f000 f94b 	bl	800c398 <rcutils_reset_error>
 800c102:	a805      	add	r0, sp, #20
 800c104:	f005 f9a0 	bl	8011448 <rcl_init_options_fini>
 800c108:	2800      	cmp	r0, #0
 800c10a:	d0ef      	beq.n	800c0ec <rclc_support_init+0x70>
 800c10c:	e7ec      	b.n	800c0e8 <rclc_support_init+0x6c>
 800c10e:	bf00      	nop

0800c110 <rclc_node_init_default>:
 800c110:	b3b8      	cbz	r0, 800c182 <rclc_node_init_default+0x72>
 800c112:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c116:	460d      	mov	r5, r1
 800c118:	b0a1      	sub	sp, #132	@ 0x84
 800c11a:	b329      	cbz	r1, 800c168 <rclc_node_init_default+0x58>
 800c11c:	4616      	mov	r6, r2
 800c11e:	b31a      	cbz	r2, 800c168 <rclc_node_init_default+0x58>
 800c120:	461f      	mov	r7, r3
 800c122:	b30b      	cbz	r3, 800c168 <rclc_node_init_default+0x58>
 800c124:	f10d 0810 	add.w	r8, sp, #16
 800c128:	4604      	mov	r4, r0
 800c12a:	4640      	mov	r0, r8
 800c12c:	f005 fa12 	bl	8011554 <rcl_get_zero_initialized_node>
 800c130:	e898 0003 	ldmia.w	r8, {r0, r1}
 800c134:	f10d 0918 	add.w	r9, sp, #24
 800c138:	e884 0003 	stmia.w	r4, {r0, r1}
 800c13c:	4648      	mov	r0, r9
 800c13e:	f005 fbb1 	bl	80118a4 <rcl_node_get_default_options>
 800c142:	4640      	mov	r0, r8
 800c144:	f005 fa06 	bl	8011554 <rcl_get_zero_initialized_node>
 800c148:	f8cd 9000 	str.w	r9, [sp]
 800c14c:	e898 0003 	ldmia.w	r8, {r0, r1}
 800c150:	463b      	mov	r3, r7
 800c152:	e884 0003 	stmia.w	r4, {r0, r1}
 800c156:	4632      	mov	r2, r6
 800c158:	4629      	mov	r1, r5
 800c15a:	4620      	mov	r0, r4
 800c15c:	f005 fa04 	bl	8011568 <rcl_node_init>
 800c160:	b930      	cbnz	r0, 800c170 <rclc_node_init_default+0x60>
 800c162:	b021      	add	sp, #132	@ 0x84
 800c164:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c168:	200b      	movs	r0, #11
 800c16a:	b021      	add	sp, #132	@ 0x84
 800c16c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c170:	9003      	str	r0, [sp, #12]
 800c172:	f000 f911 	bl	800c398 <rcutils_reset_error>
 800c176:	f000 f90f 	bl	800c398 <rcutils_reset_error>
 800c17a:	9803      	ldr	r0, [sp, #12]
 800c17c:	b021      	add	sp, #132	@ 0x84
 800c17e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c182:	200b      	movs	r0, #11
 800c184:	4770      	bx	lr
 800c186:	bf00      	nop

0800c188 <rclc_publisher_init_default>:
 800c188:	b368      	cbz	r0, 800c1e6 <rclc_publisher_init_default+0x5e>
 800c18a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c18e:	460d      	mov	r5, r1
 800c190:	b0a0      	sub	sp, #128	@ 0x80
 800c192:	b321      	cbz	r1, 800c1de <rclc_publisher_init_default+0x56>
 800c194:	4616      	mov	r6, r2
 800c196:	b312      	cbz	r2, 800c1de <rclc_publisher_init_default+0x56>
 800c198:	461f      	mov	r7, r3
 800c19a:	b303      	cbz	r3, 800c1de <rclc_publisher_init_default+0x56>
 800c19c:	4604      	mov	r4, r0
 800c19e:	f7ff f875 	bl	800b28c <rcl_get_zero_initialized_publisher>
 800c1a2:	f10d 0810 	add.w	r8, sp, #16
 800c1a6:	6020      	str	r0, [r4, #0]
 800c1a8:	4640      	mov	r0, r8
 800c1aa:	f7ff f90d 	bl	800b3c8 <rcl_publisher_get_default_options>
 800c1ae:	490f      	ldr	r1, [pc, #60]	@ (800c1ec <rclc_publisher_init_default+0x64>)
 800c1b0:	2250      	movs	r2, #80	@ 0x50
 800c1b2:	4640      	mov	r0, r8
 800c1b4:	f00d fd81 	bl	8019cba <memcpy>
 800c1b8:	f8cd 8000 	str.w	r8, [sp]
 800c1bc:	463b      	mov	r3, r7
 800c1be:	4632      	mov	r2, r6
 800c1c0:	4629      	mov	r1, r5
 800c1c2:	4620      	mov	r0, r4
 800c1c4:	f7ff f868 	bl	800b298 <rcl_publisher_init>
 800c1c8:	b910      	cbnz	r0, 800c1d0 <rclc_publisher_init_default+0x48>
 800c1ca:	b020      	add	sp, #128	@ 0x80
 800c1cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1d0:	9003      	str	r0, [sp, #12]
 800c1d2:	f000 f8e1 	bl	800c398 <rcutils_reset_error>
 800c1d6:	9803      	ldr	r0, [sp, #12]
 800c1d8:	b020      	add	sp, #128	@ 0x80
 800c1da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1de:	200b      	movs	r0, #11
 800c1e0:	b020      	add	sp, #128	@ 0x80
 800c1e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1e6:	200b      	movs	r0, #11
 800c1e8:	4770      	bx	lr
 800c1ea:	bf00      	nop
 800c1ec:	0801ced8 	.word	0x0801ced8

0800c1f0 <rclc_subscription_init_default>:
 800c1f0:	b368      	cbz	r0, 800c24e <rclc_subscription_init_default+0x5e>
 800c1f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c1f6:	460d      	mov	r5, r1
 800c1f8:	b0a2      	sub	sp, #136	@ 0x88
 800c1fa:	b321      	cbz	r1, 800c246 <rclc_subscription_init_default+0x56>
 800c1fc:	4616      	mov	r6, r2
 800c1fe:	b312      	cbz	r2, 800c246 <rclc_subscription_init_default+0x56>
 800c200:	461f      	mov	r7, r3
 800c202:	b303      	cbz	r3, 800c246 <rclc_subscription_init_default+0x56>
 800c204:	4604      	mov	r4, r0
 800c206:	f005 fd57 	bl	8011cb8 <rcl_get_zero_initialized_subscription>
 800c20a:	f10d 0810 	add.w	r8, sp, #16
 800c20e:	6020      	str	r0, [r4, #0]
 800c210:	4640      	mov	r0, r8
 800c212:	f005 fdff 	bl	8011e14 <rcl_subscription_get_default_options>
 800c216:	490f      	ldr	r1, [pc, #60]	@ (800c254 <rclc_subscription_init_default+0x64>)
 800c218:	2250      	movs	r2, #80	@ 0x50
 800c21a:	4640      	mov	r0, r8
 800c21c:	f00d fd4d 	bl	8019cba <memcpy>
 800c220:	f8cd 8000 	str.w	r8, [sp]
 800c224:	463b      	mov	r3, r7
 800c226:	4632      	mov	r2, r6
 800c228:	4629      	mov	r1, r5
 800c22a:	4620      	mov	r0, r4
 800c22c:	f005 fd4a 	bl	8011cc4 <rcl_subscription_init>
 800c230:	b910      	cbnz	r0, 800c238 <rclc_subscription_init_default+0x48>
 800c232:	b022      	add	sp, #136	@ 0x88
 800c234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c238:	9003      	str	r0, [sp, #12]
 800c23a:	f000 f8ad 	bl	800c398 <rcutils_reset_error>
 800c23e:	9803      	ldr	r0, [sp, #12]
 800c240:	b022      	add	sp, #136	@ 0x88
 800c242:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c246:	200b      	movs	r0, #11
 800c248:	b022      	add	sp, #136	@ 0x88
 800c24a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c24e:	200b      	movs	r0, #11
 800c250:	4770      	bx	lr
 800c252:	bf00      	nop
 800c254:	0801cf28 	.word	0x0801cf28

0800c258 <rclc_timer_init_default>:
 800c258:	b370      	cbz	r0, 800c2b8 <rclc_timer_init_default+0x60>
 800c25a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c25e:	460e      	mov	r6, r1
 800c260:	b08c      	sub	sp, #48	@ 0x30
 800c262:	b329      	cbz	r1, 800c2b0 <rclc_timer_init_default+0x58>
 800c264:	4690      	mov	r8, r2
 800c266:	461f      	mov	r7, r3
 800c268:	4605      	mov	r5, r0
 800c26a:	f006 f851 	bl	8012310 <rcl_get_zero_initialized_timer>
 800c26e:	2301      	movs	r3, #1
 800c270:	6028      	str	r0, [r5, #0]
 800c272:	9308      	str	r3, [sp, #32]
 800c274:	68b4      	ldr	r4, [r6, #8]
 800c276:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c278:	f10d 0c0c 	add.w	ip, sp, #12
 800c27c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c280:	6823      	ldr	r3, [r4, #0]
 800c282:	f8cc 3000 	str.w	r3, [ip]
 800c286:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c288:	9302      	str	r3, [sp, #8]
 800c28a:	e9cd 8700 	strd	r8, r7, [sp]
 800c28e:	4628      	mov	r0, r5
 800c290:	4632      	mov	r2, r6
 800c292:	f106 010c 	add.w	r1, r6, #12
 800c296:	f006 f843 	bl	8012320 <rcl_timer_init2>
 800c29a:	b910      	cbnz	r0, 800c2a2 <rclc_timer_init_default+0x4a>
 800c29c:	b00c      	add	sp, #48	@ 0x30
 800c29e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2a2:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c2a4:	f000 f878 	bl	800c398 <rcutils_reset_error>
 800c2a8:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c2aa:	b00c      	add	sp, #48	@ 0x30
 800c2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2b0:	200b      	movs	r0, #11
 800c2b2:	b00c      	add	sp, #48	@ 0x30
 800c2b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c2b8:	200b      	movs	r0, #11
 800c2ba:	4770      	bx	lr

0800c2bc <__default_zero_allocate>:
 800c2bc:	f00c be76 	b.w	8018fac <calloc>

0800c2c0 <__default_reallocate>:
 800c2c0:	f00d b814 	b.w	80192ec <realloc>

0800c2c4 <__default_deallocate>:
 800c2c4:	f00c bef0 	b.w	80190a8 <free>

0800c2c8 <__default_allocate>:
 800c2c8:	f00c bee6 	b.w	8019098 <malloc>

0800c2cc <rcutils_get_zero_initialized_allocator>:
 800c2cc:	b510      	push	{r4, lr}
 800c2ce:	4c05      	ldr	r4, [pc, #20]	@ (800c2e4 <rcutils_get_zero_initialized_allocator+0x18>)
 800c2d0:	4686      	mov	lr, r0
 800c2d2:	4684      	mov	ip, r0
 800c2d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c2d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c2da:	6823      	ldr	r3, [r4, #0]
 800c2dc:	f8cc 3000 	str.w	r3, [ip]
 800c2e0:	4670      	mov	r0, lr
 800c2e2:	bd10      	pop	{r4, pc}
 800c2e4:	0801cf78 	.word	0x0801cf78

0800c2e8 <rcutils_get_default_allocator>:
 800c2e8:	b510      	push	{r4, lr}
 800c2ea:	4c05      	ldr	r4, [pc, #20]	@ (800c300 <rcutils_get_default_allocator+0x18>)
 800c2ec:	4686      	mov	lr, r0
 800c2ee:	4684      	mov	ip, r0
 800c2f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c2f2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c2f6:	6823      	ldr	r3, [r4, #0]
 800c2f8:	f8cc 3000 	str.w	r3, [ip]
 800c2fc:	4670      	mov	r0, lr
 800c2fe:	bd10      	pop	{r4, pc}
 800c300:	20000364 	.word	0x20000364

0800c304 <rcutils_set_default_allocator>:
 800c304:	b1a8      	cbz	r0, 800c332 <rcutils_set_default_allocator+0x2e>
 800c306:	6802      	ldr	r2, [r0, #0]
 800c308:	b1a2      	cbz	r2, 800c334 <rcutils_set_default_allocator+0x30>
 800c30a:	6841      	ldr	r1, [r0, #4]
 800c30c:	b1a1      	cbz	r1, 800c338 <rcutils_set_default_allocator+0x34>
 800c30e:	b410      	push	{r4}
 800c310:	68c4      	ldr	r4, [r0, #12]
 800c312:	b164      	cbz	r4, 800c32e <rcutils_set_default_allocator+0x2a>
 800c314:	6880      	ldr	r0, [r0, #8]
 800c316:	b138      	cbz	r0, 800c328 <rcutils_set_default_allocator+0x24>
 800c318:	4b08      	ldr	r3, [pc, #32]	@ (800c33c <rcutils_set_default_allocator+0x38>)
 800c31a:	601a      	str	r2, [r3, #0]
 800c31c:	2200      	movs	r2, #0
 800c31e:	e9c3 4203 	strd	r4, r2, [r3, #12]
 800c322:	e9c3 1001 	strd	r1, r0, [r3, #4]
 800c326:	2001      	movs	r0, #1
 800c328:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c32c:	4770      	bx	lr
 800c32e:	4620      	mov	r0, r4
 800c330:	e7fa      	b.n	800c328 <rcutils_set_default_allocator+0x24>
 800c332:	4770      	bx	lr
 800c334:	4610      	mov	r0, r2
 800c336:	4770      	bx	lr
 800c338:	4608      	mov	r0, r1
 800c33a:	4770      	bx	lr
 800c33c:	20000364 	.word	0x20000364

0800c340 <rcutils_allocator_is_valid>:
 800c340:	b158      	cbz	r0, 800c35a <rcutils_allocator_is_valid+0x1a>
 800c342:	6803      	ldr	r3, [r0, #0]
 800c344:	b143      	cbz	r3, 800c358 <rcutils_allocator_is_valid+0x18>
 800c346:	6843      	ldr	r3, [r0, #4]
 800c348:	b133      	cbz	r3, 800c358 <rcutils_allocator_is_valid+0x18>
 800c34a:	68c3      	ldr	r3, [r0, #12]
 800c34c:	b123      	cbz	r3, 800c358 <rcutils_allocator_is_valid+0x18>
 800c34e:	6880      	ldr	r0, [r0, #8]
 800c350:	3800      	subs	r0, #0
 800c352:	bf18      	it	ne
 800c354:	2001      	movne	r0, #1
 800c356:	4770      	bx	lr
 800c358:	4618      	mov	r0, r3
 800c35a:	4770      	bx	lr

0800c35c <rcutils_error_is_set>:
 800c35c:	4b01      	ldr	r3, [pc, #4]	@ (800c364 <rcutils_error_is_set+0x8>)
 800c35e:	7818      	ldrb	r0, [r3, #0]
 800c360:	4770      	bx	lr
 800c362:	bf00      	nop
 800c364:	2000c284 	.word	0x2000c284

0800c368 <rcutils_get_error_string>:
 800c368:	4b06      	ldr	r3, [pc, #24]	@ (800c384 <rcutils_get_error_string+0x1c>)
 800c36a:	781b      	ldrb	r3, [r3, #0]
 800c36c:	b13b      	cbz	r3, 800c37e <rcutils_get_error_string+0x16>
 800c36e:	4b06      	ldr	r3, [pc, #24]	@ (800c388 <rcutils_get_error_string+0x20>)
 800c370:	781a      	ldrb	r2, [r3, #0]
 800c372:	b90a      	cbnz	r2, 800c378 <rcutils_get_error_string+0x10>
 800c374:	2201      	movs	r2, #1
 800c376:	701a      	strb	r2, [r3, #0]
 800c378:	4b04      	ldr	r3, [pc, #16]	@ (800c38c <rcutils_get_error_string+0x24>)
 800c37a:	7818      	ldrb	r0, [r3, #0]
 800c37c:	4770      	bx	lr
 800c37e:	4b04      	ldr	r3, [pc, #16]	@ (800c390 <rcutils_get_error_string+0x28>)
 800c380:	7818      	ldrb	r0, [r3, #0]
 800c382:	4770      	bx	lr
 800c384:	2000c284 	.word	0x2000c284
 800c388:	2000c289 	.word	0x2000c289
 800c38c:	2000c288 	.word	0x2000c288
 800c390:	0801c618 	.word	0x0801c618
 800c394:	00000000 	.word	0x00000000

0800c398 <rcutils_reset_error>:
 800c398:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800c3b8 <rcutils_reset_error+0x20>
 800c39c:	4a08      	ldr	r2, [pc, #32]	@ (800c3c0 <rcutils_reset_error+0x28>)
 800c39e:	4809      	ldr	r0, [pc, #36]	@ (800c3c4 <rcutils_reset_error+0x2c>)
 800c3a0:	4909      	ldr	r1, [pc, #36]	@ (800c3c8 <rcutils_reset_error+0x30>)
 800c3a2:	2300      	movs	r3, #0
 800c3a4:	8013      	strh	r3, [r2, #0]
 800c3a6:	ed82 7b02 	vstr	d7, [r2, #8]
 800c3aa:	4a08      	ldr	r2, [pc, #32]	@ (800c3cc <rcutils_reset_error+0x34>)
 800c3ac:	7003      	strb	r3, [r0, #0]
 800c3ae:	700b      	strb	r3, [r1, #0]
 800c3b0:	7013      	strb	r3, [r2, #0]
 800c3b2:	4770      	bx	lr
 800c3b4:	f3af 8000 	nop.w
	...
 800c3c0:	2000c290 	.word	0x2000c290
 800c3c4:	2000c289 	.word	0x2000c289
 800c3c8:	2000c288 	.word	0x2000c288
 800c3cc:	2000c284 	.word	0x2000c284

0800c3d0 <rcutils_system_time_now>:
 800c3d0:	b318      	cbz	r0, 800c41a <rcutils_system_time_now+0x4a>
 800c3d2:	b570      	push	{r4, r5, r6, lr}
 800c3d4:	b084      	sub	sp, #16
 800c3d6:	4604      	mov	r4, r0
 800c3d8:	4669      	mov	r1, sp
 800c3da:	2001      	movs	r0, #1
 800c3dc:	f7f6 f9b4 	bl	8002748 <clock_gettime>
 800c3e0:	2800      	cmp	r0, #0
 800c3e2:	db17      	blt.n	800c414 <rcutils_system_time_now+0x44>
 800c3e4:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c3e8:	2900      	cmp	r1, #0
 800c3ea:	db13      	blt.n	800c414 <rcutils_system_time_now+0x44>
 800c3ec:	9d02      	ldr	r5, [sp, #8]
 800c3ee:	2d00      	cmp	r5, #0
 800c3f0:	db0d      	blt.n	800c40e <rcutils_system_time_now+0x3e>
 800c3f2:	4e0b      	ldr	r6, [pc, #44]	@ (800c420 <rcutils_system_time_now+0x50>)
 800c3f4:	fba3 3206 	umull	r3, r2, r3, r6
 800c3f8:	195b      	adds	r3, r3, r5
 800c3fa:	fb06 2201 	mla	r2, r6, r1, r2
 800c3fe:	f04f 0000 	mov.w	r0, #0
 800c402:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800c406:	e9c4 3200 	strd	r3, r2, [r4]
 800c40a:	b004      	add	sp, #16
 800c40c:	bd70      	pop	{r4, r5, r6, pc}
 800c40e:	ea53 0201 	orrs.w	r2, r3, r1
 800c412:	d1ee      	bne.n	800c3f2 <rcutils_system_time_now+0x22>
 800c414:	2002      	movs	r0, #2
 800c416:	b004      	add	sp, #16
 800c418:	bd70      	pop	{r4, r5, r6, pc}
 800c41a:	200b      	movs	r0, #11
 800c41c:	4770      	bx	lr
 800c41e:	bf00      	nop
 800c420:	3b9aca00 	.word	0x3b9aca00

0800c424 <rcutils_steady_time_now>:
 800c424:	b318      	cbz	r0, 800c46e <rcutils_steady_time_now+0x4a>
 800c426:	b570      	push	{r4, r5, r6, lr}
 800c428:	b084      	sub	sp, #16
 800c42a:	4604      	mov	r4, r0
 800c42c:	4669      	mov	r1, sp
 800c42e:	2000      	movs	r0, #0
 800c430:	f7f6 f98a 	bl	8002748 <clock_gettime>
 800c434:	2800      	cmp	r0, #0
 800c436:	db17      	blt.n	800c468 <rcutils_steady_time_now+0x44>
 800c438:	e9dd 3100 	ldrd	r3, r1, [sp]
 800c43c:	2900      	cmp	r1, #0
 800c43e:	db13      	blt.n	800c468 <rcutils_steady_time_now+0x44>
 800c440:	9d02      	ldr	r5, [sp, #8]
 800c442:	2d00      	cmp	r5, #0
 800c444:	db0d      	blt.n	800c462 <rcutils_steady_time_now+0x3e>
 800c446:	4e0b      	ldr	r6, [pc, #44]	@ (800c474 <rcutils_steady_time_now+0x50>)
 800c448:	fba3 3206 	umull	r3, r2, r3, r6
 800c44c:	195b      	adds	r3, r3, r5
 800c44e:	fb06 2201 	mla	r2, r6, r1, r2
 800c452:	f04f 0000 	mov.w	r0, #0
 800c456:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 800c45a:	e9c4 3200 	strd	r3, r2, [r4]
 800c45e:	b004      	add	sp, #16
 800c460:	bd70      	pop	{r4, r5, r6, pc}
 800c462:	ea53 0201 	orrs.w	r2, r3, r1
 800c466:	d1ee      	bne.n	800c446 <rcutils_steady_time_now+0x22>
 800c468:	2002      	movs	r0, #2
 800c46a:	b004      	add	sp, #16
 800c46c:	bd70      	pop	{r4, r5, r6, pc}
 800c46e:	200b      	movs	r0, #11
 800c470:	4770      	bx	lr
 800c472:	bf00      	nop
 800c474:	3b9aca00 	.word	0x3b9aca00

0800c478 <rmw_get_default_publisher_options>:
 800c478:	2200      	movs	r2, #0
 800c47a:	6002      	str	r2, [r0, #0]
 800c47c:	7102      	strb	r2, [r0, #4]
 800c47e:	4770      	bx	lr

0800c480 <rmw_uros_set_custom_transport>:
 800c480:	b470      	push	{r4, r5, r6}
 800c482:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800c486:	b162      	cbz	r2, 800c4a2 <rmw_uros_set_custom_transport+0x22>
 800c488:	b15b      	cbz	r3, 800c4a2 <rmw_uros_set_custom_transport+0x22>
 800c48a:	b155      	cbz	r5, 800c4a2 <rmw_uros_set_custom_transport+0x22>
 800c48c:	b14e      	cbz	r6, 800c4a2 <rmw_uros_set_custom_transport+0x22>
 800c48e:	4c06      	ldr	r4, [pc, #24]	@ (800c4a8 <rmw_uros_set_custom_transport+0x28>)
 800c490:	7020      	strb	r0, [r4, #0]
 800c492:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800c496:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800c49a:	6166      	str	r6, [r4, #20]
 800c49c:	2000      	movs	r0, #0
 800c49e:	bc70      	pop	{r4, r5, r6}
 800c4a0:	4770      	bx	lr
 800c4a2:	200b      	movs	r0, #11
 800c4a4:	bc70      	pop	{r4, r5, r6}
 800c4a6:	4770      	bx	lr
 800c4a8:	2000c2a0 	.word	0x2000c2a0

0800c4ac <flush_session>:
 800c4ac:	6fc9      	ldr	r1, [r1, #124]	@ 0x7c
 800c4ae:	f002 bc17 	b.w	800ece0 <uxr_run_session_until_confirm_delivery>
 800c4b2:	bf00      	nop

0800c4b4 <rmw_publish>:
 800c4b4:	2800      	cmp	r0, #0
 800c4b6:	d053      	beq.n	800c560 <rmw_publish+0xac>
 800c4b8:	b570      	push	{r4, r5, r6, lr}
 800c4ba:	460d      	mov	r5, r1
 800c4bc:	b08e      	sub	sp, #56	@ 0x38
 800c4be:	2900      	cmp	r1, #0
 800c4c0:	d04b      	beq.n	800c55a <rmw_publish+0xa6>
 800c4c2:	4604      	mov	r4, r0
 800c4c4:	6800      	ldr	r0, [r0, #0]
 800c4c6:	f000 fd17 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 800c4ca:	2800      	cmp	r0, #0
 800c4cc:	d045      	beq.n	800c55a <rmw_publish+0xa6>
 800c4ce:	6866      	ldr	r6, [r4, #4]
 800c4d0:	2e00      	cmp	r6, #0
 800c4d2:	d042      	beq.n	800c55a <rmw_publish+0xa6>
 800c4d4:	69b4      	ldr	r4, [r6, #24]
 800c4d6:	4628      	mov	r0, r5
 800c4d8:	6923      	ldr	r3, [r4, #16]
 800c4da:	4798      	blx	r3
 800c4dc:	69f3      	ldr	r3, [r6, #28]
 800c4de:	9005      	str	r0, [sp, #20]
 800c4e0:	b113      	cbz	r3, 800c4e8 <rmw_publish+0x34>
 800c4e2:	a805      	add	r0, sp, #20
 800c4e4:	4798      	blx	r3
 800c4e6:	9805      	ldr	r0, [sp, #20]
 800c4e8:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800c4ec:	691b      	ldr	r3, [r3, #16]
 800c4ee:	9000      	str	r0, [sp, #0]
 800c4f0:	6972      	ldr	r2, [r6, #20]
 800c4f2:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800c4f4:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 800c4f8:	ab06      	add	r3, sp, #24
 800c4fa:	f003 fa21 	bl	800f940 <uxr_prepare_output_stream>
 800c4fe:	b1d8      	cbz	r0, 800c538 <rmw_publish+0x84>
 800c500:	68a3      	ldr	r3, [r4, #8]
 800c502:	a906      	add	r1, sp, #24
 800c504:	4628      	mov	r0, r5
 800c506:	4798      	blx	r3
 800c508:	6a33      	ldr	r3, [r6, #32]
 800c50a:	4604      	mov	r4, r0
 800c50c:	b10b      	cbz	r3, 800c512 <rmw_publish+0x5e>
 800c50e:	a806      	add	r0, sp, #24
 800c510:	4798      	blx	r3
 800c512:	f896 307a 	ldrb.w	r3, [r6, #122]	@ 0x7a
 800c516:	f8d6 2080 	ldr.w	r2, [r6, #128]	@ 0x80
 800c51a:	2b01      	cmp	r3, #1
 800c51c:	6910      	ldr	r0, [r2, #16]
 800c51e:	d021      	beq.n	800c564 <rmw_publish+0xb0>
 800c520:	6ff1      	ldr	r1, [r6, #124]	@ 0x7c
 800c522:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c526:	f002 fbdb 	bl	800ece0 <uxr_run_session_until_confirm_delivery>
 800c52a:	4004      	ands	r4, r0
 800c52c:	b2e4      	uxtb	r4, r4
 800c52e:	f084 0001 	eor.w	r0, r4, #1
 800c532:	b2c0      	uxtb	r0, r0
 800c534:	b00e      	add	sp, #56	@ 0x38
 800c536:	bd70      	pop	{r4, r5, r6, pc}
 800c538:	f8d6 3080 	ldr.w	r3, [r6, #128]	@ 0x80
 800c53c:	6918      	ldr	r0, [r3, #16]
 800c53e:	4b0c      	ldr	r3, [pc, #48]	@ (800c570 <rmw_publish+0xbc>)
 800c540:	9301      	str	r3, [sp, #4]
 800c542:	9b05      	ldr	r3, [sp, #20]
 800c544:	9300      	str	r3, [sp, #0]
 800c546:	9602      	str	r6, [sp, #8]
 800c548:	6972      	ldr	r2, [r6, #20]
 800c54a:	6fb1      	ldr	r1, [r6, #120]	@ 0x78
 800c54c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c550:	ab06      	add	r3, sp, #24
 800c552:	f003 fa25 	bl	800f9a0 <uxr_prepare_output_stream_fragmented>
 800c556:	2800      	cmp	r0, #0
 800c558:	d1d2      	bne.n	800c500 <rmw_publish+0x4c>
 800c55a:	2001      	movs	r0, #1
 800c55c:	b00e      	add	sp, #56	@ 0x38
 800c55e:	bd70      	pop	{r4, r5, r6, pc}
 800c560:	2001      	movs	r0, #1
 800c562:	4770      	bx	lr
 800c564:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c568:	f002 f822 	bl	800e5b0 <uxr_flash_output_streams>
 800c56c:	e7df      	b.n	800c52e <rmw_publish+0x7a>
 800c56e:	bf00      	nop
 800c570:	0800c4ad 	.word	0x0800c4ad

0800c574 <rmw_create_publisher>:
 800c574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c578:	b087      	sub	sp, #28
 800c57a:	2800      	cmp	r0, #0
 800c57c:	f000 80c9 	beq.w	800c712 <rmw_create_publisher+0x19e>
 800c580:	460f      	mov	r7, r1
 800c582:	2900      	cmp	r1, #0
 800c584:	f000 80c5 	beq.w	800c712 <rmw_create_publisher+0x19e>
 800c588:	4604      	mov	r4, r0
 800c58a:	6800      	ldr	r0, [r0, #0]
 800c58c:	4615      	mov	r5, r2
 800c58e:	461e      	mov	r6, r3
 800c590:	f000 fcb2 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 800c594:	2800      	cmp	r0, #0
 800c596:	f000 80bc 	beq.w	800c712 <rmw_create_publisher+0x19e>
 800c59a:	2d00      	cmp	r5, #0
 800c59c:	f000 80b9 	beq.w	800c712 <rmw_create_publisher+0x19e>
 800c5a0:	782b      	ldrb	r3, [r5, #0]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	f000 80b5 	beq.w	800c712 <rmw_create_publisher+0x19e>
 800c5a8:	2e00      	cmp	r6, #0
 800c5aa:	f000 80b2 	beq.w	800c712 <rmw_create_publisher+0x19e>
 800c5ae:	485c      	ldr	r0, [pc, #368]	@ (800c720 <rmw_create_publisher+0x1ac>)
 800c5b0:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800c5b4:	f008 f98e 	bl	80148d4 <get_memory>
 800c5b8:	2800      	cmp	r0, #0
 800c5ba:	f000 80aa 	beq.w	800c712 <rmw_create_publisher+0x19e>
 800c5be:	6884      	ldr	r4, [r0, #8]
 800c5c0:	f8c4 4088 	str.w	r4, [r4, #136]	@ 0x88
 800c5c4:	f008 fa0c 	bl	80149e0 <rmw_get_implementation_identifier>
 800c5c8:	f104 0a9c 	add.w	sl, r4, #156	@ 0x9c
 800c5cc:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800c5d0:	f8c4 a08c 	str.w	sl, [r4, #140]	@ 0x8c
 800c5d4:	4628      	mov	r0, r5
 800c5d6:	f7f3 fe63 	bl	80002a0 <strlen>
 800c5da:	3001      	adds	r0, #1
 800c5dc:	283c      	cmp	r0, #60	@ 0x3c
 800c5de:	f104 0884 	add.w	r8, r4, #132	@ 0x84
 800c5e2:	f200 808f 	bhi.w	800c704 <rmw_create_publisher+0x190>
 800c5e6:	4a4f      	ldr	r2, [pc, #316]	@ (800c724 <rmw_create_publisher+0x1b0>)
 800c5e8:	462b      	mov	r3, r5
 800c5ea:	213c      	movs	r1, #60	@ 0x3c
 800c5ec:	4650      	mov	r0, sl
 800c5ee:	f00d f8b7 	bl	8019760 <sniprintf>
 800c5f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800c5f6:	67e3      	str	r3, [r4, #124]	@ 0x7c
 800c5f8:	4631      	mov	r1, r6
 800c5fa:	f8c4 9080 	str.w	r9, [r4, #128]	@ 0x80
 800c5fe:	2250      	movs	r2, #80	@ 0x50
 800c600:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 800c604:	f00d fb59 	bl	8019cba <memcpy>
 800c608:	7a33      	ldrb	r3, [r6, #8]
 800c60a:	4947      	ldr	r1, [pc, #284]	@ (800c728 <rmw_create_publisher+0x1b4>)
 800c60c:	2b02      	cmp	r3, #2
 800c60e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c612:	bf0c      	ite	eq
 800c614:	f8d3 337c 	ldreq.w	r3, [r3, #892]	@ 0x37c
 800c618:	f8d3 3378 	ldrne.w	r3, [r3, #888]	@ 0x378
 800c61c:	67a3      	str	r3, [r4, #120]	@ 0x78
 800c61e:	2300      	movs	r3, #0
 800c620:	e9c4 3307 	strd	r3, r3, [r4, #28]
 800c624:	4638      	mov	r0, r7
 800c626:	f000 fc75 	bl	800cf14 <get_message_typesupport_handle>
 800c62a:	2800      	cmp	r0, #0
 800c62c:	d06a      	beq.n	800c704 <rmw_create_publisher+0x190>
 800c62e:	6842      	ldr	r2, [r0, #4]
 800c630:	61a2      	str	r2, [r4, #24]
 800c632:	2a00      	cmp	r2, #0
 800c634:	d066      	beq.n	800c704 <rmw_create_publisher+0x190>
 800c636:	4629      	mov	r1, r5
 800c638:	4633      	mov	r3, r6
 800c63a:	4648      	mov	r0, r9
 800c63c:	f008 fc2c 	bl	8014e98 <create_topic>
 800c640:	6260      	str	r0, [r4, #36]	@ 0x24
 800c642:	2800      	cmp	r0, #0
 800c644:	d062      	beq.n	800c70c <rmw_create_publisher+0x198>
 800c646:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c64a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c64e:	2103      	movs	r1, #3
 800c650:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	@ 0x598
 800c654:	1c42      	adds	r2, r0, #1
 800c656:	f8a3 2598 	strh.w	r2, [r3, #1432]	@ 0x598
 800c65a:	f001 fe7b 	bl	800e354 <uxr_object_id>
 800c65e:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 800c662:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c666:	6120      	str	r0, [r4, #16]
 800c668:	f8d3 3384 	ldr.w	r3, [r3, #900]	@ 0x384
 800c66c:	6910      	ldr	r0, [r2, #16]
 800c66e:	2506      	movs	r5, #6
 800c670:	9500      	str	r5, [sp, #0]
 800c672:	6819      	ldr	r1, [r3, #0]
 800c674:	6922      	ldr	r2, [r4, #16]
 800c676:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800c67a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c67e:	f001 fd41 	bl	800e104 <uxr_buffer_create_publisher_bin>
 800c682:	4602      	mov	r2, r0
 800c684:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800c688:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800c68c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800c690:	f000 fbac 	bl	800cdec <run_xrce_session>
 800c694:	b3b0      	cbz	r0, 800c704 <rmw_create_publisher+0x190>
 800c696:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c69a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c69e:	2105      	movs	r1, #5
 800c6a0:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	@ 0x59a
 800c6a4:	1c42      	adds	r2, r0, #1
 800c6a6:	f8a3 259a 	strh.w	r2, [r3, #1434]	@ 0x59a
 800c6aa:	f001 fe53 	bl	800e354 <uxr_object_id>
 800c6ae:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800c6b2:	6160      	str	r0, [r4, #20]
 800c6b4:	4631      	mov	r1, r6
 800c6b6:	af04      	add	r7, sp, #16
 800c6b8:	691e      	ldr	r6, [r3, #16]
 800c6ba:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c6be:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800c6c2:	f8d3 a384 	ldr.w	sl, [r3, #900]	@ 0x384
 800c6c6:	4638      	mov	r0, r7
 800c6c8:	f000 fbb0 	bl	800ce2c <convert_qos_profile>
 800c6cc:	9503      	str	r5, [sp, #12]
 800c6ce:	e897 0003 	ldmia.w	r7, {r0, r1}
 800c6d2:	9001      	str	r0, [sp, #4]
 800c6d4:	f8ad 1008 	strh.w	r1, [sp, #8]
 800c6d8:	f8db 3010 	ldr.w	r3, [fp, #16]
 800c6dc:	9300      	str	r3, [sp, #0]
 800c6de:	f506 7628 	add.w	r6, r6, #672	@ 0x2a0
 800c6e2:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 800c6e6:	f8da 1000 	ldr.w	r1, [sl]
 800c6ea:	4630      	mov	r0, r6
 800c6ec:	f001 fd68 	bl	800e1c0 <uxr_buffer_create_datawriter_bin>
 800c6f0:	4602      	mov	r2, r0
 800c6f2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800c6f6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 800c6fa:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 800c6fe:	f000 fb75 	bl	800cdec <run_xrce_session>
 800c702:	b940      	cbnz	r0, 800c716 <rmw_create_publisher+0x1a2>
 800c704:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800c706:	b108      	cbz	r0, 800c70c <rmw_create_publisher+0x198>
 800c708:	f000 fa66 	bl	800cbd8 <rmw_uxrce_fini_topic_memory>
 800c70c:	4640      	mov	r0, r8
 800c70e:	f000 fa0b 	bl	800cb28 <rmw_uxrce_fini_publisher_memory>
 800c712:	f04f 0800 	mov.w	r8, #0
 800c716:	4640      	mov	r0, r8
 800c718:	b007      	add	sp, #28
 800c71a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c71e:	bf00      	nop
 800c720:	2000f590 	.word	0x2000f590
 800c724:	0801c548 	.word	0x0801c548
 800c728:	0801c3b8 	.word	0x0801c3b8

0800c72c <rmw_publisher_get_actual_qos>:
 800c72c:	b508      	push	{r3, lr}
 800c72e:	4603      	mov	r3, r0
 800c730:	b140      	cbz	r0, 800c744 <rmw_publisher_get_actual_qos+0x18>
 800c732:	4608      	mov	r0, r1
 800c734:	b131      	cbz	r1, 800c744 <rmw_publisher_get_actual_qos+0x18>
 800c736:	6859      	ldr	r1, [r3, #4]
 800c738:	2250      	movs	r2, #80	@ 0x50
 800c73a:	3128      	adds	r1, #40	@ 0x28
 800c73c:	f00d fabd 	bl	8019cba <memcpy>
 800c740:	2000      	movs	r0, #0
 800c742:	bd08      	pop	{r3, pc}
 800c744:	200b      	movs	r0, #11
 800c746:	bd08      	pop	{r3, pc}

0800c748 <rmw_destroy_publisher>:
 800c748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c74c:	b128      	cbz	r0, 800c75a <rmw_destroy_publisher+0x12>
 800c74e:	4604      	mov	r4, r0
 800c750:	6800      	ldr	r0, [r0, #0]
 800c752:	460d      	mov	r5, r1
 800c754:	f000 fbd0 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 800c758:	b918      	cbnz	r0, 800c762 <rmw_destroy_publisher+0x1a>
 800c75a:	2401      	movs	r4, #1
 800c75c:	4620      	mov	r0, r4
 800c75e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c762:	6863      	ldr	r3, [r4, #4]
 800c764:	2b00      	cmp	r3, #0
 800c766:	d0f8      	beq.n	800c75a <rmw_destroy_publisher+0x12>
 800c768:	2d00      	cmp	r5, #0
 800c76a:	d0f6      	beq.n	800c75a <rmw_destroy_publisher+0x12>
 800c76c:	6828      	ldr	r0, [r5, #0]
 800c76e:	f000 fbc3 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 800c772:	2800      	cmp	r0, #0
 800c774:	d0f1      	beq.n	800c75a <rmw_destroy_publisher+0x12>
 800c776:	686c      	ldr	r4, [r5, #4]
 800c778:	2c00      	cmp	r4, #0
 800c77a:	d0ee      	beq.n	800c75a <rmw_destroy_publisher+0x12>
 800c77c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800c77e:	f8d4 7080 	ldr.w	r7, [r4, #128]	@ 0x80
 800c782:	f008 fbdd 	bl	8014f40 <destroy_topic>
 800c786:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800c78a:	6962      	ldr	r2, [r4, #20]
 800c78c:	6918      	ldr	r0, [r3, #16]
 800c78e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800c792:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c796:	6819      	ldr	r1, [r3, #0]
 800c798:	f001 fc04 	bl	800dfa4 <uxr_buffer_delete_entity>
 800c79c:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 800c7a0:	6922      	ldr	r2, [r4, #16]
 800c7a2:	4680      	mov	r8, r0
 800c7a4:	6918      	ldr	r0, [r3, #16]
 800c7a6:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 800c7aa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c7ae:	6819      	ldr	r1, [r3, #0]
 800c7b0:	f001 fbf8 	bl	800dfa4 <uxr_buffer_delete_entity>
 800c7b4:	4606      	mov	r6, r0
 800c7b6:	6938      	ldr	r0, [r7, #16]
 800c7b8:	4642      	mov	r2, r8
 800c7ba:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800c7be:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800c7c2:	f000 fb13 	bl	800cdec <run_xrce_session>
 800c7c6:	4604      	mov	r4, r0
 800c7c8:	6938      	ldr	r0, [r7, #16]
 800c7ca:	4632      	mov	r2, r6
 800c7cc:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 800c7d0:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 800c7d4:	f000 fb0a 	bl	800cdec <run_xrce_session>
 800c7d8:	4004      	ands	r4, r0
 800c7da:	f084 0401 	eor.w	r4, r4, #1
 800c7de:	b2e4      	uxtb	r4, r4
 800c7e0:	4628      	mov	r0, r5
 800c7e2:	0064      	lsls	r4, r4, #1
 800c7e4:	f000 f9a0 	bl	800cb28 <rmw_uxrce_fini_publisher_memory>
 800c7e8:	e7b8      	b.n	800c75c <rmw_destroy_publisher+0x14>
 800c7ea:	bf00      	nop

0800c7ec <rmw_uros_epoch_nanos>:
 800c7ec:	4b05      	ldr	r3, [pc, #20]	@ (800c804 <rmw_uros_epoch_nanos+0x18>)
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	b123      	cbz	r3, 800c7fc <rmw_uros_epoch_nanos+0x10>
 800c7f2:	6898      	ldr	r0, [r3, #8]
 800c7f4:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c7f8:	f001 bed0 	b.w	800e59c <uxr_epoch_nanos>
 800c7fc:	2000      	movs	r0, #0
 800c7fe:	2100      	movs	r1, #0
 800c800:	4770      	bx	lr
 800c802:	bf00      	nop
 800c804:	20010c00 	.word	0x20010c00

0800c808 <rmw_uros_sync_session>:
 800c808:	b508      	push	{r3, lr}
 800c80a:	4b07      	ldr	r3, [pc, #28]	@ (800c828 <rmw_uros_sync_session+0x20>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	b14b      	cbz	r3, 800c824 <rmw_uros_sync_session+0x1c>
 800c810:	4601      	mov	r1, r0
 800c812:	6898      	ldr	r0, [r3, #8]
 800c814:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800c818:	f002 fade 	bl	800edd8 <uxr_sync_session>
 800c81c:	f080 0001 	eor.w	r0, r0, #1
 800c820:	b2c0      	uxtb	r0, r0
 800c822:	bd08      	pop	{r3, pc}
 800c824:	2001      	movs	r0, #1
 800c826:	bd08      	pop	{r3, pc}
 800c828:	20010c00 	.word	0x20010c00

0800c82c <rmw_uxrce_init_service_memory>:
 800c82c:	b1e2      	cbz	r2, 800c868 <rmw_uxrce_init_service_memory+0x3c>
 800c82e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c832:	7b05      	ldrb	r5, [r0, #12]
 800c834:	4606      	mov	r6, r0
 800c836:	b9ad      	cbnz	r5, 800c864 <rmw_uxrce_init_service_memory+0x38>
 800c838:	23c8      	movs	r3, #200	@ 0xc8
 800c83a:	e9c0 5500 	strd	r5, r5, [r0]
 800c83e:	6083      	str	r3, [r0, #8]
 800c840:	f240 1301 	movw	r3, #257	@ 0x101
 800c844:	4617      	mov	r7, r2
 800c846:	8183      	strh	r3, [r0, #12]
 800c848:	460c      	mov	r4, r1
 800c84a:	46a8      	mov	r8, r5
 800c84c:	4621      	mov	r1, r4
 800c84e:	4630      	mov	r0, r6
 800c850:	3501      	adds	r5, #1
 800c852:	f008 f84f 	bl	80148f4 <put_memory>
 800c856:	42af      	cmp	r7, r5
 800c858:	60a4      	str	r4, [r4, #8]
 800c85a:	f884 800c 	strb.w	r8, [r4, #12]
 800c85e:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800c862:	d1f3      	bne.n	800c84c <rmw_uxrce_init_service_memory+0x20>
 800c864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c868:	4770      	bx	lr
 800c86a:	bf00      	nop

0800c86c <rmw_uxrce_init_client_memory>:
 800c86c:	b1e2      	cbz	r2, 800c8a8 <rmw_uxrce_init_client_memory+0x3c>
 800c86e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c872:	7b05      	ldrb	r5, [r0, #12]
 800c874:	4606      	mov	r6, r0
 800c876:	b9ad      	cbnz	r5, 800c8a4 <rmw_uxrce_init_client_memory+0x38>
 800c878:	23c8      	movs	r3, #200	@ 0xc8
 800c87a:	e9c0 5500 	strd	r5, r5, [r0]
 800c87e:	6083      	str	r3, [r0, #8]
 800c880:	f240 1301 	movw	r3, #257	@ 0x101
 800c884:	4617      	mov	r7, r2
 800c886:	8183      	strh	r3, [r0, #12]
 800c888:	460c      	mov	r4, r1
 800c88a:	46a8      	mov	r8, r5
 800c88c:	4621      	mov	r1, r4
 800c88e:	4630      	mov	r0, r6
 800c890:	3501      	adds	r5, #1
 800c892:	f008 f82f 	bl	80148f4 <put_memory>
 800c896:	42af      	cmp	r7, r5
 800c898:	60a4      	str	r4, [r4, #8]
 800c89a:	f884 800c 	strb.w	r8, [r4, #12]
 800c89e:	f104 04c8 	add.w	r4, r4, #200	@ 0xc8
 800c8a2:	d1f3      	bne.n	800c88c <rmw_uxrce_init_client_memory+0x20>
 800c8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8a8:	4770      	bx	lr
 800c8aa:	bf00      	nop

0800c8ac <rmw_uxrce_init_publisher_memory>:
 800c8ac:	b1e2      	cbz	r2, 800c8e8 <rmw_uxrce_init_publisher_memory+0x3c>
 800c8ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8b2:	7b05      	ldrb	r5, [r0, #12]
 800c8b4:	4606      	mov	r6, r0
 800c8b6:	b9ad      	cbnz	r5, 800c8e4 <rmw_uxrce_init_publisher_memory+0x38>
 800c8b8:	23d8      	movs	r3, #216	@ 0xd8
 800c8ba:	e9c0 5500 	strd	r5, r5, [r0]
 800c8be:	6083      	str	r3, [r0, #8]
 800c8c0:	f240 1301 	movw	r3, #257	@ 0x101
 800c8c4:	4617      	mov	r7, r2
 800c8c6:	8183      	strh	r3, [r0, #12]
 800c8c8:	460c      	mov	r4, r1
 800c8ca:	46a8      	mov	r8, r5
 800c8cc:	4621      	mov	r1, r4
 800c8ce:	4630      	mov	r0, r6
 800c8d0:	3501      	adds	r5, #1
 800c8d2:	f008 f80f 	bl	80148f4 <put_memory>
 800c8d6:	42af      	cmp	r7, r5
 800c8d8:	60a4      	str	r4, [r4, #8]
 800c8da:	f884 800c 	strb.w	r8, [r4, #12]
 800c8de:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800c8e2:	d1f3      	bne.n	800c8cc <rmw_uxrce_init_publisher_memory+0x20>
 800c8e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8e8:	4770      	bx	lr
 800c8ea:	bf00      	nop

0800c8ec <rmw_uxrce_init_subscription_memory>:
 800c8ec:	b1e2      	cbz	r2, 800c928 <rmw_uxrce_init_subscription_memory+0x3c>
 800c8ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8f2:	7b05      	ldrb	r5, [r0, #12]
 800c8f4:	4606      	mov	r6, r0
 800c8f6:	b9ad      	cbnz	r5, 800c924 <rmw_uxrce_init_subscription_memory+0x38>
 800c8f8:	23d8      	movs	r3, #216	@ 0xd8
 800c8fa:	e9c0 5500 	strd	r5, r5, [r0]
 800c8fe:	6083      	str	r3, [r0, #8]
 800c900:	f240 1301 	movw	r3, #257	@ 0x101
 800c904:	4617      	mov	r7, r2
 800c906:	8183      	strh	r3, [r0, #12]
 800c908:	460c      	mov	r4, r1
 800c90a:	46a8      	mov	r8, r5
 800c90c:	4621      	mov	r1, r4
 800c90e:	4630      	mov	r0, r6
 800c910:	3501      	adds	r5, #1
 800c912:	f007 ffef 	bl	80148f4 <put_memory>
 800c916:	42af      	cmp	r7, r5
 800c918:	60a4      	str	r4, [r4, #8]
 800c91a:	f884 800c 	strb.w	r8, [r4, #12]
 800c91e:	f104 04d8 	add.w	r4, r4, #216	@ 0xd8
 800c922:	d1f3      	bne.n	800c90c <rmw_uxrce_init_subscription_memory+0x20>
 800c924:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c928:	4770      	bx	lr
 800c92a:	bf00      	nop

0800c92c <rmw_uxrce_init_node_memory>:
 800c92c:	b1e2      	cbz	r2, 800c968 <rmw_uxrce_init_node_memory+0x3c>
 800c92e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c932:	7b05      	ldrb	r5, [r0, #12]
 800c934:	4606      	mov	r6, r0
 800c936:	b9ad      	cbnz	r5, 800c964 <rmw_uxrce_init_node_memory+0x38>
 800c938:	23a4      	movs	r3, #164	@ 0xa4
 800c93a:	e9c0 5500 	strd	r5, r5, [r0]
 800c93e:	6083      	str	r3, [r0, #8]
 800c940:	f240 1301 	movw	r3, #257	@ 0x101
 800c944:	4617      	mov	r7, r2
 800c946:	8183      	strh	r3, [r0, #12]
 800c948:	460c      	mov	r4, r1
 800c94a:	46a8      	mov	r8, r5
 800c94c:	4621      	mov	r1, r4
 800c94e:	4630      	mov	r0, r6
 800c950:	3501      	adds	r5, #1
 800c952:	f007 ffcf 	bl	80148f4 <put_memory>
 800c956:	42af      	cmp	r7, r5
 800c958:	60a4      	str	r4, [r4, #8]
 800c95a:	f884 800c 	strb.w	r8, [r4, #12]
 800c95e:	f104 04a4 	add.w	r4, r4, #164	@ 0xa4
 800c962:	d1f3      	bne.n	800c94c <rmw_uxrce_init_node_memory+0x20>
 800c964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c968:	4770      	bx	lr
 800c96a:	bf00      	nop

0800c96c <rmw_uxrce_init_session_memory>:
 800c96c:	b1ea      	cbz	r2, 800c9aa <rmw_uxrce_init_session_memory+0x3e>
 800c96e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c972:	7b05      	ldrb	r5, [r0, #12]
 800c974:	4606      	mov	r6, r0
 800c976:	b9b5      	cbnz	r5, 800c9a6 <rmw_uxrce_init_session_memory+0x3a>
 800c978:	e9c0 5500 	strd	r5, r5, [r0]
 800c97c:	f241 58a8 	movw	r8, #5544	@ 0x15a8
 800c980:	f240 1301 	movw	r3, #257	@ 0x101
 800c984:	4617      	mov	r7, r2
 800c986:	f8c0 8008 	str.w	r8, [r0, #8]
 800c98a:	460c      	mov	r4, r1
 800c98c:	8183      	strh	r3, [r0, #12]
 800c98e:	46a9      	mov	r9, r5
 800c990:	4621      	mov	r1, r4
 800c992:	4630      	mov	r0, r6
 800c994:	3501      	adds	r5, #1
 800c996:	f007 ffad 	bl	80148f4 <put_memory>
 800c99a:	42af      	cmp	r7, r5
 800c99c:	60a4      	str	r4, [r4, #8]
 800c99e:	f884 900c 	strb.w	r9, [r4, #12]
 800c9a2:	4444      	add	r4, r8
 800c9a4:	d1f4      	bne.n	800c990 <rmw_uxrce_init_session_memory+0x24>
 800c9a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9aa:	4770      	bx	lr

0800c9ac <rmw_uxrce_init_topic_memory>:
 800c9ac:	b1e2      	cbz	r2, 800c9e8 <rmw_uxrce_init_topic_memory+0x3c>
 800c9ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9b2:	7b05      	ldrb	r5, [r0, #12]
 800c9b4:	4606      	mov	r6, r0
 800c9b6:	b9ad      	cbnz	r5, 800c9e4 <rmw_uxrce_init_topic_memory+0x38>
 800c9b8:	231c      	movs	r3, #28
 800c9ba:	e9c0 5500 	strd	r5, r5, [r0]
 800c9be:	6083      	str	r3, [r0, #8]
 800c9c0:	f240 1301 	movw	r3, #257	@ 0x101
 800c9c4:	4617      	mov	r7, r2
 800c9c6:	8183      	strh	r3, [r0, #12]
 800c9c8:	460c      	mov	r4, r1
 800c9ca:	46a8      	mov	r8, r5
 800c9cc:	4621      	mov	r1, r4
 800c9ce:	4630      	mov	r0, r6
 800c9d0:	3501      	adds	r5, #1
 800c9d2:	f007 ff8f 	bl	80148f4 <put_memory>
 800c9d6:	42af      	cmp	r7, r5
 800c9d8:	60a4      	str	r4, [r4, #8]
 800c9da:	f884 800c 	strb.w	r8, [r4, #12]
 800c9de:	f104 041c 	add.w	r4, r4, #28
 800c9e2:	d1f3      	bne.n	800c9cc <rmw_uxrce_init_topic_memory+0x20>
 800c9e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9e8:	4770      	bx	lr
 800c9ea:	bf00      	nop

0800c9ec <rmw_uxrce_init_static_input_buffer_memory>:
 800c9ec:	b1ea      	cbz	r2, 800ca2a <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 800c9ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9f2:	7b05      	ldrb	r5, [r0, #12]
 800c9f4:	4606      	mov	r6, r0
 800c9f6:	b9b5      	cbnz	r5, 800ca26 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 800c9f8:	f44f 6304 	mov.w	r3, #2112	@ 0x840
 800c9fc:	e9c0 5500 	strd	r5, r5, [r0]
 800ca00:	6083      	str	r3, [r0, #8]
 800ca02:	f240 1301 	movw	r3, #257	@ 0x101
 800ca06:	4617      	mov	r7, r2
 800ca08:	8183      	strh	r3, [r0, #12]
 800ca0a:	460c      	mov	r4, r1
 800ca0c:	46a8      	mov	r8, r5
 800ca0e:	4621      	mov	r1, r4
 800ca10:	4630      	mov	r0, r6
 800ca12:	3501      	adds	r5, #1
 800ca14:	f007 ff6e 	bl	80148f4 <put_memory>
 800ca18:	42af      	cmp	r7, r5
 800ca1a:	60a4      	str	r4, [r4, #8]
 800ca1c:	f884 800c 	strb.w	r8, [r4, #12]
 800ca20:	f504 6404 	add.w	r4, r4, #2112	@ 0x840
 800ca24:	d1f3      	bne.n	800ca0e <rmw_uxrce_init_static_input_buffer_memory+0x22>
 800ca26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca2a:	4770      	bx	lr

0800ca2c <rmw_uxrce_init_init_options_impl_memory>:
 800ca2c:	b1e2      	cbz	r2, 800ca68 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 800ca2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca32:	7b05      	ldrb	r5, [r0, #12]
 800ca34:	4606      	mov	r6, r0
 800ca36:	b9ad      	cbnz	r5, 800ca64 <rmw_uxrce_init_init_options_impl_memory+0x38>
 800ca38:	232c      	movs	r3, #44	@ 0x2c
 800ca3a:	e9c0 5500 	strd	r5, r5, [r0]
 800ca3e:	6083      	str	r3, [r0, #8]
 800ca40:	f240 1301 	movw	r3, #257	@ 0x101
 800ca44:	4617      	mov	r7, r2
 800ca46:	8183      	strh	r3, [r0, #12]
 800ca48:	460c      	mov	r4, r1
 800ca4a:	46a8      	mov	r8, r5
 800ca4c:	4621      	mov	r1, r4
 800ca4e:	4630      	mov	r0, r6
 800ca50:	3501      	adds	r5, #1
 800ca52:	f007 ff4f 	bl	80148f4 <put_memory>
 800ca56:	42af      	cmp	r7, r5
 800ca58:	60a4      	str	r4, [r4, #8]
 800ca5a:	f884 800c 	strb.w	r8, [r4, #12]
 800ca5e:	f104 042c 	add.w	r4, r4, #44	@ 0x2c
 800ca62:	d1f3      	bne.n	800ca4c <rmw_uxrce_init_init_options_impl_memory+0x20>
 800ca64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca68:	4770      	bx	lr
 800ca6a:	bf00      	nop

0800ca6c <rmw_uxrce_init_wait_set_memory>:
 800ca6c:	b1e2      	cbz	r2, 800caa8 <rmw_uxrce_init_wait_set_memory+0x3c>
 800ca6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca72:	7b05      	ldrb	r5, [r0, #12]
 800ca74:	4606      	mov	r6, r0
 800ca76:	b9ad      	cbnz	r5, 800caa4 <rmw_uxrce_init_wait_set_memory+0x38>
 800ca78:	231c      	movs	r3, #28
 800ca7a:	e9c0 5500 	strd	r5, r5, [r0]
 800ca7e:	6083      	str	r3, [r0, #8]
 800ca80:	f240 1301 	movw	r3, #257	@ 0x101
 800ca84:	4617      	mov	r7, r2
 800ca86:	8183      	strh	r3, [r0, #12]
 800ca88:	460c      	mov	r4, r1
 800ca8a:	46a8      	mov	r8, r5
 800ca8c:	4621      	mov	r1, r4
 800ca8e:	4630      	mov	r0, r6
 800ca90:	3501      	adds	r5, #1
 800ca92:	f007 ff2f 	bl	80148f4 <put_memory>
 800ca96:	42af      	cmp	r7, r5
 800ca98:	60a4      	str	r4, [r4, #8]
 800ca9a:	f884 800c 	strb.w	r8, [r4, #12]
 800ca9e:	f104 041c 	add.w	r4, r4, #28
 800caa2:	d1f3      	bne.n	800ca8c <rmw_uxrce_init_wait_set_memory+0x20>
 800caa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800caa8:	4770      	bx	lr
 800caaa:	bf00      	nop

0800caac <rmw_uxrce_init_guard_condition_memory>:
 800caac:	b1e2      	cbz	r2, 800cae8 <rmw_uxrce_init_guard_condition_memory+0x3c>
 800caae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cab2:	7b05      	ldrb	r5, [r0, #12]
 800cab4:	4606      	mov	r6, r0
 800cab6:	b9ad      	cbnz	r5, 800cae4 <rmw_uxrce_init_guard_condition_memory+0x38>
 800cab8:	2320      	movs	r3, #32
 800caba:	e9c0 5500 	strd	r5, r5, [r0]
 800cabe:	6083      	str	r3, [r0, #8]
 800cac0:	f240 1301 	movw	r3, #257	@ 0x101
 800cac4:	4617      	mov	r7, r2
 800cac6:	8183      	strh	r3, [r0, #12]
 800cac8:	460c      	mov	r4, r1
 800caca:	46a8      	mov	r8, r5
 800cacc:	4621      	mov	r1, r4
 800cace:	4630      	mov	r0, r6
 800cad0:	3501      	adds	r5, #1
 800cad2:	f007 ff0f 	bl	80148f4 <put_memory>
 800cad6:	42af      	cmp	r7, r5
 800cad8:	60a4      	str	r4, [r4, #8]
 800cada:	f884 800c 	strb.w	r8, [r4, #12]
 800cade:	f104 0420 	add.w	r4, r4, #32
 800cae2:	d1f3      	bne.n	800cacc <rmw_uxrce_init_guard_condition_memory+0x20>
 800cae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cae8:	4770      	bx	lr
 800caea:	bf00      	nop

0800caec <rmw_uxrce_fini_session_memory>:
 800caec:	4601      	mov	r1, r0
 800caee:	4801      	ldr	r0, [pc, #4]	@ (800caf4 <rmw_uxrce_fini_session_memory+0x8>)
 800caf0:	f007 bf00 	b.w	80148f4 <put_memory>
 800caf4:	20010c00 	.word	0x20010c00

0800caf8 <rmw_uxrce_fini_node_memory>:
 800caf8:	b538      	push	{r3, r4, r5, lr}
 800cafa:	4604      	mov	r4, r0
 800cafc:	6800      	ldr	r0, [r0, #0]
 800cafe:	b128      	cbz	r0, 800cb0c <rmw_uxrce_fini_node_memory+0x14>
 800cb00:	4b07      	ldr	r3, [pc, #28]	@ (800cb20 <rmw_uxrce_fini_node_memory+0x28>)
 800cb02:	6819      	ldr	r1, [r3, #0]
 800cb04:	f7f3 fb6c 	bl	80001e0 <strcmp>
 800cb08:	b940      	cbnz	r0, 800cb1c <rmw_uxrce_fini_node_memory+0x24>
 800cb0a:	6020      	str	r0, [r4, #0]
 800cb0c:	6861      	ldr	r1, [r4, #4]
 800cb0e:	b129      	cbz	r1, 800cb1c <rmw_uxrce_fini_node_memory+0x24>
 800cb10:	2500      	movs	r5, #0
 800cb12:	4804      	ldr	r0, [pc, #16]	@ (800cb24 <rmw_uxrce_fini_node_memory+0x2c>)
 800cb14:	610d      	str	r5, [r1, #16]
 800cb16:	f007 feed 	bl	80148f4 <put_memory>
 800cb1a:	6065      	str	r5, [r4, #4]
 800cb1c:	bd38      	pop	{r3, r4, r5, pc}
 800cb1e:	bf00      	nop
 800cb20:	0801d3f4 	.word	0x0801d3f4
 800cb24:	2000f644 	.word	0x2000f644

0800cb28 <rmw_uxrce_fini_publisher_memory>:
 800cb28:	b510      	push	{r4, lr}
 800cb2a:	4604      	mov	r4, r0
 800cb2c:	6800      	ldr	r0, [r0, #0]
 800cb2e:	b128      	cbz	r0, 800cb3c <rmw_uxrce_fini_publisher_memory+0x14>
 800cb30:	4b06      	ldr	r3, [pc, #24]	@ (800cb4c <rmw_uxrce_fini_publisher_memory+0x24>)
 800cb32:	6819      	ldr	r1, [r3, #0]
 800cb34:	f7f3 fb54 	bl	80001e0 <strcmp>
 800cb38:	b938      	cbnz	r0, 800cb4a <rmw_uxrce_fini_publisher_memory+0x22>
 800cb3a:	6020      	str	r0, [r4, #0]
 800cb3c:	6861      	ldr	r1, [r4, #4]
 800cb3e:	b121      	cbz	r1, 800cb4a <rmw_uxrce_fini_publisher_memory+0x22>
 800cb40:	4803      	ldr	r0, [pc, #12]	@ (800cb50 <rmw_uxrce_fini_publisher_memory+0x28>)
 800cb42:	f007 fed7 	bl	80148f4 <put_memory>
 800cb46:	2300      	movs	r3, #0
 800cb48:	6063      	str	r3, [r4, #4]
 800cb4a:	bd10      	pop	{r4, pc}
 800cb4c:	0801d3f4 	.word	0x0801d3f4
 800cb50:	2000f590 	.word	0x2000f590

0800cb54 <rmw_uxrce_fini_subscription_memory>:
 800cb54:	b510      	push	{r4, lr}
 800cb56:	4604      	mov	r4, r0
 800cb58:	6800      	ldr	r0, [r0, #0]
 800cb5a:	b128      	cbz	r0, 800cb68 <rmw_uxrce_fini_subscription_memory+0x14>
 800cb5c:	4b06      	ldr	r3, [pc, #24]	@ (800cb78 <rmw_uxrce_fini_subscription_memory+0x24>)
 800cb5e:	6819      	ldr	r1, [r3, #0]
 800cb60:	f7f3 fb3e 	bl	80001e0 <strcmp>
 800cb64:	b938      	cbnz	r0, 800cb76 <rmw_uxrce_fini_subscription_memory+0x22>
 800cb66:	6020      	str	r0, [r4, #0]
 800cb68:	6861      	ldr	r1, [r4, #4]
 800cb6a:	b121      	cbz	r1, 800cb76 <rmw_uxrce_fini_subscription_memory+0x22>
 800cb6c:	4803      	ldr	r0, [pc, #12]	@ (800cb7c <rmw_uxrce_fini_subscription_memory+0x28>)
 800cb6e:	f007 fec1 	bl	80148f4 <put_memory>
 800cb72:	2300      	movs	r3, #0
 800cb74:	6063      	str	r3, [r4, #4]
 800cb76:	bd10      	pop	{r4, pc}
 800cb78:	0801d3f4 	.word	0x0801d3f4
 800cb7c:	2000ed10 	.word	0x2000ed10

0800cb80 <rmw_uxrce_fini_service_memory>:
 800cb80:	b510      	push	{r4, lr}
 800cb82:	4604      	mov	r4, r0
 800cb84:	6800      	ldr	r0, [r0, #0]
 800cb86:	b128      	cbz	r0, 800cb94 <rmw_uxrce_fini_service_memory+0x14>
 800cb88:	4b06      	ldr	r3, [pc, #24]	@ (800cba4 <rmw_uxrce_fini_service_memory+0x24>)
 800cb8a:	6819      	ldr	r1, [r3, #0]
 800cb8c:	f7f3 fb28 	bl	80001e0 <strcmp>
 800cb90:	b938      	cbnz	r0, 800cba2 <rmw_uxrce_fini_service_memory+0x22>
 800cb92:	6020      	str	r0, [r4, #0]
 800cb94:	6861      	ldr	r1, [r4, #4]
 800cb96:	b121      	cbz	r1, 800cba2 <rmw_uxrce_fini_service_memory+0x22>
 800cb98:	4803      	ldr	r0, [pc, #12]	@ (800cba8 <rmw_uxrce_fini_service_memory+0x28>)
 800cb9a:	f007 feab 	bl	80148f4 <put_memory>
 800cb9e:	2300      	movs	r3, #0
 800cba0:	6063      	str	r3, [r4, #4]
 800cba2:	bd10      	pop	{r4, pc}
 800cba4:	0801d3f4 	.word	0x0801d3f4
 800cba8:	2000e8c8 	.word	0x2000e8c8

0800cbac <rmw_uxrce_fini_client_memory>:
 800cbac:	b510      	push	{r4, lr}
 800cbae:	4604      	mov	r4, r0
 800cbb0:	6800      	ldr	r0, [r0, #0]
 800cbb2:	b128      	cbz	r0, 800cbc0 <rmw_uxrce_fini_client_memory+0x14>
 800cbb4:	4b06      	ldr	r3, [pc, #24]	@ (800cbd0 <rmw_uxrce_fini_client_memory+0x24>)
 800cbb6:	6819      	ldr	r1, [r3, #0]
 800cbb8:	f7f3 fb12 	bl	80001e0 <strcmp>
 800cbbc:	b938      	cbnz	r0, 800cbce <rmw_uxrce_fini_client_memory+0x22>
 800cbbe:	6020      	str	r0, [r4, #0]
 800cbc0:	6861      	ldr	r1, [r4, #4]
 800cbc2:	b121      	cbz	r1, 800cbce <rmw_uxrce_fini_client_memory+0x22>
 800cbc4:	4803      	ldr	r0, [pc, #12]	@ (800cbd4 <rmw_uxrce_fini_client_memory+0x28>)
 800cbc6:	f007 fe95 	bl	80148f4 <put_memory>
 800cbca:	2300      	movs	r3, #0
 800cbcc:	6063      	str	r3, [r4, #4]
 800cbce:	bd10      	pop	{r4, pc}
 800cbd0:	0801d3f4 	.word	0x0801d3f4
 800cbd4:	2000e7f0 	.word	0x2000e7f0

0800cbd8 <rmw_uxrce_fini_topic_memory>:
 800cbd8:	b510      	push	{r4, lr}
 800cbda:	4604      	mov	r4, r0
 800cbdc:	4621      	mov	r1, r4
 800cbde:	4803      	ldr	r0, [pc, #12]	@ (800cbec <rmw_uxrce_fini_topic_memory+0x14>)
 800cbe0:	f007 fe88 	bl	80148f4 <put_memory>
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	61a3      	str	r3, [r4, #24]
 800cbe8:	bd10      	pop	{r4, pc}
 800cbea:	bf00      	nop
 800cbec:	2000e714 	.word	0x2000e714

0800cbf0 <rmw_uxrce_get_static_input_buffer_for_entity>:
 800cbf0:	b082      	sub	sp, #8
 800cbf2:	b530      	push	{r4, r5, lr}
 800cbf4:	4929      	ldr	r1, [pc, #164]	@ (800cc9c <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800cbf6:	ac03      	add	r4, sp, #12
 800cbf8:	e884 000c 	stmia.w	r4, {r2, r3}
 800cbfc:	680c      	ldr	r4, [r1, #0]
 800cbfe:	461d      	mov	r5, r3
 800cc00:	4602      	mov	r2, r0
 800cc02:	2c00      	cmp	r4, #0
 800cc04:	d043      	beq.n	800cc8e <rmw_uxrce_get_static_input_buffer_for_entity+0x9e>
 800cc06:	4620      	mov	r0, r4
 800cc08:	2100      	movs	r1, #0
 800cc0a:	6883      	ldr	r3, [r0, #8]
 800cc0c:	6840      	ldr	r0, [r0, #4]
 800cc0e:	f8d3 3814 	ldr.w	r3, [r3, #2068]	@ 0x814
 800cc12:	429a      	cmp	r2, r3
 800cc14:	bf08      	it	eq
 800cc16:	3101      	addeq	r1, #1
 800cc18:	2800      	cmp	r0, #0
 800cc1a:	d1f6      	bne.n	800cc0a <rmw_uxrce_get_static_input_buffer_for_entity+0x1a>
 800cc1c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800cc20:	2b02      	cmp	r3, #2
 800cc22:	d027      	beq.n	800cc74 <rmw_uxrce_get_static_input_buffer_for_entity+0x84>
 800cc24:	d906      	bls.n	800cc34 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800cc26:	2b03      	cmp	r3, #3
 800cc28:	d004      	beq.n	800cc34 <rmw_uxrce_get_static_input_buffer_for_entity+0x44>
 800cc2a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc2e:	2000      	movs	r0, #0
 800cc30:	b002      	add	sp, #8
 800cc32:	4770      	bx	lr
 800cc34:	b1fd      	cbz	r5, 800cc76 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cc36:	428d      	cmp	r5, r1
 800cc38:	d81d      	bhi.n	800cc76 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cc3a:	2c00      	cmp	r4, #0
 800cc3c:	d0f5      	beq.n	800cc2a <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 800cc3e:	2000      	movs	r0, #0
 800cc40:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 800cc44:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 800cc48:	e001      	b.n	800cc4e <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 800cc4a:	6864      	ldr	r4, [r4, #4]
 800cc4c:	b1dc      	cbz	r4, 800cc86 <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 800cc4e:	68a3      	ldr	r3, [r4, #8]
 800cc50:	f8d3 1814 	ldr.w	r1, [r3, #2068]	@ 0x814
 800cc54:	428a      	cmp	r2, r1
 800cc56:	d1f8      	bne.n	800cc4a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800cc58:	f8d3 1818 	ldr.w	r1, [r3, #2072]	@ 0x818
 800cc5c:	f503 6302 	add.w	r3, r3, #2080	@ 0x820
 800cc60:	4561      	cmp	r1, ip
 800cc62:	f853 3c04 	ldr.w	r3, [r3, #-4]
 800cc66:	eb73 0e05 	sbcs.w	lr, r3, r5
 800cc6a:	daee      	bge.n	800cc4a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800cc6c:	468c      	mov	ip, r1
 800cc6e:	461d      	mov	r5, r3
 800cc70:	4620      	mov	r0, r4
 800cc72:	e7ea      	b.n	800cc4a <rmw_uxrce_get_static_input_buffer_for_entity+0x5a>
 800cc74:	b92d      	cbnz	r5, 800cc82 <rmw_uxrce_get_static_input_buffer_for_entity+0x92>
 800cc76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc7a:	4808      	ldr	r0, [pc, #32]	@ (800cc9c <rmw_uxrce_get_static_input_buffer_for_entity+0xac>)
 800cc7c:	b002      	add	sp, #8
 800cc7e:	f007 be29 	b.w	80148d4 <get_memory>
 800cc82:	428d      	cmp	r5, r1
 800cc84:	d8f7      	bhi.n	800cc76 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cc86:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc8a:	b002      	add	sp, #8
 800cc8c:	4770      	bx	lr
 800cc8e:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800cc92:	2b02      	cmp	r3, #2
 800cc94:	d0ef      	beq.n	800cc76 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cc96:	d9ee      	bls.n	800cc76 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 800cc98:	4621      	mov	r1, r4
 800cc9a:	e7c4      	b.n	800cc26 <rmw_uxrce_get_static_input_buffer_for_entity+0x36>
 800cc9c:	2000e560 	.word	0x2000e560

0800cca0 <rmw_uxrce_find_static_input_buffer_by_owner>:
 800cca0:	4b11      	ldr	r3, [pc, #68]	@ (800cce8 <rmw_uxrce_find_static_input_buffer_by_owner+0x48>)
 800cca2:	681b      	ldr	r3, [r3, #0]
 800cca4:	b1eb      	cbz	r3, 800cce2 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 800cca6:	b530      	push	{r4, r5, lr}
 800cca8:	4684      	mov	ip, r0
 800ccaa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ccae:	f06f 4e00 	mvn.w	lr, #2147483648	@ 0x80000000
 800ccb2:	2000      	movs	r0, #0
 800ccb4:	e001      	b.n	800ccba <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800ccb6:	685b      	ldr	r3, [r3, #4]
 800ccb8:	b193      	cbz	r3, 800cce0 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 800ccba:	689a      	ldr	r2, [r3, #8]
 800ccbc:	f8d2 1814 	ldr.w	r1, [r2, #2068]	@ 0x814
 800ccc0:	458c      	cmp	ip, r1
 800ccc2:	d1f8      	bne.n	800ccb6 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800ccc4:	f8d2 1818 	ldr.w	r1, [r2, #2072]	@ 0x818
 800ccc8:	f8d2 281c 	ldr.w	r2, [r2, #2076]	@ 0x81c
 800cccc:	42a1      	cmp	r1, r4
 800ccce:	eb72 050e 	sbcs.w	r5, r2, lr
 800ccd2:	daf0      	bge.n	800ccb6 <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	685b      	ldr	r3, [r3, #4]
 800ccd8:	460c      	mov	r4, r1
 800ccda:	4696      	mov	lr, r2
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d1ec      	bne.n	800ccba <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 800cce0:	bd30      	pop	{r4, r5, pc}
 800cce2:	4618      	mov	r0, r3
 800cce4:	4770      	bx	lr
 800cce6:	bf00      	nop
 800cce8:	2000e560 	.word	0x2000e560
 800ccec:	00000000 	.word	0x00000000

0800ccf0 <rmw_uxrce_clean_expired_static_input_buffer>:
 800ccf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ccf4:	4b3c      	ldr	r3, [pc, #240]	@ (800cde8 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800ccf6:	ed2d 8b06 	vpush	{d8-d10}
 800ccfa:	f8d3 8000 	ldr.w	r8, [r3]
 800ccfe:	b08d      	sub	sp, #52	@ 0x34
 800cd00:	f7ff fd74 	bl	800c7ec <rmw_uros_epoch_nanos>
 800cd04:	f1b8 0f00 	cmp.w	r8, #0
 800cd08:	d05c      	beq.n	800cdc4 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800cd0a:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800cd0e:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800cd12:	2b04      	cmp	r3, #4
 800cd14:	ed9f 8b2e 	vldr	d8, [pc, #184]	@ 800cdd0 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 800cd18:	ed9f ab2f 	vldr	d10, [pc, #188]	@ 800cdd8 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 800cd1c:	ed9f 9b30 	vldr	d9, [pc, #192]	@ 800cde0 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 800cd20:	4683      	mov	fp, r0
 800cd22:	ac04      	add	r4, sp, #16
 800cd24:	468a      	mov	sl, r1
 800cd26:	d03f      	beq.n	800cda8 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800cd28:	2b05      	cmp	r3, #5
 800cd2a:	d044      	beq.n	800cdb6 <rmw_uxrce_clean_expired_static_input_buffer+0xc6>
 800cd2c:	2b03      	cmp	r3, #3
 800cd2e:	d03b      	beq.n	800cda8 <rmw_uxrce_clean_expired_static_input_buffer+0xb8>
 800cd30:	ed8d 8b04 	vstr	d8, [sp, #16]
 800cd34:	ed8d ab06 	vstr	d10, [sp, #24]
 800cd38:	ed8d 8b08 	vstr	d8, [sp, #32]
 800cd3c:	ed8d 8b0a 	vstr	d8, [sp, #40]	@ 0x28
 800cd40:	ab08      	add	r3, sp, #32
 800cd42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cd44:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 800cd48:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800cd4c:	f007 fbf8 	bl	8014540 <rmw_time_equal>
 800cd50:	b118      	cbz	r0, 800cd5a <rmw_uxrce_clean_expired_static_input_buffer+0x6a>
 800cd52:	ed8d 9b04 	vstr	d9, [sp, #16]
 800cd56:	ed8d 8b06 	vstr	d8, [sp, #24]
 800cd5a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800cd5e:	f8d5 7818 	ldr.w	r7, [r5, #2072]	@ 0x818
 800cd62:	f8d5 681c 	ldr.w	r6, [r5, #2076]	@ 0x81c
 800cd66:	f8d8 9004 	ldr.w	r9, [r8, #4]
 800cd6a:	f007 fc3d 	bl	80145e8 <rmw_time_total_nsec>
 800cd6e:	183f      	adds	r7, r7, r0
 800cd70:	eb46 0601 	adc.w	r6, r6, r1
 800cd74:	455f      	cmp	r7, fp
 800cd76:	eb76 060a 	sbcs.w	r6, r6, sl
 800cd7a:	f505 6502 	add.w	r5, r5, #2080	@ 0x820
 800cd7e:	db05      	blt.n	800cd8c <rmw_uxrce_clean_expired_static_input_buffer+0x9c>
 800cd80:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 800cd84:	4593      	cmp	fp, r2
 800cd86:	eb7a 0303 	sbcs.w	r3, sl, r3
 800cd8a:	da03      	bge.n	800cd94 <rmw_uxrce_clean_expired_static_input_buffer+0xa4>
 800cd8c:	4816      	ldr	r0, [pc, #88]	@ (800cde8 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 800cd8e:	4641      	mov	r1, r8
 800cd90:	f007 fdb0 	bl	80148f4 <put_memory>
 800cd94:	f1b9 0f00 	cmp.w	r9, #0
 800cd98:	d014      	beq.n	800cdc4 <rmw_uxrce_clean_expired_static_input_buffer+0xd4>
 800cd9a:	46c8      	mov	r8, r9
 800cd9c:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800cda0:	f895 3820 	ldrb.w	r3, [r5, #2080]	@ 0x820
 800cda4:	2b04      	cmp	r3, #4
 800cda6:	d1bf      	bne.n	800cd28 <rmw_uxrce_clean_expired_static_input_buffer+0x38>
 800cda8:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800cdac:	3340      	adds	r3, #64	@ 0x40
 800cdae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cdb0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800cdb4:	e7c0      	b.n	800cd38 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800cdb6:	f8d5 3814 	ldr.w	r3, [r5, #2068]	@ 0x814
 800cdba:	3348      	adds	r3, #72	@ 0x48
 800cdbc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cdbe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800cdc2:	e7b9      	b.n	800cd38 <rmw_uxrce_clean_expired_static_input_buffer+0x48>
 800cdc4:	b00d      	add	sp, #52	@ 0x34
 800cdc6:	ecbd 8b06 	vpop	{d8-d10}
 800cdca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdce:	bf00      	nop
	...
 800cdd8:	00000001 	.word	0x00000001
 800cddc:	00000000 	.word	0x00000000
 800cde0:	0000001e 	.word	0x0000001e
 800cde4:	00000000 	.word	0x00000000
 800cde8:	2000e560 	.word	0x2000e560

0800cdec <run_xrce_session>:
 800cdec:	b500      	push	{lr}
 800cdee:	f891 c002 	ldrb.w	ip, [r1, #2]
 800cdf2:	b087      	sub	sp, #28
 800cdf4:	f1bc 0f01 	cmp.w	ip, #1
 800cdf8:	f8ad 200e 	strh.w	r2, [sp, #14]
 800cdfc:	d00f      	beq.n	800ce1e <run_xrce_session+0x32>
 800cdfe:	4619      	mov	r1, r3
 800ce00:	2301      	movs	r3, #1
 800ce02:	9300      	str	r3, [sp, #0]
 800ce04:	f10d 020e 	add.w	r2, sp, #14
 800ce08:	f10d 0317 	add.w	r3, sp, #23
 800ce0c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ce10:	f001 ff8c 	bl	800ed2c <uxr_run_session_until_all_status>
 800ce14:	b100      	cbz	r0, 800ce18 <run_xrce_session+0x2c>
 800ce16:	2001      	movs	r0, #1
 800ce18:	b007      	add	sp, #28
 800ce1a:	f85d fb04 	ldr.w	pc, [sp], #4
 800ce1e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 800ce22:	f001 fbc5 	bl	800e5b0 <uxr_flash_output_streams>
 800ce26:	2001      	movs	r0, #1
 800ce28:	e7f6      	b.n	800ce18 <run_xrce_session+0x2c>
 800ce2a:	bf00      	nop

0800ce2c <convert_qos_profile>:
 800ce2c:	780a      	ldrb	r2, [r1, #0]
 800ce2e:	f891 c008 	ldrb.w	ip, [r1, #8]
 800ce32:	f1a2 0202 	sub.w	r2, r2, #2
 800ce36:	fab2 f282 	clz	r2, r2
 800ce3a:	0952      	lsrs	r2, r2, #5
 800ce3c:	7082      	strb	r2, [r0, #2]
 800ce3e:	7a4a      	ldrb	r2, [r1, #9]
 800ce40:	8889      	ldrh	r1, [r1, #4]
 800ce42:	8081      	strh	r1, [r0, #4]
 800ce44:	f1a2 0202 	sub.w	r2, r2, #2
 800ce48:	f1ac 0c02 	sub.w	ip, ip, #2
 800ce4c:	fab2 f282 	clz	r2, r2
 800ce50:	fabc fc8c 	clz	ip, ip
 800ce54:	0952      	lsrs	r2, r2, #5
 800ce56:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800ce5a:	0052      	lsls	r2, r2, #1
 800ce5c:	f880 c001 	strb.w	ip, [r0, #1]
 800ce60:	7002      	strb	r2, [r0, #0]
 800ce62:	4770      	bx	lr

0800ce64 <generate_type_name>:
 800ce64:	b530      	push	{r4, r5, lr}
 800ce66:	2300      	movs	r3, #0
 800ce68:	700b      	strb	r3, [r1, #0]
 800ce6a:	6803      	ldr	r3, [r0, #0]
 800ce6c:	b087      	sub	sp, #28
 800ce6e:	4614      	mov	r4, r2
 800ce70:	b1d3      	cbz	r3, 800cea8 <generate_type_name+0x44>
 800ce72:	4a0f      	ldr	r2, [pc, #60]	@ (800ceb0 <generate_type_name+0x4c>)
 800ce74:	4615      	mov	r5, r2
 800ce76:	9203      	str	r2, [sp, #12]
 800ce78:	9500      	str	r5, [sp, #0]
 800ce7a:	6842      	ldr	r2, [r0, #4]
 800ce7c:	480d      	ldr	r0, [pc, #52]	@ (800ceb4 <generate_type_name+0x50>)
 800ce7e:	9001      	str	r0, [sp, #4]
 800ce80:	4608      	mov	r0, r1
 800ce82:	490d      	ldr	r1, [pc, #52]	@ (800ceb8 <generate_type_name+0x54>)
 800ce84:	9204      	str	r2, [sp, #16]
 800ce86:	9105      	str	r1, [sp, #20]
 800ce88:	9102      	str	r1, [sp, #8]
 800ce8a:	4a0c      	ldr	r2, [pc, #48]	@ (800cebc <generate_type_name+0x58>)
 800ce8c:	4621      	mov	r1, r4
 800ce8e:	f00c fc67 	bl	8019760 <sniprintf>
 800ce92:	2800      	cmp	r0, #0
 800ce94:	db05      	blt.n	800cea2 <generate_type_name+0x3e>
 800ce96:	4284      	cmp	r4, r0
 800ce98:	bfd4      	ite	le
 800ce9a:	2000      	movle	r0, #0
 800ce9c:	2001      	movgt	r0, #1
 800ce9e:	b007      	add	sp, #28
 800cea0:	bd30      	pop	{r4, r5, pc}
 800cea2:	2000      	movs	r0, #0
 800cea4:	b007      	add	sp, #28
 800cea6:	bd30      	pop	{r4, r5, pc}
 800cea8:	4b05      	ldr	r3, [pc, #20]	@ (800cec0 <generate_type_name+0x5c>)
 800ceaa:	4a01      	ldr	r2, [pc, #4]	@ (800ceb0 <generate_type_name+0x4c>)
 800ceac:	461d      	mov	r5, r3
 800ceae:	e7e2      	b.n	800ce76 <generate_type_name+0x12>
 800ceb0:	0801c538 	.word	0x0801c538
 800ceb4:	0801c550 	.word	0x0801c550
 800ceb8:	0801c54c 	.word	0x0801c54c
 800cebc:	0801c53c 	.word	0x0801c53c
 800cec0:	0801caec 	.word	0x0801caec

0800cec4 <generate_topic_name>:
 800cec4:	b510      	push	{r4, lr}
 800cec6:	b082      	sub	sp, #8
 800cec8:	4614      	mov	r4, r2
 800ceca:	9000      	str	r0, [sp, #0]
 800cecc:	4b08      	ldr	r3, [pc, #32]	@ (800cef0 <generate_topic_name+0x2c>)
 800cece:	4a09      	ldr	r2, [pc, #36]	@ (800cef4 <generate_topic_name+0x30>)
 800ced0:	4608      	mov	r0, r1
 800ced2:	4621      	mov	r1, r4
 800ced4:	f00c fc44 	bl	8019760 <sniprintf>
 800ced8:	2800      	cmp	r0, #0
 800ceda:	db05      	blt.n	800cee8 <generate_topic_name+0x24>
 800cedc:	4284      	cmp	r4, r0
 800cede:	bfd4      	ite	le
 800cee0:	2000      	movle	r0, #0
 800cee2:	2001      	movgt	r0, #1
 800cee4:	b002      	add	sp, #8
 800cee6:	bd10      	pop	{r4, pc}
 800cee8:	2000      	movs	r0, #0
 800ceea:	b002      	add	sp, #8
 800ceec:	bd10      	pop	{r4, pc}
 800ceee:	bf00      	nop
 800cef0:	0801cf8c 	.word	0x0801cf8c
 800cef4:	0801c554 	.word	0x0801c554

0800cef8 <is_uxrce_rmw_identifier_valid>:
 800cef8:	b510      	push	{r4, lr}
 800cefa:	4604      	mov	r4, r0
 800cefc:	b140      	cbz	r0, 800cf10 <is_uxrce_rmw_identifier_valid+0x18>
 800cefe:	f007 fd6f 	bl	80149e0 <rmw_get_implementation_identifier>
 800cf02:	4601      	mov	r1, r0
 800cf04:	4620      	mov	r0, r4
 800cf06:	f7f3 f96b 	bl	80001e0 <strcmp>
 800cf0a:	fab0 f080 	clz	r0, r0
 800cf0e:	0940      	lsrs	r0, r0, #5
 800cf10:	bd10      	pop	{r4, pc}
 800cf12:	bf00      	nop

0800cf14 <get_message_typesupport_handle>:
 800cf14:	6883      	ldr	r3, [r0, #8]
 800cf16:	4718      	bx	r3

0800cf18 <get_message_typesupport_handle_function>:
 800cf18:	b510      	push	{r4, lr}
 800cf1a:	4604      	mov	r4, r0
 800cf1c:	6800      	ldr	r0, [r0, #0]
 800cf1e:	f7f3 f95f 	bl	80001e0 <strcmp>
 800cf22:	2800      	cmp	r0, #0
 800cf24:	bf0c      	ite	eq
 800cf26:	4620      	moveq	r0, r4
 800cf28:	2000      	movne	r0, #0
 800cf2a:	bd10      	pop	{r4, pc}

0800cf2c <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 800cf2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf30:	6805      	ldr	r5, [r0, #0]
 800cf32:	4604      	mov	r4, r0
 800cf34:	4628      	mov	r0, r5
 800cf36:	460e      	mov	r6, r1
 800cf38:	f7f3 f952 	bl	80001e0 <strcmp>
 800cf3c:	b308      	cbz	r0, 800cf82 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800cf3e:	4b12      	ldr	r3, [pc, #72]	@ (800cf88 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x5c>)
 800cf40:	4628      	mov	r0, r5
 800cf42:	6819      	ldr	r1, [r3, #0]
 800cf44:	f7f3 f94c 	bl	80001e0 <strcmp>
 800cf48:	4605      	mov	r5, r0
 800cf4a:	b980      	cbnz	r0, 800cf6e <rosidl_typesupport_c__get_message_typesupport_handle_function+0x42>
 800cf4c:	f8d4 8004 	ldr.w	r8, [r4, #4]
 800cf50:	f8d8 4000 	ldr.w	r4, [r8]
 800cf54:	b1ac      	cbz	r4, 800cf82 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x56>
 800cf56:	f8d8 7008 	ldr.w	r7, [r8, #8]
 800cf5a:	3f04      	subs	r7, #4
 800cf5c:	f857 0f04 	ldr.w	r0, [r7, #4]!
 800cf60:	4631      	mov	r1, r6
 800cf62:	f7f3 f93d 	bl	80001e0 <strcmp>
 800cf66:	b128      	cbz	r0, 800cf74 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x48>
 800cf68:	3501      	adds	r5, #1
 800cf6a:	42a5      	cmp	r5, r4
 800cf6c:	d1f6      	bne.n	800cf5c <rosidl_typesupport_c__get_message_typesupport_handle_function+0x30>
 800cf6e:	2000      	movs	r0, #0
 800cf70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf74:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800cf78:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800cf7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf80:	4718      	bx	r3
 800cf82:	4620      	mov	r0, r4
 800cf84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf88:	20000378 	.word	0x20000378

0800cf8c <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_init_function>:
 800cf8c:	f008 be9e 	b.w	8015ccc <std_msgs__msg__Header__init>

0800cf90 <std_msgs__msg__Header__rosidl_typesupport_introspection_c__Header_fini_function>:
 800cf90:	f008 bebc 	b.w	8015d0c <std_msgs__msg__Header__fini>

0800cf94 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>:
 800cf94:	b508      	push	{r3, lr}
 800cf96:	f000 f9bb 	bl	800d310 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800cf9a:	4b06      	ldr	r3, [pc, #24]	@ (800cfb4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800cf9c:	4906      	ldr	r1, [pc, #24]	@ (800cfb8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x24>)
 800cf9e:	681a      	ldr	r2, [r3, #0]
 800cfa0:	60c8      	str	r0, [r1, #12]
 800cfa2:	b10a      	cbz	r2, 800cfa8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x14>
 800cfa4:	4803      	ldr	r0, [pc, #12]	@ (800cfb4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800cfa6:	bd08      	pop	{r3, pc}
 800cfa8:	4a04      	ldr	r2, [pc, #16]	@ (800cfbc <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x28>)
 800cfaa:	4802      	ldr	r0, [pc, #8]	@ (800cfb4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header+0x20>)
 800cfac:	6812      	ldr	r2, [r2, #0]
 800cfae:	601a      	str	r2, [r3, #0]
 800cfb0:	bd08      	pop	{r3, pc}
 800cfb2:	bf00      	nop
 800cfb4:	20000380 	.word	0x20000380
 800cfb8:	20000398 	.word	0x20000398
 800cfbc:	2000037c 	.word	0x2000037c

0800cfc0 <_Header__max_serialized_size>:
 800cfc0:	b500      	push	{lr}
 800cfc2:	b083      	sub	sp, #12
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	2100      	movs	r1, #0
 800cfc8:	f10d 0007 	add.w	r0, sp, #7
 800cfcc:	f88d 3007 	strb.w	r3, [sp, #7]
 800cfd0:	f000 f9fc 	bl	800d3cc <max_serialized_size_builtin_interfaces__msg__Time>
 800cfd4:	b003      	add	sp, #12
 800cfd6:	f85d fb04 	ldr.w	pc, [sp], #4
 800cfda:	bf00      	nop

0800cfdc <get_serialized_size_std_msgs__msg__Header>:
 800cfdc:	b570      	push	{r4, r5, r6, lr}
 800cfde:	4605      	mov	r5, r0
 800cfe0:	b168      	cbz	r0, 800cffe <get_serialized_size_std_msgs__msg__Header+0x22>
 800cfe2:	460c      	mov	r4, r1
 800cfe4:	f000 f9a2 	bl	800d32c <get_serialized_size_builtin_interfaces__msg__Time>
 800cfe8:	1826      	adds	r6, r4, r0
 800cfea:	2104      	movs	r1, #4
 800cfec:	4630      	mov	r0, r6
 800cfee:	f7fd ffe3 	bl	800afb8 <ucdr_alignment>
 800cff2:	68eb      	ldr	r3, [r5, #12]
 800cff4:	f1c4 0405 	rsb	r4, r4, #5
 800cff8:	441c      	add	r4, r3
 800cffa:	4404      	add	r4, r0
 800cffc:	19a0      	adds	r0, r4, r6
 800cffe:	bd70      	pop	{r4, r5, r6, pc}

0800d000 <_Header__cdr_deserialize>:
 800d000:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d002:	460c      	mov	r4, r1
 800d004:	b083      	sub	sp, #12
 800d006:	b1e1      	cbz	r1, 800d042 <_Header__cdr_deserialize+0x42>
 800d008:	4606      	mov	r6, r0
 800d00a:	f000 f9f3 	bl	800d3f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800d00e:	6843      	ldr	r3, [r0, #4]
 800d010:	4621      	mov	r1, r4
 800d012:	68db      	ldr	r3, [r3, #12]
 800d014:	4630      	mov	r0, r6
 800d016:	4798      	blx	r3
 800d018:	6927      	ldr	r7, [r4, #16]
 800d01a:	68a1      	ldr	r1, [r4, #8]
 800d01c:	ab01      	add	r3, sp, #4
 800d01e:	463a      	mov	r2, r7
 800d020:	4630      	mov	r0, r6
 800d022:	f000 ff75 	bl	800df10 <ucdr_deserialize_sequence_char>
 800d026:	9b01      	ldr	r3, [sp, #4]
 800d028:	4605      	mov	r5, r0
 800d02a:	b920      	cbnz	r0, 800d036 <_Header__cdr_deserialize+0x36>
 800d02c:	429f      	cmp	r7, r3
 800d02e:	d30c      	bcc.n	800d04a <_Header__cdr_deserialize+0x4a>
 800d030:	4628      	mov	r0, r5
 800d032:	b003      	add	sp, #12
 800d034:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d036:	b103      	cbz	r3, 800d03a <_Header__cdr_deserialize+0x3a>
 800d038:	3b01      	subs	r3, #1
 800d03a:	4628      	mov	r0, r5
 800d03c:	60e3      	str	r3, [r4, #12]
 800d03e:	b003      	add	sp, #12
 800d040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d042:	460d      	mov	r5, r1
 800d044:	4628      	mov	r0, r5
 800d046:	b003      	add	sp, #12
 800d048:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d04a:	2101      	movs	r1, #1
 800d04c:	75b0      	strb	r0, [r6, #22]
 800d04e:	7571      	strb	r1, [r6, #21]
 800d050:	60e0      	str	r0, [r4, #12]
 800d052:	4630      	mov	r0, r6
 800d054:	f7fd ffc6 	bl	800afe4 <ucdr_align_to>
 800d058:	4630      	mov	r0, r6
 800d05a:	9901      	ldr	r1, [sp, #4]
 800d05c:	f7fd fff8 	bl	800b050 <ucdr_advance_buffer>
 800d060:	4628      	mov	r0, r5
 800d062:	b003      	add	sp, #12
 800d064:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d066:	bf00      	nop

0800d068 <_Header__cdr_serialize>:
 800d068:	b1f8      	cbz	r0, 800d0aa <_Header__cdr_serialize+0x42>
 800d06a:	b570      	push	{r4, r5, r6, lr}
 800d06c:	4604      	mov	r4, r0
 800d06e:	460d      	mov	r5, r1
 800d070:	f000 f9c0 	bl	800d3f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 800d074:	6843      	ldr	r3, [r0, #4]
 800d076:	4629      	mov	r1, r5
 800d078:	689b      	ldr	r3, [r3, #8]
 800d07a:	4620      	mov	r0, r4
 800d07c:	4798      	blx	r3
 800d07e:	68a6      	ldr	r6, [r4, #8]
 800d080:	b156      	cbz	r6, 800d098 <_Header__cdr_serialize+0x30>
 800d082:	4630      	mov	r0, r6
 800d084:	f7f3 f90c 	bl	80002a0 <strlen>
 800d088:	4631      	mov	r1, r6
 800d08a:	60e0      	str	r0, [r4, #12]
 800d08c:	1c42      	adds	r2, r0, #1
 800d08e:	4628      	mov	r0, r5
 800d090:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d094:	f000 bf2a 	b.w	800deec <ucdr_serialize_sequence_char>
 800d098:	4630      	mov	r0, r6
 800d09a:	60e0      	str	r0, [r4, #12]
 800d09c:	4632      	mov	r2, r6
 800d09e:	4631      	mov	r1, r6
 800d0a0:	4628      	mov	r0, r5
 800d0a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d0a6:	f000 bf21 	b.w	800deec <ucdr_serialize_sequence_char>
 800d0aa:	4770      	bx	lr

0800d0ac <_Header__get_serialized_size>:
 800d0ac:	b538      	push	{r3, r4, r5, lr}
 800d0ae:	4604      	mov	r4, r0
 800d0b0:	b150      	cbz	r0, 800d0c8 <_Header__get_serialized_size+0x1c>
 800d0b2:	2100      	movs	r1, #0
 800d0b4:	f000 f93a 	bl	800d32c <get_serialized_size_builtin_interfaces__msg__Time>
 800d0b8:	2104      	movs	r1, #4
 800d0ba:	4605      	mov	r5, r0
 800d0bc:	f7fd ff7c 	bl	800afb8 <ucdr_alignment>
 800d0c0:	68e4      	ldr	r4, [r4, #12]
 800d0c2:	3405      	adds	r4, #5
 800d0c4:	442c      	add	r4, r5
 800d0c6:	4420      	add	r0, r4
 800d0c8:	bd38      	pop	{r3, r4, r5, pc}
 800d0ca:	bf00      	nop

0800d0cc <max_serialized_size_std_msgs__msg__Header>:
 800d0cc:	b510      	push	{r4, lr}
 800d0ce:	2301      	movs	r3, #1
 800d0d0:	4604      	mov	r4, r0
 800d0d2:	7003      	strb	r3, [r0, #0]
 800d0d4:	f000 f97a 	bl	800d3cc <max_serialized_size_builtin_interfaces__msg__Time>
 800d0d8:	2300      	movs	r3, #0
 800d0da:	7023      	strb	r3, [r4, #0]
 800d0dc:	bd10      	pop	{r4, pc}
 800d0de:	bf00      	nop

0800d0e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 800d0e0:	4800      	ldr	r0, [pc, #0]	@ (800d0e4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 800d0e2:	4770      	bx	lr
 800d0e4:	20000410 	.word	0x20000410

0800d0e8 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d0e8:	4b04      	ldr	r3, [pc, #16]	@ (800d0fc <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800d0ea:	681a      	ldr	r2, [r3, #0]
 800d0ec:	b10a      	cbz	r2, 800d0f2 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xa>
 800d0ee:	4803      	ldr	r0, [pc, #12]	@ (800d0fc <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800d0f0:	4770      	bx	lr
 800d0f2:	4a03      	ldr	r2, [pc, #12]	@ (800d100 <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x18>)
 800d0f4:	4801      	ldr	r0, [pc, #4]	@ (800d0fc <rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>)
 800d0f6:	6812      	ldr	r2, [r2, #0]
 800d0f8:	601a      	str	r2, [r3, #0]
 800d0fa:	4770      	bx	lr
 800d0fc:	20000444 	.word	0x20000444
 800d100:	20000378 	.word	0x20000378

0800d104 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d104:	4a02      	ldr	r2, [pc, #8]	@ (800d110 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0xc>)
 800d106:	4b03      	ldr	r3, [pc, #12]	@ (800d114 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x10>)
 800d108:	6812      	ldr	r2, [r2, #0]
 800d10a:	601a      	str	r2, [r3, #0]
 800d10c:	4770      	bx	lr
 800d10e:	bf00      	nop
 800d110:	20000378 	.word	0x20000378
 800d114:	20000444 	.word	0x20000444

0800d118 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__size_function__TFMessage__transforms>:
 800d118:	6840      	ldr	r0, [r0, #4]
 800d11a:	4770      	bx	lr

0800d11c <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_const_function__TFMessage__transforms>:
 800d11c:	6803      	ldr	r3, [r0, #0]
 800d11e:	2058      	movs	r0, #88	@ 0x58
 800d120:	fb00 3001 	mla	r0, r0, r1, r3
 800d124:	4770      	bx	lr
 800d126:	bf00      	nop

0800d128 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__fetch_function__TFMessage__transforms>:
 800d128:	b508      	push	{r3, lr}
 800d12a:	6800      	ldr	r0, [r0, #0]
 800d12c:	4613      	mov	r3, r2
 800d12e:	2258      	movs	r2, #88	@ 0x58
 800d130:	fb02 0101 	mla	r1, r2, r1, r0
 800d134:	4618      	mov	r0, r3
 800d136:	f00c fdc0 	bl	8019cba <memcpy>
 800d13a:	bd08      	pop	{r3, pc}

0800d13c <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__assign_function__TFMessage__transforms>:
 800d13c:	b508      	push	{r3, lr}
 800d13e:	6800      	ldr	r0, [r0, #0]
 800d140:	468c      	mov	ip, r1
 800d142:	4611      	mov	r1, r2
 800d144:	2258      	movs	r2, #88	@ 0x58
 800d146:	fb02 000c 	mla	r0, r2, ip, r0
 800d14a:	f00c fdb6 	bl	8019cba <memcpy>
 800d14e:	bd08      	pop	{r3, pc}

0800d150 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_init_function>:
 800d150:	f008 bea4 	b.w	8015e9c <tf2_msgs__msg__TFMessage__init>

0800d154 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__TFMessage_fini_function>:
 800d154:	f008 beb2 	b.w	8015ebc <tf2_msgs__msg__TFMessage__fini>

0800d158 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__resize_function__TFMessage__transforms>:
 800d158:	b538      	push	{r3, r4, r5, lr}
 800d15a:	4604      	mov	r4, r0
 800d15c:	460d      	mov	r5, r1
 800d15e:	f000 fa0d 	bl	800d57c <geometry_msgs__msg__TransformStamped__Sequence__fini>
 800d162:	4629      	mov	r1, r5
 800d164:	4620      	mov	r0, r4
 800d166:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d16a:	f000 b98f 	b.w	800d48c <geometry_msgs__msg__TransformStamped__Sequence__init>
 800d16e:	bf00      	nop

0800d170 <tf2_msgs__msg__TFMessage__rosidl_typesupport_introspection_c__get_function__TFMessage__transforms>:
 800d170:	6803      	ldr	r3, [r0, #0]
 800d172:	2058      	movs	r0, #88	@ 0x58
 800d174:	fb00 3001 	mla	r0, r0, r1, r3
 800d178:	4770      	bx	lr
 800d17a:	bf00      	nop

0800d17c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d17c:	b508      	push	{r3, lr}
 800d17e:	f000 fb0f 	bl	800d7a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d182:	4b06      	ldr	r3, [pc, #24]	@ (800d19c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800d184:	4906      	ldr	r1, [pc, #24]	@ (800d1a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x24>)
 800d186:	681a      	ldr	r2, [r3, #0]
 800d188:	60c8      	str	r0, [r1, #12]
 800d18a:	b10a      	cbz	r2, 800d190 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x14>
 800d18c:	4803      	ldr	r0, [pc, #12]	@ (800d19c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800d18e:	bd08      	pop	{r3, pc}
 800d190:	4a04      	ldr	r2, [pc, #16]	@ (800d1a4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x28>)
 800d192:	4802      	ldr	r0, [pc, #8]	@ (800d19c <rosidl_typesupport_introspection_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x20>)
 800d194:	6812      	ldr	r2, [r2, #0]
 800d196:	601a      	str	r2, [r3, #0]
 800d198:	bd08      	pop	{r3, pc}
 800d19a:	bf00      	nop
 800d19c:	20000464 	.word	0x20000464
 800d1a0:	2000047c 	.word	0x2000047c
 800d1a4:	2000037c 	.word	0x2000037c

0800d1a8 <_TFMessage__max_serialized_size>:
 800d1a8:	2000      	movs	r0, #0
 800d1aa:	4770      	bx	lr

0800d1ac <_TFMessage__cdr_deserialize>:
 800d1ac:	b319      	cbz	r1, 800d1f6 <_TFMessage__cdr_deserialize+0x4a>
 800d1ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1b0:	460e      	mov	r6, r1
 800d1b2:	b083      	sub	sp, #12
 800d1b4:	a901      	add	r1, sp, #4
 800d1b6:	4607      	mov	r7, r0
 800d1b8:	f7fc ff80 	bl	800a0bc <ucdr_deserialize_uint32_t>
 800d1bc:	9b01      	ldr	r3, [sp, #4]
 800d1be:	68b2      	ldr	r2, [r6, #8]
 800d1c0:	429a      	cmp	r2, r3
 800d1c2:	d315      	bcc.n	800d1f0 <_TFMessage__cdr_deserialize+0x44>
 800d1c4:	6073      	str	r3, [r6, #4]
 800d1c6:	b18b      	cbz	r3, 800d1ec <_TFMessage__cdr_deserialize+0x40>
 800d1c8:	2400      	movs	r4, #0
 800d1ca:	4625      	mov	r5, r4
 800d1cc:	e002      	b.n	800d1d4 <_TFMessage__cdr_deserialize+0x28>
 800d1ce:	9b01      	ldr	r3, [sp, #4]
 800d1d0:	42ab      	cmp	r3, r5
 800d1d2:	d90b      	bls.n	800d1ec <_TFMessage__cdr_deserialize+0x40>
 800d1d4:	f000 fc40 	bl	800da58 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d1d8:	6831      	ldr	r1, [r6, #0]
 800d1da:	6843      	ldr	r3, [r0, #4]
 800d1dc:	4421      	add	r1, r4
 800d1de:	68db      	ldr	r3, [r3, #12]
 800d1e0:	4638      	mov	r0, r7
 800d1e2:	4798      	blx	r3
 800d1e4:	3501      	adds	r5, #1
 800d1e6:	3458      	adds	r4, #88	@ 0x58
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	d1f0      	bne.n	800d1ce <_TFMessage__cdr_deserialize+0x22>
 800d1ec:	b003      	add	sp, #12
 800d1ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1f0:	2000      	movs	r0, #0
 800d1f2:	b003      	add	sp, #12
 800d1f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d1f6:	2000      	movs	r0, #0
 800d1f8:	4770      	bx	lr
 800d1fa:	bf00      	nop

0800d1fc <_TFMessage__cdr_serialize>:
 800d1fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d200:	b1d8      	cbz	r0, 800d23a <_TFMessage__cdr_serialize+0x3e>
 800d202:	6847      	ldr	r7, [r0, #4]
 800d204:	460e      	mov	r6, r1
 800d206:	4605      	mov	r5, r0
 800d208:	4608      	mov	r0, r1
 800d20a:	4639      	mov	r1, r7
 800d20c:	f7fc fe2c 	bl	8009e68 <ucdr_serialize_uint32_t>
 800d210:	4680      	mov	r8, r0
 800d212:	b190      	cbz	r0, 800d23a <_TFMessage__cdr_serialize+0x3e>
 800d214:	b19f      	cbz	r7, 800d23e <_TFMessage__cdr_serialize+0x42>
 800d216:	2400      	movs	r4, #0
 800d218:	f04f 0958 	mov.w	r9, #88	@ 0x58
 800d21c:	e002      	b.n	800d224 <_TFMessage__cdr_serialize+0x28>
 800d21e:	3401      	adds	r4, #1
 800d220:	42a7      	cmp	r7, r4
 800d222:	d00c      	beq.n	800d23e <_TFMessage__cdr_serialize+0x42>
 800d224:	f000 fc18 	bl	800da58 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d228:	682a      	ldr	r2, [r5, #0]
 800d22a:	6843      	ldr	r3, [r0, #4]
 800d22c:	4631      	mov	r1, r6
 800d22e:	689b      	ldr	r3, [r3, #8]
 800d230:	fb09 2004 	mla	r0, r9, r4, r2
 800d234:	4798      	blx	r3
 800d236:	2800      	cmp	r0, #0
 800d238:	d1f1      	bne.n	800d21e <_TFMessage__cdr_serialize+0x22>
 800d23a:	f04f 0800 	mov.w	r8, #0
 800d23e:	4640      	mov	r0, r8
 800d240:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800d244 <get_serialized_size_tf2_msgs__msg__TFMessage>:
 800d244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d248:	4606      	mov	r6, r0
 800d24a:	b338      	cbz	r0, 800d29c <get_serialized_size_tf2_msgs__msg__TFMessage+0x58>
 800d24c:	4689      	mov	r9, r1
 800d24e:	4648      	mov	r0, r9
 800d250:	2104      	movs	r1, #4
 800d252:	6877      	ldr	r7, [r6, #4]
 800d254:	f7fd feb0 	bl	800afb8 <ucdr_alignment>
 800d258:	f109 0504 	add.w	r5, r9, #4
 800d25c:	4405      	add	r5, r0
 800d25e:	b1df      	cbz	r7, 800d298 <get_serialized_size_tf2_msgs__msg__TFMessage+0x54>
 800d260:	f04f 0a00 	mov.w	sl, #0
 800d264:	f04f 0858 	mov.w	r8, #88	@ 0x58
 800d268:	f000 fbf6 	bl	800da58 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d26c:	6832      	ldr	r2, [r6, #0]
 800d26e:	6843      	ldr	r3, [r0, #4]
 800d270:	4629      	mov	r1, r5
 800d272:	fb08 200a 	mla	r0, r8, sl, r2
 800d276:	695b      	ldr	r3, [r3, #20]
 800d278:	4798      	blx	r3
 800d27a:	2804      	cmp	r0, #4
 800d27c:	4601      	mov	r1, r0
 800d27e:	4604      	mov	r4, r0
 800d280:	bf28      	it	cs
 800d282:	2104      	movcs	r1, #4
 800d284:	4628      	mov	r0, r5
 800d286:	f7fd fe97 	bl	800afb8 <ucdr_alignment>
 800d28a:	f10a 0a01 	add.w	sl, sl, #1
 800d28e:	442c      	add	r4, r5
 800d290:	4557      	cmp	r7, sl
 800d292:	eb00 0504 	add.w	r5, r0, r4
 800d296:	d1e7      	bne.n	800d268 <get_serialized_size_tf2_msgs__msg__TFMessage+0x24>
 800d298:	eba5 0009 	sub.w	r0, r5, r9
 800d29c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d2a0 <_TFMessage__get_serialized_size>:
 800d2a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2a4:	4607      	mov	r7, r0
 800d2a6:	b330      	cbz	r0, 800d2f6 <_TFMessage__get_serialized_size+0x56>
 800d2a8:	2104      	movs	r1, #4
 800d2aa:	2000      	movs	r0, #0
 800d2ac:	f8d7 8004 	ldr.w	r8, [r7, #4]
 800d2b0:	f7fd fe82 	bl	800afb8 <ucdr_alignment>
 800d2b4:	1d05      	adds	r5, r0, #4
 800d2b6:	f1b8 0f00 	cmp.w	r8, #0
 800d2ba:	d019      	beq.n	800d2f0 <_TFMessage__get_serialized_size+0x50>
 800d2bc:	2600      	movs	r6, #0
 800d2be:	f04f 0958 	mov.w	r9, #88	@ 0x58
 800d2c2:	f000 fbc9 	bl	800da58 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>
 800d2c6:	683a      	ldr	r2, [r7, #0]
 800d2c8:	6843      	ldr	r3, [r0, #4]
 800d2ca:	4629      	mov	r1, r5
 800d2cc:	fb09 2006 	mla	r0, r9, r6, r2
 800d2d0:	695b      	ldr	r3, [r3, #20]
 800d2d2:	4798      	blx	r3
 800d2d4:	2804      	cmp	r0, #4
 800d2d6:	4601      	mov	r1, r0
 800d2d8:	4604      	mov	r4, r0
 800d2da:	bf28      	it	cs
 800d2dc:	2104      	movcs	r1, #4
 800d2de:	4628      	mov	r0, r5
 800d2e0:	f7fd fe6a 	bl	800afb8 <ucdr_alignment>
 800d2e4:	3601      	adds	r6, #1
 800d2e6:	442c      	add	r4, r5
 800d2e8:	45b0      	cmp	r8, r6
 800d2ea:	eb00 0504 	add.w	r5, r0, r4
 800d2ee:	d1e8      	bne.n	800d2c2 <_TFMessage__get_serialized_size+0x22>
 800d2f0:	4628      	mov	r0, r5
 800d2f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2f6:	4605      	mov	r5, r0
 800d2f8:	4628      	mov	r0, r5
 800d2fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d2fe:	bf00      	nop

0800d300 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage>:
 800d300:	4800      	ldr	r0, [pc, #0]	@ (800d304 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__tf2_msgs__msg__TFMessage+0x4>)
 800d302:	4770      	bx	lr
 800d304:	200004b8 	.word	0x200004b8

0800d308 <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_init_function>:
 800d308:	f008 be0c 	b.w	8015f24 <builtin_interfaces__msg__Time__init>

0800d30c <builtin_interfaces__msg__Time__rosidl_typesupport_introspection_c__Time_fini_function>:
 800d30c:	f008 be0e 	b.w	8015f2c <builtin_interfaces__msg__Time__fini>

0800d310 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800d310:	4b04      	ldr	r3, [pc, #16]	@ (800d324 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d312:	681a      	ldr	r2, [r3, #0]
 800d314:	b10a      	cbz	r2, 800d31a <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0xa>
 800d316:	4803      	ldr	r0, [pc, #12]	@ (800d324 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d318:	4770      	bx	lr
 800d31a:	4a03      	ldr	r2, [pc, #12]	@ (800d328 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x18>)
 800d31c:	4801      	ldr	r0, [pc, #4]	@ (800d324 <rosidl_typesupport_introspection_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x14>)
 800d31e:	6812      	ldr	r2, [r2, #0]
 800d320:	601a      	str	r2, [r3, #0]
 800d322:	4770      	bx	lr
 800d324:	200004ec 	.word	0x200004ec
 800d328:	2000037c 	.word	0x2000037c

0800d32c <get_serialized_size_builtin_interfaces__msg__Time>:
 800d32c:	b180      	cbz	r0, 800d350 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 800d32e:	b538      	push	{r3, r4, r5, lr}
 800d330:	460d      	mov	r5, r1
 800d332:	4628      	mov	r0, r5
 800d334:	2104      	movs	r1, #4
 800d336:	f7fd fe3f 	bl	800afb8 <ucdr_alignment>
 800d33a:	2104      	movs	r1, #4
 800d33c:	186c      	adds	r4, r5, r1
 800d33e:	4404      	add	r4, r0
 800d340:	4620      	mov	r0, r4
 800d342:	f7fd fe39 	bl	800afb8 <ucdr_alignment>
 800d346:	f1c5 0504 	rsb	r5, r5, #4
 800d34a:	4405      	add	r5, r0
 800d34c:	1928      	adds	r0, r5, r4
 800d34e:	bd38      	pop	{r3, r4, r5, pc}
 800d350:	4770      	bx	lr
 800d352:	bf00      	nop

0800d354 <_Time__cdr_deserialize>:
 800d354:	b538      	push	{r3, r4, r5, lr}
 800d356:	460c      	mov	r4, r1
 800d358:	b141      	cbz	r1, 800d36c <_Time__cdr_deserialize+0x18>
 800d35a:	4605      	mov	r5, r0
 800d35c:	f7fd fa30 	bl	800a7c0 <ucdr_deserialize_int32_t>
 800d360:	1d21      	adds	r1, r4, #4
 800d362:	4628      	mov	r0, r5
 800d364:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d368:	f7fc bea8 	b.w	800a0bc <ucdr_deserialize_uint32_t>
 800d36c:	4608      	mov	r0, r1
 800d36e:	bd38      	pop	{r3, r4, r5, pc}

0800d370 <_Time__cdr_serialize>:
 800d370:	b160      	cbz	r0, 800d38c <_Time__cdr_serialize+0x1c>
 800d372:	b538      	push	{r3, r4, r5, lr}
 800d374:	460d      	mov	r5, r1
 800d376:	4604      	mov	r4, r0
 800d378:	6801      	ldr	r1, [r0, #0]
 800d37a:	4628      	mov	r0, r5
 800d37c:	f7fd f986 	bl	800a68c <ucdr_serialize_int32_t>
 800d380:	6861      	ldr	r1, [r4, #4]
 800d382:	4628      	mov	r0, r5
 800d384:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d388:	f7fc bd6e 	b.w	8009e68 <ucdr_serialize_uint32_t>
 800d38c:	4770      	bx	lr
 800d38e:	bf00      	nop

0800d390 <_Time__get_serialized_size>:
 800d390:	b160      	cbz	r0, 800d3ac <_Time__get_serialized_size+0x1c>
 800d392:	b510      	push	{r4, lr}
 800d394:	2104      	movs	r1, #4
 800d396:	2000      	movs	r0, #0
 800d398:	f7fd fe0e 	bl	800afb8 <ucdr_alignment>
 800d39c:	1d04      	adds	r4, r0, #4
 800d39e:	2104      	movs	r1, #4
 800d3a0:	4620      	mov	r0, r4
 800d3a2:	f7fd fe09 	bl	800afb8 <ucdr_alignment>
 800d3a6:	3004      	adds	r0, #4
 800d3a8:	4420      	add	r0, r4
 800d3aa:	bd10      	pop	{r4, pc}
 800d3ac:	4770      	bx	lr
 800d3ae:	bf00      	nop

0800d3b0 <_Time__max_serialized_size>:
 800d3b0:	b510      	push	{r4, lr}
 800d3b2:	2104      	movs	r1, #4
 800d3b4:	2000      	movs	r0, #0
 800d3b6:	f7fd fdff 	bl	800afb8 <ucdr_alignment>
 800d3ba:	1d04      	adds	r4, r0, #4
 800d3bc:	2104      	movs	r1, #4
 800d3be:	4620      	mov	r0, r4
 800d3c0:	f7fd fdfa 	bl	800afb8 <ucdr_alignment>
 800d3c4:	3004      	adds	r0, #4
 800d3c6:	4420      	add	r0, r4
 800d3c8:	bd10      	pop	{r4, pc}
 800d3ca:	bf00      	nop

0800d3cc <max_serialized_size_builtin_interfaces__msg__Time>:
 800d3cc:	b538      	push	{r3, r4, r5, lr}
 800d3ce:	460c      	mov	r4, r1
 800d3d0:	2301      	movs	r3, #1
 800d3d2:	7003      	strb	r3, [r0, #0]
 800d3d4:	2104      	movs	r1, #4
 800d3d6:	4620      	mov	r0, r4
 800d3d8:	f7fd fdee 	bl	800afb8 <ucdr_alignment>
 800d3dc:	2104      	movs	r1, #4
 800d3de:	1863      	adds	r3, r4, r1
 800d3e0:	18c5      	adds	r5, r0, r3
 800d3e2:	4628      	mov	r0, r5
 800d3e4:	f7fd fde8 	bl	800afb8 <ucdr_alignment>
 800d3e8:	f1c4 0404 	rsb	r4, r4, #4
 800d3ec:	4420      	add	r0, r4
 800d3ee:	4428      	add	r0, r5
 800d3f0:	bd38      	pop	{r3, r4, r5, pc}
 800d3f2:	bf00      	nop

0800d3f4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 800d3f4:	4800      	ldr	r0, [pc, #0]	@ (800d3f8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 800d3f6:	4770      	bx	lr
 800d3f8:	2000057c 	.word	0x2000057c

0800d3fc <geometry_msgs__msg__TransformStamped__init>:
 800d3fc:	b398      	cbz	r0, 800d466 <geometry_msgs__msg__TransformStamped__init+0x6a>
 800d3fe:	b570      	push	{r4, r5, r6, lr}
 800d400:	4604      	mov	r4, r0
 800d402:	f008 fc63 	bl	8015ccc <std_msgs__msg__Header__init>
 800d406:	b160      	cbz	r0, 800d422 <geometry_msgs__msg__TransformStamped__init+0x26>
 800d408:	f104 0514 	add.w	r5, r4, #20
 800d40c:	4628      	mov	r0, r5
 800d40e:	f008 fbb3 	bl	8015b78 <rosidl_runtime_c__String__init>
 800d412:	b1e8      	cbz	r0, 800d450 <geometry_msgs__msg__TransformStamped__init+0x54>
 800d414:	f104 0620 	add.w	r6, r4, #32
 800d418:	4630      	mov	r0, r6
 800d41a:	f008 ff33 	bl	8016284 <geometry_msgs__msg__Transform__init>
 800d41e:	b168      	cbz	r0, 800d43c <geometry_msgs__msg__TransformStamped__init+0x40>
 800d420:	bd70      	pop	{r4, r5, r6, pc}
 800d422:	4620      	mov	r0, r4
 800d424:	f008 fc72 	bl	8015d0c <std_msgs__msg__Header__fini>
 800d428:	f104 0014 	add.w	r0, r4, #20
 800d42c:	f008 fbbe 	bl	8015bac <rosidl_runtime_c__String__fini>
 800d430:	f104 0020 	add.w	r0, r4, #32
 800d434:	f008 ff46 	bl	80162c4 <geometry_msgs__msg__Transform__fini>
 800d438:	2000      	movs	r0, #0
 800d43a:	bd70      	pop	{r4, r5, r6, pc}
 800d43c:	4620      	mov	r0, r4
 800d43e:	f008 fc65 	bl	8015d0c <std_msgs__msg__Header__fini>
 800d442:	4628      	mov	r0, r5
 800d444:	f008 fbb2 	bl	8015bac <rosidl_runtime_c__String__fini>
 800d448:	4630      	mov	r0, r6
 800d44a:	f008 ff3b 	bl	80162c4 <geometry_msgs__msg__Transform__fini>
 800d44e:	e7f3      	b.n	800d438 <geometry_msgs__msg__TransformStamped__init+0x3c>
 800d450:	4620      	mov	r0, r4
 800d452:	f008 fc5b 	bl	8015d0c <std_msgs__msg__Header__fini>
 800d456:	4628      	mov	r0, r5
 800d458:	f008 fba8 	bl	8015bac <rosidl_runtime_c__String__fini>
 800d45c:	f104 0020 	add.w	r0, r4, #32
 800d460:	f008 ff30 	bl	80162c4 <geometry_msgs__msg__Transform__fini>
 800d464:	e7e8      	b.n	800d438 <geometry_msgs__msg__TransformStamped__init+0x3c>
 800d466:	2000      	movs	r0, #0
 800d468:	4770      	bx	lr
 800d46a:	bf00      	nop

0800d46c <geometry_msgs__msg__TransformStamped__fini>:
 800d46c:	b168      	cbz	r0, 800d48a <geometry_msgs__msg__TransformStamped__fini+0x1e>
 800d46e:	b510      	push	{r4, lr}
 800d470:	4604      	mov	r4, r0
 800d472:	f008 fc4b 	bl	8015d0c <std_msgs__msg__Header__fini>
 800d476:	f104 0014 	add.w	r0, r4, #20
 800d47a:	f008 fb97 	bl	8015bac <rosidl_runtime_c__String__fini>
 800d47e:	f104 0020 	add.w	r0, r4, #32
 800d482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d486:	f008 bf1d 	b.w	80162c4 <geometry_msgs__msg__Transform__fini>
 800d48a:	4770      	bx	lr

0800d48c <geometry_msgs__msg__TransformStamped__Sequence__init>:
 800d48c:	2800      	cmp	r0, #0
 800d48e:	d072      	beq.n	800d576 <geometry_msgs__msg__TransformStamped__Sequence__init+0xea>
 800d490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d494:	b087      	sub	sp, #28
 800d496:	460e      	mov	r6, r1
 800d498:	4607      	mov	r7, r0
 800d49a:	a801      	add	r0, sp, #4
 800d49c:	f7fe ff24 	bl	800c2e8 <rcutils_get_default_allocator>
 800d4a0:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800d4a4:	2e00      	cmp	r6, #0
 800d4a6:	d049      	beq.n	800d53c <geometry_msgs__msg__TransformStamped__Sequence__init+0xb0>
 800d4a8:	9b04      	ldr	r3, [sp, #16]
 800d4aa:	464a      	mov	r2, r9
 800d4ac:	2158      	movs	r1, #88	@ 0x58
 800d4ae:	4630      	mov	r0, r6
 800d4b0:	4798      	blx	r3
 800d4b2:	4680      	mov	r8, r0
 800d4b4:	2800      	cmp	r0, #0
 800d4b6:	d03f      	beq.n	800d538 <geometry_msgs__msg__TransformStamped__Sequence__init+0xac>
 800d4b8:	4605      	mov	r5, r0
 800d4ba:	2400      	movs	r4, #0
 800d4bc:	e012      	b.n	800d4e4 <geometry_msgs__msg__TransformStamped__Sequence__init+0x58>
 800d4be:	f105 0a14 	add.w	sl, r5, #20
 800d4c2:	4650      	mov	r0, sl
 800d4c4:	f008 fb58 	bl	8015b78 <rosidl_runtime_c__String__init>
 800d4c8:	2800      	cmp	r0, #0
 800d4ca:	d03f      	beq.n	800d54c <geometry_msgs__msg__TransformStamped__Sequence__init+0xc0>
 800d4cc:	f105 0b20 	add.w	fp, r5, #32
 800d4d0:	4658      	mov	r0, fp
 800d4d2:	f008 fed7 	bl	8016284 <geometry_msgs__msg__Transform__init>
 800d4d6:	2800      	cmp	r0, #0
 800d4d8:	d043      	beq.n	800d562 <geometry_msgs__msg__TransformStamped__Sequence__init+0xd6>
 800d4da:	3401      	adds	r4, #1
 800d4dc:	42a6      	cmp	r6, r4
 800d4de:	f105 0558 	add.w	r5, r5, #88	@ 0x58
 800d4e2:	d02c      	beq.n	800d53e <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 800d4e4:	4628      	mov	r0, r5
 800d4e6:	f008 fbf1 	bl	8015ccc <std_msgs__msg__Header__init>
 800d4ea:	2800      	cmp	r0, #0
 800d4ec:	d1e7      	bne.n	800d4be <geometry_msgs__msg__TransformStamped__Sequence__init+0x32>
 800d4ee:	4628      	mov	r0, r5
 800d4f0:	f008 fc0c 	bl	8015d0c <std_msgs__msg__Header__fini>
 800d4f4:	f105 0014 	add.w	r0, r5, #20
 800d4f8:	f008 fb58 	bl	8015bac <rosidl_runtime_c__String__fini>
 800d4fc:	f105 0020 	add.w	r0, r5, #32
 800d500:	f008 fee0 	bl	80162c4 <geometry_msgs__msg__Transform__fini>
 800d504:	42a6      	cmp	r6, r4
 800d506:	d91a      	bls.n	800d53e <geometry_msgs__msg__TransformStamped__Sequence__init+0xb2>
 800d508:	b194      	cbz	r4, 800d530 <geometry_msgs__msg__TransformStamped__Sequence__init+0xa4>
 800d50a:	2358      	movs	r3, #88	@ 0x58
 800d50c:	fb03 8404 	mla	r4, r3, r4, r8
 800d510:	3c58      	subs	r4, #88	@ 0x58
 800d512:	4620      	mov	r0, r4
 800d514:	f008 fbfa 	bl	8015d0c <std_msgs__msg__Header__fini>
 800d518:	f104 0014 	add.w	r0, r4, #20
 800d51c:	f008 fb46 	bl	8015bac <rosidl_runtime_c__String__fini>
 800d520:	f104 0020 	add.w	r0, r4, #32
 800d524:	f008 fece 	bl	80162c4 <geometry_msgs__msg__Transform__fini>
 800d528:	4544      	cmp	r4, r8
 800d52a:	f1a4 0458 	sub.w	r4, r4, #88	@ 0x58
 800d52e:	d1f0      	bne.n	800d512 <geometry_msgs__msg__TransformStamped__Sequence__init+0x86>
 800d530:	9b02      	ldr	r3, [sp, #8]
 800d532:	4649      	mov	r1, r9
 800d534:	4640      	mov	r0, r8
 800d536:	4798      	blx	r3
 800d538:	2000      	movs	r0, #0
 800d53a:	e004      	b.n	800d546 <geometry_msgs__msg__TransformStamped__Sequence__init+0xba>
 800d53c:	46b0      	mov	r8, r6
 800d53e:	e9c7 8600 	strd	r8, r6, [r7]
 800d542:	60be      	str	r6, [r7, #8]
 800d544:	2001      	movs	r0, #1
 800d546:	b007      	add	sp, #28
 800d548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d54c:	4628      	mov	r0, r5
 800d54e:	f008 fbdd 	bl	8015d0c <std_msgs__msg__Header__fini>
 800d552:	4650      	mov	r0, sl
 800d554:	f008 fb2a 	bl	8015bac <rosidl_runtime_c__String__fini>
 800d558:	f105 0020 	add.w	r0, r5, #32
 800d55c:	f008 feb2 	bl	80162c4 <geometry_msgs__msg__Transform__fini>
 800d560:	e7d0      	b.n	800d504 <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 800d562:	4628      	mov	r0, r5
 800d564:	f008 fbd2 	bl	8015d0c <std_msgs__msg__Header__fini>
 800d568:	4650      	mov	r0, sl
 800d56a:	f008 fb1f 	bl	8015bac <rosidl_runtime_c__String__fini>
 800d56e:	4658      	mov	r0, fp
 800d570:	f008 fea8 	bl	80162c4 <geometry_msgs__msg__Transform__fini>
 800d574:	e7c6      	b.n	800d504 <geometry_msgs__msg__TransformStamped__Sequence__init+0x78>
 800d576:	2000      	movs	r0, #0
 800d578:	4770      	bx	lr
 800d57a:	bf00      	nop

0800d57c <geometry_msgs__msg__TransformStamped__Sequence__fini>:
 800d57c:	b360      	cbz	r0, 800d5d8 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x5c>
 800d57e:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d580:	4606      	mov	r6, r0
 800d582:	b087      	sub	sp, #28
 800d584:	a801      	add	r0, sp, #4
 800d586:	f7fe feaf 	bl	800c2e8 <rcutils_get_default_allocator>
 800d58a:	6833      	ldr	r3, [r6, #0]
 800d58c:	b1f3      	cbz	r3, 800d5cc <geometry_msgs__msg__TransformStamped__Sequence__fini+0x50>
 800d58e:	68b2      	ldr	r2, [r6, #8]
 800d590:	b1a2      	cbz	r2, 800d5bc <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 800d592:	2500      	movs	r5, #0
 800d594:	2758      	movs	r7, #88	@ 0x58
 800d596:	fb07 3405 	mla	r4, r7, r5, r3
 800d59a:	4620      	mov	r0, r4
 800d59c:	b1c4      	cbz	r4, 800d5d0 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x54>
 800d59e:	f008 fbb5 	bl	8015d0c <std_msgs__msg__Header__fini>
 800d5a2:	f104 0014 	add.w	r0, r4, #20
 800d5a6:	f008 fb01 	bl	8015bac <rosidl_runtime_c__String__fini>
 800d5aa:	f104 0020 	add.w	r0, r4, #32
 800d5ae:	f008 fe89 	bl	80162c4 <geometry_msgs__msg__Transform__fini>
 800d5b2:	68b2      	ldr	r2, [r6, #8]
 800d5b4:	6833      	ldr	r3, [r6, #0]
 800d5b6:	3501      	adds	r5, #1
 800d5b8:	4295      	cmp	r5, r2
 800d5ba:	d3ec      	bcc.n	800d596 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 800d5bc:	4618      	mov	r0, r3
 800d5be:	9a02      	ldr	r2, [sp, #8]
 800d5c0:	9905      	ldr	r1, [sp, #20]
 800d5c2:	4790      	blx	r2
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	e9c6 3300 	strd	r3, r3, [r6]
 800d5ca:	60b3      	str	r3, [r6, #8]
 800d5cc:	b007      	add	sp, #28
 800d5ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d5d0:	3501      	adds	r5, #1
 800d5d2:	4295      	cmp	r5, r2
 800d5d4:	d3df      	bcc.n	800d596 <geometry_msgs__msg__TransformStamped__Sequence__fini+0x1a>
 800d5d6:	e7f1      	b.n	800d5bc <geometry_msgs__msg__TransformStamped__Sequence__fini+0x40>
 800d5d8:	4770      	bx	lr
 800d5da:	bf00      	nop

0800d5dc <geometry_msgs__msg__Twist__get_type_hash>:
 800d5dc:	4800      	ldr	r0, [pc, #0]	@ (800d5e0 <geometry_msgs__msg__Twist__get_type_hash+0x4>)
 800d5de:	4770      	bx	lr
 800d5e0:	200005b0 	.word	0x200005b0

0800d5e4 <geometry_msgs__msg__Twist__get_type_description>:
 800d5e4:	b510      	push	{r4, lr}
 800d5e6:	4c08      	ldr	r4, [pc, #32]	@ (800d608 <geometry_msgs__msg__Twist__get_type_description+0x24>)
 800d5e8:	7820      	ldrb	r0, [r4, #0]
 800d5ea:	b108      	cbz	r0, 800d5f0 <geometry_msgs__msg__Twist__get_type_description+0xc>
 800d5ec:	4807      	ldr	r0, [pc, #28]	@ (800d60c <geometry_msgs__msg__Twist__get_type_description+0x28>)
 800d5ee:	bd10      	pop	{r4, pc}
 800d5f0:	f000 f86c 	bl	800d6cc <geometry_msgs__msg__Vector3__get_type_description>
 800d5f4:	300c      	adds	r0, #12
 800d5f6:	c807      	ldmia	r0, {r0, r1, r2}
 800d5f8:	4b05      	ldr	r3, [pc, #20]	@ (800d610 <geometry_msgs__msg__Twist__get_type_description+0x2c>)
 800d5fa:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d5fe:	2301      	movs	r3, #1
 800d600:	4802      	ldr	r0, [pc, #8]	@ (800d60c <geometry_msgs__msg__Twist__get_type_description+0x28>)
 800d602:	7023      	strb	r3, [r4, #0]
 800d604:	bd10      	pop	{r4, pc}
 800d606:	bf00      	nop
 800d608:	20010c59 	.word	0x20010c59
 800d60c:	0801d044 	.word	0x0801d044
 800d610:	20000658 	.word	0x20000658

0800d614 <geometry_msgs__msg__Twist__get_individual_type_description_source>:
 800d614:	4800      	ldr	r0, [pc, #0]	@ (800d618 <geometry_msgs__msg__Twist__get_individual_type_description_source+0x4>)
 800d616:	4770      	bx	lr
 800d618:	0801d020 	.word	0x0801d020

0800d61c <geometry_msgs__msg__Twist__get_type_description_sources>:
 800d61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d61e:	4e0f      	ldr	r6, [pc, #60]	@ (800d65c <geometry_msgs__msg__Twist__get_type_description_sources+0x40>)
 800d620:	7837      	ldrb	r7, [r6, #0]
 800d622:	b10f      	cbz	r7, 800d628 <geometry_msgs__msg__Twist__get_type_description_sources+0xc>
 800d624:	480e      	ldr	r0, [pc, #56]	@ (800d660 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 800d626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d628:	4d0e      	ldr	r5, [pc, #56]	@ (800d664 <geometry_msgs__msg__Twist__get_type_description_sources+0x48>)
 800d62a:	4c0f      	ldr	r4, [pc, #60]	@ (800d668 <geometry_msgs__msg__Twist__get_type_description_sources+0x4c>)
 800d62c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d62e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d630:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d632:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d634:	682b      	ldr	r3, [r5, #0]
 800d636:	f844 3b04 	str.w	r3, [r4], #4
 800d63a:	4638      	mov	r0, r7
 800d63c:	f000 f852 	bl	800d6e4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 800d640:	2301      	movs	r3, #1
 800d642:	4684      	mov	ip, r0
 800d644:	7033      	strb	r3, [r6, #0]
 800d646:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d64a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d64c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800d650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d652:	f8dc 3000 	ldr.w	r3, [ip]
 800d656:	4802      	ldr	r0, [pc, #8]	@ (800d660 <geometry_msgs__msg__Twist__get_type_description_sources+0x44>)
 800d658:	6023      	str	r3, [r4, #0]
 800d65a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d65c:	20010c58 	.word	0x20010c58
 800d660:	0801d014 	.word	0x0801d014
 800d664:	0801d020 	.word	0x0801d020
 800d668:	20010c10 	.word	0x20010c10

0800d66c <geometry_msgs__msg__Twist__init>:
 800d66c:	b1d8      	cbz	r0, 800d6a6 <geometry_msgs__msg__Twist__init+0x3a>
 800d66e:	b538      	push	{r3, r4, r5, lr}
 800d670:	4604      	mov	r4, r0
 800d672:	f000 f857 	bl	800d724 <geometry_msgs__msg__Vector3__init>
 800d676:	b130      	cbz	r0, 800d686 <geometry_msgs__msg__Twist__init+0x1a>
 800d678:	f104 0518 	add.w	r5, r4, #24
 800d67c:	4628      	mov	r0, r5
 800d67e:	f000 f851 	bl	800d724 <geometry_msgs__msg__Vector3__init>
 800d682:	b148      	cbz	r0, 800d698 <geometry_msgs__msg__Twist__init+0x2c>
 800d684:	bd38      	pop	{r3, r4, r5, pc}
 800d686:	4620      	mov	r0, r4
 800d688:	f000 f850 	bl	800d72c <geometry_msgs__msg__Vector3__fini>
 800d68c:	f104 0018 	add.w	r0, r4, #24
 800d690:	f000 f84c 	bl	800d72c <geometry_msgs__msg__Vector3__fini>
 800d694:	2000      	movs	r0, #0
 800d696:	bd38      	pop	{r3, r4, r5, pc}
 800d698:	4620      	mov	r0, r4
 800d69a:	f000 f847 	bl	800d72c <geometry_msgs__msg__Vector3__fini>
 800d69e:	4628      	mov	r0, r5
 800d6a0:	f000 f844 	bl	800d72c <geometry_msgs__msg__Vector3__fini>
 800d6a4:	e7f6      	b.n	800d694 <geometry_msgs__msg__Twist__init+0x28>
 800d6a6:	2000      	movs	r0, #0
 800d6a8:	4770      	bx	lr
 800d6aa:	bf00      	nop

0800d6ac <geometry_msgs__msg__Twist__fini>:
 800d6ac:	b148      	cbz	r0, 800d6c2 <geometry_msgs__msg__Twist__fini+0x16>
 800d6ae:	b510      	push	{r4, lr}
 800d6b0:	4604      	mov	r4, r0
 800d6b2:	f000 f83b 	bl	800d72c <geometry_msgs__msg__Vector3__fini>
 800d6b6:	f104 0018 	add.w	r0, r4, #24
 800d6ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6be:	f000 b835 	b.w	800d72c <geometry_msgs__msg__Vector3__fini>
 800d6c2:	4770      	bx	lr

0800d6c4 <geometry_msgs__msg__Vector3__get_type_hash>:
 800d6c4:	4800      	ldr	r0, [pc, #0]	@ (800d6c8 <geometry_msgs__msg__Vector3__get_type_hash+0x4>)
 800d6c6:	4770      	bx	lr
 800d6c8:	2000073c 	.word	0x2000073c

0800d6cc <geometry_msgs__msg__Vector3__get_type_description>:
 800d6cc:	4b03      	ldr	r3, [pc, #12]	@ (800d6dc <geometry_msgs__msg__Vector3__get_type_description+0x10>)
 800d6ce:	781a      	ldrb	r2, [r3, #0]
 800d6d0:	b90a      	cbnz	r2, 800d6d6 <geometry_msgs__msg__Vector3__get_type_description+0xa>
 800d6d2:	2201      	movs	r2, #1
 800d6d4:	701a      	strb	r2, [r3, #0]
 800d6d6:	4802      	ldr	r0, [pc, #8]	@ (800d6e0 <geometry_msgs__msg__Vector3__get_type_description+0x14>)
 800d6d8:	4770      	bx	lr
 800d6da:	bf00      	nop
 800d6dc:	20010c81 	.word	0x20010c81
 800d6e0:	0801d098 	.word	0x0801d098

0800d6e4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>:
 800d6e4:	4800      	ldr	r0, [pc, #0]	@ (800d6e8 <geometry_msgs__msg__Vector3__get_individual_type_description_source+0x4>)
 800d6e6:	4770      	bx	lr
 800d6e8:	0801d074 	.word	0x0801d074

0800d6ec <geometry_msgs__msg__Vector3__get_type_description_sources>:
 800d6ec:	4b09      	ldr	r3, [pc, #36]	@ (800d714 <geometry_msgs__msg__Vector3__get_type_description_sources+0x28>)
 800d6ee:	781a      	ldrb	r2, [r3, #0]
 800d6f0:	b96a      	cbnz	r2, 800d70e <geometry_msgs__msg__Vector3__get_type_description_sources+0x22>
 800d6f2:	b430      	push	{r4, r5}
 800d6f4:	4d08      	ldr	r5, [pc, #32]	@ (800d718 <geometry_msgs__msg__Vector3__get_type_description_sources+0x2c>)
 800d6f6:	4c09      	ldr	r4, [pc, #36]	@ (800d71c <geometry_msgs__msg__Vector3__get_type_description_sources+0x30>)
 800d6f8:	2201      	movs	r2, #1
 800d6fa:	701a      	strb	r2, [r3, #0]
 800d6fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d6fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d700:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d702:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d704:	682b      	ldr	r3, [r5, #0]
 800d706:	4806      	ldr	r0, [pc, #24]	@ (800d720 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 800d708:	6023      	str	r3, [r4, #0]
 800d70a:	bc30      	pop	{r4, r5}
 800d70c:	4770      	bx	lr
 800d70e:	4804      	ldr	r0, [pc, #16]	@ (800d720 <geometry_msgs__msg__Vector3__get_type_description_sources+0x34>)
 800d710:	4770      	bx	lr
 800d712:	bf00      	nop
 800d714:	20010c80 	.word	0x20010c80
 800d718:	0801d074 	.word	0x0801d074
 800d71c:	20010c5c 	.word	0x20010c5c
 800d720:	0801d068 	.word	0x0801d068

0800d724 <geometry_msgs__msg__Vector3__init>:
 800d724:	3800      	subs	r0, #0
 800d726:	bf18      	it	ne
 800d728:	2001      	movne	r0, #1
 800d72a:	4770      	bx	lr

0800d72c <geometry_msgs__msg__Vector3__fini>:
 800d72c:	4770      	bx	lr
 800d72e:	bf00      	nop

0800d730 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__size_function__PoseWithCovariance__covariance>:
 800d730:	2024      	movs	r0, #36	@ 0x24
 800d732:	4770      	bx	lr

0800d734 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_const_function__PoseWithCovariance__covariance>:
 800d734:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d738:	4770      	bx	lr
 800d73a:	bf00      	nop

0800d73c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__fetch_function__PoseWithCovariance__covariance>:
 800d73c:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d740:	e9d0 0100 	ldrd	r0, r1, [r0]
 800d744:	e9c2 0100 	strd	r0, r1, [r2]
 800d748:	4770      	bx	lr
 800d74a:	bf00      	nop

0800d74c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__assign_function__PoseWithCovariance__covariance>:
 800d74c:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d750:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d754:	e9c0 2300 	strd	r2, r3, [r0]
 800d758:	4770      	bx	lr
 800d75a:	bf00      	nop

0800d75c <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_init_function>:
 800d75c:	f008 bcf0 	b.w	8016140 <geometry_msgs__msg__PoseWithCovariance__init>

0800d760 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__PoseWithCovariance_fini_function>:
 800d760:	f008 bcfc 	b.w	801615c <geometry_msgs__msg__PoseWithCovariance__fini>

0800d764 <geometry_msgs__msg__PoseWithCovariance__rosidl_typesupport_introspection_c__get_function__PoseWithCovariance__covariance>:
 800d764:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d768:	4770      	bx	lr
 800d76a:	bf00      	nop

0800d76c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 800d76c:	b508      	push	{r3, lr}
 800d76e:	f008 fed3 	bl	8016518 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 800d772:	4b06      	ldr	r3, [pc, #24]	@ (800d78c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 800d774:	4906      	ldr	r1, [pc, #24]	@ (800d790 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x24>)
 800d776:	681a      	ldr	r2, [r3, #0]
 800d778:	60c8      	str	r0, [r1, #12]
 800d77a:	b10a      	cbz	r2, 800d780 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x14>
 800d77c:	4803      	ldr	r0, [pc, #12]	@ (800d78c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 800d77e:	bd08      	pop	{r3, pc}
 800d780:	4a04      	ldr	r2, [pc, #16]	@ (800d794 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x28>)
 800d782:	4802      	ldr	r0, [pc, #8]	@ (800d78c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x20>)
 800d784:	6812      	ldr	r2, [r2, #0]
 800d786:	601a      	str	r2, [r3, #0]
 800d788:	bd08      	pop	{r3, pc}
 800d78a:	bf00      	nop
 800d78c:	20000960 	.word	0x20000960
 800d790:	20000978 	.word	0x20000978
 800d794:	2000037c 	.word	0x2000037c

0800d798 <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_init_function>:
 800d798:	f7ff be30 	b.w	800d3fc <geometry_msgs__msg__TransformStamped__init>

0800d79c <geometry_msgs__msg__TransformStamped__rosidl_typesupport_introspection_c__TransformStamped_fini_function>:
 800d79c:	f7ff be66 	b.w	800d46c <geometry_msgs__msg__TransformStamped__fini>

0800d7a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 800d7a0:	b510      	push	{r4, lr}
 800d7a2:	f7ff fbf7 	bl	800cf94 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__Header>
 800d7a6:	4c08      	ldr	r4, [pc, #32]	@ (800d7c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x28>)
 800d7a8:	60e0      	str	r0, [r4, #12]
 800d7aa:	f008 fee3 	bl	8016574 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 800d7ae:	4b07      	ldr	r3, [pc, #28]	@ (800d7cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 800d7b0:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
 800d7b4:	681a      	ldr	r2, [r3, #0]
 800d7b6:	b10a      	cbz	r2, 800d7bc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x1c>
 800d7b8:	4804      	ldr	r0, [pc, #16]	@ (800d7cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 800d7ba:	bd10      	pop	{r4, pc}
 800d7bc:	4a04      	ldr	r2, [pc, #16]	@ (800d7d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x30>)
 800d7be:	4803      	ldr	r0, [pc, #12]	@ (800d7cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x2c>)
 800d7c0:	6812      	ldr	r2, [r2, #0]
 800d7c2:	601a      	str	r2, [r3, #0]
 800d7c4:	bd10      	pop	{r4, pc}
 800d7c6:	bf00      	nop
 800d7c8:	20000a08 	.word	0x20000a08
 800d7cc:	200009f0 	.word	0x200009f0
 800d7d0:	2000037c 	.word	0x2000037c

0800d7d4 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__size_function__TwistWithCovariance__covariance>:
 800d7d4:	2024      	movs	r0, #36	@ 0x24
 800d7d6:	4770      	bx	lr

0800d7d8 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_const_function__TwistWithCovariance__covariance>:
 800d7d8:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d7dc:	4770      	bx	lr
 800d7de:	bf00      	nop

0800d7e0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__fetch_function__TwistWithCovariance__covariance>:
 800d7e0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d7e4:	e9d0 0100 	ldrd	r0, r1, [r0]
 800d7e8:	e9c2 0100 	strd	r0, r1, [r2]
 800d7ec:	4770      	bx	lr
 800d7ee:	bf00      	nop

0800d7f0 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__assign_function__TwistWithCovariance__covariance>:
 800d7f0:	e9d2 2300 	ldrd	r2, r3, [r2]
 800d7f4:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d7f8:	e9c0 2300 	strd	r2, r3, [r0]
 800d7fc:	4770      	bx	lr
 800d7fe:	bf00      	nop

0800d800 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_init_function>:
 800d800:	f008 be74 	b.w	80164ec <geometry_msgs__msg__TwistWithCovariance__init>

0800d804 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__TwistWithCovariance_fini_function>:
 800d804:	f008 be80 	b.w	8016508 <geometry_msgs__msg__TwistWithCovariance__fini>

0800d808 <geometry_msgs__msg__TwistWithCovariance__rosidl_typesupport_introspection_c__get_function__TwistWithCovariance__covariance>:
 800d808:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 800d80c:	4770      	bx	lr
 800d80e:	bf00      	nop

0800d810 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 800d810:	b508      	push	{r3, lr}
 800d812:	f7fb ffb5 	bl	8009780 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800d816:	4b06      	ldr	r3, [pc, #24]	@ (800d830 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 800d818:	4906      	ldr	r1, [pc, #24]	@ (800d834 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x24>)
 800d81a:	681a      	ldr	r2, [r3, #0]
 800d81c:	60c8      	str	r0, [r1, #12]
 800d81e:	b10a      	cbz	r2, 800d824 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x14>
 800d820:	4803      	ldr	r0, [pc, #12]	@ (800d830 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 800d822:	bd08      	pop	{r3, pc}
 800d824:	4a04      	ldr	r2, [pc, #16]	@ (800d838 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x28>)
 800d826:	4802      	ldr	r0, [pc, #8]	@ (800d830 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x20>)
 800d828:	6812      	ldr	r2, [r2, #0]
 800d82a:	601a      	str	r2, [r3, #0]
 800d82c:	bd08      	pop	{r3, pc}
 800d82e:	bf00      	nop
 800d830:	20000abc 	.word	0x20000abc
 800d834:	20000ad4 	.word	0x20000ad4
 800d838:	2000037c 	.word	0x2000037c

0800d83c <get_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 800d83c:	b538      	push	{r3, r4, r5, lr}
 800d83e:	b158      	cbz	r0, 800d858 <get_serialized_size_geometry_msgs__msg__PoseWithCovariance+0x1c>
 800d840:	460d      	mov	r5, r1
 800d842:	f008 feaf 	bl	80165a4 <get_serialized_size_geometry_msgs__msg__Pose>
 800d846:	182c      	adds	r4, r5, r0
 800d848:	2108      	movs	r1, #8
 800d84a:	4620      	mov	r0, r4
 800d84c:	f7fd fbb4 	bl	800afb8 <ucdr_alignment>
 800d850:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 800d854:	4405      	add	r5, r0
 800d856:	1928      	adds	r0, r5, r4
 800d858:	bd38      	pop	{r3, r4, r5, pc}
 800d85a:	bf00      	nop

0800d85c <_PoseWithCovariance__cdr_deserialize>:
 800d85c:	b538      	push	{r3, r4, r5, lr}
 800d85e:	460c      	mov	r4, r1
 800d860:	b179      	cbz	r1, 800d882 <_PoseWithCovariance__cdr_deserialize+0x26>
 800d862:	4605      	mov	r5, r0
 800d864:	f008 ff0a 	bl	801667c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 800d868:	6843      	ldr	r3, [r0, #4]
 800d86a:	4621      	mov	r1, r4
 800d86c:	68db      	ldr	r3, [r3, #12]
 800d86e:	4628      	mov	r0, r5
 800d870:	4798      	blx	r3
 800d872:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 800d876:	4628      	mov	r0, r5
 800d878:	2224      	movs	r2, #36	@ 0x24
 800d87a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d87e:	f000 badf 	b.w	800de40 <ucdr_deserialize_array_double>
 800d882:	4608      	mov	r0, r1
 800d884:	bd38      	pop	{r3, r4, r5, pc}
 800d886:	bf00      	nop

0800d888 <_PoseWithCovariance__cdr_serialize>:
 800d888:	b188      	cbz	r0, 800d8ae <_PoseWithCovariance__cdr_serialize+0x26>
 800d88a:	b538      	push	{r3, r4, r5, lr}
 800d88c:	460d      	mov	r5, r1
 800d88e:	4604      	mov	r4, r0
 800d890:	f008 fef4 	bl	801667c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>
 800d894:	6843      	ldr	r3, [r0, #4]
 800d896:	4629      	mov	r1, r5
 800d898:	689b      	ldr	r3, [r3, #8]
 800d89a:	4620      	mov	r0, r4
 800d89c:	4798      	blx	r3
 800d89e:	f104 0138 	add.w	r1, r4, #56	@ 0x38
 800d8a2:	4628      	mov	r0, r5
 800d8a4:	2224      	movs	r2, #36	@ 0x24
 800d8a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d8aa:	f000 ba75 	b.w	800dd98 <ucdr_serialize_array_double>
 800d8ae:	4770      	bx	lr

0800d8b0 <_PoseWithCovariance__get_serialized_size>:
 800d8b0:	b158      	cbz	r0, 800d8ca <_PoseWithCovariance__get_serialized_size+0x1a>
 800d8b2:	b510      	push	{r4, lr}
 800d8b4:	2100      	movs	r1, #0
 800d8b6:	f008 fe75 	bl	80165a4 <get_serialized_size_geometry_msgs__msg__Pose>
 800d8ba:	2108      	movs	r1, #8
 800d8bc:	4604      	mov	r4, r0
 800d8be:	f7fd fb7b 	bl	800afb8 <ucdr_alignment>
 800d8c2:	4420      	add	r0, r4
 800d8c4:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800d8c8:	bd10      	pop	{r4, pc}
 800d8ca:	4770      	bx	lr

0800d8cc <_PoseWithCovariance__max_serialized_size>:
 800d8cc:	b510      	push	{r4, lr}
 800d8ce:	b082      	sub	sp, #8
 800d8d0:	2301      	movs	r3, #1
 800d8d2:	2100      	movs	r1, #0
 800d8d4:	f10d 0007 	add.w	r0, sp, #7
 800d8d8:	f88d 3007 	strb.w	r3, [sp, #7]
 800d8dc:	f008 fec0 	bl	8016660 <max_serialized_size_geometry_msgs__msg__Pose>
 800d8e0:	2108      	movs	r1, #8
 800d8e2:	4604      	mov	r4, r0
 800d8e4:	f7fd fb68 	bl	800afb8 <ucdr_alignment>
 800d8e8:	4420      	add	r0, r4
 800d8ea:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800d8ee:	b002      	add	sp, #8
 800d8f0:	bd10      	pop	{r4, pc}
 800d8f2:	bf00      	nop

0800d8f4 <max_serialized_size_geometry_msgs__msg__PoseWithCovariance>:
 800d8f4:	b538      	push	{r3, r4, r5, lr}
 800d8f6:	2301      	movs	r3, #1
 800d8f8:	7003      	strb	r3, [r0, #0]
 800d8fa:	460c      	mov	r4, r1
 800d8fc:	f008 feb0 	bl	8016660 <max_serialized_size_geometry_msgs__msg__Pose>
 800d900:	1825      	adds	r5, r4, r0
 800d902:	2108      	movs	r1, #8
 800d904:	4628      	mov	r0, r5
 800d906:	f7fd fb57 	bl	800afb8 <ucdr_alignment>
 800d90a:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 800d90e:	4420      	add	r0, r4
 800d910:	4428      	add	r0, r5
 800d912:	bd38      	pop	{r3, r4, r5, pc}

0800d914 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance>:
 800d914:	4800      	ldr	r0, [pc, #0]	@ (800d918 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__PoseWithCovariance+0x4>)
 800d916:	4770      	bx	lr
 800d918:	20000b4c 	.word	0x20000b4c

0800d91c <get_serialized_size_geometry_msgs__msg__TransformStamped>:
 800d91c:	b570      	push	{r4, r5, r6, lr}
 800d91e:	4604      	mov	r4, r0
 800d920:	b198      	cbz	r0, 800d94a <get_serialized_size_geometry_msgs__msg__TransformStamped+0x2e>
 800d922:	460d      	mov	r5, r1
 800d924:	f7ff fb5a 	bl	800cfdc <get_serialized_size_std_msgs__msg__Header>
 800d928:	182e      	adds	r6, r5, r0
 800d92a:	2104      	movs	r1, #4
 800d92c:	4630      	mov	r0, r6
 800d92e:	f7fd fb43 	bl	800afb8 <ucdr_alignment>
 800d932:	69a3      	ldr	r3, [r4, #24]
 800d934:	4602      	mov	r2, r0
 800d936:	f104 0020 	add.w	r0, r4, #32
 800d93a:	1d5c      	adds	r4, r3, #5
 800d93c:	4414      	add	r4, r2
 800d93e:	4434      	add	r4, r6
 800d940:	4621      	mov	r1, r4
 800d942:	f008 ff57 	bl	80167f4 <get_serialized_size_geometry_msgs__msg__Transform>
 800d946:	1b40      	subs	r0, r0, r5
 800d948:	4420      	add	r0, r4
 800d94a:	bd70      	pop	{r4, r5, r6, pc}

0800d94c <_TransformStamped__cdr_deserialize>:
 800d94c:	b570      	push	{r4, r5, r6, lr}
 800d94e:	460c      	mov	r4, r1
 800d950:	b082      	sub	sp, #8
 800d952:	b309      	cbz	r1, 800d998 <_TransformStamped__cdr_deserialize+0x4c>
 800d954:	4605      	mov	r5, r0
 800d956:	f7ff fbc3 	bl	800d0e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800d95a:	6843      	ldr	r3, [r0, #4]
 800d95c:	4621      	mov	r1, r4
 800d95e:	68db      	ldr	r3, [r3, #12]
 800d960:	4628      	mov	r0, r5
 800d962:	4798      	blx	r3
 800d964:	69e6      	ldr	r6, [r4, #28]
 800d966:	6961      	ldr	r1, [r4, #20]
 800d968:	ab01      	add	r3, sp, #4
 800d96a:	4632      	mov	r2, r6
 800d96c:	4628      	mov	r0, r5
 800d96e:	f000 facf 	bl	800df10 <ucdr_deserialize_sequence_char>
 800d972:	9b01      	ldr	r3, [sp, #4]
 800d974:	b960      	cbnz	r0, 800d990 <_TransformStamped__cdr_deserialize+0x44>
 800d976:	429e      	cmp	r6, r3
 800d978:	d311      	bcc.n	800d99e <_TransformStamped__cdr_deserialize+0x52>
 800d97a:	f008 ffa7 	bl	80168cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 800d97e:	6843      	ldr	r3, [r0, #4]
 800d980:	68db      	ldr	r3, [r3, #12]
 800d982:	f104 0120 	add.w	r1, r4, #32
 800d986:	4628      	mov	r0, r5
 800d988:	b002      	add	sp, #8
 800d98a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d98e:	4718      	bx	r3
 800d990:	b103      	cbz	r3, 800d994 <_TransformStamped__cdr_deserialize+0x48>
 800d992:	3b01      	subs	r3, #1
 800d994:	61a3      	str	r3, [r4, #24]
 800d996:	e7f0      	b.n	800d97a <_TransformStamped__cdr_deserialize+0x2e>
 800d998:	4608      	mov	r0, r1
 800d99a:	b002      	add	sp, #8
 800d99c:	bd70      	pop	{r4, r5, r6, pc}
 800d99e:	2101      	movs	r1, #1
 800d9a0:	75a8      	strb	r0, [r5, #22]
 800d9a2:	7569      	strb	r1, [r5, #21]
 800d9a4:	61a0      	str	r0, [r4, #24]
 800d9a6:	4628      	mov	r0, r5
 800d9a8:	f7fd fb1c 	bl	800afe4 <ucdr_align_to>
 800d9ac:	9901      	ldr	r1, [sp, #4]
 800d9ae:	4628      	mov	r0, r5
 800d9b0:	f7fd fb4e 	bl	800b050 <ucdr_advance_buffer>
 800d9b4:	e7e1      	b.n	800d97a <_TransformStamped__cdr_deserialize+0x2e>
 800d9b6:	bf00      	nop

0800d9b8 <_TransformStamped__cdr_serialize>:
 800d9b8:	b308      	cbz	r0, 800d9fe <_TransformStamped__cdr_serialize+0x46>
 800d9ba:	b570      	push	{r4, r5, r6, lr}
 800d9bc:	4604      	mov	r4, r0
 800d9be:	460e      	mov	r6, r1
 800d9c0:	f7ff fb8e 	bl	800d0e0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 800d9c4:	6843      	ldr	r3, [r0, #4]
 800d9c6:	4631      	mov	r1, r6
 800d9c8:	689b      	ldr	r3, [r3, #8]
 800d9ca:	4620      	mov	r0, r4
 800d9cc:	4798      	blx	r3
 800d9ce:	6965      	ldr	r5, [r4, #20]
 800d9d0:	b195      	cbz	r5, 800d9f8 <_TransformStamped__cdr_serialize+0x40>
 800d9d2:	4628      	mov	r0, r5
 800d9d4:	f7f2 fc64 	bl	80002a0 <strlen>
 800d9d8:	1c42      	adds	r2, r0, #1
 800d9da:	4629      	mov	r1, r5
 800d9dc:	61a0      	str	r0, [r4, #24]
 800d9de:	4630      	mov	r0, r6
 800d9e0:	f000 fa84 	bl	800deec <ucdr_serialize_sequence_char>
 800d9e4:	f008 ff72 	bl	80168cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>
 800d9e8:	6843      	ldr	r3, [r0, #4]
 800d9ea:	4631      	mov	r1, r6
 800d9ec:	f104 0020 	add.w	r0, r4, #32
 800d9f0:	689b      	ldr	r3, [r3, #8]
 800d9f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d9f6:	4718      	bx	r3
 800d9f8:	462a      	mov	r2, r5
 800d9fa:	4628      	mov	r0, r5
 800d9fc:	e7ed      	b.n	800d9da <_TransformStamped__cdr_serialize+0x22>
 800d9fe:	4770      	bx	lr

0800da00 <_TransformStamped__max_serialized_size>:
 800da00:	b510      	push	{r4, lr}
 800da02:	b082      	sub	sp, #8
 800da04:	2301      	movs	r3, #1
 800da06:	2100      	movs	r1, #0
 800da08:	f10d 0007 	add.w	r0, sp, #7
 800da0c:	f88d 3007 	strb.w	r3, [sp, #7]
 800da10:	f7ff fb5c 	bl	800d0cc <max_serialized_size_std_msgs__msg__Header>
 800da14:	2300      	movs	r3, #0
 800da16:	4604      	mov	r4, r0
 800da18:	4601      	mov	r1, r0
 800da1a:	f10d 0007 	add.w	r0, sp, #7
 800da1e:	f88d 3007 	strb.w	r3, [sp, #7]
 800da22:	f008 ff45 	bl	80168b0 <max_serialized_size_geometry_msgs__msg__Transform>
 800da26:	4420      	add	r0, r4
 800da28:	b002      	add	sp, #8
 800da2a:	bd10      	pop	{r4, pc}

0800da2c <_TransformStamped__get_serialized_size>:
 800da2c:	b538      	push	{r3, r4, r5, lr}
 800da2e:	4604      	mov	r4, r0
 800da30:	b188      	cbz	r0, 800da56 <_TransformStamped__get_serialized_size+0x2a>
 800da32:	2100      	movs	r1, #0
 800da34:	f7ff fad2 	bl	800cfdc <get_serialized_size_std_msgs__msg__Header>
 800da38:	2104      	movs	r1, #4
 800da3a:	4605      	mov	r5, r0
 800da3c:	f7fd fabc 	bl	800afb8 <ucdr_alignment>
 800da40:	69a1      	ldr	r1, [r4, #24]
 800da42:	4603      	mov	r3, r0
 800da44:	f104 0020 	add.w	r0, r4, #32
 800da48:	1d4c      	adds	r4, r1, #5
 800da4a:	442c      	add	r4, r5
 800da4c:	441c      	add	r4, r3
 800da4e:	4621      	mov	r1, r4
 800da50:	f008 fed0 	bl	80167f4 <get_serialized_size_geometry_msgs__msg__Transform>
 800da54:	4420      	add	r0, r4
 800da56:	bd38      	pop	{r3, r4, r5, pc}

0800da58 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped>:
 800da58:	4800      	ldr	r0, [pc, #0]	@ (800da5c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TransformStamped+0x4>)
 800da5a:	4770      	bx	lr
 800da5c:	20000b80 	.word	0x20000b80

0800da60 <get_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 800da60:	b538      	push	{r3, r4, r5, lr}
 800da62:	b158      	cbz	r0, 800da7c <get_serialized_size_geometry_msgs__msg__TwistWithCovariance+0x1c>
 800da64:	460d      	mov	r5, r1
 800da66:	f7fb feb5 	bl	80097d4 <get_serialized_size_geometry_msgs__msg__Twist>
 800da6a:	182c      	adds	r4, r5, r0
 800da6c:	2108      	movs	r1, #8
 800da6e:	4620      	mov	r0, r4
 800da70:	f7fd faa2 	bl	800afb8 <ucdr_alignment>
 800da74:	f5c5 7590 	rsb	r5, r5, #288	@ 0x120
 800da78:	4405      	add	r5, r0
 800da7a:	1928      	adds	r0, r5, r4
 800da7c:	bd38      	pop	{r3, r4, r5, pc}
 800da7e:	bf00      	nop

0800da80 <_TwistWithCovariance__cdr_deserialize>:
 800da80:	b538      	push	{r3, r4, r5, lr}
 800da82:	460c      	mov	r4, r1
 800da84:	b179      	cbz	r1, 800daa6 <_TwistWithCovariance__cdr_deserialize+0x26>
 800da86:	4605      	mov	r5, r0
 800da88:	f7fb ff10 	bl	80098ac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800da8c:	6843      	ldr	r3, [r0, #4]
 800da8e:	4621      	mov	r1, r4
 800da90:	68db      	ldr	r3, [r3, #12]
 800da92:	4628      	mov	r0, r5
 800da94:	4798      	blx	r3
 800da96:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800da9a:	4628      	mov	r0, r5
 800da9c:	2224      	movs	r2, #36	@ 0x24
 800da9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800daa2:	f000 b9cd 	b.w	800de40 <ucdr_deserialize_array_double>
 800daa6:	4608      	mov	r0, r1
 800daa8:	bd38      	pop	{r3, r4, r5, pc}
 800daaa:	bf00      	nop

0800daac <_TwistWithCovariance__cdr_serialize>:
 800daac:	b188      	cbz	r0, 800dad2 <_TwistWithCovariance__cdr_serialize+0x26>
 800daae:	b538      	push	{r3, r4, r5, lr}
 800dab0:	460d      	mov	r5, r1
 800dab2:	4604      	mov	r4, r0
 800dab4:	f7fb fefa 	bl	80098ac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Twist>
 800dab8:	6843      	ldr	r3, [r0, #4]
 800daba:	4629      	mov	r1, r5
 800dabc:	689b      	ldr	r3, [r3, #8]
 800dabe:	4620      	mov	r0, r4
 800dac0:	4798      	blx	r3
 800dac2:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 800dac6:	4628      	mov	r0, r5
 800dac8:	2224      	movs	r2, #36	@ 0x24
 800daca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dace:	f000 b963 	b.w	800dd98 <ucdr_serialize_array_double>
 800dad2:	4770      	bx	lr

0800dad4 <_TwistWithCovariance__get_serialized_size>:
 800dad4:	b158      	cbz	r0, 800daee <_TwistWithCovariance__get_serialized_size+0x1a>
 800dad6:	b510      	push	{r4, lr}
 800dad8:	2100      	movs	r1, #0
 800dada:	f7fb fe7b 	bl	80097d4 <get_serialized_size_geometry_msgs__msg__Twist>
 800dade:	2108      	movs	r1, #8
 800dae0:	4604      	mov	r4, r0
 800dae2:	f7fd fa69 	bl	800afb8 <ucdr_alignment>
 800dae6:	4420      	add	r0, r4
 800dae8:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800daec:	bd10      	pop	{r4, pc}
 800daee:	4770      	bx	lr

0800daf0 <_TwistWithCovariance__max_serialized_size>:
 800daf0:	b510      	push	{r4, lr}
 800daf2:	b082      	sub	sp, #8
 800daf4:	2301      	movs	r3, #1
 800daf6:	2100      	movs	r1, #0
 800daf8:	f10d 0007 	add.w	r0, sp, #7
 800dafc:	f88d 3007 	strb.w	r3, [sp, #7]
 800db00:	f7fb fec6 	bl	8009890 <max_serialized_size_geometry_msgs__msg__Twist>
 800db04:	2108      	movs	r1, #8
 800db06:	4604      	mov	r4, r0
 800db08:	f7fd fa56 	bl	800afb8 <ucdr_alignment>
 800db0c:	4420      	add	r0, r4
 800db0e:	f500 7090 	add.w	r0, r0, #288	@ 0x120
 800db12:	b002      	add	sp, #8
 800db14:	bd10      	pop	{r4, pc}
 800db16:	bf00      	nop

0800db18 <max_serialized_size_geometry_msgs__msg__TwistWithCovariance>:
 800db18:	b538      	push	{r3, r4, r5, lr}
 800db1a:	2301      	movs	r3, #1
 800db1c:	7003      	strb	r3, [r0, #0]
 800db1e:	460c      	mov	r4, r1
 800db20:	f7fb feb6 	bl	8009890 <max_serialized_size_geometry_msgs__msg__Twist>
 800db24:	1825      	adds	r5, r4, r0
 800db26:	2108      	movs	r1, #8
 800db28:	4628      	mov	r0, r5
 800db2a:	f7fd fa45 	bl	800afb8 <ucdr_alignment>
 800db2e:	f5c4 7490 	rsb	r4, r4, #288	@ 0x120
 800db32:	4420      	add	r0, r4
 800db34:	4428      	add	r0, r5
 800db36:	bd38      	pop	{r3, r4, r5, pc}

0800db38 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance>:
 800db38:	4800      	ldr	r0, [pc, #0]	@ (800db3c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__TwistWithCovariance+0x4>)
 800db3a:	4770      	bx	lr
 800db3c:	20000bb4 	.word	0x20000bb4

0800db40 <ucdr_serialize_endian_array_char>:
 800db40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db44:	4619      	mov	r1, r3
 800db46:	461f      	mov	r7, r3
 800db48:	4605      	mov	r5, r0
 800db4a:	4690      	mov	r8, r2
 800db4c:	f7fd f9dc 	bl	800af08 <ucdr_check_buffer_available_for>
 800db50:	b9e0      	cbnz	r0, 800db8c <ucdr_serialize_endian_array_char+0x4c>
 800db52:	463e      	mov	r6, r7
 800db54:	e009      	b.n	800db6a <ucdr_serialize_endian_array_char+0x2a>
 800db56:	68a8      	ldr	r0, [r5, #8]
 800db58:	f00c f8af 	bl	8019cba <memcpy>
 800db5c:	68ab      	ldr	r3, [r5, #8]
 800db5e:	6928      	ldr	r0, [r5, #16]
 800db60:	4423      	add	r3, r4
 800db62:	4420      	add	r0, r4
 800db64:	1b36      	subs	r6, r6, r4
 800db66:	60ab      	str	r3, [r5, #8]
 800db68:	6128      	str	r0, [r5, #16]
 800db6a:	2201      	movs	r2, #1
 800db6c:	4631      	mov	r1, r6
 800db6e:	4628      	mov	r0, r5
 800db70:	f7fd fa52 	bl	800b018 <ucdr_check_final_buffer_behavior_array>
 800db74:	1bb9      	subs	r1, r7, r6
 800db76:	4604      	mov	r4, r0
 800db78:	4602      	mov	r2, r0
 800db7a:	4441      	add	r1, r8
 800db7c:	2800      	cmp	r0, #0
 800db7e:	d1ea      	bne.n	800db56 <ucdr_serialize_endian_array_char+0x16>
 800db80:	2301      	movs	r3, #1
 800db82:	7da8      	ldrb	r0, [r5, #22]
 800db84:	756b      	strb	r3, [r5, #21]
 800db86:	4058      	eors	r0, r3
 800db88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db8c:	463a      	mov	r2, r7
 800db8e:	68a8      	ldr	r0, [r5, #8]
 800db90:	4641      	mov	r1, r8
 800db92:	f00c f892 	bl	8019cba <memcpy>
 800db96:	68aa      	ldr	r2, [r5, #8]
 800db98:	692b      	ldr	r3, [r5, #16]
 800db9a:	443a      	add	r2, r7
 800db9c:	443b      	add	r3, r7
 800db9e:	60aa      	str	r2, [r5, #8]
 800dba0:	612b      	str	r3, [r5, #16]
 800dba2:	e7ed      	b.n	800db80 <ucdr_serialize_endian_array_char+0x40>

0800dba4 <ucdr_deserialize_endian_array_char>:
 800dba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dba8:	4619      	mov	r1, r3
 800dbaa:	461f      	mov	r7, r3
 800dbac:	4605      	mov	r5, r0
 800dbae:	4690      	mov	r8, r2
 800dbb0:	f7fd f9aa 	bl	800af08 <ucdr_check_buffer_available_for>
 800dbb4:	b9e0      	cbnz	r0, 800dbf0 <ucdr_deserialize_endian_array_char+0x4c>
 800dbb6:	463e      	mov	r6, r7
 800dbb8:	e009      	b.n	800dbce <ucdr_deserialize_endian_array_char+0x2a>
 800dbba:	68a9      	ldr	r1, [r5, #8]
 800dbbc:	f00c f87d 	bl	8019cba <memcpy>
 800dbc0:	68aa      	ldr	r2, [r5, #8]
 800dbc2:	692b      	ldr	r3, [r5, #16]
 800dbc4:	4422      	add	r2, r4
 800dbc6:	4423      	add	r3, r4
 800dbc8:	1b36      	subs	r6, r6, r4
 800dbca:	60aa      	str	r2, [r5, #8]
 800dbcc:	612b      	str	r3, [r5, #16]
 800dbce:	2201      	movs	r2, #1
 800dbd0:	4631      	mov	r1, r6
 800dbd2:	4628      	mov	r0, r5
 800dbd4:	f7fd fa20 	bl	800b018 <ucdr_check_final_buffer_behavior_array>
 800dbd8:	4604      	mov	r4, r0
 800dbda:	1bb8      	subs	r0, r7, r6
 800dbdc:	4622      	mov	r2, r4
 800dbde:	4440      	add	r0, r8
 800dbe0:	2c00      	cmp	r4, #0
 800dbe2:	d1ea      	bne.n	800dbba <ucdr_deserialize_endian_array_char+0x16>
 800dbe4:	2301      	movs	r3, #1
 800dbe6:	7da8      	ldrb	r0, [r5, #22]
 800dbe8:	756b      	strb	r3, [r5, #21]
 800dbea:	4058      	eors	r0, r3
 800dbec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbf0:	463a      	mov	r2, r7
 800dbf2:	68a9      	ldr	r1, [r5, #8]
 800dbf4:	4640      	mov	r0, r8
 800dbf6:	f00c f860 	bl	8019cba <memcpy>
 800dbfa:	68aa      	ldr	r2, [r5, #8]
 800dbfc:	692b      	ldr	r3, [r5, #16]
 800dbfe:	443a      	add	r2, r7
 800dc00:	443b      	add	r3, r7
 800dc02:	60aa      	str	r2, [r5, #8]
 800dc04:	612b      	str	r3, [r5, #16]
 800dc06:	e7ed      	b.n	800dbe4 <ucdr_deserialize_endian_array_char+0x40>

0800dc08 <ucdr_serialize_array_uint8_t>:
 800dc08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc0c:	4688      	mov	r8, r1
 800dc0e:	4611      	mov	r1, r2
 800dc10:	4617      	mov	r7, r2
 800dc12:	4605      	mov	r5, r0
 800dc14:	f7fd f978 	bl	800af08 <ucdr_check_buffer_available_for>
 800dc18:	b9e0      	cbnz	r0, 800dc54 <ucdr_serialize_array_uint8_t+0x4c>
 800dc1a:	463e      	mov	r6, r7
 800dc1c:	e009      	b.n	800dc32 <ucdr_serialize_array_uint8_t+0x2a>
 800dc1e:	68a8      	ldr	r0, [r5, #8]
 800dc20:	f00c f84b 	bl	8019cba <memcpy>
 800dc24:	68aa      	ldr	r2, [r5, #8]
 800dc26:	692b      	ldr	r3, [r5, #16]
 800dc28:	4422      	add	r2, r4
 800dc2a:	4423      	add	r3, r4
 800dc2c:	1b36      	subs	r6, r6, r4
 800dc2e:	60aa      	str	r2, [r5, #8]
 800dc30:	612b      	str	r3, [r5, #16]
 800dc32:	2201      	movs	r2, #1
 800dc34:	4631      	mov	r1, r6
 800dc36:	4628      	mov	r0, r5
 800dc38:	f7fd f9ee 	bl	800b018 <ucdr_check_final_buffer_behavior_array>
 800dc3c:	1bb9      	subs	r1, r7, r6
 800dc3e:	4604      	mov	r4, r0
 800dc40:	4602      	mov	r2, r0
 800dc42:	4441      	add	r1, r8
 800dc44:	2800      	cmp	r0, #0
 800dc46:	d1ea      	bne.n	800dc1e <ucdr_serialize_array_uint8_t+0x16>
 800dc48:	2301      	movs	r3, #1
 800dc4a:	7da8      	ldrb	r0, [r5, #22]
 800dc4c:	756b      	strb	r3, [r5, #21]
 800dc4e:	4058      	eors	r0, r3
 800dc50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc54:	463a      	mov	r2, r7
 800dc56:	68a8      	ldr	r0, [r5, #8]
 800dc58:	4641      	mov	r1, r8
 800dc5a:	f00c f82e 	bl	8019cba <memcpy>
 800dc5e:	68aa      	ldr	r2, [r5, #8]
 800dc60:	692b      	ldr	r3, [r5, #16]
 800dc62:	443a      	add	r2, r7
 800dc64:	443b      	add	r3, r7
 800dc66:	60aa      	str	r2, [r5, #8]
 800dc68:	612b      	str	r3, [r5, #16]
 800dc6a:	e7ed      	b.n	800dc48 <ucdr_serialize_array_uint8_t+0x40>

0800dc6c <ucdr_serialize_endian_array_uint8_t>:
 800dc6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc70:	4619      	mov	r1, r3
 800dc72:	461f      	mov	r7, r3
 800dc74:	4605      	mov	r5, r0
 800dc76:	4690      	mov	r8, r2
 800dc78:	f7fd f946 	bl	800af08 <ucdr_check_buffer_available_for>
 800dc7c:	b9e0      	cbnz	r0, 800dcb8 <ucdr_serialize_endian_array_uint8_t+0x4c>
 800dc7e:	463e      	mov	r6, r7
 800dc80:	e009      	b.n	800dc96 <ucdr_serialize_endian_array_uint8_t+0x2a>
 800dc82:	68a8      	ldr	r0, [r5, #8]
 800dc84:	f00c f819 	bl	8019cba <memcpy>
 800dc88:	68ab      	ldr	r3, [r5, #8]
 800dc8a:	6928      	ldr	r0, [r5, #16]
 800dc8c:	4423      	add	r3, r4
 800dc8e:	4420      	add	r0, r4
 800dc90:	1b36      	subs	r6, r6, r4
 800dc92:	60ab      	str	r3, [r5, #8]
 800dc94:	6128      	str	r0, [r5, #16]
 800dc96:	2201      	movs	r2, #1
 800dc98:	4631      	mov	r1, r6
 800dc9a:	4628      	mov	r0, r5
 800dc9c:	f7fd f9bc 	bl	800b018 <ucdr_check_final_buffer_behavior_array>
 800dca0:	1bb9      	subs	r1, r7, r6
 800dca2:	4604      	mov	r4, r0
 800dca4:	4602      	mov	r2, r0
 800dca6:	4441      	add	r1, r8
 800dca8:	2800      	cmp	r0, #0
 800dcaa:	d1ea      	bne.n	800dc82 <ucdr_serialize_endian_array_uint8_t+0x16>
 800dcac:	2301      	movs	r3, #1
 800dcae:	7da8      	ldrb	r0, [r5, #22]
 800dcb0:	756b      	strb	r3, [r5, #21]
 800dcb2:	4058      	eors	r0, r3
 800dcb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcb8:	463a      	mov	r2, r7
 800dcba:	68a8      	ldr	r0, [r5, #8]
 800dcbc:	4641      	mov	r1, r8
 800dcbe:	f00b fffc 	bl	8019cba <memcpy>
 800dcc2:	68aa      	ldr	r2, [r5, #8]
 800dcc4:	692b      	ldr	r3, [r5, #16]
 800dcc6:	443a      	add	r2, r7
 800dcc8:	443b      	add	r3, r7
 800dcca:	60aa      	str	r2, [r5, #8]
 800dccc:	612b      	str	r3, [r5, #16]
 800dcce:	e7ed      	b.n	800dcac <ucdr_serialize_endian_array_uint8_t+0x40>

0800dcd0 <ucdr_deserialize_array_uint8_t>:
 800dcd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcd4:	4688      	mov	r8, r1
 800dcd6:	4611      	mov	r1, r2
 800dcd8:	4617      	mov	r7, r2
 800dcda:	4605      	mov	r5, r0
 800dcdc:	f7fd f914 	bl	800af08 <ucdr_check_buffer_available_for>
 800dce0:	b9e0      	cbnz	r0, 800dd1c <ucdr_deserialize_array_uint8_t+0x4c>
 800dce2:	463e      	mov	r6, r7
 800dce4:	e009      	b.n	800dcfa <ucdr_deserialize_array_uint8_t+0x2a>
 800dce6:	68a9      	ldr	r1, [r5, #8]
 800dce8:	f00b ffe7 	bl	8019cba <memcpy>
 800dcec:	68aa      	ldr	r2, [r5, #8]
 800dcee:	692b      	ldr	r3, [r5, #16]
 800dcf0:	4422      	add	r2, r4
 800dcf2:	4423      	add	r3, r4
 800dcf4:	1b36      	subs	r6, r6, r4
 800dcf6:	60aa      	str	r2, [r5, #8]
 800dcf8:	612b      	str	r3, [r5, #16]
 800dcfa:	2201      	movs	r2, #1
 800dcfc:	4631      	mov	r1, r6
 800dcfe:	4628      	mov	r0, r5
 800dd00:	f7fd f98a 	bl	800b018 <ucdr_check_final_buffer_behavior_array>
 800dd04:	4604      	mov	r4, r0
 800dd06:	1bb8      	subs	r0, r7, r6
 800dd08:	4622      	mov	r2, r4
 800dd0a:	4440      	add	r0, r8
 800dd0c:	2c00      	cmp	r4, #0
 800dd0e:	d1ea      	bne.n	800dce6 <ucdr_deserialize_array_uint8_t+0x16>
 800dd10:	2301      	movs	r3, #1
 800dd12:	7da8      	ldrb	r0, [r5, #22]
 800dd14:	756b      	strb	r3, [r5, #21]
 800dd16:	4058      	eors	r0, r3
 800dd18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd1c:	463a      	mov	r2, r7
 800dd1e:	68a9      	ldr	r1, [r5, #8]
 800dd20:	4640      	mov	r0, r8
 800dd22:	f00b ffca 	bl	8019cba <memcpy>
 800dd26:	68aa      	ldr	r2, [r5, #8]
 800dd28:	692b      	ldr	r3, [r5, #16]
 800dd2a:	443a      	add	r2, r7
 800dd2c:	443b      	add	r3, r7
 800dd2e:	60aa      	str	r2, [r5, #8]
 800dd30:	612b      	str	r3, [r5, #16]
 800dd32:	e7ed      	b.n	800dd10 <ucdr_deserialize_array_uint8_t+0x40>

0800dd34 <ucdr_deserialize_endian_array_uint8_t>:
 800dd34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd38:	4619      	mov	r1, r3
 800dd3a:	461f      	mov	r7, r3
 800dd3c:	4605      	mov	r5, r0
 800dd3e:	4690      	mov	r8, r2
 800dd40:	f7fd f8e2 	bl	800af08 <ucdr_check_buffer_available_for>
 800dd44:	b9e0      	cbnz	r0, 800dd80 <ucdr_deserialize_endian_array_uint8_t+0x4c>
 800dd46:	463e      	mov	r6, r7
 800dd48:	e009      	b.n	800dd5e <ucdr_deserialize_endian_array_uint8_t+0x2a>
 800dd4a:	68a9      	ldr	r1, [r5, #8]
 800dd4c:	f00b ffb5 	bl	8019cba <memcpy>
 800dd50:	68aa      	ldr	r2, [r5, #8]
 800dd52:	692b      	ldr	r3, [r5, #16]
 800dd54:	4422      	add	r2, r4
 800dd56:	4423      	add	r3, r4
 800dd58:	1b36      	subs	r6, r6, r4
 800dd5a:	60aa      	str	r2, [r5, #8]
 800dd5c:	612b      	str	r3, [r5, #16]
 800dd5e:	2201      	movs	r2, #1
 800dd60:	4631      	mov	r1, r6
 800dd62:	4628      	mov	r0, r5
 800dd64:	f7fd f958 	bl	800b018 <ucdr_check_final_buffer_behavior_array>
 800dd68:	4604      	mov	r4, r0
 800dd6a:	1bb8      	subs	r0, r7, r6
 800dd6c:	4622      	mov	r2, r4
 800dd6e:	4440      	add	r0, r8
 800dd70:	2c00      	cmp	r4, #0
 800dd72:	d1ea      	bne.n	800dd4a <ucdr_deserialize_endian_array_uint8_t+0x16>
 800dd74:	2301      	movs	r3, #1
 800dd76:	7da8      	ldrb	r0, [r5, #22]
 800dd78:	756b      	strb	r3, [r5, #21]
 800dd7a:	4058      	eors	r0, r3
 800dd7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd80:	463a      	mov	r2, r7
 800dd82:	68a9      	ldr	r1, [r5, #8]
 800dd84:	4640      	mov	r0, r8
 800dd86:	f00b ff98 	bl	8019cba <memcpy>
 800dd8a:	68aa      	ldr	r2, [r5, #8]
 800dd8c:	692b      	ldr	r3, [r5, #16]
 800dd8e:	443a      	add	r2, r7
 800dd90:	443b      	add	r3, r7
 800dd92:	60aa      	str	r2, [r5, #8]
 800dd94:	612b      	str	r3, [r5, #16]
 800dd96:	e7ed      	b.n	800dd74 <ucdr_deserialize_endian_array_uint8_t+0x40>

0800dd98 <ucdr_serialize_array_double>:
 800dd98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dd9c:	460e      	mov	r6, r1
 800dd9e:	2108      	movs	r1, #8
 800dda0:	4604      	mov	r4, r0
 800dda2:	4617      	mov	r7, r2
 800dda4:	f7fd f910 	bl	800afc8 <ucdr_buffer_alignment>
 800dda8:	4601      	mov	r1, r0
 800ddaa:	4620      	mov	r0, r4
 800ddac:	7d65      	ldrb	r5, [r4, #21]
 800ddae:	f7fd f94f 	bl	800b050 <ucdr_advance_buffer>
 800ddb2:	7d21      	ldrb	r1, [r4, #20]
 800ddb4:	7565      	strb	r5, [r4, #21]
 800ddb6:	2901      	cmp	r1, #1
 800ddb8:	d010      	beq.n	800dddc <ucdr_serialize_array_double+0x44>
 800ddba:	b157      	cbz	r7, 800ddd2 <ucdr_serialize_array_double+0x3a>
 800ddbc:	2500      	movs	r5, #0
 800ddbe:	e000      	b.n	800ddc2 <ucdr_serialize_array_double+0x2a>
 800ddc0:	7d21      	ldrb	r1, [r4, #20]
 800ddc2:	ecb6 0b02 	vldmia	r6!, {d0}
 800ddc6:	4620      	mov	r0, r4
 800ddc8:	3501      	adds	r5, #1
 800ddca:	f7fc fe4f 	bl	800aa6c <ucdr_serialize_endian_double>
 800ddce:	42af      	cmp	r7, r5
 800ddd0:	d1f6      	bne.n	800ddc0 <ucdr_serialize_array_double+0x28>
 800ddd2:	7da0      	ldrb	r0, [r4, #22]
 800ddd4:	f080 0001 	eor.w	r0, r0, #1
 800ddd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dddc:	00ff      	lsls	r7, r7, #3
 800ddde:	4639      	mov	r1, r7
 800dde0:	4620      	mov	r0, r4
 800dde2:	f7fd f891 	bl	800af08 <ucdr_check_buffer_available_for>
 800dde6:	b9f8      	cbnz	r0, 800de28 <ucdr_serialize_array_double+0x90>
 800dde8:	46b8      	mov	r8, r7
 800ddea:	e00a      	b.n	800de02 <ucdr_serialize_array_double+0x6a>
 800ddec:	68a0      	ldr	r0, [r4, #8]
 800ddee:	f00b ff64 	bl	8019cba <memcpy>
 800ddf2:	68a2      	ldr	r2, [r4, #8]
 800ddf4:	6923      	ldr	r3, [r4, #16]
 800ddf6:	442a      	add	r2, r5
 800ddf8:	442b      	add	r3, r5
 800ddfa:	eba8 0805 	sub.w	r8, r8, r5
 800ddfe:	60a2      	str	r2, [r4, #8]
 800de00:	6123      	str	r3, [r4, #16]
 800de02:	2208      	movs	r2, #8
 800de04:	4641      	mov	r1, r8
 800de06:	4620      	mov	r0, r4
 800de08:	f7fd f906 	bl	800b018 <ucdr_check_final_buffer_behavior_array>
 800de0c:	eba7 0108 	sub.w	r1, r7, r8
 800de10:	4605      	mov	r5, r0
 800de12:	4602      	mov	r2, r0
 800de14:	4431      	add	r1, r6
 800de16:	2800      	cmp	r0, #0
 800de18:	d1e8      	bne.n	800ddec <ucdr_serialize_array_double+0x54>
 800de1a:	7da0      	ldrb	r0, [r4, #22]
 800de1c:	2308      	movs	r3, #8
 800de1e:	7563      	strb	r3, [r4, #21]
 800de20:	f080 0001 	eor.w	r0, r0, #1
 800de24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de28:	463a      	mov	r2, r7
 800de2a:	68a0      	ldr	r0, [r4, #8]
 800de2c:	4631      	mov	r1, r6
 800de2e:	f00b ff44 	bl	8019cba <memcpy>
 800de32:	68a2      	ldr	r2, [r4, #8]
 800de34:	6923      	ldr	r3, [r4, #16]
 800de36:	443a      	add	r2, r7
 800de38:	443b      	add	r3, r7
 800de3a:	60a2      	str	r2, [r4, #8]
 800de3c:	6123      	str	r3, [r4, #16]
 800de3e:	e7ec      	b.n	800de1a <ucdr_serialize_array_double+0x82>

0800de40 <ucdr_deserialize_array_double>:
 800de40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de44:	460e      	mov	r6, r1
 800de46:	2108      	movs	r1, #8
 800de48:	4604      	mov	r4, r0
 800de4a:	4617      	mov	r7, r2
 800de4c:	f7fd f8bc 	bl	800afc8 <ucdr_buffer_alignment>
 800de50:	4601      	mov	r1, r0
 800de52:	4620      	mov	r0, r4
 800de54:	7d65      	ldrb	r5, [r4, #21]
 800de56:	f7fd f8fb 	bl	800b050 <ucdr_advance_buffer>
 800de5a:	7d21      	ldrb	r1, [r4, #20]
 800de5c:	7565      	strb	r5, [r4, #21]
 800de5e:	2901      	cmp	r1, #1
 800de60:	d011      	beq.n	800de86 <ucdr_deserialize_array_double+0x46>
 800de62:	b15f      	cbz	r7, 800de7c <ucdr_deserialize_array_double+0x3c>
 800de64:	2500      	movs	r5, #0
 800de66:	e000      	b.n	800de6a <ucdr_deserialize_array_double+0x2a>
 800de68:	7d21      	ldrb	r1, [r4, #20]
 800de6a:	4632      	mov	r2, r6
 800de6c:	4620      	mov	r0, r4
 800de6e:	3501      	adds	r5, #1
 800de70:	f7fc ff82 	bl	800ad78 <ucdr_deserialize_endian_double>
 800de74:	42af      	cmp	r7, r5
 800de76:	f106 0608 	add.w	r6, r6, #8
 800de7a:	d1f5      	bne.n	800de68 <ucdr_deserialize_array_double+0x28>
 800de7c:	7da0      	ldrb	r0, [r4, #22]
 800de7e:	f080 0001 	eor.w	r0, r0, #1
 800de82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de86:	00ff      	lsls	r7, r7, #3
 800de88:	4639      	mov	r1, r7
 800de8a:	4620      	mov	r0, r4
 800de8c:	f7fd f83c 	bl	800af08 <ucdr_check_buffer_available_for>
 800de90:	b9f8      	cbnz	r0, 800ded2 <ucdr_deserialize_array_double+0x92>
 800de92:	46b8      	mov	r8, r7
 800de94:	e00a      	b.n	800deac <ucdr_deserialize_array_double+0x6c>
 800de96:	68a1      	ldr	r1, [r4, #8]
 800de98:	f00b ff0f 	bl	8019cba <memcpy>
 800de9c:	68a2      	ldr	r2, [r4, #8]
 800de9e:	6923      	ldr	r3, [r4, #16]
 800dea0:	442a      	add	r2, r5
 800dea2:	442b      	add	r3, r5
 800dea4:	eba8 0805 	sub.w	r8, r8, r5
 800dea8:	60a2      	str	r2, [r4, #8]
 800deaa:	6123      	str	r3, [r4, #16]
 800deac:	2208      	movs	r2, #8
 800deae:	4641      	mov	r1, r8
 800deb0:	4620      	mov	r0, r4
 800deb2:	f7fd f8b1 	bl	800b018 <ucdr_check_final_buffer_behavior_array>
 800deb6:	4605      	mov	r5, r0
 800deb8:	eba7 0008 	sub.w	r0, r7, r8
 800debc:	462a      	mov	r2, r5
 800debe:	4430      	add	r0, r6
 800dec0:	2d00      	cmp	r5, #0
 800dec2:	d1e8      	bne.n	800de96 <ucdr_deserialize_array_double+0x56>
 800dec4:	7da0      	ldrb	r0, [r4, #22]
 800dec6:	2308      	movs	r3, #8
 800dec8:	7563      	strb	r3, [r4, #21]
 800deca:	f080 0001 	eor.w	r0, r0, #1
 800dece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ded2:	463a      	mov	r2, r7
 800ded4:	68a1      	ldr	r1, [r4, #8]
 800ded6:	4630      	mov	r0, r6
 800ded8:	f00b feef 	bl	8019cba <memcpy>
 800dedc:	68a2      	ldr	r2, [r4, #8]
 800dede:	6923      	ldr	r3, [r4, #16]
 800dee0:	443a      	add	r2, r7
 800dee2:	443b      	add	r3, r7
 800dee4:	60a2      	str	r2, [r4, #8]
 800dee6:	6123      	str	r3, [r4, #16]
 800dee8:	e7ec      	b.n	800dec4 <ucdr_deserialize_array_double+0x84>
 800deea:	bf00      	nop

0800deec <ucdr_serialize_sequence_char>:
 800deec:	b570      	push	{r4, r5, r6, lr}
 800deee:	460e      	mov	r6, r1
 800def0:	4615      	mov	r5, r2
 800def2:	7d01      	ldrb	r1, [r0, #20]
 800def4:	4604      	mov	r4, r0
 800def6:	f7fc f851 	bl	8009f9c <ucdr_serialize_endian_uint32_t>
 800defa:	b90d      	cbnz	r5, 800df00 <ucdr_serialize_sequence_char+0x14>
 800defc:	2001      	movs	r0, #1
 800defe:	bd70      	pop	{r4, r5, r6, pc}
 800df00:	7d21      	ldrb	r1, [r4, #20]
 800df02:	462b      	mov	r3, r5
 800df04:	4632      	mov	r2, r6
 800df06:	4620      	mov	r0, r4
 800df08:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800df0c:	f7ff be18 	b.w	800db40 <ucdr_serialize_endian_array_char>

0800df10 <ucdr_deserialize_sequence_char>:
 800df10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df14:	461d      	mov	r5, r3
 800df16:	4616      	mov	r6, r2
 800df18:	460f      	mov	r7, r1
 800df1a:	461a      	mov	r2, r3
 800df1c:	7d01      	ldrb	r1, [r0, #20]
 800df1e:	4604      	mov	r4, r0
 800df20:	f7fc f95a 	bl	800a1d8 <ucdr_deserialize_endian_uint32_t>
 800df24:	682b      	ldr	r3, [r5, #0]
 800df26:	429e      	cmp	r6, r3
 800df28:	d208      	bcs.n	800df3c <ucdr_deserialize_sequence_char+0x2c>
 800df2a:	2201      	movs	r2, #1
 800df2c:	75a2      	strb	r2, [r4, #22]
 800df2e:	7d21      	ldrb	r1, [r4, #20]
 800df30:	463a      	mov	r2, r7
 800df32:	4620      	mov	r0, r4
 800df34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df38:	f7ff be34 	b.w	800dba4 <ucdr_deserialize_endian_array_char>
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d1f6      	bne.n	800df2e <ucdr_deserialize_sequence_char+0x1e>
 800df40:	2001      	movs	r0, #1
 800df42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df46:	bf00      	nop

0800df48 <ucdr_serialize_sequence_uint8_t>:
 800df48:	b570      	push	{r4, r5, r6, lr}
 800df4a:	460e      	mov	r6, r1
 800df4c:	4615      	mov	r5, r2
 800df4e:	7d01      	ldrb	r1, [r0, #20]
 800df50:	4604      	mov	r4, r0
 800df52:	f7fc f823 	bl	8009f9c <ucdr_serialize_endian_uint32_t>
 800df56:	b90d      	cbnz	r5, 800df5c <ucdr_serialize_sequence_uint8_t+0x14>
 800df58:	2001      	movs	r0, #1
 800df5a:	bd70      	pop	{r4, r5, r6, pc}
 800df5c:	7d21      	ldrb	r1, [r4, #20]
 800df5e:	462b      	mov	r3, r5
 800df60:	4632      	mov	r2, r6
 800df62:	4620      	mov	r0, r4
 800df64:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800df68:	f7ff be80 	b.w	800dc6c <ucdr_serialize_endian_array_uint8_t>

0800df6c <ucdr_deserialize_sequence_uint8_t>:
 800df6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df70:	461d      	mov	r5, r3
 800df72:	4616      	mov	r6, r2
 800df74:	460f      	mov	r7, r1
 800df76:	461a      	mov	r2, r3
 800df78:	7d01      	ldrb	r1, [r0, #20]
 800df7a:	4604      	mov	r4, r0
 800df7c:	f7fc f92c 	bl	800a1d8 <ucdr_deserialize_endian_uint32_t>
 800df80:	682b      	ldr	r3, [r5, #0]
 800df82:	429e      	cmp	r6, r3
 800df84:	d208      	bcs.n	800df98 <ucdr_deserialize_sequence_uint8_t+0x2c>
 800df86:	2201      	movs	r2, #1
 800df88:	75a2      	strb	r2, [r4, #22]
 800df8a:	7d21      	ldrb	r1, [r4, #20]
 800df8c:	463a      	mov	r2, r7
 800df8e:	4620      	mov	r0, r4
 800df90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df94:	f7ff bece 	b.w	800dd34 <ucdr_deserialize_endian_array_uint8_t>
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d1f6      	bne.n	800df8a <ucdr_deserialize_sequence_uint8_t+0x1e>
 800df9c:	2001      	movs	r0, #1
 800df9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dfa2:	bf00      	nop

0800dfa4 <uxr_buffer_delete_entity>:
 800dfa4:	b510      	push	{r4, lr}
 800dfa6:	2300      	movs	r3, #0
 800dfa8:	b08e      	sub	sp, #56	@ 0x38
 800dfaa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800dfae:	2303      	movs	r3, #3
 800dfb0:	9300      	str	r3, [sp, #0]
 800dfb2:	2204      	movs	r2, #4
 800dfb4:	ab06      	add	r3, sp, #24
 800dfb6:	4604      	mov	r4, r0
 800dfb8:	f001 f93c 	bl	800f234 <uxr_prepare_stream_to_write_submessage>
 800dfbc:	b918      	cbnz	r0, 800dfc6 <uxr_buffer_delete_entity+0x22>
 800dfbe:	4604      	mov	r4, r0
 800dfc0:	4620      	mov	r0, r4
 800dfc2:	b00e      	add	sp, #56	@ 0x38
 800dfc4:	bd10      	pop	{r4, pc}
 800dfc6:	9902      	ldr	r1, [sp, #8]
 800dfc8:	aa05      	add	r2, sp, #20
 800dfca:	4620      	mov	r0, r4
 800dfcc:	f001 fa6c 	bl	800f4a8 <uxr_init_base_object_request>
 800dfd0:	a905      	add	r1, sp, #20
 800dfd2:	4604      	mov	r4, r0
 800dfd4:	a806      	add	r0, sp, #24
 800dfd6:	f002 fc79 	bl	80108cc <uxr_serialize_DELETE_Payload>
 800dfda:	4620      	mov	r0, r4
 800dfdc:	b00e      	add	sp, #56	@ 0x38
 800dfde:	bd10      	pop	{r4, pc}

0800dfe0 <uxr_common_create_entity>:
 800dfe0:	b510      	push	{r4, lr}
 800dfe2:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 800dfe6:	b08c      	sub	sp, #48	@ 0x30
 800dfe8:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800dfec:	f1bc 0f01 	cmp.w	ip, #1
 800dff0:	bf08      	it	eq
 800dff2:	f003 0201 	andeq.w	r2, r3, #1
 800dff6:	f89d 1038 	ldrb.w	r1, [sp, #56]	@ 0x38
 800dffa:	bf18      	it	ne
 800dffc:	2200      	movne	r2, #0
 800dffe:	330e      	adds	r3, #14
 800e000:	441a      	add	r2, r3
 800e002:	2301      	movs	r3, #1
 800e004:	e9cd 3100 	strd	r3, r1, [sp]
 800e008:	b292      	uxth	r2, r2
 800e00a:	9903      	ldr	r1, [sp, #12]
 800e00c:	ab04      	add	r3, sp, #16
 800e00e:	4604      	mov	r4, r0
 800e010:	f001 f910 	bl	800f234 <uxr_prepare_stream_to_write_submessage>
 800e014:	b918      	cbnz	r0, 800e01e <uxr_common_create_entity+0x3e>
 800e016:	4604      	mov	r4, r0
 800e018:	4620      	mov	r0, r4
 800e01a:	b00c      	add	sp, #48	@ 0x30
 800e01c:	bd10      	pop	{r4, pc}
 800e01e:	9902      	ldr	r1, [sp, #8]
 800e020:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e022:	4620      	mov	r0, r4
 800e024:	f001 fa40 	bl	800f4a8 <uxr_init_base_object_request>
 800e028:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e02a:	4604      	mov	r4, r0
 800e02c:	a804      	add	r0, sp, #16
 800e02e:	f002 fbab 	bl	8010788 <uxr_serialize_CREATE_Payload>
 800e032:	4620      	mov	r0, r4
 800e034:	b00c      	add	sp, #48	@ 0x30
 800e036:	bd10      	pop	{r4, pc}

0800e038 <uxr_buffer_create_participant_bin>:
 800e038:	b570      	push	{r4, r5, r6, lr}
 800e03a:	f5ad 7d16 	sub.w	sp, sp, #600	@ 0x258
 800e03e:	ac11      	add	r4, sp, #68	@ 0x44
 800e040:	f8ad 3254 	strh.w	r3, [sp, #596]	@ 0x254
 800e044:	2303      	movs	r3, #3
 800e046:	7223      	strb	r3, [r4, #8]
 800e048:	9b9a      	ldr	r3, [sp, #616]	@ 0x268
 800e04a:	f89d 626c 	ldrb.w	r6, [sp, #620]	@ 0x26c
 800e04e:	e9cd 2102 	strd	r2, r1, [sp, #8]
 800e052:	2201      	movs	r2, #1
 800e054:	2100      	movs	r1, #0
 800e056:	4605      	mov	r5, r0
 800e058:	7122      	strb	r2, [r4, #4]
 800e05a:	f88d 1014 	strb.w	r1, [sp, #20]
 800e05e:	b1cb      	cbz	r3, 800e094 <uxr_buffer_create_participant_bin+0x5c>
 800e060:	f88d 201c 	strb.w	r2, [sp, #28]
 800e064:	9308      	str	r3, [sp, #32]
 800e066:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e06a:	a915      	add	r1, sp, #84	@ 0x54
 800e06c:	a809      	add	r0, sp, #36	@ 0x24
 800e06e:	f7fc ff9f 	bl	800afb0 <ucdr_init_buffer>
 800e072:	a905      	add	r1, sp, #20
 800e074:	a809      	add	r0, sp, #36	@ 0x24
 800e076:	f001 ff8f 	bl	800ff98 <uxr_serialize_OBJK_DomainParticipant_Binary>
 800e07a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e07c:	9600      	str	r6, [sp, #0]
 800e07e:	9401      	str	r4, [sp, #4]
 800e080:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800e084:	60e3      	str	r3, [r4, #12]
 800e086:	4628      	mov	r0, r5
 800e088:	b29b      	uxth	r3, r3
 800e08a:	f7ff ffa9 	bl	800dfe0 <uxr_common_create_entity>
 800e08e:	f50d 7d16 	add.w	sp, sp, #600	@ 0x258
 800e092:	bd70      	pop	{r4, r5, r6, pc}
 800e094:	f88d 301c 	strb.w	r3, [sp, #28]
 800e098:	e7e5      	b.n	800e066 <uxr_buffer_create_participant_bin+0x2e>
 800e09a:	bf00      	nop

0800e09c <uxr_buffer_create_topic_bin>:
 800e09c:	b570      	push	{r4, r5, r6, lr}
 800e09e:	f5ad 7d18 	sub.w	sp, sp, #608	@ 0x260
 800e0a2:	4605      	mov	r5, r0
 800e0a4:	9105      	str	r1, [sp, #20]
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	a997      	add	r1, sp, #604	@ 0x25c
 800e0aa:	2302      	movs	r3, #2
 800e0ac:	f89d 6278 	ldrb.w	r6, [sp, #632]	@ 0x278
 800e0b0:	9204      	str	r2, [sp, #16]
 800e0b2:	f88d 3050 	strb.w	r3, [sp, #80]	@ 0x50
 800e0b6:	f000 f96f 	bl	800e398 <uxr_object_id_to_raw>
 800e0ba:	2303      	movs	r3, #3
 800e0bc:	f88d 3054 	strb.w	r3, [sp, #84]	@ 0x54
 800e0c0:	9b9c      	ldr	r3, [sp, #624]	@ 0x270
 800e0c2:	9306      	str	r3, [sp, #24]
 800e0c4:	9b9d      	ldr	r3, [sp, #628]	@ 0x274
 800e0c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800e0c8:	2301      	movs	r3, #1
 800e0ca:	f88d 3024 	strb.w	r3, [sp, #36]	@ 0x24
 800e0ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	a917      	add	r1, sp, #92	@ 0x5c
 800e0d6:	a80b      	add	r0, sp, #44	@ 0x2c
 800e0d8:	f88d 301c 	strb.w	r3, [sp, #28]
 800e0dc:	f7fc ff68 	bl	800afb0 <ucdr_init_buffer>
 800e0e0:	a906      	add	r1, sp, #24
 800e0e2:	a80b      	add	r0, sp, #44	@ 0x2c
 800e0e4:	f001 ff7a 	bl	800ffdc <uxr_serialize_OBJK_Topic_Binary>
 800e0e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e0ea:	9316      	str	r3, [sp, #88]	@ 0x58
 800e0ec:	ac13      	add	r4, sp, #76	@ 0x4c
 800e0ee:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e0f2:	9600      	str	r6, [sp, #0]
 800e0f4:	9401      	str	r4, [sp, #4]
 800e0f6:	b29b      	uxth	r3, r3
 800e0f8:	4628      	mov	r0, r5
 800e0fa:	f7ff ff71 	bl	800dfe0 <uxr_common_create_entity>
 800e0fe:	f50d 7d18 	add.w	sp, sp, #608	@ 0x260
 800e102:	bd70      	pop	{r4, r5, r6, pc}

0800e104 <uxr_buffer_create_publisher_bin>:
 800e104:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e106:	f2ad 4d8c 	subw	sp, sp, #1164	@ 0x48c
 800e10a:	4605      	mov	r5, r0
 800e10c:	9105      	str	r1, [sp, #20]
 800e10e:	4618      	mov	r0, r3
 800e110:	2603      	movs	r6, #3
 800e112:	a992      	add	r1, sp, #584	@ 0x248
 800e114:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	@ 0x4a0
 800e118:	9204      	str	r2, [sp, #16]
 800e11a:	f88d 603c 	strb.w	r6, [sp, #60]	@ 0x3c
 800e11e:	f000 f93b 	bl	800e398 <uxr_object_id_to_raw>
 800e122:	2300      	movs	r3, #0
 800e124:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e128:	a912      	add	r1, sp, #72	@ 0x48
 800e12a:	a806      	add	r0, sp, #24
 800e12c:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800e130:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800e134:	f88d 6040 	strb.w	r6, [sp, #64]	@ 0x40
 800e138:	f7fc ff3a 	bl	800afb0 <ucdr_init_buffer>
 800e13c:	a993      	add	r1, sp, #588	@ 0x24c
 800e13e:	a806      	add	r0, sp, #24
 800e140:	f002 f802 	bl	8010148 <uxr_serialize_OBJK_Publisher_Binary>
 800e144:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e146:	9311      	str	r3, [sp, #68]	@ 0x44
 800e148:	ac0e      	add	r4, sp, #56	@ 0x38
 800e14a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e14e:	9700      	str	r7, [sp, #0]
 800e150:	9401      	str	r4, [sp, #4]
 800e152:	b29b      	uxth	r3, r3
 800e154:	4628      	mov	r0, r5
 800e156:	f7ff ff43 	bl	800dfe0 <uxr_common_create_entity>
 800e15a:	f20d 4d8c 	addw	sp, sp, #1164	@ 0x48c
 800e15e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e160 <uxr_buffer_create_subscriber_bin>:
 800e160:	b570      	push	{r4, r5, r6, lr}
 800e162:	f5ad 6d91 	sub.w	sp, sp, #1160	@ 0x488
 800e166:	4605      	mov	r5, r0
 800e168:	9105      	str	r1, [sp, #20]
 800e16a:	4618      	mov	r0, r3
 800e16c:	a992      	add	r1, sp, #584	@ 0x248
 800e16e:	2304      	movs	r3, #4
 800e170:	f89d 6498 	ldrb.w	r6, [sp, #1176]	@ 0x498
 800e174:	9204      	str	r2, [sp, #16]
 800e176:	f88d 303c 	strb.w	r3, [sp, #60]	@ 0x3c
 800e17a:	f000 f90d 	bl	800e398 <uxr_object_id_to_raw>
 800e17e:	2203      	movs	r2, #3
 800e180:	2300      	movs	r3, #0
 800e182:	f88d 2040 	strb.w	r2, [sp, #64]	@ 0x40
 800e186:	a912      	add	r1, sp, #72	@ 0x48
 800e188:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e18c:	a806      	add	r0, sp, #24
 800e18e:	f88d 324c 	strb.w	r3, [sp, #588]	@ 0x24c
 800e192:	f88d 3254 	strb.w	r3, [sp, #596]	@ 0x254
 800e196:	f7fc ff0b 	bl	800afb0 <ucdr_init_buffer>
 800e19a:	a993      	add	r1, sp, #588	@ 0x24c
 800e19c:	a806      	add	r0, sp, #24
 800e19e:	f002 f885 	bl	80102ac <uxr_serialize_OBJK_Subscriber_Binary>
 800e1a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e1a4:	9311      	str	r3, [sp, #68]	@ 0x44
 800e1a6:	ac0e      	add	r4, sp, #56	@ 0x38
 800e1a8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e1ac:	9600      	str	r6, [sp, #0]
 800e1ae:	9401      	str	r4, [sp, #4]
 800e1b0:	b29b      	uxth	r3, r3
 800e1b2:	4628      	mov	r0, r5
 800e1b4:	f7ff ff14 	bl	800dfe0 <uxr_common_create_entity>
 800e1b8:	f50d 6d91 	add.w	sp, sp, #1160	@ 0x488
 800e1bc:	bd70      	pop	{r4, r5, r6, pc}
 800e1be:	bf00      	nop

0800e1c0 <uxr_buffer_create_datawriter_bin>:
 800e1c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1c2:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800e1c6:	ac1d      	add	r4, sp, #116	@ 0x74
 800e1c8:	9105      	str	r1, [sp, #20]
 800e1ca:	4605      	mov	r5, r0
 800e1cc:	a9a1      	add	r1, sp, #644	@ 0x284
 800e1ce:	4618      	mov	r0, r3
 800e1d0:	2305      	movs	r3, #5
 800e1d2:	f8bd 72a8 	ldrh.w	r7, [sp, #680]	@ 0x2a8
 800e1d6:	9204      	str	r2, [sp, #16]
 800e1d8:	7123      	strb	r3, [r4, #4]
 800e1da:	f89d 62ac 	ldrb.w	r6, [sp, #684]	@ 0x2ac
 800e1de:	f000 f8db 	bl	800e398 <uxr_object_id_to_raw>
 800e1e2:	2303      	movs	r3, #3
 800e1e4:	a90e      	add	r1, sp, #56	@ 0x38
 800e1e6:	98a8      	ldr	r0, [sp, #672]	@ 0x2a0
 800e1e8:	7223      	strb	r3, [r4, #8]
 800e1ea:	f000 f8d5 	bl	800e398 <uxr_object_id_to_raw>
 800e1ee:	f89d 32a5 	ldrb.w	r3, [sp, #677]	@ 0x2a5
 800e1f2:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	3f00      	subs	r7, #0
 800e1fa:	fab3 f383 	clz	r3, r3
 800e1fe:	f89d 12a6 	ldrb.w	r1, [sp, #678]	@ 0x2a6
 800e202:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 800e206:	bf18      	it	ne
 800e208:	2701      	movne	r7, #1
 800e20a:	095b      	lsrs	r3, r3, #5
 800e20c:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 800e210:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 800e214:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 800e218:	2201      	movs	r2, #1
 800e21a:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 800e21e:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e222:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 800e226:	b919      	cbnz	r1, 800e230 <uxr_buffer_create_datawriter_bin+0x70>
 800e228:	f043 0302 	orr.w	r3, r3, #2
 800e22c:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e230:	f89d 22a4 	ldrb.w	r2, [sp, #676]	@ 0x2a4
 800e234:	2a01      	cmp	r2, #1
 800e236:	d022      	beq.n	800e27e <uxr_buffer_create_datawriter_bin+0xbe>
 800e238:	2a03      	cmp	r2, #3
 800e23a:	d01b      	beq.n	800e274 <uxr_buffer_create_datawriter_bin+0xb4>
 800e23c:	b91a      	cbnz	r2, 800e246 <uxr_buffer_create_datawriter_bin+0x86>
 800e23e:	f043 0308 	orr.w	r3, r3, #8
 800e242:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e246:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e24a:	a921      	add	r1, sp, #132	@ 0x84
 800e24c:	a806      	add	r0, sp, #24
 800e24e:	f7fc feaf 	bl	800afb0 <ucdr_init_buffer>
 800e252:	a90e      	add	r1, sp, #56	@ 0x38
 800e254:	a806      	add	r0, sp, #24
 800e256:	f002 f8cb 	bl	80103f0 <uxr_serialize_OBJK_DataWriter_Binary>
 800e25a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e25c:	9600      	str	r6, [sp, #0]
 800e25e:	9401      	str	r4, [sp, #4]
 800e260:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e264:	60e3      	str	r3, [r4, #12]
 800e266:	4628      	mov	r0, r5
 800e268:	b29b      	uxth	r3, r3
 800e26a:	f7ff feb9 	bl	800dfe0 <uxr_common_create_entity>
 800e26e:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800e272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e274:	f043 0320 	orr.w	r3, r3, #32
 800e278:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e27c:	e7e3      	b.n	800e246 <uxr_buffer_create_datawriter_bin+0x86>
 800e27e:	f043 0310 	orr.w	r3, r3, #16
 800e282:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e286:	e7de      	b.n	800e246 <uxr_buffer_create_datawriter_bin+0x86>

0800e288 <uxr_buffer_create_datareader_bin>:
 800e288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e28a:	f5ad 7d25 	sub.w	sp, sp, #660	@ 0x294
 800e28e:	ac1f      	add	r4, sp, #124	@ 0x7c
 800e290:	9105      	str	r1, [sp, #20]
 800e292:	4605      	mov	r5, r0
 800e294:	a9a3      	add	r1, sp, #652	@ 0x28c
 800e296:	4618      	mov	r0, r3
 800e298:	2306      	movs	r3, #6
 800e29a:	f8bd 72b0 	ldrh.w	r7, [sp, #688]	@ 0x2b0
 800e29e:	9204      	str	r2, [sp, #16]
 800e2a0:	7123      	strb	r3, [r4, #4]
 800e2a2:	f89d 62b4 	ldrb.w	r6, [sp, #692]	@ 0x2b4
 800e2a6:	f000 f877 	bl	800e398 <uxr_object_id_to_raw>
 800e2aa:	2303      	movs	r3, #3
 800e2ac:	a90e      	add	r1, sp, #56	@ 0x38
 800e2ae:	98aa      	ldr	r0, [sp, #680]	@ 0x2a8
 800e2b0:	7223      	strb	r3, [r4, #8]
 800e2b2:	f000 f871 	bl	800e398 <uxr_object_id_to_raw>
 800e2b6:	f89d 32ad 	ldrb.w	r3, [sp, #685]	@ 0x2ad
 800e2ba:	f8ad 7044 	strh.w	r7, [sp, #68]	@ 0x44
 800e2be:	2200      	movs	r2, #0
 800e2c0:	3f00      	subs	r7, #0
 800e2c2:	fab3 f383 	clz	r3, r3
 800e2c6:	f89d 12ae 	ldrb.w	r1, [sp, #686]	@ 0x2ae
 800e2ca:	f88d 2070 	strb.w	r2, [sp, #112]	@ 0x70
 800e2ce:	bf18      	it	ne
 800e2d0:	2701      	movne	r7, #1
 800e2d2:	095b      	lsrs	r3, r3, #5
 800e2d4:	f88d 2064 	strb.w	r2, [sp, #100]	@ 0x64
 800e2d8:	f88d 2046 	strb.w	r2, [sp, #70]	@ 0x46
 800e2dc:	f88d 204c 	strb.w	r2, [sp, #76]	@ 0x4c
 800e2e0:	f88d 2054 	strb.w	r2, [sp, #84]	@ 0x54
 800e2e4:	2201      	movs	r2, #1
 800e2e6:	f88d 7042 	strb.w	r7, [sp, #66]	@ 0x42
 800e2ea:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e2ee:	f88d 203a 	strb.w	r2, [sp, #58]	@ 0x3a
 800e2f2:	b919      	cbnz	r1, 800e2fc <uxr_buffer_create_datareader_bin+0x74>
 800e2f4:	f043 0302 	orr.w	r3, r3, #2
 800e2f8:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e2fc:	f89d 22ac 	ldrb.w	r2, [sp, #684]	@ 0x2ac
 800e300:	2a01      	cmp	r2, #1
 800e302:	d022      	beq.n	800e34a <uxr_buffer_create_datareader_bin+0xc2>
 800e304:	2a03      	cmp	r2, #3
 800e306:	d01b      	beq.n	800e340 <uxr_buffer_create_datareader_bin+0xb8>
 800e308:	b91a      	cbnz	r2, 800e312 <uxr_buffer_create_datareader_bin+0x8a>
 800e30a:	f043 0308 	orr.w	r3, r3, #8
 800e30e:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e312:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e316:	a923      	add	r1, sp, #140	@ 0x8c
 800e318:	a806      	add	r0, sp, #24
 800e31a:	f7fc fe49 	bl	800afb0 <ucdr_init_buffer>
 800e31e:	a90e      	add	r1, sp, #56	@ 0x38
 800e320:	a806      	add	r0, sp, #24
 800e322:	f002 f829 	bl	8010378 <uxr_serialize_OBJK_DataReader_Binary>
 800e326:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e328:	9600      	str	r6, [sp, #0]
 800e32a:	9401      	str	r4, [sp, #4]
 800e32c:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e330:	60e3      	str	r3, [r4, #12]
 800e332:	4628      	mov	r0, r5
 800e334:	b29b      	uxth	r3, r3
 800e336:	f7ff fe53 	bl	800dfe0 <uxr_common_create_entity>
 800e33a:	f50d 7d25 	add.w	sp, sp, #660	@ 0x294
 800e33e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e340:	f043 0320 	orr.w	r3, r3, #32
 800e344:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e348:	e7e3      	b.n	800e312 <uxr_buffer_create_datareader_bin+0x8a>
 800e34a:	f043 0310 	orr.w	r3, r3, #16
 800e34e:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e352:	e7de      	b.n	800e312 <uxr_buffer_create_datareader_bin+0x8a>

0800e354 <uxr_object_id>:
 800e354:	b082      	sub	sp, #8
 800e356:	2300      	movs	r3, #0
 800e358:	f88d 1006 	strb.w	r1, [sp, #6]
 800e35c:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e360:	f360 030f 	bfi	r3, r0, #0, #16
 800e364:	f362 431f 	bfi	r3, r2, #16, #16
 800e368:	4618      	mov	r0, r3
 800e36a:	b002      	add	sp, #8
 800e36c:	4770      	bx	lr
 800e36e:	bf00      	nop

0800e370 <uxr_object_id_from_raw>:
 800e370:	7843      	ldrb	r3, [r0, #1]
 800e372:	7801      	ldrb	r1, [r0, #0]
 800e374:	b082      	sub	sp, #8
 800e376:	f003 020f 	and.w	r2, r3, #15
 800e37a:	f88d 2006 	strb.w	r2, [sp, #6]
 800e37e:	091b      	lsrs	r3, r3, #4
 800e380:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 800e384:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800e388:	2000      	movs	r0, #0
 800e38a:	f363 000f 	bfi	r0, r3, #0, #16
 800e38e:	f362 401f 	bfi	r0, r2, #16, #16
 800e392:	b002      	add	sp, #8
 800e394:	4770      	bx	lr
 800e396:	bf00      	nop

0800e398 <uxr_object_id_to_raw>:
 800e398:	f3c0 4303 	ubfx	r3, r0, #16, #4
 800e39c:	b082      	sub	sp, #8
 800e39e:	f3c0 120b 	ubfx	r2, r0, #4, #12
 800e3a2:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 800e3a6:	700a      	strb	r2, [r1, #0]
 800e3a8:	704b      	strb	r3, [r1, #1]
 800e3aa:	b002      	add	sp, #8
 800e3ac:	4770      	bx	lr
 800e3ae:	bf00      	nop

0800e3b0 <on_get_fragmentation_info>:
 800e3b0:	b500      	push	{lr}
 800e3b2:	b08b      	sub	sp, #44	@ 0x2c
 800e3b4:	4601      	mov	r1, r0
 800e3b6:	2204      	movs	r2, #4
 800e3b8:	a802      	add	r0, sp, #8
 800e3ba:	f7fc fdf9 	bl	800afb0 <ucdr_init_buffer>
 800e3be:	f10d 0305 	add.w	r3, sp, #5
 800e3c2:	f10d 0206 	add.w	r2, sp, #6
 800e3c6:	a901      	add	r1, sp, #4
 800e3c8:	a802      	add	r0, sp, #8
 800e3ca:	f001 f9d1 	bl	800f770 <uxr_read_submessage_header>
 800e3ce:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800e3d2:	2b0d      	cmp	r3, #13
 800e3d4:	d003      	beq.n	800e3de <on_get_fragmentation_info+0x2e>
 800e3d6:	2000      	movs	r0, #0
 800e3d8:	b00b      	add	sp, #44	@ 0x2c
 800e3da:	f85d fb04 	ldr.w	pc, [sp], #4
 800e3de:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800e3e2:	f013 0f02 	tst.w	r3, #2
 800e3e6:	bf0c      	ite	eq
 800e3e8:	2001      	moveq	r0, #1
 800e3ea:	2002      	movne	r0, #2
 800e3ec:	b00b      	add	sp, #44	@ 0x2c
 800e3ee:	f85d fb04 	ldr.w	pc, [sp], #4
 800e3f2:	bf00      	nop

0800e3f4 <read_submessage_get_info>:
 800e3f4:	b570      	push	{r4, r5, r6, lr}
 800e3f6:	2500      	movs	r5, #0
 800e3f8:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 800e3fc:	4604      	mov	r4, r0
 800e3fe:	f44f 7224 	mov.w	r2, #656	@ 0x290
 800e402:	460e      	mov	r6, r1
 800e404:	a810      	add	r0, sp, #64	@ 0x40
 800e406:	4629      	mov	r1, r5
 800e408:	e9cd 5503 	strd	r5, r5, [sp, #12]
 800e40c:	f00b fb1c 	bl	8019a48 <memset>
 800e410:	a903      	add	r1, sp, #12
 800e412:	4630      	mov	r0, r6
 800e414:	f002 fa46 	bl	80108a4 <uxr_deserialize_GET_INFO_Payload>
 800e418:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e41c:	f8ad 3040 	strh.w	r3, [sp, #64]	@ 0x40
 800e420:	4620      	mov	r0, r4
 800e422:	f001 f839 	bl	800f498 <uxr_session_header_offset>
 800e426:	462b      	mov	r3, r5
 800e428:	9000      	str	r0, [sp, #0]
 800e42a:	220c      	movs	r2, #12
 800e42c:	a905      	add	r1, sp, #20
 800e42e:	a808      	add	r0, sp, #32
 800e430:	f7fc fdac 	bl	800af8c <ucdr_init_buffer_origin_offset>
 800e434:	a910      	add	r1, sp, #64	@ 0x40
 800e436:	a808      	add	r0, sp, #32
 800e438:	f002 faa6 	bl	8010988 <uxr_serialize_INFO_Payload>
 800e43c:	9b08      	ldr	r3, [sp, #32]
 800e43e:	462a      	mov	r2, r5
 800e440:	4629      	mov	r1, r5
 800e442:	4620      	mov	r0, r4
 800e444:	f000 ffd4 	bl	800f3f0 <uxr_stamp_session_header>
 800e448:	a808      	add	r0, sp, #32
 800e44a:	f7fc fddd 	bl	800b008 <ucdr_buffer_length>
 800e44e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e450:	4602      	mov	r2, r0
 800e452:	a905      	add	r1, sp, #20
 800e454:	e9d3 0400 	ldrd	r0, r4, [r3]
 800e458:	47a0      	blx	r4
 800e45a:	f50d 7d34 	add.w	sp, sp, #720	@ 0x2d0
 800e45e:	bd70      	pop	{r4, r5, r6, pc}

0800e460 <write_submessage_acknack.isra.0>:
 800e460:	b570      	push	{r4, r5, r6, lr}
 800e462:	b092      	sub	sp, #72	@ 0x48
 800e464:	4605      	mov	r5, r0
 800e466:	460e      	mov	r6, r1
 800e468:	4614      	mov	r4, r2
 800e46a:	f001 f815 	bl	800f498 <uxr_session_header_offset>
 800e46e:	a905      	add	r1, sp, #20
 800e470:	9000      	str	r0, [sp, #0]
 800e472:	2300      	movs	r3, #0
 800e474:	a80a      	add	r0, sp, #40	@ 0x28
 800e476:	2211      	movs	r2, #17
 800e478:	f7fc fd88 	bl	800af8c <ucdr_init_buffer_origin_offset>
 800e47c:	2318      	movs	r3, #24
 800e47e:	fb03 5404 	mla	r4, r3, r4, r5
 800e482:	2205      	movs	r2, #5
 800e484:	2300      	movs	r3, #0
 800e486:	3450      	adds	r4, #80	@ 0x50
 800e488:	210a      	movs	r1, #10
 800e48a:	a80a      	add	r0, sp, #40	@ 0x28
 800e48c:	f001 f956 	bl	800f73c <uxr_buffer_submessage_header>
 800e490:	a903      	add	r1, sp, #12
 800e492:	4620      	mov	r0, r4
 800e494:	f008 fc8c 	bl	8016db0 <uxr_compute_acknack>
 800e498:	ba40      	rev16	r0, r0
 800e49a:	f8ad 000e 	strh.w	r0, [sp, #14]
 800e49e:	a903      	add	r1, sp, #12
 800e4a0:	a80a      	add	r0, sp, #40	@ 0x28
 800e4a2:	f88d 6010 	strb.w	r6, [sp, #16]
 800e4a6:	f002 fadf 	bl	8010a68 <uxr_serialize_ACKNACK_Payload>
 800e4aa:	2200      	movs	r2, #0
 800e4ac:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4ae:	4611      	mov	r1, r2
 800e4b0:	4628      	mov	r0, r5
 800e4b2:	f000 ff9d 	bl	800f3f0 <uxr_stamp_session_header>
 800e4b6:	a80a      	add	r0, sp, #40	@ 0x28
 800e4b8:	f7fc fda6 	bl	800b008 <ucdr_buffer_length>
 800e4bc:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800e4be:	4602      	mov	r2, r0
 800e4c0:	a905      	add	r1, sp, #20
 800e4c2:	e9d3 0400 	ldrd	r0, r4, [r3]
 800e4c6:	47a0      	blx	r4
 800e4c8:	b012      	add	sp, #72	@ 0x48
 800e4ca:	bd70      	pop	{r4, r5, r6, pc}
 800e4cc:	0000      	movs	r0, r0
	...

0800e4d0 <uxr_init_session>:
 800e4d0:	b510      	push	{r4, lr}
 800e4d2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800e508 <uxr_init_session+0x38>
 800e4d6:	2300      	movs	r3, #0
 800e4d8:	e9c0 131c 	strd	r1, r3, [r0, #112]	@ 0x70
 800e4dc:	4604      	mov	r4, r0
 800e4de:	e9c0 331e 	strd	r3, r3, [r0, #120]	@ 0x78
 800e4e2:	e9c0 3320 	strd	r3, r3, [r0, #128]	@ 0x80
 800e4e6:	e9c0 3322 	strd	r3, r3, [r0, #136]	@ 0x88
 800e4ea:	e9c0 3324 	strd	r3, r3, [r0, #144]	@ 0x90
 800e4ee:	ed80 7b26 	vstr	d7, [r0, #152]	@ 0x98
 800e4f2:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
 800e4f6:	2181      	movs	r1, #129	@ 0x81
 800e4f8:	f000 fede 	bl	800f2b8 <uxr_init_session_info>
 800e4fc:	f104 0008 	add.w	r0, r4, #8
 800e500:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e504:	f001 b836 	b.w	800f574 <uxr_init_stream_storage>
	...

0800e510 <uxr_set_status_callback>:
 800e510:	e9c0 1220 	strd	r1, r2, [r0, #128]	@ 0x80
 800e514:	4770      	bx	lr
 800e516:	bf00      	nop

0800e518 <uxr_set_topic_callback>:
 800e518:	e9c0 1222 	strd	r1, r2, [r0, #136]	@ 0x88
 800e51c:	4770      	bx	lr
 800e51e:	bf00      	nop

0800e520 <uxr_set_request_callback>:
 800e520:	e9c0 1229 	strd	r1, r2, [r0, #164]	@ 0xa4
 800e524:	4770      	bx	lr
 800e526:	bf00      	nop

0800e528 <uxr_set_reply_callback>:
 800e528:	e9c0 122b 	strd	r1, r2, [r0, #172]	@ 0xac
 800e52c:	4770      	bx	lr
 800e52e:	bf00      	nop

0800e530 <uxr_create_output_best_effort_stream>:
 800e530:	b570      	push	{r4, r5, r6, lr}
 800e532:	b082      	sub	sp, #8
 800e534:	4604      	mov	r4, r0
 800e536:	460d      	mov	r5, r1
 800e538:	4616      	mov	r6, r2
 800e53a:	f000 ffad 	bl	800f498 <uxr_session_header_offset>
 800e53e:	4632      	mov	r2, r6
 800e540:	4603      	mov	r3, r0
 800e542:	4629      	mov	r1, r5
 800e544:	f104 0008 	add.w	r0, r4, #8
 800e548:	b002      	add	sp, #8
 800e54a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e54e:	f001 b85b 	b.w	800f608 <uxr_add_output_best_effort_buffer>
 800e552:	bf00      	nop

0800e554 <uxr_create_output_reliable_stream>:
 800e554:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e556:	b085      	sub	sp, #20
 800e558:	4604      	mov	r4, r0
 800e55a:	460d      	mov	r5, r1
 800e55c:	4616      	mov	r6, r2
 800e55e:	461f      	mov	r7, r3
 800e560:	f000 ff9a 	bl	800f498 <uxr_session_header_offset>
 800e564:	463b      	mov	r3, r7
 800e566:	9000      	str	r0, [sp, #0]
 800e568:	4632      	mov	r2, r6
 800e56a:	4629      	mov	r1, r5
 800e56c:	f104 0008 	add.w	r0, r4, #8
 800e570:	f001 f85e 	bl	800f630 <uxr_add_output_reliable_buffer>
 800e574:	b005      	add	sp, #20
 800e576:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e578 <uxr_create_input_best_effort_stream>:
 800e578:	b082      	sub	sp, #8
 800e57a:	3008      	adds	r0, #8
 800e57c:	b002      	add	sp, #8
 800e57e:	f001 b871 	b.w	800f664 <uxr_add_input_best_effort_buffer>
 800e582:	bf00      	nop

0800e584 <uxr_create_input_reliable_stream>:
 800e584:	b510      	push	{r4, lr}
 800e586:	b084      	sub	sp, #16
 800e588:	4c03      	ldr	r4, [pc, #12]	@ (800e598 <uxr_create_input_reliable_stream+0x14>)
 800e58a:	9400      	str	r4, [sp, #0]
 800e58c:	3008      	adds	r0, #8
 800e58e:	f001 f87f 	bl	800f690 <uxr_add_input_reliable_buffer>
 800e592:	b004      	add	sp, #16
 800e594:	bd10      	pop	{r4, pc}
 800e596:	bf00      	nop
 800e598:	0800e3b1 	.word	0x0800e3b1

0800e59c <uxr_epoch_nanos>:
 800e59c:	b510      	push	{r4, lr}
 800e59e:	4604      	mov	r4, r0
 800e5a0:	f001 f92c 	bl	800f7fc <uxr_nanos>
 800e5a4:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	@ 0x98
 800e5a8:	1ac0      	subs	r0, r0, r3
 800e5aa:	eb61 0102 	sbc.w	r1, r1, r2
 800e5ae:	bd10      	pop	{r4, pc}

0800e5b0 <uxr_flash_output_streams>:
 800e5b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e5b4:	7e03      	ldrb	r3, [r0, #24]
 800e5b6:	b084      	sub	sp, #16
 800e5b8:	4604      	mov	r4, r0
 800e5ba:	b373      	cbz	r3, 800e61a <uxr_flash_output_streams+0x6a>
 800e5bc:	2500      	movs	r5, #0
 800e5be:	f100 0908 	add.w	r9, r0, #8
 800e5c2:	f10d 0802 	add.w	r8, sp, #2
 800e5c6:	4628      	mov	r0, r5
 800e5c8:	af03      	add	r7, sp, #12
 800e5ca:	ae02      	add	r6, sp, #8
 800e5cc:	e006      	b.n	800e5dc <uxr_flash_output_streams+0x2c>
 800e5ce:	7e23      	ldrb	r3, [r4, #24]
 800e5d0:	3501      	adds	r5, #1
 800e5d2:	b2e8      	uxtb	r0, r5
 800e5d4:	4283      	cmp	r3, r0
 800e5d6:	f109 0910 	add.w	r9, r9, #16
 800e5da:	d91e      	bls.n	800e61a <uxr_flash_output_streams+0x6a>
 800e5dc:	2201      	movs	r2, #1
 800e5de:	4611      	mov	r1, r2
 800e5e0:	f000 ff90 	bl	800f504 <uxr_stream_id>
 800e5e4:	4643      	mov	r3, r8
 800e5e6:	4684      	mov	ip, r0
 800e5e8:	463a      	mov	r2, r7
 800e5ea:	4631      	mov	r1, r6
 800e5ec:	4648      	mov	r0, r9
 800e5ee:	f8cd c004 	str.w	ip, [sp, #4]
 800e5f2:	f008 fc61 	bl	8016eb8 <uxr_prepare_best_effort_buffer_to_send>
 800e5f6:	2800      	cmp	r0, #0
 800e5f8:	d0e9      	beq.n	800e5ce <uxr_flash_output_streams+0x1e>
 800e5fa:	9b02      	ldr	r3, [sp, #8]
 800e5fc:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800e600:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800e604:	4620      	mov	r0, r4
 800e606:	f000 fef3 	bl	800f3f0 <uxr_stamp_session_header>
 800e60a:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e60c:	9a03      	ldr	r2, [sp, #12]
 800e60e:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800e612:	9902      	ldr	r1, [sp, #8]
 800e614:	6818      	ldr	r0, [r3, #0]
 800e616:	47d0      	blx	sl
 800e618:	e7d9      	b.n	800e5ce <uxr_flash_output_streams+0x1e>
 800e61a:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800e61e:	b37b      	cbz	r3, 800e680 <uxr_flash_output_streams+0xd0>
 800e620:	f04f 0900 	mov.w	r9, #0
 800e624:	f104 0520 	add.w	r5, r4, #32
 800e628:	f10d 0802 	add.w	r8, sp, #2
 800e62c:	af03      	add	r7, sp, #12
 800e62e:	ae02      	add	r6, sp, #8
 800e630:	4648      	mov	r0, r9
 800e632:	2201      	movs	r2, #1
 800e634:	2102      	movs	r1, #2
 800e636:	f000 ff65 	bl	800f504 <uxr_stream_id>
 800e63a:	9001      	str	r0, [sp, #4]
 800e63c:	e00e      	b.n	800e65c <uxr_flash_output_streams+0xac>
 800e63e:	9b02      	ldr	r3, [sp, #8]
 800e640:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 800e644:	f89d 1004 	ldrb.w	r1, [sp, #4]
 800e648:	4620      	mov	r0, r4
 800e64a:	f000 fed1 	bl	800f3f0 <uxr_stamp_session_header>
 800e64e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e650:	9a03      	ldr	r2, [sp, #12]
 800e652:	f8d3 a004 	ldr.w	sl, [r3, #4]
 800e656:	9902      	ldr	r1, [sp, #8]
 800e658:	6818      	ldr	r0, [r3, #0]
 800e65a:	47d0      	blx	sl
 800e65c:	4643      	mov	r3, r8
 800e65e:	463a      	mov	r2, r7
 800e660:	4631      	mov	r1, r6
 800e662:	4628      	mov	r0, r5
 800e664:	f008 fe3c 	bl	80172e0 <uxr_prepare_next_reliable_buffer_to_send>
 800e668:	2800      	cmp	r0, #0
 800e66a:	d1e8      	bne.n	800e63e <uxr_flash_output_streams+0x8e>
 800e66c:	f894 3048 	ldrb.w	r3, [r4, #72]	@ 0x48
 800e670:	f109 0901 	add.w	r9, r9, #1
 800e674:	fa5f f089 	uxtb.w	r0, r9
 800e678:	4283      	cmp	r3, r0
 800e67a:	f105 0528 	add.w	r5, r5, #40	@ 0x28
 800e67e:	d8d8      	bhi.n	800e632 <uxr_flash_output_streams+0x82>
 800e680:	b004      	add	sp, #16
 800e682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e686:	bf00      	nop

0800e688 <read_submessage_info>:
 800e688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e68c:	460d      	mov	r5, r1
 800e68e:	f5ad 7d24 	sub.w	sp, sp, #656	@ 0x290
 800e692:	4669      	mov	r1, sp
 800e694:	4607      	mov	r7, r0
 800e696:	4628      	mov	r0, r5
 800e698:	f002 f814 	bl	80106c4 <uxr_deserialize_BaseObjectReply>
 800e69c:	a902      	add	r1, sp, #8
 800e69e:	4604      	mov	r4, r0
 800e6a0:	4628      	mov	r0, r5
 800e6a2:	f89d 8005 	ldrb.w	r8, [sp, #5]
 800e6a6:	f7fb f9ab 	bl	8009a00 <ucdr_deserialize_bool>
 800e6aa:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800e6ae:	4004      	ands	r4, r0
 800e6b0:	b2e4      	uxtb	r4, r4
 800e6b2:	b95b      	cbnz	r3, 800e6cc <read_submessage_info+0x44>
 800e6b4:	a987      	add	r1, sp, #540	@ 0x21c
 800e6b6:	4628      	mov	r0, r5
 800e6b8:	f7fb f9a2 	bl	8009a00 <ucdr_deserialize_bool>
 800e6bc:	f89d 321c 	ldrb.w	r3, [sp, #540]	@ 0x21c
 800e6c0:	4606      	mov	r6, r0
 800e6c2:	b94b      	cbnz	r3, 800e6d8 <read_submessage_info+0x50>
 800e6c4:	f50d 7d24 	add.w	sp, sp, #656	@ 0x290
 800e6c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6cc:	a903      	add	r1, sp, #12
 800e6ce:	4628      	mov	r0, r5
 800e6d0:	f001 feba 	bl	8010448 <uxr_deserialize_ObjectVariant>
 800e6d4:	4004      	ands	r4, r0
 800e6d6:	e7ed      	b.n	800e6b4 <read_submessage_info+0x2c>
 800e6d8:	a988      	add	r1, sp, #544	@ 0x220
 800e6da:	4628      	mov	r0, r5
 800e6dc:	f7fb f9be 	bl	8009a5c <ucdr_deserialize_uint8_t>
 800e6e0:	4234      	tst	r4, r6
 800e6e2:	d0ef      	beq.n	800e6c4 <read_submessage_info+0x3c>
 800e6e4:	2800      	cmp	r0, #0
 800e6e6:	d0ed      	beq.n	800e6c4 <read_submessage_info+0x3c>
 800e6e8:	f89d 3220 	ldrb.w	r3, [sp, #544]	@ 0x220
 800e6ec:	2b0d      	cmp	r3, #13
 800e6ee:	d1e9      	bne.n	800e6c4 <read_submessage_info+0x3c>
 800e6f0:	a98a      	add	r1, sp, #552	@ 0x228
 800e6f2:	4628      	mov	r0, r5
 800e6f4:	f7fb ff4e 	bl	800a594 <ucdr_deserialize_int16_t>
 800e6f8:	b140      	cbz	r0, 800e70c <read_submessage_info+0x84>
 800e6fa:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	@ 0x228
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	dd07      	ble.n	800e712 <read_submessage_info+0x8a>
 800e702:	f1b8 0f00 	cmp.w	r8, #0
 800e706:	bf0c      	ite	eq
 800e708:	2002      	moveq	r0, #2
 800e70a:	2001      	movne	r0, #1
 800e70c:	f887 00b5 	strb.w	r0, [r7, #181]	@ 0xb5
 800e710:	e7d8      	b.n	800e6c4 <read_submessage_info+0x3c>
 800e712:	2000      	movs	r0, #0
 800e714:	e7fa      	b.n	800e70c <read_submessage_info+0x84>
 800e716:	bf00      	nop

0800e718 <read_submessage_list>:
 800e718:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e71c:	b097      	sub	sp, #92	@ 0x5c
 800e71e:	4604      	mov	r4, r0
 800e720:	460d      	mov	r5, r1
 800e722:	9209      	str	r2, [sp, #36]	@ 0x24
 800e724:	f10d 032f 	add.w	r3, sp, #47	@ 0x2f
 800e728:	aa0c      	add	r2, sp, #48	@ 0x30
 800e72a:	f10d 012e 	add.w	r1, sp, #46	@ 0x2e
 800e72e:	4628      	mov	r0, r5
 800e730:	f001 f81e 	bl	800f770 <uxr_read_submessage_header>
 800e734:	2800      	cmp	r0, #0
 800e736:	f000 812c 	beq.w	800e992 <read_submessage_list+0x27a>
 800e73a:	f89d 102e 	ldrb.w	r1, [sp, #46]	@ 0x2e
 800e73e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e740:	f8bd 6030 	ldrh.w	r6, [sp, #48]	@ 0x30
 800e744:	f89d 702f 	ldrb.w	r7, [sp, #47]	@ 0x2f
 800e748:	3902      	subs	r1, #2
 800e74a:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800e74e:	290d      	cmp	r1, #13
 800e750:	d8e8      	bhi.n	800e724 <read_submessage_list+0xc>
 800e752:	a201      	add	r2, pc, #4	@ (adr r2, 800e758 <read_submessage_list+0x40>)
 800e754:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 800e758:	0800e989 	.word	0x0800e989
 800e75c:	0800e725 	.word	0x0800e725
 800e760:	0800e979 	.word	0x0800e979
 800e764:	0800e91b 	.word	0x0800e91b
 800e768:	0800e911 	.word	0x0800e911
 800e76c:	0800e725 	.word	0x0800e725
 800e770:	0800e725 	.word	0x0800e725
 800e774:	0800e895 	.word	0x0800e895
 800e778:	0800e82d 	.word	0x0800e82d
 800e77c:	0800e7ed 	.word	0x0800e7ed
 800e780:	0800e725 	.word	0x0800e725
 800e784:	0800e725 	.word	0x0800e725
 800e788:	0800e725 	.word	0x0800e725
 800e78c:	0800e791 	.word	0x0800e791
 800e790:	a910      	add	r1, sp, #64	@ 0x40
 800e792:	4628      	mov	r0, r5
 800e794:	f002 f9c6 	bl	8010b24 <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 800e798:	f8d4 6090 	ldr.w	r6, [r4, #144]	@ 0x90
 800e79c:	2e00      	cmp	r6, #0
 800e79e:	f000 8100 	beq.w	800e9a2 <read_submessage_list+0x28a>
 800e7a2:	f001 f82b 	bl	800f7fc <uxr_nanos>
 800e7a6:	f04f 0800 	mov.w	r8, #0
 800e7aa:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800e7ac:	4602      	mov	r2, r0
 800e7ae:	460b      	mov	r3, r1
 800e7b0:	9814      	ldr	r0, [sp, #80]	@ 0x50
 800e7b2:	4990      	ldr	r1, [pc, #576]	@ (800e9f4 <read_submessage_list+0x2dc>)
 800e7b4:	46c4      	mov	ip, r8
 800e7b6:	fbc0 7c01 	smlal	r7, ip, r0, r1
 800e7ba:	e9cd 7c04 	strd	r7, ip, [sp, #16]
 800e7be:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800e7c0:	9f11      	ldr	r7, [sp, #68]	@ 0x44
 800e7c2:	46c6      	mov	lr, r8
 800e7c4:	fbc0 7e01 	smlal	r7, lr, r0, r1
 800e7c8:	46bc      	mov	ip, r7
 800e7ca:	e9dd 0712 	ldrd	r0, r7, [sp, #72]	@ 0x48
 800e7ce:	fbc0 7801 	smlal	r7, r8, r0, r1
 800e7d2:	e9cd ce02 	strd	ip, lr, [sp, #8]
 800e7d6:	e9cd 7800 	strd	r7, r8, [sp]
 800e7da:	f8d4 1094 	ldr.w	r1, [r4, #148]	@ 0x94
 800e7de:	9106      	str	r1, [sp, #24]
 800e7e0:	4620      	mov	r0, r4
 800e7e2:	47b0      	blx	r6
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 800e7ea:	e79b      	b.n	800e724 <read_submessage_list+0xc>
 800e7ec:	a910      	add	r1, sp, #64	@ 0x40
 800e7ee:	4628      	mov	r0, r5
 800e7f0:	f002 f978 	bl	8010ae4 <uxr_deserialize_HEARTBEAT_Payload>
 800e7f4:	2100      	movs	r1, #0
 800e7f6:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 800e7fa:	f000 fe9f 	bl	800f53c <uxr_stream_id_from_raw>
 800e7fe:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800e802:	900f      	str	r0, [sp, #60]	@ 0x3c
 800e804:	4631      	mov	r1, r6
 800e806:	f104 0008 	add.w	r0, r4, #8
 800e80a:	f000 ff77 	bl	800f6fc <uxr_get_input_reliable_stream>
 800e80e:	2800      	cmp	r0, #0
 800e810:	d088      	beq.n	800e724 <read_submessage_list+0xc>
 800e812:	f8bd 2042 	ldrh.w	r2, [sp, #66]	@ 0x42
 800e816:	f8bd 1040 	ldrh.w	r1, [sp, #64]	@ 0x40
 800e81a:	f008 fabd 	bl	8016d98 <uxr_process_heartbeat>
 800e81e:	f89d 103c 	ldrb.w	r1, [sp, #60]	@ 0x3c
 800e822:	4632      	mov	r2, r6
 800e824:	4620      	mov	r0, r4
 800e826:	f7ff fe1b 	bl	800e460 <write_submessage_acknack.isra.0>
 800e82a:	e77b      	b.n	800e724 <read_submessage_list+0xc>
 800e82c:	a910      	add	r1, sp, #64	@ 0x40
 800e82e:	4628      	mov	r0, r5
 800e830:	f002 f930 	bl	8010a94 <uxr_deserialize_ACKNACK_Payload>
 800e834:	2100      	movs	r1, #0
 800e836:	f89d 0044 	ldrb.w	r0, [sp, #68]	@ 0x44
 800e83a:	f000 fe7f 	bl	800f53c <uxr_stream_id_from_raw>
 800e83e:	900d      	str	r0, [sp, #52]	@ 0x34
 800e840:	f3c0 2107 	ubfx	r1, r0, #8, #8
 800e844:	f104 0008 	add.w	r0, r4, #8
 800e848:	f000 ff44 	bl	800f6d4 <uxr_get_output_reliable_stream>
 800e84c:	4606      	mov	r6, r0
 800e84e:	2800      	cmp	r0, #0
 800e850:	f43f af68 	beq.w	800e724 <read_submessage_list+0xc>
 800e854:	f8bd 1042 	ldrh.w	r1, [sp, #66]	@ 0x42
 800e858:	f8bd 2040 	ldrh.w	r2, [sp, #64]	@ 0x40
 800e85c:	ba49      	rev16	r1, r1
 800e85e:	b289      	uxth	r1, r1
 800e860:	f008 fde8 	bl	8017434 <uxr_process_acknack>
 800e864:	4630      	mov	r0, r6
 800e866:	f008 fda9 	bl	80173bc <uxr_begin_output_nack_buffer_it>
 800e86a:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 800e86e:	f8ad 0032 	strh.w	r0, [sp, #50]	@ 0x32
 800e872:	e005      	b.n	800e880 <read_submessage_list+0x168>
 800e874:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800e876:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e878:	685f      	ldr	r7, [r3, #4]
 800e87a:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e87c:	6818      	ldr	r0, [r3, #0]
 800e87e:	47b8      	blx	r7
 800e880:	f10d 0332 	add.w	r3, sp, #50	@ 0x32
 800e884:	aa0f      	add	r2, sp, #60	@ 0x3c
 800e886:	4641      	mov	r1, r8
 800e888:	4630      	mov	r0, r6
 800e88a:	f008 fd99 	bl	80173c0 <uxr_next_reliable_nack_buffer_to_send>
 800e88e:	2800      	cmp	r0, #0
 800e890:	d1f0      	bne.n	800e874 <read_submessage_list+0x15c>
 800e892:	e747      	b.n	800e724 <read_submessage_list+0xc>
 800e894:	f10d 0838 	add.w	r8, sp, #56	@ 0x38
 800e898:	4641      	mov	r1, r8
 800e89a:	900d      	str	r0, [sp, #52]	@ 0x34
 800e89c:	4628      	mov	r0, r5
 800e89e:	f001 fe73 	bl	8010588 <uxr_deserialize_BaseObjectRequest>
 800e8a2:	3e04      	subs	r6, #4
 800e8a4:	4640      	mov	r0, r8
 800e8a6:	a90f      	add	r1, sp, #60	@ 0x3c
 800e8a8:	f10d 0232 	add.w	r2, sp, #50	@ 0x32
 800e8ac:	f000 fe1a 	bl	800f4e4 <uxr_parse_base_object_request>
 800e8b0:	fa1f f886 	uxth.w	r8, r6
 800e8b4:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 800e8b8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e8ba:	f8bd 9032 	ldrh.w	r9, [sp, #50]	@ 0x32
 800e8be:	9110      	str	r1, [sp, #64]	@ 0x40
 800e8c0:	f007 070e 	and.w	r7, r7, #14
 800e8c4:	b136      	cbz	r6, 800e8d4 <read_submessage_list+0x1bc>
 800e8c6:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800e8ca:	9300      	str	r3, [sp, #0]
 800e8cc:	464a      	mov	r2, r9
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	4620      	mov	r0, r4
 800e8d2:	47b0      	blx	r6
 800e8d4:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
 800e8d6:	b16b      	cbz	r3, 800e8f4 <read_submessage_list+0x1dc>
 800e8d8:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800e8da:	2100      	movs	r1, #0
 800e8dc:	3802      	subs	r0, #2
 800e8de:	e002      	b.n	800e8e6 <read_submessage_list+0x1ce>
 800e8e0:	3101      	adds	r1, #1
 800e8e2:	428b      	cmp	r3, r1
 800e8e4:	d006      	beq.n	800e8f4 <read_submessage_list+0x1dc>
 800e8e6:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 800e8ea:	454e      	cmp	r6, r9
 800e8ec:	d1f8      	bne.n	800e8e0 <read_submessage_list+0x1c8>
 800e8ee:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800e8f0:	2200      	movs	r2, #0
 800e8f2:	545a      	strb	r2, [r3, r1]
 800e8f4:	f8bd 1032 	ldrh.w	r1, [sp, #50]	@ 0x32
 800e8f8:	9102      	str	r1, [sp, #8]
 800e8fa:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e8fc:	9101      	str	r1, [sp, #4]
 800e8fe:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800e900:	9100      	str	r1, [sp, #0]
 800e902:	463b      	mov	r3, r7
 800e904:	4642      	mov	r2, r8
 800e906:	4629      	mov	r1, r5
 800e908:	4620      	mov	r0, r4
 800e90a:	f008 fe4b 	bl	80175a4 <read_submessage_format>
 800e90e:	e709      	b.n	800e724 <read_submessage_list+0xc>
 800e910:	4629      	mov	r1, r5
 800e912:	4620      	mov	r0, r4
 800e914:	f7ff feb8 	bl	800e688 <read_submessage_info>
 800e918:	e704      	b.n	800e724 <read_submessage_list+0xc>
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	d03c      	beq.n	800e998 <read_submessage_list+0x280>
 800e91e:	a910      	add	r1, sp, #64	@ 0x40
 800e920:	4628      	mov	r0, r5
 800e922:	f002 f813 	bl	801094c <uxr_deserialize_STATUS_Payload>
 800e926:	a90e      	add	r1, sp, #56	@ 0x38
 800e928:	a810      	add	r0, sp, #64	@ 0x40
 800e92a:	aa0d      	add	r2, sp, #52	@ 0x34
 800e92c:	f000 fdda 	bl	800f4e4 <uxr_parse_base_object_request>
 800e930:	f8d4 6080 	ldr.w	r6, [r4, #128]	@ 0x80
 800e934:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800e936:	f89d 8044 	ldrb.w	r8, [sp, #68]	@ 0x44
 800e93a:	f8bd 7034 	ldrh.w	r7, [sp, #52]	@ 0x34
 800e93e:	910f      	str	r1, [sp, #60]	@ 0x3c
 800e940:	b136      	cbz	r6, 800e950 <read_submessage_list+0x238>
 800e942:	f8d4 3084 	ldr.w	r3, [r4, #132]	@ 0x84
 800e946:	9300      	str	r3, [sp, #0]
 800e948:	463a      	mov	r2, r7
 800e94a:	4643      	mov	r3, r8
 800e94c:	4620      	mov	r0, r4
 800e94e:	47b0      	blx	r6
 800e950:	6fe2      	ldr	r2, [r4, #124]	@ 0x7c
 800e952:	2a00      	cmp	r2, #0
 800e954:	f43f aee6 	beq.w	800e724 <read_submessage_list+0xc>
 800e958:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 800e95a:	2100      	movs	r1, #0
 800e95c:	3802      	subs	r0, #2
 800e95e:	e003      	b.n	800e968 <read_submessage_list+0x250>
 800e960:	3101      	adds	r1, #1
 800e962:	4291      	cmp	r1, r2
 800e964:	f43f aede 	beq.w	800e724 <read_submessage_list+0xc>
 800e968:	f830 6f02 	ldrh.w	r6, [r0, #2]!
 800e96c:	42be      	cmp	r6, r7
 800e96e:	d1f7      	bne.n	800e960 <read_submessage_list+0x248>
 800e970:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
 800e972:	f803 8001 	strb.w	r8, [r3, r1]
 800e976:	e6d5      	b.n	800e724 <read_submessage_list+0xc>
 800e978:	2b00      	cmp	r3, #0
 800e97a:	f47f aed3 	bne.w	800e724 <read_submessage_list+0xc>
 800e97e:	4629      	mov	r1, r5
 800e980:	4620      	mov	r0, r4
 800e982:	f000 fcf7 	bl	800f374 <uxr_read_create_session_status>
 800e986:	e6cd      	b.n	800e724 <read_submessage_list+0xc>
 800e988:	4629      	mov	r1, r5
 800e98a:	4620      	mov	r0, r4
 800e98c:	f7ff fd32 	bl	800e3f4 <read_submessage_get_info>
 800e990:	e6c8      	b.n	800e724 <read_submessage_list+0xc>
 800e992:	b017      	add	sp, #92	@ 0x5c
 800e994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e998:	4629      	mov	r1, r5
 800e99a:	4620      	mov	r0, r4
 800e99c:	f000 fcf8 	bl	800f390 <uxr_read_delete_session_status>
 800e9a0:	e6c0      	b.n	800e724 <read_submessage_list+0xc>
 800e9a2:	f000 ff2b 	bl	800f7fc <uxr_nanos>
 800e9a6:	e9dd 7214 	ldrd	r7, r2, [sp, #80]	@ 0x50
 800e9aa:	f8df c048 	ldr.w	ip, [pc, #72]	@ 800e9f4 <read_submessage_list+0x2dc>
 800e9ae:	4633      	mov	r3, r6
 800e9b0:	fbc7 230c 	smlal	r2, r3, r7, ip
 800e9b4:	1810      	adds	r0, r2, r0
 800e9b6:	eb43 0301 	adc.w	r3, r3, r1
 800e9ba:	e9dd 1212 	ldrd	r1, r2, [sp, #72]	@ 0x48
 800e9be:	46b6      	mov	lr, r6
 800e9c0:	fbc1 2e0c 	smlal	r2, lr, r1, ip
 800e9c4:	e9dd 1710 	ldrd	r1, r7, [sp, #64]	@ 0x40
 800e9c8:	fbc1 760c 	smlal	r7, r6, r1, ip
 800e9cc:	19d2      	adds	r2, r2, r7
 800e9ce:	eb4e 0106 	adc.w	r1, lr, r6
 800e9d2:	1a80      	subs	r0, r0, r2
 800e9d4:	eb63 0301 	sbc.w	r3, r3, r1
 800e9d8:	0fda      	lsrs	r2, r3, #31
 800e9da:	1812      	adds	r2, r2, r0
 800e9dc:	f143 0300 	adc.w	r3, r3, #0
 800e9e0:	0852      	lsrs	r2, r2, #1
 800e9e2:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 800e9e6:	105b      	asrs	r3, r3, #1
 800e9e8:	f8c4 2098 	str.w	r2, [r4, #152]	@ 0x98
 800e9ec:	f8c4 309c 	str.w	r3, [r4, #156]	@ 0x9c
 800e9f0:	e6f8      	b.n	800e7e4 <read_submessage_list+0xcc>
 800e9f2:	bf00      	nop
 800e9f4:	3b9aca00 	.word	0x3b9aca00

0800e9f8 <listen_message_reliably>:
 800e9f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9fc:	f1b1 0b00 	subs.w	fp, r1, #0
 800ea00:	b09f      	sub	sp, #124	@ 0x7c
 800ea02:	4606      	mov	r6, r0
 800ea04:	bfb8      	it	lt
 800ea06:	f06f 4b00 	mvnlt.w	fp, #2147483648	@ 0x80000000
 800ea0a:	f000 fedd 	bl	800f7c8 <uxr_millis>
 800ea0e:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800ea12:	9003      	str	r0, [sp, #12]
 800ea14:	9104      	str	r1, [sp, #16]
 800ea16:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 800ea1a:	f10d 0a24 	add.w	sl, sp, #36	@ 0x24
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	f000 80a4 	beq.w	800eb6c <listen_message_reliably+0x174>
 800ea24:	2500      	movs	r5, #0
 800ea26:	e9cd b806 	strd	fp, r8, [sp, #24]
 800ea2a:	f106 0420 	add.w	r4, r6, #32
 800ea2e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800ea32:	f06f 4900 	mvn.w	r9, #2147483648	@ 0x80000000
 800ea36:	4628      	mov	r0, r5
 800ea38:	e011      	b.n	800ea5e <listen_message_reliably+0x66>
 800ea3a:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 800ea3e:	42ba      	cmp	r2, r7
 800ea40:	eb73 0109 	sbcs.w	r1, r3, r9
 800ea44:	bfb8      	it	lt
 800ea46:	4699      	movlt	r9, r3
 800ea48:	f105 0501 	add.w	r5, r5, #1
 800ea4c:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800ea50:	b2e8      	uxtb	r0, r5
 800ea52:	bfb8      	it	lt
 800ea54:	4617      	movlt	r7, r2
 800ea56:	4283      	cmp	r3, r0
 800ea58:	f104 0428 	add.w	r4, r4, #40	@ 0x28
 800ea5c:	d94a      	bls.n	800eaf4 <listen_message_reliably+0xfc>
 800ea5e:	2201      	movs	r2, #1
 800ea60:	2102      	movs	r1, #2
 800ea62:	f000 fd4f 	bl	800f504 <uxr_stream_id>
 800ea66:	e9dd 2303 	ldrd	r2, r3, [sp, #12]
 800ea6a:	4601      	mov	r1, r0
 800ea6c:	4620      	mov	r0, r4
 800ea6e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800ea70:	f008 fc74 	bl	801735c <uxr_update_output_stream_heartbeat_timestamp>
 800ea74:	2800      	cmp	r0, #0
 800ea76:	d0e0      	beq.n	800ea3a <listen_message_reliably+0x42>
 800ea78:	f89d 302c 	ldrb.w	r3, [sp, #44]	@ 0x2c
 800ea7c:	f89d b02d 	ldrb.w	fp, [sp, #45]	@ 0x2d
 800ea80:	9305      	str	r3, [sp, #20]
 800ea82:	4630      	mov	r0, r6
 800ea84:	f000 fd08 	bl	800f498 <uxr_session_header_offset>
 800ea88:	f10d 0858 	add.w	r8, sp, #88	@ 0x58
 800ea8c:	eb0b 0b8b 	add.w	fp, fp, fp, lsl #2
 800ea90:	9000      	str	r0, [sp, #0]
 800ea92:	a90e      	add	r1, sp, #56	@ 0x38
 800ea94:	4640      	mov	r0, r8
 800ea96:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	2211      	movs	r2, #17
 800ea9e:	f7fc fa75 	bl	800af8c <ucdr_init_buffer_origin_offset>
 800eaa2:	2300      	movs	r3, #0
 800eaa4:	2205      	movs	r2, #5
 800eaa6:	210b      	movs	r1, #11
 800eaa8:	4640      	mov	r0, r8
 800eaaa:	f000 fe47 	bl	800f73c <uxr_buffer_submessage_header>
 800eaae:	f8bb 0032 	ldrh.w	r0, [fp, #50]	@ 0x32
 800eab2:	2101      	movs	r1, #1
 800eab4:	f008 fe4a 	bl	801774c <uxr_seq_num_add>
 800eab8:	f8bb 3030 	ldrh.w	r3, [fp, #48]	@ 0x30
 800eabc:	f8ad 3032 	strh.w	r3, [sp, #50]	@ 0x32
 800eac0:	4602      	mov	r2, r0
 800eac2:	9b05      	ldr	r3, [sp, #20]
 800eac4:	f8ad 2030 	strh.w	r2, [sp, #48]	@ 0x30
 800eac8:	a90c      	add	r1, sp, #48	@ 0x30
 800eaca:	4640      	mov	r0, r8
 800eacc:	f88d 3034 	strb.w	r3, [sp, #52]	@ 0x34
 800ead0:	f001 fff4 	bl	8010abc <uxr_serialize_HEARTBEAT_Payload>
 800ead4:	2200      	movs	r2, #0
 800ead6:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ead8:	4611      	mov	r1, r2
 800eada:	4630      	mov	r0, r6
 800eadc:	f000 fc88 	bl	800f3f0 <uxr_stamp_session_header>
 800eae0:	4640      	mov	r0, r8
 800eae2:	f7fc fa91 	bl	800b008 <ucdr_buffer_length>
 800eae6:	4602      	mov	r2, r0
 800eae8:	6f30      	ldr	r0, [r6, #112]	@ 0x70
 800eaea:	a90e      	add	r1, sp, #56	@ 0x38
 800eaec:	e9d0 0300 	ldrd	r0, r3, [r0]
 800eaf0:	4798      	blx	r3
 800eaf2:	e7a2      	b.n	800ea3a <listen_message_reliably+0x42>
 800eaf4:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800eaf8:	4599      	cmp	r9, r3
 800eafa:	bf08      	it	eq
 800eafc:	f1b7 3fff 	cmpeq.w	r7, #4294967295	@ 0xffffffff
 800eb00:	e9dd b806 	ldrd	fp, r8, [sp, #24]
 800eb04:	d032      	beq.n	800eb6c <listen_message_reliably+0x174>
 800eb06:	9b03      	ldr	r3, [sp, #12]
 800eb08:	1aff      	subs	r7, r7, r3
 800eb0a:	2f00      	cmp	r7, #0
 800eb0c:	bf08      	it	eq
 800eb0e:	2701      	moveq	r7, #1
 800eb10:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800eb12:	455f      	cmp	r7, fp
 800eb14:	bfa8      	it	ge
 800eb16:	465f      	movge	r7, fp
 800eb18:	689c      	ldr	r4, [r3, #8]
 800eb1a:	6818      	ldr	r0, [r3, #0]
 800eb1c:	4642      	mov	r2, r8
 800eb1e:	463b      	mov	r3, r7
 800eb20:	4651      	mov	r1, sl
 800eb22:	47a0      	blx	r4
 800eb24:	ebab 0b07 	sub.w	fp, fp, r7
 800eb28:	b958      	cbnz	r0, 800eb42 <listen_message_reliably+0x14a>
 800eb2a:	f1bb 0f00 	cmp.w	fp, #0
 800eb2e:	dd44      	ble.n	800ebba <listen_message_reliably+0x1c2>
 800eb30:	f000 fe4a 	bl	800f7c8 <uxr_millis>
 800eb34:	f896 3048 	ldrb.w	r3, [r6, #72]	@ 0x48
 800eb38:	2b00      	cmp	r3, #0
 800eb3a:	d03c      	beq.n	800ebb6 <listen_message_reliably+0x1be>
 800eb3c:	e9cd 0103 	strd	r0, r1, [sp, #12]
 800eb40:	e770      	b.n	800ea24 <listen_message_reliably+0x2c>
 800eb42:	e9dd 1209 	ldrd	r1, r2, [sp, #36]	@ 0x24
 800eb46:	4604      	mov	r4, r0
 800eb48:	a80e      	add	r0, sp, #56	@ 0x38
 800eb4a:	f7fc fa31 	bl	800afb0 <ucdr_init_buffer>
 800eb4e:	2500      	movs	r5, #0
 800eb50:	f10d 0322 	add.w	r3, sp, #34	@ 0x22
 800eb54:	aa08      	add	r2, sp, #32
 800eb56:	a90e      	add	r1, sp, #56	@ 0x38
 800eb58:	4630      	mov	r0, r6
 800eb5a:	f88d 5020 	strb.w	r5, [sp, #32]
 800eb5e:	f000 fc5d 	bl	800f41c <uxr_read_session_header>
 800eb62:	b928      	cbnz	r0, 800eb70 <listen_message_reliably+0x178>
 800eb64:	4620      	mov	r0, r4
 800eb66:	b01f      	add	sp, #124	@ 0x7c
 800eb68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb6c:	465f      	mov	r7, fp
 800eb6e:	e7cc      	b.n	800eb0a <listen_message_reliably+0x112>
 800eb70:	4629      	mov	r1, r5
 800eb72:	f89d 0020 	ldrb.w	r0, [sp, #32]
 800eb76:	f000 fce1 	bl	800f53c <uxr_stream_id_from_raw>
 800eb7a:	f3c0 4707 	ubfx	r7, r0, #16, #8
 800eb7e:	2f01      	cmp	r7, #1
 800eb80:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
 800eb84:	f8bd a022 	ldrh.w	sl, [sp, #34]	@ 0x22
 800eb88:	fa5f f880 	uxtb.w	r8, r0
 800eb8c:	f3c0 2507 	ubfx	r5, r0, #8, #8
 800eb90:	d050      	beq.n	800ec34 <listen_message_reliably+0x23c>
 800eb92:	2f02      	cmp	r7, #2
 800eb94:	d016      	beq.n	800ebc4 <listen_message_reliably+0x1cc>
 800eb96:	2f00      	cmp	r7, #0
 800eb98:	d1e4      	bne.n	800eb64 <listen_message_reliably+0x16c>
 800eb9a:	4639      	mov	r1, r7
 800eb9c:	4638      	mov	r0, r7
 800eb9e:	f000 fccd 	bl	800f53c <uxr_stream_id_from_raw>
 800eba2:	a90e      	add	r1, sp, #56	@ 0x38
 800eba4:	4602      	mov	r2, r0
 800eba6:	4630      	mov	r0, r6
 800eba8:	920c      	str	r2, [sp, #48]	@ 0x30
 800ebaa:	f7ff fdb5 	bl	800e718 <read_submessage_list>
 800ebae:	4620      	mov	r0, r4
 800ebb0:	b01f      	add	sp, #124	@ 0x7c
 800ebb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebb6:	465f      	mov	r7, fp
 800ebb8:	e7aa      	b.n	800eb10 <listen_message_reliably+0x118>
 800ebba:	4604      	mov	r4, r0
 800ebbc:	4620      	mov	r0, r4
 800ebbe:	b01f      	add	sp, #124	@ 0x7c
 800ebc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ebc4:	4629      	mov	r1, r5
 800ebc6:	f106 0008 	add.w	r0, r6, #8
 800ebca:	f000 fd97 	bl	800f6fc <uxr_get_input_reliable_stream>
 800ebce:	4681      	mov	r9, r0
 800ebd0:	b338      	cbz	r0, 800ec22 <listen_message_reliably+0x22a>
 800ebd2:	a80e      	add	r0, sp, #56	@ 0x38
 800ebd4:	f8dd b040 	ldr.w	fp, [sp, #64]	@ 0x40
 800ebd8:	f7fc fa1a 	bl	800b010 <ucdr_buffer_remaining>
 800ebdc:	4603      	mov	r3, r0
 800ebde:	f10d 0021 	add.w	r0, sp, #33	@ 0x21
 800ebe2:	9000      	str	r0, [sp, #0]
 800ebe4:	465a      	mov	r2, fp
 800ebe6:	4651      	mov	r1, sl
 800ebe8:	4648      	mov	r0, r9
 800ebea:	f007 ffe3 	bl	8016bb4 <uxr_receive_reliable_message>
 800ebee:	b1c0      	cbz	r0, 800ec22 <listen_message_reliably+0x22a>
 800ebf0:	f89d 3021 	ldrb.w	r3, [sp, #33]	@ 0x21
 800ebf4:	b393      	cbz	r3, 800ec5c <listen_message_reliably+0x264>
 800ebf6:	af16      	add	r7, sp, #88	@ 0x58
 800ebf8:	f04f 0a02 	mov.w	sl, #2
 800ebfc:	e00a      	b.n	800ec14 <listen_message_reliably+0x21c>
 800ebfe:	f88d 8030 	strb.w	r8, [sp, #48]	@ 0x30
 800ec02:	f88d 5031 	strb.w	r5, [sp, #49]	@ 0x31
 800ec06:	f88d a032 	strb.w	sl, [sp, #50]	@ 0x32
 800ec0a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ec0c:	4639      	mov	r1, r7
 800ec0e:	4630      	mov	r0, r6
 800ec10:	f7ff fd82 	bl	800e718 <read_submessage_list>
 800ec14:	2204      	movs	r2, #4
 800ec16:	4639      	mov	r1, r7
 800ec18:	4648      	mov	r0, r9
 800ec1a:	f008 f845 	bl	8016ca8 <uxr_next_input_reliable_buffer_available>
 800ec1e:	2800      	cmp	r0, #0
 800ec20:	d1ed      	bne.n	800ebfe <listen_message_reliably+0x206>
 800ec22:	4630      	mov	r0, r6
 800ec24:	462a      	mov	r2, r5
 800ec26:	4641      	mov	r1, r8
 800ec28:	f7ff fc1a 	bl	800e460 <write_submessage_acknack.isra.0>
 800ec2c:	4620      	mov	r0, r4
 800ec2e:	b01f      	add	sp, #124	@ 0x7c
 800ec30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec34:	4629      	mov	r1, r5
 800ec36:	f106 0008 	add.w	r0, r6, #8
 800ec3a:	f000 fd55 	bl	800f6e8 <uxr_get_input_best_effort_stream>
 800ec3e:	2800      	cmp	r0, #0
 800ec40:	d090      	beq.n	800eb64 <listen_message_reliably+0x16c>
 800ec42:	4651      	mov	r1, sl
 800ec44:	f007 ff26 	bl	8016a94 <uxr_receive_best_effort_message>
 800ec48:	2800      	cmp	r0, #0
 800ec4a:	d08b      	beq.n	800eb64 <listen_message_reliably+0x16c>
 800ec4c:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 800ec50:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ec52:	a90e      	add	r1, sp, #56	@ 0x38
 800ec54:	4630      	mov	r0, r6
 800ec56:	f7ff fd5f 	bl	800e718 <read_submessage_list>
 800ec5a:	e783      	b.n	800eb64 <listen_message_reliably+0x16c>
 800ec5c:	f88d 7032 	strb.w	r7, [sp, #50]	@ 0x32
 800ec60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800ec62:	a90e      	add	r1, sp, #56	@ 0x38
 800ec64:	4630      	mov	r0, r6
 800ec66:	f7ff fd57 	bl	800e718 <read_submessage_list>
 800ec6a:	e7c4      	b.n	800ebf6 <listen_message_reliably+0x1fe>

0800ec6c <uxr_run_session_timeout>:
 800ec6c:	b570      	push	{r4, r5, r6, lr}
 800ec6e:	4604      	mov	r4, r0
 800ec70:	460d      	mov	r5, r1
 800ec72:	f000 fda9 	bl	800f7c8 <uxr_millis>
 800ec76:	4606      	mov	r6, r0
 800ec78:	4620      	mov	r0, r4
 800ec7a:	f7ff fc99 	bl	800e5b0 <uxr_flash_output_streams>
 800ec7e:	4629      	mov	r1, r5
 800ec80:	4620      	mov	r0, r4
 800ec82:	f7ff feb9 	bl	800e9f8 <listen_message_reliably>
 800ec86:	f000 fd9f 	bl	800f7c8 <uxr_millis>
 800ec8a:	1b81      	subs	r1, r0, r6
 800ec8c:	1a69      	subs	r1, r5, r1
 800ec8e:	2900      	cmp	r1, #0
 800ec90:	dcf6      	bgt.n	800ec80 <uxr_run_session_timeout+0x14>
 800ec92:	f104 0008 	add.w	r0, r4, #8
 800ec96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ec9a:	f000 bd39 	b.w	800f710 <uxr_output_streams_confirmed>
 800ec9e:	bf00      	nop

0800eca0 <uxr_run_session_until_data>:
 800eca0:	b570      	push	{r4, r5, r6, lr}
 800eca2:	4604      	mov	r4, r0
 800eca4:	460d      	mov	r5, r1
 800eca6:	f000 fd8f 	bl	800f7c8 <uxr_millis>
 800ecaa:	4606      	mov	r6, r0
 800ecac:	4620      	mov	r0, r4
 800ecae:	f7ff fc7f 	bl	800e5b0 <uxr_flash_output_streams>
 800ecb2:	2300      	movs	r3, #0
 800ecb4:	f884 30b4 	strb.w	r3, [r4, #180]	@ 0xb4
 800ecb8:	4629      	mov	r1, r5
 800ecba:	e005      	b.n	800ecc8 <uxr_run_session_until_data+0x28>
 800ecbc:	f000 fd84 	bl	800f7c8 <uxr_millis>
 800ecc0:	1b81      	subs	r1, r0, r6
 800ecc2:	1a69      	subs	r1, r5, r1
 800ecc4:	2900      	cmp	r1, #0
 800ecc6:	dd07      	ble.n	800ecd8 <uxr_run_session_until_data+0x38>
 800ecc8:	4620      	mov	r0, r4
 800ecca:	f7ff fe95 	bl	800e9f8 <listen_message_reliably>
 800ecce:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 800ecd2:	2800      	cmp	r0, #0
 800ecd4:	d0f2      	beq.n	800ecbc <uxr_run_session_until_data+0x1c>
 800ecd6:	bd70      	pop	{r4, r5, r6, pc}
 800ecd8:	f894 00b4 	ldrb.w	r0, [r4, #180]	@ 0xb4
 800ecdc:	bd70      	pop	{r4, r5, r6, pc}
 800ecde:	bf00      	nop

0800ece0 <uxr_run_session_until_confirm_delivery>:
 800ece0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ece4:	4606      	mov	r6, r0
 800ece6:	460d      	mov	r5, r1
 800ece8:	f000 fd6e 	bl	800f7c8 <uxr_millis>
 800ecec:	4607      	mov	r7, r0
 800ecee:	4630      	mov	r0, r6
 800ecf0:	f7ff fc5e 	bl	800e5b0 <uxr_flash_output_streams>
 800ecf4:	2d00      	cmp	r5, #0
 800ecf6:	db16      	blt.n	800ed26 <uxr_run_session_until_confirm_delivery+0x46>
 800ecf8:	462c      	mov	r4, r5
 800ecfa:	f106 0808 	add.w	r8, r6, #8
 800ecfe:	e008      	b.n	800ed12 <uxr_run_session_until_confirm_delivery+0x32>
 800ed00:	4621      	mov	r1, r4
 800ed02:	4630      	mov	r0, r6
 800ed04:	f7ff fe78 	bl	800e9f8 <listen_message_reliably>
 800ed08:	f000 fd5e 	bl	800f7c8 <uxr_millis>
 800ed0c:	1bc1      	subs	r1, r0, r7
 800ed0e:	1a6c      	subs	r4, r5, r1
 800ed10:	d404      	bmi.n	800ed1c <uxr_run_session_until_confirm_delivery+0x3c>
 800ed12:	4640      	mov	r0, r8
 800ed14:	f000 fcfc 	bl	800f710 <uxr_output_streams_confirmed>
 800ed18:	2800      	cmp	r0, #0
 800ed1a:	d0f1      	beq.n	800ed00 <uxr_run_session_until_confirm_delivery+0x20>
 800ed1c:	4640      	mov	r0, r8
 800ed1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ed22:	f000 bcf5 	b.w	800f710 <uxr_output_streams_confirmed>
 800ed26:	f106 0808 	add.w	r8, r6, #8
 800ed2a:	e7f7      	b.n	800ed1c <uxr_run_session_until_confirm_delivery+0x3c>

0800ed2c <uxr_run_session_until_all_status>:
 800ed2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ed30:	9c08      	ldr	r4, [sp, #32]
 800ed32:	4605      	mov	r5, r0
 800ed34:	460f      	mov	r7, r1
 800ed36:	4690      	mov	r8, r2
 800ed38:	461e      	mov	r6, r3
 800ed3a:	f7ff fc39 	bl	800e5b0 <uxr_flash_output_streams>
 800ed3e:	b124      	cbz	r4, 800ed4a <uxr_run_session_until_all_status+0x1e>
 800ed40:	4622      	mov	r2, r4
 800ed42:	21ff      	movs	r1, #255	@ 0xff
 800ed44:	4630      	mov	r0, r6
 800ed46:	f00a fe7f 	bl	8019a48 <memset>
 800ed4a:	e9c5 861d 	strd	r8, r6, [r5, #116]	@ 0x74
 800ed4e:	67ec      	str	r4, [r5, #124]	@ 0x7c
 800ed50:	f000 fd3a 	bl	800f7c8 <uxr_millis>
 800ed54:	4639      	mov	r1, r7
 800ed56:	4681      	mov	r9, r0
 800ed58:	4628      	mov	r0, r5
 800ed5a:	f7ff fe4d 	bl	800e9f8 <listen_message_reliably>
 800ed5e:	f000 fd33 	bl	800f7c8 <uxr_millis>
 800ed62:	eba0 0109 	sub.w	r1, r0, r9
 800ed66:	1a79      	subs	r1, r7, r1
 800ed68:	b36c      	cbz	r4, 800edc6 <uxr_run_session_until_all_status+0x9a>
 800ed6a:	1e70      	subs	r0, r6, #1
 800ed6c:	46c6      	mov	lr, r8
 800ed6e:	1902      	adds	r2, r0, r4
 800ed70:	4684      	mov	ip, r0
 800ed72:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800ed76:	2bff      	cmp	r3, #255	@ 0xff
 800ed78:	d007      	beq.n	800ed8a <uxr_run_session_until_all_status+0x5e>
 800ed7a:	4594      	cmp	ip, r2
 800ed7c:	d00f      	beq.n	800ed9e <uxr_run_session_until_all_status+0x72>
 800ed7e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800ed82:	2bff      	cmp	r3, #255	@ 0xff
 800ed84:	f10e 0e02 	add.w	lr, lr, #2
 800ed88:	d1f7      	bne.n	800ed7a <uxr_run_session_until_all_status+0x4e>
 800ed8a:	4594      	cmp	ip, r2
 800ed8c:	f8be 3000 	ldrh.w	r3, [lr]
 800ed90:	d014      	beq.n	800edbc <uxr_run_session_until_all_status+0x90>
 800ed92:	f10e 0e02 	add.w	lr, lr, #2
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d0eb      	beq.n	800ed72 <uxr_run_session_until_all_status+0x46>
 800ed9a:	2900      	cmp	r1, #0
 800ed9c:	dcdc      	bgt.n	800ed58 <uxr_run_session_until_all_status+0x2c>
 800ed9e:	2300      	movs	r3, #0
 800eda0:	67eb      	str	r3, [r5, #124]	@ 0x7c
 800eda2:	e001      	b.n	800eda8 <uxr_run_session_until_all_status+0x7c>
 800eda4:	2b01      	cmp	r3, #1
 800eda6:	d812      	bhi.n	800edce <uxr_run_session_until_all_status+0xa2>
 800eda8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 800edac:	4290      	cmp	r0, r2
 800edae:	d1f9      	bne.n	800eda4 <uxr_run_session_until_all_status+0x78>
 800edb0:	2b01      	cmp	r3, #1
 800edb2:	bf8c      	ite	hi
 800edb4:	2000      	movhi	r0, #0
 800edb6:	2001      	movls	r0, #1
 800edb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edbc:	2900      	cmp	r1, #0
 800edbe:	ddee      	ble.n	800ed9e <uxr_run_session_until_all_status+0x72>
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d1c9      	bne.n	800ed58 <uxr_run_session_until_all_status+0x2c>
 800edc4:	e7eb      	b.n	800ed9e <uxr_run_session_until_all_status+0x72>
 800edc6:	67ec      	str	r4, [r5, #124]	@ 0x7c
 800edc8:	2001      	movs	r0, #1
 800edca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edce:	2000      	movs	r0, #0
 800edd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edd4:	0000      	movs	r0, r0
	...

0800edd8 <uxr_sync_session>:
 800edd8:	b570      	push	{r4, r5, r6, lr}
 800edda:	b092      	sub	sp, #72	@ 0x48
 800eddc:	4604      	mov	r4, r0
 800edde:	460d      	mov	r5, r1
 800ede0:	f000 fb5a 	bl	800f498 <uxr_session_header_offset>
 800ede4:	2214      	movs	r2, #20
 800ede6:	eb0d 0102 	add.w	r1, sp, r2
 800edea:	9000      	str	r0, [sp, #0]
 800edec:	2300      	movs	r3, #0
 800edee:	a80a      	add	r0, sp, #40	@ 0x28
 800edf0:	f7fc f8cc 	bl	800af8c <ucdr_init_buffer_origin_offset>
 800edf4:	2300      	movs	r3, #0
 800edf6:	2208      	movs	r2, #8
 800edf8:	210e      	movs	r1, #14
 800edfa:	a80a      	add	r0, sp, #40	@ 0x28
 800edfc:	f000 fc9e 	bl	800f73c <uxr_buffer_submessage_header>
 800ee00:	f000 fcfc 	bl	800f7fc <uxr_nanos>
 800ee04:	a318      	add	r3, pc, #96	@ (adr r3, 800ee68 <uxr_sync_session+0x90>)
 800ee06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee0a:	f7f1 ff35 	bl	8000c78 <__aeabi_ldivmod>
 800ee0e:	a903      	add	r1, sp, #12
 800ee10:	e9cd 0203 	strd	r0, r2, [sp, #12]
 800ee14:	a80a      	add	r0, sp, #40	@ 0x28
 800ee16:	f001 fe77 	bl	8010b08 <uxr_serialize_TIMESTAMP_Payload>
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	4611      	mov	r1, r2
 800ee1e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ee20:	4620      	mov	r0, r4
 800ee22:	f000 fae5 	bl	800f3f0 <uxr_stamp_session_header>
 800ee26:	a80a      	add	r0, sp, #40	@ 0x28
 800ee28:	f7fc f8ee 	bl	800b008 <ucdr_buffer_length>
 800ee2c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800ee2e:	4602      	mov	r2, r0
 800ee30:	a905      	add	r1, sp, #20
 800ee32:	e9d3 0600 	ldrd	r0, r6, [r3]
 800ee36:	47b0      	blx	r6
 800ee38:	f000 fcc6 	bl	800f7c8 <uxr_millis>
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	4606      	mov	r6, r0
 800ee40:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
 800ee44:	4629      	mov	r1, r5
 800ee46:	e000      	b.n	800ee4a <uxr_sync_session+0x72>
 800ee48:	b950      	cbnz	r0, 800ee60 <uxr_sync_session+0x88>
 800ee4a:	4620      	mov	r0, r4
 800ee4c:	f7ff fdd4 	bl	800e9f8 <listen_message_reliably>
 800ee50:	f000 fcba 	bl	800f7c8 <uxr_millis>
 800ee54:	1b81      	subs	r1, r0, r6
 800ee56:	1a69      	subs	r1, r5, r1
 800ee58:	2900      	cmp	r1, #0
 800ee5a:	f894 00a0 	ldrb.w	r0, [r4, #160]	@ 0xa0
 800ee5e:	dcf3      	bgt.n	800ee48 <uxr_sync_session+0x70>
 800ee60:	b012      	add	sp, #72	@ 0x48
 800ee62:	bd70      	pop	{r4, r5, r6, pc}
 800ee64:	f3af 8000 	nop.w
 800ee68:	3b9aca00 	.word	0x3b9aca00
 800ee6c:	00000000 	.word	0x00000000

0800ee70 <wait_session_status>:
 800ee70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee74:	4604      	mov	r4, r0
 800ee76:	20ff      	movs	r0, #255	@ 0xff
 800ee78:	b09f      	sub	sp, #124	@ 0x7c
 800ee7a:	7160      	strb	r0, [r4, #5]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	f000 80bb 	beq.w	800eff8 <wait_session_status+0x188>
 800ee82:	4692      	mov	sl, r2
 800ee84:	469b      	mov	fp, r3
 800ee86:	f04f 0800 	mov.w	r8, #0
 800ee8a:	9105      	str	r1, [sp, #20]
 800ee8c:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800ee8e:	9905      	ldr	r1, [sp, #20]
 800ee90:	e9d3 0500 	ldrd	r0, r5, [r3]
 800ee94:	4652      	mov	r2, sl
 800ee96:	47a8      	blx	r5
 800ee98:	f000 fc96 	bl	800f7c8 <uxr_millis>
 800ee9c:	2700      	movs	r7, #0
 800ee9e:	4605      	mov	r5, r0
 800eea0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800eea4:	e009      	b.n	800eeba <wait_session_status+0x4a>
 800eea6:	f000 fc8f 	bl	800f7c8 <uxr_millis>
 800eeaa:	1b43      	subs	r3, r0, r5
 800eeac:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	7962      	ldrb	r2, [r4, #5]
 800eeb4:	dd3d      	ble.n	800ef32 <wait_session_status+0xc2>
 800eeb6:	2aff      	cmp	r2, #255	@ 0xff
 800eeb8:	d13b      	bne.n	800ef32 <wait_session_status+0xc2>
 800eeba:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800eebc:	a90a      	add	r1, sp, #40	@ 0x28
 800eebe:	6896      	ldr	r6, [r2, #8]
 800eec0:	6810      	ldr	r0, [r2, #0]
 800eec2:	aa0b      	add	r2, sp, #44	@ 0x2c
 800eec4:	47b0      	blx	r6
 800eec6:	2800      	cmp	r0, #0
 800eec8:	d0ed      	beq.n	800eea6 <wait_session_status+0x36>
 800eeca:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	@ 0x28
 800eece:	a80e      	add	r0, sp, #56	@ 0x38
 800eed0:	f7fc f86e 	bl	800afb0 <ucdr_init_buffer>
 800eed4:	f10d 0326 	add.w	r3, sp, #38	@ 0x26
 800eed8:	aa09      	add	r2, sp, #36	@ 0x24
 800eeda:	a90e      	add	r1, sp, #56	@ 0x38
 800eedc:	4620      	mov	r0, r4
 800eede:	f88d 7024 	strb.w	r7, [sp, #36]	@ 0x24
 800eee2:	f000 fa9b 	bl	800f41c <uxr_read_session_header>
 800eee6:	2800      	cmp	r0, #0
 800eee8:	d0dd      	beq.n	800eea6 <wait_session_status+0x36>
 800eeea:	f89d 0024 	ldrb.w	r0, [sp, #36]	@ 0x24
 800eeee:	2100      	movs	r1, #0
 800eef0:	f000 fb24 	bl	800f53c <uxr_stream_id_from_raw>
 800eef4:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800eef8:	9304      	str	r3, [sp, #16]
 800eefa:	f3c0 4907 	ubfx	r9, r0, #16, #8
 800eefe:	b2c3      	uxtb	r3, r0
 800ef00:	f1b9 0f01 	cmp.w	r9, #1
 800ef04:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
 800ef08:	9303      	str	r3, [sp, #12]
 800ef0a:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800ef0e:	d05d      	beq.n	800efcc <wait_session_status+0x15c>
 800ef10:	f1b9 0f02 	cmp.w	r9, #2
 800ef14:	d01a      	beq.n	800ef4c <wait_session_status+0xdc>
 800ef16:	f1b9 0f00 	cmp.w	r9, #0
 800ef1a:	d1c4      	bne.n	800eea6 <wait_session_status+0x36>
 800ef1c:	4649      	mov	r1, r9
 800ef1e:	4648      	mov	r0, r9
 800ef20:	f000 fb0c 	bl	800f53c <uxr_stream_id_from_raw>
 800ef24:	a90e      	add	r1, sp, #56	@ 0x38
 800ef26:	4602      	mov	r2, r0
 800ef28:	900d      	str	r0, [sp, #52]	@ 0x34
 800ef2a:	4620      	mov	r0, r4
 800ef2c:	f7ff fbf4 	bl	800e718 <read_submessage_list>
 800ef30:	e7b9      	b.n	800eea6 <wait_session_status+0x36>
 800ef32:	f108 0801 	add.w	r8, r8, #1
 800ef36:	45c3      	cmp	fp, r8
 800ef38:	d001      	beq.n	800ef3e <wait_session_status+0xce>
 800ef3a:	2aff      	cmp	r2, #255	@ 0xff
 800ef3c:	d0a6      	beq.n	800ee8c <wait_session_status+0x1c>
 800ef3e:	f1b2 00ff 	subs.w	r0, r2, #255	@ 0xff
 800ef42:	bf18      	it	ne
 800ef44:	2001      	movne	r0, #1
 800ef46:	b01f      	add	sp, #124	@ 0x7c
 800ef48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef4c:	4631      	mov	r1, r6
 800ef4e:	f104 0008 	add.w	r0, r4, #8
 800ef52:	f000 fbd3 	bl	800f6fc <uxr_get_input_reliable_stream>
 800ef56:	9006      	str	r0, [sp, #24]
 800ef58:	2800      	cmp	r0, #0
 800ef5a:	d031      	beq.n	800efc0 <wait_session_status+0x150>
 800ef5c:	aa0e      	add	r2, sp, #56	@ 0x38
 800ef5e:	4610      	mov	r0, r2
 800ef60:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800ef62:	9207      	str	r2, [sp, #28]
 800ef64:	f7fc f854 	bl	800b010 <ucdr_buffer_remaining>
 800ef68:	4603      	mov	r3, r0
 800ef6a:	f10d 0025 	add.w	r0, sp, #37	@ 0x25
 800ef6e:	9000      	str	r0, [sp, #0]
 800ef70:	9a07      	ldr	r2, [sp, #28]
 800ef72:	9904      	ldr	r1, [sp, #16]
 800ef74:	9806      	ldr	r0, [sp, #24]
 800ef76:	f007 fe1d 	bl	8016bb4 <uxr_receive_reliable_message>
 800ef7a:	b308      	cbz	r0, 800efc0 <wait_session_status+0x150>
 800ef7c:	f89d 3025 	ldrb.w	r3, [sp, #37]	@ 0x25
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d041      	beq.n	800f008 <wait_session_status+0x198>
 800ef84:	f8cd 8010 	str.w	r8, [sp, #16]
 800ef88:	9507      	str	r5, [sp, #28]
 800ef8a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ef8e:	9d06      	ldr	r5, [sp, #24]
 800ef90:	f04f 0902 	mov.w	r9, #2
 800ef94:	e00a      	b.n	800efac <wait_session_status+0x13c>
 800ef96:	f88d 8034 	strb.w	r8, [sp, #52]	@ 0x34
 800ef9a:	f88d 6035 	strb.w	r6, [sp, #53]	@ 0x35
 800ef9e:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800efa2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800efa4:	a916      	add	r1, sp, #88	@ 0x58
 800efa6:	4620      	mov	r0, r4
 800efa8:	f7ff fbb6 	bl	800e718 <read_submessage_list>
 800efac:	2204      	movs	r2, #4
 800efae:	a916      	add	r1, sp, #88	@ 0x58
 800efb0:	4628      	mov	r0, r5
 800efb2:	f007 fe79 	bl	8016ca8 <uxr_next_input_reliable_buffer_available>
 800efb6:	2800      	cmp	r0, #0
 800efb8:	d1ed      	bne.n	800ef96 <wait_session_status+0x126>
 800efba:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800efbe:	9d07      	ldr	r5, [sp, #28]
 800efc0:	9903      	ldr	r1, [sp, #12]
 800efc2:	4632      	mov	r2, r6
 800efc4:	4620      	mov	r0, r4
 800efc6:	f7ff fa4b 	bl	800e460 <write_submessage_acknack.isra.0>
 800efca:	e76c      	b.n	800eea6 <wait_session_status+0x36>
 800efcc:	4631      	mov	r1, r6
 800efce:	f104 0008 	add.w	r0, r4, #8
 800efd2:	f000 fb89 	bl	800f6e8 <uxr_get_input_best_effort_stream>
 800efd6:	2800      	cmp	r0, #0
 800efd8:	f43f af65 	beq.w	800eea6 <wait_session_status+0x36>
 800efdc:	9904      	ldr	r1, [sp, #16]
 800efde:	f007 fd59 	bl	8016a94 <uxr_receive_best_effort_message>
 800efe2:	2800      	cmp	r0, #0
 800efe4:	f43f af5f 	beq.w	800eea6 <wait_session_status+0x36>
 800efe8:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800efec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800efee:	a90e      	add	r1, sp, #56	@ 0x38
 800eff0:	4620      	mov	r0, r4
 800eff2:	f7ff fb91 	bl	800e718 <read_submessage_list>
 800eff6:	e756      	b.n	800eea6 <wait_session_status+0x36>
 800eff8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800effa:	e9d3 0400 	ldrd	r0, r4, [r3]
 800effe:	47a0      	blx	r4
 800f000:	2001      	movs	r0, #1
 800f002:	b01f      	add	sp, #124	@ 0x7c
 800f004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f008:	f88d 9036 	strb.w	r9, [sp, #54]	@ 0x36
 800f00c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f00e:	a90e      	add	r1, sp, #56	@ 0x38
 800f010:	4620      	mov	r0, r4
 800f012:	f7ff fb81 	bl	800e718 <read_submessage_list>
 800f016:	e7b5      	b.n	800ef84 <wait_session_status+0x114>

0800f018 <uxr_delete_session_retries>:
 800f018:	b530      	push	{r4, r5, lr}
 800f01a:	b08f      	sub	sp, #60	@ 0x3c
 800f01c:	4604      	mov	r4, r0
 800f01e:	460d      	mov	r5, r1
 800f020:	f000 fa3a 	bl	800f498 <uxr_session_header_offset>
 800f024:	2300      	movs	r3, #0
 800f026:	2210      	movs	r2, #16
 800f028:	9000      	str	r0, [sp, #0]
 800f02a:	a902      	add	r1, sp, #8
 800f02c:	a806      	add	r0, sp, #24
 800f02e:	f7fb ffad 	bl	800af8c <ucdr_init_buffer_origin_offset>
 800f032:	a906      	add	r1, sp, #24
 800f034:	4620      	mov	r0, r4
 800f036:	f000 f981 	bl	800f33c <uxr_buffer_delete_session>
 800f03a:	2200      	movs	r2, #0
 800f03c:	4611      	mov	r1, r2
 800f03e:	9b06      	ldr	r3, [sp, #24]
 800f040:	4620      	mov	r0, r4
 800f042:	f000 f9d5 	bl	800f3f0 <uxr_stamp_session_header>
 800f046:	a806      	add	r0, sp, #24
 800f048:	f7fb ffde 	bl	800b008 <ucdr_buffer_length>
 800f04c:	462b      	mov	r3, r5
 800f04e:	4602      	mov	r2, r0
 800f050:	a902      	add	r1, sp, #8
 800f052:	4620      	mov	r0, r4
 800f054:	f7ff ff0c 	bl	800ee70 <wait_session_status>
 800f058:	b118      	cbz	r0, 800f062 <uxr_delete_session_retries+0x4a>
 800f05a:	7960      	ldrb	r0, [r4, #5]
 800f05c:	fab0 f080 	clz	r0, r0
 800f060:	0940      	lsrs	r0, r0, #5
 800f062:	b00f      	add	sp, #60	@ 0x3c
 800f064:	bd30      	pop	{r4, r5, pc}
 800f066:	bf00      	nop

0800f068 <uxr_create_session>:
 800f068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f06c:	f100 0308 	add.w	r3, r0, #8
 800f070:	b0ab      	sub	sp, #172	@ 0xac
 800f072:	4604      	mov	r4, r0
 800f074:	4618      	mov	r0, r3
 800f076:	9303      	str	r3, [sp, #12]
 800f078:	f000 fa86 	bl	800f588 <uxr_reset_stream_storage>
 800f07c:	4620      	mov	r0, r4
 800f07e:	f000 fa0b 	bl	800f498 <uxr_session_header_offset>
 800f082:	2300      	movs	r3, #0
 800f084:	9000      	str	r0, [sp, #0]
 800f086:	221c      	movs	r2, #28
 800f088:	a90b      	add	r1, sp, #44	@ 0x2c
 800f08a:	a812      	add	r0, sp, #72	@ 0x48
 800f08c:	f7fb ff7e 	bl	800af8c <ucdr_init_buffer_origin_offset>
 800f090:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f092:	8a1a      	ldrh	r2, [r3, #16]
 800f094:	3a04      	subs	r2, #4
 800f096:	b292      	uxth	r2, r2
 800f098:	a912      	add	r1, sp, #72	@ 0x48
 800f09a:	4620      	mov	r0, r4
 800f09c:	f000 f924 	bl	800f2e8 <uxr_buffer_create_session>
 800f0a0:	9912      	ldr	r1, [sp, #72]	@ 0x48
 800f0a2:	4620      	mov	r0, r4
 800f0a4:	f000 f990 	bl	800f3c8 <uxr_stamp_create_session_header>
 800f0a8:	a812      	add	r0, sp, #72	@ 0x48
 800f0aa:	f7fb ffad 	bl	800b008 <ucdr_buffer_length>
 800f0ae:	23ff      	movs	r3, #255	@ 0xff
 800f0b0:	4683      	mov	fp, r0
 800f0b2:	7163      	strb	r3, [r4, #5]
 800f0b4:	f04f 080a 	mov.w	r8, #10
 800f0b8:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 800f0ba:	465a      	mov	r2, fp
 800f0bc:	e9d3 0500 	ldrd	r0, r5, [r3]
 800f0c0:	a90b      	add	r1, sp, #44	@ 0x2c
 800f0c2:	47a8      	blx	r5
 800f0c4:	f000 fb80 	bl	800f7c8 <uxr_millis>
 800f0c8:	2700      	movs	r7, #0
 800f0ca:	4605      	mov	r5, r0
 800f0cc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800f0d0:	e009      	b.n	800f0e6 <uxr_create_session+0x7e>
 800f0d2:	f000 fb79 	bl	800f7c8 <uxr_millis>
 800f0d6:	1b43      	subs	r3, r0, r5
 800f0d8:	f5c3 737a 	rsb	r3, r3, #1000	@ 0x3e8
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	7962      	ldrb	r2, [r4, #5]
 800f0e0:	dd3d      	ble.n	800f15e <uxr_create_session+0xf6>
 800f0e2:	2aff      	cmp	r2, #255	@ 0xff
 800f0e4:	d13b      	bne.n	800f15e <uxr_create_session+0xf6>
 800f0e6:	6f22      	ldr	r2, [r4, #112]	@ 0x70
 800f0e8:	a907      	add	r1, sp, #28
 800f0ea:	6896      	ldr	r6, [r2, #8]
 800f0ec:	6810      	ldr	r0, [r2, #0]
 800f0ee:	aa08      	add	r2, sp, #32
 800f0f0:	47b0      	blx	r6
 800f0f2:	2800      	cmp	r0, #0
 800f0f4:	d0ed      	beq.n	800f0d2 <uxr_create_session+0x6a>
 800f0f6:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 800f0fa:	a81a      	add	r0, sp, #104	@ 0x68
 800f0fc:	f7fb ff58 	bl	800afb0 <ucdr_init_buffer>
 800f100:	f10d 031a 	add.w	r3, sp, #26
 800f104:	aa06      	add	r2, sp, #24
 800f106:	a91a      	add	r1, sp, #104	@ 0x68
 800f108:	4620      	mov	r0, r4
 800f10a:	f88d 7018 	strb.w	r7, [sp, #24]
 800f10e:	f000 f985 	bl	800f41c <uxr_read_session_header>
 800f112:	2800      	cmp	r0, #0
 800f114:	d0dd      	beq.n	800f0d2 <uxr_create_session+0x6a>
 800f116:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800f11a:	2100      	movs	r1, #0
 800f11c:	f000 fa0e 	bl	800f53c <uxr_stream_id_from_raw>
 800f120:	f3c0 4907 	ubfx	r9, r0, #16, #8
 800f124:	f8bd 301a 	ldrh.w	r3, [sp, #26]
 800f128:	9302      	str	r3, [sp, #8]
 800f12a:	f1b9 0f01 	cmp.w	r9, #1
 800f12e:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
 800f132:	fa5f fa80 	uxtb.w	sl, r0
 800f136:	f3c0 2607 	ubfx	r6, r0, #8, #8
 800f13a:	d056      	beq.n	800f1ea <uxr_create_session+0x182>
 800f13c:	f1b9 0f02 	cmp.w	r9, #2
 800f140:	d018      	beq.n	800f174 <uxr_create_session+0x10c>
 800f142:	f1b9 0f00 	cmp.w	r9, #0
 800f146:	d1c4      	bne.n	800f0d2 <uxr_create_session+0x6a>
 800f148:	4649      	mov	r1, r9
 800f14a:	4648      	mov	r0, r9
 800f14c:	f000 f9f6 	bl	800f53c <uxr_stream_id_from_raw>
 800f150:	a91a      	add	r1, sp, #104	@ 0x68
 800f152:	4602      	mov	r2, r0
 800f154:	900a      	str	r0, [sp, #40]	@ 0x28
 800f156:	4620      	mov	r0, r4
 800f158:	f7ff fade 	bl	800e718 <read_submessage_list>
 800f15c:	e7b9      	b.n	800f0d2 <uxr_create_session+0x6a>
 800f15e:	f1b8 0801 	subs.w	r8, r8, #1
 800f162:	d001      	beq.n	800f168 <uxr_create_session+0x100>
 800f164:	2aff      	cmp	r2, #255	@ 0xff
 800f166:	d0a7      	beq.n	800f0b8 <uxr_create_session+0x50>
 800f168:	2a00      	cmp	r2, #0
 800f16a:	d05b      	beq.n	800f224 <uxr_create_session+0x1bc>
 800f16c:	2000      	movs	r0, #0
 800f16e:	b02b      	add	sp, #172	@ 0xac
 800f170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f174:	9803      	ldr	r0, [sp, #12]
 800f176:	4631      	mov	r1, r6
 800f178:	f000 fac0 	bl	800f6fc <uxr_get_input_reliable_stream>
 800f17c:	9004      	str	r0, [sp, #16]
 800f17e:	b370      	cbz	r0, 800f1de <uxr_create_session+0x176>
 800f180:	aa1a      	add	r2, sp, #104	@ 0x68
 800f182:	4610      	mov	r0, r2
 800f184:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f186:	9205      	str	r2, [sp, #20]
 800f188:	f7fb ff42 	bl	800b010 <ucdr_buffer_remaining>
 800f18c:	4603      	mov	r3, r0
 800f18e:	f10d 0019 	add.w	r0, sp, #25
 800f192:	9000      	str	r0, [sp, #0]
 800f194:	9a05      	ldr	r2, [sp, #20]
 800f196:	9902      	ldr	r1, [sp, #8]
 800f198:	9804      	ldr	r0, [sp, #16]
 800f19a:	f007 fd0b 	bl	8016bb4 <uxr_receive_reliable_message>
 800f19e:	b1f0      	cbz	r0, 800f1de <uxr_create_session+0x176>
 800f1a0:	f89d 3019 	ldrb.w	r3, [sp, #25]
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d035      	beq.n	800f214 <uxr_create_session+0x1ac>
 800f1a8:	f8cd b008 	str.w	fp, [sp, #8]
 800f1ac:	f04f 0902 	mov.w	r9, #2
 800f1b0:	f8dd b010 	ldr.w	fp, [sp, #16]
 800f1b4:	e00a      	b.n	800f1cc <uxr_create_session+0x164>
 800f1b6:	f88d a028 	strb.w	sl, [sp, #40]	@ 0x28
 800f1ba:	f88d 6029 	strb.w	r6, [sp, #41]	@ 0x29
 800f1be:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f1c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f1c4:	a922      	add	r1, sp, #136	@ 0x88
 800f1c6:	4620      	mov	r0, r4
 800f1c8:	f7ff faa6 	bl	800e718 <read_submessage_list>
 800f1cc:	2204      	movs	r2, #4
 800f1ce:	a922      	add	r1, sp, #136	@ 0x88
 800f1d0:	4658      	mov	r0, fp
 800f1d2:	f007 fd69 	bl	8016ca8 <uxr_next_input_reliable_buffer_available>
 800f1d6:	2800      	cmp	r0, #0
 800f1d8:	d1ed      	bne.n	800f1b6 <uxr_create_session+0x14e>
 800f1da:	f8dd b008 	ldr.w	fp, [sp, #8]
 800f1de:	4632      	mov	r2, r6
 800f1e0:	4651      	mov	r1, sl
 800f1e2:	4620      	mov	r0, r4
 800f1e4:	f7ff f93c 	bl	800e460 <write_submessage_acknack.isra.0>
 800f1e8:	e773      	b.n	800f0d2 <uxr_create_session+0x6a>
 800f1ea:	9803      	ldr	r0, [sp, #12]
 800f1ec:	4631      	mov	r1, r6
 800f1ee:	f000 fa7b 	bl	800f6e8 <uxr_get_input_best_effort_stream>
 800f1f2:	2800      	cmp	r0, #0
 800f1f4:	f43f af6d 	beq.w	800f0d2 <uxr_create_session+0x6a>
 800f1f8:	9902      	ldr	r1, [sp, #8]
 800f1fa:	f007 fc4b 	bl	8016a94 <uxr_receive_best_effort_message>
 800f1fe:	2800      	cmp	r0, #0
 800f200:	f43f af67 	beq.w	800f0d2 <uxr_create_session+0x6a>
 800f204:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f208:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f20a:	a91a      	add	r1, sp, #104	@ 0x68
 800f20c:	4620      	mov	r0, r4
 800f20e:	f7ff fa83 	bl	800e718 <read_submessage_list>
 800f212:	e75e      	b.n	800f0d2 <uxr_create_session+0x6a>
 800f214:	f88d 902a 	strb.w	r9, [sp, #42]	@ 0x2a
 800f218:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f21a:	a91a      	add	r1, sp, #104	@ 0x68
 800f21c:	4620      	mov	r0, r4
 800f21e:	f7ff fa7b 	bl	800e718 <read_submessage_list>
 800f222:	e7c1      	b.n	800f1a8 <uxr_create_session+0x140>
 800f224:	9803      	ldr	r0, [sp, #12]
 800f226:	f000 f9af 	bl	800f588 <uxr_reset_stream_storage>
 800f22a:	2001      	movs	r0, #1
 800f22c:	b02b      	add	sp, #172	@ 0xac
 800f22e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f232:	bf00      	nop

0800f234 <uxr_prepare_stream_to_write_submessage>:
 800f234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f238:	b082      	sub	sp, #8
 800f23a:	4606      	mov	r6, r0
 800f23c:	4610      	mov	r0, r2
 800f23e:	4614      	mov	r4, r2
 800f240:	9101      	str	r1, [sp, #4]
 800f242:	461f      	mov	r7, r3
 800f244:	f3c1 2507 	ubfx	r5, r1, #8, #8
 800f248:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800f24c:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800f250:	f000 fab4 	bl	800f7bc <uxr_submessage_padding>
 800f254:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800f258:	1d21      	adds	r1, r4, #4
 800f25a:	2b01      	cmp	r3, #1
 800f25c:	eb01 0a00 	add.w	sl, r1, r0
 800f260:	d012      	beq.n	800f288 <uxr_prepare_stream_to_write_submessage+0x54>
 800f262:	2b02      	cmp	r3, #2
 800f264:	d003      	beq.n	800f26e <uxr_prepare_stream_to_write_submessage+0x3a>
 800f266:	2000      	movs	r0, #0
 800f268:	b002      	add	sp, #8
 800f26a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f26e:	4629      	mov	r1, r5
 800f270:	f106 0008 	add.w	r0, r6, #8
 800f274:	f000 fa2e 	bl	800f6d4 <uxr_get_output_reliable_stream>
 800f278:	2800      	cmp	r0, #0
 800f27a:	d0f4      	beq.n	800f266 <uxr_prepare_stream_to_write_submessage+0x32>
 800f27c:	4651      	mov	r1, sl
 800f27e:	463a      	mov	r2, r7
 800f280:	f007 fec8 	bl	8017014 <uxr_prepare_reliable_buffer_to_write>
 800f284:	b968      	cbnz	r0, 800f2a2 <uxr_prepare_stream_to_write_submessage+0x6e>
 800f286:	e7ee      	b.n	800f266 <uxr_prepare_stream_to_write_submessage+0x32>
 800f288:	4629      	mov	r1, r5
 800f28a:	f106 0008 	add.w	r0, r6, #8
 800f28e:	f000 fa19 	bl	800f6c4 <uxr_get_output_best_effort_stream>
 800f292:	2800      	cmp	r0, #0
 800f294:	d0e7      	beq.n	800f266 <uxr_prepare_stream_to_write_submessage+0x32>
 800f296:	4651      	mov	r1, sl
 800f298:	463a      	mov	r2, r7
 800f29a:	f007 fded 	bl	8016e78 <uxr_prepare_best_effort_buffer_to_write>
 800f29e:	2800      	cmp	r0, #0
 800f2a0:	d0e1      	beq.n	800f266 <uxr_prepare_stream_to_write_submessage+0x32>
 800f2a2:	464b      	mov	r3, r9
 800f2a4:	b2a2      	uxth	r2, r4
 800f2a6:	4641      	mov	r1, r8
 800f2a8:	4638      	mov	r0, r7
 800f2aa:	f000 fa47 	bl	800f73c <uxr_buffer_submessage_header>
 800f2ae:	2001      	movs	r0, #1
 800f2b0:	b002      	add	sp, #8
 800f2b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2b6:	bf00      	nop

0800f2b8 <uxr_init_session_info>:
 800f2b8:	2300      	movs	r3, #0
 800f2ba:	f361 0307 	bfi	r3, r1, #0, #8
 800f2be:	0e11      	lsrs	r1, r2, #24
 800f2c0:	f361 230f 	bfi	r3, r1, #8, #8
 800f2c4:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800f2c8:	f361 4317 	bfi	r3, r1, #16, #8
 800f2cc:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800f2d0:	f361 631f 	bfi	r3, r1, #24, #8
 800f2d4:	f04f 0c09 	mov.w	ip, #9
 800f2d8:	21ff      	movs	r1, #255	@ 0xff
 800f2da:	6003      	str	r3, [r0, #0]
 800f2dc:	7102      	strb	r2, [r0, #4]
 800f2de:	f8a0 c006 	strh.w	ip, [r0, #6]
 800f2e2:	7141      	strb	r1, [r0, #5]
 800f2e4:	4770      	bx	lr
 800f2e6:	bf00      	nop

0800f2e8 <uxr_buffer_create_session>:
 800f2e8:	b530      	push	{r4, r5, lr}
 800f2ea:	4d13      	ldr	r5, [pc, #76]	@ (800f338 <uxr_buffer_create_session+0x50>)
 800f2ec:	b089      	sub	sp, #36	@ 0x24
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	9307      	str	r3, [sp, #28]
 800f2f2:	f8ad 201c 	strh.w	r2, [sp, #28]
 800f2f6:	682a      	ldr	r2, [r5, #0]
 800f2f8:	9200      	str	r2, [sp, #0]
 800f2fa:	460c      	mov	r4, r1
 800f2fc:	2201      	movs	r2, #1
 800f2fe:	88a9      	ldrh	r1, [r5, #4]
 800f300:	9301      	str	r3, [sp, #4]
 800f302:	80c2      	strh	r2, [r0, #6]
 800f304:	f8ad 1006 	strh.w	r1, [sp, #6]
 800f308:	f8d0 1001 	ldr.w	r1, [r0, #1]
 800f30c:	7800      	ldrb	r0, [r0, #0]
 800f30e:	9303      	str	r3, [sp, #12]
 800f310:	f88d 2004 	strb.w	r2, [sp, #4]
 800f314:	9102      	str	r1, [sp, #8]
 800f316:	2210      	movs	r2, #16
 800f318:	4619      	mov	r1, r3
 800f31a:	f88d 000c 	strb.w	r0, [sp, #12]
 800f31e:	4620      	mov	r0, r4
 800f320:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800f324:	9306      	str	r3, [sp, #24]
 800f326:	f000 fa09 	bl	800f73c <uxr_buffer_submessage_header>
 800f32a:	4669      	mov	r1, sp
 800f32c:	4620      	mov	r0, r4
 800f32e:	f001 fa29 	bl	8010784 <uxr_serialize_CREATE_CLIENT_Payload>
 800f332:	b009      	add	sp, #36	@ 0x24
 800f334:	bd30      	pop	{r4, r5, pc}
 800f336:	bf00      	nop
 800f338:	0801c21c 	.word	0x0801c21c

0800f33c <uxr_buffer_delete_session>:
 800f33c:	b510      	push	{r4, lr}
 800f33e:	4a0c      	ldr	r2, [pc, #48]	@ (800f370 <uxr_buffer_delete_session+0x34>)
 800f340:	b082      	sub	sp, #8
 800f342:	460c      	mov	r4, r1
 800f344:	2302      	movs	r3, #2
 800f346:	8911      	ldrh	r1, [r2, #8]
 800f348:	80c3      	strh	r3, [r0, #6]
 800f34a:	f44f 7c00 	mov.w	ip, #512	@ 0x200
 800f34e:	2300      	movs	r3, #0
 800f350:	2204      	movs	r2, #4
 800f352:	f8ad 1006 	strh.w	r1, [sp, #6]
 800f356:	4620      	mov	r0, r4
 800f358:	2103      	movs	r1, #3
 800f35a:	f8ad c004 	strh.w	ip, [sp, #4]
 800f35e:	f000 f9ed 	bl	800f73c <uxr_buffer_submessage_header>
 800f362:	a901      	add	r1, sp, #4
 800f364:	4620      	mov	r0, r4
 800f366:	f001 fab1 	bl	80108cc <uxr_serialize_DELETE_Payload>
 800f36a:	b002      	add	sp, #8
 800f36c:	bd10      	pop	{r4, pc}
 800f36e:	bf00      	nop
 800f370:	0801c21c 	.word	0x0801c21c

0800f374 <uxr_read_create_session_status>:
 800f374:	b510      	push	{r4, lr}
 800f376:	460b      	mov	r3, r1
 800f378:	b088      	sub	sp, #32
 800f37a:	4604      	mov	r4, r0
 800f37c:	a901      	add	r1, sp, #4
 800f37e:	4618      	mov	r0, r3
 800f380:	f001 fab4 	bl	80108ec <uxr_deserialize_STATUS_AGENT_Payload>
 800f384:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800f388:	7163      	strb	r3, [r4, #5]
 800f38a:	b008      	add	sp, #32
 800f38c:	bd10      	pop	{r4, pc}
 800f38e:	bf00      	nop

0800f390 <uxr_read_delete_session_status>:
 800f390:	b510      	push	{r4, lr}
 800f392:	460b      	mov	r3, r1
 800f394:	b082      	sub	sp, #8
 800f396:	4604      	mov	r4, r0
 800f398:	4669      	mov	r1, sp
 800f39a:	4618      	mov	r0, r3
 800f39c:	f001 fad6 	bl	801094c <uxr_deserialize_STATUS_Payload>
 800f3a0:	88e3      	ldrh	r3, [r4, #6]
 800f3a2:	2b02      	cmp	r3, #2
 800f3a4:	d001      	beq.n	800f3aa <uxr_read_delete_session_status+0x1a>
 800f3a6:	b002      	add	sp, #8
 800f3a8:	bd10      	pop	{r4, pc}
 800f3aa:	f10d 0002 	add.w	r0, sp, #2
 800f3ae:	f7fe ffdf 	bl	800e370 <uxr_object_id_from_raw>
 800f3b2:	f8bd 3000 	ldrh.w	r3, [sp]
 800f3b6:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800f3ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f3be:	bf08      	it	eq
 800f3c0:	7162      	strbeq	r2, [r4, #5]
 800f3c2:	b002      	add	sp, #8
 800f3c4:	bd10      	pop	{r4, pc}
 800f3c6:	bf00      	nop

0800f3c8 <uxr_stamp_create_session_header>:
 800f3c8:	b510      	push	{r4, lr}
 800f3ca:	2208      	movs	r2, #8
 800f3cc:	b08a      	sub	sp, #40	@ 0x28
 800f3ce:	4604      	mov	r4, r0
 800f3d0:	eb0d 0002 	add.w	r0, sp, r2
 800f3d4:	f7fb fdec 	bl	800afb0 <ucdr_init_buffer>
 800f3d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f3dc:	9400      	str	r4, [sp, #0]
 800f3de:	2300      	movs	r3, #0
 800f3e0:	461a      	mov	r2, r3
 800f3e2:	a802      	add	r0, sp, #8
 800f3e4:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 800f3e8:	f000 fba6 	bl	800fb38 <uxr_serialize_message_header>
 800f3ec:	b00a      	add	sp, #40	@ 0x28
 800f3ee:	bd10      	pop	{r4, pc}

0800f3f0 <uxr_stamp_session_header>:
 800f3f0:	b570      	push	{r4, r5, r6, lr}
 800f3f2:	4604      	mov	r4, r0
 800f3f4:	b08a      	sub	sp, #40	@ 0x28
 800f3f6:	4616      	mov	r6, r2
 800f3f8:	2208      	movs	r2, #8
 800f3fa:	eb0d 0002 	add.w	r0, sp, r2
 800f3fe:	460d      	mov	r5, r1
 800f400:	4619      	mov	r1, r3
 800f402:	f7fb fdd5 	bl	800afb0 <ucdr_init_buffer>
 800f406:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f40a:	9400      	str	r4, [sp, #0]
 800f40c:	4633      	mov	r3, r6
 800f40e:	462a      	mov	r2, r5
 800f410:	a802      	add	r0, sp, #8
 800f412:	f000 fb91 	bl	800fb38 <uxr_serialize_message_header>
 800f416:	b00a      	add	sp, #40	@ 0x28
 800f418:	bd70      	pop	{r4, r5, r6, pc}
 800f41a:	bf00      	nop

0800f41c <uxr_read_session_header>:
 800f41c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f41e:	4607      	mov	r7, r0
 800f420:	b085      	sub	sp, #20
 800f422:	4608      	mov	r0, r1
 800f424:	460c      	mov	r4, r1
 800f426:	4615      	mov	r5, r2
 800f428:	461e      	mov	r6, r3
 800f42a:	f7fb fdf1 	bl	800b010 <ucdr_buffer_remaining>
 800f42e:	2808      	cmp	r0, #8
 800f430:	d802      	bhi.n	800f438 <uxr_read_session_header+0x1c>
 800f432:	2000      	movs	r0, #0
 800f434:	b005      	add	sp, #20
 800f436:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f438:	ab03      	add	r3, sp, #12
 800f43a:	9300      	str	r3, [sp, #0]
 800f43c:	462a      	mov	r2, r5
 800f43e:	4633      	mov	r3, r6
 800f440:	f10d 010b 	add.w	r1, sp, #11
 800f444:	4620      	mov	r0, r4
 800f446:	f000 fb95 	bl	800fb74 <uxr_deserialize_message_header>
 800f44a:	783a      	ldrb	r2, [r7, #0]
 800f44c:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800f450:	4293      	cmp	r3, r2
 800f452:	d1ee      	bne.n	800f432 <uxr_read_session_header+0x16>
 800f454:	061b      	lsls	r3, r3, #24
 800f456:	d41c      	bmi.n	800f492 <uxr_read_session_header+0x76>
 800f458:	f89d 200c 	ldrb.w	r2, [sp, #12]
 800f45c:	787b      	ldrb	r3, [r7, #1]
 800f45e:	429a      	cmp	r2, r3
 800f460:	d003      	beq.n	800f46a <uxr_read_session_header+0x4e>
 800f462:	2001      	movs	r0, #1
 800f464:	f080 0001 	eor.w	r0, r0, #1
 800f468:	e7e4      	b.n	800f434 <uxr_read_session_header+0x18>
 800f46a:	f89d 200d 	ldrb.w	r2, [sp, #13]
 800f46e:	78bb      	ldrb	r3, [r7, #2]
 800f470:	429a      	cmp	r2, r3
 800f472:	f107 0102 	add.w	r1, r7, #2
 800f476:	d1f4      	bne.n	800f462 <uxr_read_session_header+0x46>
 800f478:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800f47c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f480:	429a      	cmp	r2, r3
 800f482:	d1ee      	bne.n	800f462 <uxr_read_session_header+0x46>
 800f484:	f89d 200f 	ldrb.w	r2, [sp, #15]
 800f488:	784b      	ldrb	r3, [r1, #1]
 800f48a:	429a      	cmp	r2, r3
 800f48c:	d1e9      	bne.n	800f462 <uxr_read_session_header+0x46>
 800f48e:	2000      	movs	r0, #0
 800f490:	e7e8      	b.n	800f464 <uxr_read_session_header+0x48>
 800f492:	2001      	movs	r0, #1
 800f494:	e7ce      	b.n	800f434 <uxr_read_session_header+0x18>
 800f496:	bf00      	nop

0800f498 <uxr_session_header_offset>:
 800f498:	f990 3000 	ldrsb.w	r3, [r0]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	bfb4      	ite	lt
 800f4a0:	2004      	movlt	r0, #4
 800f4a2:	2008      	movge	r0, #8
 800f4a4:	4770      	bx	lr
 800f4a6:	bf00      	nop

0800f4a8 <uxr_init_base_object_request>:
 800f4a8:	b510      	push	{r4, lr}
 800f4aa:	88c3      	ldrh	r3, [r0, #6]
 800f4ac:	b082      	sub	sp, #8
 800f4ae:	f64f 74f4 	movw	r4, #65524	@ 0xfff4
 800f4b2:	9101      	str	r1, [sp, #4]
 800f4b4:	f1a3 010a 	sub.w	r1, r3, #10
 800f4b8:	b289      	uxth	r1, r1
 800f4ba:	42a1      	cmp	r1, r4
 800f4bc:	d80e      	bhi.n	800f4dc <uxr_init_base_object_request+0x34>
 800f4be:	3301      	adds	r3, #1
 800f4c0:	b29c      	uxth	r4, r3
 800f4c2:	f3c3 2107 	ubfx	r1, r3, #8, #8
 800f4c6:	b2db      	uxtb	r3, r3
 800f4c8:	80c4      	strh	r4, [r0, #6]
 800f4ca:	9801      	ldr	r0, [sp, #4]
 800f4cc:	7011      	strb	r1, [r2, #0]
 800f4ce:	7053      	strb	r3, [r2, #1]
 800f4d0:	1c91      	adds	r1, r2, #2
 800f4d2:	f7fe ff61 	bl	800e398 <uxr_object_id_to_raw>
 800f4d6:	4620      	mov	r0, r4
 800f4d8:	b002      	add	sp, #8
 800f4da:	bd10      	pop	{r4, pc}
 800f4dc:	230a      	movs	r3, #10
 800f4de:	2100      	movs	r1, #0
 800f4e0:	461c      	mov	r4, r3
 800f4e2:	e7f1      	b.n	800f4c8 <uxr_init_base_object_request+0x20>

0800f4e4 <uxr_parse_base_object_request>:
 800f4e4:	b570      	push	{r4, r5, r6, lr}
 800f4e6:	4604      	mov	r4, r0
 800f4e8:	3002      	adds	r0, #2
 800f4ea:	460d      	mov	r5, r1
 800f4ec:	4616      	mov	r6, r2
 800f4ee:	f7fe ff3f 	bl	800e370 <uxr_object_id_from_raw>
 800f4f2:	f3c0 430f 	ubfx	r3, r0, #16, #16
 800f4f6:	8028      	strh	r0, [r5, #0]
 800f4f8:	806b      	strh	r3, [r5, #2]
 800f4fa:	8823      	ldrh	r3, [r4, #0]
 800f4fc:	ba5b      	rev16	r3, r3
 800f4fe:	8033      	strh	r3, [r6, #0]
 800f500:	bd70      	pop	{r4, r5, r6, pc}
 800f502:	bf00      	nop

0800f504 <uxr_stream_id>:
 800f504:	2901      	cmp	r1, #1
 800f506:	b082      	sub	sp, #8
 800f508:	4603      	mov	r3, r0
 800f50a:	d011      	beq.n	800f530 <uxr_stream_id+0x2c>
 800f50c:	2902      	cmp	r1, #2
 800f50e:	f04f 0c00 	mov.w	ip, #0
 800f512:	d00a      	beq.n	800f52a <uxr_stream_id+0x26>
 800f514:	2000      	movs	r0, #0
 800f516:	f36c 0007 	bfi	r0, ip, #0, #8
 800f51a:	f363 200f 	bfi	r0, r3, #8, #8
 800f51e:	f361 4017 	bfi	r0, r1, #16, #8
 800f522:	f362 601f 	bfi	r0, r2, #24, #8
 800f526:	b002      	add	sp, #8
 800f528:	4770      	bx	lr
 800f52a:	f080 0c80 	eor.w	ip, r0, #128	@ 0x80
 800f52e:	e7f1      	b.n	800f514 <uxr_stream_id+0x10>
 800f530:	f100 0c01 	add.w	ip, r0, #1
 800f534:	fa5f fc8c 	uxtb.w	ip, ip
 800f538:	e7ec      	b.n	800f514 <uxr_stream_id+0x10>
 800f53a:	bf00      	nop

0800f53c <uxr_stream_id_from_raw>:
 800f53c:	b082      	sub	sp, #8
 800f53e:	4603      	mov	r3, r0
 800f540:	b130      	cbz	r0, 800f550 <uxr_stream_id_from_raw+0x14>
 800f542:	0602      	lsls	r2, r0, #24
 800f544:	d411      	bmi.n	800f56a <uxr_stream_id_from_raw+0x2e>
 800f546:	1e42      	subs	r2, r0, #1
 800f548:	b2d2      	uxtb	r2, r2
 800f54a:	f04f 0c01 	mov.w	ip, #1
 800f54e:	e001      	b.n	800f554 <uxr_stream_id_from_raw+0x18>
 800f550:	4684      	mov	ip, r0
 800f552:	4602      	mov	r2, r0
 800f554:	2000      	movs	r0, #0
 800f556:	f363 0007 	bfi	r0, r3, #0, #8
 800f55a:	f362 200f 	bfi	r0, r2, #8, #8
 800f55e:	f36c 4017 	bfi	r0, ip, #16, #8
 800f562:	f361 601f 	bfi	r0, r1, #24, #8
 800f566:	b002      	add	sp, #8
 800f568:	4770      	bx	lr
 800f56a:	f080 0280 	eor.w	r2, r0, #128	@ 0x80
 800f56e:	f04f 0c02 	mov.w	ip, #2
 800f572:	e7ef      	b.n	800f554 <uxr_stream_id_from_raw+0x18>

0800f574 <uxr_init_stream_storage>:
 800f574:	2300      	movs	r3, #0
 800f576:	7403      	strb	r3, [r0, #16]
 800f578:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
 800f57c:	f880 3044 	strb.w	r3, [r0, #68]	@ 0x44
 800f580:	f880 3060 	strb.w	r3, [r0, #96]	@ 0x60
 800f584:	4770      	bx	lr
 800f586:	bf00      	nop

0800f588 <uxr_reset_stream_storage>:
 800f588:	b570      	push	{r4, r5, r6, lr}
 800f58a:	7c03      	ldrb	r3, [r0, #16]
 800f58c:	4604      	mov	r4, r0
 800f58e:	b153      	cbz	r3, 800f5a6 <uxr_reset_stream_storage+0x1e>
 800f590:	4606      	mov	r6, r0
 800f592:	2500      	movs	r5, #0
 800f594:	4630      	mov	r0, r6
 800f596:	f007 fc69 	bl	8016e6c <uxr_reset_output_best_effort_stream>
 800f59a:	7c23      	ldrb	r3, [r4, #16]
 800f59c:	3501      	adds	r5, #1
 800f59e:	42ab      	cmp	r3, r5
 800f5a0:	f106 0610 	add.w	r6, r6, #16
 800f5a4:	d8f6      	bhi.n	800f594 <uxr_reset_stream_storage+0xc>
 800f5a6:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f5aa:	b163      	cbz	r3, 800f5c6 <uxr_reset_stream_storage+0x3e>
 800f5ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f5b0:	2500      	movs	r5, #0
 800f5b2:	4630      	mov	r0, r6
 800f5b4:	f007 fa6a 	bl	8016a8c <uxr_reset_input_best_effort_stream>
 800f5b8:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f5bc:	3501      	adds	r5, #1
 800f5be:	42ab      	cmp	r3, r5
 800f5c0:	f106 0602 	add.w	r6, r6, #2
 800f5c4:	d8f5      	bhi.n	800f5b2 <uxr_reset_stream_storage+0x2a>
 800f5c6:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800f5ca:	b163      	cbz	r3, 800f5e6 <uxr_reset_stream_storage+0x5e>
 800f5cc:	f104 0618 	add.w	r6, r4, #24
 800f5d0:	2500      	movs	r5, #0
 800f5d2:	4630      	mov	r0, r6
 800f5d4:	f007 fcf4 	bl	8016fc0 <uxr_reset_output_reliable_stream>
 800f5d8:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800f5dc:	3501      	adds	r5, #1
 800f5de:	42ab      	cmp	r3, r5
 800f5e0:	f106 0628 	add.w	r6, r6, #40	@ 0x28
 800f5e4:	d8f5      	bhi.n	800f5d2 <uxr_reset_stream_storage+0x4a>
 800f5e6:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 800f5ea:	b163      	cbz	r3, 800f606 <uxr_reset_stream_storage+0x7e>
 800f5ec:	f104 0648 	add.w	r6, r4, #72	@ 0x48
 800f5f0:	2500      	movs	r5, #0
 800f5f2:	4630      	mov	r0, r6
 800f5f4:	f007 faba 	bl	8016b6c <uxr_reset_input_reliable_stream>
 800f5f8:	f894 3060 	ldrb.w	r3, [r4, #96]	@ 0x60
 800f5fc:	3501      	adds	r5, #1
 800f5fe:	42ab      	cmp	r3, r5
 800f600:	f106 0618 	add.w	r6, r6, #24
 800f604:	d8f5      	bhi.n	800f5f2 <uxr_reset_stream_storage+0x6a>
 800f606:	bd70      	pop	{r4, r5, r6, pc}

0800f608 <uxr_add_output_best_effort_buffer>:
 800f608:	b510      	push	{r4, lr}
 800f60a:	7c04      	ldrb	r4, [r0, #16]
 800f60c:	f104 0c01 	add.w	ip, r4, #1
 800f610:	b082      	sub	sp, #8
 800f612:	f880 c010 	strb.w	ip, [r0, #16]
 800f616:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 800f61a:	f007 fc1d 	bl	8016e58 <uxr_init_output_best_effort_stream>
 800f61e:	2201      	movs	r2, #1
 800f620:	4611      	mov	r1, r2
 800f622:	4620      	mov	r0, r4
 800f624:	b002      	add	sp, #8
 800f626:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f62a:	f7ff bf6b 	b.w	800f504 <uxr_stream_id>
 800f62e:	bf00      	nop

0800f630 <uxr_add_output_reliable_buffer>:
 800f630:	b510      	push	{r4, lr}
 800f632:	b084      	sub	sp, #16
 800f634:	4684      	mov	ip, r0
 800f636:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800f63a:	9000      	str	r0, [sp, #0]
 800f63c:	f89c 4040 	ldrb.w	r4, [ip, #64]	@ 0x40
 800f640:	2028      	movs	r0, #40	@ 0x28
 800f642:	fb00 c004 	mla	r0, r0, r4, ip
 800f646:	f104 0e01 	add.w	lr, r4, #1
 800f64a:	3018      	adds	r0, #24
 800f64c:	f88c e040 	strb.w	lr, [ip, #64]	@ 0x40
 800f650:	f007 fc7e 	bl	8016f50 <uxr_init_output_reliable_stream>
 800f654:	2201      	movs	r2, #1
 800f656:	2102      	movs	r1, #2
 800f658:	4620      	mov	r0, r4
 800f65a:	b004      	add	sp, #16
 800f65c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f660:	f7ff bf50 	b.w	800f504 <uxr_stream_id>

0800f664 <uxr_add_input_best_effort_buffer>:
 800f664:	b510      	push	{r4, lr}
 800f666:	f890 4044 	ldrb.w	r4, [r0, #68]	@ 0x44
 800f66a:	1c62      	adds	r2, r4, #1
 800f66c:	f104 0321 	add.w	r3, r4, #33	@ 0x21
 800f670:	b082      	sub	sp, #8
 800f672:	f880 2044 	strb.w	r2, [r0, #68]	@ 0x44
 800f676:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 800f67a:	f007 fa03 	bl	8016a84 <uxr_init_input_best_effort_stream>
 800f67e:	2200      	movs	r2, #0
 800f680:	2101      	movs	r1, #1
 800f682:	4620      	mov	r0, r4
 800f684:	b002      	add	sp, #8
 800f686:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f68a:	f7ff bf3b 	b.w	800f504 <uxr_stream_id>
 800f68e:	bf00      	nop

0800f690 <uxr_add_input_reliable_buffer>:
 800f690:	b510      	push	{r4, lr}
 800f692:	b084      	sub	sp, #16
 800f694:	4684      	mov	ip, r0
 800f696:	9806      	ldr	r0, [sp, #24]
 800f698:	9000      	str	r0, [sp, #0]
 800f69a:	f89c 4060 	ldrb.w	r4, [ip, #96]	@ 0x60
 800f69e:	2018      	movs	r0, #24
 800f6a0:	fb00 c004 	mla	r0, r0, r4, ip
 800f6a4:	f104 0e01 	add.w	lr, r4, #1
 800f6a8:	3048      	adds	r0, #72	@ 0x48
 800f6aa:	f88c e060 	strb.w	lr, [ip, #96]	@ 0x60
 800f6ae:	f007 fa31 	bl	8016b14 <uxr_init_input_reliable_stream>
 800f6b2:	2200      	movs	r2, #0
 800f6b4:	2102      	movs	r1, #2
 800f6b6:	4620      	mov	r0, r4
 800f6b8:	b004      	add	sp, #16
 800f6ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f6be:	f7ff bf21 	b.w	800f504 <uxr_stream_id>
 800f6c2:	bf00      	nop

0800f6c4 <uxr_get_output_best_effort_stream>:
 800f6c4:	7c03      	ldrb	r3, [r0, #16]
 800f6c6:	428b      	cmp	r3, r1
 800f6c8:	bf8c      	ite	hi
 800f6ca:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 800f6ce:	2000      	movls	r0, #0
 800f6d0:	4770      	bx	lr
 800f6d2:	bf00      	nop

0800f6d4 <uxr_get_output_reliable_stream>:
 800f6d4:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800f6d8:	428b      	cmp	r3, r1
 800f6da:	bf83      	ittte	hi
 800f6dc:	2328      	movhi	r3, #40	@ 0x28
 800f6de:	fb03 0001 	mlahi	r0, r3, r1, r0
 800f6e2:	3018      	addhi	r0, #24
 800f6e4:	2000      	movls	r0, #0
 800f6e6:	4770      	bx	lr

0800f6e8 <uxr_get_input_best_effort_stream>:
 800f6e8:	f890 3044 	ldrb.w	r3, [r0, #68]	@ 0x44
 800f6ec:	428b      	cmp	r3, r1
 800f6ee:	bf86      	itte	hi
 800f6f0:	3121      	addhi	r1, #33	@ 0x21
 800f6f2:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 800f6f6:	2000      	movls	r0, #0
 800f6f8:	4770      	bx	lr
 800f6fa:	bf00      	nop

0800f6fc <uxr_get_input_reliable_stream>:
 800f6fc:	f890 3060 	ldrb.w	r3, [r0, #96]	@ 0x60
 800f700:	428b      	cmp	r3, r1
 800f702:	bf83      	ittte	hi
 800f704:	2318      	movhi	r3, #24
 800f706:	fb03 0001 	mlahi	r0, r3, r1, r0
 800f70a:	3048      	addhi	r0, #72	@ 0x48
 800f70c:	2000      	movls	r0, #0
 800f70e:	4770      	bx	lr

0800f710 <uxr_output_streams_confirmed>:
 800f710:	f890 3040 	ldrb.w	r3, [r0, #64]	@ 0x40
 800f714:	b183      	cbz	r3, 800f738 <uxr_output_streams_confirmed+0x28>
 800f716:	b570      	push	{r4, r5, r6, lr}
 800f718:	4606      	mov	r6, r0
 800f71a:	f100 0518 	add.w	r5, r0, #24
 800f71e:	2400      	movs	r4, #0
 800f720:	e001      	b.n	800f726 <uxr_output_streams_confirmed+0x16>
 800f722:	3528      	adds	r5, #40	@ 0x28
 800f724:	b138      	cbz	r0, 800f736 <uxr_output_streams_confirmed+0x26>
 800f726:	4628      	mov	r0, r5
 800f728:	f007 feb2 	bl	8017490 <uxr_is_output_up_to_date>
 800f72c:	f896 3040 	ldrb.w	r3, [r6, #64]	@ 0x40
 800f730:	3401      	adds	r4, #1
 800f732:	42a3      	cmp	r3, r4
 800f734:	d8f5      	bhi.n	800f722 <uxr_output_streams_confirmed+0x12>
 800f736:	bd70      	pop	{r4, r5, r6, pc}
 800f738:	2001      	movs	r0, #1
 800f73a:	4770      	bx	lr

0800f73c <uxr_buffer_submessage_header>:
 800f73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f73e:	4604      	mov	r4, r0
 800f740:	460e      	mov	r6, r1
 800f742:	2104      	movs	r1, #4
 800f744:	4615      	mov	r5, r2
 800f746:	461f      	mov	r7, r3
 800f748:	f7fb fc4c 	bl	800afe4 <ucdr_align_to>
 800f74c:	2301      	movs	r3, #1
 800f74e:	7523      	strb	r3, [r4, #20]
 800f750:	f047 0201 	orr.w	r2, r7, #1
 800f754:	462b      	mov	r3, r5
 800f756:	4631      	mov	r1, r6
 800f758:	4620      	mov	r0, r4
 800f75a:	f000 fa2b 	bl	800fbb4 <uxr_serialize_submessage_header>
 800f75e:	4620      	mov	r0, r4
 800f760:	f7fb fc56 	bl	800b010 <ucdr_buffer_remaining>
 800f764:	42a8      	cmp	r0, r5
 800f766:	bf34      	ite	cc
 800f768:	2000      	movcc	r0, #0
 800f76a:	2001      	movcs	r0, #1
 800f76c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f76e:	bf00      	nop

0800f770 <uxr_read_submessage_header>:
 800f770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f774:	4604      	mov	r4, r0
 800f776:	460d      	mov	r5, r1
 800f778:	2104      	movs	r1, #4
 800f77a:	4616      	mov	r6, r2
 800f77c:	4698      	mov	r8, r3
 800f77e:	f7fb fc31 	bl	800afe4 <ucdr_align_to>
 800f782:	4620      	mov	r0, r4
 800f784:	f7fb fc44 	bl	800b010 <ucdr_buffer_remaining>
 800f788:	2803      	cmp	r0, #3
 800f78a:	bf8c      	ite	hi
 800f78c:	2701      	movhi	r7, #1
 800f78e:	2700      	movls	r7, #0
 800f790:	d802      	bhi.n	800f798 <uxr_read_submessage_header+0x28>
 800f792:	4638      	mov	r0, r7
 800f794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f798:	4633      	mov	r3, r6
 800f79a:	4642      	mov	r2, r8
 800f79c:	4620      	mov	r0, r4
 800f79e:	4629      	mov	r1, r5
 800f7a0:	f000 fa1a 	bl	800fbd8 <uxr_deserialize_submessage_header>
 800f7a4:	f898 3000 	ldrb.w	r3, [r8]
 800f7a8:	f003 0201 	and.w	r2, r3, #1
 800f7ac:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800f7b0:	f888 3000 	strb.w	r3, [r8]
 800f7b4:	7522      	strb	r2, [r4, #20]
 800f7b6:	4638      	mov	r0, r7
 800f7b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f7bc <uxr_submessage_padding>:
 800f7bc:	f010 0003 	ands.w	r0, r0, #3
 800f7c0:	bf18      	it	ne
 800f7c2:	f1c0 0004 	rsbne	r0, r0, #4
 800f7c6:	4770      	bx	lr

0800f7c8 <uxr_millis>:
 800f7c8:	b510      	push	{r4, lr}
 800f7ca:	b084      	sub	sp, #16
 800f7cc:	4669      	mov	r1, sp
 800f7ce:	2001      	movs	r0, #1
 800f7d0:	f7f2 ffba 	bl	8002748 <clock_gettime>
 800f7d4:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 800f7d8:	4b06      	ldr	r3, [pc, #24]	@ (800f7f4 <uxr_millis+0x2c>)
 800f7da:	fba0 0103 	umull	r0, r1, r0, r3
 800f7de:	1900      	adds	r0, r0, r4
 800f7e0:	fb03 1102 	mla	r1, r3, r2, r1
 800f7e4:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800f7e8:	4a03      	ldr	r2, [pc, #12]	@ (800f7f8 <uxr_millis+0x30>)
 800f7ea:	2300      	movs	r3, #0
 800f7ec:	f7f1 fa44 	bl	8000c78 <__aeabi_ldivmod>
 800f7f0:	b004      	add	sp, #16
 800f7f2:	bd10      	pop	{r4, pc}
 800f7f4:	3b9aca00 	.word	0x3b9aca00
 800f7f8:	000f4240 	.word	0x000f4240

0800f7fc <uxr_nanos>:
 800f7fc:	b510      	push	{r4, lr}
 800f7fe:	b084      	sub	sp, #16
 800f800:	4669      	mov	r1, sp
 800f802:	2001      	movs	r0, #1
 800f804:	f7f2 ffa0 	bl	8002748 <clock_gettime>
 800f808:	4a06      	ldr	r2, [pc, #24]	@ (800f824 <uxr_nanos+0x28>)
 800f80a:	9800      	ldr	r0, [sp, #0]
 800f80c:	9902      	ldr	r1, [sp, #8]
 800f80e:	9c01      	ldr	r4, [sp, #4]
 800f810:	fba0 0302 	umull	r0, r3, r0, r2
 800f814:	1840      	adds	r0, r0, r1
 800f816:	fb02 3304 	mla	r3, r2, r4, r3
 800f81a:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 800f81e:	b004      	add	sp, #16
 800f820:	bd10      	pop	{r4, pc}
 800f822:	bf00      	nop
 800f824:	3b9aca00 	.word	0x3b9aca00

0800f828 <on_full_output_buffer_fragmented>:
 800f828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f82c:	460c      	mov	r4, r1
 800f82e:	b08a      	sub	sp, #40	@ 0x28
 800f830:	f891 10c1 	ldrb.w	r1, [r1, #193]	@ 0xc1
 800f834:	4606      	mov	r6, r0
 800f836:	f104 0008 	add.w	r0, r4, #8
 800f83a:	f7ff ff4b 	bl	800f6d4 <uxr_get_output_reliable_stream>
 800f83e:	4605      	mov	r5, r0
 800f840:	f007 fe30 	bl	80174a4 <get_available_free_slots>
 800f844:	b968      	cbnz	r0, 800f862 <on_full_output_buffer_fragmented+0x3a>
 800f846:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	@ 0xb8
 800f84a:	4620      	mov	r0, r4
 800f84c:	4798      	blx	r3
 800f84e:	b918      	cbnz	r0, 800f858 <on_full_output_buffer_fragmented+0x30>
 800f850:	2001      	movs	r0, #1
 800f852:	b00a      	add	sp, #40	@ 0x28
 800f854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f858:	4628      	mov	r0, r5
 800f85a:	f007 fe23 	bl	80174a4 <get_available_free_slots>
 800f85e:	2800      	cmp	r0, #0
 800f860:	d0f6      	beq.n	800f850 <on_full_output_buffer_fragmented+0x28>
 800f862:	892a      	ldrh	r2, [r5, #8]
 800f864:	686b      	ldr	r3, [r5, #4]
 800f866:	fbb3 f8f2 	udiv	r8, r3, r2
 800f86a:	89eb      	ldrh	r3, [r5, #14]
 800f86c:	7b29      	ldrb	r1, [r5, #12]
 800f86e:	fbb3 f0f2 	udiv	r0, r3, r2
 800f872:	fb02 3310 	mls	r3, r2, r0, r3
 800f876:	f5c1 417f 	rsb	r1, r1, #65280	@ 0xff00
 800f87a:	b29b      	uxth	r3, r3
 800f87c:	fb08 f303 	mul.w	r3, r8, r3
 800f880:	31fc      	adds	r1, #252	@ 0xfc
 800f882:	f1a8 0804 	sub.w	r8, r8, #4
 800f886:	4441      	add	r1, r8
 800f888:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800f88c:	b28f      	uxth	r7, r1
 800f88e:	6829      	ldr	r1, [r5, #0]
 800f890:	3304      	adds	r3, #4
 800f892:	1bd2      	subs	r2, r2, r7
 800f894:	4419      	add	r1, r3
 800f896:	f8c4 20c4 	str.w	r2, [r4, #196]	@ 0xc4
 800f89a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f89e:	9300      	str	r3, [sp, #0]
 800f8a0:	4642      	mov	r2, r8
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	a802      	add	r0, sp, #8
 800f8a6:	f7fb fb71 	bl	800af8c <ucdr_init_buffer_origin_offset>
 800f8aa:	f8d4 20c4 	ldr.w	r2, [r4, #196]	@ 0xc4
 800f8ae:	f102 0308 	add.w	r3, r2, #8
 800f8b2:	4543      	cmp	r3, r8
 800f8b4:	d928      	bls.n	800f908 <on_full_output_buffer_fragmented+0xe0>
 800f8b6:	463a      	mov	r2, r7
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	210d      	movs	r1, #13
 800f8bc:	a802      	add	r0, sp, #8
 800f8be:	f7ff ff3d 	bl	800f73c <uxr_buffer_submessage_header>
 800f8c2:	8929      	ldrh	r1, [r5, #8]
 800f8c4:	89eb      	ldrh	r3, [r5, #14]
 800f8c6:	fbb3 f2f1 	udiv	r2, r3, r1
 800f8ca:	fb01 3312 	mls	r3, r1, r2, r3
 800f8ce:	b29b      	uxth	r3, r3
 800f8d0:	686a      	ldr	r2, [r5, #4]
 800f8d2:	fbb2 f2f1 	udiv	r2, r2, r1
 800f8d6:	fb02 f303 	mul.w	r3, r2, r3
 800f8da:	682a      	ldr	r2, [r5, #0]
 800f8dc:	f842 8003 	str.w	r8, [r2, r3]
 800f8e0:	89e8      	ldrh	r0, [r5, #14]
 800f8e2:	2101      	movs	r1, #1
 800f8e4:	f007 ff32 	bl	801774c <uxr_seq_num_add>
 800f8e8:	9904      	ldr	r1, [sp, #16]
 800f8ea:	9a03      	ldr	r2, [sp, #12]
 800f8ec:	81e8      	strh	r0, [r5, #14]
 800f8ee:	1a52      	subs	r2, r2, r1
 800f8f0:	4630      	mov	r0, r6
 800f8f2:	f7fb fb5d 	bl	800afb0 <ucdr_init_buffer>
 800f8f6:	4630      	mov	r0, r6
 800f8f8:	4910      	ldr	r1, [pc, #64]	@ (800f93c <on_full_output_buffer_fragmented+0x114>)
 800f8fa:	4622      	mov	r2, r4
 800f8fc:	f7fb fb2c 	bl	800af58 <ucdr_set_on_full_buffer_callback>
 800f900:	2000      	movs	r0, #0
 800f902:	b00a      	add	sp, #40	@ 0x28
 800f904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f908:	b292      	uxth	r2, r2
 800f90a:	2302      	movs	r3, #2
 800f90c:	210d      	movs	r1, #13
 800f90e:	a802      	add	r0, sp, #8
 800f910:	f7ff ff14 	bl	800f73c <uxr_buffer_submessage_header>
 800f914:	f8d4 30c4 	ldr.w	r3, [r4, #196]	@ 0xc4
 800f918:	8928      	ldrh	r0, [r5, #8]
 800f91a:	f103 0208 	add.w	r2, r3, #8
 800f91e:	89eb      	ldrh	r3, [r5, #14]
 800f920:	fbb3 f1f0 	udiv	r1, r3, r0
 800f924:	fb00 3311 	mls	r3, r0, r1, r3
 800f928:	b29b      	uxth	r3, r3
 800f92a:	6869      	ldr	r1, [r5, #4]
 800f92c:	fbb1 f1f0 	udiv	r1, r1, r0
 800f930:	fb01 f303 	mul.w	r3, r1, r3
 800f934:	6829      	ldr	r1, [r5, #0]
 800f936:	50ca      	str	r2, [r1, r3]
 800f938:	e7d2      	b.n	800f8e0 <on_full_output_buffer_fragmented+0xb8>
 800f93a:	bf00      	nop
 800f93c:	0800f829 	.word	0x0800f829

0800f940 <uxr_prepare_output_stream>:
 800f940:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f942:	b087      	sub	sp, #28
 800f944:	2707      	movs	r7, #7
 800f946:	9202      	str	r2, [sp, #8]
 800f948:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f94a:	2500      	movs	r5, #0
 800f94c:	3204      	adds	r2, #4
 800f94e:	e9cd 7500 	strd	r7, r5, [sp]
 800f952:	461c      	mov	r4, r3
 800f954:	4606      	mov	r6, r0
 800f956:	f7ff fc6d 	bl	800f234 <uxr_prepare_stream_to_write_submessage>
 800f95a:	f080 0201 	eor.w	r2, r0, #1
 800f95e:	b2d2      	uxtb	r2, r2
 800f960:	75a2      	strb	r2, [r4, #22]
 800f962:	b112      	cbz	r2, 800f96a <uxr_prepare_output_stream+0x2a>
 800f964:	4628      	mov	r0, r5
 800f966:	b007      	add	sp, #28
 800f968:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f96a:	aa05      	add	r2, sp, #20
 800f96c:	9902      	ldr	r1, [sp, #8]
 800f96e:	4630      	mov	r0, r6
 800f970:	f7ff fd9a 	bl	800f4a8 <uxr_init_base_object_request>
 800f974:	a905      	add	r1, sp, #20
 800f976:	4605      	mov	r5, r0
 800f978:	4620      	mov	r0, r4
 800f97a:	f001 f865 	bl	8010a48 <uxr_serialize_WRITE_DATA_Payload_Data>
 800f97e:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 800f982:	69a6      	ldr	r6, [r4, #24]
 800f984:	69e7      	ldr	r7, [r4, #28]
 800f986:	1a52      	subs	r2, r2, r1
 800f988:	4620      	mov	r0, r4
 800f98a:	f7fb fb11 	bl	800afb0 <ucdr_init_buffer>
 800f98e:	4620      	mov	r0, r4
 800f990:	463a      	mov	r2, r7
 800f992:	4631      	mov	r1, r6
 800f994:	f7fb fae0 	bl	800af58 <ucdr_set_on_full_buffer_callback>
 800f998:	4628      	mov	r0, r5
 800f99a:	b007      	add	sp, #28
 800f99c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f99e:	bf00      	nop

0800f9a0 <uxr_prepare_output_stream_fragmented>:
 800f9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f9a4:	b093      	sub	sp, #76	@ 0x4c
 800f9a6:	4605      	mov	r5, r0
 800f9a8:	9107      	str	r1, [sp, #28]
 800f9aa:	3008      	adds	r0, #8
 800f9ac:	f3c1 2107 	ubfx	r1, r1, #8, #8
 800f9b0:	9303      	str	r3, [sp, #12]
 800f9b2:	9206      	str	r2, [sp, #24]
 800f9b4:	f7ff fe8e 	bl	800f6d4 <uxr_get_output_reliable_stream>
 800f9b8:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800f9bc:	2b01      	cmp	r3, #1
 800f9be:	f000 8095 	beq.w	800faec <uxr_prepare_output_stream_fragmented+0x14c>
 800f9c2:	4604      	mov	r4, r0
 800f9c4:	2800      	cmp	r0, #0
 800f9c6:	f000 8091 	beq.w	800faec <uxr_prepare_output_stream_fragmented+0x14c>
 800f9ca:	f007 fd6b 	bl	80174a4 <get_available_free_slots>
 800f9ce:	2800      	cmp	r0, #0
 800f9d0:	f000 8087 	beq.w	800fae2 <uxr_prepare_output_stream_fragmented+0x142>
 800f9d4:	8922      	ldrh	r2, [r4, #8]
 800f9d6:	89e7      	ldrh	r7, [r4, #14]
 800f9d8:	fbb7 f3f2 	udiv	r3, r7, r2
 800f9dc:	fb02 7313 	mls	r3, r2, r3, r7
 800f9e0:	b29b      	uxth	r3, r3
 800f9e2:	6861      	ldr	r1, [r4, #4]
 800f9e4:	fbb1 f1f2 	udiv	r1, r1, r2
 800f9e8:	6822      	ldr	r2, [r4, #0]
 800f9ea:	9105      	str	r1, [sp, #20]
 800f9ec:	fb01 f303 	mul.w	r3, r1, r3
 800f9f0:	3304      	adds	r3, #4
 800f9f2:	eb02 0903 	add.w	r9, r2, r3
 800f9f6:	7b23      	ldrb	r3, [r4, #12]
 800f9f8:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800f9fc:	4543      	cmp	r3, r8
 800f9fe:	f1a1 0b04 	sub.w	fp, r1, #4
 800fa02:	d37f      	bcc.n	800fb04 <uxr_prepare_output_stream_fragmented+0x164>
 800fa04:	f1ab 0a04 	sub.w	sl, fp, #4
 800fa08:	ebaa 0a03 	sub.w	sl, sl, r3
 800fa0c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800fa0e:	f8cd 8000 	str.w	r8, [sp]
 800fa12:	fa1f f38a 	uxth.w	r3, sl
 800fa16:	9304      	str	r3, [sp, #16]
 800fa18:	465a      	mov	r2, fp
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	4649      	mov	r1, r9
 800fa1e:	a80a      	add	r0, sp, #40	@ 0x28
 800fa20:	f7fb fab4 	bl	800af8c <ucdr_init_buffer_origin_offset>
 800fa24:	f106 0a08 	add.w	sl, r6, #8
 800fa28:	45da      	cmp	sl, fp
 800fa2a:	bf2c      	ite	cs
 800fa2c:	2300      	movcs	r3, #0
 800fa2e:	2301      	movcc	r3, #1
 800fa30:	9a04      	ldr	r2, [sp, #16]
 800fa32:	005b      	lsls	r3, r3, #1
 800fa34:	210d      	movs	r1, #13
 800fa36:	a80a      	add	r0, sp, #40	@ 0x28
 800fa38:	f7ff fe80 	bl	800f73c <uxr_buffer_submessage_header>
 800fa3c:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 800fa40:	fbb7 f2fc 	udiv	r2, r7, ip
 800fa44:	fb0c 7212 	mls	r2, ip, r2, r7
 800fa48:	b292      	uxth	r2, r2
 800fa4a:	6863      	ldr	r3, [r4, #4]
 800fa4c:	fbb3 f3fc 	udiv	r3, r3, ip
 800fa50:	fb02 f303 	mul.w	r3, r2, r3
 800fa54:	6822      	ldr	r2, [r4, #0]
 800fa56:	2101      	movs	r1, #1
 800fa58:	f842 b003 	str.w	fp, [r2, r3]
 800fa5c:	4638      	mov	r0, r7
 800fa5e:	f007 fe75 	bl	801774c <uxr_seq_num_add>
 800fa62:	9b05      	ldr	r3, [sp, #20]
 800fa64:	9e03      	ldr	r6, [sp, #12]
 800fa66:	f1a3 0208 	sub.w	r2, r3, #8
 800fa6a:	f108 0104 	add.w	r1, r8, #4
 800fa6e:	4607      	mov	r7, r0
 800fa70:	eba2 0208 	sub.w	r2, r2, r8
 800fa74:	4449      	add	r1, r9
 800fa76:	4630      	mov	r0, r6
 800fa78:	f7fb fa9a 	bl	800afb0 <ucdr_init_buffer>
 800fa7c:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800fa7e:	81e7      	strh	r7, [r4, #14]
 800fa80:	1d1a      	adds	r2, r3, #4
 800fa82:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800fa86:	bf28      	it	cs
 800fa88:	2200      	movcs	r2, #0
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	b292      	uxth	r2, r2
 800fa8e:	2107      	movs	r1, #7
 800fa90:	4630      	mov	r0, r6
 800fa92:	f7ff fe53 	bl	800f73c <uxr_buffer_submessage_header>
 800fa96:	9906      	ldr	r1, [sp, #24]
 800fa98:	aa09      	add	r2, sp, #36	@ 0x24
 800fa9a:	4628      	mov	r0, r5
 800fa9c:	f7ff fd04 	bl	800f4a8 <uxr_init_base_object_request>
 800faa0:	4604      	mov	r4, r0
 800faa2:	b320      	cbz	r0, 800faee <uxr_prepare_output_stream_fragmented+0x14e>
 800faa4:	9e03      	ldr	r6, [sp, #12]
 800faa6:	a909      	add	r1, sp, #36	@ 0x24
 800faa8:	4630      	mov	r0, r6
 800faaa:	f000 ffcd 	bl	8010a48 <uxr_serialize_WRITE_DATA_Payload_Data>
 800faae:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 800fab2:	4630      	mov	r0, r6
 800fab4:	1a52      	subs	r2, r2, r1
 800fab6:	f7fb fa7b 	bl	800afb0 <ucdr_init_buffer>
 800faba:	9b07      	ldr	r3, [sp, #28]
 800fabc:	f8c5 30c0 	str.w	r3, [r5, #192]	@ 0xc0
 800fac0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fac2:	f8c5 30b8 	str.w	r3, [r5, #184]	@ 0xb8
 800fac6:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800fac8:	491a      	ldr	r1, [pc, #104]	@ (800fb34 <uxr_prepare_output_stream_fragmented+0x194>)
 800faca:	f8c5 a0c4 	str.w	sl, [r5, #196]	@ 0xc4
 800face:	4630      	mov	r0, r6
 800fad0:	f8c5 30bc 	str.w	r3, [r5, #188]	@ 0xbc
 800fad4:	462a      	mov	r2, r5
 800fad6:	f7fb fa3f 	bl	800af58 <ucdr_set_on_full_buffer_callback>
 800fada:	4620      	mov	r0, r4
 800fadc:	b013      	add	sp, #76	@ 0x4c
 800fade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fae2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800fae4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800fae6:	4628      	mov	r0, r5
 800fae8:	4798      	blx	r3
 800faea:	b920      	cbnz	r0, 800faf6 <uxr_prepare_output_stream_fragmented+0x156>
 800faec:	2400      	movs	r4, #0
 800faee:	4620      	mov	r0, r4
 800faf0:	b013      	add	sp, #76	@ 0x4c
 800faf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800faf6:	4620      	mov	r0, r4
 800faf8:	f007 fcd4 	bl	80174a4 <get_available_free_slots>
 800fafc:	2800      	cmp	r0, #0
 800fafe:	f47f af69 	bne.w	800f9d4 <uxr_prepare_output_stream_fragmented+0x34>
 800fb02:	e7f3      	b.n	800faec <uxr_prepare_output_stream_fragmented+0x14c>
 800fb04:	4638      	mov	r0, r7
 800fb06:	2101      	movs	r1, #1
 800fb08:	f007 fe20 	bl	801774c <uxr_seq_num_add>
 800fb0c:	8921      	ldrh	r1, [r4, #8]
 800fb0e:	fbb0 f2f1 	udiv	r2, r0, r1
 800fb12:	fb01 0212 	mls	r2, r1, r2, r0
 800fb16:	b292      	uxth	r2, r2
 800fb18:	6863      	ldr	r3, [r4, #4]
 800fb1a:	fbb3 f3f1 	udiv	r3, r3, r1
 800fb1e:	fb02 f303 	mul.w	r3, r2, r3
 800fb22:	6822      	ldr	r2, [r4, #0]
 800fb24:	3304      	adds	r3, #4
 800fb26:	eb02 0903 	add.w	r9, r2, r3
 800fb2a:	4607      	mov	r7, r0
 800fb2c:	7b23      	ldrb	r3, [r4, #12]
 800fb2e:	f859 8c04 	ldr.w	r8, [r9, #-4]
 800fb32:	e767      	b.n	800fa04 <uxr_prepare_output_stream_fragmented+0x64>
 800fb34:	0800f829 	.word	0x0800f829

0800fb38 <uxr_serialize_message_header>:
 800fb38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb3c:	4617      	mov	r7, r2
 800fb3e:	4604      	mov	r4, r0
 800fb40:	461e      	mov	r6, r3
 800fb42:	460d      	mov	r5, r1
 800fb44:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800fb48:	f7f9 ff72 	bl	8009a30 <ucdr_serialize_uint8_t>
 800fb4c:	4639      	mov	r1, r7
 800fb4e:	4620      	mov	r0, r4
 800fb50:	f7f9 ff6e 	bl	8009a30 <ucdr_serialize_uint8_t>
 800fb54:	4632      	mov	r2, r6
 800fb56:	2101      	movs	r1, #1
 800fb58:	4620      	mov	r0, r4
 800fb5a:	f7fa f81f 	bl	8009b9c <ucdr_serialize_endian_uint16_t>
 800fb5e:	062b      	lsls	r3, r5, #24
 800fb60:	d501      	bpl.n	800fb66 <uxr_serialize_message_header+0x2e>
 800fb62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fb66:	4641      	mov	r1, r8
 800fb68:	4620      	mov	r0, r4
 800fb6a:	2204      	movs	r2, #4
 800fb6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb70:	f7fe b84a 	b.w	800dc08 <ucdr_serialize_array_uint8_t>

0800fb74 <uxr_deserialize_message_header>:
 800fb74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb78:	4617      	mov	r7, r2
 800fb7a:	4604      	mov	r4, r0
 800fb7c:	461e      	mov	r6, r3
 800fb7e:	460d      	mov	r5, r1
 800fb80:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800fb84:	f7f9 ff6a 	bl	8009a5c <ucdr_deserialize_uint8_t>
 800fb88:	4639      	mov	r1, r7
 800fb8a:	4620      	mov	r0, r4
 800fb8c:	f7f9 ff66 	bl	8009a5c <ucdr_deserialize_uint8_t>
 800fb90:	4632      	mov	r2, r6
 800fb92:	2101      	movs	r1, #1
 800fb94:	4620      	mov	r0, r4
 800fb96:	f7fa f8f7 	bl	8009d88 <ucdr_deserialize_endian_uint16_t>
 800fb9a:	f995 3000 	ldrsb.w	r3, [r5]
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	da01      	bge.n	800fba6 <uxr_deserialize_message_header+0x32>
 800fba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fba6:	4641      	mov	r1, r8
 800fba8:	4620      	mov	r0, r4
 800fbaa:	2204      	movs	r2, #4
 800fbac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fbb0:	f7fe b88e 	b.w	800dcd0 <ucdr_deserialize_array_uint8_t>

0800fbb4 <uxr_serialize_submessage_header>:
 800fbb4:	b570      	push	{r4, r5, r6, lr}
 800fbb6:	4616      	mov	r6, r2
 800fbb8:	4604      	mov	r4, r0
 800fbba:	461d      	mov	r5, r3
 800fbbc:	f7f9 ff38 	bl	8009a30 <ucdr_serialize_uint8_t>
 800fbc0:	4631      	mov	r1, r6
 800fbc2:	4620      	mov	r0, r4
 800fbc4:	f7f9 ff34 	bl	8009a30 <ucdr_serialize_uint8_t>
 800fbc8:	462a      	mov	r2, r5
 800fbca:	4620      	mov	r0, r4
 800fbcc:	2101      	movs	r1, #1
 800fbce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fbd2:	f7f9 bfe3 	b.w	8009b9c <ucdr_serialize_endian_uint16_t>
 800fbd6:	bf00      	nop

0800fbd8 <uxr_deserialize_submessage_header>:
 800fbd8:	b570      	push	{r4, r5, r6, lr}
 800fbda:	4616      	mov	r6, r2
 800fbdc:	4604      	mov	r4, r0
 800fbde:	461d      	mov	r5, r3
 800fbe0:	f7f9 ff3c 	bl	8009a5c <ucdr_deserialize_uint8_t>
 800fbe4:	4631      	mov	r1, r6
 800fbe6:	4620      	mov	r0, r4
 800fbe8:	f7f9 ff38 	bl	8009a5c <ucdr_deserialize_uint8_t>
 800fbec:	462a      	mov	r2, r5
 800fbee:	4620      	mov	r0, r4
 800fbf0:	2101      	movs	r1, #1
 800fbf2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fbf6:	f7fa b8c7 	b.w	8009d88 <ucdr_deserialize_endian_uint16_t>
 800fbfa:	bf00      	nop

0800fbfc <uxr_serialize_CLIENT_Representation>:
 800fbfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc00:	2204      	movs	r2, #4
 800fc02:	460e      	mov	r6, r1
 800fc04:	4605      	mov	r5, r0
 800fc06:	f7fd ffff 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 800fc0a:	2202      	movs	r2, #2
 800fc0c:	1d31      	adds	r1, r6, #4
 800fc0e:	4604      	mov	r4, r0
 800fc10:	4628      	mov	r0, r5
 800fc12:	f7fd fff9 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 800fc16:	2202      	movs	r2, #2
 800fc18:	4004      	ands	r4, r0
 800fc1a:	1db1      	adds	r1, r6, #6
 800fc1c:	4628      	mov	r0, r5
 800fc1e:	f7fd fff3 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 800fc22:	b2e4      	uxtb	r4, r4
 800fc24:	2204      	movs	r2, #4
 800fc26:	4004      	ands	r4, r0
 800fc28:	f106 0108 	add.w	r1, r6, #8
 800fc2c:	4628      	mov	r0, r5
 800fc2e:	f7fd ffeb 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 800fc32:	7b31      	ldrb	r1, [r6, #12]
 800fc34:	ea00 0804 	and.w	r8, r0, r4
 800fc38:	4628      	mov	r0, r5
 800fc3a:	f7f9 fef9 	bl	8009a30 <ucdr_serialize_uint8_t>
 800fc3e:	7b71      	ldrb	r1, [r6, #13]
 800fc40:	ea08 0800 	and.w	r8, r8, r0
 800fc44:	4628      	mov	r0, r5
 800fc46:	f7f9 fec5 	bl	80099d4 <ucdr_serialize_bool>
 800fc4a:	7b73      	ldrb	r3, [r6, #13]
 800fc4c:	ea08 0800 	and.w	r8, r8, r0
 800fc50:	b93b      	cbnz	r3, 800fc62 <uxr_serialize_CLIENT_Representation+0x66>
 800fc52:	8bb1      	ldrh	r1, [r6, #28]
 800fc54:	4628      	mov	r0, r5
 800fc56:	f7f9 ff17 	bl	8009a88 <ucdr_serialize_uint16_t>
 800fc5a:	ea08 0000 	and.w	r0, r8, r0
 800fc5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc62:	6931      	ldr	r1, [r6, #16]
 800fc64:	4628      	mov	r0, r5
 800fc66:	f7fa f8ff 	bl	8009e68 <ucdr_serialize_uint32_t>
 800fc6a:	6933      	ldr	r3, [r6, #16]
 800fc6c:	b1e3      	cbz	r3, 800fca8 <uxr_serialize_CLIENT_Representation+0xac>
 800fc6e:	b1c0      	cbz	r0, 800fca2 <uxr_serialize_CLIENT_Representation+0xa6>
 800fc70:	4637      	mov	r7, r6
 800fc72:	f04f 0900 	mov.w	r9, #0
 800fc76:	e001      	b.n	800fc7c <uxr_serialize_CLIENT_Representation+0x80>
 800fc78:	3708      	adds	r7, #8
 800fc7a:	b194      	cbz	r4, 800fca2 <uxr_serialize_CLIENT_Representation+0xa6>
 800fc7c:	6979      	ldr	r1, [r7, #20]
 800fc7e:	4628      	mov	r0, r5
 800fc80:	f006 fe28 	bl	80168d4 <ucdr_serialize_string>
 800fc84:	69b9      	ldr	r1, [r7, #24]
 800fc86:	4604      	mov	r4, r0
 800fc88:	4628      	mov	r0, r5
 800fc8a:	f006 fe23 	bl	80168d4 <ucdr_serialize_string>
 800fc8e:	6933      	ldr	r3, [r6, #16]
 800fc90:	f109 0901 	add.w	r9, r9, #1
 800fc94:	4004      	ands	r4, r0
 800fc96:	4599      	cmp	r9, r3
 800fc98:	b2e4      	uxtb	r4, r4
 800fc9a:	d3ed      	bcc.n	800fc78 <uxr_serialize_CLIENT_Representation+0x7c>
 800fc9c:	ea08 0804 	and.w	r8, r8, r4
 800fca0:	e7d7      	b.n	800fc52 <uxr_serialize_CLIENT_Representation+0x56>
 800fca2:	f04f 0800 	mov.w	r8, #0
 800fca6:	e7d4      	b.n	800fc52 <uxr_serialize_CLIENT_Representation+0x56>
 800fca8:	ea08 0800 	and.w	r8, r8, r0
 800fcac:	e7d1      	b.n	800fc52 <uxr_serialize_CLIENT_Representation+0x56>
 800fcae:	bf00      	nop

0800fcb0 <uxr_deserialize_CLIENT_Representation>:
 800fcb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fcb4:	2204      	movs	r2, #4
 800fcb6:	460c      	mov	r4, r1
 800fcb8:	4605      	mov	r5, r0
 800fcba:	f7fe f809 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 800fcbe:	2202      	movs	r2, #2
 800fcc0:	1d21      	adds	r1, r4, #4
 800fcc2:	4606      	mov	r6, r0
 800fcc4:	4628      	mov	r0, r5
 800fcc6:	f7fe f803 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 800fcca:	2202      	movs	r2, #2
 800fccc:	4006      	ands	r6, r0
 800fcce:	1da1      	adds	r1, r4, #6
 800fcd0:	4628      	mov	r0, r5
 800fcd2:	f7fd fffd 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 800fcd6:	b2f6      	uxtb	r6, r6
 800fcd8:	2204      	movs	r2, #4
 800fcda:	4006      	ands	r6, r0
 800fcdc:	f104 0108 	add.w	r1, r4, #8
 800fce0:	4628      	mov	r0, r5
 800fce2:	f7fd fff5 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 800fce6:	f104 010c 	add.w	r1, r4, #12
 800fcea:	ea00 0706 	and.w	r7, r0, r6
 800fcee:	4628      	mov	r0, r5
 800fcf0:	f7f9 feb4 	bl	8009a5c <ucdr_deserialize_uint8_t>
 800fcf4:	f104 010d 	add.w	r1, r4, #13
 800fcf8:	4007      	ands	r7, r0
 800fcfa:	4628      	mov	r0, r5
 800fcfc:	f7f9 fe80 	bl	8009a00 <ucdr_deserialize_bool>
 800fd00:	7b63      	ldrb	r3, [r4, #13]
 800fd02:	4007      	ands	r7, r0
 800fd04:	b93b      	cbnz	r3, 800fd16 <uxr_deserialize_CLIENT_Representation+0x66>
 800fd06:	f104 011c 	add.w	r1, r4, #28
 800fd0a:	4628      	mov	r0, r5
 800fd0c:	f7f9 ffc0 	bl	8009c90 <ucdr_deserialize_uint16_t>
 800fd10:	4038      	ands	r0, r7
 800fd12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fd16:	f104 0110 	add.w	r1, r4, #16
 800fd1a:	4628      	mov	r0, r5
 800fd1c:	f7fa f9ce 	bl	800a0bc <ucdr_deserialize_uint32_t>
 800fd20:	6923      	ldr	r3, [r4, #16]
 800fd22:	2b01      	cmp	r3, #1
 800fd24:	d903      	bls.n	800fd2e <uxr_deserialize_CLIENT_Representation+0x7e>
 800fd26:	2301      	movs	r3, #1
 800fd28:	75ab      	strb	r3, [r5, #22]
 800fd2a:	2700      	movs	r7, #0
 800fd2c:	e7eb      	b.n	800fd06 <uxr_deserialize_CLIENT_Representation+0x56>
 800fd2e:	b30b      	cbz	r3, 800fd74 <uxr_deserialize_CLIENT_Representation+0xc4>
 800fd30:	2800      	cmp	r0, #0
 800fd32:	d0fa      	beq.n	800fd2a <uxr_deserialize_CLIENT_Representation+0x7a>
 800fd34:	46a0      	mov	r8, r4
 800fd36:	f04f 0900 	mov.w	r9, #0
 800fd3a:	e003      	b.n	800fd44 <uxr_deserialize_CLIENT_Representation+0x94>
 800fd3c:	f108 0808 	add.w	r8, r8, #8
 800fd40:	2e00      	cmp	r6, #0
 800fd42:	d0f2      	beq.n	800fd2a <uxr_deserialize_CLIENT_Representation+0x7a>
 800fd44:	f8d8 1014 	ldr.w	r1, [r8, #20]
 800fd48:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd4c:	4628      	mov	r0, r5
 800fd4e:	f006 fdcf 	bl	80168f0 <ucdr_deserialize_string>
 800fd52:	f8d8 1018 	ldr.w	r1, [r8, #24]
 800fd56:	4606      	mov	r6, r0
 800fd58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd5c:	4628      	mov	r0, r5
 800fd5e:	f006 fdc7 	bl	80168f0 <ucdr_deserialize_string>
 800fd62:	6923      	ldr	r3, [r4, #16]
 800fd64:	f109 0901 	add.w	r9, r9, #1
 800fd68:	4006      	ands	r6, r0
 800fd6a:	4599      	cmp	r9, r3
 800fd6c:	b2f6      	uxtb	r6, r6
 800fd6e:	d3e5      	bcc.n	800fd3c <uxr_deserialize_CLIENT_Representation+0x8c>
 800fd70:	4037      	ands	r7, r6
 800fd72:	e7c8      	b.n	800fd06 <uxr_deserialize_CLIENT_Representation+0x56>
 800fd74:	4007      	ands	r7, r0
 800fd76:	e7c6      	b.n	800fd06 <uxr_deserialize_CLIENT_Representation+0x56>

0800fd78 <uxr_serialize_AGENT_Representation>:
 800fd78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd7c:	2204      	movs	r2, #4
 800fd7e:	460f      	mov	r7, r1
 800fd80:	4605      	mov	r5, r0
 800fd82:	f7fd ff41 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 800fd86:	2202      	movs	r2, #2
 800fd88:	4604      	mov	r4, r0
 800fd8a:	1d39      	adds	r1, r7, #4
 800fd8c:	4628      	mov	r0, r5
 800fd8e:	f7fd ff3b 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 800fd92:	4020      	ands	r0, r4
 800fd94:	2202      	movs	r2, #2
 800fd96:	b2c4      	uxtb	r4, r0
 800fd98:	1db9      	adds	r1, r7, #6
 800fd9a:	4628      	mov	r0, r5
 800fd9c:	f7fd ff34 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 800fda0:	7a39      	ldrb	r1, [r7, #8]
 800fda2:	4004      	ands	r4, r0
 800fda4:	4628      	mov	r0, r5
 800fda6:	f7f9 fe15 	bl	80099d4 <ucdr_serialize_bool>
 800fdaa:	7a3b      	ldrb	r3, [r7, #8]
 800fdac:	ea00 0804 	and.w	r8, r0, r4
 800fdb0:	b913      	cbnz	r3, 800fdb8 <uxr_serialize_AGENT_Representation+0x40>
 800fdb2:	4640      	mov	r0, r8
 800fdb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fdb8:	68f9      	ldr	r1, [r7, #12]
 800fdba:	4628      	mov	r0, r5
 800fdbc:	f7fa f854 	bl	8009e68 <ucdr_serialize_uint32_t>
 800fdc0:	68fb      	ldr	r3, [r7, #12]
 800fdc2:	b303      	cbz	r3, 800fe06 <uxr_serialize_AGENT_Representation+0x8e>
 800fdc4:	b1d0      	cbz	r0, 800fdfc <uxr_serialize_AGENT_Representation+0x84>
 800fdc6:	463e      	mov	r6, r7
 800fdc8:	f04f 0900 	mov.w	r9, #0
 800fdcc:	e001      	b.n	800fdd2 <uxr_serialize_AGENT_Representation+0x5a>
 800fdce:	3608      	adds	r6, #8
 800fdd0:	b1a4      	cbz	r4, 800fdfc <uxr_serialize_AGENT_Representation+0x84>
 800fdd2:	6931      	ldr	r1, [r6, #16]
 800fdd4:	4628      	mov	r0, r5
 800fdd6:	f006 fd7d 	bl	80168d4 <ucdr_serialize_string>
 800fdda:	6971      	ldr	r1, [r6, #20]
 800fddc:	4604      	mov	r4, r0
 800fdde:	4628      	mov	r0, r5
 800fde0:	f006 fd78 	bl	80168d4 <ucdr_serialize_string>
 800fde4:	68fb      	ldr	r3, [r7, #12]
 800fde6:	f109 0901 	add.w	r9, r9, #1
 800fdea:	4004      	ands	r4, r0
 800fdec:	4599      	cmp	r9, r3
 800fdee:	b2e4      	uxtb	r4, r4
 800fdf0:	d3ed      	bcc.n	800fdce <uxr_serialize_AGENT_Representation+0x56>
 800fdf2:	ea08 0804 	and.w	r8, r8, r4
 800fdf6:	4640      	mov	r0, r8
 800fdf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fdfc:	f04f 0800 	mov.w	r8, #0
 800fe00:	4640      	mov	r0, r8
 800fe02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe06:	ea08 0800 	and.w	r8, r8, r0
 800fe0a:	e7d2      	b.n	800fdb2 <uxr_serialize_AGENT_Representation+0x3a>

0800fe0c <uxr_serialize_DATAWRITER_Representation>:
 800fe0c:	b570      	push	{r4, r5, r6, lr}
 800fe0e:	460d      	mov	r5, r1
 800fe10:	7809      	ldrb	r1, [r1, #0]
 800fe12:	4606      	mov	r6, r0
 800fe14:	f7f9 fe0c 	bl	8009a30 <ucdr_serialize_uint8_t>
 800fe18:	4604      	mov	r4, r0
 800fe1a:	b130      	cbz	r0, 800fe2a <uxr_serialize_DATAWRITER_Representation+0x1e>
 800fe1c:	782b      	ldrb	r3, [r5, #0]
 800fe1e:	2b02      	cmp	r3, #2
 800fe20:	d00c      	beq.n	800fe3c <uxr_serialize_DATAWRITER_Representation+0x30>
 800fe22:	2b03      	cmp	r3, #3
 800fe24:	d010      	beq.n	800fe48 <uxr_serialize_DATAWRITER_Representation+0x3c>
 800fe26:	2b01      	cmp	r3, #1
 800fe28:	d008      	beq.n	800fe3c <uxr_serialize_DATAWRITER_Representation+0x30>
 800fe2a:	2202      	movs	r2, #2
 800fe2c:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 800fe30:	4630      	mov	r0, r6
 800fe32:	f7fd fee9 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 800fe36:	4020      	ands	r0, r4
 800fe38:	b2c0      	uxtb	r0, r0
 800fe3a:	bd70      	pop	{r4, r5, r6, pc}
 800fe3c:	6869      	ldr	r1, [r5, #4]
 800fe3e:	4630      	mov	r0, r6
 800fe40:	f006 fd48 	bl	80168d4 <ucdr_serialize_string>
 800fe44:	4604      	mov	r4, r0
 800fe46:	e7f0      	b.n	800fe2a <uxr_serialize_DATAWRITER_Representation+0x1e>
 800fe48:	4629      	mov	r1, r5
 800fe4a:	4630      	mov	r0, r6
 800fe4c:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800fe50:	3104      	adds	r1, #4
 800fe52:	f7fe f879 	bl	800df48 <ucdr_serialize_sequence_uint8_t>
 800fe56:	4604      	mov	r4, r0
 800fe58:	e7e7      	b.n	800fe2a <uxr_serialize_DATAWRITER_Representation+0x1e>
 800fe5a:	bf00      	nop

0800fe5c <uxr_serialize_ObjectVariant.part.0>:
 800fe5c:	b570      	push	{r4, r5, r6, lr}
 800fe5e:	780b      	ldrb	r3, [r1, #0]
 800fe60:	3b01      	subs	r3, #1
 800fe62:	460c      	mov	r4, r1
 800fe64:	4605      	mov	r5, r0
 800fe66:	2b0d      	cmp	r3, #13
 800fe68:	d816      	bhi.n	800fe98 <uxr_serialize_ObjectVariant.part.0+0x3c>
 800fe6a:	e8df f003 	tbb	[pc, r3]
 800fe6e:	0733      	.short	0x0733
 800fe70:	07071717 	.word	0x07071717
 800fe74:	0c150707 	.word	0x0c150707
 800fe78:	4c510c0c 	.word	0x4c510c0c
 800fe7c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800fe80:	3104      	adds	r1, #4
 800fe82:	f7ff bfc3 	b.w	800fe0c <uxr_serialize_DATAWRITER_Representation>
 800fe86:	7909      	ldrb	r1, [r1, #4]
 800fe88:	f7f9 fdd2 	bl	8009a30 <ucdr_serialize_uint8_t>
 800fe8c:	b300      	cbz	r0, 800fed0 <uxr_serialize_ObjectVariant.part.0+0x74>
 800fe8e:	7923      	ldrb	r3, [r4, #4]
 800fe90:	2b01      	cmp	r3, #1
 800fe92:	d042      	beq.n	800ff1a <uxr_serialize_ObjectVariant.part.0+0xbe>
 800fe94:	2b02      	cmp	r3, #2
 800fe96:	d040      	beq.n	800ff1a <uxr_serialize_ObjectVariant.part.0+0xbe>
 800fe98:	2001      	movs	r0, #1
 800fe9a:	bd70      	pop	{r4, r5, r6, pc}
 800fe9c:	7909      	ldrb	r1, [r1, #4]
 800fe9e:	f7f9 fdc7 	bl	8009a30 <ucdr_serialize_uint8_t>
 800fea2:	4606      	mov	r6, r0
 800fea4:	b158      	cbz	r0, 800febe <uxr_serialize_ObjectVariant.part.0+0x62>
 800fea6:	7923      	ldrb	r3, [r4, #4]
 800fea8:	2b02      	cmp	r3, #2
 800feaa:	d03c      	beq.n	800ff26 <uxr_serialize_ObjectVariant.part.0+0xca>
 800feac:	2b03      	cmp	r3, #3
 800feae:	d106      	bne.n	800febe <uxr_serialize_ObjectVariant.part.0+0x62>
 800feb0:	68a2      	ldr	r2, [r4, #8]
 800feb2:	f104 010c 	add.w	r1, r4, #12
 800feb6:	4628      	mov	r0, r5
 800feb8:	f7fe f846 	bl	800df48 <ucdr_serialize_sequence_uint8_t>
 800febc:	4606      	mov	r6, r0
 800febe:	2202      	movs	r2, #2
 800fec0:	f504 7103 	add.w	r1, r4, #524	@ 0x20c
 800fec4:	4628      	mov	r0, r5
 800fec6:	f7fd fe9f 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 800feca:	4030      	ands	r0, r6
 800fecc:	b2c0      	uxtb	r0, r0
 800fece:	bd70      	pop	{r4, r5, r6, pc}
 800fed0:	2000      	movs	r0, #0
 800fed2:	bd70      	pop	{r4, r5, r6, pc}
 800fed4:	7909      	ldrb	r1, [r1, #4]
 800fed6:	f7f9 fdab 	bl	8009a30 <ucdr_serialize_uint8_t>
 800feda:	4606      	mov	r6, r0
 800fedc:	b158      	cbz	r0, 800fef6 <uxr_serialize_ObjectVariant.part.0+0x9a>
 800fede:	7923      	ldrb	r3, [r4, #4]
 800fee0:	2b02      	cmp	r3, #2
 800fee2:	d003      	beq.n	800feec <uxr_serialize_ObjectVariant.part.0+0x90>
 800fee4:	2b03      	cmp	r3, #3
 800fee6:	d024      	beq.n	800ff32 <uxr_serialize_ObjectVariant.part.0+0xd6>
 800fee8:	2b01      	cmp	r3, #1
 800feea:	d104      	bne.n	800fef6 <uxr_serialize_ObjectVariant.part.0+0x9a>
 800feec:	68a1      	ldr	r1, [r4, #8]
 800feee:	4628      	mov	r0, r5
 800fef0:	f006 fcf0 	bl	80168d4 <ucdr_serialize_string>
 800fef4:	4606      	mov	r6, r0
 800fef6:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	@ 0x20c
 800fefa:	4628      	mov	r0, r5
 800fefc:	f7fa fac0 	bl	800a480 <ucdr_serialize_int16_t>
 800ff00:	4030      	ands	r0, r6
 800ff02:	b2c0      	uxtb	r0, r0
 800ff04:	bd70      	pop	{r4, r5, r6, pc}
 800ff06:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ff0a:	3104      	adds	r1, #4
 800ff0c:	f7ff be76 	b.w	800fbfc <uxr_serialize_CLIENT_Representation>
 800ff10:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ff14:	3104      	adds	r1, #4
 800ff16:	f7ff bf2f 	b.w	800fd78 <uxr_serialize_AGENT_Representation>
 800ff1a:	68a1      	ldr	r1, [r4, #8]
 800ff1c:	4628      	mov	r0, r5
 800ff1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ff22:	f006 bcd7 	b.w	80168d4 <ucdr_serialize_string>
 800ff26:	68a1      	ldr	r1, [r4, #8]
 800ff28:	4628      	mov	r0, r5
 800ff2a:	f006 fcd3 	bl	80168d4 <ucdr_serialize_string>
 800ff2e:	4606      	mov	r6, r0
 800ff30:	e7c5      	b.n	800febe <uxr_serialize_ObjectVariant.part.0+0x62>
 800ff32:	68a2      	ldr	r2, [r4, #8]
 800ff34:	f104 010c 	add.w	r1, r4, #12
 800ff38:	4628      	mov	r0, r5
 800ff3a:	f7fe f805 	bl	800df48 <ucdr_serialize_sequence_uint8_t>
 800ff3e:	4606      	mov	r6, r0
 800ff40:	e7d9      	b.n	800fef6 <uxr_serialize_ObjectVariant.part.0+0x9a>
 800ff42:	bf00      	nop

0800ff44 <uxr_deserialize_DATAWRITER_Representation>:
 800ff44:	b570      	push	{r4, r5, r6, lr}
 800ff46:	4606      	mov	r6, r0
 800ff48:	460d      	mov	r5, r1
 800ff4a:	f7f9 fd87 	bl	8009a5c <ucdr_deserialize_uint8_t>
 800ff4e:	4604      	mov	r4, r0
 800ff50:	b130      	cbz	r0, 800ff60 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800ff52:	782b      	ldrb	r3, [r5, #0]
 800ff54:	2b02      	cmp	r3, #2
 800ff56:	d00c      	beq.n	800ff72 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 800ff58:	2b03      	cmp	r3, #3
 800ff5a:	d012      	beq.n	800ff82 <uxr_deserialize_DATAWRITER_Representation+0x3e>
 800ff5c:	2b01      	cmp	r3, #1
 800ff5e:	d008      	beq.n	800ff72 <uxr_deserialize_DATAWRITER_Representation+0x2e>
 800ff60:	2202      	movs	r2, #2
 800ff62:	f505 7102 	add.w	r1, r5, #520	@ 0x208
 800ff66:	4630      	mov	r0, r6
 800ff68:	f7fd feb2 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 800ff6c:	4020      	ands	r0, r4
 800ff6e:	b2c0      	uxtb	r0, r0
 800ff70:	bd70      	pop	{r4, r5, r6, pc}
 800ff72:	6869      	ldr	r1, [r5, #4]
 800ff74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ff78:	4630      	mov	r0, r6
 800ff7a:	f006 fcb9 	bl	80168f0 <ucdr_deserialize_string>
 800ff7e:	4604      	mov	r4, r0
 800ff80:	e7ee      	b.n	800ff60 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800ff82:	1d2b      	adds	r3, r5, #4
 800ff84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ff88:	f105 0108 	add.w	r1, r5, #8
 800ff8c:	4630      	mov	r0, r6
 800ff8e:	f7fd ffed 	bl	800df6c <ucdr_deserialize_sequence_uint8_t>
 800ff92:	4604      	mov	r4, r0
 800ff94:	e7e4      	b.n	800ff60 <uxr_deserialize_DATAWRITER_Representation+0x1c>
 800ff96:	bf00      	nop

0800ff98 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 800ff98:	b570      	push	{r4, r5, r6, lr}
 800ff9a:	460d      	mov	r5, r1
 800ff9c:	7809      	ldrb	r1, [r1, #0]
 800ff9e:	4606      	mov	r6, r0
 800ffa0:	f7f9 fd18 	bl	80099d4 <ucdr_serialize_bool>
 800ffa4:	782b      	ldrb	r3, [r5, #0]
 800ffa6:	4604      	mov	r4, r0
 800ffa8:	b94b      	cbnz	r3, 800ffbe <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 800ffaa:	7a29      	ldrb	r1, [r5, #8]
 800ffac:	4630      	mov	r0, r6
 800ffae:	f7f9 fd11 	bl	80099d4 <ucdr_serialize_bool>
 800ffb2:	7a2b      	ldrb	r3, [r5, #8]
 800ffb4:	4004      	ands	r4, r0
 800ffb6:	b2e4      	uxtb	r4, r4
 800ffb8:	b943      	cbnz	r3, 800ffcc <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 800ffba:	4620      	mov	r0, r4
 800ffbc:	bd70      	pop	{r4, r5, r6, pc}
 800ffbe:	6869      	ldr	r1, [r5, #4]
 800ffc0:	4630      	mov	r0, r6
 800ffc2:	f006 fc87 	bl	80168d4 <ucdr_serialize_string>
 800ffc6:	4004      	ands	r4, r0
 800ffc8:	b2e4      	uxtb	r4, r4
 800ffca:	e7ee      	b.n	800ffaa <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 800ffcc:	68e9      	ldr	r1, [r5, #12]
 800ffce:	4630      	mov	r0, r6
 800ffd0:	f006 fc80 	bl	80168d4 <ucdr_serialize_string>
 800ffd4:	4004      	ands	r4, r0
 800ffd6:	4620      	mov	r0, r4
 800ffd8:	bd70      	pop	{r4, r5, r6, pc}
 800ffda:	bf00      	nop

0800ffdc <uxr_serialize_OBJK_Topic_Binary>:
 800ffdc:	b570      	push	{r4, r5, r6, lr}
 800ffde:	460d      	mov	r5, r1
 800ffe0:	6809      	ldr	r1, [r1, #0]
 800ffe2:	4606      	mov	r6, r0
 800ffe4:	f006 fc76 	bl	80168d4 <ucdr_serialize_string>
 800ffe8:	7929      	ldrb	r1, [r5, #4]
 800ffea:	4604      	mov	r4, r0
 800ffec:	4630      	mov	r0, r6
 800ffee:	f7f9 fcf1 	bl	80099d4 <ucdr_serialize_bool>
 800fff2:	792b      	ldrb	r3, [r5, #4]
 800fff4:	4004      	ands	r4, r0
 800fff6:	b2e4      	uxtb	r4, r4
 800fff8:	b943      	cbnz	r3, 801000c <uxr_serialize_OBJK_Topic_Binary+0x30>
 800fffa:	7b29      	ldrb	r1, [r5, #12]
 800fffc:	4630      	mov	r0, r6
 800fffe:	f7f9 fce9 	bl	80099d4 <ucdr_serialize_bool>
 8010002:	7b2b      	ldrb	r3, [r5, #12]
 8010004:	4004      	ands	r4, r0
 8010006:	b93b      	cbnz	r3, 8010018 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 8010008:	4620      	mov	r0, r4
 801000a:	bd70      	pop	{r4, r5, r6, pc}
 801000c:	68a9      	ldr	r1, [r5, #8]
 801000e:	4630      	mov	r0, r6
 8010010:	f006 fc60 	bl	80168d4 <ucdr_serialize_string>
 8010014:	4004      	ands	r4, r0
 8010016:	e7f0      	b.n	800fffa <uxr_serialize_OBJK_Topic_Binary+0x1e>
 8010018:	6929      	ldr	r1, [r5, #16]
 801001a:	4630      	mov	r0, r6
 801001c:	f006 fc5a 	bl	80168d4 <ucdr_serialize_string>
 8010020:	4004      	ands	r4, r0
 8010022:	b2e4      	uxtb	r4, r4
 8010024:	4620      	mov	r0, r4
 8010026:	bd70      	pop	{r4, r5, r6, pc}

08010028 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 8010028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801002c:	460c      	mov	r4, r1
 801002e:	7809      	ldrb	r1, [r1, #0]
 8010030:	4606      	mov	r6, r0
 8010032:	f7f9 fccf 	bl	80099d4 <ucdr_serialize_bool>
 8010036:	7823      	ldrb	r3, [r4, #0]
 8010038:	4605      	mov	r5, r0
 801003a:	b96b      	cbnz	r3, 8010058 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 801003c:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 8010040:	4630      	mov	r0, r6
 8010042:	f7f9 fcc7 	bl	80099d4 <ucdr_serialize_bool>
 8010046:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 801004a:	4005      	ands	r5, r0
 801004c:	b2ed      	uxtb	r5, r5
 801004e:	2b00      	cmp	r3, #0
 8010050:	d16a      	bne.n	8010128 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x100>
 8010052:	4628      	mov	r0, r5
 8010054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010058:	6861      	ldr	r1, [r4, #4]
 801005a:	4630      	mov	r0, r6
 801005c:	f7f9 ff04 	bl	8009e68 <ucdr_serialize_uint32_t>
 8010060:	6863      	ldr	r3, [r4, #4]
 8010062:	2b00      	cmp	r3, #0
 8010064:	d06c      	beq.n	8010140 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x118>
 8010066:	2800      	cmp	r0, #0
 8010068:	d068      	beq.n	801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801006a:	68a1      	ldr	r1, [r4, #8]
 801006c:	4630      	mov	r0, r6
 801006e:	f006 fc31 	bl	80168d4 <ucdr_serialize_string>
 8010072:	6862      	ldr	r2, [r4, #4]
 8010074:	2a01      	cmp	r2, #1
 8010076:	d953      	bls.n	8010120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010078:	2800      	cmp	r0, #0
 801007a:	d05f      	beq.n	801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801007c:	68e1      	ldr	r1, [r4, #12]
 801007e:	4630      	mov	r0, r6
 8010080:	f006 fc28 	bl	80168d4 <ucdr_serialize_string>
 8010084:	6862      	ldr	r2, [r4, #4]
 8010086:	2a02      	cmp	r2, #2
 8010088:	d94a      	bls.n	8010120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801008a:	2800      	cmp	r0, #0
 801008c:	d056      	beq.n	801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801008e:	6921      	ldr	r1, [r4, #16]
 8010090:	4630      	mov	r0, r6
 8010092:	f006 fc1f 	bl	80168d4 <ucdr_serialize_string>
 8010096:	6862      	ldr	r2, [r4, #4]
 8010098:	2a03      	cmp	r2, #3
 801009a:	d941      	bls.n	8010120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801009c:	2800      	cmp	r0, #0
 801009e:	d04d      	beq.n	801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80100a0:	6961      	ldr	r1, [r4, #20]
 80100a2:	4630      	mov	r0, r6
 80100a4:	f006 fc16 	bl	80168d4 <ucdr_serialize_string>
 80100a8:	6862      	ldr	r2, [r4, #4]
 80100aa:	2a04      	cmp	r2, #4
 80100ac:	d938      	bls.n	8010120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80100ae:	2800      	cmp	r0, #0
 80100b0:	d044      	beq.n	801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80100b2:	69a1      	ldr	r1, [r4, #24]
 80100b4:	4630      	mov	r0, r6
 80100b6:	f006 fc0d 	bl	80168d4 <ucdr_serialize_string>
 80100ba:	6862      	ldr	r2, [r4, #4]
 80100bc:	2a05      	cmp	r2, #5
 80100be:	d92f      	bls.n	8010120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80100c0:	2800      	cmp	r0, #0
 80100c2:	d03b      	beq.n	801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80100c4:	69e1      	ldr	r1, [r4, #28]
 80100c6:	4630      	mov	r0, r6
 80100c8:	f006 fc04 	bl	80168d4 <ucdr_serialize_string>
 80100cc:	6862      	ldr	r2, [r4, #4]
 80100ce:	2a06      	cmp	r2, #6
 80100d0:	d926      	bls.n	8010120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80100d2:	b398      	cbz	r0, 801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80100d4:	6a21      	ldr	r1, [r4, #32]
 80100d6:	4630      	mov	r0, r6
 80100d8:	f006 fbfc 	bl	80168d4 <ucdr_serialize_string>
 80100dc:	6862      	ldr	r2, [r4, #4]
 80100de:	2a07      	cmp	r2, #7
 80100e0:	d91e      	bls.n	8010120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80100e2:	b358      	cbz	r0, 801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80100e4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80100e6:	4630      	mov	r0, r6
 80100e8:	f006 fbf4 	bl	80168d4 <ucdr_serialize_string>
 80100ec:	6862      	ldr	r2, [r4, #4]
 80100ee:	2a08      	cmp	r2, #8
 80100f0:	d916      	bls.n	8010120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 80100f2:	b318      	cbz	r0, 801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 80100f4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80100f6:	4630      	mov	r0, r6
 80100f8:	f006 fbec 	bl	80168d4 <ucdr_serialize_string>
 80100fc:	6862      	ldr	r2, [r4, #4]
 80100fe:	2a09      	cmp	r2, #9
 8010100:	d90e      	bls.n	8010120 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8010102:	b1d8      	cbz	r0, 801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 8010104:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 8010108:	2709      	movs	r7, #9
 801010a:	e000      	b.n	801010e <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 801010c:	b1b0      	cbz	r0, 801013c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x114>
 801010e:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8010112:	4630      	mov	r0, r6
 8010114:	f006 fbde 	bl	80168d4 <ucdr_serialize_string>
 8010118:	6862      	ldr	r2, [r4, #4]
 801011a:	3701      	adds	r7, #1
 801011c:	4297      	cmp	r7, r2
 801011e:	d3f5      	bcc.n	801010c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8010120:	ea05 0300 	and.w	r3, r5, r0
 8010124:	b2dd      	uxtb	r5, r3
 8010126:	e789      	b.n	801003c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8010128:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801012a:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 801012e:	4630      	mov	r0, r6
 8010130:	f7fd ff0a 	bl	800df48 <ucdr_serialize_sequence_uint8_t>
 8010134:	4005      	ands	r5, r0
 8010136:	4628      	mov	r0, r5
 8010138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801013c:	2500      	movs	r5, #0
 801013e:	e77d      	b.n	801003c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8010140:	4028      	ands	r0, r5
 8010142:	b2c5      	uxtb	r5, r0
 8010144:	e77a      	b.n	801003c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8010146:	bf00      	nop

08010148 <uxr_serialize_OBJK_Publisher_Binary>:
 8010148:	b570      	push	{r4, r5, r6, lr}
 801014a:	460d      	mov	r5, r1
 801014c:	7809      	ldrb	r1, [r1, #0]
 801014e:	4606      	mov	r6, r0
 8010150:	f7f9 fc40 	bl	80099d4 <ucdr_serialize_bool>
 8010154:	782b      	ldrb	r3, [r5, #0]
 8010156:	4604      	mov	r4, r0
 8010158:	b94b      	cbnz	r3, 801016e <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801015a:	7a29      	ldrb	r1, [r5, #8]
 801015c:	4630      	mov	r0, r6
 801015e:	f7f9 fc39 	bl	80099d4 <ucdr_serialize_bool>
 8010162:	7a2b      	ldrb	r3, [r5, #8]
 8010164:	4004      	ands	r4, r0
 8010166:	b2e4      	uxtb	r4, r4
 8010168:	b943      	cbnz	r3, 801017c <uxr_serialize_OBJK_Publisher_Binary+0x34>
 801016a:	4620      	mov	r0, r4
 801016c:	bd70      	pop	{r4, r5, r6, pc}
 801016e:	6869      	ldr	r1, [r5, #4]
 8010170:	4630      	mov	r0, r6
 8010172:	f006 fbaf 	bl	80168d4 <ucdr_serialize_string>
 8010176:	4004      	ands	r4, r0
 8010178:	b2e4      	uxtb	r4, r4
 801017a:	e7ee      	b.n	801015a <uxr_serialize_OBJK_Publisher_Binary+0x12>
 801017c:	f105 010c 	add.w	r1, r5, #12
 8010180:	4630      	mov	r0, r6
 8010182:	f7ff ff51 	bl	8010028 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8010186:	4004      	ands	r4, r0
 8010188:	4620      	mov	r0, r4
 801018a:	bd70      	pop	{r4, r5, r6, pc}

0801018c <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 801018c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010190:	460c      	mov	r4, r1
 8010192:	7809      	ldrb	r1, [r1, #0]
 8010194:	4606      	mov	r6, r0
 8010196:	f7f9 fc1d 	bl	80099d4 <ucdr_serialize_bool>
 801019a:	7823      	ldrb	r3, [r4, #0]
 801019c:	4605      	mov	r5, r0
 801019e:	b96b      	cbnz	r3, 80101bc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 80101a0:	f894 1028 	ldrb.w	r1, [r4, #40]	@ 0x28
 80101a4:	4630      	mov	r0, r6
 80101a6:	f7f9 fc15 	bl	80099d4 <ucdr_serialize_bool>
 80101aa:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80101ae:	4005      	ands	r5, r0
 80101b0:	b2ed      	uxtb	r5, r5
 80101b2:	2b00      	cmp	r3, #0
 80101b4:	d16a      	bne.n	801028c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x100>
 80101b6:	4628      	mov	r0, r5
 80101b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101bc:	6861      	ldr	r1, [r4, #4]
 80101be:	4630      	mov	r0, r6
 80101c0:	f7f9 fe52 	bl	8009e68 <ucdr_serialize_uint32_t>
 80101c4:	6863      	ldr	r3, [r4, #4]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d06c      	beq.n	80102a4 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x118>
 80101ca:	2800      	cmp	r0, #0
 80101cc:	d068      	beq.n	80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80101ce:	68a1      	ldr	r1, [r4, #8]
 80101d0:	4630      	mov	r0, r6
 80101d2:	f006 fb7f 	bl	80168d4 <ucdr_serialize_string>
 80101d6:	6862      	ldr	r2, [r4, #4]
 80101d8:	2a01      	cmp	r2, #1
 80101da:	d953      	bls.n	8010284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80101dc:	2800      	cmp	r0, #0
 80101de:	d05f      	beq.n	80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80101e0:	68e1      	ldr	r1, [r4, #12]
 80101e2:	4630      	mov	r0, r6
 80101e4:	f006 fb76 	bl	80168d4 <ucdr_serialize_string>
 80101e8:	6862      	ldr	r2, [r4, #4]
 80101ea:	2a02      	cmp	r2, #2
 80101ec:	d94a      	bls.n	8010284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 80101ee:	2800      	cmp	r0, #0
 80101f0:	d056      	beq.n	80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 80101f2:	6921      	ldr	r1, [r4, #16]
 80101f4:	4630      	mov	r0, r6
 80101f6:	f006 fb6d 	bl	80168d4 <ucdr_serialize_string>
 80101fa:	6862      	ldr	r2, [r4, #4]
 80101fc:	2a03      	cmp	r2, #3
 80101fe:	d941      	bls.n	8010284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010200:	2800      	cmp	r0, #0
 8010202:	d04d      	beq.n	80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010204:	6961      	ldr	r1, [r4, #20]
 8010206:	4630      	mov	r0, r6
 8010208:	f006 fb64 	bl	80168d4 <ucdr_serialize_string>
 801020c:	6862      	ldr	r2, [r4, #4]
 801020e:	2a04      	cmp	r2, #4
 8010210:	d938      	bls.n	8010284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010212:	2800      	cmp	r0, #0
 8010214:	d044      	beq.n	80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010216:	69a1      	ldr	r1, [r4, #24]
 8010218:	4630      	mov	r0, r6
 801021a:	f006 fb5b 	bl	80168d4 <ucdr_serialize_string>
 801021e:	6862      	ldr	r2, [r4, #4]
 8010220:	2a05      	cmp	r2, #5
 8010222:	d92f      	bls.n	8010284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010224:	2800      	cmp	r0, #0
 8010226:	d03b      	beq.n	80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010228:	69e1      	ldr	r1, [r4, #28]
 801022a:	4630      	mov	r0, r6
 801022c:	f006 fb52 	bl	80168d4 <ucdr_serialize_string>
 8010230:	6862      	ldr	r2, [r4, #4]
 8010232:	2a06      	cmp	r2, #6
 8010234:	d926      	bls.n	8010284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010236:	b398      	cbz	r0, 80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010238:	6a21      	ldr	r1, [r4, #32]
 801023a:	4630      	mov	r0, r6
 801023c:	f006 fb4a 	bl	80168d4 <ucdr_serialize_string>
 8010240:	6862      	ldr	r2, [r4, #4]
 8010242:	2a07      	cmp	r2, #7
 8010244:	d91e      	bls.n	8010284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010246:	b358      	cbz	r0, 80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010248:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 801024a:	4630      	mov	r0, r6
 801024c:	f006 fb42 	bl	80168d4 <ucdr_serialize_string>
 8010250:	6862      	ldr	r2, [r4, #4]
 8010252:	2a08      	cmp	r2, #8
 8010254:	d916      	bls.n	8010284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010256:	b318      	cbz	r0, 80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010258:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 801025a:	4630      	mov	r0, r6
 801025c:	f006 fb3a 	bl	80168d4 <ucdr_serialize_string>
 8010260:	6862      	ldr	r2, [r4, #4]
 8010262:	2a09      	cmp	r2, #9
 8010264:	d90e      	bls.n	8010284 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8010266:	b1d8      	cbz	r0, 80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010268:	f104 0828 	add.w	r8, r4, #40	@ 0x28
 801026c:	2709      	movs	r7, #9
 801026e:	e000      	b.n	8010272 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8010270:	b1b0      	cbz	r0, 80102a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x114>
 8010272:	f858 1f04 	ldr.w	r1, [r8, #4]!
 8010276:	4630      	mov	r0, r6
 8010278:	f006 fb2c 	bl	80168d4 <ucdr_serialize_string>
 801027c:	6862      	ldr	r2, [r4, #4]
 801027e:	3701      	adds	r7, #1
 8010280:	4297      	cmp	r7, r2
 8010282:	d3f5      	bcc.n	8010270 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8010284:	ea05 0300 	and.w	r3, r5, r0
 8010288:	b2dd      	uxtb	r5, r3
 801028a:	e789      	b.n	80101a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801028c:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 801028e:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8010292:	4630      	mov	r0, r6
 8010294:	f7fd fe58 	bl	800df48 <ucdr_serialize_sequence_uint8_t>
 8010298:	4005      	ands	r5, r0
 801029a:	4628      	mov	r0, r5
 801029c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80102a0:	2500      	movs	r5, #0
 80102a2:	e77d      	b.n	80101a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80102a4:	4028      	ands	r0, r5
 80102a6:	b2c5      	uxtb	r5, r0
 80102a8:	e77a      	b.n	80101a0 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 80102aa:	bf00      	nop

080102ac <uxr_serialize_OBJK_Subscriber_Binary>:
 80102ac:	b570      	push	{r4, r5, r6, lr}
 80102ae:	460d      	mov	r5, r1
 80102b0:	7809      	ldrb	r1, [r1, #0]
 80102b2:	4606      	mov	r6, r0
 80102b4:	f7f9 fb8e 	bl	80099d4 <ucdr_serialize_bool>
 80102b8:	782b      	ldrb	r3, [r5, #0]
 80102ba:	4604      	mov	r4, r0
 80102bc:	b94b      	cbnz	r3, 80102d2 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 80102be:	7a29      	ldrb	r1, [r5, #8]
 80102c0:	4630      	mov	r0, r6
 80102c2:	f7f9 fb87 	bl	80099d4 <ucdr_serialize_bool>
 80102c6:	7a2b      	ldrb	r3, [r5, #8]
 80102c8:	4004      	ands	r4, r0
 80102ca:	b2e4      	uxtb	r4, r4
 80102cc:	b943      	cbnz	r3, 80102e0 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 80102ce:	4620      	mov	r0, r4
 80102d0:	bd70      	pop	{r4, r5, r6, pc}
 80102d2:	6869      	ldr	r1, [r5, #4]
 80102d4:	4630      	mov	r0, r6
 80102d6:	f006 fafd 	bl	80168d4 <ucdr_serialize_string>
 80102da:	4004      	ands	r4, r0
 80102dc:	b2e4      	uxtb	r4, r4
 80102de:	e7ee      	b.n	80102be <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 80102e0:	f105 010c 	add.w	r1, r5, #12
 80102e4:	4630      	mov	r0, r6
 80102e6:	f7ff ff51 	bl	801018c <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 80102ea:	4004      	ands	r4, r0
 80102ec:	4620      	mov	r0, r4
 80102ee:	bd70      	pop	{r4, r5, r6, pc}

080102f0 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 80102f0:	b570      	push	{r4, r5, r6, lr}
 80102f2:	460d      	mov	r5, r1
 80102f4:	8809      	ldrh	r1, [r1, #0]
 80102f6:	4606      	mov	r6, r0
 80102f8:	f7f9 fbc6 	bl	8009a88 <ucdr_serialize_uint16_t>
 80102fc:	78a9      	ldrb	r1, [r5, #2]
 80102fe:	4604      	mov	r4, r0
 8010300:	4630      	mov	r0, r6
 8010302:	f7f9 fb67 	bl	80099d4 <ucdr_serialize_bool>
 8010306:	78ab      	ldrb	r3, [r5, #2]
 8010308:	4004      	ands	r4, r0
 801030a:	b2e4      	uxtb	r4, r4
 801030c:	b9b3      	cbnz	r3, 801033c <uxr_serialize_OBJK_Endpoint_QosBinary+0x4c>
 801030e:	79a9      	ldrb	r1, [r5, #6]
 8010310:	4630      	mov	r0, r6
 8010312:	f7f9 fb5f 	bl	80099d4 <ucdr_serialize_bool>
 8010316:	79ab      	ldrb	r3, [r5, #6]
 8010318:	4004      	ands	r4, r0
 801031a:	bb33      	cbnz	r3, 801036a <uxr_serialize_OBJK_Endpoint_QosBinary+0x7a>
 801031c:	7b29      	ldrb	r1, [r5, #12]
 801031e:	4630      	mov	r0, r6
 8010320:	f7f9 fb58 	bl	80099d4 <ucdr_serialize_bool>
 8010324:	7b2b      	ldrb	r3, [r5, #12]
 8010326:	4004      	ands	r4, r0
 8010328:	b9c3      	cbnz	r3, 801035c <uxr_serialize_OBJK_Endpoint_QosBinary+0x6c>
 801032a:	7d29      	ldrb	r1, [r5, #20]
 801032c:	4630      	mov	r0, r6
 801032e:	f7f9 fb51 	bl	80099d4 <ucdr_serialize_bool>
 8010332:	7d2b      	ldrb	r3, [r5, #20]
 8010334:	4004      	ands	r4, r0
 8010336:	b93b      	cbnz	r3, 8010348 <uxr_serialize_OBJK_Endpoint_QosBinary+0x58>
 8010338:	4620      	mov	r0, r4
 801033a:	bd70      	pop	{r4, r5, r6, pc}
 801033c:	88a9      	ldrh	r1, [r5, #4]
 801033e:	4630      	mov	r0, r6
 8010340:	f7f9 fba2 	bl	8009a88 <ucdr_serialize_uint16_t>
 8010344:	4004      	ands	r4, r0
 8010346:	e7e2      	b.n	801030e <uxr_serialize_OBJK_Endpoint_QosBinary+0x1e>
 8010348:	69aa      	ldr	r2, [r5, #24]
 801034a:	f105 011c 	add.w	r1, r5, #28
 801034e:	4630      	mov	r0, r6
 8010350:	f7fd fdfa 	bl	800df48 <ucdr_serialize_sequence_uint8_t>
 8010354:	4004      	ands	r4, r0
 8010356:	b2e4      	uxtb	r4, r4
 8010358:	4620      	mov	r0, r4
 801035a:	bd70      	pop	{r4, r5, r6, pc}
 801035c:	6929      	ldr	r1, [r5, #16]
 801035e:	4630      	mov	r0, r6
 8010360:	f7f9 fd82 	bl	8009e68 <ucdr_serialize_uint32_t>
 8010364:	4004      	ands	r4, r0
 8010366:	b2e4      	uxtb	r4, r4
 8010368:	e7df      	b.n	801032a <uxr_serialize_OBJK_Endpoint_QosBinary+0x3a>
 801036a:	68a9      	ldr	r1, [r5, #8]
 801036c:	4630      	mov	r0, r6
 801036e:	f7f9 fd7b 	bl	8009e68 <ucdr_serialize_uint32_t>
 8010372:	4004      	ands	r4, r0
 8010374:	b2e4      	uxtb	r4, r4
 8010376:	e7d1      	b.n	801031c <uxr_serialize_OBJK_Endpoint_QosBinary+0x2c>

08010378 <uxr_serialize_OBJK_DataReader_Binary>:
 8010378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801037a:	2202      	movs	r2, #2
 801037c:	460c      	mov	r4, r1
 801037e:	4606      	mov	r6, r0
 8010380:	f7fd fc42 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010384:	78a1      	ldrb	r1, [r4, #2]
 8010386:	4605      	mov	r5, r0
 8010388:	4630      	mov	r0, r6
 801038a:	f7f9 fb23 	bl	80099d4 <ucdr_serialize_bool>
 801038e:	78a3      	ldrb	r3, [r4, #2]
 8010390:	4005      	ands	r5, r0
 8010392:	b2ed      	uxtb	r5, r5
 8010394:	b90b      	cbnz	r3, 801039a <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8010396:	4628      	mov	r0, r5
 8010398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801039a:	f104 0108 	add.w	r1, r4, #8
 801039e:	4630      	mov	r0, r6
 80103a0:	f7ff ffa6 	bl	80102f0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 80103a4:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 80103a8:	4607      	mov	r7, r0
 80103aa:	4630      	mov	r0, r6
 80103ac:	f7f9 fb12 	bl	80099d4 <ucdr_serialize_bool>
 80103b0:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 80103b4:	4007      	ands	r7, r0
 80103b6:	b2ff      	uxtb	r7, r7
 80103b8:	b95b      	cbnz	r3, 80103d2 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 80103ba:	f894 1038 	ldrb.w	r1, [r4, #56]	@ 0x38
 80103be:	4630      	mov	r0, r6
 80103c0:	f7f9 fb08 	bl	80099d4 <ucdr_serialize_bool>
 80103c4:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80103c8:	4007      	ands	r7, r0
 80103ca:	b94b      	cbnz	r3, 80103e0 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 80103cc:	403d      	ands	r5, r7
 80103ce:	4628      	mov	r0, r5
 80103d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80103d2:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	@ 0x30
 80103d6:	4630      	mov	r0, r6
 80103d8:	f7f9 ff8a 	bl	800a2f0 <ucdr_serialize_uint64_t>
 80103dc:	4007      	ands	r7, r0
 80103de:	e7ec      	b.n	80103ba <uxr_serialize_OBJK_DataReader_Binary+0x42>
 80103e0:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 80103e2:	4630      	mov	r0, r6
 80103e4:	f006 fa76 	bl	80168d4 <ucdr_serialize_string>
 80103e8:	4007      	ands	r7, r0
 80103ea:	b2ff      	uxtb	r7, r7
 80103ec:	e7ee      	b.n	80103cc <uxr_serialize_OBJK_DataReader_Binary+0x54>
 80103ee:	bf00      	nop

080103f0 <uxr_serialize_OBJK_DataWriter_Binary>:
 80103f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103f2:	2202      	movs	r2, #2
 80103f4:	460d      	mov	r5, r1
 80103f6:	4606      	mov	r6, r0
 80103f8:	f7fd fc06 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 80103fc:	78a9      	ldrb	r1, [r5, #2]
 80103fe:	4604      	mov	r4, r0
 8010400:	4630      	mov	r0, r6
 8010402:	f7f9 fae7 	bl	80099d4 <ucdr_serialize_bool>
 8010406:	78ab      	ldrb	r3, [r5, #2]
 8010408:	4004      	ands	r4, r0
 801040a:	b2e4      	uxtb	r4, r4
 801040c:	b90b      	cbnz	r3, 8010412 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 801040e:	4620      	mov	r0, r4
 8010410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010412:	f105 0108 	add.w	r1, r5, #8
 8010416:	4630      	mov	r0, r6
 8010418:	f7ff ff6a 	bl	80102f0 <uxr_serialize_OBJK_Endpoint_QosBinary>
 801041c:	f895 102c 	ldrb.w	r1, [r5, #44]	@ 0x2c
 8010420:	4607      	mov	r7, r0
 8010422:	4630      	mov	r0, r6
 8010424:	f7f9 fad6 	bl	80099d4 <ucdr_serialize_bool>
 8010428:	f895 302c 	ldrb.w	r3, [r5, #44]	@ 0x2c
 801042c:	4007      	ands	r7, r0
 801042e:	b2ff      	uxtb	r7, r7
 8010430:	b913      	cbnz	r3, 8010438 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8010432:	403c      	ands	r4, r7
 8010434:	4620      	mov	r0, r4
 8010436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010438:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	@ 0x30
 801043c:	4630      	mov	r0, r6
 801043e:	f7f9 ff57 	bl	800a2f0 <ucdr_serialize_uint64_t>
 8010442:	4007      	ands	r7, r0
 8010444:	e7f5      	b.n	8010432 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8010446:	bf00      	nop

08010448 <uxr_deserialize_ObjectVariant>:
 8010448:	b570      	push	{r4, r5, r6, lr}
 801044a:	4605      	mov	r5, r0
 801044c:	460e      	mov	r6, r1
 801044e:	f7f9 fb05 	bl	8009a5c <ucdr_deserialize_uint8_t>
 8010452:	b168      	cbz	r0, 8010470 <uxr_deserialize_ObjectVariant+0x28>
 8010454:	7833      	ldrb	r3, [r6, #0]
 8010456:	3b01      	subs	r3, #1
 8010458:	4604      	mov	r4, r0
 801045a:	2b0d      	cmp	r3, #13
 801045c:	d809      	bhi.n	8010472 <uxr_deserialize_ObjectVariant+0x2a>
 801045e:	e8df f003 	tbb	[pc, r3]
 8010462:	0a64      	.short	0x0a64
 8010464:	0a0a2323 	.word	0x0a0a2323
 8010468:	10080a0a 	.word	0x10080a0a
 801046c:	5e411010 	.word	0x5e411010
 8010470:	2400      	movs	r4, #0
 8010472:	4620      	mov	r0, r4
 8010474:	bd70      	pop	{r4, r5, r6, pc}
 8010476:	1d31      	adds	r1, r6, #4
 8010478:	4628      	mov	r0, r5
 801047a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801047e:	f7ff bd61 	b.w	800ff44 <uxr_deserialize_DATAWRITER_Representation>
 8010482:	1d31      	adds	r1, r6, #4
 8010484:	4628      	mov	r0, r5
 8010486:	f7f9 fae9 	bl	8009a5c <ucdr_deserialize_uint8_t>
 801048a:	2800      	cmp	r0, #0
 801048c:	d0f0      	beq.n	8010470 <uxr_deserialize_ObjectVariant+0x28>
 801048e:	7933      	ldrb	r3, [r6, #4]
 8010490:	2b01      	cmp	r3, #1
 8010492:	d001      	beq.n	8010498 <uxr_deserialize_ObjectVariant+0x50>
 8010494:	2b02      	cmp	r3, #2
 8010496:	d1ec      	bne.n	8010472 <uxr_deserialize_ObjectVariant+0x2a>
 8010498:	68b1      	ldr	r1, [r6, #8]
 801049a:	4628      	mov	r0, r5
 801049c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80104a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80104a4:	f006 ba24 	b.w	80168f0 <ucdr_deserialize_string>
 80104a8:	1d31      	adds	r1, r6, #4
 80104aa:	4628      	mov	r0, r5
 80104ac:	f7f9 fad6 	bl	8009a5c <ucdr_deserialize_uint8_t>
 80104b0:	4604      	mov	r4, r0
 80104b2:	b170      	cbz	r0, 80104d2 <uxr_deserialize_ObjectVariant+0x8a>
 80104b4:	7933      	ldrb	r3, [r6, #4]
 80104b6:	2b02      	cmp	r3, #2
 80104b8:	d053      	beq.n	8010562 <uxr_deserialize_ObjectVariant+0x11a>
 80104ba:	2b03      	cmp	r3, #3
 80104bc:	d109      	bne.n	80104d2 <uxr_deserialize_ObjectVariant+0x8a>
 80104be:	f106 0308 	add.w	r3, r6, #8
 80104c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80104c6:	f106 010c 	add.w	r1, r6, #12
 80104ca:	4628      	mov	r0, r5
 80104cc:	f7fd fd4e 	bl	800df6c <ucdr_deserialize_sequence_uint8_t>
 80104d0:	4604      	mov	r4, r0
 80104d2:	2202      	movs	r2, #2
 80104d4:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 80104d8:	4628      	mov	r0, r5
 80104da:	f7fd fbf9 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 80104de:	4004      	ands	r4, r0
 80104e0:	b2e4      	uxtb	r4, r4
 80104e2:	e7c6      	b.n	8010472 <uxr_deserialize_ObjectVariant+0x2a>
 80104e4:	2204      	movs	r2, #4
 80104e6:	18b1      	adds	r1, r6, r2
 80104e8:	4628      	mov	r0, r5
 80104ea:	f7fd fbf1 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 80104ee:	2202      	movs	r2, #2
 80104f0:	f106 0108 	add.w	r1, r6, #8
 80104f4:	4604      	mov	r4, r0
 80104f6:	4628      	mov	r0, r5
 80104f8:	f7fd fbea 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 80104fc:	2202      	movs	r2, #2
 80104fe:	4004      	ands	r4, r0
 8010500:	f106 010a 	add.w	r1, r6, #10
 8010504:	4628      	mov	r0, r5
 8010506:	f7fd fbe3 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 801050a:	b2e4      	uxtb	r4, r4
 801050c:	4603      	mov	r3, r0
 801050e:	f106 010c 	add.w	r1, r6, #12
 8010512:	4628      	mov	r0, r5
 8010514:	401c      	ands	r4, r3
 8010516:	f7f9 fa73 	bl	8009a00 <ucdr_deserialize_bool>
 801051a:	4004      	ands	r4, r0
 801051c:	e7a9      	b.n	8010472 <uxr_deserialize_ObjectVariant+0x2a>
 801051e:	1d31      	adds	r1, r6, #4
 8010520:	4628      	mov	r0, r5
 8010522:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010526:	f7ff bbc3 	b.w	800fcb0 <uxr_deserialize_CLIENT_Representation>
 801052a:	1d31      	adds	r1, r6, #4
 801052c:	4628      	mov	r0, r5
 801052e:	f7f9 fa95 	bl	8009a5c <ucdr_deserialize_uint8_t>
 8010532:	4604      	mov	r4, r0
 8010534:	b168      	cbz	r0, 8010552 <uxr_deserialize_ObjectVariant+0x10a>
 8010536:	7933      	ldrb	r3, [r6, #4]
 8010538:	2b02      	cmp	r3, #2
 801053a:	d003      	beq.n	8010544 <uxr_deserialize_ObjectVariant+0xfc>
 801053c:	2b03      	cmp	r3, #3
 801053e:	d018      	beq.n	8010572 <uxr_deserialize_ObjectVariant+0x12a>
 8010540:	2b01      	cmp	r3, #1
 8010542:	d106      	bne.n	8010552 <uxr_deserialize_ObjectVariant+0x10a>
 8010544:	68b1      	ldr	r1, [r6, #8]
 8010546:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801054a:	4628      	mov	r0, r5
 801054c:	f006 f9d0 	bl	80168f0 <ucdr_deserialize_string>
 8010550:	4604      	mov	r4, r0
 8010552:	f506 7103 	add.w	r1, r6, #524	@ 0x20c
 8010556:	4628      	mov	r0, r5
 8010558:	f7fa f81c 	bl	800a594 <ucdr_deserialize_int16_t>
 801055c:	4004      	ands	r4, r0
 801055e:	b2e4      	uxtb	r4, r4
 8010560:	e787      	b.n	8010472 <uxr_deserialize_ObjectVariant+0x2a>
 8010562:	68b1      	ldr	r1, [r6, #8]
 8010564:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010568:	4628      	mov	r0, r5
 801056a:	f006 f9c1 	bl	80168f0 <ucdr_deserialize_string>
 801056e:	4604      	mov	r4, r0
 8010570:	e7af      	b.n	80104d2 <uxr_deserialize_ObjectVariant+0x8a>
 8010572:	f106 0308 	add.w	r3, r6, #8
 8010576:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801057a:	f106 010c 	add.w	r1, r6, #12
 801057e:	4628      	mov	r0, r5
 8010580:	f7fd fcf4 	bl	800df6c <ucdr_deserialize_sequence_uint8_t>
 8010584:	4604      	mov	r4, r0
 8010586:	e7e4      	b.n	8010552 <uxr_deserialize_ObjectVariant+0x10a>

08010588 <uxr_deserialize_BaseObjectRequest>:
 8010588:	b570      	push	{r4, r5, r6, lr}
 801058a:	2202      	movs	r2, #2
 801058c:	4605      	mov	r5, r0
 801058e:	460e      	mov	r6, r1
 8010590:	f7fd fb9e 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 8010594:	2202      	movs	r2, #2
 8010596:	4604      	mov	r4, r0
 8010598:	18b1      	adds	r1, r6, r2
 801059a:	4628      	mov	r0, r5
 801059c:	f7fd fb98 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 80105a0:	4020      	ands	r0, r4
 80105a2:	b2c0      	uxtb	r0, r0
 80105a4:	bd70      	pop	{r4, r5, r6, pc}
 80105a6:	bf00      	nop

080105a8 <uxr_serialize_ActivityInfoVariant>:
 80105a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80105ac:	460d      	mov	r5, r1
 80105ae:	7809      	ldrb	r1, [r1, #0]
 80105b0:	4606      	mov	r6, r0
 80105b2:	f7f9 fa3d 	bl	8009a30 <ucdr_serialize_uint8_t>
 80105b6:	b130      	cbz	r0, 80105c6 <uxr_serialize_ActivityInfoVariant+0x1e>
 80105b8:	782b      	ldrb	r3, [r5, #0]
 80105ba:	2b06      	cmp	r3, #6
 80105bc:	d014      	beq.n	80105e8 <uxr_serialize_ActivityInfoVariant+0x40>
 80105be:	2b0d      	cmp	r3, #13
 80105c0:	d019      	beq.n	80105f6 <uxr_serialize_ActivityInfoVariant+0x4e>
 80105c2:	2b05      	cmp	r3, #5
 80105c4:	d001      	beq.n	80105ca <uxr_serialize_ActivityInfoVariant+0x22>
 80105c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80105ca:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80105ce:	4630      	mov	r0, r6
 80105d0:	f7f9 ff56 	bl	800a480 <ucdr_serialize_int16_t>
 80105d4:	e9d5 2304 	ldrd	r2, r3, [r5, #16]
 80105d8:	4604      	mov	r4, r0
 80105da:	4630      	mov	r0, r6
 80105dc:	f7f9 fe88 	bl	800a2f0 <ucdr_serialize_uint64_t>
 80105e0:	4020      	ands	r0, r4
 80105e2:	b2c0      	uxtb	r0, r0
 80105e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80105e8:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80105ec:	4630      	mov	r0, r6
 80105ee:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80105f2:	f7f9 bf45 	b.w	800a480 <ucdr_serialize_int16_t>
 80105f6:	f9b5 1008 	ldrsh.w	r1, [r5, #8]
 80105fa:	4630      	mov	r0, r6
 80105fc:	f7f9 ff40 	bl	800a480 <ucdr_serialize_int16_t>
 8010600:	68e9      	ldr	r1, [r5, #12]
 8010602:	4681      	mov	r9, r0
 8010604:	4630      	mov	r0, r6
 8010606:	f7f9 fc2f 	bl	8009e68 <ucdr_serialize_uint32_t>
 801060a:	68eb      	ldr	r3, [r5, #12]
 801060c:	2b00      	cmp	r3, #0
 801060e:	d051      	beq.n	80106b4 <uxr_serialize_ActivityInfoVariant+0x10c>
 8010610:	b1e8      	cbz	r0, 801064e <uxr_serialize_ActivityInfoVariant+0xa6>
 8010612:	f105 0714 	add.w	r7, r5, #20
 8010616:	f04f 0800 	mov.w	r8, #0
 801061a:	f817 1c04 	ldrb.w	r1, [r7, #-4]
 801061e:	4630      	mov	r0, r6
 8010620:	f7f9 fa06 	bl	8009a30 <ucdr_serialize_uint8_t>
 8010624:	b198      	cbz	r0, 801064e <uxr_serialize_ActivityInfoVariant+0xa6>
 8010626:	f817 3c04 	ldrb.w	r3, [r7, #-4]
 801062a:	2b03      	cmp	r3, #3
 801062c:	d839      	bhi.n	80106a2 <uxr_serialize_ActivityInfoVariant+0xfa>
 801062e:	e8df f003 	tbb	[pc, r3]
 8010632:	1e2b      	.short	0x1e2b
 8010634:	0211      	.short	0x0211
 8010636:	6839      	ldr	r1, [r7, #0]
 8010638:	4630      	mov	r0, r6
 801063a:	f006 f94b 	bl	80168d4 <ucdr_serialize_string>
 801063e:	68eb      	ldr	r3, [r5, #12]
 8010640:	f108 0801 	add.w	r8, r8, #1
 8010644:	4598      	cmp	r8, r3
 8010646:	d231      	bcs.n	80106ac <uxr_serialize_ActivityInfoVariant+0x104>
 8010648:	3718      	adds	r7, #24
 801064a:	2800      	cmp	r0, #0
 801064c:	d1e5      	bne.n	801061a <uxr_serialize_ActivityInfoVariant+0x72>
 801064e:	2000      	movs	r0, #0
 8010650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010654:	2210      	movs	r2, #16
 8010656:	4639      	mov	r1, r7
 8010658:	4630      	mov	r0, r6
 801065a:	f7fd fad5 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 801065e:	6939      	ldr	r1, [r7, #16]
 8010660:	4604      	mov	r4, r0
 8010662:	4630      	mov	r0, r6
 8010664:	f7f9 fc00 	bl	8009e68 <ucdr_serialize_uint32_t>
 8010668:	4020      	ands	r0, r4
 801066a:	b2c0      	uxtb	r0, r0
 801066c:	e7e7      	b.n	801063e <uxr_serialize_ActivityInfoVariant+0x96>
 801066e:	2204      	movs	r2, #4
 8010670:	4639      	mov	r1, r7
 8010672:	4630      	mov	r0, r6
 8010674:	f7fd fac8 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010678:	88b9      	ldrh	r1, [r7, #4]
 801067a:	4604      	mov	r4, r0
 801067c:	4630      	mov	r0, r6
 801067e:	f7f9 fa03 	bl	8009a88 <ucdr_serialize_uint16_t>
 8010682:	4020      	ands	r0, r4
 8010684:	b2c0      	uxtb	r0, r0
 8010686:	e7da      	b.n	801063e <uxr_serialize_ActivityInfoVariant+0x96>
 8010688:	2202      	movs	r2, #2
 801068a:	4639      	mov	r1, r7
 801068c:	4630      	mov	r0, r6
 801068e:	f7fd fabb 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010692:	78b9      	ldrb	r1, [r7, #2]
 8010694:	4604      	mov	r4, r0
 8010696:	4630      	mov	r0, r6
 8010698:	f7f9 f9ca 	bl	8009a30 <ucdr_serialize_uint8_t>
 801069c:	4020      	ands	r0, r4
 801069e:	b2c0      	uxtb	r0, r0
 80106a0:	e7cd      	b.n	801063e <uxr_serialize_ActivityInfoVariant+0x96>
 80106a2:	68eb      	ldr	r3, [r5, #12]
 80106a4:	f108 0801 	add.w	r8, r8, #1
 80106a8:	4598      	cmp	r8, r3
 80106aa:	d308      	bcc.n	80106be <uxr_serialize_ActivityInfoVariant+0x116>
 80106ac:	ea09 0000 	and.w	r0, r9, r0
 80106b0:	b2c0      	uxtb	r0, r0
 80106b2:	e788      	b.n	80105c6 <uxr_serialize_ActivityInfoVariant+0x1e>
 80106b4:	ea09 0900 	and.w	r9, r9, r0
 80106b8:	fa5f f089 	uxtb.w	r0, r9
 80106bc:	e783      	b.n	80105c6 <uxr_serialize_ActivityInfoVariant+0x1e>
 80106be:	3718      	adds	r7, #24
 80106c0:	e7ab      	b.n	801061a <uxr_serialize_ActivityInfoVariant+0x72>
 80106c2:	bf00      	nop

080106c4 <uxr_deserialize_BaseObjectReply>:
 80106c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80106c8:	2202      	movs	r2, #2
 80106ca:	4606      	mov	r6, r0
 80106cc:	460f      	mov	r7, r1
 80106ce:	f7fd faff 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 80106d2:	2202      	movs	r2, #2
 80106d4:	18b9      	adds	r1, r7, r2
 80106d6:	4605      	mov	r5, r0
 80106d8:	4630      	mov	r0, r6
 80106da:	f7fd faf9 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 80106de:	1d39      	adds	r1, r7, #4
 80106e0:	4680      	mov	r8, r0
 80106e2:	4630      	mov	r0, r6
 80106e4:	f7f9 f9ba 	bl	8009a5c <ucdr_deserialize_uint8_t>
 80106e8:	1d79      	adds	r1, r7, #5
 80106ea:	4604      	mov	r4, r0
 80106ec:	4630      	mov	r0, r6
 80106ee:	f7f9 f9b5 	bl	8009a5c <ucdr_deserialize_uint8_t>
 80106f2:	ea05 0508 	and.w	r5, r5, r8
 80106f6:	402c      	ands	r4, r5
 80106f8:	4020      	ands	r0, r4
 80106fa:	b2c0      	uxtb	r0, r0
 80106fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010700 <uxr_serialize_ReadSpecification>:
 8010700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010704:	460d      	mov	r5, r1
 8010706:	7809      	ldrb	r1, [r1, #0]
 8010708:	4606      	mov	r6, r0
 801070a:	f7f9 f991 	bl	8009a30 <ucdr_serialize_uint8_t>
 801070e:	7869      	ldrb	r1, [r5, #1]
 8010710:	4604      	mov	r4, r0
 8010712:	4630      	mov	r0, r6
 8010714:	f7f9 f98c 	bl	8009a30 <ucdr_serialize_uint8_t>
 8010718:	78a9      	ldrb	r1, [r5, #2]
 801071a:	4004      	ands	r4, r0
 801071c:	4630      	mov	r0, r6
 801071e:	f7f9 f959 	bl	80099d4 <ucdr_serialize_bool>
 8010722:	78ab      	ldrb	r3, [r5, #2]
 8010724:	b2e4      	uxtb	r4, r4
 8010726:	4004      	ands	r4, r0
 8010728:	b94b      	cbnz	r3, 801073e <uxr_serialize_ReadSpecification+0x3e>
 801072a:	7a29      	ldrb	r1, [r5, #8]
 801072c:	4630      	mov	r0, r6
 801072e:	f7f9 f951 	bl	80099d4 <ucdr_serialize_bool>
 8010732:	7a2b      	ldrb	r3, [r5, #8]
 8010734:	4004      	ands	r4, r0
 8010736:	b943      	cbnz	r3, 801074a <uxr_serialize_ReadSpecification+0x4a>
 8010738:	4620      	mov	r0, r4
 801073a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801073e:	6869      	ldr	r1, [r5, #4]
 8010740:	4630      	mov	r0, r6
 8010742:	f006 f8c7 	bl	80168d4 <ucdr_serialize_string>
 8010746:	4004      	ands	r4, r0
 8010748:	e7ef      	b.n	801072a <uxr_serialize_ReadSpecification+0x2a>
 801074a:	8969      	ldrh	r1, [r5, #10]
 801074c:	4630      	mov	r0, r6
 801074e:	f7f9 f99b 	bl	8009a88 <ucdr_serialize_uint16_t>
 8010752:	89a9      	ldrh	r1, [r5, #12]
 8010754:	4607      	mov	r7, r0
 8010756:	4630      	mov	r0, r6
 8010758:	f7f9 f996 	bl	8009a88 <ucdr_serialize_uint16_t>
 801075c:	89e9      	ldrh	r1, [r5, #14]
 801075e:	4007      	ands	r7, r0
 8010760:	4630      	mov	r0, r6
 8010762:	f7f9 f991 	bl	8009a88 <ucdr_serialize_uint16_t>
 8010766:	8a29      	ldrh	r1, [r5, #16]
 8010768:	4680      	mov	r8, r0
 801076a:	4630      	mov	r0, r6
 801076c:	f7f9 f98c 	bl	8009a88 <ucdr_serialize_uint16_t>
 8010770:	b2ff      	uxtb	r7, r7
 8010772:	ea04 0507 	and.w	r5, r4, r7
 8010776:	ea05 0508 	and.w	r5, r5, r8
 801077a:	ea00 0405 	and.w	r4, r0, r5
 801077e:	4620      	mov	r0, r4
 8010780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010784 <uxr_serialize_CREATE_CLIENT_Payload>:
 8010784:	f7ff ba3a 	b.w	800fbfc <uxr_serialize_CLIENT_Representation>

08010788 <uxr_serialize_CREATE_Payload>:
 8010788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801078a:	2202      	movs	r2, #2
 801078c:	4606      	mov	r6, r0
 801078e:	460d      	mov	r5, r1
 8010790:	f7fd fa3a 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010794:	2202      	movs	r2, #2
 8010796:	18a9      	adds	r1, r5, r2
 8010798:	4604      	mov	r4, r0
 801079a:	4630      	mov	r0, r6
 801079c:	f7fd fa34 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 80107a0:	7929      	ldrb	r1, [r5, #4]
 80107a2:	4607      	mov	r7, r0
 80107a4:	4630      	mov	r0, r6
 80107a6:	f7f9 f943 	bl	8009a30 <ucdr_serialize_uint8_t>
 80107aa:	b170      	cbz	r0, 80107ca <uxr_serialize_CREATE_Payload+0x42>
 80107ac:	792b      	ldrb	r3, [r5, #4]
 80107ae:	403c      	ands	r4, r7
 80107b0:	3b01      	subs	r3, #1
 80107b2:	b2e4      	uxtb	r4, r4
 80107b4:	2b0d      	cmp	r3, #13
 80107b6:	d809      	bhi.n	80107cc <uxr_serialize_CREATE_Payload+0x44>
 80107b8:	e8df f003 	tbb	[pc, r3]
 80107bc:	23230a3e 	.word	0x23230a3e
 80107c0:	0a0a0a0a 	.word	0x0a0a0a0a
 80107c4:	12121208 	.word	0x12121208
 80107c8:	5f58      	.short	0x5f58
 80107ca:	2400      	movs	r4, #0
 80107cc:	4620      	mov	r0, r4
 80107ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80107d0:	f105 0108 	add.w	r1, r5, #8
 80107d4:	4630      	mov	r0, r6
 80107d6:	f7ff fb19 	bl	800fe0c <uxr_serialize_DATAWRITER_Representation>
 80107da:	4004      	ands	r4, r0
 80107dc:	4620      	mov	r0, r4
 80107de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80107e0:	7a29      	ldrb	r1, [r5, #8]
 80107e2:	4630      	mov	r0, r6
 80107e4:	f7f9 f924 	bl	8009a30 <ucdr_serialize_uint8_t>
 80107e8:	2800      	cmp	r0, #0
 80107ea:	d0ee      	beq.n	80107ca <uxr_serialize_CREATE_Payload+0x42>
 80107ec:	7a2b      	ldrb	r3, [r5, #8]
 80107ee:	2b01      	cmp	r3, #1
 80107f0:	d001      	beq.n	80107f6 <uxr_serialize_CREATE_Payload+0x6e>
 80107f2:	2b02      	cmp	r3, #2
 80107f4:	d1ea      	bne.n	80107cc <uxr_serialize_CREATE_Payload+0x44>
 80107f6:	68e9      	ldr	r1, [r5, #12]
 80107f8:	4630      	mov	r0, r6
 80107fa:	f006 f86b 	bl	80168d4 <ucdr_serialize_string>
 80107fe:	4004      	ands	r4, r0
 8010800:	e7e4      	b.n	80107cc <uxr_serialize_CREATE_Payload+0x44>
 8010802:	7a29      	ldrb	r1, [r5, #8]
 8010804:	4630      	mov	r0, r6
 8010806:	f7f9 f913 	bl	8009a30 <ucdr_serialize_uint8_t>
 801080a:	4607      	mov	r7, r0
 801080c:	b158      	cbz	r0, 8010826 <uxr_serialize_CREATE_Payload+0x9e>
 801080e:	7a2b      	ldrb	r3, [r5, #8]
 8010810:	2b02      	cmp	r3, #2
 8010812:	d039      	beq.n	8010888 <uxr_serialize_CREATE_Payload+0x100>
 8010814:	2b03      	cmp	r3, #3
 8010816:	d106      	bne.n	8010826 <uxr_serialize_CREATE_Payload+0x9e>
 8010818:	68ea      	ldr	r2, [r5, #12]
 801081a:	f105 0110 	add.w	r1, r5, #16
 801081e:	4630      	mov	r0, r6
 8010820:	f7fd fb92 	bl	800df48 <ucdr_serialize_sequence_uint8_t>
 8010824:	4607      	mov	r7, r0
 8010826:	2202      	movs	r2, #2
 8010828:	f505 7104 	add.w	r1, r5, #528	@ 0x210
 801082c:	4630      	mov	r0, r6
 801082e:	f7fd f9eb 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010832:	4038      	ands	r0, r7
 8010834:	4004      	ands	r4, r0
 8010836:	e7c9      	b.n	80107cc <uxr_serialize_CREATE_Payload+0x44>
 8010838:	7a29      	ldrb	r1, [r5, #8]
 801083a:	4630      	mov	r0, r6
 801083c:	f7f9 f8f8 	bl	8009a30 <ucdr_serialize_uint8_t>
 8010840:	4607      	mov	r7, r0
 8010842:	b158      	cbz	r0, 801085c <uxr_serialize_CREATE_Payload+0xd4>
 8010844:	7a2b      	ldrb	r3, [r5, #8]
 8010846:	2b02      	cmp	r3, #2
 8010848:	d003      	beq.n	8010852 <uxr_serialize_CREATE_Payload+0xca>
 801084a:	2b03      	cmp	r3, #3
 801084c:	d022      	beq.n	8010894 <uxr_serialize_CREATE_Payload+0x10c>
 801084e:	2b01      	cmp	r3, #1
 8010850:	d104      	bne.n	801085c <uxr_serialize_CREATE_Payload+0xd4>
 8010852:	68e9      	ldr	r1, [r5, #12]
 8010854:	4630      	mov	r0, r6
 8010856:	f006 f83d 	bl	80168d4 <ucdr_serialize_string>
 801085a:	4607      	mov	r7, r0
 801085c:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	@ 0x210
 8010860:	4630      	mov	r0, r6
 8010862:	f7f9 fe0d 	bl	800a480 <ucdr_serialize_int16_t>
 8010866:	4038      	ands	r0, r7
 8010868:	4004      	ands	r4, r0
 801086a:	e7af      	b.n	80107cc <uxr_serialize_CREATE_Payload+0x44>
 801086c:	f105 0108 	add.w	r1, r5, #8
 8010870:	4630      	mov	r0, r6
 8010872:	f7ff fa81 	bl	800fd78 <uxr_serialize_AGENT_Representation>
 8010876:	4004      	ands	r4, r0
 8010878:	e7a8      	b.n	80107cc <uxr_serialize_CREATE_Payload+0x44>
 801087a:	f105 0108 	add.w	r1, r5, #8
 801087e:	4630      	mov	r0, r6
 8010880:	f7ff f9bc 	bl	800fbfc <uxr_serialize_CLIENT_Representation>
 8010884:	4004      	ands	r4, r0
 8010886:	e7a1      	b.n	80107cc <uxr_serialize_CREATE_Payload+0x44>
 8010888:	68e9      	ldr	r1, [r5, #12]
 801088a:	4630      	mov	r0, r6
 801088c:	f006 f822 	bl	80168d4 <ucdr_serialize_string>
 8010890:	4607      	mov	r7, r0
 8010892:	e7c8      	b.n	8010826 <uxr_serialize_CREATE_Payload+0x9e>
 8010894:	68ea      	ldr	r2, [r5, #12]
 8010896:	f105 0110 	add.w	r1, r5, #16
 801089a:	4630      	mov	r0, r6
 801089c:	f7fd fb54 	bl	800df48 <ucdr_serialize_sequence_uint8_t>
 80108a0:	4607      	mov	r7, r0
 80108a2:	e7db      	b.n	801085c <uxr_serialize_CREATE_Payload+0xd4>

080108a4 <uxr_deserialize_GET_INFO_Payload>:
 80108a4:	b570      	push	{r4, r5, r6, lr}
 80108a6:	2202      	movs	r2, #2
 80108a8:	4605      	mov	r5, r0
 80108aa:	460e      	mov	r6, r1
 80108ac:	f7fd fa10 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 80108b0:	2202      	movs	r2, #2
 80108b2:	18b1      	adds	r1, r6, r2
 80108b4:	4604      	mov	r4, r0
 80108b6:	4628      	mov	r0, r5
 80108b8:	f7fd fa0a 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 80108bc:	1d31      	adds	r1, r6, #4
 80108be:	4004      	ands	r4, r0
 80108c0:	4628      	mov	r0, r5
 80108c2:	f7f9 fbfb 	bl	800a0bc <ucdr_deserialize_uint32_t>
 80108c6:	b2e4      	uxtb	r4, r4
 80108c8:	4020      	ands	r0, r4
 80108ca:	bd70      	pop	{r4, r5, r6, pc}

080108cc <uxr_serialize_DELETE_Payload>:
 80108cc:	b570      	push	{r4, r5, r6, lr}
 80108ce:	2202      	movs	r2, #2
 80108d0:	4605      	mov	r5, r0
 80108d2:	460e      	mov	r6, r1
 80108d4:	f7fd f998 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 80108d8:	2202      	movs	r2, #2
 80108da:	4604      	mov	r4, r0
 80108dc:	18b1      	adds	r1, r6, r2
 80108de:	4628      	mov	r0, r5
 80108e0:	f7fd f992 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 80108e4:	4020      	ands	r0, r4
 80108e6:	b2c0      	uxtb	r0, r0
 80108e8:	bd70      	pop	{r4, r5, r6, pc}
 80108ea:	bf00      	nop

080108ec <uxr_deserialize_STATUS_AGENT_Payload>:
 80108ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80108f0:	4605      	mov	r5, r0
 80108f2:	460e      	mov	r6, r1
 80108f4:	f7f9 f8b2 	bl	8009a5c <ucdr_deserialize_uint8_t>
 80108f8:	1c71      	adds	r1, r6, #1
 80108fa:	4604      	mov	r4, r0
 80108fc:	4628      	mov	r0, r5
 80108fe:	f7f9 f8ad 	bl	8009a5c <ucdr_deserialize_uint8_t>
 8010902:	2204      	movs	r2, #4
 8010904:	18b1      	adds	r1, r6, r2
 8010906:	4681      	mov	r9, r0
 8010908:	4628      	mov	r0, r5
 801090a:	f7fd f9e1 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 801090e:	f106 0108 	add.w	r1, r6, #8
 8010912:	4680      	mov	r8, r0
 8010914:	2202      	movs	r2, #2
 8010916:	4628      	mov	r0, r5
 8010918:	f7fd f9da 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 801091c:	2202      	movs	r2, #2
 801091e:	f106 010a 	add.w	r1, r6, #10
 8010922:	4607      	mov	r7, r0
 8010924:	4628      	mov	r0, r5
 8010926:	f7fd f9d3 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 801092a:	ea04 0409 	and.w	r4, r4, r9
 801092e:	4603      	mov	r3, r0
 8010930:	f106 010c 	add.w	r1, r6, #12
 8010934:	4628      	mov	r0, r5
 8010936:	b2e4      	uxtb	r4, r4
 8010938:	461d      	mov	r5, r3
 801093a:	ea04 0408 	and.w	r4, r4, r8
 801093e:	f7f9 f85f 	bl	8009a00 <ucdr_deserialize_bool>
 8010942:	4027      	ands	r7, r4
 8010944:	403d      	ands	r5, r7
 8010946:	4028      	ands	r0, r5
 8010948:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801094c <uxr_deserialize_STATUS_Payload>:
 801094c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010950:	2202      	movs	r2, #2
 8010952:	4606      	mov	r6, r0
 8010954:	460f      	mov	r7, r1
 8010956:	f7fd f9bb 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 801095a:	2202      	movs	r2, #2
 801095c:	18b9      	adds	r1, r7, r2
 801095e:	4605      	mov	r5, r0
 8010960:	4630      	mov	r0, r6
 8010962:	f7fd f9b5 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 8010966:	1d39      	adds	r1, r7, #4
 8010968:	4680      	mov	r8, r0
 801096a:	4630      	mov	r0, r6
 801096c:	f7f9 f876 	bl	8009a5c <ucdr_deserialize_uint8_t>
 8010970:	1d79      	adds	r1, r7, #5
 8010972:	4604      	mov	r4, r0
 8010974:	4630      	mov	r0, r6
 8010976:	f7f9 f871 	bl	8009a5c <ucdr_deserialize_uint8_t>
 801097a:	ea05 0508 	and.w	r5, r5, r8
 801097e:	402c      	ands	r4, r5
 8010980:	4020      	ands	r0, r4
 8010982:	b2c0      	uxtb	r0, r0
 8010984:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010988 <uxr_serialize_INFO_Payload>:
 8010988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801098c:	2202      	movs	r2, #2
 801098e:	460c      	mov	r4, r1
 8010990:	4605      	mov	r5, r0
 8010992:	f7fd f939 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010996:	2202      	movs	r2, #2
 8010998:	18a1      	adds	r1, r4, r2
 801099a:	4680      	mov	r8, r0
 801099c:	4628      	mov	r0, r5
 801099e:	f7fd f933 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 80109a2:	7921      	ldrb	r1, [r4, #4]
 80109a4:	4607      	mov	r7, r0
 80109a6:	4628      	mov	r0, r5
 80109a8:	f7f9 f842 	bl	8009a30 <ucdr_serialize_uint8_t>
 80109ac:	7961      	ldrb	r1, [r4, #5]
 80109ae:	4606      	mov	r6, r0
 80109b0:	4628      	mov	r0, r5
 80109b2:	f7f9 f83d 	bl	8009a30 <ucdr_serialize_uint8_t>
 80109b6:	ea08 0807 	and.w	r8, r8, r7
 80109ba:	ea06 0608 	and.w	r6, r6, r8
 80109be:	ea00 0706 	and.w	r7, r0, r6
 80109c2:	7a21      	ldrb	r1, [r4, #8]
 80109c4:	4628      	mov	r0, r5
 80109c6:	f7f9 f805 	bl	80099d4 <ucdr_serialize_bool>
 80109ca:	7a23      	ldrb	r3, [r4, #8]
 80109cc:	b2ff      	uxtb	r7, r7
 80109ce:	4606      	mov	r6, r0
 80109d0:	b96b      	cbnz	r3, 80109ee <uxr_serialize_INFO_Payload+0x66>
 80109d2:	f894 121c 	ldrb.w	r1, [r4, #540]	@ 0x21c
 80109d6:	4628      	mov	r0, r5
 80109d8:	f7f8 fffc 	bl	80099d4 <ucdr_serialize_bool>
 80109dc:	f894 321c 	ldrb.w	r3, [r4, #540]	@ 0x21c
 80109e0:	4030      	ands	r0, r6
 80109e2:	b2c6      	uxtb	r6, r0
 80109e4:	b983      	cbnz	r3, 8010a08 <uxr_serialize_INFO_Payload+0x80>
 80109e6:	ea06 0007 	and.w	r0, r6, r7
 80109ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80109ee:	7b21      	ldrb	r1, [r4, #12]
 80109f0:	4628      	mov	r0, r5
 80109f2:	f7f9 f81d 	bl	8009a30 <ucdr_serialize_uint8_t>
 80109f6:	b188      	cbz	r0, 8010a1c <uxr_serialize_INFO_Payload+0x94>
 80109f8:	f104 010c 	add.w	r1, r4, #12
 80109fc:	4628      	mov	r0, r5
 80109fe:	f7ff fa2d 	bl	800fe5c <uxr_serialize_ObjectVariant.part.0>
 8010a02:	4030      	ands	r0, r6
 8010a04:	b2c6      	uxtb	r6, r0
 8010a06:	e7e4      	b.n	80109d2 <uxr_serialize_INFO_Payload+0x4a>
 8010a08:	f504 7108 	add.w	r1, r4, #544	@ 0x220
 8010a0c:	4628      	mov	r0, r5
 8010a0e:	f7ff fdcb 	bl	80105a8 <uxr_serialize_ActivityInfoVariant>
 8010a12:	4006      	ands	r6, r0
 8010a14:	ea06 0007 	and.w	r0, r6, r7
 8010a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a1c:	4606      	mov	r6, r0
 8010a1e:	e7d8      	b.n	80109d2 <uxr_serialize_INFO_Payload+0x4a>

08010a20 <uxr_serialize_READ_DATA_Payload>:
 8010a20:	b570      	push	{r4, r5, r6, lr}
 8010a22:	2202      	movs	r2, #2
 8010a24:	4605      	mov	r5, r0
 8010a26:	460e      	mov	r6, r1
 8010a28:	f7fd f8ee 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010a2c:	2202      	movs	r2, #2
 8010a2e:	18b1      	adds	r1, r6, r2
 8010a30:	4604      	mov	r4, r0
 8010a32:	4628      	mov	r0, r5
 8010a34:	f7fd f8e8 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010a38:	1d31      	adds	r1, r6, #4
 8010a3a:	4004      	ands	r4, r0
 8010a3c:	4628      	mov	r0, r5
 8010a3e:	f7ff fe5f 	bl	8010700 <uxr_serialize_ReadSpecification>
 8010a42:	b2e4      	uxtb	r4, r4
 8010a44:	4020      	ands	r0, r4
 8010a46:	bd70      	pop	{r4, r5, r6, pc}

08010a48 <uxr_serialize_WRITE_DATA_Payload_Data>:
 8010a48:	b570      	push	{r4, r5, r6, lr}
 8010a4a:	2202      	movs	r2, #2
 8010a4c:	4605      	mov	r5, r0
 8010a4e:	460e      	mov	r6, r1
 8010a50:	f7fd f8da 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010a54:	2202      	movs	r2, #2
 8010a56:	4604      	mov	r4, r0
 8010a58:	18b1      	adds	r1, r6, r2
 8010a5a:	4628      	mov	r0, r5
 8010a5c:	f7fd f8d4 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010a60:	4020      	ands	r0, r4
 8010a62:	b2c0      	uxtb	r0, r0
 8010a64:	bd70      	pop	{r4, r5, r6, pc}
 8010a66:	bf00      	nop

08010a68 <uxr_serialize_ACKNACK_Payload>:
 8010a68:	b570      	push	{r4, r5, r6, lr}
 8010a6a:	460c      	mov	r4, r1
 8010a6c:	460e      	mov	r6, r1
 8010a6e:	f834 1b02 	ldrh.w	r1, [r4], #2
 8010a72:	4605      	mov	r5, r0
 8010a74:	f7f9 f808 	bl	8009a88 <ucdr_serialize_uint16_t>
 8010a78:	2202      	movs	r2, #2
 8010a7a:	4621      	mov	r1, r4
 8010a7c:	4604      	mov	r4, r0
 8010a7e:	4628      	mov	r0, r5
 8010a80:	f7fd f8c2 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010a84:	7931      	ldrb	r1, [r6, #4]
 8010a86:	4004      	ands	r4, r0
 8010a88:	4628      	mov	r0, r5
 8010a8a:	f7f8 ffd1 	bl	8009a30 <ucdr_serialize_uint8_t>
 8010a8e:	b2e4      	uxtb	r4, r4
 8010a90:	4020      	ands	r0, r4
 8010a92:	bd70      	pop	{r4, r5, r6, pc}

08010a94 <uxr_deserialize_ACKNACK_Payload>:
 8010a94:	b570      	push	{r4, r5, r6, lr}
 8010a96:	4605      	mov	r5, r0
 8010a98:	460e      	mov	r6, r1
 8010a9a:	f7f9 f8f9 	bl	8009c90 <ucdr_deserialize_uint16_t>
 8010a9e:	2202      	movs	r2, #2
 8010aa0:	18b1      	adds	r1, r6, r2
 8010aa2:	4604      	mov	r4, r0
 8010aa4:	4628      	mov	r0, r5
 8010aa6:	f7fd f913 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 8010aaa:	1d31      	adds	r1, r6, #4
 8010aac:	4004      	ands	r4, r0
 8010aae:	4628      	mov	r0, r5
 8010ab0:	f7f8 ffd4 	bl	8009a5c <ucdr_deserialize_uint8_t>
 8010ab4:	b2e4      	uxtb	r4, r4
 8010ab6:	4020      	ands	r0, r4
 8010ab8:	bd70      	pop	{r4, r5, r6, pc}
 8010aba:	bf00      	nop

08010abc <uxr_serialize_HEARTBEAT_Payload>:
 8010abc:	b570      	push	{r4, r5, r6, lr}
 8010abe:	460d      	mov	r5, r1
 8010ac0:	8809      	ldrh	r1, [r1, #0]
 8010ac2:	4606      	mov	r6, r0
 8010ac4:	f7f8 ffe0 	bl	8009a88 <ucdr_serialize_uint16_t>
 8010ac8:	8869      	ldrh	r1, [r5, #2]
 8010aca:	4604      	mov	r4, r0
 8010acc:	4630      	mov	r0, r6
 8010ace:	f7f8 ffdb 	bl	8009a88 <ucdr_serialize_uint16_t>
 8010ad2:	7929      	ldrb	r1, [r5, #4]
 8010ad4:	4004      	ands	r4, r0
 8010ad6:	4630      	mov	r0, r6
 8010ad8:	f7f8 ffaa 	bl	8009a30 <ucdr_serialize_uint8_t>
 8010adc:	b2e4      	uxtb	r4, r4
 8010ade:	4020      	ands	r0, r4
 8010ae0:	bd70      	pop	{r4, r5, r6, pc}
 8010ae2:	bf00      	nop

08010ae4 <uxr_deserialize_HEARTBEAT_Payload>:
 8010ae4:	b570      	push	{r4, r5, r6, lr}
 8010ae6:	4605      	mov	r5, r0
 8010ae8:	460e      	mov	r6, r1
 8010aea:	f7f9 f8d1 	bl	8009c90 <ucdr_deserialize_uint16_t>
 8010aee:	1cb1      	adds	r1, r6, #2
 8010af0:	4604      	mov	r4, r0
 8010af2:	4628      	mov	r0, r5
 8010af4:	f7f9 f8cc 	bl	8009c90 <ucdr_deserialize_uint16_t>
 8010af8:	1d31      	adds	r1, r6, #4
 8010afa:	4004      	ands	r4, r0
 8010afc:	4628      	mov	r0, r5
 8010afe:	f7f8 ffad 	bl	8009a5c <ucdr_deserialize_uint8_t>
 8010b02:	b2e4      	uxtb	r4, r4
 8010b04:	4020      	ands	r0, r4
 8010b06:	bd70      	pop	{r4, r5, r6, pc}

08010b08 <uxr_serialize_TIMESTAMP_Payload>:
 8010b08:	b570      	push	{r4, r5, r6, lr}
 8010b0a:	460d      	mov	r5, r1
 8010b0c:	6809      	ldr	r1, [r1, #0]
 8010b0e:	4606      	mov	r6, r0
 8010b10:	f7f9 fdbc 	bl	800a68c <ucdr_serialize_int32_t>
 8010b14:	6869      	ldr	r1, [r5, #4]
 8010b16:	4604      	mov	r4, r0
 8010b18:	4630      	mov	r0, r6
 8010b1a:	f7f9 f9a5 	bl	8009e68 <ucdr_serialize_uint32_t>
 8010b1e:	4020      	ands	r0, r4
 8010b20:	b2c0      	uxtb	r0, r0
 8010b22:	bd70      	pop	{r4, r5, r6, pc}

08010b24 <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 8010b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b28:	4605      	mov	r5, r0
 8010b2a:	460e      	mov	r6, r1
 8010b2c:	f7f9 fe48 	bl	800a7c0 <ucdr_deserialize_int32_t>
 8010b30:	1d31      	adds	r1, r6, #4
 8010b32:	4607      	mov	r7, r0
 8010b34:	4628      	mov	r0, r5
 8010b36:	f7f9 fac1 	bl	800a0bc <ucdr_deserialize_uint32_t>
 8010b3a:	f106 0108 	add.w	r1, r6, #8
 8010b3e:	4680      	mov	r8, r0
 8010b40:	4628      	mov	r0, r5
 8010b42:	f7f9 fe3d 	bl	800a7c0 <ucdr_deserialize_int32_t>
 8010b46:	f106 010c 	add.w	r1, r6, #12
 8010b4a:	4604      	mov	r4, r0
 8010b4c:	4628      	mov	r0, r5
 8010b4e:	f7f9 fab5 	bl	800a0bc <ucdr_deserialize_uint32_t>
 8010b52:	ea07 0708 	and.w	r7, r7, r8
 8010b56:	403c      	ands	r4, r7
 8010b58:	f106 0110 	add.w	r1, r6, #16
 8010b5c:	4004      	ands	r4, r0
 8010b5e:	4628      	mov	r0, r5
 8010b60:	f7f9 fe2e 	bl	800a7c0 <ucdr_deserialize_int32_t>
 8010b64:	f106 0114 	add.w	r1, r6, #20
 8010b68:	4607      	mov	r7, r0
 8010b6a:	4628      	mov	r0, r5
 8010b6c:	f7f9 faa6 	bl	800a0bc <ucdr_deserialize_uint32_t>
 8010b70:	b2e4      	uxtb	r4, r4
 8010b72:	403c      	ands	r4, r7
 8010b74:	4020      	ands	r0, r4
 8010b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b7a:	bf00      	nop

08010b7c <uxr_serialize_SampleIdentity>:
 8010b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b80:	220c      	movs	r2, #12
 8010b82:	4604      	mov	r4, r0
 8010b84:	460d      	mov	r5, r1
 8010b86:	f7fd f83f 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010b8a:	2203      	movs	r2, #3
 8010b8c:	f105 010c 	add.w	r1, r5, #12
 8010b90:	4680      	mov	r8, r0
 8010b92:	4620      	mov	r0, r4
 8010b94:	f7fd f838 	bl	800dc08 <ucdr_serialize_array_uint8_t>
 8010b98:	7be9      	ldrb	r1, [r5, #15]
 8010b9a:	4681      	mov	r9, r0
 8010b9c:	4620      	mov	r0, r4
 8010b9e:	f7f8 ff47 	bl	8009a30 <ucdr_serialize_uint8_t>
 8010ba2:	6929      	ldr	r1, [r5, #16]
 8010ba4:	4607      	mov	r7, r0
 8010ba6:	4620      	mov	r0, r4
 8010ba8:	f7f9 fd70 	bl	800a68c <ucdr_serialize_int32_t>
 8010bac:	6969      	ldr	r1, [r5, #20]
 8010bae:	4606      	mov	r6, r0
 8010bb0:	4620      	mov	r0, r4
 8010bb2:	f7f9 f959 	bl	8009e68 <ucdr_serialize_uint32_t>
 8010bb6:	ea08 0809 	and.w	r8, r8, r9
 8010bba:	ea07 0708 	and.w	r7, r7, r8
 8010bbe:	403e      	ands	r6, r7
 8010bc0:	4030      	ands	r0, r6
 8010bc2:	b2c0      	uxtb	r0, r0
 8010bc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08010bc8 <uxr_deserialize_SampleIdentity>:
 8010bc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010bcc:	220c      	movs	r2, #12
 8010bce:	4604      	mov	r4, r0
 8010bd0:	460d      	mov	r5, r1
 8010bd2:	f7fd f87d 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 8010bd6:	2203      	movs	r2, #3
 8010bd8:	f105 010c 	add.w	r1, r5, #12
 8010bdc:	4680      	mov	r8, r0
 8010bde:	4620      	mov	r0, r4
 8010be0:	f7fd f876 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 8010be4:	f105 010f 	add.w	r1, r5, #15
 8010be8:	4681      	mov	r9, r0
 8010bea:	4620      	mov	r0, r4
 8010bec:	f7f8 ff36 	bl	8009a5c <ucdr_deserialize_uint8_t>
 8010bf0:	f105 0110 	add.w	r1, r5, #16
 8010bf4:	4607      	mov	r7, r0
 8010bf6:	4620      	mov	r0, r4
 8010bf8:	f7f9 fde2 	bl	800a7c0 <ucdr_deserialize_int32_t>
 8010bfc:	f105 0114 	add.w	r1, r5, #20
 8010c00:	4606      	mov	r6, r0
 8010c02:	4620      	mov	r0, r4
 8010c04:	f7f9 fa5a 	bl	800a0bc <ucdr_deserialize_uint32_t>
 8010c08:	ea08 0809 	and.w	r8, r8, r9
 8010c0c:	ea07 0708 	and.w	r7, r7, r8
 8010c10:	403e      	ands	r6, r7
 8010c12:	4030      	ands	r0, r6
 8010c14:	b2c0      	uxtb	r0, r0
 8010c16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010c1a:	bf00      	nop

08010c1c <nav_msgs__msg__Odometry__get_type_hash>:
 8010c1c:	4800      	ldr	r0, [pc, #0]	@ (8010c20 <nav_msgs__msg__Odometry__get_type_hash+0x4>)
 8010c1e:	4770      	bx	lr
 8010c20:	20000be8 	.word	0x20000be8

08010c24 <nav_msgs__msg__Odometry__get_type_description>:
 8010c24:	b570      	push	{r4, r5, r6, lr}
 8010c26:	4e2c      	ldr	r6, [pc, #176]	@ (8010cd8 <nav_msgs__msg__Odometry__get_type_description+0xb4>)
 8010c28:	7835      	ldrb	r5, [r6, #0]
 8010c2a:	b10d      	cbz	r5, 8010c30 <nav_msgs__msg__Odometry__get_type_description+0xc>
 8010c2c:	482b      	ldr	r0, [pc, #172]	@ (8010cdc <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8010c2e:	bd70      	pop	{r4, r5, r6, pc}
 8010c30:	4628      	mov	r0, r5
 8010c32:	f005 f94b 	bl	8015ecc <builtin_interfaces__msg__Time__get_type_description>
 8010c36:	300c      	adds	r0, #12
 8010c38:	c807      	ldmia	r0, {r0, r1, r2}
 8010c3a:	4c29      	ldr	r4, [pc, #164]	@ (8010ce0 <nav_msgs__msg__Odometry__get_type_description+0xbc>)
 8010c3c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8010c40:	4628      	mov	r0, r5
 8010c42:	f005 f979 	bl	8015f38 <geometry_msgs__msg__Point__get_type_description>
 8010c46:	300c      	adds	r0, #12
 8010c48:	c807      	ldmia	r0, {r0, r1, r2}
 8010c4a:	f104 0318 	add.w	r3, r4, #24
 8010c4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010c52:	4628      	mov	r0, r5
 8010c54:	f005 f9a0 	bl	8015f98 <geometry_msgs__msg__Pose__get_type_description>
 8010c58:	300c      	adds	r0, #12
 8010c5a:	c807      	ldmia	r0, {r0, r1, r2}
 8010c5c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8010c60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010c64:	4628      	mov	r0, r5
 8010c66:	f005 f9f7 	bl	8016058 <geometry_msgs__msg__PoseWithCovariance__get_type_description>
 8010c6a:	300c      	adds	r0, #12
 8010c6c:	c807      	ldmia	r0, {r0, r1, r2}
 8010c6e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8010c72:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010c76:	4628      	mov	r0, r5
 8010c78:	f005 fa78 	bl	801616c <geometry_msgs__msg__Quaternion__get_type_description>
 8010c7c:	300c      	adds	r0, #12
 8010c7e:	c807      	ldmia	r0, {r0, r1, r2}
 8010c80:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8010c84:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010c88:	4628      	mov	r0, r5
 8010c8a:	f7fc fcab 	bl	800d5e4 <geometry_msgs__msg__Twist__get_type_description>
 8010c8e:	300c      	adds	r0, #12
 8010c90:	c807      	ldmia	r0, {r0, r1, r2}
 8010c92:	f104 0378 	add.w	r3, r4, #120	@ 0x78
 8010c96:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010c9a:	4628      	mov	r0, r5
 8010c9c:	f005 fbca 	bl	8016434 <geometry_msgs__msg__TwistWithCovariance__get_type_description>
 8010ca0:	300c      	adds	r0, #12
 8010ca2:	c807      	ldmia	r0, {r0, r1, r2}
 8010ca4:	f104 0390 	add.w	r3, r4, #144	@ 0x90
 8010ca8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010cac:	4628      	mov	r0, r5
 8010cae:	f7fc fd0d 	bl	800d6cc <geometry_msgs__msg__Vector3__get_type_description>
 8010cb2:	300c      	adds	r0, #12
 8010cb4:	c807      	ldmia	r0, {r0, r1, r2}
 8010cb6:	f104 03a8 	add.w	r3, r4, #168	@ 0xa8
 8010cba:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8010cbe:	4628      	mov	r0, r5
 8010cc0:	f004 ffc0 	bl	8015c44 <std_msgs__msg__Header__get_type_description>
 8010cc4:	300c      	adds	r0, #12
 8010cc6:	c807      	ldmia	r0, {r0, r1, r2}
 8010cc8:	34c0      	adds	r4, #192	@ 0xc0
 8010cca:	2301      	movs	r3, #1
 8010ccc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8010cd0:	7033      	strb	r3, [r6, #0]
 8010cd2:	4802      	ldr	r0, [pc, #8]	@ (8010cdc <nav_msgs__msg__Odometry__get_type_description+0xb8>)
 8010cd4:	bd70      	pop	{r4, r5, r6, pc}
 8010cd6:	bf00      	nop
 8010cd8:	20010ded 	.word	0x20010ded
 8010cdc:	0801d14c 	.word	0x0801d14c
 8010ce0:	20000ea4 	.word	0x20000ea4

08010ce4 <nav_msgs__msg__Odometry__get_type_description_sources>:
 8010ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010ce6:	4d4c      	ldr	r5, [pc, #304]	@ (8010e18 <nav_msgs__msg__Odometry__get_type_description_sources+0x134>)
 8010ce8:	782e      	ldrb	r6, [r5, #0]
 8010cea:	b10e      	cbz	r6, 8010cf0 <nav_msgs__msg__Odometry__get_type_description_sources+0xc>
 8010cec:	484b      	ldr	r0, [pc, #300]	@ (8010e1c <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8010cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010cf0:	4f4b      	ldr	r7, [pc, #300]	@ (8010e20 <nav_msgs__msg__Odometry__get_type_description_sources+0x13c>)
 8010cf2:	4c4c      	ldr	r4, [pc, #304]	@ (8010e24 <nav_msgs__msg__Odometry__get_type_description_sources+0x140>)
 8010cf4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8010cf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010cf8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8010cfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010cfc:	683b      	ldr	r3, [r7, #0]
 8010cfe:	4627      	mov	r7, r4
 8010d00:	4630      	mov	r0, r6
 8010d02:	f847 3b04 	str.w	r3, [r7], #4
 8010d06:	f005 f8ed 	bl	8015ee4 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8010d0a:	4684      	mov	ip, r0
 8010d0c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d10:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d12:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d16:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d18:	4630      	mov	r0, r6
 8010d1a:	f8dc 3000 	ldr.w	r3, [ip]
 8010d1e:	603b      	str	r3, [r7, #0]
 8010d20:	f005 f916 	bl	8015f50 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8010d24:	4684      	mov	ip, r0
 8010d26:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d2a:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8010d2e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d30:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d34:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d36:	4630      	mov	r0, r6
 8010d38:	f8dc 3000 	ldr.w	r3, [ip]
 8010d3c:	603b      	str	r3, [r7, #0]
 8010d3e:	f005 f94b 	bl	8015fd8 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 8010d42:	4684      	mov	ip, r0
 8010d44:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d48:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8010d4c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d4e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d52:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d54:	4630      	mov	r0, r6
 8010d56:	f8dc 3000 	ldr.w	r3, [ip]
 8010d5a:	603b      	str	r3, [r7, #0]
 8010d5c:	f005 f9a6 	bl	80160ac <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>
 8010d60:	4684      	mov	ip, r0
 8010d62:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d66:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8010d6a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d6c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d70:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d72:	4630      	mov	r0, r6
 8010d74:	f8dc 3000 	ldr.w	r3, [ip]
 8010d78:	603b      	str	r3, [r7, #0]
 8010d7a:	f005 fa03 	bl	8016184 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8010d7e:	4684      	mov	ip, r0
 8010d80:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d84:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8010d88:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d8a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010d8e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010d90:	4630      	mov	r0, r6
 8010d92:	f8dc 3000 	ldr.w	r3, [ip]
 8010d96:	603b      	str	r3, [r7, #0]
 8010d98:	f7fc fc3c 	bl	800d614 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 8010d9c:	4684      	mov	ip, r0
 8010d9e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010da2:	f104 07b8 	add.w	r7, r4, #184	@ 0xb8
 8010da6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010da8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010dac:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010dae:	4630      	mov	r0, r6
 8010db0:	f8dc 3000 	ldr.w	r3, [ip]
 8010db4:	603b      	str	r3, [r7, #0]
 8010db6:	f005 fb5d 	bl	8016474 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>
 8010dba:	4684      	mov	ip, r0
 8010dbc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010dc0:	f104 07dc 	add.w	r7, r4, #220	@ 0xdc
 8010dc4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010dc6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010dca:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010dcc:	4630      	mov	r0, r6
 8010dce:	f8dc 3000 	ldr.w	r3, [ip]
 8010dd2:	603b      	str	r3, [r7, #0]
 8010dd4:	f7fc fc86 	bl	800d6e4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8010dd8:	4684      	mov	ip, r0
 8010dda:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010dde:	f504 7780 	add.w	r7, r4, #256	@ 0x100
 8010de2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010de4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010de8:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8010dea:	4630      	mov	r0, r6
 8010dec:	f8dc 3000 	ldr.w	r3, [ip]
 8010df0:	603b      	str	r3, [r7, #0]
 8010df2:	f004 ff3f 	bl	8015c74 <std_msgs__msg__Header__get_individual_type_description_source>
 8010df6:	2301      	movs	r3, #1
 8010df8:	4684      	mov	ip, r0
 8010dfa:	702b      	strb	r3, [r5, #0]
 8010dfc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010e00:	f504 7492 	add.w	r4, r4, #292	@ 0x124
 8010e04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010e06:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8010e0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010e0c:	f8dc 3000 	ldr.w	r3, [ip]
 8010e10:	4802      	ldr	r0, [pc, #8]	@ (8010e1c <nav_msgs__msg__Odometry__get_type_description_sources+0x138>)
 8010e12:	6023      	str	r3, [r4, #0]
 8010e14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e16:	bf00      	nop
 8010e18:	20010dec 	.word	0x20010dec
 8010e1c:	0801d11c 	.word	0x0801d11c
 8010e20:	0801d128 	.word	0x0801d128
 8010e24:	20010c84 	.word	0x20010c84

08010e28 <nav_msgs__msg__Odometry__init>:
 8010e28:	b3d8      	cbz	r0, 8010ea2 <nav_msgs__msg__Odometry__init+0x7a>
 8010e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e2c:	4604      	mov	r4, r0
 8010e2e:	f004 ff4d 	bl	8015ccc <std_msgs__msg__Header__init>
 8010e32:	b190      	cbz	r0, 8010e5a <nav_msgs__msg__Odometry__init+0x32>
 8010e34:	f104 0514 	add.w	r5, r4, #20
 8010e38:	4628      	mov	r0, r5
 8010e3a:	f004 fe9d 	bl	8015b78 <rosidl_runtime_c__String__init>
 8010e3e:	b358      	cbz	r0, 8010e98 <nav_msgs__msg__Odometry__init+0x70>
 8010e40:	f104 0620 	add.w	r6, r4, #32
 8010e44:	4630      	mov	r0, r6
 8010e46:	f005 f97b 	bl	8016140 <geometry_msgs__msg__PoseWithCovariance__init>
 8010e4a:	b1b8      	cbz	r0, 8010e7c <nav_msgs__msg__Odometry__init+0x54>
 8010e4c:	f504 77bc 	add.w	r7, r4, #376	@ 0x178
 8010e50:	4638      	mov	r0, r7
 8010e52:	f005 fb4b 	bl	80164ec <geometry_msgs__msg__TwistWithCovariance__init>
 8010e56:	b330      	cbz	r0, 8010ea6 <nav_msgs__msg__Odometry__init+0x7e>
 8010e58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e5a:	4620      	mov	r0, r4
 8010e5c:	f004 ff56 	bl	8015d0c <std_msgs__msg__Header__fini>
 8010e60:	f104 0014 	add.w	r0, r4, #20
 8010e64:	f004 fea2 	bl	8015bac <rosidl_runtime_c__String__fini>
 8010e68:	f104 0020 	add.w	r0, r4, #32
 8010e6c:	f005 f976 	bl	801615c <geometry_msgs__msg__PoseWithCovariance__fini>
 8010e70:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8010e74:	f005 fb48 	bl	8016508 <geometry_msgs__msg__TwistWithCovariance__fini>
 8010e78:	2000      	movs	r0, #0
 8010e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e7c:	4620      	mov	r0, r4
 8010e7e:	f004 ff45 	bl	8015d0c <std_msgs__msg__Header__fini>
 8010e82:	4628      	mov	r0, r5
 8010e84:	f004 fe92 	bl	8015bac <rosidl_runtime_c__String__fini>
 8010e88:	4630      	mov	r0, r6
 8010e8a:	f005 f967 	bl	801615c <geometry_msgs__msg__PoseWithCovariance__fini>
 8010e8e:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8010e92:	f005 fb39 	bl	8016508 <geometry_msgs__msg__TwistWithCovariance__fini>
 8010e96:	e7ef      	b.n	8010e78 <nav_msgs__msg__Odometry__init+0x50>
 8010e98:	4620      	mov	r0, r4
 8010e9a:	f004 ff37 	bl	8015d0c <std_msgs__msg__Header__fini>
 8010e9e:	4628      	mov	r0, r5
 8010ea0:	e7e0      	b.n	8010e64 <nav_msgs__msg__Odometry__init+0x3c>
 8010ea2:	2000      	movs	r0, #0
 8010ea4:	4770      	bx	lr
 8010ea6:	4620      	mov	r0, r4
 8010ea8:	f004 ff30 	bl	8015d0c <std_msgs__msg__Header__fini>
 8010eac:	4628      	mov	r0, r5
 8010eae:	f004 fe7d 	bl	8015bac <rosidl_runtime_c__String__fini>
 8010eb2:	4630      	mov	r0, r6
 8010eb4:	f005 f952 	bl	801615c <geometry_msgs__msg__PoseWithCovariance__fini>
 8010eb8:	4638      	mov	r0, r7
 8010eba:	f005 fb25 	bl	8016508 <geometry_msgs__msg__TwistWithCovariance__fini>
 8010ebe:	e7db      	b.n	8010e78 <nav_msgs__msg__Odometry__init+0x50>

08010ec0 <nav_msgs__msg__Odometry__fini>:
 8010ec0:	b188      	cbz	r0, 8010ee6 <nav_msgs__msg__Odometry__fini+0x26>
 8010ec2:	b510      	push	{r4, lr}
 8010ec4:	4604      	mov	r4, r0
 8010ec6:	f004 ff21 	bl	8015d0c <std_msgs__msg__Header__fini>
 8010eca:	f104 0014 	add.w	r0, r4, #20
 8010ece:	f004 fe6d 	bl	8015bac <rosidl_runtime_c__String__fini>
 8010ed2:	f104 0020 	add.w	r0, r4, #32
 8010ed6:	f005 f941 	bl	801615c <geometry_msgs__msg__PoseWithCovariance__fini>
 8010eda:	f504 70bc 	add.w	r0, r4, #376	@ 0x178
 8010ede:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010ee2:	f005 bb11 	b.w	8016508 <geometry_msgs__msg__TwistWithCovariance__fini>
 8010ee6:	4770      	bx	lr

08010ee8 <rcl_client_get_rmw_handle>:
 8010ee8:	b118      	cbz	r0, 8010ef2 <rcl_client_get_rmw_handle+0xa>
 8010eea:	6800      	ldr	r0, [r0, #0]
 8010eec:	b108      	cbz	r0, 8010ef2 <rcl_client_get_rmw_handle+0xa>
 8010eee:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8010ef2:	4770      	bx	lr

08010ef4 <rcl_send_request>:
 8010ef4:	2800      	cmp	r0, #0
 8010ef6:	d048      	beq.n	8010f8a <rcl_send_request+0x96>
 8010ef8:	b570      	push	{r4, r5, r6, lr}
 8010efa:	4604      	mov	r4, r0
 8010efc:	6800      	ldr	r0, [r0, #0]
 8010efe:	b08a      	sub	sp, #40	@ 0x28
 8010f00:	b1c0      	cbz	r0, 8010f34 <rcl_send_request+0x40>
 8010f02:	f8d0 3108 	ldr.w	r3, [r0, #264]	@ 0x108
 8010f06:	b1ab      	cbz	r3, 8010f34 <rcl_send_request+0x40>
 8010f08:	460e      	mov	r6, r1
 8010f0a:	b1b9      	cbz	r1, 8010f3c <rcl_send_request+0x48>
 8010f0c:	4615      	mov	r5, r2
 8010f0e:	b1aa      	cbz	r2, 8010f3c <rcl_send_request+0x48>
 8010f10:	2105      	movs	r1, #5
 8010f12:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8010f16:	f002 ff87 	bl	8013e28 <__atomic_load_8>
 8010f1a:	6823      	ldr	r3, [r4, #0]
 8010f1c:	e9c5 0100 	strd	r0, r1, [r5]
 8010f20:	462a      	mov	r2, r5
 8010f22:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8010f26:	4631      	mov	r1, r6
 8010f28:	f004 f940 	bl	80151ac <rmw_send_request>
 8010f2c:	b148      	cbz	r0, 8010f42 <rcl_send_request+0x4e>
 8010f2e:	2001      	movs	r0, #1
 8010f30:	b00a      	add	sp, #40	@ 0x28
 8010f32:	bd70      	pop	{r4, r5, r6, pc}
 8010f34:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8010f38:	b00a      	add	sp, #40	@ 0x28
 8010f3a:	bd70      	pop	{r4, r5, r6, pc}
 8010f3c:	200b      	movs	r0, #11
 8010f3e:	b00a      	add	sp, #40	@ 0x28
 8010f40:	bd70      	pop	{r4, r5, r6, pc}
 8010f42:	6820      	ldr	r0, [r4, #0]
 8010f44:	2305      	movs	r3, #5
 8010f46:	9300      	str	r3, [sp, #0]
 8010f48:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010f4c:	f500 7088 	add.w	r0, r0, #272	@ 0x110
 8010f50:	f002 ffd6 	bl	8013f00 <__atomic_exchange_8>
 8010f54:	6823      	ldr	r3, [r4, #0]
 8010f56:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8010f5a:	b1a2      	cbz	r2, 8010f86 <rcl_send_request+0x92>
 8010f5c:	a905      	add	r1, sp, #20
 8010f5e:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8010f62:	f003 fd1f 	bl	80149a4 <rmw_get_gid_for_client>
 8010f66:	4601      	mov	r1, r0
 8010f68:	b990      	cbnz	r0, 8010f90 <rcl_send_request+0x9c>
 8010f6a:	6822      	ldr	r2, [r4, #0]
 8010f6c:	ab06      	add	r3, sp, #24
 8010f6e:	f8d2 0118 	ldr.w	r0, [r2, #280]	@ 0x118
 8010f72:	9302      	str	r3, [sp, #8]
 8010f74:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010f78:	4632      	mov	r2, r6
 8010f7a:	e9cd 4500 	strd	r4, r5, [sp]
 8010f7e:	f000 fe13 	bl	8011ba8 <rcl_send_service_event_message>
 8010f82:	2800      	cmp	r0, #0
 8010f84:	d1d4      	bne.n	8010f30 <rcl_send_request+0x3c>
 8010f86:	2000      	movs	r0, #0
 8010f88:	e7d2      	b.n	8010f30 <rcl_send_request+0x3c>
 8010f8a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8010f8e:	4770      	bx	lr
 8010f90:	f000 f878 	bl	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 8010f94:	e7cc      	b.n	8010f30 <rcl_send_request+0x3c>
 8010f96:	bf00      	nop

08010f98 <rcl_take_response>:
 8010f98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f9a:	468e      	mov	lr, r1
 8010f9c:	460c      	mov	r4, r1
 8010f9e:	4617      	mov	r7, r2
 8010fa0:	4605      	mov	r5, r0
 8010fa2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8010fa6:	b095      	sub	sp, #84	@ 0x54
 8010fa8:	f10d 0c38 	add.w	ip, sp, #56	@ 0x38
 8010fac:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8010fb0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8010fb4:	e88c 0003 	stmia.w	ip, {r0, r1}
 8010fb8:	2d00      	cmp	r5, #0
 8010fba:	d044      	beq.n	8011046 <rcl_take_response+0xae>
 8010fbc:	682b      	ldr	r3, [r5, #0]
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d041      	beq.n	8011046 <rcl_take_response+0xae>
 8010fc2:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8010fc6:	2800      	cmp	r0, #0
 8010fc8:	d03d      	beq.n	8011046 <rcl_take_response+0xae>
 8010fca:	2f00      	cmp	r7, #0
 8010fcc:	d03e      	beq.n	801104c <rcl_take_response+0xb4>
 8010fce:	ed9f 7b26 	vldr	d7, [pc, #152]	@ 8011068 <rcl_take_response+0xd0>
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	f88d 3013 	strb.w	r3, [sp, #19]
 8010fd8:	463a      	mov	r2, r7
 8010fda:	f10d 0313 	add.w	r3, sp, #19
 8010fde:	a90a      	add	r1, sp, #40	@ 0x28
 8010fe0:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010fe4:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8010fe8:	f004 f9e0 	bl	80153ac <rmw_take_response>
 8010fec:	4606      	mov	r6, r0
 8010fee:	bb78      	cbnz	r0, 8011050 <rcl_take_response+0xb8>
 8010ff0:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8010ff4:	b373      	cbz	r3, 8011054 <rcl_take_response+0xbc>
 8010ff6:	682b      	ldr	r3, [r5, #0]
 8010ff8:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 8010ffc:	b1aa      	cbz	r2, 801102a <rcl_take_response+0x92>
 8010ffe:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8011002:	a905      	add	r1, sp, #20
 8011004:	f003 fcce 	bl	80149a4 <rmw_get_gid_for_client>
 8011008:	bb38      	cbnz	r0, 801105a <rcl_take_response+0xc2>
 801100a:	682b      	ldr	r3, [r5, #0]
 801100c:	ed9d 7b12 	vldr	d7, [sp, #72]	@ 0x48
 8011010:	f8d3 0118 	ldr.w	r0, [r3, #280]	@ 0x118
 8011014:	ab06      	add	r3, sp, #24
 8011016:	ed8d 7b00 	vstr	d7, [sp]
 801101a:	463a      	mov	r2, r7
 801101c:	9302      	str	r3, [sp, #8]
 801101e:	2103      	movs	r1, #3
 8011020:	f000 fdc2 	bl	8011ba8 <rcl_send_service_event_message>
 8011024:	2800      	cmp	r0, #0
 8011026:	bf18      	it	ne
 8011028:	4606      	movne	r6, r0
 801102a:	f10d 0e38 	add.w	lr, sp, #56	@ 0x38
 801102e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011032:	46a4      	mov	ip, r4
 8011034:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011038:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801103c:	e88c 0003 	stmia.w	ip, {r0, r1}
 8011040:	4630      	mov	r0, r6
 8011042:	b015      	add	sp, #84	@ 0x54
 8011044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011046:	f44f 76fa 	mov.w	r6, #500	@ 0x1f4
 801104a:	e7ee      	b.n	801102a <rcl_take_response+0x92>
 801104c:	260b      	movs	r6, #11
 801104e:	e7ec      	b.n	801102a <rcl_take_response+0x92>
 8011050:	2601      	movs	r6, #1
 8011052:	e7ea      	b.n	801102a <rcl_take_response+0x92>
 8011054:	f240 16f5 	movw	r6, #501	@ 0x1f5
 8011058:	e7e7      	b.n	801102a <rcl_take_response+0x92>
 801105a:	f000 f813 	bl	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 801105e:	4606      	mov	r6, r0
 8011060:	e7e3      	b.n	801102a <rcl_take_response+0x92>
 8011062:	bf00      	nop
 8011064:	f3af 8000 	nop.w
	...

08011070 <rcl_client_is_valid>:
 8011070:	b130      	cbz	r0, 8011080 <rcl_client_is_valid+0x10>
 8011072:	6800      	ldr	r0, [r0, #0]
 8011074:	b120      	cbz	r0, 8011080 <rcl_client_is_valid+0x10>
 8011076:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 801107a:	3800      	subs	r0, #0
 801107c:	bf18      	it	ne
 801107e:	2001      	movne	r0, #1
 8011080:	4770      	bx	lr
 8011082:	bf00      	nop

08011084 <rcl_convert_rmw_ret_to_rcl_ret>:
 8011084:	280b      	cmp	r0, #11
 8011086:	dc0d      	bgt.n	80110a4 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 8011088:	2800      	cmp	r0, #0
 801108a:	db09      	blt.n	80110a0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801108c:	280b      	cmp	r0, #11
 801108e:	d807      	bhi.n	80110a0 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8011090:	e8df f000 	tbb	[pc, r0]
 8011094:	07060607 	.word	0x07060607
 8011098:	06060606 	.word	0x06060606
 801109c:	07070606 	.word	0x07070606
 80110a0:	2001      	movs	r0, #1
 80110a2:	4770      	bx	lr
 80110a4:	28cb      	cmp	r0, #203	@ 0xcb
 80110a6:	bf14      	ite	ne
 80110a8:	2001      	movne	r0, #1
 80110aa:	20cb      	moveq	r0, #203	@ 0xcb
 80110ac:	4770      	bx	lr
 80110ae:	bf00      	nop

080110b0 <rcl_get_zero_initialized_context>:
 80110b0:	2200      	movs	r2, #0
 80110b2:	e9c0 2200 	strd	r2, r2, [r0]
 80110b6:	4770      	bx	lr

080110b8 <rcl_context_is_valid>:
 80110b8:	b118      	cbz	r0, 80110c2 <rcl_context_is_valid+0xa>
 80110ba:	6840      	ldr	r0, [r0, #4]
 80110bc:	3800      	subs	r0, #0
 80110be:	bf18      	it	ne
 80110c0:	2001      	movne	r0, #1
 80110c2:	4770      	bx	lr

080110c4 <__cleanup_context>:
 80110c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80110c8:	4606      	mov	r6, r0
 80110ca:	6800      	ldr	r0, [r0, #0]
 80110cc:	2300      	movs	r3, #0
 80110ce:	6073      	str	r3, [r6, #4]
 80110d0:	2800      	cmp	r0, #0
 80110d2:	d042      	beq.n	801115a <__cleanup_context+0x96>
 80110d4:	6943      	ldr	r3, [r0, #20]
 80110d6:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80110da:	6907      	ldr	r7, [r0, #16]
 80110dc:	b39b      	cbz	r3, 8011146 <__cleanup_context+0x82>
 80110de:	3014      	adds	r0, #20
 80110e0:	f000 f9b2 	bl	8011448 <rcl_init_options_fini>
 80110e4:	4680      	mov	r8, r0
 80110e6:	2800      	cmp	r0, #0
 80110e8:	d144      	bne.n	8011174 <__cleanup_context+0xb0>
 80110ea:	6830      	ldr	r0, [r6, #0]
 80110ec:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80110ee:	b123      	cbz	r3, 80110fa <__cleanup_context+0x36>
 80110f0:	3028      	adds	r0, #40	@ 0x28
 80110f2:	f003 fe9f 	bl	8014e34 <rmw_context_fini>
 80110f6:	bbb8      	cbnz	r0, 8011168 <__cleanup_context+0xa4>
 80110f8:	6830      	ldr	r0, [r6, #0]
 80110fa:	6a03      	ldr	r3, [r0, #32]
 80110fc:	b1db      	cbz	r3, 8011136 <__cleanup_context+0x72>
 80110fe:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 8011102:	2a01      	cmp	r2, #1
 8011104:	f17c 0100 	sbcs.w	r1, ip, #0
 8011108:	db11      	blt.n	801112e <__cleanup_context+0x6a>
 801110a:	2400      	movs	r4, #0
 801110c:	4625      	mov	r5, r4
 801110e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8011112:	4639      	mov	r1, r7
 8011114:	b1c8      	cbz	r0, 801114a <__cleanup_context+0x86>
 8011116:	47c8      	blx	r9
 8011118:	6833      	ldr	r3, [r6, #0]
 801111a:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 801111e:	3401      	adds	r4, #1
 8011120:	f145 0500 	adc.w	r5, r5, #0
 8011124:	4294      	cmp	r4, r2
 8011126:	eb75 010c 	sbcs.w	r1, r5, ip
 801112a:	6a1b      	ldr	r3, [r3, #32]
 801112c:	dbef      	blt.n	801110e <__cleanup_context+0x4a>
 801112e:	4618      	mov	r0, r3
 8011130:	4639      	mov	r1, r7
 8011132:	47c8      	blx	r9
 8011134:	6830      	ldr	r0, [r6, #0]
 8011136:	4639      	mov	r1, r7
 8011138:	47c8      	blx	r9
 801113a:	2300      	movs	r3, #0
 801113c:	e9c6 3300 	strd	r3, r3, [r6]
 8011140:	4640      	mov	r0, r8
 8011142:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011146:	4698      	mov	r8, r3
 8011148:	e7d0      	b.n	80110ec <__cleanup_context+0x28>
 801114a:	3401      	adds	r4, #1
 801114c:	f145 0500 	adc.w	r5, r5, #0
 8011150:	4294      	cmp	r4, r2
 8011152:	eb75 010c 	sbcs.w	r1, r5, ip
 8011156:	dbda      	blt.n	801110e <__cleanup_context+0x4a>
 8011158:	e7e9      	b.n	801112e <__cleanup_context+0x6a>
 801115a:	4680      	mov	r8, r0
 801115c:	2300      	movs	r3, #0
 801115e:	e9c6 3300 	strd	r3, r3, [r6]
 8011162:	4640      	mov	r0, r8
 8011164:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011168:	f1b8 0f00 	cmp.w	r8, #0
 801116c:	d005      	beq.n	801117a <__cleanup_context+0xb6>
 801116e:	f7fb f913 	bl	800c398 <rcutils_reset_error>
 8011172:	e7c1      	b.n	80110f8 <__cleanup_context+0x34>
 8011174:	f7fb f910 	bl	800c398 <rcutils_reset_error>
 8011178:	e7b7      	b.n	80110ea <__cleanup_context+0x26>
 801117a:	f7ff ff83 	bl	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 801117e:	4680      	mov	r8, r0
 8011180:	e7f5      	b.n	801116e <__cleanup_context+0xaa>
 8011182:	bf00      	nop

08011184 <rcl_init>:
 8011184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011188:	1e04      	subs	r4, r0, #0
 801118a:	b0a5      	sub	sp, #148	@ 0x94
 801118c:	460d      	mov	r5, r1
 801118e:	4617      	mov	r7, r2
 8011190:	461e      	mov	r6, r3
 8011192:	dd13      	ble.n	80111bc <rcl_init+0x38>
 8011194:	b161      	cbz	r1, 80111b0 <rcl_init+0x2c>
 8011196:	f1a1 0e04 	sub.w	lr, r1, #4
 801119a:	f04f 0c00 	mov.w	ip, #0
 801119e:	e001      	b.n	80111a4 <rcl_init+0x20>
 80111a0:	4564      	cmp	r4, ip
 80111a2:	d00d      	beq.n	80111c0 <rcl_init+0x3c>
 80111a4:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 80111a8:	f10c 0c01 	add.w	ip, ip, #1
 80111ac:	2800      	cmp	r0, #0
 80111ae:	d1f7      	bne.n	80111a0 <rcl_init+0x1c>
 80111b0:	f04f 080b 	mov.w	r8, #11
 80111b4:	4640      	mov	r0, r8
 80111b6:	b025      	add	sp, #148	@ 0x94
 80111b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111bc:	2900      	cmp	r1, #0
 80111be:	d1f7      	bne.n	80111b0 <rcl_init+0x2c>
 80111c0:	2f00      	cmp	r7, #0
 80111c2:	d0f5      	beq.n	80111b0 <rcl_init+0x2c>
 80111c4:	683b      	ldr	r3, [r7, #0]
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d0f2      	beq.n	80111b0 <rcl_init+0x2c>
 80111ca:	469c      	mov	ip, r3
 80111cc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80111d0:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 80111d4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80111d8:	f8dc 3000 	ldr.w	r3, [ip]
 80111dc:	f8ce 3000 	str.w	r3, [lr]
 80111e0:	a81f      	add	r0, sp, #124	@ 0x7c
 80111e2:	f7fb f8ad 	bl	800c340 <rcutils_allocator_is_valid>
 80111e6:	2800      	cmp	r0, #0
 80111e8:	d0e2      	beq.n	80111b0 <rcl_init+0x2c>
 80111ea:	2e00      	cmp	r6, #0
 80111ec:	d0e0      	beq.n	80111b0 <rcl_init+0x2c>
 80111ee:	6833      	ldr	r3, [r6, #0]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d173      	bne.n	80112dc <rcl_init+0x158>
 80111f4:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 80111f8:	2198      	movs	r1, #152	@ 0x98
 80111fa:	2001      	movs	r0, #1
 80111fc:	4798      	blx	r3
 80111fe:	4680      	mov	r8, r0
 8011200:	6030      	str	r0, [r6, #0]
 8011202:	2800      	cmp	r0, #0
 8011204:	f000 80ac 	beq.w	8011360 <rcl_init+0x1dc>
 8011208:	a802      	add	r0, sp, #8
 801120a:	f003 f965 	bl	80144d8 <rmw_get_zero_initialized_context>
 801120e:	a902      	add	r1, sp, #8
 8011210:	f108 0028 	add.w	r0, r8, #40	@ 0x28
 8011214:	2270      	movs	r2, #112	@ 0x70
 8011216:	f008 fd50 	bl	8019cba <memcpy>
 801121a:	f10d 0e7c 	add.w	lr, sp, #124	@ 0x7c
 801121e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011222:	f8d6 8000 	ldr.w	r8, [r6]
 8011226:	46c4      	mov	ip, r8
 8011228:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801122c:	f8de 3000 	ldr.w	r3, [lr]
 8011230:	f8cc 3000 	str.w	r3, [ip]
 8011234:	f108 0114 	add.w	r1, r8, #20
 8011238:	4638      	mov	r0, r7
 801123a:	f000 f92f 	bl	801149c <rcl_init_options_copy>
 801123e:	4680      	mov	r8, r0
 8011240:	2800      	cmp	r0, #0
 8011242:	d147      	bne.n	80112d4 <rcl_init+0x150>
 8011244:	f8d6 9000 	ldr.w	r9, [r6]
 8011248:	ea4f 7ae4 	mov.w	sl, r4, asr #31
 801124c:	f8c9 0020 	str.w	r0, [r9, #32]
 8011250:	f8c9 4018 	str.w	r4, [r9, #24]
 8011254:	f8c9 a01c 	str.w	sl, [r9, #28]
 8011258:	2c00      	cmp	r4, #0
 801125a:	d047      	beq.n	80112ec <rcl_init+0x168>
 801125c:	2d00      	cmp	r5, #0
 801125e:	d045      	beq.n	80112ec <rcl_init+0x168>
 8011260:	e9dd 3222 	ldrd	r3, r2, [sp, #136]	@ 0x88
 8011264:	2104      	movs	r1, #4
 8011266:	4620      	mov	r0, r4
 8011268:	4798      	blx	r3
 801126a:	f8c9 0020 	str.w	r0, [r9, #32]
 801126e:	f8d6 9000 	ldr.w	r9, [r6]
 8011272:	f8d9 b020 	ldr.w	fp, [r9, #32]
 8011276:	f1bb 0f00 	cmp.w	fp, #0
 801127a:	d029      	beq.n	80112d0 <rcl_init+0x14c>
 801127c:	2c01      	cmp	r4, #1
 801127e:	f17a 0300 	sbcs.w	r3, sl, #0
 8011282:	db33      	blt.n	80112ec <rcl_init+0x168>
 8011284:	f04f 0800 	mov.w	r8, #0
 8011288:	3d04      	subs	r5, #4
 801128a:	46c1      	mov	r9, r8
 801128c:	e00d      	b.n	80112aa <rcl_init+0x126>
 801128e:	6829      	ldr	r1, [r5, #0]
 8011290:	f008 fd13 	bl	8019cba <memcpy>
 8011294:	f118 0801 	adds.w	r8, r8, #1
 8011298:	f149 0900 	adc.w	r9, r9, #0
 801129c:	45ca      	cmp	sl, r9
 801129e:	bf08      	it	eq
 80112a0:	4544      	cmpeq	r4, r8
 80112a2:	d021      	beq.n	80112e8 <rcl_init+0x164>
 80112a4:	6833      	ldr	r3, [r6, #0]
 80112a6:	f8d3 b020 	ldr.w	fp, [r3, #32]
 80112aa:	f855 0f04 	ldr.w	r0, [r5, #4]!
 80112ae:	f7ee fff7 	bl	80002a0 <strlen>
 80112b2:	1c42      	adds	r2, r0, #1
 80112b4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80112b6:	9923      	ldr	r1, [sp, #140]	@ 0x8c
 80112b8:	9201      	str	r2, [sp, #4]
 80112ba:	4610      	mov	r0, r2
 80112bc:	4798      	blx	r3
 80112be:	6833      	ldr	r3, [r6, #0]
 80112c0:	f84b 0028 	str.w	r0, [fp, r8, lsl #2]
 80112c4:	6a1b      	ldr	r3, [r3, #32]
 80112c6:	9a01      	ldr	r2, [sp, #4]
 80112c8:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80112cc:	2800      	cmp	r0, #0
 80112ce:	d1de      	bne.n	801128e <rcl_init+0x10a>
 80112d0:	f04f 080a 	mov.w	r8, #10
 80112d4:	4630      	mov	r0, r6
 80112d6:	f7ff fef5 	bl	80110c4 <__cleanup_context>
 80112da:	e76b      	b.n	80111b4 <rcl_init+0x30>
 80112dc:	f04f 0864 	mov.w	r8, #100	@ 0x64
 80112e0:	4640      	mov	r0, r8
 80112e2:	b025      	add	sp, #148	@ 0x94
 80112e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80112e8:	f8d6 9000 	ldr.w	r9, [r6]
 80112ec:	4a26      	ldr	r2, [pc, #152]	@ (8011388 <rcl_init+0x204>)
 80112ee:	6813      	ldr	r3, [r2, #0]
 80112f0:	3301      	adds	r3, #1
 80112f2:	d030      	beq.n	8011356 <rcl_init+0x1d2>
 80112f4:	461d      	mov	r5, r3
 80112f6:	2000      	movs	r0, #0
 80112f8:	4619      	mov	r1, r3
 80112fa:	f8d9 4014 	ldr.w	r4, [r9, #20]
 80112fe:	6073      	str	r3, [r6, #4]
 8011300:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8011302:	6011      	str	r1, [r2, #0]
 8011304:	3301      	adds	r3, #1
 8011306:	e9c4 5006 	strd	r5, r0, [r4, #24]
 801130a:	d033      	beq.n	8011374 <rcl_init+0x1f0>
 801130c:	683b      	ldr	r3, [r7, #0]
 801130e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011312:	f104 0530 	add.w	r5, r4, #48	@ 0x30
 8011316:	b333      	cbz	r3, 8011366 <rcl_init+0x1e2>
 8011318:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801131a:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 801131e:	b953      	cbnz	r3, 8011336 <rcl_init+0x1b2>
 8011320:	2801      	cmp	r0, #1
 8011322:	d008      	beq.n	8011336 <rcl_init+0x1b2>
 8011324:	a91f      	add	r1, sp, #124	@ 0x7c
 8011326:	4628      	mov	r0, r5
 8011328:	f006 fee0 	bl	80180ec <rcl_get_discovery_static_peers>
 801132c:	4680      	mov	r8, r0
 801132e:	2800      	cmp	r0, #0
 8011330:	d1d0      	bne.n	80112d4 <rcl_init+0x150>
 8011332:	f894 0030 	ldrb.w	r0, [r4, #48]	@ 0x30
 8011336:	f006 fecf 	bl	80180d8 <rcl_automatic_discovery_range_to_string>
 801133a:	6831      	ldr	r1, [r6, #0]
 801133c:	6948      	ldr	r0, [r1, #20]
 801133e:	3128      	adds	r1, #40	@ 0x28
 8011340:	3018      	adds	r0, #24
 8011342:	f003 fc43 	bl	8014bcc <rmw_init>
 8011346:	4680      	mov	r8, r0
 8011348:	2800      	cmp	r0, #0
 801134a:	f43f af33 	beq.w	80111b4 <rcl_init+0x30>
 801134e:	f7ff fe99 	bl	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 8011352:	4680      	mov	r8, r0
 8011354:	e7be      	b.n	80112d4 <rcl_init+0x150>
 8011356:	2101      	movs	r1, #1
 8011358:	4618      	mov	r0, r3
 801135a:	460d      	mov	r5, r1
 801135c:	460b      	mov	r3, r1
 801135e:	e7cc      	b.n	80112fa <rcl_init+0x176>
 8011360:	f04f 080a 	mov.w	r8, #10
 8011364:	e726      	b.n	80111b4 <rcl_init+0x30>
 8011366:	4628      	mov	r0, r5
 8011368:	f006 fe74 	bl	8018054 <rcl_get_automatic_discovery_range>
 801136c:	4680      	mov	r8, r0
 801136e:	2800      	cmp	r0, #0
 8011370:	d0d2      	beq.n	8011318 <rcl_init+0x194>
 8011372:	e7af      	b.n	80112d4 <rcl_init+0x150>
 8011374:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8011378:	f006 ff22 	bl	80181c0 <rcl_get_default_domain_id>
 801137c:	4680      	mov	r8, r0
 801137e:	2800      	cmp	r0, #0
 8011380:	d1a8      	bne.n	80112d4 <rcl_init+0x150>
 8011382:	6833      	ldr	r3, [r6, #0]
 8011384:	695c      	ldr	r4, [r3, #20]
 8011386:	e7c1      	b.n	801130c <rcl_init+0x188>
 8011388:	20010df0 	.word	0x20010df0

0801138c <rcl_get_zero_initialized_init_options>:
 801138c:	2000      	movs	r0, #0
 801138e:	4770      	bx	lr

08011390 <rcl_init_options_init>:
 8011390:	b084      	sub	sp, #16
 8011392:	b570      	push	{r4, r5, r6, lr}
 8011394:	b09e      	sub	sp, #120	@ 0x78
 8011396:	ad23      	add	r5, sp, #140	@ 0x8c
 8011398:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 801139c:	2800      	cmp	r0, #0
 801139e:	d046      	beq.n	801142e <rcl_init_options_init+0x9e>
 80113a0:	6803      	ldr	r3, [r0, #0]
 80113a2:	4604      	mov	r4, r0
 80113a4:	b133      	cbz	r3, 80113b4 <rcl_init_options_init+0x24>
 80113a6:	2564      	movs	r5, #100	@ 0x64
 80113a8:	4628      	mov	r0, r5
 80113aa:	b01e      	add	sp, #120	@ 0x78
 80113ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80113b0:	b004      	add	sp, #16
 80113b2:	4770      	bx	lr
 80113b4:	4628      	mov	r0, r5
 80113b6:	f7fa ffc3 	bl	800c340 <rcutils_allocator_is_valid>
 80113ba:	2800      	cmp	r0, #0
 80113bc:	d037      	beq.n	801142e <rcl_init_options_init+0x9e>
 80113be:	46ae      	mov	lr, r5
 80113c0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80113c4:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 80113c8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80113cc:	f8de 3000 	ldr.w	r3, [lr]
 80113d0:	f8cc 3000 	str.w	r3, [ip]
 80113d4:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 80113d6:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80113d8:	2070      	movs	r0, #112	@ 0x70
 80113da:	4798      	blx	r3
 80113dc:	4606      	mov	r6, r0
 80113de:	6020      	str	r0, [r4, #0]
 80113e0:	b338      	cbz	r0, 8011432 <rcl_init_options_init+0xa2>
 80113e2:	f10d 0c64 	add.w	ip, sp, #100	@ 0x64
 80113e6:	4686      	mov	lr, r0
 80113e8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80113ec:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80113f0:	f8dc 3000 	ldr.w	r3, [ip]
 80113f4:	f8ce 3000 	str.w	r3, [lr]
 80113f8:	a802      	add	r0, sp, #8
 80113fa:	f003 f877 	bl	80144ec <rmw_get_zero_initialized_init_options>
 80113fe:	2258      	movs	r2, #88	@ 0x58
 8011400:	a902      	add	r1, sp, #8
 8011402:	f106 0018 	add.w	r0, r6, #24
 8011406:	f008 fc58 	bl	8019cba <memcpy>
 801140a:	ab26      	add	r3, sp, #152	@ 0x98
 801140c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011410:	6826      	ldr	r6, [r4, #0]
 8011412:	e88d 0003 	stmia.w	sp, {r0, r1}
 8011416:	f106 0018 	add.w	r0, r6, #24
 801141a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 801141e:	f003 fae5 	bl	80149ec <rmw_init_options_init>
 8011422:	4605      	mov	r5, r0
 8011424:	b938      	cbnz	r0, 8011436 <rcl_init_options_init+0xa6>
 8011426:	6823      	ldr	r3, [r4, #0]
 8011428:	f883 0030 	strb.w	r0, [r3, #48]	@ 0x30
 801142c:	e7bc      	b.n	80113a8 <rcl_init_options_init+0x18>
 801142e:	250b      	movs	r5, #11
 8011430:	e7ba      	b.n	80113a8 <rcl_init_options_init+0x18>
 8011432:	250a      	movs	r5, #10
 8011434:	e7b8      	b.n	80113a8 <rcl_init_options_init+0x18>
 8011436:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8011438:	9927      	ldr	r1, [sp, #156]	@ 0x9c
 801143a:	6820      	ldr	r0, [r4, #0]
 801143c:	4798      	blx	r3
 801143e:	4628      	mov	r0, r5
 8011440:	f7ff fe20 	bl	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 8011444:	4605      	mov	r5, r0
 8011446:	e7af      	b.n	80113a8 <rcl_init_options_init+0x18>

08011448 <rcl_init_options_fini>:
 8011448:	b530      	push	{r4, r5, lr}
 801144a:	b087      	sub	sp, #28
 801144c:	b1f0      	cbz	r0, 801148c <rcl_init_options_fini+0x44>
 801144e:	6803      	ldr	r3, [r0, #0]
 8011450:	4604      	mov	r4, r0
 8011452:	b1db      	cbz	r3, 801148c <rcl_init_options_fini+0x44>
 8011454:	469c      	mov	ip, r3
 8011456:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801145a:	f10d 0e04 	add.w	lr, sp, #4
 801145e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011462:	f8dc 3000 	ldr.w	r3, [ip]
 8011466:	f8ce 3000 	str.w	r3, [lr]
 801146a:	a801      	add	r0, sp, #4
 801146c:	f7fa ff68 	bl	800c340 <rcutils_allocator_is_valid>
 8011470:	b160      	cbz	r0, 801148c <rcl_init_options_fini+0x44>
 8011472:	6820      	ldr	r0, [r4, #0]
 8011474:	3018      	adds	r0, #24
 8011476:	f003 fb6b 	bl	8014b50 <rmw_init_options_fini>
 801147a:	4605      	mov	r5, r0
 801147c:	b950      	cbnz	r0, 8011494 <rcl_init_options_fini+0x4c>
 801147e:	6820      	ldr	r0, [r4, #0]
 8011480:	9b02      	ldr	r3, [sp, #8]
 8011482:	9905      	ldr	r1, [sp, #20]
 8011484:	4798      	blx	r3
 8011486:	4628      	mov	r0, r5
 8011488:	b007      	add	sp, #28
 801148a:	bd30      	pop	{r4, r5, pc}
 801148c:	250b      	movs	r5, #11
 801148e:	4628      	mov	r0, r5
 8011490:	b007      	add	sp, #28
 8011492:	bd30      	pop	{r4, r5, pc}
 8011494:	f7ff fdf6 	bl	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 8011498:	4605      	mov	r5, r0
 801149a:	e7f8      	b.n	801148e <rcl_init_options_fini+0x46>

0801149c <rcl_init_options_copy>:
 801149c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801149e:	b09d      	sub	sp, #116	@ 0x74
 80114a0:	2800      	cmp	r0, #0
 80114a2:	d04a      	beq.n	801153a <rcl_init_options_copy+0x9e>
 80114a4:	4604      	mov	r4, r0
 80114a6:	6800      	ldr	r0, [r0, #0]
 80114a8:	2800      	cmp	r0, #0
 80114aa:	d046      	beq.n	801153a <rcl_init_options_copy+0x9e>
 80114ac:	460d      	mov	r5, r1
 80114ae:	f7fa ff47 	bl	800c340 <rcutils_allocator_is_valid>
 80114b2:	2800      	cmp	r0, #0
 80114b4:	d041      	beq.n	801153a <rcl_init_options_copy+0x9e>
 80114b6:	2d00      	cmp	r5, #0
 80114b8:	d03f      	beq.n	801153a <rcl_init_options_copy+0x9e>
 80114ba:	682b      	ldr	r3, [r5, #0]
 80114bc:	b11b      	cbz	r3, 80114c6 <rcl_init_options_copy+0x2a>
 80114be:	2464      	movs	r4, #100	@ 0x64
 80114c0:	4620      	mov	r0, r4
 80114c2:	b01d      	add	sp, #116	@ 0x74
 80114c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80114c6:	6826      	ldr	r6, [r4, #0]
 80114c8:	46b6      	mov	lr, r6
 80114ca:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80114ce:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80114d2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80114d6:	f8de 3000 	ldr.w	r3, [lr]
 80114da:	6837      	ldr	r7, [r6, #0]
 80114dc:	f8cc 3000 	str.w	r3, [ip]
 80114e0:	4619      	mov	r1, r3
 80114e2:	2070      	movs	r0, #112	@ 0x70
 80114e4:	47b8      	blx	r7
 80114e6:	4606      	mov	r6, r0
 80114e8:	6028      	str	r0, [r5, #0]
 80114ea:	b350      	cbz	r0, 8011542 <rcl_init_options_copy+0xa6>
 80114ec:	f10d 0c5c 	add.w	ip, sp, #92	@ 0x5c
 80114f0:	4686      	mov	lr, r0
 80114f2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80114f6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80114fa:	f8dc 3000 	ldr.w	r3, [ip]
 80114fe:	f8ce 3000 	str.w	r3, [lr]
 8011502:	4668      	mov	r0, sp
 8011504:	f002 fff2 	bl	80144ec <rmw_get_zero_initialized_init_options>
 8011508:	2258      	movs	r2, #88	@ 0x58
 801150a:	4669      	mov	r1, sp
 801150c:	f106 0018 	add.w	r0, r6, #24
 8011510:	f008 fbd3 	bl	8019cba <memcpy>
 8011514:	6820      	ldr	r0, [r4, #0]
 8011516:	6829      	ldr	r1, [r5, #0]
 8011518:	3018      	adds	r0, #24
 801151a:	3118      	adds	r1, #24
 801151c:	f003 fac8 	bl	8014ab0 <rmw_init_options_copy>
 8011520:	4604      	mov	r4, r0
 8011522:	2800      	cmp	r0, #0
 8011524:	d0cc      	beq.n	80114c0 <rcl_init_options_copy+0x24>
 8011526:	f7fa ff1f 	bl	800c368 <rcutils_get_error_string>
 801152a:	f7fa ff35 	bl	800c398 <rcutils_reset_error>
 801152e:	4628      	mov	r0, r5
 8011530:	f7ff ff8a 	bl	8011448 <rcl_init_options_fini>
 8011534:	b138      	cbz	r0, 8011546 <rcl_init_options_copy+0xaa>
 8011536:	4604      	mov	r4, r0
 8011538:	e7c2      	b.n	80114c0 <rcl_init_options_copy+0x24>
 801153a:	240b      	movs	r4, #11
 801153c:	4620      	mov	r0, r4
 801153e:	b01d      	add	sp, #116	@ 0x74
 8011540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011542:	240a      	movs	r4, #10
 8011544:	e7bc      	b.n	80114c0 <rcl_init_options_copy+0x24>
 8011546:	4620      	mov	r0, r4
 8011548:	b01d      	add	sp, #116	@ 0x74
 801154a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801154e:	f7ff bd99 	b.w	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 8011552:	bf00      	nop

08011554 <rcl_get_zero_initialized_node>:
 8011554:	4a03      	ldr	r2, [pc, #12]	@ (8011564 <rcl_get_zero_initialized_node+0x10>)
 8011556:	4603      	mov	r3, r0
 8011558:	e892 0003 	ldmia.w	r2, {r0, r1}
 801155c:	e883 0003 	stmia.w	r3, {r0, r1}
 8011560:	4618      	mov	r0, r3
 8011562:	4770      	bx	lr
 8011564:	0801d170 	.word	0x0801d170

08011568 <rcl_node_init>:
 8011568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801156c:	b0ab      	sub	sp, #172	@ 0xac
 801156e:	4604      	mov	r4, r0
 8011570:	9d34      	ldr	r5, [sp, #208]	@ 0xd0
 8011572:	a825      	add	r0, sp, #148	@ 0x94
 8011574:	4689      	mov	r9, r1
 8011576:	4690      	mov	r8, r2
 8011578:	461f      	mov	r7, r3
 801157a:	f007 f893 	bl	80186a4 <rcl_guard_condition_get_default_options>
 801157e:	2d00      	cmp	r5, #0
 8011580:	f000 80d8 	beq.w	8011734 <rcl_node_init+0x1cc>
 8011584:	4628      	mov	r0, r5
 8011586:	f7fa fedb 	bl	800c340 <rcutils_allocator_is_valid>
 801158a:	2800      	cmp	r0, #0
 801158c:	f000 80d2 	beq.w	8011734 <rcl_node_init+0x1cc>
 8011590:	f1b9 0f00 	cmp.w	r9, #0
 8011594:	f000 80ce 	beq.w	8011734 <rcl_node_init+0x1cc>
 8011598:	f1b8 0f00 	cmp.w	r8, #0
 801159c:	f000 80ca 	beq.w	8011734 <rcl_node_init+0x1cc>
 80115a0:	2c00      	cmp	r4, #0
 80115a2:	f000 80c7 	beq.w	8011734 <rcl_node_init+0x1cc>
 80115a6:	6866      	ldr	r6, [r4, #4]
 80115a8:	2e00      	cmp	r6, #0
 80115aa:	f040 80ca 	bne.w	8011742 <rcl_node_init+0x1da>
 80115ae:	2f00      	cmp	r7, #0
 80115b0:	f000 80c0 	beq.w	8011734 <rcl_node_init+0x1cc>
 80115b4:	4638      	mov	r0, r7
 80115b6:	f7ff fd7f 	bl	80110b8 <rcl_context_is_valid>
 80115ba:	2800      	cmp	r0, #0
 80115bc:	f000 80bf 	beq.w	801173e <rcl_node_init+0x1d6>
 80115c0:	4632      	mov	r2, r6
 80115c2:	a924      	add	r1, sp, #144	@ 0x90
 80115c4:	4648      	mov	r0, r9
 80115c6:	9624      	str	r6, [sp, #144]	@ 0x90
 80115c8:	f003 f92c 	bl	8014824 <rmw_validate_node_name>
 80115cc:	4606      	mov	r6, r0
 80115ce:	2800      	cmp	r0, #0
 80115d0:	f040 80b1 	bne.w	8011736 <rcl_node_init+0x1ce>
 80115d4:	9824      	ldr	r0, [sp, #144]	@ 0x90
 80115d6:	2800      	cmp	r0, #0
 80115d8:	f040 8104 	bne.w	80117e4 <rcl_node_init+0x27c>
 80115dc:	f898 3000 	ldrb.w	r3, [r8]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	f000 80f0 	beq.w	80117c6 <rcl_node_init+0x25e>
 80115e6:	2b2f      	cmp	r3, #47	@ 0x2f
 80115e8:	f000 80b0 	beq.w	801174c <rcl_node_init+0x1e4>
 80115ec:	4b85      	ldr	r3, [pc, #532]	@ (8011804 <rcl_node_init+0x29c>)
 80115ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80115f2:	9302      	str	r3, [sp, #8]
 80115f4:	692b      	ldr	r3, [r5, #16]
 80115f6:	9300      	str	r3, [sp, #0]
 80115f8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80115fc:	9301      	str	r3, [sp, #4]
 80115fe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8011602:	f002 fccf 	bl	8013fa4 <rcutils_format_string_limit>
 8011606:	4680      	mov	r8, r0
 8011608:	f1b8 0f00 	cmp.w	r8, #0
 801160c:	f000 80e8 	beq.w	80117e0 <rcl_node_init+0x278>
 8011610:	2200      	movs	r2, #0
 8011612:	a924      	add	r1, sp, #144	@ 0x90
 8011614:	4640      	mov	r0, r8
 8011616:	9224      	str	r2, [sp, #144]	@ 0x90
 8011618:	f003 f8e6 	bl	80147e8 <rmw_validate_namespace>
 801161c:	4606      	mov	r6, r0
 801161e:	2800      	cmp	r0, #0
 8011620:	f040 80a4 	bne.w	801176c <rcl_node_init+0x204>
 8011624:	9824      	ldr	r0, [sp, #144]	@ 0x90
 8011626:	2800      	cmp	r0, #0
 8011628:	f040 809d 	bne.w	8011766 <rcl_node_init+0x1fe>
 801162c:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8011630:	2178      	movs	r1, #120	@ 0x78
 8011632:	2001      	movs	r0, #1
 8011634:	4798      	blx	r3
 8011636:	4606      	mov	r6, r0
 8011638:	6060      	str	r0, [r4, #4]
 801163a:	2800      	cmp	r0, #0
 801163c:	f000 80d6 	beq.w	80117ec <rcl_node_init+0x284>
 8011640:	a80a      	add	r0, sp, #40	@ 0x28
 8011642:	f000 f92f 	bl	80118a4 <rcl_node_get_default_options>
 8011646:	a90a      	add	r1, sp, #40	@ 0x28
 8011648:	4630      	mov	r0, r6
 801164a:	2268      	movs	r2, #104	@ 0x68
 801164c:	f008 fb35 	bl	8019cba <memcpy>
 8011650:	6861      	ldr	r1, [r4, #4]
 8011652:	6027      	str	r7, [r4, #0]
 8011654:	4628      	mov	r0, r5
 8011656:	f000 f933 	bl	80118c0 <rcl_node_options_copy>
 801165a:	4606      	mov	r6, r0
 801165c:	2800      	cmp	r0, #0
 801165e:	f040 8085 	bne.w	801176c <rcl_node_init+0x204>
 8011662:	4640      	mov	r0, r8
 8011664:	f7ee fe1c 	bl	80002a0 <strlen>
 8011668:	eb08 0300 	add.w	r3, r8, r0
 801166c:	6866      	ldr	r6, [r4, #4]
 801166e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8011672:	e9cd 8903 	strd	r8, r9, [sp, #12]
 8011676:	2b2f      	cmp	r3, #47	@ 0x2f
 8011678:	bf0c      	ite	eq
 801167a:	4b63      	ldreq	r3, [pc, #396]	@ (8011808 <rcl_node_init+0x2a0>)
 801167c:	4b63      	ldrne	r3, [pc, #396]	@ (801180c <rcl_node_init+0x2a4>)
 801167e:	9302      	str	r3, [sp, #8]
 8011680:	692b      	ldr	r3, [r5, #16]
 8011682:	9300      	str	r3, [sp, #0]
 8011684:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8011688:	9301      	str	r3, [sp, #4]
 801168a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801168e:	f002 fc89 	bl	8013fa4 <rcutils_format_string_limit>
 8011692:	6863      	ldr	r3, [r4, #4]
 8011694:	6770      	str	r0, [r6, #116]	@ 0x74
 8011696:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8011698:	2a00      	cmp	r2, #0
 801169a:	f000 80a9 	beq.w	80117f0 <rcl_node_init+0x288>
 801169e:	6822      	ldr	r2, [r4, #0]
 80116a0:	9307      	str	r3, [sp, #28]
 80116a2:	6810      	ldr	r0, [r2, #0]
 80116a4:	4649      	mov	r1, r9
 80116a6:	3028      	adds	r0, #40	@ 0x28
 80116a8:	4642      	mov	r2, r8
 80116aa:	f003 fce7 	bl	801507c <rmw_create_node>
 80116ae:	9b07      	ldr	r3, [sp, #28]
 80116b0:	6698      	str	r0, [r3, #104]	@ 0x68
 80116b2:	6863      	ldr	r3, [r4, #4]
 80116b4:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 80116b6:	2800      	cmp	r0, #0
 80116b8:	f000 809d 	beq.w	80117f6 <rcl_node_init+0x28e>
 80116bc:	f003 fd70 	bl	80151a0 <rmw_node_get_graph_guard_condition>
 80116c0:	4681      	mov	r9, r0
 80116c2:	2800      	cmp	r0, #0
 80116c4:	f000 809c 	beq.w	8011800 <rcl_node_init+0x298>
 80116c8:	682b      	ldr	r3, [r5, #0]
 80116ca:	6929      	ldr	r1, [r5, #16]
 80116cc:	6866      	ldr	r6, [r4, #4]
 80116ce:	2008      	movs	r0, #8
 80116d0:	4798      	blx	r3
 80116d2:	6863      	ldr	r3, [r4, #4]
 80116d4:	66f0      	str	r0, [r6, #108]	@ 0x6c
 80116d6:	f8d3 a06c 	ldr.w	sl, [r3, #108]	@ 0x6c
 80116da:	f1ba 0f00 	cmp.w	sl, #0
 80116de:	f000 808d 	beq.w	80117fc <rcl_node_init+0x294>
 80116e2:	f10d 0b20 	add.w	fp, sp, #32
 80116e6:	4658      	mov	r0, fp
 80116e8:	f006 ff04 	bl	80184f4 <rcl_get_zero_initialized_guard_condition>
 80116ec:	e89b 0003 	ldmia.w	fp, {r0, r1}
 80116f0:	6863      	ldr	r3, [r4, #4]
 80116f2:	46ac      	mov	ip, r5
 80116f4:	f8d3 e06c 	ldr.w	lr, [r3, #108]	@ 0x6c
 80116f8:	e88a 0003 	stmia.w	sl, {r0, r1}
 80116fc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011700:	ae25      	add	r6, sp, #148	@ 0x94
 8011702:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8011704:	f8dc 3000 	ldr.w	r3, [ip]
 8011708:	6033      	str	r3, [r6, #0]
 801170a:	ab2a      	add	r3, sp, #168	@ 0xa8
 801170c:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8011710:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8011714:	9b25      	ldr	r3, [sp, #148]	@ 0x94
 8011716:	463a      	mov	r2, r7
 8011718:	4649      	mov	r1, r9
 801171a:	4670      	mov	r0, lr
 801171c:	f006 ff40 	bl	80185a0 <rcl_guard_condition_init_from_rmw>
 8011720:	4606      	mov	r6, r0
 8011722:	bb18      	cbnz	r0, 801176c <rcl_node_init+0x204>
 8011724:	686b      	ldr	r3, [r5, #4]
 8011726:	6929      	ldr	r1, [r5, #16]
 8011728:	4798      	blx	r3
 801172a:	686b      	ldr	r3, [r5, #4]
 801172c:	6929      	ldr	r1, [r5, #16]
 801172e:	4640      	mov	r0, r8
 8011730:	4798      	blx	r3
 8011732:	e000      	b.n	8011736 <rcl_node_init+0x1ce>
 8011734:	260b      	movs	r6, #11
 8011736:	4630      	mov	r0, r6
 8011738:	b02b      	add	sp, #172	@ 0xac
 801173a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801173e:	2665      	movs	r6, #101	@ 0x65
 8011740:	e7f9      	b.n	8011736 <rcl_node_init+0x1ce>
 8011742:	2664      	movs	r6, #100	@ 0x64
 8011744:	4630      	mov	r0, r6
 8011746:	b02b      	add	sp, #172	@ 0xac
 8011748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801174c:	f105 030c 	add.w	r3, r5, #12
 8011750:	e893 0003 	ldmia.w	r3, {r0, r1}
 8011754:	e88d 0003 	stmia.w	sp, {r0, r1}
 8011758:	4640      	mov	r0, r8
 801175a:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 801175e:	f002 fd3f 	bl	80141e0 <rcutils_strdup>
 8011762:	4680      	mov	r8, r0
 8011764:	e750      	b.n	8011608 <rcl_node_init+0xa0>
 8011766:	f003 f851 	bl	801480c <rmw_namespace_validation_result_string>
 801176a:	26ca      	movs	r6, #202	@ 0xca
 801176c:	6863      	ldr	r3, [r4, #4]
 801176e:	b1f3      	cbz	r3, 80117ae <rcl_node_init+0x246>
 8011770:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8011772:	b138      	cbz	r0, 8011784 <rcl_node_init+0x21c>
 8011774:	f006 ff74 	bl	8018660 <rcl_guard_condition_fini>
 8011778:	6863      	ldr	r3, [r4, #4]
 801177a:	6929      	ldr	r1, [r5, #16]
 801177c:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 801177e:	686b      	ldr	r3, [r5, #4]
 8011780:	4798      	blx	r3
 8011782:	6863      	ldr	r3, [r4, #4]
 8011784:	6e98      	ldr	r0, [r3, #104]	@ 0x68
 8011786:	b110      	cbz	r0, 801178e <rcl_node_init+0x226>
 8011788:	f003 fc8e 	bl	80150a8 <rmw_destroy_node>
 801178c:	6863      	ldr	r3, [r4, #4]
 801178e:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8011790:	6929      	ldr	r1, [r5, #16]
 8011792:	686b      	ldr	r3, [r5, #4]
 8011794:	4798      	blx	r3
 8011796:	6863      	ldr	r3, [r4, #4]
 8011798:	6929      	ldr	r1, [r5, #16]
 801179a:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 801179c:	686b      	ldr	r3, [r5, #4]
 801179e:	4798      	blx	r3
 80117a0:	6860      	ldr	r0, [r4, #4]
 80117a2:	f000 f8ab 	bl	80118fc <rcl_node_options_fini>
 80117a6:	686b      	ldr	r3, [r5, #4]
 80117a8:	6929      	ldr	r1, [r5, #16]
 80117aa:	6860      	ldr	r0, [r4, #4]
 80117ac:	4798      	blx	r3
 80117ae:	686b      	ldr	r3, [r5, #4]
 80117b0:	6929      	ldr	r1, [r5, #16]
 80117b2:	2000      	movs	r0, #0
 80117b4:	4798      	blx	r3
 80117b6:	686b      	ldr	r3, [r5, #4]
 80117b8:	6929      	ldr	r1, [r5, #16]
 80117ba:	4640      	mov	r0, r8
 80117bc:	4798      	blx	r3
 80117be:	2300      	movs	r3, #0
 80117c0:	e9c4 3300 	strd	r3, r3, [r4]
 80117c4:	e7b7      	b.n	8011736 <rcl_node_init+0x1ce>
 80117c6:	f105 030c 	add.w	r3, r5, #12
 80117ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 80117ce:	e88d 0003 	stmia.w	sp, {r0, r1}
 80117d2:	480f      	ldr	r0, [pc, #60]	@ (8011810 <rcl_node_init+0x2a8>)
 80117d4:	e895 000e 	ldmia.w	r5, {r1, r2, r3}
 80117d8:	f002 fd02 	bl	80141e0 <rcutils_strdup>
 80117dc:	4680      	mov	r8, r0
 80117de:	e713      	b.n	8011608 <rcl_node_init+0xa0>
 80117e0:	260a      	movs	r6, #10
 80117e2:	e7a8      	b.n	8011736 <rcl_node_init+0x1ce>
 80117e4:	f003 f86a 	bl	80148bc <rmw_node_name_validation_result_string>
 80117e8:	26c9      	movs	r6, #201	@ 0xc9
 80117ea:	e7a4      	b.n	8011736 <rcl_node_init+0x1ce>
 80117ec:	260a      	movs	r6, #10
 80117ee:	e7de      	b.n	80117ae <rcl_node_init+0x246>
 80117f0:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80117f2:	260a      	movs	r6, #10
 80117f4:	e7bd      	b.n	8011772 <rcl_node_init+0x20a>
 80117f6:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 80117f8:	2601      	movs	r6, #1
 80117fa:	e7ba      	b.n	8011772 <rcl_node_init+0x20a>
 80117fc:	260a      	movs	r6, #10
 80117fe:	e7c1      	b.n	8011784 <rcl_node_init+0x21c>
 8011800:	2601      	movs	r6, #1
 8011802:	e7b3      	b.n	801176c <rcl_node_init+0x204>
 8011804:	0801c744 	.word	0x0801c744
 8011808:	0801c554 	.word	0x0801c554
 801180c:	0801c748 	.word	0x0801c748
 8011810:	0801c740 	.word	0x0801c740

08011814 <rcl_node_is_valid>:
 8011814:	b130      	cbz	r0, 8011824 <rcl_node_is_valid+0x10>
 8011816:	6843      	ldr	r3, [r0, #4]
 8011818:	b123      	cbz	r3, 8011824 <rcl_node_is_valid+0x10>
 801181a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 801181c:	b113      	cbz	r3, 8011824 <rcl_node_is_valid+0x10>
 801181e:	6800      	ldr	r0, [r0, #0]
 8011820:	f7ff bc4a 	b.w	80110b8 <rcl_context_is_valid>
 8011824:	2000      	movs	r0, #0
 8011826:	4770      	bx	lr

08011828 <rcl_node_get_name>:
 8011828:	b120      	cbz	r0, 8011834 <rcl_node_get_name+0xc>
 801182a:	6840      	ldr	r0, [r0, #4]
 801182c:	b110      	cbz	r0, 8011834 <rcl_node_get_name+0xc>
 801182e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8011830:	b100      	cbz	r0, 8011834 <rcl_node_get_name+0xc>
 8011832:	6880      	ldr	r0, [r0, #8]
 8011834:	4770      	bx	lr
 8011836:	bf00      	nop

08011838 <rcl_node_get_namespace>:
 8011838:	b120      	cbz	r0, 8011844 <rcl_node_get_namespace+0xc>
 801183a:	6840      	ldr	r0, [r0, #4]
 801183c:	b110      	cbz	r0, 8011844 <rcl_node_get_namespace+0xc>
 801183e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8011840:	b100      	cbz	r0, 8011844 <rcl_node_get_namespace+0xc>
 8011842:	68c0      	ldr	r0, [r0, #12]
 8011844:	4770      	bx	lr
 8011846:	bf00      	nop

08011848 <rcl_node_get_options>:
 8011848:	b128      	cbz	r0, 8011856 <rcl_node_get_options+0xe>
 801184a:	6840      	ldr	r0, [r0, #4]
 801184c:	b118      	cbz	r0, 8011856 <rcl_node_get_options+0xe>
 801184e:	6e83      	ldr	r3, [r0, #104]	@ 0x68
 8011850:	2b00      	cmp	r3, #0
 8011852:	bf08      	it	eq
 8011854:	2000      	moveq	r0, #0
 8011856:	4770      	bx	lr

08011858 <rcl_node_get_rmw_handle>:
 8011858:	b110      	cbz	r0, 8011860 <rcl_node_get_rmw_handle+0x8>
 801185a:	6840      	ldr	r0, [r0, #4]
 801185c:	b100      	cbz	r0, 8011860 <rcl_node_get_rmw_handle+0x8>
 801185e:	6e80      	ldr	r0, [r0, #104]	@ 0x68
 8011860:	4770      	bx	lr
 8011862:	bf00      	nop

08011864 <rcl_get_disable_loaned_message>:
 8011864:	b510      	push	{r4, lr}
 8011866:	b082      	sub	sp, #8
 8011868:	2300      	movs	r3, #0
 801186a:	9301      	str	r3, [sp, #4]
 801186c:	b1a0      	cbz	r0, 8011898 <rcl_get_disable_loaned_message+0x34>
 801186e:	4604      	mov	r4, r0
 8011870:	a901      	add	r1, sp, #4
 8011872:	480b      	ldr	r0, [pc, #44]	@ (80118a0 <rcl_get_disable_loaned_message+0x3c>)
 8011874:	f002 fb7e 	bl	8013f74 <rcutils_get_env>
 8011878:	b110      	cbz	r0, 8011880 <rcl_get_disable_loaned_message+0x1c>
 801187a:	2001      	movs	r0, #1
 801187c:	b002      	add	sp, #8
 801187e:	bd10      	pop	{r4, pc}
 8011880:	9a01      	ldr	r2, [sp, #4]
 8011882:	7813      	ldrb	r3, [r2, #0]
 8011884:	3b31      	subs	r3, #49	@ 0x31
 8011886:	bf08      	it	eq
 8011888:	7853      	ldrbeq	r3, [r2, #1]
 801188a:	fab3 f383 	clz	r3, r3
 801188e:	095b      	lsrs	r3, r3, #5
 8011890:	2000      	movs	r0, #0
 8011892:	7023      	strb	r3, [r4, #0]
 8011894:	b002      	add	sp, #8
 8011896:	bd10      	pop	{r4, pc}
 8011898:	200b      	movs	r0, #11
 801189a:	b002      	add	sp, #8
 801189c:	bd10      	pop	{r4, pc}
 801189e:	bf00      	nop
 80118a0:	0801c750 	.word	0x0801c750

080118a4 <rcl_node_get_default_options>:
 80118a4:	b510      	push	{r4, lr}
 80118a6:	2253      	movs	r2, #83	@ 0x53
 80118a8:	4604      	mov	r4, r0
 80118aa:	2100      	movs	r1, #0
 80118ac:	3015      	adds	r0, #21
 80118ae:	f008 f8cb 	bl	8019a48 <memset>
 80118b2:	4620      	mov	r0, r4
 80118b4:	f7fa fd18 	bl	800c2e8 <rcutils_get_default_allocator>
 80118b8:	2301      	movs	r3, #1
 80118ba:	7523      	strb	r3, [r4, #20]
 80118bc:	4620      	mov	r0, r4
 80118be:	bd10      	pop	{r4, pc}

080118c0 <rcl_node_options_copy>:
 80118c0:	b1d0      	cbz	r0, 80118f8 <rcl_node_options_copy+0x38>
 80118c2:	b570      	push	{r4, r5, r6, lr}
 80118c4:	460c      	mov	r4, r1
 80118c6:	b1a9      	cbz	r1, 80118f4 <rcl_node_options_copy+0x34>
 80118c8:	4288      	cmp	r0, r1
 80118ca:	4684      	mov	ip, r0
 80118cc:	d012      	beq.n	80118f4 <rcl_node_options_copy+0x34>
 80118ce:	4605      	mov	r5, r0
 80118d0:	8a86      	ldrh	r6, [r0, #20]
 80118d2:	468e      	mov	lr, r1
 80118d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80118d6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80118da:	682b      	ldr	r3, [r5, #0]
 80118dc:	f8ce 3000 	str.w	r3, [lr]
 80118e0:	f10c 0118 	add.w	r1, ip, #24
 80118e4:	2250      	movs	r2, #80	@ 0x50
 80118e6:	82a6      	strh	r6, [r4, #20]
 80118e8:	f104 0018 	add.w	r0, r4, #24
 80118ec:	f008 f9e5 	bl	8019cba <memcpy>
 80118f0:	2000      	movs	r0, #0
 80118f2:	bd70      	pop	{r4, r5, r6, pc}
 80118f4:	200b      	movs	r0, #11
 80118f6:	bd70      	pop	{r4, r5, r6, pc}
 80118f8:	200b      	movs	r0, #11
 80118fa:	4770      	bx	lr

080118fc <rcl_node_options_fini>:
 80118fc:	b1c0      	cbz	r0, 8011930 <rcl_node_options_fini+0x34>
 80118fe:	b500      	push	{lr}
 8011900:	4684      	mov	ip, r0
 8011902:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011906:	b087      	sub	sp, #28
 8011908:	f10d 0e04 	add.w	lr, sp, #4
 801190c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011910:	f8dc 3000 	ldr.w	r3, [ip]
 8011914:	f8ce 3000 	str.w	r3, [lr]
 8011918:	a801      	add	r0, sp, #4
 801191a:	f7fa fd11 	bl	800c340 <rcutils_allocator_is_valid>
 801191e:	b118      	cbz	r0, 8011928 <rcl_node_options_fini+0x2c>
 8011920:	2000      	movs	r0, #0
 8011922:	b007      	add	sp, #28
 8011924:	f85d fb04 	ldr.w	pc, [sp], #4
 8011928:	200b      	movs	r0, #11
 801192a:	b007      	add	sp, #28
 801192c:	f85d fb04 	ldr.w	pc, [sp], #4
 8011930:	200b      	movs	r0, #11
 8011932:	4770      	bx	lr

08011934 <rcl_node_resolve_name>:
 8011934:	b082      	sub	sp, #8
 8011936:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801193a:	b091      	sub	sp, #68	@ 0x44
 801193c:	ac1a      	add	r4, sp, #104	@ 0x68
 801193e:	e884 000c 	stmia.w	r4, {r2, r3}
 8011942:	f89d 807c 	ldrb.w	r8, [sp, #124]	@ 0x7c
 8011946:	2800      	cmp	r0, #0
 8011948:	d03a      	beq.n	80119c0 <rcl_node_resolve_name+0x8c>
 801194a:	460c      	mov	r4, r1
 801194c:	4605      	mov	r5, r0
 801194e:	f7ff ff7b 	bl	8011848 <rcl_node_get_options>
 8011952:	b370      	cbz	r0, 80119b2 <rcl_node_resolve_name+0x7e>
 8011954:	4628      	mov	r0, r5
 8011956:	f7ff ff67 	bl	8011828 <rcl_node_get_name>
 801195a:	4681      	mov	r9, r0
 801195c:	4628      	mov	r0, r5
 801195e:	f7ff ff6b 	bl	8011838 <rcl_node_get_namespace>
 8011962:	f10d 0e68 	add.w	lr, sp, #104	@ 0x68
 8011966:	4607      	mov	r7, r0
 8011968:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801196c:	ad0b      	add	r5, sp, #44	@ 0x2c
 801196e:	46ac      	mov	ip, r5
 8011970:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011974:	f8de 3000 	ldr.w	r3, [lr]
 8011978:	f8cc 3000 	str.w	r3, [ip]
 801197c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801197e:	b1fb      	cbz	r3, 80119c0 <rcl_node_resolve_name+0x8c>
 8011980:	468a      	mov	sl, r1
 8011982:	f8dd b078 	ldr.w	fp, [sp, #120]	@ 0x78
 8011986:	f002 fc8b 	bl	80142a0 <rcutils_get_zero_initialized_string_map>
 801198a:	ab10      	add	r3, sp, #64	@ 0x40
 801198c:	9008      	str	r0, [sp, #32]
 801198e:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8011992:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8011996:	2100      	movs	r1, #0
 8011998:	e895 000c 	ldmia.w	r5, {r2, r3}
 801199c:	a808      	add	r0, sp, #32
 801199e:	f002 fcd9 	bl	8014354 <rcutils_string_map_init>
 80119a2:	4606      	mov	r6, r0
 80119a4:	b170      	cbz	r0, 80119c4 <rcl_node_resolve_name+0x90>
 80119a6:	f7fa fcdf 	bl	800c368 <rcutils_get_error_string>
 80119aa:	f7fa fcf5 	bl	800c398 <rcutils_reset_error>
 80119ae:	2e0a      	cmp	r6, #10
 80119b0:	d000      	beq.n	80119b4 <rcl_node_resolve_name+0x80>
 80119b2:	2601      	movs	r6, #1
 80119b4:	4630      	mov	r0, r6
 80119b6:	b011      	add	sp, #68	@ 0x44
 80119b8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119bc:	b002      	add	sp, #8
 80119be:	4770      	bx	lr
 80119c0:	260b      	movs	r6, #11
 80119c2:	e7f7      	b.n	80119b4 <rcl_node_resolve_name+0x80>
 80119c4:	9009      	str	r0, [sp, #36]	@ 0x24
 80119c6:	9007      	str	r0, [sp, #28]
 80119c8:	a808      	add	r0, sp, #32
 80119ca:	f006 fd8d 	bl	80184e8 <rcl_get_default_topic_name_substitutions>
 80119ce:	4606      	mov	r6, r0
 80119d0:	b1b0      	cbz	r0, 8011a00 <rcl_node_resolve_name+0xcc>
 80119d2:	280a      	cmp	r0, #10
 80119d4:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80119d8:	d000      	beq.n	80119dc <rcl_node_resolve_name+0xa8>
 80119da:	2601      	movs	r6, #1
 80119dc:	a808      	add	r0, sp, #32
 80119de:	f002 fcf7 	bl	80143d0 <rcutils_string_map_fini>
 80119e2:	2800      	cmp	r0, #0
 80119e4:	d132      	bne.n	8011a4c <rcl_node_resolve_name+0x118>
 80119e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80119e8:	4659      	mov	r1, fp
 80119ea:	47d0      	blx	sl
 80119ec:	4659      	mov	r1, fp
 80119ee:	4648      	mov	r0, r9
 80119f0:	47d0      	blx	sl
 80119f2:	f1b8 0f00 	cmp.w	r8, #0
 80119f6:	d0dd      	beq.n	80119b4 <rcl_node_resolve_name+0x80>
 80119f8:	2e67      	cmp	r6, #103	@ 0x67
 80119fa:	bf08      	it	eq
 80119fc:	2668      	moveq	r6, #104	@ 0x68
 80119fe:	e7d9      	b.n	80119b4 <rcl_node_resolve_name+0x80>
 8011a00:	ab09      	add	r3, sp, #36	@ 0x24
 8011a02:	9305      	str	r3, [sp, #20]
 8011a04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011a06:	46ec      	mov	ip, sp
 8011a08:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011a0c:	682b      	ldr	r3, [r5, #0]
 8011a0e:	f8cc 3000 	str.w	r3, [ip]
 8011a12:	463a      	mov	r2, r7
 8011a14:	4649      	mov	r1, r9
 8011a16:	4620      	mov	r0, r4
 8011a18:	ab08      	add	r3, sp, #32
 8011a1a:	f006 fbff 	bl	801821c <rcl_expand_topic_name>
 8011a1e:	4606      	mov	r6, r0
 8011a20:	b9c8      	cbnz	r0, 8011a56 <rcl_node_resolve_name+0x122>
 8011a22:	f8dd 9024 	ldr.w	r9, [sp, #36]	@ 0x24
 8011a26:	9009      	str	r0, [sp, #36]	@ 0x24
 8011a28:	4602      	mov	r2, r0
 8011a2a:	a90a      	add	r1, sp, #40	@ 0x28
 8011a2c:	4648      	mov	r0, r9
 8011a2e:	f002 fe23 	bl	8014678 <rmw_validate_full_topic_name>
 8011a32:	b998      	cbnz	r0, 8011a5c <rcl_node_resolve_name+0x128>
 8011a34:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8011a36:	bb14      	cbnz	r4, 8011a7e <rcl_node_resolve_name+0x14a>
 8011a38:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011a3a:	a808      	add	r0, sp, #32
 8011a3c:	f8c3 9000 	str.w	r9, [r3]
 8011a40:	f002 fcc6 	bl	80143d0 <rcutils_string_map_fini>
 8011a44:	4606      	mov	r6, r0
 8011a46:	b978      	cbnz	r0, 8011a68 <rcl_node_resolve_name+0x134>
 8011a48:	4681      	mov	r9, r0
 8011a4a:	e7cc      	b.n	80119e6 <rcl_node_resolve_name+0xb2>
 8011a4c:	f7fa fc8c 	bl	800c368 <rcutils_get_error_string>
 8011a50:	f7fa fca2 	bl	800c398 <rcutils_reset_error>
 8011a54:	e7c7      	b.n	80119e6 <rcl_node_resolve_name+0xb2>
 8011a56:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8011a5a:	e7bf      	b.n	80119dc <rcl_node_resolve_name+0xa8>
 8011a5c:	f7fa fc84 	bl	800c368 <rcutils_get_error_string>
 8011a60:	2601      	movs	r6, #1
 8011a62:	f7fa fc99 	bl	800c398 <rcutils_reset_error>
 8011a66:	e7b9      	b.n	80119dc <rcl_node_resolve_name+0xa8>
 8011a68:	f7fa fc7e 	bl	800c368 <rcutils_get_error_string>
 8011a6c:	f7fa fc94 	bl	800c398 <rcutils_reset_error>
 8011a70:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011a72:	4659      	mov	r1, fp
 8011a74:	47d0      	blx	sl
 8011a76:	4659      	mov	r1, fp
 8011a78:	4620      	mov	r0, r4
 8011a7a:	47d0      	blx	sl
 8011a7c:	e799      	b.n	80119b2 <rcl_node_resolve_name+0x7e>
 8011a7e:	2667      	movs	r6, #103	@ 0x67
 8011a80:	e7ac      	b.n	80119dc <rcl_node_resolve_name+0xa8>
 8011a82:	bf00      	nop

08011a84 <rcl_service_get_rmw_handle>:
 8011a84:	b118      	cbz	r0, 8011a8e <rcl_service_get_rmw_handle+0xa>
 8011a86:	6800      	ldr	r0, [r0, #0]
 8011a88:	b108      	cbz	r0, 8011a8e <rcl_service_get_rmw_handle+0xa>
 8011a8a:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8011a8e:	4770      	bx	lr

08011a90 <rcl_take_request>:
 8011a90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011a92:	468e      	mov	lr, r1
 8011a94:	460c      	mov	r4, r1
 8011a96:	4617      	mov	r7, r2
 8011a98:	4605      	mov	r5, r0
 8011a9a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011a9e:	b091      	sub	sp, #68	@ 0x44
 8011aa0:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8011aa4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011aa8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8011aac:	e88c 0003 	stmia.w	ip, {r0, r1}
 8011ab0:	b30d      	cbz	r5, 8011af6 <rcl_take_request+0x66>
 8011ab2:	682b      	ldr	r3, [r5, #0]
 8011ab4:	b1fb      	cbz	r3, 8011af6 <rcl_take_request+0x66>
 8011ab6:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8011aba:	b1e0      	cbz	r0, 8011af6 <rcl_take_request+0x66>
 8011abc:	b397      	cbz	r7, 8011b24 <rcl_take_request+0x94>
 8011abe:	2300      	movs	r3, #0
 8011ac0:	f88d 3017 	strb.w	r3, [sp, #23]
 8011ac4:	463a      	mov	r2, r7
 8011ac6:	f10d 0317 	add.w	r3, sp, #23
 8011aca:	a906      	add	r1, sp, #24
 8011acc:	f003 fbb6 	bl	801523c <rmw_take_request>
 8011ad0:	4606      	mov	r6, r0
 8011ad2:	b198      	cbz	r0, 8011afc <rcl_take_request+0x6c>
 8011ad4:	280a      	cmp	r0, #10
 8011ad6:	bf18      	it	ne
 8011ad8:	2601      	movne	r6, #1
 8011ada:	f10d 0c28 	add.w	ip, sp, #40	@ 0x28
 8011ade:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011ae2:	46a6      	mov	lr, r4
 8011ae4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011ae8:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8011aec:	e88e 0003 	stmia.w	lr, {r0, r1}
 8011af0:	4630      	mov	r0, r6
 8011af2:	b011      	add	sp, #68	@ 0x44
 8011af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011af6:	f44f 7616 	mov.w	r6, #600	@ 0x258
 8011afa:	e7ee      	b.n	8011ada <rcl_take_request+0x4a>
 8011afc:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8011b00:	b193      	cbz	r3, 8011b28 <rcl_take_request+0x98>
 8011b02:	682b      	ldr	r3, [r5, #0]
 8011b04:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 8011b08:	2800      	cmp	r0, #0
 8011b0a:	d0e6      	beq.n	8011ada <rcl_take_request+0x4a>
 8011b0c:	463a      	mov	r2, r7
 8011b0e:	e9dd 670e 	ldrd	r6, r7, [sp, #56]	@ 0x38
 8011b12:	ab0a      	add	r3, sp, #40	@ 0x28
 8011b14:	e9cd 6700 	strd	r6, r7, [sp]
 8011b18:	9302      	str	r3, [sp, #8]
 8011b1a:	2101      	movs	r1, #1
 8011b1c:	f000 f844 	bl	8011ba8 <rcl_send_service_event_message>
 8011b20:	4606      	mov	r6, r0
 8011b22:	e7da      	b.n	8011ada <rcl_take_request+0x4a>
 8011b24:	260b      	movs	r6, #11
 8011b26:	e7d8      	b.n	8011ada <rcl_take_request+0x4a>
 8011b28:	f240 2659 	movw	r6, #601	@ 0x259
 8011b2c:	e7d5      	b.n	8011ada <rcl_take_request+0x4a>
 8011b2e:	bf00      	nop

08011b30 <rcl_send_response>:
 8011b30:	b350      	cbz	r0, 8011b88 <rcl_send_response+0x58>
 8011b32:	b570      	push	{r4, r5, r6, lr}
 8011b34:	6803      	ldr	r3, [r0, #0]
 8011b36:	b084      	sub	sp, #16
 8011b38:	4604      	mov	r4, r0
 8011b3a:	b1cb      	cbz	r3, 8011b70 <rcl_send_response+0x40>
 8011b3c:	f8d3 0108 	ldr.w	r0, [r3, #264]	@ 0x108
 8011b40:	b1b0      	cbz	r0, 8011b70 <rcl_send_response+0x40>
 8011b42:	460e      	mov	r6, r1
 8011b44:	b1e9      	cbz	r1, 8011b82 <rcl_send_response+0x52>
 8011b46:	4615      	mov	r5, r2
 8011b48:	b1da      	cbz	r2, 8011b82 <rcl_send_response+0x52>
 8011b4a:	f003 fbd5 	bl	80152f8 <rmw_send_response>
 8011b4e:	b998      	cbnz	r0, 8011b78 <rcl_send_response+0x48>
 8011b50:	6823      	ldr	r3, [r4, #0]
 8011b52:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 8011b56:	b16b      	cbz	r3, 8011b74 <rcl_send_response+0x44>
 8011b58:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
 8011b5c:	462a      	mov	r2, r5
 8011b5e:	e9cd 0100 	strd	r0, r1, [sp]
 8011b62:	9602      	str	r6, [sp, #8]
 8011b64:	2102      	movs	r1, #2
 8011b66:	4618      	mov	r0, r3
 8011b68:	f000 f81e 	bl	8011ba8 <rcl_send_service_event_message>
 8011b6c:	b004      	add	sp, #16
 8011b6e:	bd70      	pop	{r4, r5, r6, pc}
 8011b70:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8011b74:	b004      	add	sp, #16
 8011b76:	bd70      	pop	{r4, r5, r6, pc}
 8011b78:	2802      	cmp	r0, #2
 8011b7a:	bf18      	it	ne
 8011b7c:	2001      	movne	r0, #1
 8011b7e:	b004      	add	sp, #16
 8011b80:	bd70      	pop	{r4, r5, r6, pc}
 8011b82:	200b      	movs	r0, #11
 8011b84:	b004      	add	sp, #16
 8011b86:	bd70      	pop	{r4, r5, r6, pc}
 8011b88:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8011b8c:	4770      	bx	lr
 8011b8e:	bf00      	nop

08011b90 <rcl_service_is_valid>:
 8011b90:	b130      	cbz	r0, 8011ba0 <rcl_service_is_valid+0x10>
 8011b92:	6800      	ldr	r0, [r0, #0]
 8011b94:	b120      	cbz	r0, 8011ba0 <rcl_service_is_valid+0x10>
 8011b96:	f8d0 0108 	ldr.w	r0, [r0, #264]	@ 0x108
 8011b9a:	3800      	subs	r0, #0
 8011b9c:	bf18      	it	ne
 8011b9e:	2001      	movne	r0, #1
 8011ba0:	4770      	bx	lr
 8011ba2:	bf00      	nop
 8011ba4:	0000      	movs	r0, r0
	...

08011ba8 <rcl_send_service_event_message>:
 8011ba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011baa:	b093      	sub	sp, #76	@ 0x4c
 8011bac:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8011bae:	b17a      	cbz	r2, 8011bd0 <rcl_send_service_event_message+0x28>
 8011bb0:	b176      	cbz	r6, 8011bd0 <rcl_send_service_event_message+0x28>
 8011bb2:	4604      	mov	r4, r0
 8011bb4:	b150      	cbz	r0, 8011bcc <rcl_send_service_event_message+0x24>
 8011bb6:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8011bba:	b13b      	cbz	r3, 8011bcc <rcl_send_service_event_message+0x24>
 8011bbc:	68c0      	ldr	r0, [r0, #12]
 8011bbe:	460f      	mov	r7, r1
 8011bc0:	4615      	mov	r5, r2
 8011bc2:	f000 f9bb 	bl	8011f3c <rcl_clock_valid>
 8011bc6:	b108      	cbz	r0, 8011bcc <rcl_send_service_event_message+0x24>
 8011bc8:	7a23      	ldrb	r3, [r4, #8]
 8011bca:	b92b      	cbnz	r3, 8011bd8 <rcl_send_service_event_message+0x30>
 8011bcc:	2501      	movs	r5, #1
 8011bce:	e000      	b.n	8011bd2 <rcl_send_service_event_message+0x2a>
 8011bd0:	250b      	movs	r5, #11
 8011bd2:	4628      	mov	r0, r5
 8011bd4:	b013      	add	sp, #76	@ 0x4c
 8011bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011bd8:	f104 0e60 	add.w	lr, r4, #96	@ 0x60
 8011bdc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8011be0:	f10d 0c0c 	add.w	ip, sp, #12
 8011be4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8011be8:	f8de 3000 	ldr.w	r3, [lr]
 8011bec:	f8cc 3000 	str.w	r3, [ip]
 8011bf0:	a803      	add	r0, sp, #12
 8011bf2:	f7fa fba5 	bl	800c340 <rcutils_allocator_is_valid>
 8011bf6:	2800      	cmp	r0, #0
 8011bf8:	d0ea      	beq.n	8011bd0 <rcl_send_service_event_message+0x28>
 8011bfa:	6820      	ldr	r0, [r4, #0]
 8011bfc:	f7f9 fc32 	bl	800b464 <rcl_publisher_is_valid>
 8011c00:	2800      	cmp	r0, #0
 8011c02:	d045      	beq.n	8011c90 <rcl_send_service_event_message+0xe8>
 8011c04:	4669      	mov	r1, sp
 8011c06:	68e0      	ldr	r0, [r4, #12]
 8011c08:	f000 fa10 	bl	801202c <rcl_clock_get_now>
 8011c0c:	4601      	mov	r1, r0
 8011c0e:	2800      	cmp	r0, #0
 8011c10:	d13b      	bne.n	8011c8a <rcl_send_service_event_message+0xe2>
 8011c12:	2220      	movs	r2, #32
 8011c14:	eb0d 0002 	add.w	r0, sp, r2
 8011c18:	f007 ff16 	bl	8019a48 <memset>
 8011c1c:	a324      	add	r3, pc, #144	@ (adr r3, 8011cb0 <rcl_send_service_event_message+0x108>)
 8011c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011c22:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011c26:	f88d 7020 	strb.w	r7, [sp, #32]
 8011c2a:	f7ef f825 	bl	8000c78 <__aeabi_ldivmod>
 8011c2e:	e9cd 0209 	strd	r0, r2, [sp, #36]	@ 0x24
 8011c32:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	@ 0x60
 8011c36:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011c3a:	7a23      	ldrb	r3, [r4, #8]
 8011c3c:	6830      	ldr	r0, [r6, #0]
 8011c3e:	6871      	ldr	r1, [r6, #4]
 8011c40:	68b2      	ldr	r2, [r6, #8]
 8011c42:	2b01      	cmp	r3, #1
 8011c44:	68f3      	ldr	r3, [r6, #12]
 8011c46:	bf08      	it	eq
 8011c48:	2500      	moveq	r5, #0
 8011c4a:	ae0b      	add	r6, sp, #44	@ 0x2c
 8011c4c:	2f01      	cmp	r7, #1
 8011c4e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8011c50:	d821      	bhi.n	8011c96 <rcl_send_service_event_message+0xee>
 8011c52:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8011c56:	462a      	mov	r2, r5
 8011c58:	a808      	add	r0, sp, #32
 8011c5a:	699d      	ldr	r5, [r3, #24]
 8011c5c:	a903      	add	r1, sp, #12
 8011c5e:	2300      	movs	r3, #0
 8011c60:	47a8      	blx	r5
 8011c62:	4606      	mov	r6, r0
 8011c64:	2e00      	cmp	r6, #0
 8011c66:	d0b1      	beq.n	8011bcc <rcl_send_service_event_message+0x24>
 8011c68:	4631      	mov	r1, r6
 8011c6a:	6820      	ldr	r0, [r4, #0]
 8011c6c:	2200      	movs	r2, #0
 8011c6e:	f7f9 fbd3 	bl	800b418 <rcl_publish>
 8011c72:	f8d4 3080 	ldr.w	r3, [r4, #128]	@ 0x80
 8011c76:	4605      	mov	r5, r0
 8011c78:	69db      	ldr	r3, [r3, #28]
 8011c7a:	a903      	add	r1, sp, #12
 8011c7c:	4630      	mov	r0, r6
 8011c7e:	4798      	blx	r3
 8011c80:	2d00      	cmp	r5, #0
 8011c82:	d0a6      	beq.n	8011bd2 <rcl_send_service_event_message+0x2a>
 8011c84:	f7fa fb88 	bl	800c398 <rcutils_reset_error>
 8011c88:	e7a3      	b.n	8011bd2 <rcl_send_service_event_message+0x2a>
 8011c8a:	f7fa fb85 	bl	800c398 <rcutils_reset_error>
 8011c8e:	e79d      	b.n	8011bcc <rcl_send_service_event_message+0x24>
 8011c90:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8011c94:	e79d      	b.n	8011bd2 <rcl_send_service_event_message+0x2a>
 8011c96:	1eb9      	subs	r1, r7, #2
 8011c98:	2901      	cmp	r1, #1
 8011c9a:	d8f6      	bhi.n	8011c8a <rcl_send_service_event_message+0xe2>
 8011c9c:	f8d4 2080 	ldr.w	r2, [r4, #128]	@ 0x80
 8011ca0:	462b      	mov	r3, r5
 8011ca2:	a808      	add	r0, sp, #32
 8011ca4:	6995      	ldr	r5, [r2, #24]
 8011ca6:	a903      	add	r1, sp, #12
 8011ca8:	2200      	movs	r2, #0
 8011caa:	47a8      	blx	r5
 8011cac:	4606      	mov	r6, r0
 8011cae:	e7d9      	b.n	8011c64 <rcl_send_service_event_message+0xbc>
 8011cb0:	3b9aca00 	.word	0x3b9aca00
 8011cb4:	00000000 	.word	0x00000000

08011cb8 <rcl_get_zero_initialized_subscription>:
 8011cb8:	4b01      	ldr	r3, [pc, #4]	@ (8011cc0 <rcl_get_zero_initialized_subscription+0x8>)
 8011cba:	6818      	ldr	r0, [r3, #0]
 8011cbc:	4770      	bx	lr
 8011cbe:	bf00      	nop
 8011cc0:	0801d178 	.word	0x0801d178

08011cc4 <rcl_subscription_init>:
 8011cc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011cc8:	b089      	sub	sp, #36	@ 0x24
 8011cca:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8011ccc:	b1d6      	cbz	r6, 8011d04 <rcl_subscription_init+0x40>
 8011cce:	f106 0950 	add.w	r9, r6, #80	@ 0x50
 8011cd2:	4604      	mov	r4, r0
 8011cd4:	4648      	mov	r0, r9
 8011cd6:	460d      	mov	r5, r1
 8011cd8:	4690      	mov	r8, r2
 8011cda:	461f      	mov	r7, r3
 8011cdc:	f7fa fb30 	bl	800c340 <rcutils_allocator_is_valid>
 8011ce0:	b180      	cbz	r0, 8011d04 <rcl_subscription_init+0x40>
 8011ce2:	b17c      	cbz	r4, 8011d04 <rcl_subscription_init+0x40>
 8011ce4:	4628      	mov	r0, r5
 8011ce6:	f7ff fd95 	bl	8011814 <rcl_node_is_valid>
 8011cea:	2800      	cmp	r0, #0
 8011cec:	d054      	beq.n	8011d98 <rcl_subscription_init+0xd4>
 8011cee:	f1b8 0f00 	cmp.w	r8, #0
 8011cf2:	d007      	beq.n	8011d04 <rcl_subscription_init+0x40>
 8011cf4:	b137      	cbz	r7, 8011d04 <rcl_subscription_init+0x40>
 8011cf6:	6823      	ldr	r3, [r4, #0]
 8011cf8:	b14b      	cbz	r3, 8011d0e <rcl_subscription_init+0x4a>
 8011cfa:	2764      	movs	r7, #100	@ 0x64
 8011cfc:	4638      	mov	r0, r7
 8011cfe:	b009      	add	sp, #36	@ 0x24
 8011d00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d04:	270b      	movs	r7, #11
 8011d06:	4638      	mov	r0, r7
 8011d08:	b009      	add	sp, #36	@ 0x24
 8011d0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d0e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8011d12:	aa07      	add	r2, sp, #28
 8011d14:	9205      	str	r2, [sp, #20]
 8011d16:	9307      	str	r3, [sp, #28]
 8011d18:	f106 0358 	add.w	r3, r6, #88	@ 0x58
 8011d1c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011d20:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8011d24:	4639      	mov	r1, r7
 8011d26:	e899 000c 	ldmia.w	r9, {r2, r3}
 8011d2a:	4628      	mov	r0, r5
 8011d2c:	f7ff fe02 	bl	8011934 <rcl_node_resolve_name>
 8011d30:	4607      	mov	r7, r0
 8011d32:	2800      	cmp	r0, #0
 8011d34:	d15f      	bne.n	8011df6 <rcl_subscription_init+0x132>
 8011d36:	e9d6 3217 	ldrd	r3, r2, [r6, #92]	@ 0x5c
 8011d3a:	21d0      	movs	r1, #208	@ 0xd0
 8011d3c:	2001      	movs	r0, #1
 8011d3e:	4798      	blx	r3
 8011d40:	6020      	str	r0, [r4, #0]
 8011d42:	2800      	cmp	r0, #0
 8011d44:	d05d      	beq.n	8011e02 <rcl_subscription_init+0x13e>
 8011d46:	2278      	movs	r2, #120	@ 0x78
 8011d48:	4631      	mov	r1, r6
 8011d4a:	f007 ffb6 	bl	8019cba <memcpy>
 8011d4e:	4628      	mov	r0, r5
 8011d50:	f7ff fd82 	bl	8011858 <rcl_node_get_rmw_handle>
 8011d54:	f106 0364 	add.w	r3, r6, #100	@ 0x64
 8011d58:	9300      	str	r3, [sp, #0]
 8011d5a:	9a07      	ldr	r2, [sp, #28]
 8011d5c:	6827      	ldr	r7, [r4, #0]
 8011d5e:	4641      	mov	r1, r8
 8011d60:	4633      	mov	r3, r6
 8011d62:	f003 fbb1 	bl	80154c8 <rmw_create_subscription>
 8011d66:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
 8011d6a:	6827      	ldr	r7, [r4, #0]
 8011d6c:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8011d70:	b338      	cbz	r0, 8011dc2 <rcl_subscription_init+0xfe>
 8011d72:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8011d76:	f003 fc87 	bl	8015688 <rmw_subscription_get_actual_qos>
 8011d7a:	4607      	mov	r7, r0
 8011d7c:	b988      	cbnz	r0, 8011da2 <rcl_subscription_init+0xde>
 8011d7e:	6823      	ldr	r3, [r4, #0]
 8011d80:	f896 2048 	ldrb.w	r2, [r6, #72]	@ 0x48
 8011d84:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0
 8011d88:	9807      	ldr	r0, [sp, #28]
 8011d8a:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8011d8c:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8011d8e:	4798      	blx	r3
 8011d90:	4638      	mov	r0, r7
 8011d92:	b009      	add	sp, #36	@ 0x24
 8011d94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d98:	27c8      	movs	r7, #200	@ 0xc8
 8011d9a:	4638      	mov	r0, r7
 8011d9c:	b009      	add	sp, #36	@ 0x24
 8011d9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011da2:	6827      	ldr	r7, [r4, #0]
 8011da4:	b32f      	cbz	r7, 8011df2 <rcl_subscription_init+0x12e>
 8011da6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8011daa:	b153      	cbz	r3, 8011dc2 <rcl_subscription_init+0xfe>
 8011dac:	4628      	mov	r0, r5
 8011dae:	f7ff fd53 	bl	8011858 <rcl_node_get_rmw_handle>
 8011db2:	6823      	ldr	r3, [r4, #0]
 8011db4:	f8d3 10c8 	ldr.w	r1, [r3, #200]	@ 0xc8
 8011db8:	f003 fc74 	bl	80156a4 <rmw_destroy_subscription>
 8011dbc:	6827      	ldr	r7, [r4, #0]
 8011dbe:	4638      	mov	r0, r7
 8011dc0:	b197      	cbz	r7, 8011de8 <rcl_subscription_init+0x124>
 8011dc2:	f107 0550 	add.w	r5, r7, #80	@ 0x50
 8011dc6:	4628      	mov	r0, r5
 8011dc8:	f7fa faba 	bl	800c340 <rcutils_allocator_is_valid>
 8011dcc:	b1e8      	cbz	r0, 8011e0a <rcl_subscription_init+0x146>
 8011dce:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011dd0:	b1d8      	cbz	r0, 8011e0a <rcl_subscription_init+0x146>
 8011dd2:	4629      	mov	r1, r5
 8011dd4:	f002 fb94 	bl	8014500 <rmw_subscription_content_filter_options_fini>
 8011dd8:	4605      	mov	r5, r0
 8011dda:	b9a0      	cbnz	r0, 8011e06 <rcl_subscription_init+0x142>
 8011ddc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8011dde:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011de0:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8011de2:	4798      	blx	r3
 8011de4:	6820      	ldr	r0, [r4, #0]
 8011de6:	66fd      	str	r5, [r7, #108]	@ 0x6c
 8011de8:	6d73      	ldr	r3, [r6, #84]	@ 0x54
 8011dea:	6e31      	ldr	r1, [r6, #96]	@ 0x60
 8011dec:	4798      	blx	r3
 8011dee:	2300      	movs	r3, #0
 8011df0:	6023      	str	r3, [r4, #0]
 8011df2:	2701      	movs	r7, #1
 8011df4:	e7c8      	b.n	8011d88 <rcl_subscription_init+0xc4>
 8011df6:	2867      	cmp	r0, #103	@ 0x67
 8011df8:	d0c6      	beq.n	8011d88 <rcl_subscription_init+0xc4>
 8011dfa:	2869      	cmp	r0, #105	@ 0x69
 8011dfc:	d007      	beq.n	8011e0e <rcl_subscription_init+0x14a>
 8011dfe:	280a      	cmp	r0, #10
 8011e00:	d1f7      	bne.n	8011df2 <rcl_subscription_init+0x12e>
 8011e02:	270a      	movs	r7, #10
 8011e04:	e7c0      	b.n	8011d88 <rcl_subscription_init+0xc4>
 8011e06:	f7ff f93d 	bl	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 8011e0a:	6820      	ldr	r0, [r4, #0]
 8011e0c:	e7ec      	b.n	8011de8 <rcl_subscription_init+0x124>
 8011e0e:	2767      	movs	r7, #103	@ 0x67
 8011e10:	e7ba      	b.n	8011d88 <rcl_subscription_init+0xc4>
 8011e12:	bf00      	nop

08011e14 <rcl_subscription_get_default_options>:
 8011e14:	b510      	push	{r4, lr}
 8011e16:	4907      	ldr	r1, [pc, #28]	@ (8011e34 <rcl_subscription_get_default_options+0x20>)
 8011e18:	4604      	mov	r4, r0
 8011e1a:	2250      	movs	r2, #80	@ 0x50
 8011e1c:	f007 ff4d 	bl	8019cba <memcpy>
 8011e20:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011e24:	f7fa fa60 	bl	800c2e8 <rcutils_get_default_allocator>
 8011e28:	f104 0064 	add.w	r0, r4, #100	@ 0x64
 8011e2c:	f002 fb82 	bl	8014534 <rmw_get_default_subscription_options>
 8011e30:	4620      	mov	r0, r4
 8011e32:	bd10      	pop	{r4, pc}
 8011e34:	0801d180 	.word	0x0801d180

08011e38 <rcl_take>:
 8011e38:	2800      	cmp	r0, #0
 8011e3a:	d04b      	beq.n	8011ed4 <rcl_take+0x9c>
 8011e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e40:	4615      	mov	r5, r2
 8011e42:	6802      	ldr	r2, [r0, #0]
 8011e44:	b0a0      	sub	sp, #128	@ 0x80
 8011e46:	4604      	mov	r4, r0
 8011e48:	2a00      	cmp	r2, #0
 8011e4a:	d03b      	beq.n	8011ec4 <rcl_take+0x8c>
 8011e4c:	461f      	mov	r7, r3
 8011e4e:	f8d2 30c8 	ldr.w	r3, [r2, #200]	@ 0xc8
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d036      	beq.n	8011ec4 <rcl_take+0x8c>
 8011e56:	460e      	mov	r6, r1
 8011e58:	2900      	cmp	r1, #0
 8011e5a:	d039      	beq.n	8011ed0 <rcl_take+0x98>
 8011e5c:	2d00      	cmp	r5, #0
 8011e5e:	d03d      	beq.n	8011edc <rcl_take+0xa4>
 8011e60:	a802      	add	r0, sp, #8
 8011e62:	f002 fbf3 	bl	801464c <rmw_get_zero_initialized_message_info>
 8011e66:	6823      	ldr	r3, [r4, #0]
 8011e68:	f10d 0c08 	add.w	ip, sp, #8
 8011e6c:	f8d3 40c8 	ldr.w	r4, [r3, #200]	@ 0xc8
 8011e70:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011e74:	46ae      	mov	lr, r5
 8011e76:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011e7a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011e7e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011e82:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011e86:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8011e8a:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8011e8e:	462b      	mov	r3, r5
 8011e90:	e88e 0003 	stmia.w	lr, {r0, r1}
 8011e94:	f04f 0800 	mov.w	r8, #0
 8011e98:	f10d 0247 	add.w	r2, sp, #71	@ 0x47
 8011e9c:	4631      	mov	r1, r6
 8011e9e:	4620      	mov	r0, r4
 8011ea0:	f88d 8047 	strb.w	r8, [sp, #71]	@ 0x47
 8011ea4:	9700      	str	r7, [sp, #0]
 8011ea6:	f003 fc5d 	bl	8015764 <rmw_take_with_info>
 8011eaa:	4603      	mov	r3, r0
 8011eac:	b9c0      	cbnz	r0, 8011ee0 <rcl_take+0xa8>
 8011eae:	f89d 1047 	ldrb.w	r1, [sp, #71]	@ 0x47
 8011eb2:	f240 1291 	movw	r2, #401	@ 0x191
 8011eb6:	2900      	cmp	r1, #0
 8011eb8:	bf08      	it	eq
 8011eba:	4613      	moveq	r3, r2
 8011ebc:	4618      	mov	r0, r3
 8011ebe:	b020      	add	sp, #128	@ 0x80
 8011ec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ec4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8011ec8:	4618      	mov	r0, r3
 8011eca:	b020      	add	sp, #128	@ 0x80
 8011ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ed0:	230b      	movs	r3, #11
 8011ed2:	e7f3      	b.n	8011ebc <rcl_take+0x84>
 8011ed4:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8011ed8:	4618      	mov	r0, r3
 8011eda:	4770      	bx	lr
 8011edc:	ad12      	add	r5, sp, #72	@ 0x48
 8011ede:	e7bf      	b.n	8011e60 <rcl_take+0x28>
 8011ee0:	f7ff f8d0 	bl	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 8011ee4:	4603      	mov	r3, r0
 8011ee6:	e7e9      	b.n	8011ebc <rcl_take+0x84>

08011ee8 <rcl_subscription_get_rmw_handle>:
 8011ee8:	b118      	cbz	r0, 8011ef2 <rcl_subscription_get_rmw_handle+0xa>
 8011eea:	6800      	ldr	r0, [r0, #0]
 8011eec:	b108      	cbz	r0, 8011ef2 <rcl_subscription_get_rmw_handle+0xa>
 8011eee:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8011ef2:	4770      	bx	lr

08011ef4 <rcl_subscription_is_valid>:
 8011ef4:	b130      	cbz	r0, 8011f04 <rcl_subscription_is_valid+0x10>
 8011ef6:	6800      	ldr	r0, [r0, #0]
 8011ef8:	b120      	cbz	r0, 8011f04 <rcl_subscription_is_valid+0x10>
 8011efa:	f8d0 00c8 	ldr.w	r0, [r0, #200]	@ 0xc8
 8011efe:	3800      	subs	r0, #0
 8011f00:	bf18      	it	ne
 8011f02:	2001      	movne	r0, #1
 8011f04:	4770      	bx	lr
 8011f06:	bf00      	nop

08011f08 <rcl_get_system_time>:
 8011f08:	4608      	mov	r0, r1
 8011f0a:	f7fa ba61 	b.w	800c3d0 <rcutils_system_time_now>
 8011f0e:	bf00      	nop

08011f10 <rcl_get_steady_time>:
 8011f10:	4608      	mov	r0, r1
 8011f12:	f7fa ba87 	b.w	800c424 <rcutils_steady_time_now>
 8011f16:	bf00      	nop

08011f18 <rcl_get_ros_time>:
 8011f18:	7a03      	ldrb	r3, [r0, #8]
 8011f1a:	b510      	push	{r4, lr}
 8011f1c:	460c      	mov	r4, r1
 8011f1e:	b143      	cbz	r3, 8011f32 <rcl_get_ros_time+0x1a>
 8011f20:	2105      	movs	r1, #5
 8011f22:	f001 ff81 	bl	8013e28 <__atomic_load_8>
 8011f26:	4602      	mov	r2, r0
 8011f28:	460b      	mov	r3, r1
 8011f2a:	e9c4 2300 	strd	r2, r3, [r4]
 8011f2e:	2000      	movs	r0, #0
 8011f30:	bd10      	pop	{r4, pc}
 8011f32:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f36:	4608      	mov	r0, r1
 8011f38:	f7fa ba4a 	b.w	800c3d0 <rcutils_system_time_now>

08011f3c <rcl_clock_valid>:
 8011f3c:	b138      	cbz	r0, 8011f4e <rcl_clock_valid+0x12>
 8011f3e:	7803      	ldrb	r3, [r0, #0]
 8011f40:	b123      	cbz	r3, 8011f4c <rcl_clock_valid+0x10>
 8011f42:	68c0      	ldr	r0, [r0, #12]
 8011f44:	3800      	subs	r0, #0
 8011f46:	bf18      	it	ne
 8011f48:	2001      	movne	r0, #1
 8011f4a:	4770      	bx	lr
 8011f4c:	4618      	mov	r0, r3
 8011f4e:	4770      	bx	lr

08011f50 <rcl_clock_init>:
 8011f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f52:	4605      	mov	r5, r0
 8011f54:	4610      	mov	r0, r2
 8011f56:	4614      	mov	r4, r2
 8011f58:	460e      	mov	r6, r1
 8011f5a:	f7fa f9f1 	bl	800c340 <rcutils_allocator_is_valid>
 8011f5e:	b128      	cbz	r0, 8011f6c <rcl_clock_init+0x1c>
 8011f60:	2d03      	cmp	r5, #3
 8011f62:	d803      	bhi.n	8011f6c <rcl_clock_init+0x1c>
 8011f64:	e8df f005 	tbb	[pc, r5]
 8011f68:	044c291a 	.word	0x044c291a
 8011f6c:	200b      	movs	r0, #11
 8011f6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f70:	2e00      	cmp	r6, #0
 8011f72:	d0fb      	beq.n	8011f6c <rcl_clock_init+0x1c>
 8011f74:	2c00      	cmp	r4, #0
 8011f76:	d0f9      	beq.n	8011f6c <rcl_clock_init+0x1c>
 8011f78:	2300      	movs	r3, #0
 8011f7a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8011f7e:	f8df c0a4 	ldr.w	ip, [pc, #164]	@ 8012024 <rcl_clock_init+0xd4>
 8011f82:	6133      	str	r3, [r6, #16]
 8011f84:	f106 0514 	add.w	r5, r6, #20
 8011f88:	2703      	movs	r7, #3
 8011f8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011f8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8011f8e:	6823      	ldr	r3, [r4, #0]
 8011f90:	602b      	str	r3, [r5, #0]
 8011f92:	f8c6 c00c 	str.w	ip, [r6, #12]
 8011f96:	7037      	strb	r7, [r6, #0]
 8011f98:	2000      	movs	r0, #0
 8011f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f9c:	2e00      	cmp	r6, #0
 8011f9e:	d0e5      	beq.n	8011f6c <rcl_clock_init+0x1c>
 8011fa0:	2300      	movs	r3, #0
 8011fa2:	7033      	strb	r3, [r6, #0]
 8011fa4:	e9c6 3301 	strd	r3, r3, [r6, #4]
 8011fa8:	e9c6 3303 	strd	r3, r3, [r6, #12]
 8011fac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8011fae:	f106 0514 	add.w	r5, r6, #20
 8011fb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8011fb4:	6823      	ldr	r3, [r4, #0]
 8011fb6:	602b      	str	r3, [r5, #0]
 8011fb8:	e7ee      	b.n	8011f98 <rcl_clock_init+0x48>
 8011fba:	2e00      	cmp	r6, #0
 8011fbc:	d0d6      	beq.n	8011f6c <rcl_clock_init+0x1c>
 8011fbe:	2c00      	cmp	r4, #0
 8011fc0:	d0d4      	beq.n	8011f6c <rcl_clock_init+0x1c>
 8011fc2:	2700      	movs	r7, #0
 8011fc4:	7037      	strb	r7, [r6, #0]
 8011fc6:	46a4      	mov	ip, r4
 8011fc8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8011fcc:	f106 0514 	add.w	r5, r6, #20
 8011fd0:	e9c6 7701 	strd	r7, r7, [r6, #4]
 8011fd4:	e9c6 7703 	strd	r7, r7, [r6, #12]
 8011fd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8011fda:	f8dc 3000 	ldr.w	r3, [ip]
 8011fde:	602b      	str	r3, [r5, #0]
 8011fe0:	6921      	ldr	r1, [r4, #16]
 8011fe2:	6823      	ldr	r3, [r4, #0]
 8011fe4:	2010      	movs	r0, #16
 8011fe6:	4798      	blx	r3
 8011fe8:	6130      	str	r0, [r6, #16]
 8011fea:	b1b8      	cbz	r0, 801201c <rcl_clock_init+0xcc>
 8011fec:	2200      	movs	r2, #0
 8011fee:	2300      	movs	r3, #0
 8011ff0:	e9c0 2300 	strd	r2, r3, [r0]
 8011ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8012020 <rcl_clock_init+0xd0>)
 8011ff6:	7207      	strb	r7, [r0, #8]
 8011ff8:	2301      	movs	r3, #1
 8011ffa:	60f2      	str	r2, [r6, #12]
 8011ffc:	7033      	strb	r3, [r6, #0]
 8011ffe:	e7cb      	b.n	8011f98 <rcl_clock_init+0x48>
 8012000:	2e00      	cmp	r6, #0
 8012002:	d0b3      	beq.n	8011f6c <rcl_clock_init+0x1c>
 8012004:	2c00      	cmp	r4, #0
 8012006:	d0b1      	beq.n	8011f6c <rcl_clock_init+0x1c>
 8012008:	2300      	movs	r3, #0
 801200a:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801200e:	f8df c018 	ldr.w	ip, [pc, #24]	@ 8012028 <rcl_clock_init+0xd8>
 8012012:	6133      	str	r3, [r6, #16]
 8012014:	f106 0514 	add.w	r5, r6, #20
 8012018:	2702      	movs	r7, #2
 801201a:	e7b6      	b.n	8011f8a <rcl_clock_init+0x3a>
 801201c:	200a      	movs	r0, #10
 801201e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012020:	08011f19 	.word	0x08011f19
 8012024:	08011f11 	.word	0x08011f11
 8012028:	08011f09 	.word	0x08011f09

0801202c <rcl_clock_get_now>:
 801202c:	b140      	cbz	r0, 8012040 <rcl_clock_get_now+0x14>
 801202e:	b139      	cbz	r1, 8012040 <rcl_clock_get_now+0x14>
 8012030:	7803      	ldrb	r3, [r0, #0]
 8012032:	b11b      	cbz	r3, 801203c <rcl_clock_get_now+0x10>
 8012034:	68c3      	ldr	r3, [r0, #12]
 8012036:	b10b      	cbz	r3, 801203c <rcl_clock_get_now+0x10>
 8012038:	6900      	ldr	r0, [r0, #16]
 801203a:	4718      	bx	r3
 801203c:	2001      	movs	r0, #1
 801203e:	4770      	bx	lr
 8012040:	200b      	movs	r0, #11
 8012042:	4770      	bx	lr

08012044 <rcl_is_enabled_ros_time_override>:
 8012044:	b158      	cbz	r0, 801205e <rcl_is_enabled_ros_time_override+0x1a>
 8012046:	b151      	cbz	r1, 801205e <rcl_is_enabled_ros_time_override+0x1a>
 8012048:	7803      	ldrb	r3, [r0, #0]
 801204a:	2b01      	cmp	r3, #1
 801204c:	d105      	bne.n	801205a <rcl_is_enabled_ros_time_override+0x16>
 801204e:	6902      	ldr	r2, [r0, #16]
 8012050:	b11a      	cbz	r2, 801205a <rcl_is_enabled_ros_time_override+0x16>
 8012052:	7a13      	ldrb	r3, [r2, #8]
 8012054:	700b      	strb	r3, [r1, #0]
 8012056:	2000      	movs	r0, #0
 8012058:	4770      	bx	lr
 801205a:	2001      	movs	r0, #1
 801205c:	4770      	bx	lr
 801205e:	200b      	movs	r0, #11
 8012060:	4770      	bx	lr
 8012062:	bf00      	nop

08012064 <rcl_clock_add_jump_callback>:
 8012064:	b082      	sub	sp, #8
 8012066:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801206a:	a906      	add	r1, sp, #24
 801206c:	e881 000c 	stmia.w	r1, {r2, r3}
 8012070:	e9dd 760c 	ldrd	r7, r6, [sp, #48]	@ 0x30
 8012074:	b320      	cbz	r0, 80120c0 <rcl_clock_add_jump_callback+0x5c>
 8012076:	4605      	mov	r5, r0
 8012078:	3014      	adds	r0, #20
 801207a:	f7fa f961 	bl	800c340 <rcutils_allocator_is_valid>
 801207e:	b1f8      	cbz	r0, 80120c0 <rcl_clock_add_jump_callback+0x5c>
 8012080:	b1f7      	cbz	r7, 80120c0 <rcl_clock_add_jump_callback+0x5c>
 8012082:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012084:	2b00      	cmp	r3, #0
 8012086:	db1b      	blt.n	80120c0 <rcl_clock_add_jump_callback+0x5c>
 8012088:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 801208c:	2a01      	cmp	r2, #1
 801208e:	f173 0300 	sbcs.w	r3, r3, #0
 8012092:	da15      	bge.n	80120c0 <rcl_clock_add_jump_callback+0x5c>
 8012094:	e9d5 0401 	ldrd	r0, r4, [r5, #4]
 8012098:	2c00      	cmp	r4, #0
 801209a:	d042      	beq.n	8012122 <rcl_clock_add_jump_callback+0xbe>
 801209c:	4603      	mov	r3, r0
 801209e:	2200      	movs	r2, #0
 80120a0:	e003      	b.n	80120aa <rcl_clock_add_jump_callback+0x46>
 80120a2:	4294      	cmp	r4, r2
 80120a4:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 80120a8:	d011      	beq.n	80120ce <rcl_clock_add_jump_callback+0x6a>
 80120aa:	6819      	ldr	r1, [r3, #0]
 80120ac:	42b9      	cmp	r1, r7
 80120ae:	f102 0201 	add.w	r2, r2, #1
 80120b2:	d1f6      	bne.n	80120a2 <rcl_clock_add_jump_callback+0x3e>
 80120b4:	6a19      	ldr	r1, [r3, #32]
 80120b6:	42b1      	cmp	r1, r6
 80120b8:	d1f3      	bne.n	80120a2 <rcl_clock_add_jump_callback+0x3e>
 80120ba:	f04f 0e01 	mov.w	lr, #1
 80120be:	e001      	b.n	80120c4 <rcl_clock_add_jump_callback+0x60>
 80120c0:	f04f 0e0b 	mov.w	lr, #11
 80120c4:	4670      	mov	r0, lr
 80120c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80120ca:	b002      	add	sp, #8
 80120cc:	4770      	bx	lr
 80120ce:	3401      	adds	r4, #1
 80120d0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80120d4:	00e1      	lsls	r1, r4, #3
 80120d6:	69eb      	ldr	r3, [r5, #28]
 80120d8:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80120da:	4798      	blx	r3
 80120dc:	b1f0      	cbz	r0, 801211c <rcl_clock_add_jump_callback+0xb8>
 80120de:	68ab      	ldr	r3, [r5, #8]
 80120e0:	6068      	str	r0, [r5, #4]
 80120e2:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80120e6:	f10d 0c18 	add.w	ip, sp, #24
 80120ea:	f840 7032 	str.w	r7, [r0, r2, lsl #3]
 80120ee:	eb00 04c2 	add.w	r4, r0, r2, lsl #3
 80120f2:	f103 0801 	add.w	r8, r3, #1
 80120f6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80120fa:	f104 0708 	add.w	r7, r4, #8
 80120fe:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8012100:	e89c 0003 	ldmia.w	ip, {r0, r1}
 8012104:	f04f 0e00 	mov.w	lr, #0
 8012108:	e887 0003 	stmia.w	r7, {r0, r1}
 801210c:	6226      	str	r6, [r4, #32]
 801210e:	4670      	mov	r0, lr
 8012110:	f8c5 8008 	str.w	r8, [r5, #8]
 8012114:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012118:	b002      	add	sp, #8
 801211a:	4770      	bx	lr
 801211c:	f04f 0e0a 	mov.w	lr, #10
 8012120:	e7d0      	b.n	80120c4 <rcl_clock_add_jump_callback+0x60>
 8012122:	2128      	movs	r1, #40	@ 0x28
 8012124:	e7d7      	b.n	80120d6 <rcl_clock_add_jump_callback+0x72>
 8012126:	bf00      	nop

08012128 <rcl_clock_remove_jump_callback>:
 8012128:	2800      	cmp	r0, #0
 801212a:	d05a      	beq.n	80121e2 <rcl_clock_remove_jump_callback+0xba>
 801212c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012130:	4605      	mov	r5, r0
 8012132:	3014      	adds	r0, #20
 8012134:	460f      	mov	r7, r1
 8012136:	4692      	mov	sl, r2
 8012138:	f7fa f902 	bl	800c340 <rcutils_allocator_is_valid>
 801213c:	2800      	cmp	r0, #0
 801213e:	d03f      	beq.n	80121c0 <rcl_clock_remove_jump_callback+0x98>
 8012140:	2f00      	cmp	r7, #0
 8012142:	d03d      	beq.n	80121c0 <rcl_clock_remove_jump_callback+0x98>
 8012144:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8012148:	f1b8 0f00 	cmp.w	r8, #0
 801214c:	d00c      	beq.n	8012168 <rcl_clock_remove_jump_callback+0x40>
 801214e:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8012152:	eb08 0688 	add.w	r6, r8, r8, lsl #2
 8012156:	eb09 06c6 	add.w	r6, r9, r6, lsl #3
 801215a:	464c      	mov	r4, r9
 801215c:	6823      	ldr	r3, [r4, #0]
 801215e:	42bb      	cmp	r3, r7
 8012160:	d005      	beq.n	801216e <rcl_clock_remove_jump_callback+0x46>
 8012162:	3428      	adds	r4, #40	@ 0x28
 8012164:	42b4      	cmp	r4, r6
 8012166:	d1f9      	bne.n	801215c <rcl_clock_remove_jump_callback+0x34>
 8012168:	2001      	movs	r0, #1
 801216a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801216e:	6a23      	ldr	r3, [r4, #32]
 8012170:	3428      	adds	r4, #40	@ 0x28
 8012172:	42b4      	cmp	r4, r6
 8012174:	d02c      	beq.n	80121d0 <rcl_clock_remove_jump_callback+0xa8>
 8012176:	4553      	cmp	r3, sl
 8012178:	d1f0      	bne.n	801215c <rcl_clock_remove_jump_callback+0x34>
 801217a:	46a6      	mov	lr, r4
 801217c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8012180:	f1a4 0c28 	sub.w	ip, r4, #40	@ 0x28
 8012184:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012188:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801218c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8012190:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8012194:	3428      	adds	r4, #40	@ 0x28
 8012196:	42a6      	cmp	r6, r4
 8012198:	e88c 0003 	stmia.w	ip, {r0, r1}
 801219c:	d1ed      	bne.n	801217a <rcl_clock_remove_jump_callback+0x52>
 801219e:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 80121a2:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80121a4:	60ac      	str	r4, [r5, #8]
 80121a6:	b174      	cbz	r4, 80121c6 <rcl_clock_remove_jump_callback+0x9e>
 80121a8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80121ac:	00e1      	lsls	r1, r4, #3
 80121ae:	69eb      	ldr	r3, [r5, #28]
 80121b0:	4648      	mov	r0, r9
 80121b2:	4798      	blx	r3
 80121b4:	4604      	mov	r4, r0
 80121b6:	b1b0      	cbz	r0, 80121e6 <rcl_clock_remove_jump_callback+0xbe>
 80121b8:	606c      	str	r4, [r5, #4]
 80121ba:	2000      	movs	r0, #0
 80121bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80121c0:	200b      	movs	r0, #11
 80121c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80121c6:	69ab      	ldr	r3, [r5, #24]
 80121c8:	4611      	mov	r1, r2
 80121ca:	4648      	mov	r0, r9
 80121cc:	4798      	blx	r3
 80121ce:	e7f3      	b.n	80121b8 <rcl_clock_remove_jump_callback+0x90>
 80121d0:	4553      	cmp	r3, sl
 80121d2:	d1c9      	bne.n	8012168 <rcl_clock_remove_jump_callback+0x40>
 80121d4:	f108 34ff 	add.w	r4, r8, #4294967295	@ 0xffffffff
 80121d8:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80121da:	60ac      	str	r4, [r5, #8]
 80121dc:	2c00      	cmp	r4, #0
 80121de:	d1e3      	bne.n	80121a8 <rcl_clock_remove_jump_callback+0x80>
 80121e0:	e7f1      	b.n	80121c6 <rcl_clock_remove_jump_callback+0x9e>
 80121e2:	200b      	movs	r0, #11
 80121e4:	4770      	bx	lr
 80121e6:	200a      	movs	r0, #10
 80121e8:	e7eb      	b.n	80121c2 <rcl_clock_remove_jump_callback+0x9a>
 80121ea:	bf00      	nop

080121ec <_rcl_timer_time_jump>:
 80121ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121f0:	4681      	mov	r9, r0
 80121f2:	b087      	sub	sp, #28
 80121f4:	4614      	mov	r4, r2
 80121f6:	b131      	cbz	r1, 8012206 <_rcl_timer_time_jump+0x1a>
 80121f8:	7803      	ldrb	r3, [r0, #0]
 80121fa:	3b02      	subs	r3, #2
 80121fc:	2b01      	cmp	r3, #1
 80121fe:	d93e      	bls.n	801227e <_rcl_timer_time_jump+0x92>
 8012200:	b007      	add	sp, #28
 8012202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012206:	6810      	ldr	r0, [r2, #0]
 8012208:	a904      	add	r1, sp, #16
 801220a:	f7ff ff0f 	bl	801202c <rcl_clock_get_now>
 801220e:	2800      	cmp	r0, #0
 8012210:	d1f6      	bne.n	8012200 <_rcl_timer_time_jump+0x14>
 8012212:	f104 0a20 	add.w	sl, r4, #32
 8012216:	2105      	movs	r1, #5
 8012218:	4650      	mov	r0, sl
 801221a:	f001 fe05 	bl	8013e28 <__atomic_load_8>
 801221e:	f104 0b28 	add.w	fp, r4, #40	@ 0x28
 8012222:	4680      	mov	r8, r0
 8012224:	460e      	mov	r6, r1
 8012226:	4658      	mov	r0, fp
 8012228:	2105      	movs	r1, #5
 801222a:	f001 fdfd 	bl	8013e28 <__atomic_load_8>
 801222e:	4607      	mov	r7, r0
 8012230:	460d      	mov	r5, r1
 8012232:	f104 0018 	add.w	r0, r4, #24
 8012236:	2105      	movs	r1, #5
 8012238:	f001 fdf6 	bl	8013e28 <__atomic_load_8>
 801223c:	f899 3000 	ldrb.w	r3, [r9]
 8012240:	9003      	str	r0, [sp, #12]
 8012242:	3b02      	subs	r3, #2
 8012244:	2b01      	cmp	r3, #1
 8012246:	4689      	mov	r9, r1
 8012248:	d935      	bls.n	80122b6 <_rcl_timer_time_jump+0xca>
 801224a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801224e:	42ba      	cmp	r2, r7
 8012250:	eb73 0505 	sbcs.w	r5, r3, r5
 8012254:	da57      	bge.n	8012306 <_rcl_timer_time_jump+0x11a>
 8012256:	4542      	cmp	r2, r8
 8012258:	eb73 0606 	sbcs.w	r6, r3, r6
 801225c:	dad0      	bge.n	8012200 <_rcl_timer_time_jump+0x14>
 801225e:	1882      	adds	r2, r0, r2
 8012260:	f04f 0405 	mov.w	r4, #5
 8012264:	eb43 0309 	adc.w	r3, r3, r9
 8012268:	4658      	mov	r0, fp
 801226a:	9400      	str	r4, [sp, #0]
 801226c:	f001 fe12 	bl	8013e94 <__atomic_store_8>
 8012270:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012274:	9400      	str	r4, [sp, #0]
 8012276:	4650      	mov	r0, sl
 8012278:	f001 fe0c 	bl	8013e94 <__atomic_store_8>
 801227c:	e7c0      	b.n	8012200 <_rcl_timer_time_jump+0x14>
 801227e:	6810      	ldr	r0, [r2, #0]
 8012280:	a904      	add	r1, sp, #16
 8012282:	f7ff fed3 	bl	801202c <rcl_clock_get_now>
 8012286:	2800      	cmp	r0, #0
 8012288:	d1ba      	bne.n	8012200 <_rcl_timer_time_jump+0x14>
 801228a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801228e:	4313      	orrs	r3, r2
 8012290:	d0b6      	beq.n	8012200 <_rcl_timer_time_jump+0x14>
 8012292:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8012296:	2105      	movs	r1, #5
 8012298:	f001 fdc6 	bl	8013e28 <__atomic_load_8>
 801229c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80122a0:	1a82      	subs	r2, r0, r2
 80122a2:	f04f 0005 	mov.w	r0, #5
 80122a6:	9000      	str	r0, [sp, #0]
 80122a8:	eb61 0303 	sbc.w	r3, r1, r3
 80122ac:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 80122b0:	f001 fdf0 	bl	8013e94 <__atomic_store_8>
 80122b4:	e7a4      	b.n	8012200 <_rcl_timer_time_jump+0x14>
 80122b6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80122ba:	4313      	orrs	r3, r2
 80122bc:	d0a0      	beq.n	8012200 <_rcl_timer_time_jump+0x14>
 80122be:	2605      	movs	r6, #5
 80122c0:	f104 0030 	add.w	r0, r4, #48	@ 0x30
 80122c4:	2300      	movs	r3, #0
 80122c6:	9600      	str	r6, [sp, #0]
 80122c8:	2200      	movs	r2, #0
 80122ca:	f001 fe19 	bl	8013f00 <__atomic_exchange_8>
 80122ce:	ea51 0300 	orrs.w	r3, r1, r0
 80122d2:	4604      	mov	r4, r0
 80122d4:	460d      	mov	r5, r1
 80122d6:	d093      	beq.n	8012200 <_rcl_timer_time_jump+0x14>
 80122d8:	9a04      	ldr	r2, [sp, #16]
 80122da:	9b05      	ldr	r3, [sp, #20]
 80122dc:	9600      	str	r6, [sp, #0]
 80122de:	1b12      	subs	r2, r2, r4
 80122e0:	eb63 0301 	sbc.w	r3, r3, r1
 80122e4:	9903      	ldr	r1, [sp, #12]
 80122e6:	1852      	adds	r2, r2, r1
 80122e8:	eb43 0309 	adc.w	r3, r3, r9
 80122ec:	4658      	mov	r0, fp
 80122ee:	f001 fdd1 	bl	8013e94 <__atomic_store_8>
 80122f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80122f6:	1b12      	subs	r2, r2, r4
 80122f8:	9600      	str	r6, [sp, #0]
 80122fa:	eb63 0305 	sbc.w	r3, r3, r5
 80122fe:	4650      	mov	r0, sl
 8012300:	f001 fdc8 	bl	8013e94 <__atomic_store_8>
 8012304:	e77c      	b.n	8012200 <_rcl_timer_time_jump+0x14>
 8012306:	f104 0008 	add.w	r0, r4, #8
 801230a:	f006 f9d1 	bl	80186b0 <rcl_trigger_guard_condition>
 801230e:	e777      	b.n	8012200 <_rcl_timer_time_jump+0x14>

08012310 <rcl_get_zero_initialized_timer>:
 8012310:	4b01      	ldr	r3, [pc, #4]	@ (8012318 <rcl_get_zero_initialized_timer+0x8>)
 8012312:	6818      	ldr	r0, [r3, #0]
 8012314:	4770      	bx	lr
 8012316:	bf00      	nop
 8012318:	0801d1d0 	.word	0x0801d1d0
 801231c:	00000000 	.word	0x00000000

08012320 <rcl_timer_init2>:
 8012320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012324:	b0ae      	sub	sp, #184	@ 0xb8
 8012326:	4604      	mov	r4, r0
 8012328:	a839      	add	r0, sp, #228	@ 0xe4
 801232a:	f89d 80f8 	ldrb.w	r8, [sp, #248]	@ 0xf8
 801232e:	460d      	mov	r5, r1
 8012330:	4691      	mov	r9, r2
 8012332:	f7fa f805 	bl	800c340 <rcutils_allocator_is_valid>
 8012336:	2800      	cmp	r0, #0
 8012338:	f000 8097 	beq.w	801246a <rcl_timer_init2+0x14a>
 801233c:	2c00      	cmp	r4, #0
 801233e:	f000 8094 	beq.w	801246a <rcl_timer_init2+0x14a>
 8012342:	2d00      	cmp	r5, #0
 8012344:	f000 8091 	beq.w	801246a <rcl_timer_init2+0x14a>
 8012348:	9b37      	ldr	r3, [sp, #220]	@ 0xdc
 801234a:	2b00      	cmp	r3, #0
 801234c:	f2c0 808d 	blt.w	801246a <rcl_timer_init2+0x14a>
 8012350:	6823      	ldr	r3, [r4, #0]
 8012352:	b123      	cbz	r3, 801235e <rcl_timer_init2+0x3e>
 8012354:	2664      	movs	r6, #100	@ 0x64
 8012356:	4630      	mov	r0, r6
 8012358:	b02e      	add	sp, #184	@ 0xb8
 801235a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801235e:	a908      	add	r1, sp, #32
 8012360:	4628      	mov	r0, r5
 8012362:	f7ff fe63 	bl	801202c <rcl_clock_get_now>
 8012366:	4606      	mov	r6, r0
 8012368:	2800      	cmp	r0, #0
 801236a:	d1f4      	bne.n	8012356 <rcl_timer_init2+0x36>
 801236c:	ae06      	add	r6, sp, #24
 801236e:	4630      	mov	r0, r6
 8012370:	e9cd 5916 	strd	r5, r9, [sp, #88]	@ 0x58
 8012374:	f006 f8be 	bl	80184f4 <rcl_get_zero_initialized_guard_condition>
 8012378:	e896 0003 	ldmia.w	r6, {r0, r1}
 801237c:	f10d 0a60 	add.w	sl, sp, #96	@ 0x60
 8012380:	ae0b      	add	r6, sp, #44	@ 0x2c
 8012382:	e88a 0003 	stmia.w	sl, {r0, r1}
 8012386:	4630      	mov	r0, r6
 8012388:	f006 f98c 	bl	80186a4 <rcl_guard_condition_get_default_options>
 801238c:	ab0d      	add	r3, sp, #52	@ 0x34
 801238e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012392:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8012396:	4649      	mov	r1, r9
 8012398:	e896 000c 	ldmia.w	r6, {r2, r3}
 801239c:	4650      	mov	r0, sl
 801239e:	f006 f8b3 	bl	8018508 <rcl_guard_condition_init>
 80123a2:	4606      	mov	r6, r0
 80123a4:	2800      	cmp	r0, #0
 80123a6:	d1d6      	bne.n	8012356 <rcl_timer_init2+0x36>
 80123a8:	9b38      	ldr	r3, [sp, #224]	@ 0xe0
 80123aa:	931a      	str	r3, [sp, #104]	@ 0x68
 80123ac:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	@ 0xd8
 80123b0:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 80123b4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80123b8:	9f36      	ldr	r7, [sp, #216]	@ 0xd8
 80123ba:	902a      	str	r0, [sp, #168]	@ 0xa8
 80123bc:	e9cd 002b 	strd	r0, r0, [sp, #172]	@ 0xac
 80123c0:	ed9f 7b35 	vldr	d7, [pc, #212]	@ 8012498 <rcl_timer_init2+0x178>
 80123c4:	19d0      	adds	r0, r2, r7
 80123c6:	9f37      	ldr	r7, [sp, #220]	@ 0xdc
 80123c8:	f10d 0ce4 	add.w	ip, sp, #228	@ 0xe4
 80123cc:	eb43 0107 	adc.w	r1, r3, r7
 80123d0:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 80123d4:	e9cd 231e 	strd	r2, r3, [sp, #120]	@ 0x78
 80123d8:	e9cd 0120 	strd	r0, r1, [sp, #128]	@ 0x80
 80123dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80123e0:	f10d 0e94 	add.w	lr, sp, #148	@ 0x94
 80123e4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80123e8:	f8dc 3000 	ldr.w	r3, [ip]
 80123ec:	f8ce 3000 	str.w	r3, [lr]
 80123f0:	f088 0801 	eor.w	r8, r8, #1
 80123f4:	f88d 8090 	strb.w	r8, [sp, #144]	@ 0x90
 80123f8:	4619      	mov	r1, r3
 80123fa:	2060      	movs	r0, #96	@ 0x60
 80123fc:	9b39      	ldr	r3, [sp, #228]	@ 0xe4
 80123fe:	4798      	blx	r3
 8012400:	4680      	mov	r8, r0
 8012402:	6020      	str	r0, [r4, #0]
 8012404:	2800      	cmp	r0, #0
 8012406:	d035      	beq.n	8012474 <rcl_timer_init2+0x154>
 8012408:	a916      	add	r1, sp, #88	@ 0x58
 801240a:	2260      	movs	r2, #96	@ 0x60
 801240c:	f007 fc55 	bl	8019cba <memcpy>
 8012410:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012412:	781b      	ldrb	r3, [r3, #0]
 8012414:	2b01      	cmp	r3, #1
 8012416:	d19e      	bne.n	8012356 <rcl_timer_init2+0x36>
 8012418:	2001      	movs	r0, #1
 801241a:	2100      	movs	r1, #0
 801241c:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
 8012420:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8012424:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8012428:	e9cd 0114 	strd	r0, r1, [sp, #80]	@ 0x50
 801242c:	f88d 3040 	strb.w	r3, [sp, #64]	@ 0x40
 8012430:	4b1b      	ldr	r3, [pc, #108]	@ (80124a0 <rcl_timer_init2+0x180>)
 8012432:	9304      	str	r3, [sp, #16]
 8012434:	f8cd 8014 	str.w	r8, [sp, #20]
 8012438:	ab12      	add	r3, sp, #72	@ 0x48
 801243a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801243c:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8012440:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8012444:	4628      	mov	r0, r5
 8012446:	e89c 000c 	ldmia.w	ip, {r2, r3}
 801244a:	f7ff fe0b 	bl	8012064 <rcl_clock_add_jump_callback>
 801244e:	4605      	mov	r5, r0
 8012450:	2800      	cmp	r0, #0
 8012452:	d080      	beq.n	8012356 <rcl_timer_init2+0x36>
 8012454:	4650      	mov	r0, sl
 8012456:	f006 f903 	bl	8018660 <rcl_guard_condition_fini>
 801245a:	9b3a      	ldr	r3, [sp, #232]	@ 0xe8
 801245c:	993d      	ldr	r1, [sp, #244]	@ 0xf4
 801245e:	6820      	ldr	r0, [r4, #0]
 8012460:	4798      	blx	r3
 8012462:	2300      	movs	r3, #0
 8012464:	6023      	str	r3, [r4, #0]
 8012466:	462e      	mov	r6, r5
 8012468:	e775      	b.n	8012356 <rcl_timer_init2+0x36>
 801246a:	260b      	movs	r6, #11
 801246c:	4630      	mov	r0, r6
 801246e:	b02e      	add	sp, #184	@ 0xb8
 8012470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012474:	4650      	mov	r0, sl
 8012476:	f006 f8f3 	bl	8018660 <rcl_guard_condition_fini>
 801247a:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801247c:	781b      	ldrb	r3, [r3, #0]
 801247e:	2b01      	cmp	r3, #1
 8012480:	d001      	beq.n	8012486 <rcl_timer_init2+0x166>
 8012482:	260a      	movs	r6, #10
 8012484:	e767      	b.n	8012356 <rcl_timer_init2+0x36>
 8012486:	4906      	ldr	r1, [pc, #24]	@ (80124a0 <rcl_timer_init2+0x180>)
 8012488:	4622      	mov	r2, r4
 801248a:	4628      	mov	r0, r5
 801248c:	f7ff fe4c 	bl	8012128 <rcl_clock_remove_jump_callback>
 8012490:	e7f7      	b.n	8012482 <rcl_timer_init2+0x162>
 8012492:	bf00      	nop
 8012494:	f3af 8000 	nop.w
	...
 80124a0:	080121ed 	.word	0x080121ed

080124a4 <rcl_timer_clock>:
 80124a4:	b130      	cbz	r0, 80124b4 <rcl_timer_clock+0x10>
 80124a6:	b129      	cbz	r1, 80124b4 <rcl_timer_clock+0x10>
 80124a8:	6803      	ldr	r3, [r0, #0]
 80124aa:	b12b      	cbz	r3, 80124b8 <rcl_timer_clock+0x14>
 80124ac:	681b      	ldr	r3, [r3, #0]
 80124ae:	600b      	str	r3, [r1, #0]
 80124b0:	2000      	movs	r0, #0
 80124b2:	4770      	bx	lr
 80124b4:	200b      	movs	r0, #11
 80124b6:	4770      	bx	lr
 80124b8:	f44f 7048 	mov.w	r0, #800	@ 0x320
 80124bc:	4770      	bx	lr
 80124be:	bf00      	nop

080124c0 <rcl_timer_call>:
 80124c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124c4:	b087      	sub	sp, #28
 80124c6:	2800      	cmp	r0, #0
 80124c8:	d067      	beq.n	801259a <rcl_timer_call+0xda>
 80124ca:	6803      	ldr	r3, [r0, #0]
 80124cc:	4604      	mov	r4, r0
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d068      	beq.n	80125a4 <rcl_timer_call+0xe4>
 80124d2:	f3bf 8f5b 	dmb	ish
 80124d6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80124da:	f3bf 8f5b 	dmb	ish
 80124de:	2b00      	cmp	r3, #0
 80124e0:	d150      	bne.n	8012584 <rcl_timer_call+0xc4>
 80124e2:	6803      	ldr	r3, [r0, #0]
 80124e4:	a904      	add	r1, sp, #16
 80124e6:	6818      	ldr	r0, [r3, #0]
 80124e8:	f7ff fda0 	bl	801202c <rcl_clock_get_now>
 80124ec:	4605      	mov	r5, r0
 80124ee:	2800      	cmp	r0, #0
 80124f0:	d144      	bne.n	801257c <rcl_timer_call+0xbc>
 80124f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	db4a      	blt.n	8012590 <rcl_timer_call+0xd0>
 80124fa:	6820      	ldr	r0, [r4, #0]
 80124fc:	f04f 0a05 	mov.w	sl, #5
 8012500:	f8cd a000 	str.w	sl, [sp]
 8012504:	3020      	adds	r0, #32
 8012506:	f001 fcfb 	bl	8013f00 <__atomic_exchange_8>
 801250a:	6823      	ldr	r3, [r4, #0]
 801250c:	f3bf 8f5b 	dmb	ish
 8012510:	4680      	mov	r8, r0
 8012512:	f8d3 b010 	ldr.w	fp, [r3, #16]
 8012516:	f3bf 8f5b 	dmb	ish
 801251a:	6820      	ldr	r0, [r4, #0]
 801251c:	4689      	mov	r9, r1
 801251e:	3028      	adds	r0, #40	@ 0x28
 8012520:	4651      	mov	r1, sl
 8012522:	f001 fc81 	bl	8013e28 <__atomic_load_8>
 8012526:	4606      	mov	r6, r0
 8012528:	6820      	ldr	r0, [r4, #0]
 801252a:	460f      	mov	r7, r1
 801252c:	3018      	adds	r0, #24
 801252e:	4651      	mov	r1, sl
 8012530:	f001 fc7a 	bl	8013e28 <__atomic_load_8>
 8012534:	1836      	adds	r6, r6, r0
 8012536:	eb41 0707 	adc.w	r7, r1, r7
 801253a:	4602      	mov	r2, r0
 801253c:	460b      	mov	r3, r1
 801253e:	4682      	mov	sl, r0
 8012540:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012544:	42b0      	cmp	r0, r6
 8012546:	eb71 0c07 	sbcs.w	ip, r1, r7
 801254a:	db04      	blt.n	8012556 <rcl_timer_call+0x96>
 801254c:	ea53 0c02 	orrs.w	ip, r3, r2
 8012550:	d12b      	bne.n	80125aa <rcl_timer_call+0xea>
 8012552:	4606      	mov	r6, r0
 8012554:	460f      	mov	r7, r1
 8012556:	6820      	ldr	r0, [r4, #0]
 8012558:	2105      	movs	r1, #5
 801255a:	4632      	mov	r2, r6
 801255c:	463b      	mov	r3, r7
 801255e:	3028      	adds	r0, #40	@ 0x28
 8012560:	9100      	str	r1, [sp, #0]
 8012562:	f001 fc97 	bl	8013e94 <__atomic_store_8>
 8012566:	f1bb 0f00 	cmp.w	fp, #0
 801256a:	d007      	beq.n	801257c <rcl_timer_call+0xbc>
 801256c:	9a04      	ldr	r2, [sp, #16]
 801256e:	9b05      	ldr	r3, [sp, #20]
 8012570:	ebb2 0208 	subs.w	r2, r2, r8
 8012574:	4620      	mov	r0, r4
 8012576:	eb63 0309 	sbc.w	r3, r3, r9
 801257a:	47d8      	blx	fp
 801257c:	4628      	mov	r0, r5
 801257e:	b007      	add	sp, #28
 8012580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012584:	f240 3521 	movw	r5, #801	@ 0x321
 8012588:	4628      	mov	r0, r5
 801258a:	b007      	add	sp, #28
 801258c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012590:	2501      	movs	r5, #1
 8012592:	4628      	mov	r0, r5
 8012594:	b007      	add	sp, #28
 8012596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801259a:	250b      	movs	r5, #11
 801259c:	4628      	mov	r0, r5
 801259e:	b007      	add	sp, #28
 80125a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125a4:	f44f 7548 	mov.w	r5, #800	@ 0x320
 80125a8:	e7e8      	b.n	801257c <rcl_timer_call+0xbc>
 80125aa:	1b80      	subs	r0, r0, r6
 80125ac:	eb61 0107 	sbc.w	r1, r1, r7
 80125b0:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80125b4:	f7ee fb60 	bl	8000c78 <__aeabi_ldivmod>
 80125b8:	9b02      	ldr	r3, [sp, #8]
 80125ba:	3001      	adds	r0, #1
 80125bc:	f141 0100 	adc.w	r1, r1, #0
 80125c0:	fb00 f303 	mul.w	r3, r0, r3
 80125c4:	fb01 330a 	mla	r3, r1, sl, r3
 80125c8:	fba0 0a0a 	umull	r0, sl, r0, sl
 80125cc:	1830      	adds	r0, r6, r0
 80125ce:	4453      	add	r3, sl
 80125d0:	eb43 0707 	adc.w	r7, r3, r7
 80125d4:	4606      	mov	r6, r0
 80125d6:	e7be      	b.n	8012556 <rcl_timer_call+0x96>

080125d8 <rcl_timer_is_ready>:
 80125d8:	b398      	cbz	r0, 8012642 <rcl_timer_is_ready+0x6a>
 80125da:	b530      	push	{r4, r5, lr}
 80125dc:	6803      	ldr	r3, [r0, #0]
 80125de:	b083      	sub	sp, #12
 80125e0:	4604      	mov	r4, r0
 80125e2:	b383      	cbz	r3, 8012646 <rcl_timer_is_ready+0x6e>
 80125e4:	460d      	mov	r5, r1
 80125e6:	b349      	cbz	r1, 801263c <rcl_timer_is_ready+0x64>
 80125e8:	f3bf 8f5b 	dmb	ish
 80125ec:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80125f0:	f3bf 8f5b 	dmb	ish
 80125f4:	b9fb      	cbnz	r3, 8012636 <rcl_timer_is_ready+0x5e>
 80125f6:	6803      	ldr	r3, [r0, #0]
 80125f8:	4669      	mov	r1, sp
 80125fa:	6818      	ldr	r0, [r3, #0]
 80125fc:	f7ff fd16 	bl	801202c <rcl_clock_get_now>
 8012600:	b128      	cbz	r0, 801260e <rcl_timer_is_ready+0x36>
 8012602:	f240 3321 	movw	r3, #801	@ 0x321
 8012606:	4298      	cmp	r0, r3
 8012608:	d015      	beq.n	8012636 <rcl_timer_is_ready+0x5e>
 801260a:	b003      	add	sp, #12
 801260c:	bd30      	pop	{r4, r5, pc}
 801260e:	6820      	ldr	r0, [r4, #0]
 8012610:	2105      	movs	r1, #5
 8012612:	3028      	adds	r0, #40	@ 0x28
 8012614:	f001 fc08 	bl	8013e28 <__atomic_load_8>
 8012618:	e9dd 3200 	ldrd	r3, r2, [sp]
 801261c:	1ac0      	subs	r0, r0, r3
 801261e:	eb61 0102 	sbc.w	r1, r1, r2
 8012622:	2801      	cmp	r0, #1
 8012624:	f171 0100 	sbcs.w	r1, r1, #0
 8012628:	bfb4      	ite	lt
 801262a:	2301      	movlt	r3, #1
 801262c:	2300      	movge	r3, #0
 801262e:	702b      	strb	r3, [r5, #0]
 8012630:	2000      	movs	r0, #0
 8012632:	b003      	add	sp, #12
 8012634:	bd30      	pop	{r4, r5, pc}
 8012636:	2300      	movs	r3, #0
 8012638:	702b      	strb	r3, [r5, #0]
 801263a:	e7f9      	b.n	8012630 <rcl_timer_is_ready+0x58>
 801263c:	200b      	movs	r0, #11
 801263e:	b003      	add	sp, #12
 8012640:	bd30      	pop	{r4, r5, pc}
 8012642:	200b      	movs	r0, #11
 8012644:	4770      	bx	lr
 8012646:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801264a:	e7de      	b.n	801260a <rcl_timer_is_ready+0x32>

0801264c <rcl_timer_get_next_call_time>:
 801264c:	b1d8      	cbz	r0, 8012686 <rcl_timer_get_next_call_time+0x3a>
 801264e:	b538      	push	{r3, r4, r5, lr}
 8012650:	6803      	ldr	r3, [r0, #0]
 8012652:	b1d3      	cbz	r3, 801268a <rcl_timer_get_next_call_time+0x3e>
 8012654:	460c      	mov	r4, r1
 8012656:	b1a1      	cbz	r1, 8012682 <rcl_timer_get_next_call_time+0x36>
 8012658:	f3bf 8f5b 	dmb	ish
 801265c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012660:	f3bf 8f5b 	dmb	ish
 8012664:	f003 05ff 	and.w	r5, r3, #255	@ 0xff
 8012668:	b943      	cbnz	r3, 801267c <rcl_timer_get_next_call_time+0x30>
 801266a:	6800      	ldr	r0, [r0, #0]
 801266c:	2105      	movs	r1, #5
 801266e:	3028      	adds	r0, #40	@ 0x28
 8012670:	f001 fbda 	bl	8013e28 <__atomic_load_8>
 8012674:	e9c4 0100 	strd	r0, r1, [r4]
 8012678:	4628      	mov	r0, r5
 801267a:	bd38      	pop	{r3, r4, r5, pc}
 801267c:	f240 3021 	movw	r0, #801	@ 0x321
 8012680:	bd38      	pop	{r3, r4, r5, pc}
 8012682:	200b      	movs	r0, #11
 8012684:	bd38      	pop	{r3, r4, r5, pc}
 8012686:	200b      	movs	r0, #11
 8012688:	4770      	bx	lr
 801268a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 801268e:	bd38      	pop	{r3, r4, r5, pc}

08012690 <rcl_timer_get_guard_condition>:
 8012690:	b130      	cbz	r0, 80126a0 <rcl_timer_get_guard_condition+0x10>
 8012692:	6800      	ldr	r0, [r0, #0]
 8012694:	b120      	cbz	r0, 80126a0 <rcl_timer_get_guard_condition+0x10>
 8012696:	68c3      	ldr	r3, [r0, #12]
 8012698:	b10b      	cbz	r3, 801269e <rcl_timer_get_guard_condition+0xe>
 801269a:	3008      	adds	r0, #8
 801269c:	4770      	bx	lr
 801269e:	4618      	mov	r0, r3
 80126a0:	4770      	bx	lr
 80126a2:	bf00      	nop

080126a4 <rcl_get_zero_initialized_wait_set>:
 80126a4:	b510      	push	{r4, lr}
 80126a6:	4c08      	ldr	r4, [pc, #32]	@ (80126c8 <rcl_get_zero_initialized_wait_set+0x24>)
 80126a8:	4686      	mov	lr, r0
 80126aa:	4684      	mov	ip, r0
 80126ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80126ae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80126b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80126b4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80126b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80126ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80126be:	6823      	ldr	r3, [r4, #0]
 80126c0:	f8cc 3000 	str.w	r3, [ip]
 80126c4:	4670      	mov	r0, lr
 80126c6:	bd10      	pop	{r4, pc}
 80126c8:	0801d1d4 	.word	0x0801d1d4

080126cc <rcl_wait_set_is_valid>:
 80126cc:	b118      	cbz	r0, 80126d6 <rcl_wait_set_is_valid+0xa>
 80126ce:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80126d0:	3800      	subs	r0, #0
 80126d2:	bf18      	it	ne
 80126d4:	2001      	movne	r0, #1
 80126d6:	4770      	bx	lr

080126d8 <rcl_wait_set_fini>:
 80126d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80126dc:	2800      	cmp	r0, #0
 80126de:	f000 80ab 	beq.w	8012838 <rcl_wait_set_fini+0x160>
 80126e2:	4605      	mov	r5, r0
 80126e4:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 80126e6:	2800      	cmp	r0, #0
 80126e8:	f000 809c 	beq.w	8012824 <rcl_wait_set_fini+0x14c>
 80126ec:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 80126ee:	f003 fa2f 	bl	8015b50 <rmw_destroy_wait_set>
 80126f2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80126f4:	4680      	mov	r8, r0
 80126f6:	2800      	cmp	r0, #0
 80126f8:	f040 808e 	bne.w	8012818 <rcl_wait_set_fini+0x140>
 80126fc:	2c00      	cmp	r4, #0
 80126fe:	f000 80a0 	beq.w	8012842 <rcl_wait_set_fini+0x16a>
 8012702:	6828      	ldr	r0, [r5, #0]
 8012704:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 8012706:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 801270a:	2600      	movs	r6, #0
 801270c:	606e      	str	r6, [r5, #4]
 801270e:	6026      	str	r6, [r4, #0]
 8012710:	b118      	cbz	r0, 801271a <rcl_wait_set_fini+0x42>
 8012712:	4649      	mov	r1, r9
 8012714:	47b8      	blx	r7
 8012716:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012718:	602e      	str	r6, [r5, #0]
 801271a:	68a0      	ldr	r0, [r4, #8]
 801271c:	b128      	cbz	r0, 801272a <rcl_wait_set_fini+0x52>
 801271e:	4649      	mov	r1, r9
 8012720:	47b8      	blx	r7
 8012722:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012724:	2300      	movs	r3, #0
 8012726:	e9c4 3301 	strd	r3, r3, [r4, #4]
 801272a:	68a8      	ldr	r0, [r5, #8]
 801272c:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801272e:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8012730:	f04f 0900 	mov.w	r9, #0
 8012734:	f8c5 900c 	str.w	r9, [r5, #12]
 8012738:	f8c4 900c 	str.w	r9, [r4, #12]
 801273c:	b130      	cbz	r0, 801274c <rcl_wait_set_fini+0x74>
 801273e:	4639      	mov	r1, r7
 8012740:	47b0      	blx	r6
 8012742:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012744:	f8c5 9008 	str.w	r9, [r5, #8]
 8012748:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 801274a:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 801274c:	6960      	ldr	r0, [r4, #20]
 801274e:	f04f 0900 	mov.w	r9, #0
 8012752:	f8c4 9010 	str.w	r9, [r4, #16]
 8012756:	b130      	cbz	r0, 8012766 <rcl_wait_set_fini+0x8e>
 8012758:	4639      	mov	r1, r7
 801275a:	47b0      	blx	r6
 801275c:	f8c4 9014 	str.w	r9, [r4, #20]
 8012760:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 8012762:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8012764:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8012766:	6928      	ldr	r0, [r5, #16]
 8012768:	f04f 0900 	mov.w	r9, #0
 801276c:	f8c5 9014 	str.w	r9, [r5, #20]
 8012770:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
 8012774:	b130      	cbz	r0, 8012784 <rcl_wait_set_fini+0xac>
 8012776:	4639      	mov	r1, r7
 8012778:	47b0      	blx	r6
 801277a:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801277c:	f8c5 9010 	str.w	r9, [r5, #16]
 8012780:	6ce6      	ldr	r6, [r4, #76]	@ 0x4c
 8012782:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 8012784:	69a8      	ldr	r0, [r5, #24]
 8012786:	f04f 0900 	mov.w	r9, #0
 801278a:	f8c5 901c 	str.w	r9, [r5, #28]
 801278e:	f8c4 9018 	str.w	r9, [r4, #24]
 8012792:	b120      	cbz	r0, 801279e <rcl_wait_set_fini+0xc6>
 8012794:	4639      	mov	r1, r7
 8012796:	47b0      	blx	r6
 8012798:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 801279a:	f8c5 9018 	str.w	r9, [r5, #24]
 801279e:	6a20      	ldr	r0, [r4, #32]
 80127a0:	b128      	cbz	r0, 80127ae <rcl_wait_set_fini+0xd6>
 80127a2:	4639      	mov	r1, r7
 80127a4:	47b0      	blx	r6
 80127a6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80127a8:	2300      	movs	r3, #0
 80127aa:	e9c4 3307 	strd	r3, r3, [r4, #28]
 80127ae:	6a28      	ldr	r0, [r5, #32]
 80127b0:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80127b2:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80127b6:	2600      	movs	r6, #0
 80127b8:	626e      	str	r6, [r5, #36]	@ 0x24
 80127ba:	6266      	str	r6, [r4, #36]	@ 0x24
 80127bc:	b118      	cbz	r0, 80127c6 <rcl_wait_set_fini+0xee>
 80127be:	4649      	mov	r1, r9
 80127c0:	47b8      	blx	r7
 80127c2:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80127c4:	622e      	str	r6, [r5, #32]
 80127c6:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80127c8:	b128      	cbz	r0, 80127d6 <rcl_wait_set_fini+0xfe>
 80127ca:	4649      	mov	r1, r9
 80127cc:	47b8      	blx	r7
 80127ce:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80127d0:	2300      	movs	r3, #0
 80127d2:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 80127d6:	6aa8      	ldr	r0, [r5, #40]	@ 0x28
 80127d8:	6ce7      	ldr	r7, [r4, #76]	@ 0x4c
 80127da:	f8d4 9058 	ldr.w	r9, [r4, #88]	@ 0x58
 80127de:	2600      	movs	r6, #0
 80127e0:	62ee      	str	r6, [r5, #44]	@ 0x2c
 80127e2:	6326      	str	r6, [r4, #48]	@ 0x30
 80127e4:	b118      	cbz	r0, 80127ee <rcl_wait_set_fini+0x116>
 80127e6:	4649      	mov	r1, r9
 80127e8:	47b8      	blx	r7
 80127ea:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80127ec:	62ae      	str	r6, [r5, #40]	@ 0x28
 80127ee:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 80127f0:	b1e0      	cbz	r0, 801282c <rcl_wait_set_fini+0x154>
 80127f2:	4649      	mov	r1, r9
 80127f4:	47b8      	blx	r7
 80127f6:	6b2c      	ldr	r4, [r5, #48]	@ 0x30
 80127f8:	2300      	movs	r3, #0
 80127fa:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 80127fe:	4598      	cmp	r8, r3
 8012800:	bf18      	it	ne
 8012802:	f44f 7861 	movne.w	r8, #900	@ 0x384
 8012806:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8012808:	6da1      	ldr	r1, [r4, #88]	@ 0x58
 801280a:	4620      	mov	r0, r4
 801280c:	4798      	blx	r3
 801280e:	2300      	movs	r3, #0
 8012810:	632b      	str	r3, [r5, #48]	@ 0x30
 8012812:	4640      	mov	r0, r8
 8012814:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012818:	f44f 7861 	mov.w	r8, #900	@ 0x384
 801281c:	2c00      	cmp	r4, #0
 801281e:	f47f af70 	bne.w	8012702 <rcl_wait_set_fini+0x2a>
 8012822:	e7f6      	b.n	8012812 <rcl_wait_set_fini+0x13a>
 8012824:	4680      	mov	r8, r0
 8012826:	4640      	mov	r0, r8
 8012828:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801282c:	f1b8 0f00 	cmp.w	r8, #0
 8012830:	bf18      	it	ne
 8012832:	f44f 7861 	movne.w	r8, #900	@ 0x384
 8012836:	e7e6      	b.n	8012806 <rcl_wait_set_fini+0x12e>
 8012838:	f04f 080b 	mov.w	r8, #11
 801283c:	4640      	mov	r0, r8
 801283e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012842:	f44f 7861 	mov.w	r8, #900	@ 0x384
 8012846:	e7e4      	b.n	8012812 <rcl_wait_set_fini+0x13a>

08012848 <rcl_wait_set_add_subscription>:
 8012848:	b318      	cbz	r0, 8012892 <rcl_wait_set_add_subscription+0x4a>
 801284a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 801284c:	b570      	push	{r4, r5, r6, lr}
 801284e:	4604      	mov	r4, r0
 8012850:	b30b      	cbz	r3, 8012896 <rcl_wait_set_add_subscription+0x4e>
 8012852:	b319      	cbz	r1, 801289c <rcl_wait_set_add_subscription+0x54>
 8012854:	681d      	ldr	r5, [r3, #0]
 8012856:	6840      	ldr	r0, [r0, #4]
 8012858:	4285      	cmp	r5, r0
 801285a:	d217      	bcs.n	801288c <rcl_wait_set_add_subscription+0x44>
 801285c:	6820      	ldr	r0, [r4, #0]
 801285e:	1c6e      	adds	r6, r5, #1
 8012860:	601e      	str	r6, [r3, #0]
 8012862:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8012866:	b102      	cbz	r2, 801286a <rcl_wait_set_add_subscription+0x22>
 8012868:	6015      	str	r5, [r2, #0]
 801286a:	4608      	mov	r0, r1
 801286c:	f7ff fb3c 	bl	8011ee8 <rcl_subscription_get_rmw_handle>
 8012870:	b150      	cbz	r0, 8012888 <rcl_wait_set_add_subscription+0x40>
 8012872:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012874:	6842      	ldr	r2, [r0, #4]
 8012876:	689b      	ldr	r3, [r3, #8]
 8012878:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801287c:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 801287e:	6853      	ldr	r3, [r2, #4]
 8012880:	3301      	adds	r3, #1
 8012882:	2000      	movs	r0, #0
 8012884:	6053      	str	r3, [r2, #4]
 8012886:	bd70      	pop	{r4, r5, r6, pc}
 8012888:	2001      	movs	r0, #1
 801288a:	bd70      	pop	{r4, r5, r6, pc}
 801288c:	f240 3086 	movw	r0, #902	@ 0x386
 8012890:	bd70      	pop	{r4, r5, r6, pc}
 8012892:	200b      	movs	r0, #11
 8012894:	4770      	bx	lr
 8012896:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801289a:	bd70      	pop	{r4, r5, r6, pc}
 801289c:	200b      	movs	r0, #11
 801289e:	bd70      	pop	{r4, r5, r6, pc}

080128a0 <rcl_wait_set_clear>:
 80128a0:	2800      	cmp	r0, #0
 80128a2:	d074      	beq.n	801298e <rcl_wait_set_clear+0xee>
 80128a4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80128a6:	b510      	push	{r4, lr}
 80128a8:	4604      	mov	r4, r0
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d071      	beq.n	8012992 <rcl_wait_set_clear+0xf2>
 80128ae:	6800      	ldr	r0, [r0, #0]
 80128b0:	b138      	cbz	r0, 80128c2 <rcl_wait_set_clear+0x22>
 80128b2:	6862      	ldr	r2, [r4, #4]
 80128b4:	2100      	movs	r1, #0
 80128b6:	0092      	lsls	r2, r2, #2
 80128b8:	f007 f8c6 	bl	8019a48 <memset>
 80128bc:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80128be:	2200      	movs	r2, #0
 80128c0:	601a      	str	r2, [r3, #0]
 80128c2:	68a0      	ldr	r0, [r4, #8]
 80128c4:	b138      	cbz	r0, 80128d6 <rcl_wait_set_clear+0x36>
 80128c6:	68e2      	ldr	r2, [r4, #12]
 80128c8:	2100      	movs	r1, #0
 80128ca:	0092      	lsls	r2, r2, #2
 80128cc:	f007 f8bc 	bl	8019a48 <memset>
 80128d0:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80128d2:	2200      	movs	r2, #0
 80128d4:	60da      	str	r2, [r3, #12]
 80128d6:	69a0      	ldr	r0, [r4, #24]
 80128d8:	b138      	cbz	r0, 80128ea <rcl_wait_set_clear+0x4a>
 80128da:	69e2      	ldr	r2, [r4, #28]
 80128dc:	2100      	movs	r1, #0
 80128de:	0092      	lsls	r2, r2, #2
 80128e0:	f007 f8b2 	bl	8019a48 <memset>
 80128e4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80128e6:	2200      	movs	r2, #0
 80128e8:	619a      	str	r2, [r3, #24]
 80128ea:	6a20      	ldr	r0, [r4, #32]
 80128ec:	b138      	cbz	r0, 80128fe <rcl_wait_set_clear+0x5e>
 80128ee:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80128f0:	2100      	movs	r1, #0
 80128f2:	0092      	lsls	r2, r2, #2
 80128f4:	f007 f8a8 	bl	8019a48 <memset>
 80128f8:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80128fa:	2200      	movs	r2, #0
 80128fc:	625a      	str	r2, [r3, #36]	@ 0x24
 80128fe:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8012900:	b138      	cbz	r0, 8012912 <rcl_wait_set_clear+0x72>
 8012902:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8012904:	2100      	movs	r1, #0
 8012906:	0092      	lsls	r2, r2, #2
 8012908:	f007 f89e 	bl	8019a48 <memset>
 801290c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801290e:	2200      	movs	r2, #0
 8012910:	631a      	str	r2, [r3, #48]	@ 0x30
 8012912:	6920      	ldr	r0, [r4, #16]
 8012914:	b138      	cbz	r0, 8012926 <rcl_wait_set_clear+0x86>
 8012916:	6962      	ldr	r2, [r4, #20]
 8012918:	2100      	movs	r1, #0
 801291a:	0092      	lsls	r2, r2, #2
 801291c:	f007 f894 	bl	8019a48 <memset>
 8012920:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012922:	2200      	movs	r2, #0
 8012924:	641a      	str	r2, [r3, #64]	@ 0x40
 8012926:	6898      	ldr	r0, [r3, #8]
 8012928:	b138      	cbz	r0, 801293a <rcl_wait_set_clear+0x9a>
 801292a:	685a      	ldr	r2, [r3, #4]
 801292c:	2100      	movs	r1, #0
 801292e:	0092      	lsls	r2, r2, #2
 8012930:	f007 f88a 	bl	8019a48 <memset>
 8012934:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012936:	2200      	movs	r2, #0
 8012938:	605a      	str	r2, [r3, #4]
 801293a:	6958      	ldr	r0, [r3, #20]
 801293c:	b138      	cbz	r0, 801294e <rcl_wait_set_clear+0xae>
 801293e:	691a      	ldr	r2, [r3, #16]
 8012940:	2100      	movs	r1, #0
 8012942:	0092      	lsls	r2, r2, #2
 8012944:	f007 f880 	bl	8019a48 <memset>
 8012948:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801294a:	2200      	movs	r2, #0
 801294c:	611a      	str	r2, [r3, #16]
 801294e:	6a18      	ldr	r0, [r3, #32]
 8012950:	b138      	cbz	r0, 8012962 <rcl_wait_set_clear+0xc2>
 8012952:	69da      	ldr	r2, [r3, #28]
 8012954:	2100      	movs	r1, #0
 8012956:	0092      	lsls	r2, r2, #2
 8012958:	f007 f876 	bl	8019a48 <memset>
 801295c:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801295e:	2200      	movs	r2, #0
 8012960:	61da      	str	r2, [r3, #28]
 8012962:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8012964:	b138      	cbz	r0, 8012976 <rcl_wait_set_clear+0xd6>
 8012966:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8012968:	2100      	movs	r1, #0
 801296a:	0092      	lsls	r2, r2, #2
 801296c:	f007 f86c 	bl	8019a48 <memset>
 8012970:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012972:	2200      	movs	r2, #0
 8012974:	629a      	str	r2, [r3, #40]	@ 0x28
 8012976:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8012978:	b138      	cbz	r0, 801298a <rcl_wait_set_clear+0xea>
 801297a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801297c:	2100      	movs	r1, #0
 801297e:	0092      	lsls	r2, r2, #2
 8012980:	f007 f862 	bl	8019a48 <memset>
 8012984:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012986:	2200      	movs	r2, #0
 8012988:	635a      	str	r2, [r3, #52]	@ 0x34
 801298a:	2000      	movs	r0, #0
 801298c:	bd10      	pop	{r4, pc}
 801298e:	200b      	movs	r0, #11
 8012990:	4770      	bx	lr
 8012992:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012996:	bd10      	pop	{r4, pc}

08012998 <rcl_wait_set_resize>:
 8012998:	2800      	cmp	r0, #0
 801299a:	f000 81a1 	beq.w	8012ce0 <rcl_wait_set_resize+0x348>
 801299e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129a2:	f8d0 a030 	ldr.w	sl, [r0, #48]	@ 0x30
 80129a6:	b083      	sub	sp, #12
 80129a8:	4604      	mov	r4, r0
 80129aa:	f1ba 0f00 	cmp.w	sl, #0
 80129ae:	f000 8199 	beq.w	8012ce4 <rcl_wait_set_resize+0x34c>
 80129b2:	f04f 0800 	mov.w	r8, #0
 80129b6:	f8da 9058 	ldr.w	r9, [sl, #88]	@ 0x58
 80129ba:	461e      	mov	r6, r3
 80129bc:	460f      	mov	r7, r1
 80129be:	e9da b313 	ldrd	fp, r3, [sl, #76]	@ 0x4c
 80129c2:	4615      	mov	r5, r2
 80129c4:	f8c0 8004 	str.w	r8, [r0, #4]
 80129c8:	6800      	ldr	r0, [r0, #0]
 80129ca:	f8ca 8000 	str.w	r8, [sl]
 80129ce:	2900      	cmp	r1, #0
 80129d0:	f000 80cf 	beq.w	8012b72 <rcl_wait_set_resize+0x1da>
 80129d4:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 80129d8:	464a      	mov	r2, r9
 80129da:	4651      	mov	r1, sl
 80129dc:	9301      	str	r3, [sp, #4]
 80129de:	4798      	blx	r3
 80129e0:	9b01      	ldr	r3, [sp, #4]
 80129e2:	6020      	str	r0, [r4, #0]
 80129e4:	2800      	cmp	r0, #0
 80129e6:	f000 8109 	beq.w	8012bfc <rcl_wait_set_resize+0x264>
 80129ea:	4652      	mov	r2, sl
 80129ec:	4641      	mov	r1, r8
 80129ee:	9301      	str	r3, [sp, #4]
 80129f0:	f007 f82a 	bl	8019a48 <memset>
 80129f4:	6067      	str	r7, [r4, #4]
 80129f6:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 80129f8:	9b01      	ldr	r3, [sp, #4]
 80129fa:	68b8      	ldr	r0, [r7, #8]
 80129fc:	f8c7 8004 	str.w	r8, [r7, #4]
 8012a00:	464a      	mov	r2, r9
 8012a02:	4651      	mov	r1, sl
 8012a04:	4798      	blx	r3
 8012a06:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012a08:	60b8      	str	r0, [r7, #8]
 8012a0a:	689f      	ldr	r7, [r3, #8]
 8012a0c:	2f00      	cmp	r7, #0
 8012a0e:	f000 80f0 	beq.w	8012bf2 <rcl_wait_set_resize+0x25a>
 8012a12:	4652      	mov	r2, sl
 8012a14:	4641      	mov	r1, r8
 8012a16:	4638      	mov	r0, r7
 8012a18:	f007 f816 	bl	8019a48 <memset>
 8012a1c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012a20:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012a24:	68a0      	ldr	r0, [r4, #8]
 8012a26:	2700      	movs	r7, #0
 8012a28:	e9da 2313 	ldrd	r2, r3, [sl, #76]	@ 0x4c
 8012a2c:	60e7      	str	r7, [r4, #12]
 8012a2e:	f8ca 700c 	str.w	r7, [sl, #12]
 8012a32:	2d00      	cmp	r5, #0
 8012a34:	f040 80b0 	bne.w	8012b98 <rcl_wait_set_resize+0x200>
 8012a38:	b130      	cbz	r0, 8012a48 <rcl_wait_set_resize+0xb0>
 8012a3a:	4641      	mov	r1, r8
 8012a3c:	4790      	blx	r2
 8012a3e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012a42:	60a5      	str	r5, [r4, #8]
 8012a44:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012a48:	f8da 0014 	ldr.w	r0, [sl, #20]
 8012a4c:	2700      	movs	r7, #0
 8012a4e:	19ad      	adds	r5, r5, r6
 8012a50:	f8ca 7010 	str.w	r7, [sl, #16]
 8012a54:	f040 80b8 	bne.w	8012bc8 <rcl_wait_set_resize+0x230>
 8012a58:	b148      	cbz	r0, 8012a6e <rcl_wait_set_resize+0xd6>
 8012a5a:	f8da 304c 	ldr.w	r3, [sl, #76]	@ 0x4c
 8012a5e:	4641      	mov	r1, r8
 8012a60:	4798      	blx	r3
 8012a62:	f8ca 5014 	str.w	r5, [sl, #20]
 8012a66:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012a6a:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012a6e:	6920      	ldr	r0, [r4, #16]
 8012a70:	2500      	movs	r5, #0
 8012a72:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8012a76:	6165      	str	r5, [r4, #20]
 8012a78:	f8ca 5040 	str.w	r5, [sl, #64]	@ 0x40
 8012a7c:	2e00      	cmp	r6, #0
 8012a7e:	f040 80c1 	bne.w	8012c04 <rcl_wait_set_resize+0x26c>
 8012a82:	b140      	cbz	r0, 8012a96 <rcl_wait_set_resize+0xfe>
 8012a84:	4641      	mov	r1, r8
 8012a86:	47c8      	blx	r9
 8012a88:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012a8c:	6126      	str	r6, [r4, #16]
 8012a8e:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8012a92:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012a96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012a98:	69a0      	ldr	r0, [r4, #24]
 8012a9a:	2500      	movs	r5, #0
 8012a9c:	61e5      	str	r5, [r4, #28]
 8012a9e:	f8ca 5018 	str.w	r5, [sl, #24]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	f040 80c2 	bne.w	8012c2c <rcl_wait_set_resize+0x294>
 8012aa8:	b128      	cbz	r0, 8012ab6 <rcl_wait_set_resize+0x11e>
 8012aaa:	4641      	mov	r1, r8
 8012aac:	47c8      	blx	r9
 8012aae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012ab0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012ab4:	61a3      	str	r3, [r4, #24]
 8012ab6:	f8da 0020 	ldr.w	r0, [sl, #32]
 8012aba:	b130      	cbz	r0, 8012aca <rcl_wait_set_resize+0x132>
 8012abc:	4641      	mov	r1, r8
 8012abe:	47c8      	blx	r9
 8012ac0:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012ac4:	2300      	movs	r3, #0
 8012ac6:	e9ca 3307 	strd	r3, r3, [sl, #28]
 8012aca:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012acc:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8012ad0:	6a20      	ldr	r0, [r4, #32]
 8012ad2:	2500      	movs	r5, #0
 8012ad4:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8012ad8:	6265      	str	r5, [r4, #36]	@ 0x24
 8012ada:	f8ca 5024 	str.w	r5, [sl, #36]	@ 0x24
 8012ade:	2b00      	cmp	r3, #0
 8012ae0:	f000 80c8 	beq.w	8012c74 <rcl_wait_set_resize+0x2dc>
 8012ae4:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8012ae8:	4632      	mov	r2, r6
 8012aea:	4649      	mov	r1, r9
 8012aec:	47c0      	blx	r8
 8012aee:	6220      	str	r0, [r4, #32]
 8012af0:	2800      	cmp	r0, #0
 8012af2:	f000 8083 	beq.w	8012bfc <rcl_wait_set_resize+0x264>
 8012af6:	464a      	mov	r2, r9
 8012af8:	4629      	mov	r1, r5
 8012afa:	f006 ffa5 	bl	8019a48 <memset>
 8012afe:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012b02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012b04:	6263      	str	r3, [r4, #36]	@ 0x24
 8012b06:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8012b0a:	f8ca 5028 	str.w	r5, [sl, #40]	@ 0x28
 8012b0e:	4632      	mov	r2, r6
 8012b10:	4649      	mov	r1, r9
 8012b12:	47c0      	blx	r8
 8012b14:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012b16:	f8ca 002c 	str.w	r0, [sl, #44]	@ 0x2c
 8012b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012b1c:	2b00      	cmp	r3, #0
 8012b1e:	f000 80fb 	beq.w	8012d18 <rcl_wait_set_resize+0x380>
 8012b22:	464a      	mov	r2, r9
 8012b24:	4629      	mov	r1, r5
 8012b26:	4618      	mov	r0, r3
 8012b28:	f006 ff8e 	bl	8019a48 <memset>
 8012b2c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012b30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012b32:	f8da 6058 	ldr.w	r6, [sl, #88]	@ 0x58
 8012b36:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8012b38:	2500      	movs	r5, #0
 8012b3a:	e9da 7813 	ldrd	r7, r8, [sl, #76]	@ 0x4c
 8012b3e:	62e5      	str	r5, [r4, #44]	@ 0x2c
 8012b40:	f8ca 5030 	str.w	r5, [sl, #48]	@ 0x30
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	f040 80a9 	bne.w	8012c9c <rcl_wait_set_resize+0x304>
 8012b4a:	b128      	cbz	r0, 8012b58 <rcl_wait_set_resize+0x1c0>
 8012b4c:	4631      	mov	r1, r6
 8012b4e:	47b8      	blx	r7
 8012b50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012b52:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012b56:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012b58:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8012b5c:	b128      	cbz	r0, 8012b6a <rcl_wait_set_resize+0x1d2>
 8012b5e:	4631      	mov	r1, r6
 8012b60:	47b8      	blx	r7
 8012b62:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012b64:	2200      	movs	r2, #0
 8012b66:	e9c3 220d 	strd	r2, r2, [r3, #52]	@ 0x34
 8012b6a:	2000      	movs	r0, #0
 8012b6c:	b003      	add	sp, #12
 8012b6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b72:	b120      	cbz	r0, 8012b7e <rcl_wait_set_resize+0x1e6>
 8012b74:	4649      	mov	r1, r9
 8012b76:	47d8      	blx	fp
 8012b78:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012b7c:	6027      	str	r7, [r4, #0]
 8012b7e:	f8da 0008 	ldr.w	r0, [sl, #8]
 8012b82:	2800      	cmp	r0, #0
 8012b84:	f43f af4c 	beq.w	8012a20 <rcl_wait_set_resize+0x88>
 8012b88:	4649      	mov	r1, r9
 8012b8a:	47d8      	blx	fp
 8012b8c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012b90:	2300      	movs	r3, #0
 8012b92:	e9ca 3301 	strd	r3, r3, [sl, #4]
 8012b96:	e743      	b.n	8012a20 <rcl_wait_set_resize+0x88>
 8012b98:	4642      	mov	r2, r8
 8012b9a:	ea4f 0885 	mov.w	r8, r5, lsl #2
 8012b9e:	4641      	mov	r1, r8
 8012ba0:	4798      	blx	r3
 8012ba2:	60a0      	str	r0, [r4, #8]
 8012ba4:	b350      	cbz	r0, 8012bfc <rcl_wait_set_resize+0x264>
 8012ba6:	4642      	mov	r2, r8
 8012ba8:	4639      	mov	r1, r7
 8012baa:	f006 ff4d 	bl	8019a48 <memset>
 8012bae:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012bb2:	60e5      	str	r5, [r4, #12]
 8012bb4:	2700      	movs	r7, #0
 8012bb6:	19ad      	adds	r5, r5, r6
 8012bb8:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012bbc:	f8da 0014 	ldr.w	r0, [sl, #20]
 8012bc0:	f8ca 7010 	str.w	r7, [sl, #16]
 8012bc4:	f43f af48 	beq.w	8012a58 <rcl_wait_set_resize+0xc0>
 8012bc8:	00ad      	lsls	r5, r5, #2
 8012bca:	4642      	mov	r2, r8
 8012bcc:	f8da 3050 	ldr.w	r3, [sl, #80]	@ 0x50
 8012bd0:	4629      	mov	r1, r5
 8012bd2:	4798      	blx	r3
 8012bd4:	4680      	mov	r8, r0
 8012bd6:	f8ca 0014 	str.w	r0, [sl, #20]
 8012bda:	2800      	cmp	r0, #0
 8012bdc:	f000 8085 	beq.w	8012cea <rcl_wait_set_resize+0x352>
 8012be0:	462a      	mov	r2, r5
 8012be2:	4639      	mov	r1, r7
 8012be4:	f006 ff30 	bl	8019a48 <memset>
 8012be8:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012bec:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012bf0:	e73d      	b.n	8012a6e <rcl_wait_set_resize+0xd6>
 8012bf2:	6820      	ldr	r0, [r4, #0]
 8012bf4:	4649      	mov	r1, r9
 8012bf6:	47d8      	blx	fp
 8012bf8:	e9c4 7700 	strd	r7, r7, [r4]
 8012bfc:	200a      	movs	r0, #10
 8012bfe:	b003      	add	sp, #12
 8012c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c04:	4642      	mov	r2, r8
 8012c06:	ea4f 0886 	mov.w	r8, r6, lsl #2
 8012c0a:	4641      	mov	r1, r8
 8012c0c:	47b8      	blx	r7
 8012c0e:	6120      	str	r0, [r4, #16]
 8012c10:	2800      	cmp	r0, #0
 8012c12:	d0f3      	beq.n	8012bfc <rcl_wait_set_resize+0x264>
 8012c14:	4642      	mov	r2, r8
 8012c16:	4629      	mov	r1, r5
 8012c18:	f006 ff16 	bl	8019a48 <memset>
 8012c1c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012c20:	6166      	str	r6, [r4, #20]
 8012c22:	e9da 9713 	ldrd	r9, r7, [sl, #76]	@ 0x4c
 8012c26:	f8da 8058 	ldr.w	r8, [sl, #88]	@ 0x58
 8012c2a:	e734      	b.n	8012a96 <rcl_wait_set_resize+0xfe>
 8012c2c:	009e      	lsls	r6, r3, #2
 8012c2e:	4642      	mov	r2, r8
 8012c30:	4631      	mov	r1, r6
 8012c32:	47b8      	blx	r7
 8012c34:	61a0      	str	r0, [r4, #24]
 8012c36:	2800      	cmp	r0, #0
 8012c38:	d0e0      	beq.n	8012bfc <rcl_wait_set_resize+0x264>
 8012c3a:	4632      	mov	r2, r6
 8012c3c:	4629      	mov	r1, r5
 8012c3e:	f006 ff03 	bl	8019a48 <memset>
 8012c42:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012c46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012c48:	61e3      	str	r3, [r4, #28]
 8012c4a:	f8da 0020 	ldr.w	r0, [sl, #32]
 8012c4e:	f8ca 501c 	str.w	r5, [sl, #28]
 8012c52:	4642      	mov	r2, r8
 8012c54:	4631      	mov	r1, r6
 8012c56:	47b8      	blx	r7
 8012c58:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012c5a:	f8ca 0020 	str.w	r0, [sl, #32]
 8012c5e:	6a1f      	ldr	r7, [r3, #32]
 8012c60:	2f00      	cmp	r7, #0
 8012c62:	d053      	beq.n	8012d0c <rcl_wait_set_resize+0x374>
 8012c64:	4632      	mov	r2, r6
 8012c66:	4629      	mov	r1, r5
 8012c68:	4638      	mov	r0, r7
 8012c6a:	f006 feed 	bl	8019a48 <memset>
 8012c6e:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012c72:	e72a      	b.n	8012aca <rcl_wait_set_resize+0x132>
 8012c74:	b128      	cbz	r0, 8012c82 <rcl_wait_set_resize+0x2ea>
 8012c76:	4631      	mov	r1, r6
 8012c78:	47b8      	blx	r7
 8012c7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c7c:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012c80:	6223      	str	r3, [r4, #32]
 8012c82:	f8da 002c 	ldr.w	r0, [sl, #44]	@ 0x2c
 8012c86:	2800      	cmp	r0, #0
 8012c88:	f43f af52 	beq.w	8012b30 <rcl_wait_set_resize+0x198>
 8012c8c:	4631      	mov	r1, r6
 8012c8e:	47b8      	blx	r7
 8012c90:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012c94:	2300      	movs	r3, #0
 8012c96:	e9ca 330a 	strd	r3, r3, [sl, #40]	@ 0x28
 8012c9a:	e749      	b.n	8012b30 <rcl_wait_set_resize+0x198>
 8012c9c:	ea4f 0983 	mov.w	r9, r3, lsl #2
 8012ca0:	4632      	mov	r2, r6
 8012ca2:	4649      	mov	r1, r9
 8012ca4:	47c0      	blx	r8
 8012ca6:	62a0      	str	r0, [r4, #40]	@ 0x28
 8012ca8:	2800      	cmp	r0, #0
 8012caa:	d0a7      	beq.n	8012bfc <rcl_wait_set_resize+0x264>
 8012cac:	464a      	mov	r2, r9
 8012cae:	4629      	mov	r1, r5
 8012cb0:	f006 feca 	bl	8019a48 <memset>
 8012cb4:	f8d4 a030 	ldr.w	sl, [r4, #48]	@ 0x30
 8012cb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012cba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012cbc:	f8da 0038 	ldr.w	r0, [sl, #56]	@ 0x38
 8012cc0:	f8ca 5034 	str.w	r5, [sl, #52]	@ 0x34
 8012cc4:	4632      	mov	r2, r6
 8012cc6:	4649      	mov	r1, r9
 8012cc8:	47c0      	blx	r8
 8012cca:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012ccc:	f8ca 0038 	str.w	r0, [sl, #56]	@ 0x38
 8012cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012cd2:	b34b      	cbz	r3, 8012d28 <rcl_wait_set_resize+0x390>
 8012cd4:	464a      	mov	r2, r9
 8012cd6:	4629      	mov	r1, r5
 8012cd8:	4618      	mov	r0, r3
 8012cda:	f006 feb5 	bl	8019a48 <memset>
 8012cde:	e744      	b.n	8012b6a <rcl_wait_set_resize+0x1d2>
 8012ce0:	200b      	movs	r0, #11
 8012ce2:	4770      	bx	lr
 8012ce4:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012ce8:	e789      	b.n	8012bfe <rcl_wait_set_resize+0x266>
 8012cea:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012cec:	68a0      	ldr	r0, [r4, #8]
 8012cee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012cf0:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8012cf2:	4790      	blx	r2
 8012cf4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012cf6:	6920      	ldr	r0, [r4, #16]
 8012cf8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012cfa:	6d99      	ldr	r1, [r3, #88]	@ 0x58
 8012cfc:	f8c4 800c 	str.w	r8, [r4, #12]
 8012d00:	f8c4 8008 	str.w	r8, [r4, #8]
 8012d04:	4790      	blx	r2
 8012d06:	e9c4 8804 	strd	r8, r8, [r4, #16]
 8012d0a:	e777      	b.n	8012bfc <rcl_wait_set_resize+0x264>
 8012d0c:	69a0      	ldr	r0, [r4, #24]
 8012d0e:	4641      	mov	r1, r8
 8012d10:	47c8      	blx	r9
 8012d12:	e9c4 7706 	strd	r7, r7, [r4, #24]
 8012d16:	e771      	b.n	8012bfc <rcl_wait_set_resize+0x264>
 8012d18:	6a20      	ldr	r0, [r4, #32]
 8012d1a:	9301      	str	r3, [sp, #4]
 8012d1c:	4631      	mov	r1, r6
 8012d1e:	47b8      	blx	r7
 8012d20:	9b01      	ldr	r3, [sp, #4]
 8012d22:	e9c4 3308 	strd	r3, r3, [r4, #32]
 8012d26:	e769      	b.n	8012bfc <rcl_wait_set_resize+0x264>
 8012d28:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8012d2a:	9301      	str	r3, [sp, #4]
 8012d2c:	4631      	mov	r1, r6
 8012d2e:	47b8      	blx	r7
 8012d30:	9b01      	ldr	r3, [sp, #4]
 8012d32:	e9c4 330a 	strd	r3, r3, [r4, #40]	@ 0x28
 8012d36:	e761      	b.n	8012bfc <rcl_wait_set_resize+0x264>

08012d38 <rcl_wait_set_init>:
 8012d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012d3c:	b084      	sub	sp, #16
 8012d3e:	4604      	mov	r4, r0
 8012d40:	a810      	add	r0, sp, #64	@ 0x40
 8012d42:	460d      	mov	r5, r1
 8012d44:	4690      	mov	r8, r2
 8012d46:	461f      	mov	r7, r3
 8012d48:	f7f9 fafa 	bl	800c340 <rcutils_allocator_is_valid>
 8012d4c:	2800      	cmp	r0, #0
 8012d4e:	d068      	beq.n	8012e22 <rcl_wait_set_init+0xea>
 8012d50:	2c00      	cmp	r4, #0
 8012d52:	d066      	beq.n	8012e22 <rcl_wait_set_init+0xea>
 8012d54:	6b26      	ldr	r6, [r4, #48]	@ 0x30
 8012d56:	b126      	cbz	r6, 8012d62 <rcl_wait_set_init+0x2a>
 8012d58:	2564      	movs	r5, #100	@ 0x64
 8012d5a:	4628      	mov	r0, r5
 8012d5c:	b004      	add	sp, #16
 8012d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012d64:	2b00      	cmp	r3, #0
 8012d66:	d05c      	beq.n	8012e22 <rcl_wait_set_init+0xea>
 8012d68:	4618      	mov	r0, r3
 8012d6a:	f7fe f9a5 	bl	80110b8 <rcl_context_is_valid>
 8012d6e:	2800      	cmp	r0, #0
 8012d70:	d05c      	beq.n	8012e2c <rcl_wait_set_init+0xf4>
 8012d72:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012d74:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8012d76:	205c      	movs	r0, #92	@ 0x5c
 8012d78:	4798      	blx	r3
 8012d7a:	6320      	str	r0, [r4, #48]	@ 0x30
 8012d7c:	2800      	cmp	r0, #0
 8012d7e:	d059      	beq.n	8012e34 <rcl_wait_set_init+0xfc>
 8012d80:	4631      	mov	r1, r6
 8012d82:	225c      	movs	r2, #92	@ 0x5c
 8012d84:	f006 fe60 	bl	8019a48 <memset>
 8012d88:	f8d4 9030 	ldr.w	r9, [r4, #48]	@ 0x30
 8012d8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012d8e:	f8c9 3044 	str.w	r3, [r9, #68]	@ 0x44
 8012d92:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	@ 0x34
 8012d96:	eb03 0e02 	add.w	lr, r3, r2
 8012d9a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012d9c:	449e      	add	lr, r3
 8012d9e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012da0:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 8012da4:	f8d3 a000 	ldr.w	sl, [r3]
 8012da8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8012dac:	e9c9 6601 	strd	r6, r6, [r9, #4]
 8012db0:	e9c9 6604 	strd	r6, r6, [r9, #16]
 8012db4:	e9c9 6607 	strd	r6, r6, [r9, #28]
 8012db8:	e9c9 660a 	strd	r6, r6, [r9, #40]	@ 0x28
 8012dbc:	e9c9 660d 	strd	r6, r6, [r9, #52]	@ 0x34
 8012dc0:	f109 0648 	add.w	r6, r9, #72	@ 0x48
 8012dc4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8012dc6:	44c6      	add	lr, r8
 8012dc8:	f8dc 3000 	ldr.w	r3, [ip]
 8012dcc:	6033      	str	r3, [r6, #0]
 8012dce:	eb0e 0145 	add.w	r1, lr, r5, lsl #1
 8012dd2:	f10a 0028 	add.w	r0, sl, #40	@ 0x28
 8012dd6:	f002 feb1 	bl	8015b3c <rmw_create_wait_set>
 8012dda:	f8c9 003c 	str.w	r0, [r9, #60]	@ 0x3c
 8012dde:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012de0:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8012de2:	b32b      	cbz	r3, 8012e30 <rcl_wait_set_init+0xf8>
 8012de4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012de6:	9302      	str	r3, [sp, #8]
 8012de8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012dea:	9301      	str	r3, [sp, #4]
 8012dec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012dee:	9300      	str	r3, [sp, #0]
 8012df0:	4629      	mov	r1, r5
 8012df2:	463b      	mov	r3, r7
 8012df4:	4642      	mov	r2, r8
 8012df6:	4620      	mov	r0, r4
 8012df8:	f7ff fdce 	bl	8012998 <rcl_wait_set_resize>
 8012dfc:	4605      	mov	r5, r0
 8012dfe:	2800      	cmp	r0, #0
 8012e00:	d0ab      	beq.n	8012d5a <rcl_wait_set_init+0x22>
 8012e02:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012e04:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8012e06:	b133      	cbz	r3, 8012e16 <rcl_wait_set_init+0xde>
 8012e08:	4618      	mov	r0, r3
 8012e0a:	f002 fea1 	bl	8015b50 <rmw_destroy_wait_set>
 8012e0e:	b198      	cbz	r0, 8012e38 <rcl_wait_set_init+0x100>
 8012e10:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012e12:	f44f 7561 	mov.w	r5, #900	@ 0x384
 8012e16:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012e18:	6d81      	ldr	r1, [r0, #88]	@ 0x58
 8012e1a:	4798      	blx	r3
 8012e1c:	2300      	movs	r3, #0
 8012e1e:	6323      	str	r3, [r4, #48]	@ 0x30
 8012e20:	e79b      	b.n	8012d5a <rcl_wait_set_init+0x22>
 8012e22:	250b      	movs	r5, #11
 8012e24:	4628      	mov	r0, r5
 8012e26:	b004      	add	sp, #16
 8012e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e2c:	2565      	movs	r5, #101	@ 0x65
 8012e2e:	e794      	b.n	8012d5a <rcl_wait_set_init+0x22>
 8012e30:	250a      	movs	r5, #10
 8012e32:	e7f0      	b.n	8012e16 <rcl_wait_set_init+0xde>
 8012e34:	250a      	movs	r5, #10
 8012e36:	e790      	b.n	8012d5a <rcl_wait_set_init+0x22>
 8012e38:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8012e3a:	e7ec      	b.n	8012e16 <rcl_wait_set_init+0xde>

08012e3c <rcl_wait_set_add_guard_condition>:
 8012e3c:	b318      	cbz	r0, 8012e86 <rcl_wait_set_add_guard_condition+0x4a>
 8012e3e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8012e40:	b570      	push	{r4, r5, r6, lr}
 8012e42:	4604      	mov	r4, r0
 8012e44:	b30b      	cbz	r3, 8012e8a <rcl_wait_set_add_guard_condition+0x4e>
 8012e46:	b319      	cbz	r1, 8012e90 <rcl_wait_set_add_guard_condition+0x54>
 8012e48:	68dd      	ldr	r5, [r3, #12]
 8012e4a:	68c0      	ldr	r0, [r0, #12]
 8012e4c:	4285      	cmp	r5, r0
 8012e4e:	d217      	bcs.n	8012e80 <rcl_wait_set_add_guard_condition+0x44>
 8012e50:	68a0      	ldr	r0, [r4, #8]
 8012e52:	1c6e      	adds	r6, r5, #1
 8012e54:	60de      	str	r6, [r3, #12]
 8012e56:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8012e5a:	b102      	cbz	r2, 8012e5e <rcl_wait_set_add_guard_condition+0x22>
 8012e5c:	6015      	str	r5, [r2, #0]
 8012e5e:	4608      	mov	r0, r1
 8012e60:	f005 fc36 	bl	80186d0 <rcl_guard_condition_get_rmw_handle>
 8012e64:	b150      	cbz	r0, 8012e7c <rcl_wait_set_add_guard_condition+0x40>
 8012e66:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012e68:	6842      	ldr	r2, [r0, #4]
 8012e6a:	695b      	ldr	r3, [r3, #20]
 8012e6c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012e70:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8012e72:	6913      	ldr	r3, [r2, #16]
 8012e74:	3301      	adds	r3, #1
 8012e76:	2000      	movs	r0, #0
 8012e78:	6113      	str	r3, [r2, #16]
 8012e7a:	bd70      	pop	{r4, r5, r6, pc}
 8012e7c:	2001      	movs	r0, #1
 8012e7e:	bd70      	pop	{r4, r5, r6, pc}
 8012e80:	f240 3086 	movw	r0, #902	@ 0x386
 8012e84:	bd70      	pop	{r4, r5, r6, pc}
 8012e86:	200b      	movs	r0, #11
 8012e88:	4770      	bx	lr
 8012e8a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012e8e:	bd70      	pop	{r4, r5, r6, pc}
 8012e90:	200b      	movs	r0, #11
 8012e92:	bd70      	pop	{r4, r5, r6, pc}

08012e94 <rcl_wait_set_add_timer>:
 8012e94:	b328      	cbz	r0, 8012ee2 <rcl_wait_set_add_timer+0x4e>
 8012e96:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8012e98:	b570      	push	{r4, r5, r6, lr}
 8012e9a:	4604      	mov	r4, r0
 8012e9c:	b31b      	cbz	r3, 8012ee6 <rcl_wait_set_add_timer+0x52>
 8012e9e:	b329      	cbz	r1, 8012eec <rcl_wait_set_add_timer+0x58>
 8012ea0:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8012ea2:	6965      	ldr	r5, [r4, #20]
 8012ea4:	42a8      	cmp	r0, r5
 8012ea6:	d219      	bcs.n	8012edc <rcl_wait_set_add_timer+0x48>
 8012ea8:	6925      	ldr	r5, [r4, #16]
 8012eaa:	1c46      	adds	r6, r0, #1
 8012eac:	641e      	str	r6, [r3, #64]	@ 0x40
 8012eae:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 8012eb2:	b102      	cbz	r2, 8012eb6 <rcl_wait_set_add_timer+0x22>
 8012eb4:	6010      	str	r0, [r2, #0]
 8012eb6:	4608      	mov	r0, r1
 8012eb8:	f7ff fbea 	bl	8012690 <rcl_timer_get_guard_condition>
 8012ebc:	b160      	cbz	r0, 8012ed8 <rcl_wait_set_add_timer+0x44>
 8012ebe:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8012ec0:	68e3      	ldr	r3, [r4, #12]
 8012ec2:	6c15      	ldr	r5, [r2, #64]	@ 0x40
 8012ec4:	3b01      	subs	r3, #1
 8012ec6:	441d      	add	r5, r3
 8012ec8:	f005 fc02 	bl	80186d0 <rcl_guard_condition_get_rmw_handle>
 8012ecc:	b180      	cbz	r0, 8012ef0 <rcl_wait_set_add_timer+0x5c>
 8012ece:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012ed0:	6842      	ldr	r2, [r0, #4]
 8012ed2:	695b      	ldr	r3, [r3, #20]
 8012ed4:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012ed8:	2000      	movs	r0, #0
 8012eda:	bd70      	pop	{r4, r5, r6, pc}
 8012edc:	f240 3086 	movw	r0, #902	@ 0x386
 8012ee0:	bd70      	pop	{r4, r5, r6, pc}
 8012ee2:	200b      	movs	r0, #11
 8012ee4:	4770      	bx	lr
 8012ee6:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012eea:	bd70      	pop	{r4, r5, r6, pc}
 8012eec:	200b      	movs	r0, #11
 8012eee:	bd70      	pop	{r4, r5, r6, pc}
 8012ef0:	2001      	movs	r0, #1
 8012ef2:	bd70      	pop	{r4, r5, r6, pc}

08012ef4 <rcl_wait_set_add_client>:
 8012ef4:	b318      	cbz	r0, 8012f3e <rcl_wait_set_add_client+0x4a>
 8012ef6:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8012ef8:	b570      	push	{r4, r5, r6, lr}
 8012efa:	4604      	mov	r4, r0
 8012efc:	b30b      	cbz	r3, 8012f42 <rcl_wait_set_add_client+0x4e>
 8012efe:	b319      	cbz	r1, 8012f48 <rcl_wait_set_add_client+0x54>
 8012f00:	699d      	ldr	r5, [r3, #24]
 8012f02:	69c0      	ldr	r0, [r0, #28]
 8012f04:	4285      	cmp	r5, r0
 8012f06:	d217      	bcs.n	8012f38 <rcl_wait_set_add_client+0x44>
 8012f08:	69a0      	ldr	r0, [r4, #24]
 8012f0a:	1c6e      	adds	r6, r5, #1
 8012f0c:	619e      	str	r6, [r3, #24]
 8012f0e:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8012f12:	b102      	cbz	r2, 8012f16 <rcl_wait_set_add_client+0x22>
 8012f14:	6015      	str	r5, [r2, #0]
 8012f16:	4608      	mov	r0, r1
 8012f18:	f7fd ffe6 	bl	8010ee8 <rcl_client_get_rmw_handle>
 8012f1c:	b150      	cbz	r0, 8012f34 <rcl_wait_set_add_client+0x40>
 8012f1e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012f20:	6842      	ldr	r2, [r0, #4]
 8012f22:	6a1b      	ldr	r3, [r3, #32]
 8012f24:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012f28:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8012f2a:	69d3      	ldr	r3, [r2, #28]
 8012f2c:	3301      	adds	r3, #1
 8012f2e:	2000      	movs	r0, #0
 8012f30:	61d3      	str	r3, [r2, #28]
 8012f32:	bd70      	pop	{r4, r5, r6, pc}
 8012f34:	2001      	movs	r0, #1
 8012f36:	bd70      	pop	{r4, r5, r6, pc}
 8012f38:	f240 3086 	movw	r0, #902	@ 0x386
 8012f3c:	bd70      	pop	{r4, r5, r6, pc}
 8012f3e:	200b      	movs	r0, #11
 8012f40:	4770      	bx	lr
 8012f42:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012f46:	bd70      	pop	{r4, r5, r6, pc}
 8012f48:	200b      	movs	r0, #11
 8012f4a:	bd70      	pop	{r4, r5, r6, pc}

08012f4c <rcl_wait_set_add_service>:
 8012f4c:	b318      	cbz	r0, 8012f96 <rcl_wait_set_add_service+0x4a>
 8012f4e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8012f50:	b570      	push	{r4, r5, r6, lr}
 8012f52:	4604      	mov	r4, r0
 8012f54:	b30b      	cbz	r3, 8012f9a <rcl_wait_set_add_service+0x4e>
 8012f56:	b319      	cbz	r1, 8012fa0 <rcl_wait_set_add_service+0x54>
 8012f58:	6a5d      	ldr	r5, [r3, #36]	@ 0x24
 8012f5a:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8012f5c:	4285      	cmp	r5, r0
 8012f5e:	d217      	bcs.n	8012f90 <rcl_wait_set_add_service+0x44>
 8012f60:	6a20      	ldr	r0, [r4, #32]
 8012f62:	1c6e      	adds	r6, r5, #1
 8012f64:	625e      	str	r6, [r3, #36]	@ 0x24
 8012f66:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8012f6a:	b102      	cbz	r2, 8012f6e <rcl_wait_set_add_service+0x22>
 8012f6c:	6015      	str	r5, [r2, #0]
 8012f6e:	4608      	mov	r0, r1
 8012f70:	f7fe fd88 	bl	8011a84 <rcl_service_get_rmw_handle>
 8012f74:	b150      	cbz	r0, 8012f8c <rcl_wait_set_add_service+0x40>
 8012f76:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8012f78:	6842      	ldr	r2, [r0, #4]
 8012f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f7c:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012f80:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8012f82:	6a93      	ldr	r3, [r2, #40]	@ 0x28
 8012f84:	3301      	adds	r3, #1
 8012f86:	2000      	movs	r0, #0
 8012f88:	6293      	str	r3, [r2, #40]	@ 0x28
 8012f8a:	bd70      	pop	{r4, r5, r6, pc}
 8012f8c:	2001      	movs	r0, #1
 8012f8e:	bd70      	pop	{r4, r5, r6, pc}
 8012f90:	f240 3086 	movw	r0, #902	@ 0x386
 8012f94:	bd70      	pop	{r4, r5, r6, pc}
 8012f96:	200b      	movs	r0, #11
 8012f98:	4770      	bx	lr
 8012f9a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8012f9e:	bd70      	pop	{r4, r5, r6, pc}
 8012fa0:	200b      	movs	r0, #11
 8012fa2:	bd70      	pop	{r4, r5, r6, pc}
 8012fa4:	0000      	movs	r0, r0
	...

08012fa8 <rcl_wait>:
 8012fa8:	2800      	cmp	r0, #0
 8012faa:	f000 81d4 	beq.w	8013356 <rcl_wait+0x3ae>
 8012fae:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fb2:	ed2d 8b02 	vpush	{d8}
 8012fb6:	6b05      	ldr	r5, [r0, #48]	@ 0x30
 8012fb8:	b099      	sub	sp, #100	@ 0x64
 8012fba:	4604      	mov	r4, r0
 8012fbc:	2d00      	cmp	r5, #0
 8012fbe:	f000 8178 	beq.w	80132b2 <rcl_wait+0x30a>
 8012fc2:	461f      	mov	r7, r3
 8012fc4:	6843      	ldr	r3, [r0, #4]
 8012fc6:	4690      	mov	r8, r2
 8012fc8:	2b00      	cmp	r3, #0
 8012fca:	f000 809b 	beq.w	8013104 <rcl_wait+0x15c>
 8012fce:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 8012fd0:	2e00      	cmp	r6, #0
 8012fd2:	f000 80b2 	beq.w	801313a <rcl_wait+0x192>
 8012fd6:	2100      	movs	r1, #0
 8012fd8:	468c      	mov	ip, r1
 8012fda:	460a      	mov	r2, r1
 8012fdc:	46a6      	mov	lr, r4
 8012fde:	f8de 3010 	ldr.w	r3, [lr, #16]
 8012fe2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012fe6:	b173      	cbz	r3, 8013006 <rcl_wait+0x5e>
 8012fe8:	f8de 300c 	ldr.w	r3, [lr, #12]
 8012fec:	6968      	ldr	r0, [r5, #20]
 8012fee:	440b      	add	r3, r1
 8012ff0:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8012ff4:	b13c      	cbz	r4, 8013006 <rcl_wait+0x5e>
 8012ff6:	692b      	ldr	r3, [r5, #16]
 8012ff8:	f840 4023 	str.w	r4, [r0, r3, lsl #2]
 8012ffc:	3301      	adds	r3, #1
 8012ffe:	612b      	str	r3, [r5, #16]
 8013000:	f8de 5030 	ldr.w	r5, [lr, #48]	@ 0x30
 8013004:	6c2e      	ldr	r6, [r5, #64]	@ 0x40
 8013006:	3101      	adds	r1, #1
 8013008:	f14c 0c00 	adc.w	ip, ip, #0
 801300c:	42b1      	cmp	r1, r6
 801300e:	f17c 0300 	sbcs.w	r3, ip, #0
 8013012:	d3e4      	bcc.n	8012fde <rcl_wait+0x36>
 8013014:	ed9f 8baa 	vldr	d8, [pc, #680]	@ 80132c0 <rcl_wait+0x318>
 8013018:	ea58 0307 	orrs.w	r3, r8, r7
 801301c:	e9cd 220c 	strd	r2, r2, [sp, #48]	@ 0x30
 8013020:	e9cd 220e 	strd	r2, r2, [sp, #56]	@ 0x38
 8013024:	ed8d 8b12 	vstr	d8, [sp, #72]	@ 0x48
 8013028:	ed8d 8b14 	vstr	d8, [sp, #80]	@ 0x50
 801302c:	ed8d 8b16 	vstr	d8, [sp, #88]	@ 0x58
 8013030:	4674      	mov	r4, lr
 8013032:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 8013036:	f000 8094 	beq.w	8013162 <rcl_wait+0x1ba>
 801303a:	2e00      	cmp	r6, #0
 801303c:	f000 8145 	beq.w	80132ca <rcl_wait+0x322>
 8013040:	2500      	movs	r5, #0
 8013042:	46bb      	mov	fp, r7
 8013044:	e02c      	b.n	80130a0 <rcl_wait+0xf8>
 8013046:	6923      	ldr	r3, [r4, #16]
 8013048:	f853 0009 	ldr.w	r0, [r3, r9]
 801304c:	a908      	add	r1, sp, #32
 801304e:	ed8d 8b08 	vstr	d8, [sp, #32]
 8013052:	f7ff fafb 	bl	801264c <rcl_timer_get_next_call_time>
 8013056:	f240 3321 	movw	r3, #801	@ 0x321
 801305a:	4298      	cmp	r0, r3
 801305c:	f000 80bb 	beq.w	80131d6 <rcl_wait+0x22e>
 8013060:	2800      	cmp	r0, #0
 8013062:	d165      	bne.n	8013130 <rcl_wait+0x188>
 8013064:	e9dd 6707 	ldrd	r6, r7, [sp, #28]
 8013068:	7830      	ldrb	r0, [r6, #0]
 801306a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801306c:	ab18      	add	r3, sp, #96	@ 0x60
 801306e:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 8013072:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8013076:	9205      	str	r2, [sp, #20]
 8013078:	f853 2c20 	ldr.w	r2, [r3, #-32]
 801307c:	4297      	cmp	r7, r2
 801307e:	9a05      	ldr	r2, [sp, #20]
 8013080:	eb71 0202 	sbcs.w	r2, r1, r2
 8013084:	da06      	bge.n	8013094 <rcl_wait+0xec>
 8013086:	e943 7108 	strd	r7, r1, [r3, #-32]
 801308a:	ab18      	add	r3, sp, #96	@ 0x60
 801308c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013090:	f840 6c30 	str.w	r6, [r0, #-48]
 8013094:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013096:	6c1e      	ldr	r6, [r3, #64]	@ 0x40
 8013098:	3501      	adds	r5, #1
 801309a:	42b5      	cmp	r5, r6
 801309c:	f080 8114 	bcs.w	80132c8 <rcl_wait+0x320>
 80130a0:	6923      	ldr	r3, [r4, #16]
 80130a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80130a6:	ea4f 0985 	mov.w	r9, r5, lsl #2
 80130aa:	2800      	cmp	r0, #0
 80130ac:	d0f4      	beq.n	8013098 <rcl_wait+0xf0>
 80130ae:	a907      	add	r1, sp, #28
 80130b0:	f7ff f9f8 	bl	80124a4 <rcl_timer_clock>
 80130b4:	4603      	mov	r3, r0
 80130b6:	2800      	cmp	r0, #0
 80130b8:	f040 8141 	bne.w	801333e <rcl_wait+0x396>
 80130bc:	9807      	ldr	r0, [sp, #28]
 80130be:	7802      	ldrb	r2, [r0, #0]
 80130c0:	2a01      	cmp	r2, #1
 80130c2:	d1c0      	bne.n	8013046 <rcl_wait+0x9e>
 80130c4:	f10d 011b 	add.w	r1, sp, #27
 80130c8:	f88d 301b 	strb.w	r3, [sp, #27]
 80130cc:	f7fe ffba 	bl	8012044 <rcl_is_enabled_ros_time_override>
 80130d0:	4602      	mov	r2, r0
 80130d2:	2800      	cmp	r0, #0
 80130d4:	f040 8133 	bne.w	801333e <rcl_wait+0x396>
 80130d8:	6923      	ldr	r3, [r4, #16]
 80130da:	f89d 101b 	ldrb.w	r1, [sp, #27]
 80130de:	f853 0009 	ldr.w	r0, [r3, r9]
 80130e2:	2900      	cmp	r1, #0
 80130e4:	d0b0      	beq.n	8013048 <rcl_wait+0xa0>
 80130e6:	ae08      	add	r6, sp, #32
 80130e8:	4631      	mov	r1, r6
 80130ea:	f88d 2020 	strb.w	r2, [sp, #32]
 80130ee:	f7ff fa73 	bl	80125d8 <rcl_timer_is_ready>
 80130f2:	2800      	cmp	r0, #0
 80130f4:	f040 8123 	bne.w	801333e <rcl_wait+0x396>
 80130f8:	f89d 3020 	ldrb.w	r3, [sp, #32]
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d0c9      	beq.n	8013094 <rcl_wait+0xec>
 8013100:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8013102:	e02f      	b.n	8013164 <rcl_wait+0x1bc>
 8013104:	68c3      	ldr	r3, [r0, #12]
 8013106:	2b00      	cmp	r3, #0
 8013108:	f47f af61 	bne.w	8012fce <rcl_wait+0x26>
 801310c:	6943      	ldr	r3, [r0, #20]
 801310e:	2b00      	cmp	r3, #0
 8013110:	f47f af5d 	bne.w	8012fce <rcl_wait+0x26>
 8013114:	69c3      	ldr	r3, [r0, #28]
 8013116:	2b00      	cmp	r3, #0
 8013118:	f47f af59 	bne.w	8012fce <rcl_wait+0x26>
 801311c:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 801311e:	2b00      	cmp	r3, #0
 8013120:	f47f af55 	bne.w	8012fce <rcl_wait+0x26>
 8013124:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8013126:	2b00      	cmp	r3, #0
 8013128:	f47f af51 	bne.w	8012fce <rcl_wait+0x26>
 801312c:	f240 3085 	movw	r0, #901	@ 0x385
 8013130:	b019      	add	sp, #100	@ 0x64
 8013132:	ecbd 8b02 	vpop	{d8}
 8013136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801313a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801313e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013142:	e9cd 2312 	strd	r2, r3, [sp, #72]	@ 0x48
 8013146:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 801314a:	e9cd 2316 	strd	r2, r3, [sp, #88]	@ 0x58
 801314e:	ea58 0307 	orrs.w	r3, r8, r7
 8013152:	e9cd 660c 	strd	r6, r6, [sp, #48]	@ 0x30
 8013156:	e9cd 660e 	strd	r6, r6, [sp, #56]	@ 0x38
 801315a:	f10d 0a30 	add.w	sl, sp, #48	@ 0x30
 801315e:	f040 80b4 	bne.w	80132ca <rcl_wait+0x322>
 8013162:	ae08      	add	r6, sp, #32
 8013164:	2200      	movs	r2, #0
 8013166:	2300      	movs	r3, #0
 8013168:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801316c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8013170:	9602      	str	r6, [sp, #8]
 8013172:	6bea      	ldr	r2, [r5, #60]	@ 0x3c
 8013174:	f105 0334 	add.w	r3, r5, #52	@ 0x34
 8013178:	e9cd 3200 	strd	r3, r2, [sp]
 801317c:	f105 0110 	add.w	r1, r5, #16
 8013180:	f105 031c 	add.w	r3, r5, #28
 8013184:	f105 0228 	add.w	r2, r5, #40	@ 0x28
 8013188:	1d28      	adds	r0, r5, #4
 801318a:	f002 fb55 	bl	8015838 <rmw_wait>
 801318e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8013190:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013192:	4680      	mov	r8, r0
 8013194:	b332      	cbz	r2, 80131e4 <rcl_wait+0x23c>
 8013196:	2500      	movs	r5, #0
 8013198:	462f      	mov	r7, r5
 801319a:	462e      	mov	r6, r5
 801319c:	e007      	b.n	80131ae <rcl_wait+0x206>
 801319e:	6922      	ldr	r2, [r4, #16]
 80131a0:	f842 3009 	str.w	r3, [r2, r9]
 80131a4:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80131a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80131a8:	3501      	adds	r5, #1
 80131aa:	4295      	cmp	r5, r2
 80131ac:	d21b      	bcs.n	80131e6 <rcl_wait+0x23e>
 80131ae:	6920      	ldr	r0, [r4, #16]
 80131b0:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 80131b4:	a907      	add	r1, sp, #28
 80131b6:	ea4f 0985 	mov.w	r9, r5, lsl #2
 80131ba:	2800      	cmp	r0, #0
 80131bc:	d0f4      	beq.n	80131a8 <rcl_wait+0x200>
 80131be:	f88d 601c 	strb.w	r6, [sp, #28]
 80131c2:	f7ff fa09 	bl	80125d8 <rcl_timer_is_ready>
 80131c6:	2800      	cmp	r0, #0
 80131c8:	d1b2      	bne.n	8013130 <rcl_wait+0x188>
 80131ca:	f89d 301c 	ldrb.w	r3, [sp, #28]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d0e5      	beq.n	801319e <rcl_wait+0x1f6>
 80131d2:	461f      	mov	r7, r3
 80131d4:	e7e6      	b.n	80131a4 <rcl_wait+0x1fc>
 80131d6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80131d8:	6923      	ldr	r3, [r4, #16]
 80131da:	6c16      	ldr	r6, [r2, #64]	@ 0x40
 80131dc:	2200      	movs	r2, #0
 80131de:	f843 2009 	str.w	r2, [r3, r9]
 80131e2:	e759      	b.n	8013098 <rcl_wait+0xf0>
 80131e4:	4617      	mov	r7, r2
 80131e6:	f038 0002 	bics.w	r0, r8, #2
 80131ea:	f040 80a8 	bne.w	801333e <rcl_wait+0x396>
 80131ee:	6866      	ldr	r6, [r4, #4]
 80131f0:	4602      	mov	r2, r0
 80131f2:	b91e      	cbnz	r6, 80131fc <rcl_wait+0x254>
 80131f4:	e00d      	b.n	8013212 <rcl_wait+0x26a>
 80131f6:	3201      	adds	r2, #1
 80131f8:	4296      	cmp	r6, r2
 80131fa:	d00a      	beq.n	8013212 <rcl_wait+0x26a>
 80131fc:	6899      	ldr	r1, [r3, #8]
 80131fe:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8013202:	2900      	cmp	r1, #0
 8013204:	d1f7      	bne.n	80131f6 <rcl_wait+0x24e>
 8013206:	6825      	ldr	r5, [r4, #0]
 8013208:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 801320c:	3201      	adds	r2, #1
 801320e:	4296      	cmp	r6, r2
 8013210:	d1f4      	bne.n	80131fc <rcl_wait+0x254>
 8013212:	68e6      	ldr	r6, [r4, #12]
 8013214:	2200      	movs	r2, #0
 8013216:	b91e      	cbnz	r6, 8013220 <rcl_wait+0x278>
 8013218:	e00d      	b.n	8013236 <rcl_wait+0x28e>
 801321a:	3201      	adds	r2, #1
 801321c:	42b2      	cmp	r2, r6
 801321e:	d00a      	beq.n	8013236 <rcl_wait+0x28e>
 8013220:	6959      	ldr	r1, [r3, #20]
 8013222:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8013226:	2900      	cmp	r1, #0
 8013228:	d1f7      	bne.n	801321a <rcl_wait+0x272>
 801322a:	68a5      	ldr	r5, [r4, #8]
 801322c:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8013230:	3201      	adds	r2, #1
 8013232:	42b2      	cmp	r2, r6
 8013234:	d1f4      	bne.n	8013220 <rcl_wait+0x278>
 8013236:	69e6      	ldr	r6, [r4, #28]
 8013238:	2200      	movs	r2, #0
 801323a:	b91e      	cbnz	r6, 8013244 <rcl_wait+0x29c>
 801323c:	e00d      	b.n	801325a <rcl_wait+0x2b2>
 801323e:	3201      	adds	r2, #1
 8013240:	4296      	cmp	r6, r2
 8013242:	d00a      	beq.n	801325a <rcl_wait+0x2b2>
 8013244:	6a19      	ldr	r1, [r3, #32]
 8013246:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801324a:	2900      	cmp	r1, #0
 801324c:	d1f7      	bne.n	801323e <rcl_wait+0x296>
 801324e:	69a5      	ldr	r5, [r4, #24]
 8013250:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8013254:	3201      	adds	r2, #1
 8013256:	4296      	cmp	r6, r2
 8013258:	d1f4      	bne.n	8013244 <rcl_wait+0x29c>
 801325a:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 801325c:	2200      	movs	r2, #0
 801325e:	b91e      	cbnz	r6, 8013268 <rcl_wait+0x2c0>
 8013260:	e00d      	b.n	801327e <rcl_wait+0x2d6>
 8013262:	3201      	adds	r2, #1
 8013264:	42b2      	cmp	r2, r6
 8013266:	d00a      	beq.n	801327e <rcl_wait+0x2d6>
 8013268:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 801326a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801326e:	2900      	cmp	r1, #0
 8013270:	d1f7      	bne.n	8013262 <rcl_wait+0x2ba>
 8013272:	6a25      	ldr	r5, [r4, #32]
 8013274:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8013278:	3201      	adds	r2, #1
 801327a:	42b2      	cmp	r2, r6
 801327c:	d1f4      	bne.n	8013268 <rcl_wait+0x2c0>
 801327e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013280:	2200      	movs	r2, #0
 8013282:	b91e      	cbnz	r6, 801328c <rcl_wait+0x2e4>
 8013284:	e00d      	b.n	80132a2 <rcl_wait+0x2fa>
 8013286:	3201      	adds	r2, #1
 8013288:	42b2      	cmp	r2, r6
 801328a:	d00a      	beq.n	80132a2 <rcl_wait+0x2fa>
 801328c:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 801328e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8013292:	2900      	cmp	r1, #0
 8013294:	d1f7      	bne.n	8013286 <rcl_wait+0x2de>
 8013296:	6aa5      	ldr	r5, [r4, #40]	@ 0x28
 8013298:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 801329c:	3201      	adds	r2, #1
 801329e:	42b2      	cmp	r2, r6
 80132a0:	d1f4      	bne.n	801328c <rcl_wait+0x2e4>
 80132a2:	f1b8 0f02 	cmp.w	r8, #2
 80132a6:	f47f af43 	bne.w	8013130 <rcl_wait+0x188>
 80132aa:	f087 0701 	eor.w	r7, r7, #1
 80132ae:	0078      	lsls	r0, r7, #1
 80132b0:	e73e      	b.n	8013130 <rcl_wait+0x188>
 80132b2:	f44f 7061 	mov.w	r0, #900	@ 0x384
 80132b6:	b019      	add	sp, #100	@ 0x64
 80132b8:	ecbd 8b02 	vpop	{d8}
 80132bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132c0:	ffffffff 	.word	0xffffffff
 80132c4:	7fffffff 	.word	0x7fffffff
 80132c8:	465f      	mov	r7, fp
 80132ca:	f1b8 0f01 	cmp.w	r8, #1
 80132ce:	f177 0300 	sbcs.w	r3, r7, #0
 80132d2:	db3a      	blt.n	801334a <rcl_wait+0x3a2>
 80132d4:	2601      	movs	r6, #1
 80132d6:	ad10      	add	r5, sp, #64	@ 0x40
 80132d8:	f10d 0958 	add.w	r9, sp, #88	@ 0x58
 80132dc:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 80132e0:	a908      	add	r1, sp, #32
 80132e2:	b1a0      	cbz	r0, 801330e <rcl_wait+0x366>
 80132e4:	f7fe fea2 	bl	801202c <rcl_clock_get_now>
 80132e8:	2800      	cmp	r0, #0
 80132ea:	f47f af21 	bne.w	8013130 <rcl_wait+0x188>
 80132ee:	9a08      	ldr	r2, [sp, #32]
 80132f0:	68ab      	ldr	r3, [r5, #8]
 80132f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80132f4:	1a9b      	subs	r3, r3, r2
 80132f6:	68ea      	ldr	r2, [r5, #12]
 80132f8:	eb62 0201 	sbc.w	r2, r2, r1
 80132fc:	4598      	cmp	r8, r3
 80132fe:	eb77 0102 	sbcs.w	r1, r7, r2
 8013302:	bfba      	itte	lt
 8013304:	4643      	movlt	r3, r8
 8013306:	463a      	movlt	r2, r7
 8013308:	2601      	movge	r6, #1
 801330a:	4698      	mov	r8, r3
 801330c:	4617      	mov	r7, r2
 801330e:	3508      	adds	r5, #8
 8013310:	45a9      	cmp	r9, r5
 8013312:	d1e3      	bne.n	80132dc <rcl_wait+0x334>
 8013314:	2f00      	cmp	r7, #0
 8013316:	6b25      	ldr	r5, [r4, #48]	@ 0x30
 8013318:	bfab      	itete	ge
 801331a:	4640      	movge	r0, r8
 801331c:	2000      	movlt	r0, #0
 801331e:	4639      	movge	r1, r7
 8013320:	2100      	movlt	r1, #0
 8013322:	2e00      	cmp	r6, #0
 8013324:	f43f af24 	beq.w	8013170 <rcl_wait+0x1c8>
 8013328:	a30d      	add	r3, pc, #52	@ (adr r3, 8013360 <rcl_wait+0x3b8>)
 801332a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801332e:	f7ed fca3 	bl	8000c78 <__aeabi_ldivmod>
 8013332:	ae08      	add	r6, sp, #32
 8013334:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8013338:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 801333c:	e718      	b.n	8013170 <rcl_wait+0x1c8>
 801333e:	2001      	movs	r0, #1
 8013340:	b019      	add	sp, #100	@ 0x64
 8013342:	ecbd 8b02 	vpop	{d8}
 8013346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801334a:	2600      	movs	r6, #0
 801334c:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 8013350:	f06f 4700 	mvn.w	r7, #2147483648	@ 0x80000000
 8013354:	e7bf      	b.n	80132d6 <rcl_wait+0x32e>
 8013356:	200b      	movs	r0, #11
 8013358:	4770      	bx	lr
 801335a:	bf00      	nop
 801335c:	f3af 8000 	nop.w
 8013360:	3b9aca00 	.word	0x3b9aca00
 8013364:	00000000 	.word	0x00000000

08013368 <rcl_action_take_goal_response>:
 8013368:	b3b0      	cbz	r0, 80133d8 <rcl_action_take_goal_response+0x70>
 801336a:	b570      	push	{r4, r5, r6, lr}
 801336c:	4604      	mov	r4, r0
 801336e:	6800      	ldr	r0, [r0, #0]
 8013370:	b368      	cbz	r0, 80133ce <rcl_action_take_goal_response+0x66>
 8013372:	460d      	mov	r5, r1
 8013374:	4616      	mov	r6, r2
 8013376:	f7fd fe7b 	bl	8011070 <rcl_client_is_valid>
 801337a:	b330      	cbz	r0, 80133ca <rcl_action_take_goal_response+0x62>
 801337c:	6820      	ldr	r0, [r4, #0]
 801337e:	3004      	adds	r0, #4
 8013380:	f7fd fe76 	bl	8011070 <rcl_client_is_valid>
 8013384:	b308      	cbz	r0, 80133ca <rcl_action_take_goal_response+0x62>
 8013386:	6820      	ldr	r0, [r4, #0]
 8013388:	3008      	adds	r0, #8
 801338a:	f7fd fe71 	bl	8011070 <rcl_client_is_valid>
 801338e:	b1e0      	cbz	r0, 80133ca <rcl_action_take_goal_response+0x62>
 8013390:	6820      	ldr	r0, [r4, #0]
 8013392:	300c      	adds	r0, #12
 8013394:	f7fe fdae 	bl	8011ef4 <rcl_subscription_is_valid>
 8013398:	b1b8      	cbz	r0, 80133ca <rcl_action_take_goal_response+0x62>
 801339a:	6820      	ldr	r0, [r4, #0]
 801339c:	3010      	adds	r0, #16
 801339e:	f7fe fda9 	bl	8011ef4 <rcl_subscription_is_valid>
 80133a2:	b190      	cbz	r0, 80133ca <rcl_action_take_goal_response+0x62>
 80133a4:	b1b5      	cbz	r5, 80133d4 <rcl_action_take_goal_response+0x6c>
 80133a6:	b1ae      	cbz	r6, 80133d4 <rcl_action_take_goal_response+0x6c>
 80133a8:	6820      	ldr	r0, [r4, #0]
 80133aa:	4632      	mov	r2, r6
 80133ac:	4629      	mov	r1, r5
 80133ae:	f7fd fdf3 	bl	8010f98 <rcl_take_response>
 80133b2:	b148      	cbz	r0, 80133c8 <rcl_action_take_goal_response+0x60>
 80133b4:	280a      	cmp	r0, #10
 80133b6:	d007      	beq.n	80133c8 <rcl_action_take_goal_response+0x60>
 80133b8:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80133bc:	f241 0307 	movw	r3, #4103	@ 0x1007
 80133c0:	4290      	cmp	r0, r2
 80133c2:	bf0c      	ite	eq
 80133c4:	4618      	moveq	r0, r3
 80133c6:	2001      	movne	r0, #1
 80133c8:	bd70      	pop	{r4, r5, r6, pc}
 80133ca:	f7f8 ffe5 	bl	800c398 <rcutils_reset_error>
 80133ce:	f241 0006 	movw	r0, #4102	@ 0x1006
 80133d2:	bd70      	pop	{r4, r5, r6, pc}
 80133d4:	200b      	movs	r0, #11
 80133d6:	bd70      	pop	{r4, r5, r6, pc}
 80133d8:	f241 0006 	movw	r0, #4102	@ 0x1006
 80133dc:	4770      	bx	lr
 80133de:	bf00      	nop

080133e0 <rcl_action_send_result_request>:
 80133e0:	b378      	cbz	r0, 8013442 <rcl_action_send_result_request+0x62>
 80133e2:	b570      	push	{r4, r5, r6, lr}
 80133e4:	4604      	mov	r4, r0
 80133e6:	6800      	ldr	r0, [r0, #0]
 80133e8:	b330      	cbz	r0, 8013438 <rcl_action_send_result_request+0x58>
 80133ea:	460d      	mov	r5, r1
 80133ec:	4616      	mov	r6, r2
 80133ee:	f7fd fe3f 	bl	8011070 <rcl_client_is_valid>
 80133f2:	b1f8      	cbz	r0, 8013434 <rcl_action_send_result_request+0x54>
 80133f4:	6820      	ldr	r0, [r4, #0]
 80133f6:	3004      	adds	r0, #4
 80133f8:	f7fd fe3a 	bl	8011070 <rcl_client_is_valid>
 80133fc:	b1d0      	cbz	r0, 8013434 <rcl_action_send_result_request+0x54>
 80133fe:	6820      	ldr	r0, [r4, #0]
 8013400:	3008      	adds	r0, #8
 8013402:	f7fd fe35 	bl	8011070 <rcl_client_is_valid>
 8013406:	b1a8      	cbz	r0, 8013434 <rcl_action_send_result_request+0x54>
 8013408:	6820      	ldr	r0, [r4, #0]
 801340a:	300c      	adds	r0, #12
 801340c:	f7fe fd72 	bl	8011ef4 <rcl_subscription_is_valid>
 8013410:	b180      	cbz	r0, 8013434 <rcl_action_send_result_request+0x54>
 8013412:	6820      	ldr	r0, [r4, #0]
 8013414:	3010      	adds	r0, #16
 8013416:	f7fe fd6d 	bl	8011ef4 <rcl_subscription_is_valid>
 801341a:	b158      	cbz	r0, 8013434 <rcl_action_send_result_request+0x54>
 801341c:	b17d      	cbz	r5, 801343e <rcl_action_send_result_request+0x5e>
 801341e:	b176      	cbz	r6, 801343e <rcl_action_send_result_request+0x5e>
 8013420:	6820      	ldr	r0, [r4, #0]
 8013422:	4632      	mov	r2, r6
 8013424:	4629      	mov	r1, r5
 8013426:	3008      	adds	r0, #8
 8013428:	f7fd fd64 	bl	8010ef4 <rcl_send_request>
 801342c:	3800      	subs	r0, #0
 801342e:	bf18      	it	ne
 8013430:	2001      	movne	r0, #1
 8013432:	bd70      	pop	{r4, r5, r6, pc}
 8013434:	f7f8 ffb0 	bl	800c398 <rcutils_reset_error>
 8013438:	f241 0006 	movw	r0, #4102	@ 0x1006
 801343c:	bd70      	pop	{r4, r5, r6, pc}
 801343e:	200b      	movs	r0, #11
 8013440:	bd70      	pop	{r4, r5, r6, pc}
 8013442:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013446:	4770      	bx	lr

08013448 <rcl_action_take_result_response>:
 8013448:	2800      	cmp	r0, #0
 801344a:	d037      	beq.n	80134bc <rcl_action_take_result_response+0x74>
 801344c:	b570      	push	{r4, r5, r6, lr}
 801344e:	4604      	mov	r4, r0
 8013450:	6800      	ldr	r0, [r0, #0]
 8013452:	b370      	cbz	r0, 80134b2 <rcl_action_take_result_response+0x6a>
 8013454:	460d      	mov	r5, r1
 8013456:	4616      	mov	r6, r2
 8013458:	f7fd fe0a 	bl	8011070 <rcl_client_is_valid>
 801345c:	b338      	cbz	r0, 80134ae <rcl_action_take_result_response+0x66>
 801345e:	6820      	ldr	r0, [r4, #0]
 8013460:	3004      	adds	r0, #4
 8013462:	f7fd fe05 	bl	8011070 <rcl_client_is_valid>
 8013466:	b310      	cbz	r0, 80134ae <rcl_action_take_result_response+0x66>
 8013468:	6820      	ldr	r0, [r4, #0]
 801346a:	3008      	adds	r0, #8
 801346c:	f7fd fe00 	bl	8011070 <rcl_client_is_valid>
 8013470:	b1e8      	cbz	r0, 80134ae <rcl_action_take_result_response+0x66>
 8013472:	6820      	ldr	r0, [r4, #0]
 8013474:	300c      	adds	r0, #12
 8013476:	f7fe fd3d 	bl	8011ef4 <rcl_subscription_is_valid>
 801347a:	b1c0      	cbz	r0, 80134ae <rcl_action_take_result_response+0x66>
 801347c:	6820      	ldr	r0, [r4, #0]
 801347e:	3010      	adds	r0, #16
 8013480:	f7fe fd38 	bl	8011ef4 <rcl_subscription_is_valid>
 8013484:	b198      	cbz	r0, 80134ae <rcl_action_take_result_response+0x66>
 8013486:	b1bd      	cbz	r5, 80134b8 <rcl_action_take_result_response+0x70>
 8013488:	b1b6      	cbz	r6, 80134b8 <rcl_action_take_result_response+0x70>
 801348a:	6820      	ldr	r0, [r4, #0]
 801348c:	4632      	mov	r2, r6
 801348e:	4629      	mov	r1, r5
 8013490:	3008      	adds	r0, #8
 8013492:	f7fd fd81 	bl	8010f98 <rcl_take_response>
 8013496:	b148      	cbz	r0, 80134ac <rcl_action_take_result_response+0x64>
 8013498:	280a      	cmp	r0, #10
 801349a:	d007      	beq.n	80134ac <rcl_action_take_result_response+0x64>
 801349c:	f240 12f5 	movw	r2, #501	@ 0x1f5
 80134a0:	f241 0307 	movw	r3, #4103	@ 0x1007
 80134a4:	4290      	cmp	r0, r2
 80134a6:	bf0c      	ite	eq
 80134a8:	4618      	moveq	r0, r3
 80134aa:	2001      	movne	r0, #1
 80134ac:	bd70      	pop	{r4, r5, r6, pc}
 80134ae:	f7f8 ff73 	bl	800c398 <rcutils_reset_error>
 80134b2:	f241 0006 	movw	r0, #4102	@ 0x1006
 80134b6:	bd70      	pop	{r4, r5, r6, pc}
 80134b8:	200b      	movs	r0, #11
 80134ba:	bd70      	pop	{r4, r5, r6, pc}
 80134bc:	f241 0006 	movw	r0, #4102	@ 0x1006
 80134c0:	4770      	bx	lr
 80134c2:	bf00      	nop

080134c4 <rcl_action_take_cancel_response>:
 80134c4:	2800      	cmp	r0, #0
 80134c6:	d037      	beq.n	8013538 <rcl_action_take_cancel_response+0x74>
 80134c8:	b570      	push	{r4, r5, r6, lr}
 80134ca:	4604      	mov	r4, r0
 80134cc:	6800      	ldr	r0, [r0, #0]
 80134ce:	b370      	cbz	r0, 801352e <rcl_action_take_cancel_response+0x6a>
 80134d0:	460d      	mov	r5, r1
 80134d2:	4616      	mov	r6, r2
 80134d4:	f7fd fdcc 	bl	8011070 <rcl_client_is_valid>
 80134d8:	b338      	cbz	r0, 801352a <rcl_action_take_cancel_response+0x66>
 80134da:	6820      	ldr	r0, [r4, #0]
 80134dc:	3004      	adds	r0, #4
 80134de:	f7fd fdc7 	bl	8011070 <rcl_client_is_valid>
 80134e2:	b310      	cbz	r0, 801352a <rcl_action_take_cancel_response+0x66>
 80134e4:	6820      	ldr	r0, [r4, #0]
 80134e6:	3008      	adds	r0, #8
 80134e8:	f7fd fdc2 	bl	8011070 <rcl_client_is_valid>
 80134ec:	b1e8      	cbz	r0, 801352a <rcl_action_take_cancel_response+0x66>
 80134ee:	6820      	ldr	r0, [r4, #0]
 80134f0:	300c      	adds	r0, #12
 80134f2:	f7fe fcff 	bl	8011ef4 <rcl_subscription_is_valid>
 80134f6:	b1c0      	cbz	r0, 801352a <rcl_action_take_cancel_response+0x66>
 80134f8:	6820      	ldr	r0, [r4, #0]
 80134fa:	3010      	adds	r0, #16
 80134fc:	f7fe fcfa 	bl	8011ef4 <rcl_subscription_is_valid>
 8013500:	b198      	cbz	r0, 801352a <rcl_action_take_cancel_response+0x66>
 8013502:	b1bd      	cbz	r5, 8013534 <rcl_action_take_cancel_response+0x70>
 8013504:	b1b6      	cbz	r6, 8013534 <rcl_action_take_cancel_response+0x70>
 8013506:	6820      	ldr	r0, [r4, #0]
 8013508:	4632      	mov	r2, r6
 801350a:	4629      	mov	r1, r5
 801350c:	3004      	adds	r0, #4
 801350e:	f7fd fd43 	bl	8010f98 <rcl_take_response>
 8013512:	b148      	cbz	r0, 8013528 <rcl_action_take_cancel_response+0x64>
 8013514:	280a      	cmp	r0, #10
 8013516:	d007      	beq.n	8013528 <rcl_action_take_cancel_response+0x64>
 8013518:	f240 12f5 	movw	r2, #501	@ 0x1f5
 801351c:	f241 0307 	movw	r3, #4103	@ 0x1007
 8013520:	4290      	cmp	r0, r2
 8013522:	bf0c      	ite	eq
 8013524:	4618      	moveq	r0, r3
 8013526:	2001      	movne	r0, #1
 8013528:	bd70      	pop	{r4, r5, r6, pc}
 801352a:	f7f8 ff35 	bl	800c398 <rcutils_reset_error>
 801352e:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013532:	bd70      	pop	{r4, r5, r6, pc}
 8013534:	200b      	movs	r0, #11
 8013536:	bd70      	pop	{r4, r5, r6, pc}
 8013538:	f241 0006 	movw	r0, #4102	@ 0x1006
 801353c:	4770      	bx	lr
 801353e:	bf00      	nop

08013540 <rcl_action_take_feedback>:
 8013540:	2800      	cmp	r0, #0
 8013542:	d037      	beq.n	80135b4 <rcl_action_take_feedback+0x74>
 8013544:	b530      	push	{r4, r5, lr}
 8013546:	4604      	mov	r4, r0
 8013548:	6800      	ldr	r0, [r0, #0]
 801354a:	b08f      	sub	sp, #60	@ 0x3c
 801354c:	b358      	cbz	r0, 80135a6 <rcl_action_take_feedback+0x66>
 801354e:	460d      	mov	r5, r1
 8013550:	f7fd fd8e 	bl	8011070 <rcl_client_is_valid>
 8013554:	b328      	cbz	r0, 80135a2 <rcl_action_take_feedback+0x62>
 8013556:	6820      	ldr	r0, [r4, #0]
 8013558:	3004      	adds	r0, #4
 801355a:	f7fd fd89 	bl	8011070 <rcl_client_is_valid>
 801355e:	b300      	cbz	r0, 80135a2 <rcl_action_take_feedback+0x62>
 8013560:	6820      	ldr	r0, [r4, #0]
 8013562:	3008      	adds	r0, #8
 8013564:	f7fd fd84 	bl	8011070 <rcl_client_is_valid>
 8013568:	b1d8      	cbz	r0, 80135a2 <rcl_action_take_feedback+0x62>
 801356a:	6820      	ldr	r0, [r4, #0]
 801356c:	300c      	adds	r0, #12
 801356e:	f7fe fcc1 	bl	8011ef4 <rcl_subscription_is_valid>
 8013572:	b1b0      	cbz	r0, 80135a2 <rcl_action_take_feedback+0x62>
 8013574:	6820      	ldr	r0, [r4, #0]
 8013576:	3010      	adds	r0, #16
 8013578:	f7fe fcbc 	bl	8011ef4 <rcl_subscription_is_valid>
 801357c:	b188      	cbz	r0, 80135a2 <rcl_action_take_feedback+0x62>
 801357e:	b1b5      	cbz	r5, 80135ae <rcl_action_take_feedback+0x6e>
 8013580:	6820      	ldr	r0, [r4, #0]
 8013582:	2300      	movs	r3, #0
 8013584:	466a      	mov	r2, sp
 8013586:	4629      	mov	r1, r5
 8013588:	300c      	adds	r0, #12
 801358a:	f7fe fc55 	bl	8011e38 <rcl_take>
 801358e:	b160      	cbz	r0, 80135aa <rcl_action_take_feedback+0x6a>
 8013590:	f240 1391 	movw	r3, #401	@ 0x191
 8013594:	4298      	cmp	r0, r3
 8013596:	d010      	beq.n	80135ba <rcl_action_take_feedback+0x7a>
 8013598:	280a      	cmp	r0, #10
 801359a:	bf18      	it	ne
 801359c:	2001      	movne	r0, #1
 801359e:	b00f      	add	sp, #60	@ 0x3c
 80135a0:	bd30      	pop	{r4, r5, pc}
 80135a2:	f7f8 fef9 	bl	800c398 <rcutils_reset_error>
 80135a6:	f241 0006 	movw	r0, #4102	@ 0x1006
 80135aa:	b00f      	add	sp, #60	@ 0x3c
 80135ac:	bd30      	pop	{r4, r5, pc}
 80135ae:	200b      	movs	r0, #11
 80135b0:	b00f      	add	sp, #60	@ 0x3c
 80135b2:	bd30      	pop	{r4, r5, pc}
 80135b4:	f241 0006 	movw	r0, #4102	@ 0x1006
 80135b8:	4770      	bx	lr
 80135ba:	f241 0007 	movw	r0, #4103	@ 0x1007
 80135be:	e7f4      	b.n	80135aa <rcl_action_take_feedback+0x6a>

080135c0 <rcl_action_wait_set_add_action_client>:
 80135c0:	2800      	cmp	r0, #0
 80135c2:	d045      	beq.n	8013650 <rcl_action_wait_set_add_action_client+0x90>
 80135c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80135c6:	460c      	mov	r4, r1
 80135c8:	2900      	cmp	r1, #0
 80135ca:	d03e      	beq.n	801364a <rcl_action_wait_set_add_action_client+0x8a>
 80135cc:	4605      	mov	r5, r0
 80135ce:	6808      	ldr	r0, [r1, #0]
 80135d0:	2800      	cmp	r0, #0
 80135d2:	d03a      	beq.n	801364a <rcl_action_wait_set_add_action_client+0x8a>
 80135d4:	4617      	mov	r7, r2
 80135d6:	461e      	mov	r6, r3
 80135d8:	f7fd fd4a 	bl	8011070 <rcl_client_is_valid>
 80135dc:	b398      	cbz	r0, 8013646 <rcl_action_wait_set_add_action_client+0x86>
 80135de:	6820      	ldr	r0, [r4, #0]
 80135e0:	3004      	adds	r0, #4
 80135e2:	f7fd fd45 	bl	8011070 <rcl_client_is_valid>
 80135e6:	b370      	cbz	r0, 8013646 <rcl_action_wait_set_add_action_client+0x86>
 80135e8:	6820      	ldr	r0, [r4, #0]
 80135ea:	3008      	adds	r0, #8
 80135ec:	f7fd fd40 	bl	8011070 <rcl_client_is_valid>
 80135f0:	b348      	cbz	r0, 8013646 <rcl_action_wait_set_add_action_client+0x86>
 80135f2:	6820      	ldr	r0, [r4, #0]
 80135f4:	300c      	adds	r0, #12
 80135f6:	f7fe fc7d 	bl	8011ef4 <rcl_subscription_is_valid>
 80135fa:	b320      	cbz	r0, 8013646 <rcl_action_wait_set_add_action_client+0x86>
 80135fc:	6820      	ldr	r0, [r4, #0]
 80135fe:	3010      	adds	r0, #16
 8013600:	f7fe fc78 	bl	8011ef4 <rcl_subscription_is_valid>
 8013604:	b1f8      	cbz	r0, 8013646 <rcl_action_wait_set_add_action_client+0x86>
 8013606:	6821      	ldr	r1, [r4, #0]
 8013608:	4628      	mov	r0, r5
 801360a:	f501 72e2 	add.w	r2, r1, #452	@ 0x1c4
 801360e:	f7ff fc71 	bl	8012ef4 <rcl_wait_set_add_client>
 8013612:	b9b8      	cbnz	r0, 8013644 <rcl_action_wait_set_add_action_client+0x84>
 8013614:	6821      	ldr	r1, [r4, #0]
 8013616:	4628      	mov	r0, r5
 8013618:	f501 72e4 	add.w	r2, r1, #456	@ 0x1c8
 801361c:	3104      	adds	r1, #4
 801361e:	f7ff fc69 	bl	8012ef4 <rcl_wait_set_add_client>
 8013622:	b978      	cbnz	r0, 8013644 <rcl_action_wait_set_add_action_client+0x84>
 8013624:	6821      	ldr	r1, [r4, #0]
 8013626:	4628      	mov	r0, r5
 8013628:	f501 72e6 	add.w	r2, r1, #460	@ 0x1cc
 801362c:	3108      	adds	r1, #8
 801362e:	f7ff fc61 	bl	8012ef4 <rcl_wait_set_add_client>
 8013632:	b938      	cbnz	r0, 8013644 <rcl_action_wait_set_add_action_client+0x84>
 8013634:	6821      	ldr	r1, [r4, #0]
 8013636:	4628      	mov	r0, r5
 8013638:	f501 72e8 	add.w	r2, r1, #464	@ 0x1d0
 801363c:	310c      	adds	r1, #12
 801363e:	f7ff f903 	bl	8012848 <rcl_wait_set_add_subscription>
 8013642:	b140      	cbz	r0, 8013656 <rcl_action_wait_set_add_action_client+0x96>
 8013644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013646:	f7f8 fea7 	bl	800c398 <rcutils_reset_error>
 801364a:	f241 0006 	movw	r0, #4102	@ 0x1006
 801364e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013650:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8013654:	4770      	bx	lr
 8013656:	6821      	ldr	r1, [r4, #0]
 8013658:	4628      	mov	r0, r5
 801365a:	f501 72ea 	add.w	r2, r1, #468	@ 0x1d4
 801365e:	3110      	adds	r1, #16
 8013660:	f7ff f8f2 	bl	8012848 <rcl_wait_set_add_subscription>
 8013664:	2800      	cmp	r0, #0
 8013666:	d1ed      	bne.n	8013644 <rcl_action_wait_set_add_action_client+0x84>
 8013668:	b11f      	cbz	r7, 8013672 <rcl_action_wait_set_add_action_client+0xb2>
 801366a:	6823      	ldr	r3, [r4, #0]
 801366c:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 8013670:	603b      	str	r3, [r7, #0]
 8013672:	2e00      	cmp	r6, #0
 8013674:	d0e6      	beq.n	8013644 <rcl_action_wait_set_add_action_client+0x84>
 8013676:	6823      	ldr	r3, [r4, #0]
 8013678:	f8d3 31d0 	ldr.w	r3, [r3, #464]	@ 0x1d0
 801367c:	6033      	str	r3, [r6, #0]
 801367e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013680 <rcl_action_client_wait_set_get_entities_ready>:
 8013680:	2800      	cmp	r0, #0
 8013682:	f000 8089 	beq.w	8013798 <rcl_action_client_wait_set_get_entities_ready+0x118>
 8013686:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801368a:	460c      	mov	r4, r1
 801368c:	2900      	cmp	r1, #0
 801368e:	d079      	beq.n	8013784 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8013690:	4605      	mov	r5, r0
 8013692:	6808      	ldr	r0, [r1, #0]
 8013694:	2800      	cmp	r0, #0
 8013696:	d075      	beq.n	8013784 <rcl_action_client_wait_set_get_entities_ready+0x104>
 8013698:	4616      	mov	r6, r2
 801369a:	461f      	mov	r7, r3
 801369c:	f7fd fce8 	bl	8011070 <rcl_client_is_valid>
 80136a0:	2800      	cmp	r0, #0
 80136a2:	d06d      	beq.n	8013780 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80136a4:	6820      	ldr	r0, [r4, #0]
 80136a6:	3004      	adds	r0, #4
 80136a8:	f7fd fce2 	bl	8011070 <rcl_client_is_valid>
 80136ac:	2800      	cmp	r0, #0
 80136ae:	d067      	beq.n	8013780 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80136b0:	6820      	ldr	r0, [r4, #0]
 80136b2:	3008      	adds	r0, #8
 80136b4:	f7fd fcdc 	bl	8011070 <rcl_client_is_valid>
 80136b8:	2800      	cmp	r0, #0
 80136ba:	d061      	beq.n	8013780 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80136bc:	6820      	ldr	r0, [r4, #0]
 80136be:	300c      	adds	r0, #12
 80136c0:	f7fe fc18 	bl	8011ef4 <rcl_subscription_is_valid>
 80136c4:	2800      	cmp	r0, #0
 80136c6:	d05b      	beq.n	8013780 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80136c8:	6820      	ldr	r0, [r4, #0]
 80136ca:	3010      	adds	r0, #16
 80136cc:	f7fe fc12 	bl	8011ef4 <rcl_subscription_is_valid>
 80136d0:	2800      	cmp	r0, #0
 80136d2:	d055      	beq.n	8013780 <rcl_action_client_wait_set_get_entities_ready+0x100>
 80136d4:	2e00      	cmp	r6, #0
 80136d6:	d05c      	beq.n	8013792 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80136d8:	2f00      	cmp	r7, #0
 80136da:	d05a      	beq.n	8013792 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80136dc:	9b06      	ldr	r3, [sp, #24]
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d057      	beq.n	8013792 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80136e2:	9b07      	ldr	r3, [sp, #28]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d054      	beq.n	8013792 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80136e8:	9b08      	ldr	r3, [sp, #32]
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d051      	beq.n	8013792 <rcl_action_client_wait_set_get_entities_ready+0x112>
 80136ee:	6823      	ldr	r3, [r4, #0]
 80136f0:	686a      	ldr	r2, [r5, #4]
 80136f2:	f8d3 11d0 	ldr.w	r1, [r3, #464]	@ 0x1d0
 80136f6:	428a      	cmp	r2, r1
 80136f8:	d948      	bls.n	801378c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 80136fa:	f8d3 01d4 	ldr.w	r0, [r3, #468]	@ 0x1d4
 80136fe:	4282      	cmp	r2, r0
 8013700:	d944      	bls.n	801378c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8013702:	f8d3 41c4 	ldr.w	r4, [r3, #452]	@ 0x1c4
 8013706:	69ea      	ldr	r2, [r5, #28]
 8013708:	42a2      	cmp	r2, r4
 801370a:	d93f      	bls.n	801378c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801370c:	f8d3 c1c8 	ldr.w	ip, [r3, #456]	@ 0x1c8
 8013710:	4562      	cmp	r2, ip
 8013712:	d93b      	bls.n	801378c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 8013714:	f8d3 e1cc 	ldr.w	lr, [r3, #460]	@ 0x1cc
 8013718:	4572      	cmp	r2, lr
 801371a:	d937      	bls.n	801378c <rcl_action_client_wait_set_get_entities_ready+0x10c>
 801371c:	69aa      	ldr	r2, [r5, #24]
 801371e:	682d      	ldr	r5, [r5, #0]
 8013720:	f852 8024 	ldr.w	r8, [r2, r4, lsl #2]
 8013724:	f855 4020 	ldr.w	r4, [r5, r0, lsl #2]
 8013728:	f855 5021 	ldr.w	r5, [r5, r1, lsl #2]
 801372c:	f852 102c 	ldr.w	r1, [r2, ip, lsl #2]
 8013730:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8013734:	f103 0c0c 	add.w	ip, r3, #12
 8013738:	eba5 050c 	sub.w	r5, r5, ip
 801373c:	fab5 f585 	clz	r5, r5
 8013740:	096d      	lsrs	r5, r5, #5
 8013742:	7035      	strb	r5, [r6, #0]
 8013744:	f103 0510 	add.w	r5, r3, #16
 8013748:	1b64      	subs	r4, r4, r5
 801374a:	fab4 f484 	clz	r4, r4
 801374e:	0964      	lsrs	r4, r4, #5
 8013750:	703c      	strb	r4, [r7, #0]
 8013752:	eba3 0008 	sub.w	r0, r3, r8
 8013756:	1d1c      	adds	r4, r3, #4
 8013758:	3308      	adds	r3, #8
 801375a:	1ad3      	subs	r3, r2, r3
 801375c:	fab0 f080 	clz	r0, r0
 8013760:	9a06      	ldr	r2, [sp, #24]
 8013762:	0940      	lsrs	r0, r0, #5
 8013764:	1b09      	subs	r1, r1, r4
 8013766:	7010      	strb	r0, [r2, #0]
 8013768:	fab1 f181 	clz	r1, r1
 801376c:	9a07      	ldr	r2, [sp, #28]
 801376e:	0949      	lsrs	r1, r1, #5
 8013770:	7011      	strb	r1, [r2, #0]
 8013772:	fab3 f383 	clz	r3, r3
 8013776:	9a08      	ldr	r2, [sp, #32]
 8013778:	095b      	lsrs	r3, r3, #5
 801377a:	2000      	movs	r0, #0
 801377c:	7013      	strb	r3, [r2, #0]
 801377e:	e003      	b.n	8013788 <rcl_action_client_wait_set_get_entities_ready+0x108>
 8013780:	f7f8 fe0a 	bl	800c398 <rcutils_reset_error>
 8013784:	f241 0006 	movw	r0, #4102	@ 0x1006
 8013788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801378c:	2001      	movs	r0, #1
 801378e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013792:	200b      	movs	r0, #11
 8013794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013798:	f44f 7061 	mov.w	r0, #900	@ 0x384
 801379c:	4770      	bx	lr
 801379e:	bf00      	nop

080137a0 <rcl_action_take_goal_request>:
 80137a0:	b3b0      	cbz	r0, 8013810 <rcl_action_take_goal_request+0x70>
 80137a2:	b570      	push	{r4, r5, r6, lr}
 80137a4:	4604      	mov	r4, r0
 80137a6:	6800      	ldr	r0, [r0, #0]
 80137a8:	b368      	cbz	r0, 8013806 <rcl_action_take_goal_request+0x66>
 80137aa:	460d      	mov	r5, r1
 80137ac:	4616      	mov	r6, r2
 80137ae:	f7fe f9ef 	bl	8011b90 <rcl_service_is_valid>
 80137b2:	b330      	cbz	r0, 8013802 <rcl_action_take_goal_request+0x62>
 80137b4:	6820      	ldr	r0, [r4, #0]
 80137b6:	3004      	adds	r0, #4
 80137b8:	f7fe f9ea 	bl	8011b90 <rcl_service_is_valid>
 80137bc:	b308      	cbz	r0, 8013802 <rcl_action_take_goal_request+0x62>
 80137be:	6820      	ldr	r0, [r4, #0]
 80137c0:	3008      	adds	r0, #8
 80137c2:	f7fe f9e5 	bl	8011b90 <rcl_service_is_valid>
 80137c6:	b1e0      	cbz	r0, 8013802 <rcl_action_take_goal_request+0x62>
 80137c8:	6820      	ldr	r0, [r4, #0]
 80137ca:	300c      	adds	r0, #12
 80137cc:	f7f7 fe4a 	bl	800b464 <rcl_publisher_is_valid>
 80137d0:	b1b8      	cbz	r0, 8013802 <rcl_action_take_goal_request+0x62>
 80137d2:	6820      	ldr	r0, [r4, #0]
 80137d4:	3010      	adds	r0, #16
 80137d6:	f7f7 fe45 	bl	800b464 <rcl_publisher_is_valid>
 80137da:	b190      	cbz	r0, 8013802 <rcl_action_take_goal_request+0x62>
 80137dc:	b1b5      	cbz	r5, 801380c <rcl_action_take_goal_request+0x6c>
 80137de:	b1ae      	cbz	r6, 801380c <rcl_action_take_goal_request+0x6c>
 80137e0:	6820      	ldr	r0, [r4, #0]
 80137e2:	4632      	mov	r2, r6
 80137e4:	4629      	mov	r1, r5
 80137e6:	f7fe f953 	bl	8011a90 <rcl_take_request>
 80137ea:	b148      	cbz	r0, 8013800 <rcl_action_take_goal_request+0x60>
 80137ec:	280a      	cmp	r0, #10
 80137ee:	d007      	beq.n	8013800 <rcl_action_take_goal_request+0x60>
 80137f0:	f240 2259 	movw	r2, #601	@ 0x259
 80137f4:	f241 0369 	movw	r3, #4201	@ 0x1069
 80137f8:	4290      	cmp	r0, r2
 80137fa:	bf0c      	ite	eq
 80137fc:	4618      	moveq	r0, r3
 80137fe:	2001      	movne	r0, #1
 8013800:	bd70      	pop	{r4, r5, r6, pc}
 8013802:	f7f8 fdc9 	bl	800c398 <rcutils_reset_error>
 8013806:	f241 0068 	movw	r0, #4200	@ 0x1068
 801380a:	bd70      	pop	{r4, r5, r6, pc}
 801380c:	200b      	movs	r0, #11
 801380e:	bd70      	pop	{r4, r5, r6, pc}
 8013810:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013814:	4770      	bx	lr
 8013816:	bf00      	nop

08013818 <rcl_action_send_goal_response>:
 8013818:	b378      	cbz	r0, 801387a <rcl_action_send_goal_response+0x62>
 801381a:	b570      	push	{r4, r5, r6, lr}
 801381c:	4604      	mov	r4, r0
 801381e:	6800      	ldr	r0, [r0, #0]
 8013820:	b330      	cbz	r0, 8013870 <rcl_action_send_goal_response+0x58>
 8013822:	460d      	mov	r5, r1
 8013824:	4616      	mov	r6, r2
 8013826:	f7fe f9b3 	bl	8011b90 <rcl_service_is_valid>
 801382a:	b1f8      	cbz	r0, 801386c <rcl_action_send_goal_response+0x54>
 801382c:	6820      	ldr	r0, [r4, #0]
 801382e:	3004      	adds	r0, #4
 8013830:	f7fe f9ae 	bl	8011b90 <rcl_service_is_valid>
 8013834:	b1d0      	cbz	r0, 801386c <rcl_action_send_goal_response+0x54>
 8013836:	6820      	ldr	r0, [r4, #0]
 8013838:	3008      	adds	r0, #8
 801383a:	f7fe f9a9 	bl	8011b90 <rcl_service_is_valid>
 801383e:	b1a8      	cbz	r0, 801386c <rcl_action_send_goal_response+0x54>
 8013840:	6820      	ldr	r0, [r4, #0]
 8013842:	300c      	adds	r0, #12
 8013844:	f7f7 fe0e 	bl	800b464 <rcl_publisher_is_valid>
 8013848:	b180      	cbz	r0, 801386c <rcl_action_send_goal_response+0x54>
 801384a:	6820      	ldr	r0, [r4, #0]
 801384c:	3010      	adds	r0, #16
 801384e:	f7f7 fe09 	bl	800b464 <rcl_publisher_is_valid>
 8013852:	b158      	cbz	r0, 801386c <rcl_action_send_goal_response+0x54>
 8013854:	b17d      	cbz	r5, 8013876 <rcl_action_send_goal_response+0x5e>
 8013856:	b176      	cbz	r6, 8013876 <rcl_action_send_goal_response+0x5e>
 8013858:	6820      	ldr	r0, [r4, #0]
 801385a:	4632      	mov	r2, r6
 801385c:	4629      	mov	r1, r5
 801385e:	f7fe f967 	bl	8011b30 <rcl_send_response>
 8013862:	b110      	cbz	r0, 801386a <rcl_action_send_goal_response+0x52>
 8013864:	2802      	cmp	r0, #2
 8013866:	bf18      	it	ne
 8013868:	2001      	movne	r0, #1
 801386a:	bd70      	pop	{r4, r5, r6, pc}
 801386c:	f7f8 fd94 	bl	800c398 <rcutils_reset_error>
 8013870:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013874:	bd70      	pop	{r4, r5, r6, pc}
 8013876:	200b      	movs	r0, #11
 8013878:	bd70      	pop	{r4, r5, r6, pc}
 801387a:	f241 0068 	movw	r0, #4200	@ 0x1068
 801387e:	4770      	bx	lr

08013880 <rcl_action_take_result_request>:
 8013880:	2800      	cmp	r0, #0
 8013882:	d037      	beq.n	80138f4 <rcl_action_take_result_request+0x74>
 8013884:	b570      	push	{r4, r5, r6, lr}
 8013886:	4604      	mov	r4, r0
 8013888:	6800      	ldr	r0, [r0, #0]
 801388a:	b370      	cbz	r0, 80138ea <rcl_action_take_result_request+0x6a>
 801388c:	460d      	mov	r5, r1
 801388e:	4616      	mov	r6, r2
 8013890:	f7fe f97e 	bl	8011b90 <rcl_service_is_valid>
 8013894:	b338      	cbz	r0, 80138e6 <rcl_action_take_result_request+0x66>
 8013896:	6820      	ldr	r0, [r4, #0]
 8013898:	3004      	adds	r0, #4
 801389a:	f7fe f979 	bl	8011b90 <rcl_service_is_valid>
 801389e:	b310      	cbz	r0, 80138e6 <rcl_action_take_result_request+0x66>
 80138a0:	6820      	ldr	r0, [r4, #0]
 80138a2:	3008      	adds	r0, #8
 80138a4:	f7fe f974 	bl	8011b90 <rcl_service_is_valid>
 80138a8:	b1e8      	cbz	r0, 80138e6 <rcl_action_take_result_request+0x66>
 80138aa:	6820      	ldr	r0, [r4, #0]
 80138ac:	300c      	adds	r0, #12
 80138ae:	f7f7 fdd9 	bl	800b464 <rcl_publisher_is_valid>
 80138b2:	b1c0      	cbz	r0, 80138e6 <rcl_action_take_result_request+0x66>
 80138b4:	6820      	ldr	r0, [r4, #0]
 80138b6:	3010      	adds	r0, #16
 80138b8:	f7f7 fdd4 	bl	800b464 <rcl_publisher_is_valid>
 80138bc:	b198      	cbz	r0, 80138e6 <rcl_action_take_result_request+0x66>
 80138be:	b1bd      	cbz	r5, 80138f0 <rcl_action_take_result_request+0x70>
 80138c0:	b1b6      	cbz	r6, 80138f0 <rcl_action_take_result_request+0x70>
 80138c2:	6820      	ldr	r0, [r4, #0]
 80138c4:	4632      	mov	r2, r6
 80138c6:	4629      	mov	r1, r5
 80138c8:	3008      	adds	r0, #8
 80138ca:	f7fe f8e1 	bl	8011a90 <rcl_take_request>
 80138ce:	b148      	cbz	r0, 80138e4 <rcl_action_take_result_request+0x64>
 80138d0:	280a      	cmp	r0, #10
 80138d2:	d007      	beq.n	80138e4 <rcl_action_take_result_request+0x64>
 80138d4:	f240 2259 	movw	r2, #601	@ 0x259
 80138d8:	f241 0369 	movw	r3, #4201	@ 0x1069
 80138dc:	4290      	cmp	r0, r2
 80138de:	bf0c      	ite	eq
 80138e0:	4618      	moveq	r0, r3
 80138e2:	2001      	movne	r0, #1
 80138e4:	bd70      	pop	{r4, r5, r6, pc}
 80138e6:	f7f8 fd57 	bl	800c398 <rcutils_reset_error>
 80138ea:	f241 0068 	movw	r0, #4200	@ 0x1068
 80138ee:	bd70      	pop	{r4, r5, r6, pc}
 80138f0:	200b      	movs	r0, #11
 80138f2:	bd70      	pop	{r4, r5, r6, pc}
 80138f4:	f241 0068 	movw	r0, #4200	@ 0x1068
 80138f8:	4770      	bx	lr
 80138fa:	bf00      	nop

080138fc <rcl_action_take_cancel_request>:
 80138fc:	2800      	cmp	r0, #0
 80138fe:	d037      	beq.n	8013970 <rcl_action_take_cancel_request+0x74>
 8013900:	b570      	push	{r4, r5, r6, lr}
 8013902:	4604      	mov	r4, r0
 8013904:	6800      	ldr	r0, [r0, #0]
 8013906:	b370      	cbz	r0, 8013966 <rcl_action_take_cancel_request+0x6a>
 8013908:	460d      	mov	r5, r1
 801390a:	4616      	mov	r6, r2
 801390c:	f7fe f940 	bl	8011b90 <rcl_service_is_valid>
 8013910:	b338      	cbz	r0, 8013962 <rcl_action_take_cancel_request+0x66>
 8013912:	6820      	ldr	r0, [r4, #0]
 8013914:	3004      	adds	r0, #4
 8013916:	f7fe f93b 	bl	8011b90 <rcl_service_is_valid>
 801391a:	b310      	cbz	r0, 8013962 <rcl_action_take_cancel_request+0x66>
 801391c:	6820      	ldr	r0, [r4, #0]
 801391e:	3008      	adds	r0, #8
 8013920:	f7fe f936 	bl	8011b90 <rcl_service_is_valid>
 8013924:	b1e8      	cbz	r0, 8013962 <rcl_action_take_cancel_request+0x66>
 8013926:	6820      	ldr	r0, [r4, #0]
 8013928:	300c      	adds	r0, #12
 801392a:	f7f7 fd9b 	bl	800b464 <rcl_publisher_is_valid>
 801392e:	b1c0      	cbz	r0, 8013962 <rcl_action_take_cancel_request+0x66>
 8013930:	6820      	ldr	r0, [r4, #0]
 8013932:	3010      	adds	r0, #16
 8013934:	f7f7 fd96 	bl	800b464 <rcl_publisher_is_valid>
 8013938:	b198      	cbz	r0, 8013962 <rcl_action_take_cancel_request+0x66>
 801393a:	b1bd      	cbz	r5, 801396c <rcl_action_take_cancel_request+0x70>
 801393c:	b1b6      	cbz	r6, 801396c <rcl_action_take_cancel_request+0x70>
 801393e:	6820      	ldr	r0, [r4, #0]
 8013940:	4632      	mov	r2, r6
 8013942:	4629      	mov	r1, r5
 8013944:	3004      	adds	r0, #4
 8013946:	f7fe f8a3 	bl	8011a90 <rcl_take_request>
 801394a:	b148      	cbz	r0, 8013960 <rcl_action_take_cancel_request+0x64>
 801394c:	280a      	cmp	r0, #10
 801394e:	d007      	beq.n	8013960 <rcl_action_take_cancel_request+0x64>
 8013950:	f240 2259 	movw	r2, #601	@ 0x259
 8013954:	f241 0369 	movw	r3, #4201	@ 0x1069
 8013958:	4290      	cmp	r0, r2
 801395a:	bf0c      	ite	eq
 801395c:	4618      	moveq	r0, r3
 801395e:	2001      	movne	r0, #1
 8013960:	bd70      	pop	{r4, r5, r6, pc}
 8013962:	f7f8 fd19 	bl	800c398 <rcutils_reset_error>
 8013966:	f241 0068 	movw	r0, #4200	@ 0x1068
 801396a:	bd70      	pop	{r4, r5, r6, pc}
 801396c:	200b      	movs	r0, #11
 801396e:	bd70      	pop	{r4, r5, r6, pc}
 8013970:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013974:	4770      	bx	lr
 8013976:	bf00      	nop

08013978 <rcl_action_send_cancel_response>:
 8013978:	b380      	cbz	r0, 80139dc <rcl_action_send_cancel_response+0x64>
 801397a:	b570      	push	{r4, r5, r6, lr}
 801397c:	4604      	mov	r4, r0
 801397e:	6800      	ldr	r0, [r0, #0]
 8013980:	b338      	cbz	r0, 80139d2 <rcl_action_send_cancel_response+0x5a>
 8013982:	460d      	mov	r5, r1
 8013984:	4616      	mov	r6, r2
 8013986:	f7fe f903 	bl	8011b90 <rcl_service_is_valid>
 801398a:	b300      	cbz	r0, 80139ce <rcl_action_send_cancel_response+0x56>
 801398c:	6820      	ldr	r0, [r4, #0]
 801398e:	3004      	adds	r0, #4
 8013990:	f7fe f8fe 	bl	8011b90 <rcl_service_is_valid>
 8013994:	b1d8      	cbz	r0, 80139ce <rcl_action_send_cancel_response+0x56>
 8013996:	6820      	ldr	r0, [r4, #0]
 8013998:	3008      	adds	r0, #8
 801399a:	f7fe f8f9 	bl	8011b90 <rcl_service_is_valid>
 801399e:	b1b0      	cbz	r0, 80139ce <rcl_action_send_cancel_response+0x56>
 80139a0:	6820      	ldr	r0, [r4, #0]
 80139a2:	300c      	adds	r0, #12
 80139a4:	f7f7 fd5e 	bl	800b464 <rcl_publisher_is_valid>
 80139a8:	b188      	cbz	r0, 80139ce <rcl_action_send_cancel_response+0x56>
 80139aa:	6820      	ldr	r0, [r4, #0]
 80139ac:	3010      	adds	r0, #16
 80139ae:	f7f7 fd59 	bl	800b464 <rcl_publisher_is_valid>
 80139b2:	b160      	cbz	r0, 80139ce <rcl_action_send_cancel_response+0x56>
 80139b4:	b185      	cbz	r5, 80139d8 <rcl_action_send_cancel_response+0x60>
 80139b6:	b17e      	cbz	r6, 80139d8 <rcl_action_send_cancel_response+0x60>
 80139b8:	6820      	ldr	r0, [r4, #0]
 80139ba:	4632      	mov	r2, r6
 80139bc:	4629      	mov	r1, r5
 80139be:	3004      	adds	r0, #4
 80139c0:	f7fe f8b6 	bl	8011b30 <rcl_send_response>
 80139c4:	b110      	cbz	r0, 80139cc <rcl_action_send_cancel_response+0x54>
 80139c6:	2802      	cmp	r0, #2
 80139c8:	bf18      	it	ne
 80139ca:	2001      	movne	r0, #1
 80139cc:	bd70      	pop	{r4, r5, r6, pc}
 80139ce:	f7f8 fce3 	bl	800c398 <rcutils_reset_error>
 80139d2:	f241 0068 	movw	r0, #4200	@ 0x1068
 80139d6:	bd70      	pop	{r4, r5, r6, pc}
 80139d8:	200b      	movs	r0, #11
 80139da:	bd70      	pop	{r4, r5, r6, pc}
 80139dc:	f241 0068 	movw	r0, #4200	@ 0x1068
 80139e0:	4770      	bx	lr
 80139e2:	bf00      	nop

080139e4 <rcl_action_wait_set_add_action_server>:
 80139e4:	2800      	cmp	r0, #0
 80139e6:	d04a      	beq.n	8013a7e <rcl_action_wait_set_add_action_server+0x9a>
 80139e8:	b570      	push	{r4, r5, r6, lr}
 80139ea:	460c      	mov	r4, r1
 80139ec:	2900      	cmp	r1, #0
 80139ee:	d043      	beq.n	8013a78 <rcl_action_wait_set_add_action_server+0x94>
 80139f0:	4605      	mov	r5, r0
 80139f2:	6808      	ldr	r0, [r1, #0]
 80139f4:	2800      	cmp	r0, #0
 80139f6:	d03f      	beq.n	8013a78 <rcl_action_wait_set_add_action_server+0x94>
 80139f8:	4616      	mov	r6, r2
 80139fa:	f7fe f8c9 	bl	8011b90 <rcl_service_is_valid>
 80139fe:	2800      	cmp	r0, #0
 8013a00:	d038      	beq.n	8013a74 <rcl_action_wait_set_add_action_server+0x90>
 8013a02:	6820      	ldr	r0, [r4, #0]
 8013a04:	3004      	adds	r0, #4
 8013a06:	f7fe f8c3 	bl	8011b90 <rcl_service_is_valid>
 8013a0a:	b398      	cbz	r0, 8013a74 <rcl_action_wait_set_add_action_server+0x90>
 8013a0c:	6820      	ldr	r0, [r4, #0]
 8013a0e:	3008      	adds	r0, #8
 8013a10:	f7fe f8be 	bl	8011b90 <rcl_service_is_valid>
 8013a14:	b370      	cbz	r0, 8013a74 <rcl_action_wait_set_add_action_server+0x90>
 8013a16:	6820      	ldr	r0, [r4, #0]
 8013a18:	300c      	adds	r0, #12
 8013a1a:	f7f7 fd3d 	bl	800b498 <rcl_publisher_is_valid_except_context>
 8013a1e:	b348      	cbz	r0, 8013a74 <rcl_action_wait_set_add_action_server+0x90>
 8013a20:	6820      	ldr	r0, [r4, #0]
 8013a22:	3010      	adds	r0, #16
 8013a24:	f7f7 fd38 	bl	800b498 <rcl_publisher_is_valid_except_context>
 8013a28:	b320      	cbz	r0, 8013a74 <rcl_action_wait_set_add_action_server+0x90>
 8013a2a:	6821      	ldr	r1, [r4, #0]
 8013a2c:	4628      	mov	r0, r5
 8013a2e:	f501 72ee 	add.w	r2, r1, #476	@ 0x1dc
 8013a32:	f7ff fa8b 	bl	8012f4c <rcl_wait_set_add_service>
 8013a36:	b9e0      	cbnz	r0, 8013a72 <rcl_action_wait_set_add_action_server+0x8e>
 8013a38:	6821      	ldr	r1, [r4, #0]
 8013a3a:	4628      	mov	r0, r5
 8013a3c:	f501 72f0 	add.w	r2, r1, #480	@ 0x1e0
 8013a40:	3104      	adds	r1, #4
 8013a42:	f7ff fa83 	bl	8012f4c <rcl_wait_set_add_service>
 8013a46:	b9a0      	cbnz	r0, 8013a72 <rcl_action_wait_set_add_action_server+0x8e>
 8013a48:	6821      	ldr	r1, [r4, #0]
 8013a4a:	4628      	mov	r0, r5
 8013a4c:	f501 72f2 	add.w	r2, r1, #484	@ 0x1e4
 8013a50:	3108      	adds	r1, #8
 8013a52:	f7ff fa7b 	bl	8012f4c <rcl_wait_set_add_service>
 8013a56:	b960      	cbnz	r0, 8013a72 <rcl_action_wait_set_add_action_server+0x8e>
 8013a58:	6821      	ldr	r1, [r4, #0]
 8013a5a:	4628      	mov	r0, r5
 8013a5c:	f501 72f4 	add.w	r2, r1, #488	@ 0x1e8
 8013a60:	3114      	adds	r1, #20
 8013a62:	f7ff fa17 	bl	8012e94 <rcl_wait_set_add_timer>
 8013a66:	b920      	cbnz	r0, 8013a72 <rcl_action_wait_set_add_action_server+0x8e>
 8013a68:	b11e      	cbz	r6, 8013a72 <rcl_action_wait_set_add_action_server+0x8e>
 8013a6a:	6823      	ldr	r3, [r4, #0]
 8013a6c:	f8d3 31dc 	ldr.w	r3, [r3, #476]	@ 0x1dc
 8013a70:	6033      	str	r3, [r6, #0]
 8013a72:	bd70      	pop	{r4, r5, r6, pc}
 8013a74:	f7f8 fc90 	bl	800c398 <rcutils_reset_error>
 8013a78:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013a7c:	bd70      	pop	{r4, r5, r6, pc}
 8013a7e:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8013a82:	4770      	bx	lr

08013a84 <rcl_action_server_wait_set_get_entities_ready>:
 8013a84:	2800      	cmp	r0, #0
 8013a86:	d060      	beq.n	8013b4a <rcl_action_server_wait_set_get_entities_ready+0xc6>
 8013a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a8a:	460c      	mov	r4, r1
 8013a8c:	2900      	cmp	r1, #0
 8013a8e:	d057      	beq.n	8013b40 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8013a90:	4605      	mov	r5, r0
 8013a92:	6808      	ldr	r0, [r1, #0]
 8013a94:	2800      	cmp	r0, #0
 8013a96:	d053      	beq.n	8013b40 <rcl_action_server_wait_set_get_entities_ready+0xbc>
 8013a98:	4616      	mov	r6, r2
 8013a9a:	461f      	mov	r7, r3
 8013a9c:	f7fe f878 	bl	8011b90 <rcl_service_is_valid>
 8013aa0:	2800      	cmp	r0, #0
 8013aa2:	d04b      	beq.n	8013b3c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013aa4:	6820      	ldr	r0, [r4, #0]
 8013aa6:	3004      	adds	r0, #4
 8013aa8:	f7fe f872 	bl	8011b90 <rcl_service_is_valid>
 8013aac:	2800      	cmp	r0, #0
 8013aae:	d045      	beq.n	8013b3c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013ab0:	6820      	ldr	r0, [r4, #0]
 8013ab2:	3008      	adds	r0, #8
 8013ab4:	f7fe f86c 	bl	8011b90 <rcl_service_is_valid>
 8013ab8:	2800      	cmp	r0, #0
 8013aba:	d03f      	beq.n	8013b3c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013abc:	6820      	ldr	r0, [r4, #0]
 8013abe:	300c      	adds	r0, #12
 8013ac0:	f7f7 fcea 	bl	800b498 <rcl_publisher_is_valid_except_context>
 8013ac4:	2800      	cmp	r0, #0
 8013ac6:	d039      	beq.n	8013b3c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013ac8:	6820      	ldr	r0, [r4, #0]
 8013aca:	3010      	adds	r0, #16
 8013acc:	f7f7 fce4 	bl	800b498 <rcl_publisher_is_valid_except_context>
 8013ad0:	b3a0      	cbz	r0, 8013b3c <rcl_action_server_wait_set_get_entities_ready+0xb8>
 8013ad2:	b3c6      	cbz	r6, 8013b46 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013ad4:	b3bf      	cbz	r7, 8013b46 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013ad6:	9b06      	ldr	r3, [sp, #24]
 8013ad8:	b3ab      	cbz	r3, 8013b46 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013ada:	9b07      	ldr	r3, [sp, #28]
 8013adc:	b39b      	cbz	r3, 8013b46 <rcl_action_server_wait_set_get_entities_ready+0xc2>
 8013ade:	6823      	ldr	r3, [r4, #0]
 8013ae0:	692a      	ldr	r2, [r5, #16]
 8013ae2:	6a2c      	ldr	r4, [r5, #32]
 8013ae4:	f8d3 11e0 	ldr.w	r1, [r3, #480]	@ 0x1e0
 8013ae8:	f8d3 51e8 	ldr.w	r5, [r3, #488]	@ 0x1e8
 8013aec:	f854 0021 	ldr.w	r0, [r4, r1, lsl #2]
 8013af0:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8013af4:	f8d3 11e4 	ldr.w	r1, [r3, #484]	@ 0x1e4
 8013af8:	f8d3 51dc 	ldr.w	r5, [r3, #476]	@ 0x1dc
 8013afc:	f854 1021 	ldr.w	r1, [r4, r1, lsl #2]
 8013b00:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
 8013b04:	1ae4      	subs	r4, r4, r3
 8013b06:	fab4 f484 	clz	r4, r4
 8013b0a:	0964      	lsrs	r4, r4, #5
 8013b0c:	7034      	strb	r4, [r6, #0]
 8013b0e:	1d1c      	adds	r4, r3, #4
 8013b10:	1b00      	subs	r0, r0, r4
 8013b12:	fab0 f080 	clz	r0, r0
 8013b16:	0940      	lsrs	r0, r0, #5
 8013b18:	7038      	strb	r0, [r7, #0]
 8013b1a:	f103 0008 	add.w	r0, r3, #8
 8013b1e:	1a09      	subs	r1, r1, r0
 8013b20:	3314      	adds	r3, #20
 8013b22:	1ad3      	subs	r3, r2, r3
 8013b24:	fab1 f181 	clz	r1, r1
 8013b28:	9a06      	ldr	r2, [sp, #24]
 8013b2a:	0949      	lsrs	r1, r1, #5
 8013b2c:	7011      	strb	r1, [r2, #0]
 8013b2e:	fab3 f383 	clz	r3, r3
 8013b32:	9a07      	ldr	r2, [sp, #28]
 8013b34:	095b      	lsrs	r3, r3, #5
 8013b36:	2000      	movs	r0, #0
 8013b38:	7013      	strb	r3, [r2, #0]
 8013b3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b3c:	f7f8 fc2c 	bl	800c398 <rcutils_reset_error>
 8013b40:	f241 0068 	movw	r0, #4200	@ 0x1068
 8013b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b46:	200b      	movs	r0, #11
 8013b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013b4a:	f44f 7061 	mov.w	r0, #900	@ 0x384
 8013b4e:	4770      	bx	lr

08013b50 <_execute_event_handler>:
 8013b50:	2002      	movs	r0, #2
 8013b52:	4770      	bx	lr

08013b54 <_cancel_goal_event_handler>:
 8013b54:	2003      	movs	r0, #3
 8013b56:	4770      	bx	lr

08013b58 <_succeed_event_handler>:
 8013b58:	2004      	movs	r0, #4
 8013b5a:	4770      	bx	lr

08013b5c <_abort_event_handler>:
 8013b5c:	2006      	movs	r0, #6
 8013b5e:	4770      	bx	lr

08013b60 <_canceled_event_handler>:
 8013b60:	2005      	movs	r0, #5
 8013b62:	4770      	bx	lr

08013b64 <rcl_action_transition_goal_state>:
 8013b64:	fa5f fc80 	uxtb.w	ip, r0
 8013b68:	f1bc 0f06 	cmp.w	ip, #6
 8013b6c:	d80c      	bhi.n	8013b88 <rcl_action_transition_goal_state+0x24>
 8013b6e:	2904      	cmp	r1, #4
 8013b70:	d80a      	bhi.n	8013b88 <rcl_action_transition_goal_state+0x24>
 8013b72:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8013b76:	b410      	push	{r4}
 8013b78:	440b      	add	r3, r1
 8013b7a:	4c06      	ldr	r4, [pc, #24]	@ (8013b94 <rcl_action_transition_goal_state+0x30>)
 8013b7c:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 8013b80:	b123      	cbz	r3, 8013b8c <rcl_action_transition_goal_state+0x28>
 8013b82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b86:	4718      	bx	r3
 8013b88:	2000      	movs	r0, #0
 8013b8a:	4770      	bx	lr
 8013b8c:	2000      	movs	r0, #0
 8013b8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013b92:	4770      	bx	lr
 8013b94:	0801d208 	.word	0x0801d208

08013b98 <rcl_action_get_zero_initialized_cancel_response>:
 8013b98:	b510      	push	{r4, lr}
 8013b9a:	4c07      	ldr	r4, [pc, #28]	@ (8013bb8 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 8013b9c:	4686      	mov	lr, r0
 8013b9e:	4684      	mov	ip, r0
 8013ba0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013ba2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013ba6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013ba8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013bac:	6823      	ldr	r3, [r4, #0]
 8013bae:	f8cc 3000 	str.w	r3, [ip]
 8013bb2:	4670      	mov	r0, lr
 8013bb4:	bd10      	pop	{r4, pc}
 8013bb6:	bf00      	nop
 8013bb8:	0801d294 	.word	0x0801d294

08013bbc <rclc_action_send_result_request>:
 8013bbc:	b1d0      	cbz	r0, 8013bf4 <rclc_action_send_result_request+0x38>
 8013bbe:	b500      	push	{lr}
 8013bc0:	4684      	mov	ip, r0
 8013bc2:	b087      	sub	sp, #28
 8013bc4:	f8d0 0009 	ldr.w	r0, [r0, #9]
 8013bc8:	f8dc 100d 	ldr.w	r1, [ip, #13]
 8013bcc:	f8dc 2011 	ldr.w	r2, [ip, #17]
 8013bd0:	f8dc 3015 	ldr.w	r3, [ip, #21]
 8013bd4:	f10d 0e08 	add.w	lr, sp, #8
 8013bd8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013bdc:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8013be0:	f10c 0240 	add.w	r2, ip, #64	@ 0x40
 8013be4:	a902      	add	r1, sp, #8
 8013be6:	3010      	adds	r0, #16
 8013be8:	f7ff fbfa 	bl	80133e0 <rcl_action_send_result_request>
 8013bec:	b920      	cbnz	r0, 8013bf8 <rclc_action_send_result_request+0x3c>
 8013bee:	b007      	add	sp, #28
 8013bf0:	f85d fb04 	ldr.w	pc, [sp], #4
 8013bf4:	200b      	movs	r0, #11
 8013bf6:	4770      	bx	lr
 8013bf8:	9001      	str	r0, [sp, #4]
 8013bfa:	f7f8 fbcd 	bl	800c398 <rcutils_reset_error>
 8013bfe:	9801      	ldr	r0, [sp, #4]
 8013c00:	b007      	add	sp, #28
 8013c02:	f85d fb04 	ldr.w	pc, [sp], #4
 8013c06:	bf00      	nop

08013c08 <rclc_action_take_goal_handle>:
 8013c08:	4603      	mov	r3, r0
 8013c0a:	b158      	cbz	r0, 8013c24 <rclc_action_take_goal_handle+0x1c>
 8013c0c:	6880      	ldr	r0, [r0, #8]
 8013c0e:	b148      	cbz	r0, 8013c24 <rclc_action_take_goal_handle+0x1c>
 8013c10:	6801      	ldr	r1, [r0, #0]
 8013c12:	6099      	str	r1, [r3, #8]
 8013c14:	2200      	movs	r2, #0
 8013c16:	7202      	strb	r2, [r0, #8]
 8013c18:	68d9      	ldr	r1, [r3, #12]
 8013c1a:	6001      	str	r1, [r0, #0]
 8013c1c:	6202      	str	r2, [r0, #32]
 8013c1e:	8482      	strh	r2, [r0, #36]	@ 0x24
 8013c20:	60d8      	str	r0, [r3, #12]
 8013c22:	4770      	bx	lr
 8013c24:	4770      	bx	lr
 8013c26:	bf00      	nop

08013c28 <rclc_action_remove_used_goal_handle>:
 8013c28:	b180      	cbz	r0, 8013c4c <rclc_action_remove_used_goal_handle+0x24>
 8013c2a:	b179      	cbz	r1, 8013c4c <rclc_action_remove_used_goal_handle+0x24>
 8013c2c:	68c3      	ldr	r3, [r0, #12]
 8013c2e:	4299      	cmp	r1, r3
 8013c30:	d00d      	beq.n	8013c4e <rclc_action_remove_used_goal_handle+0x26>
 8013c32:	b12b      	cbz	r3, 8013c40 <rclc_action_remove_used_goal_handle+0x18>
 8013c34:	681a      	ldr	r2, [r3, #0]
 8013c36:	4291      	cmp	r1, r2
 8013c38:	d003      	beq.n	8013c42 <rclc_action_remove_used_goal_handle+0x1a>
 8013c3a:	4613      	mov	r3, r2
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	d1f9      	bne.n	8013c34 <rclc_action_remove_used_goal_handle+0xc>
 8013c40:	4770      	bx	lr
 8013c42:	680a      	ldr	r2, [r1, #0]
 8013c44:	601a      	str	r2, [r3, #0]
 8013c46:	6883      	ldr	r3, [r0, #8]
 8013c48:	600b      	str	r3, [r1, #0]
 8013c4a:	6081      	str	r1, [r0, #8]
 8013c4c:	4770      	bx	lr
 8013c4e:	680b      	ldr	r3, [r1, #0]
 8013c50:	60c3      	str	r3, [r0, #12]
 8013c52:	e7f8      	b.n	8013c46 <rclc_action_remove_used_goal_handle+0x1e>

08013c54 <rclc_action_find_goal_handle_by_uuid>:
 8013c54:	b538      	push	{r3, r4, r5, lr}
 8013c56:	b180      	cbz	r0, 8013c7a <rclc_action_find_goal_handle_by_uuid+0x26>
 8013c58:	460d      	mov	r5, r1
 8013c5a:	b181      	cbz	r1, 8013c7e <rclc_action_find_goal_handle_by_uuid+0x2a>
 8013c5c:	68c4      	ldr	r4, [r0, #12]
 8013c5e:	b914      	cbnz	r4, 8013c66 <rclc_action_find_goal_handle_by_uuid+0x12>
 8013c60:	e009      	b.n	8013c76 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013c62:	6824      	ldr	r4, [r4, #0]
 8013c64:	b13c      	cbz	r4, 8013c76 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013c66:	2210      	movs	r2, #16
 8013c68:	4629      	mov	r1, r5
 8013c6a:	f104 0009 	add.w	r0, r4, #9
 8013c6e:	f005 fec1 	bl	80199f4 <memcmp>
 8013c72:	2800      	cmp	r0, #0
 8013c74:	d1f5      	bne.n	8013c62 <rclc_action_find_goal_handle_by_uuid+0xe>
 8013c76:	4620      	mov	r0, r4
 8013c78:	bd38      	pop	{r3, r4, r5, pc}
 8013c7a:	4604      	mov	r4, r0
 8013c7c:	e7fb      	b.n	8013c76 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013c7e:	460c      	mov	r4, r1
 8013c80:	e7f9      	b.n	8013c76 <rclc_action_find_goal_handle_by_uuid+0x22>
 8013c82:	bf00      	nop

08013c84 <rclc_action_find_first_handle_by_status>:
 8013c84:	b140      	cbz	r0, 8013c98 <rclc_action_find_first_handle_by_status+0x14>
 8013c86:	68c0      	ldr	r0, [r0, #12]
 8013c88:	b910      	cbnz	r0, 8013c90 <rclc_action_find_first_handle_by_status+0xc>
 8013c8a:	e005      	b.n	8013c98 <rclc_action_find_first_handle_by_status+0x14>
 8013c8c:	6800      	ldr	r0, [r0, #0]
 8013c8e:	b118      	cbz	r0, 8013c98 <rclc_action_find_first_handle_by_status+0x14>
 8013c90:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8013c94:	428b      	cmp	r3, r1
 8013c96:	d1f9      	bne.n	8013c8c <rclc_action_find_first_handle_by_status+0x8>
 8013c98:	4770      	bx	lr
 8013c9a:	bf00      	nop

08013c9c <rclc_action_find_first_terminated_handle>:
 8013c9c:	b140      	cbz	r0, 8013cb0 <rclc_action_find_first_terminated_handle+0x14>
 8013c9e:	68c0      	ldr	r0, [r0, #12]
 8013ca0:	b910      	cbnz	r0, 8013ca8 <rclc_action_find_first_terminated_handle+0xc>
 8013ca2:	e005      	b.n	8013cb0 <rclc_action_find_first_terminated_handle+0x14>
 8013ca4:	6800      	ldr	r0, [r0, #0]
 8013ca6:	b118      	cbz	r0, 8013cb0 <rclc_action_find_first_terminated_handle+0x14>
 8013ca8:	f990 3008 	ldrsb.w	r3, [r0, #8]
 8013cac:	2b03      	cmp	r3, #3
 8013cae:	ddf9      	ble.n	8013ca4 <rclc_action_find_first_terminated_handle+0x8>
 8013cb0:	4770      	bx	lr
 8013cb2:	bf00      	nop

08013cb4 <rclc_action_find_handle_by_goal_request_sequence_number>:
 8013cb4:	b170      	cbz	r0, 8013cd4 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8013cb6:	68c0      	ldr	r0, [r0, #12]
 8013cb8:	b160      	cbz	r0, 8013cd4 <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 8013cba:	b410      	push	{r4}
 8013cbc:	e001      	b.n	8013cc2 <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 8013cbe:	6800      	ldr	r0, [r0, #0]
 8013cc0:	b128      	cbz	r0, 8013cce <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 8013cc2:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	@ 0x28
 8013cc6:	4299      	cmp	r1, r3
 8013cc8:	bf08      	it	eq
 8013cca:	4294      	cmpeq	r4, r2
 8013ccc:	d1f7      	bne.n	8013cbe <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 8013cce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013cd2:	4770      	bx	lr
 8013cd4:	4770      	bx	lr
 8013cd6:	bf00      	nop

08013cd8 <rclc_action_find_handle_by_result_request_sequence_number>:
 8013cd8:	b170      	cbz	r0, 8013cf8 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8013cda:	68c0      	ldr	r0, [r0, #12]
 8013cdc:	b160      	cbz	r0, 8013cf8 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 8013cde:	b410      	push	{r4}
 8013ce0:	e001      	b.n	8013ce6 <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 8013ce2:	6800      	ldr	r0, [r0, #0]
 8013ce4:	b128      	cbz	r0, 8013cf2 <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 8013ce6:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	@ 0x40
 8013cea:	4299      	cmp	r1, r3
 8013cec:	bf08      	it	eq
 8013cee:	4294      	cmpeq	r4, r2
 8013cf0:	d1f7      	bne.n	8013ce2 <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 8013cf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013cf6:	4770      	bx	lr
 8013cf8:	4770      	bx	lr
 8013cfa:	bf00      	nop

08013cfc <rclc_action_find_handle_by_cancel_request_sequence_number>:
 8013cfc:	b170      	cbz	r0, 8013d1c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8013cfe:	68c0      	ldr	r0, [r0, #12]
 8013d00:	b160      	cbz	r0, 8013d1c <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 8013d02:	b410      	push	{r4}
 8013d04:	e001      	b.n	8013d0a <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 8013d06:	6800      	ldr	r0, [r0, #0]
 8013d08:	b128      	cbz	r0, 8013d16 <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 8013d0a:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	@ 0x58
 8013d0e:	4299      	cmp	r1, r3
 8013d10:	bf08      	it	eq
 8013d12:	4294      	cmpeq	r4, r2
 8013d14:	d1f7      	bne.n	8013d06 <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 8013d16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013d1a:	4770      	bx	lr
 8013d1c:	4770      	bx	lr
 8013d1e:	bf00      	nop

08013d20 <rclc_action_find_first_handle_with_goal_response>:
 8013d20:	b140      	cbz	r0, 8013d34 <rclc_action_find_first_handle_with_goal_response+0x14>
 8013d22:	68c0      	ldr	r0, [r0, #12]
 8013d24:	b910      	cbnz	r0, 8013d2c <rclc_action_find_first_handle_with_goal_response+0xc>
 8013d26:	e005      	b.n	8013d34 <rclc_action_find_first_handle_with_goal_response+0x14>
 8013d28:	6800      	ldr	r0, [r0, #0]
 8013d2a:	b118      	cbz	r0, 8013d34 <rclc_action_find_first_handle_with_goal_response+0x14>
 8013d2c:	f890 3020 	ldrb.w	r3, [r0, #32]
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d0f9      	beq.n	8013d28 <rclc_action_find_first_handle_with_goal_response+0x8>
 8013d34:	4770      	bx	lr
 8013d36:	bf00      	nop

08013d38 <rclc_action_find_first_handle_with_result_response>:
 8013d38:	b140      	cbz	r0, 8013d4c <rclc_action_find_first_handle_with_result_response+0x14>
 8013d3a:	68c0      	ldr	r0, [r0, #12]
 8013d3c:	b910      	cbnz	r0, 8013d44 <rclc_action_find_first_handle_with_result_response+0xc>
 8013d3e:	e005      	b.n	8013d4c <rclc_action_find_first_handle_with_result_response+0x14>
 8013d40:	6800      	ldr	r0, [r0, #0]
 8013d42:	b118      	cbz	r0, 8013d4c <rclc_action_find_first_handle_with_result_response+0x14>
 8013d44:	f890 3023 	ldrb.w	r3, [r0, #35]	@ 0x23
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	d0f9      	beq.n	8013d40 <rclc_action_find_first_handle_with_result_response+0x8>
 8013d4c:	4770      	bx	lr
 8013d4e:	bf00      	nop

08013d50 <rclc_action_server_response_goal_request>:
 8013d50:	b198      	cbz	r0, 8013d7a <rclc_action_server_response_goal_request+0x2a>
 8013d52:	b510      	push	{r4, lr}
 8013d54:	6844      	ldr	r4, [r0, #4]
 8013d56:	b086      	sub	sp, #24
 8013d58:	2200      	movs	r2, #0
 8013d5a:	e9cd 2203 	strd	r2, r2, [sp, #12]
 8013d5e:	460b      	mov	r3, r1
 8013d60:	9205      	str	r2, [sp, #20]
 8013d62:	f100 0128 	add.w	r1, r0, #40	@ 0x28
 8013d66:	aa03      	add	r2, sp, #12
 8013d68:	f104 0010 	add.w	r0, r4, #16
 8013d6c:	f88d 300c 	strb.w	r3, [sp, #12]
 8013d70:	f7ff fd52 	bl	8013818 <rcl_action_send_goal_response>
 8013d74:	b918      	cbnz	r0, 8013d7e <rclc_action_server_response_goal_request+0x2e>
 8013d76:	b006      	add	sp, #24
 8013d78:	bd10      	pop	{r4, pc}
 8013d7a:	200b      	movs	r0, #11
 8013d7c:	4770      	bx	lr
 8013d7e:	9001      	str	r0, [sp, #4]
 8013d80:	f7f8 fb0a 	bl	800c398 <rcutils_reset_error>
 8013d84:	9801      	ldr	r0, [sp, #4]
 8013d86:	b006      	add	sp, #24
 8013d88:	bd10      	pop	{r4, pc}
 8013d8a:	bf00      	nop
 8013d8c:	0000      	movs	r0, r0
	...

08013d90 <rclc_action_server_goal_cancel_accept>:
 8013d90:	b310      	cbz	r0, 8013dd8 <rclc_action_server_goal_cancel_accept+0x48>
 8013d92:	b510      	push	{r4, lr}
 8013d94:	b090      	sub	sp, #64	@ 0x40
 8013d96:	4604      	mov	r4, r0
 8013d98:	a806      	add	r0, sp, #24
 8013d9a:	f7ff fefd 	bl	8013b98 <rcl_action_get_zero_initialized_cancel_response>
 8013d9e:	2300      	movs	r3, #0
 8013da0:	f8d4 0009 	ldr.w	r0, [r4, #9]
 8013da4:	f8d4 100d 	ldr.w	r1, [r4, #13]
 8013da8:	f8d4 2011 	ldr.w	r2, [r4, #17]
 8013dac:	f88d 3018 	strb.w	r3, [sp, #24]
 8013db0:	f8d4 3015 	ldr.w	r3, [r4, #21]
 8013db4:	f8cd d01c 	str.w	sp, [sp, #28]
 8013db8:	46ec      	mov	ip, sp
 8013dba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013dbe:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 8013de0 <rclc_action_server_goal_cancel_accept+0x50>
 8013dc2:	6860      	ldr	r0, [r4, #4]
 8013dc4:	aa06      	add	r2, sp, #24
 8013dc6:	f104 0158 	add.w	r1, r4, #88	@ 0x58
 8013dca:	3010      	adds	r0, #16
 8013dcc:	ed8d 7b08 	vstr	d7, [sp, #32]
 8013dd0:	f7ff fdd2 	bl	8013978 <rcl_action_send_cancel_response>
 8013dd4:	b010      	add	sp, #64	@ 0x40
 8013dd6:	bd10      	pop	{r4, pc}
 8013dd8:	200b      	movs	r0, #11
 8013dda:	4770      	bx	lr
 8013ddc:	f3af 8000 	nop.w
 8013de0:	00000001 	.word	0x00000001
 8013de4:	00000001 	.word	0x00000001

08013de8 <rclc_action_server_goal_cancel_reject>:
 8013de8:	b082      	sub	sp, #8
 8013dea:	b530      	push	{r4, r5, lr}
 8013dec:	b08b      	sub	sp, #44	@ 0x2c
 8013dee:	ac0e      	add	r4, sp, #56	@ 0x38
 8013df0:	e884 000c 	stmia.w	r4, {r2, r3}
 8013df4:	b188      	cbz	r0, 8013e1a <rclc_action_server_goal_cancel_reject+0x32>
 8013df6:	4604      	mov	r4, r0
 8013df8:	a801      	add	r0, sp, #4
 8013dfa:	460d      	mov	r5, r1
 8013dfc:	f7ff fecc 	bl	8013b98 <rcl_action_get_zero_initialized_cancel_response>
 8013e00:	aa01      	add	r2, sp, #4
 8013e02:	a90e      	add	r1, sp, #56	@ 0x38
 8013e04:	f104 0010 	add.w	r0, r4, #16
 8013e08:	f88d 5004 	strb.w	r5, [sp, #4]
 8013e0c:	f7ff fdb4 	bl	8013978 <rcl_action_send_cancel_response>
 8013e10:	b00b      	add	sp, #44	@ 0x2c
 8013e12:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013e16:	b002      	add	sp, #8
 8013e18:	4770      	bx	lr
 8013e1a:	200b      	movs	r0, #11
 8013e1c:	b00b      	add	sp, #44	@ 0x2c
 8013e1e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013e22:	b002      	add	sp, #8
 8013e24:	4770      	bx	lr
 8013e26:	bf00      	nop

08013e28 <__atomic_load_8>:
 8013e28:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8013e2c:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8013e30:	4a15      	ldr	r2, [pc, #84]	@ (8013e88 <__atomic_load_8+0x60>)
 8013e32:	4b16      	ldr	r3, [pc, #88]	@ (8013e8c <__atomic_load_8+0x64>)
 8013e34:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8013e38:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8013e3c:	fb02 f101 	mul.w	r1, r2, r1
 8013e40:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8013e44:	fba3 2301 	umull	r2, r3, r3, r1
 8013e48:	091b      	lsrs	r3, r3, #4
 8013e4a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8013e4e:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 8013e52:	b4f0      	push	{r4, r5, r6, r7}
 8013e54:	4d0e      	ldr	r5, [pc, #56]	@ (8013e90 <__atomic_load_8+0x68>)
 8013e56:	1ac9      	subs	r1, r1, r3
 8013e58:	194a      	adds	r2, r1, r5
 8013e5a:	f04f 0c01 	mov.w	ip, #1
 8013e5e:	e8d2 3f4f 	ldrexb	r3, [r2]
 8013e62:	e8c2 cf44 	strexb	r4, ip, [r2]
 8013e66:	2c00      	cmp	r4, #0
 8013e68:	d1f9      	bne.n	8013e5e <__atomic_load_8+0x36>
 8013e6a:	f3bf 8f5b 	dmb	ish
 8013e6e:	b2dc      	uxtb	r4, r3
 8013e70:	2c00      	cmp	r4, #0
 8013e72:	d1f4      	bne.n	8013e5e <__atomic_load_8+0x36>
 8013e74:	e9d0 6700 	ldrd	r6, r7, [r0]
 8013e78:	f3bf 8f5b 	dmb	ish
 8013e7c:	546b      	strb	r3, [r5, r1]
 8013e7e:	4630      	mov	r0, r6
 8013e80:	4639      	mov	r1, r7
 8013e82:	bcf0      	pop	{r4, r5, r6, r7}
 8013e84:	4770      	bx	lr
 8013e86:	bf00      	nop
 8013e88:	27d4eb2d 	.word	0x27d4eb2d
 8013e8c:	b21642c9 	.word	0xb21642c9
 8013e90:	20010df4 	.word	0x20010df4

08013e94 <__atomic_store_8>:
 8013e94:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 8013e98:	f081 013d 	eor.w	r1, r1, #61	@ 0x3d
 8013e9c:	b570      	push	{r4, r5, r6, lr}
 8013e9e:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 8013ea2:	4c14      	ldr	r4, [pc, #80]	@ (8013ef4 <__atomic_store_8+0x60>)
 8013ea4:	4e14      	ldr	r6, [pc, #80]	@ (8013ef8 <__atomic_store_8+0x64>)
 8013ea6:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 8013eaa:	fb04 f101 	mul.w	r1, r4, r1
 8013eae:	4c13      	ldr	r4, [pc, #76]	@ (8013efc <__atomic_store_8+0x68>)
 8013eb0:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8013eb4:	fba4 5401 	umull	r5, r4, r4, r1
 8013eb8:	0924      	lsrs	r4, r4, #4
 8013eba:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8013ebe:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 8013ec2:	eba1 0e04 	sub.w	lr, r1, r4
 8013ec6:	f04f 0501 	mov.w	r5, #1
 8013eca:	eb0e 0c06 	add.w	ip, lr, r6
 8013ece:	e8dc 1f4f 	ldrexb	r1, [ip]
 8013ed2:	e8cc 5f44 	strexb	r4, r5, [ip]
 8013ed6:	2c00      	cmp	r4, #0
 8013ed8:	d1f9      	bne.n	8013ece <__atomic_store_8+0x3a>
 8013eda:	f3bf 8f5b 	dmb	ish
 8013ede:	b2cc      	uxtb	r4, r1
 8013ee0:	2c00      	cmp	r4, #0
 8013ee2:	d1f4      	bne.n	8013ece <__atomic_store_8+0x3a>
 8013ee4:	e9c0 2300 	strd	r2, r3, [r0]
 8013ee8:	f3bf 8f5b 	dmb	ish
 8013eec:	f806 100e 	strb.w	r1, [r6, lr]
 8013ef0:	bd70      	pop	{r4, r5, r6, pc}
 8013ef2:	bf00      	nop
 8013ef4:	27d4eb2d 	.word	0x27d4eb2d
 8013ef8:	20010df4 	.word	0x20010df4
 8013efc:	b21642c9 	.word	0xb21642c9

08013f00 <__atomic_exchange_8>:
 8013f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013f02:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 8013f06:	f08e 0e3d 	eor.w	lr, lr, #61	@ 0x3d
 8013f0a:	4917      	ldr	r1, [pc, #92]	@ (8013f68 <__atomic_exchange_8+0x68>)
 8013f0c:	4f17      	ldr	r7, [pc, #92]	@ (8013f6c <__atomic_exchange_8+0x6c>)
 8013f0e:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 8013f12:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 8013f16:	fb01 fe0e 	mul.w	lr, r1, lr
 8013f1a:	4915      	ldr	r1, [pc, #84]	@ (8013f70 <__atomic_exchange_8+0x70>)
 8013f1c:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 8013f20:	4606      	mov	r6, r0
 8013f22:	fba1 010e 	umull	r0, r1, r1, lr
 8013f26:	0909      	lsrs	r1, r1, #4
 8013f28:	eb01 0041 	add.w	r0, r1, r1, lsl #1
 8013f2c:	ebc1 01c0 	rsb	r1, r1, r0, lsl #3
 8013f30:	ebae 0e01 	sub.w	lr, lr, r1
 8013f34:	f04f 0501 	mov.w	r5, #1
 8013f38:	eb0e 0107 	add.w	r1, lr, r7
 8013f3c:	e8d1 cf4f 	ldrexb	ip, [r1]
 8013f40:	e8c1 5f40 	strexb	r0, r5, [r1]
 8013f44:	2800      	cmp	r0, #0
 8013f46:	d1f9      	bne.n	8013f3c <__atomic_exchange_8+0x3c>
 8013f48:	f3bf 8f5b 	dmb	ish
 8013f4c:	fa5f f48c 	uxtb.w	r4, ip
 8013f50:	2c00      	cmp	r4, #0
 8013f52:	d1f3      	bne.n	8013f3c <__atomic_exchange_8+0x3c>
 8013f54:	e9d6 0100 	ldrd	r0, r1, [r6]
 8013f58:	e9c6 2300 	strd	r2, r3, [r6]
 8013f5c:	f3bf 8f5b 	dmb	ish
 8013f60:	f807 c00e 	strb.w	ip, [r7, lr]
 8013f64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f66:	bf00      	nop
 8013f68:	27d4eb2d 	.word	0x27d4eb2d
 8013f6c:	20010df4 	.word	0x20010df4
 8013f70:	b21642c9 	.word	0xb21642c9

08013f74 <rcutils_get_env>:
 8013f74:	b150      	cbz	r0, 8013f8c <rcutils_get_env+0x18>
 8013f76:	b510      	push	{r4, lr}
 8013f78:	460c      	mov	r4, r1
 8013f7a:	b909      	cbnz	r1, 8013f80 <rcutils_get_env+0xc>
 8013f7c:	4806      	ldr	r0, [pc, #24]	@ (8013f98 <rcutils_get_env+0x24>)
 8013f7e:	bd10      	pop	{r4, pc}
 8013f80:	f005 f842 	bl	8019008 <getenv>
 8013f84:	b120      	cbz	r0, 8013f90 <rcutils_get_env+0x1c>
 8013f86:	6020      	str	r0, [r4, #0]
 8013f88:	2000      	movs	r0, #0
 8013f8a:	bd10      	pop	{r4, pc}
 8013f8c:	4803      	ldr	r0, [pc, #12]	@ (8013f9c <rcutils_get_env+0x28>)
 8013f8e:	4770      	bx	lr
 8013f90:	4b03      	ldr	r3, [pc, #12]	@ (8013fa0 <rcutils_get_env+0x2c>)
 8013f92:	6023      	str	r3, [r4, #0]
 8013f94:	e7f8      	b.n	8013f88 <rcutils_get_env+0x14>
 8013f96:	bf00      	nop
 8013f98:	0801c788 	.word	0x0801c788
 8013f9c:	0801c76c 	.word	0x0801c76c
 8013fa0:	0801caec 	.word	0x0801caec

08013fa4 <rcutils_format_string_limit>:
 8013fa4:	b40f      	push	{r0, r1, r2, r3}
 8013fa6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013fa8:	b083      	sub	sp, #12
 8013faa:	ac08      	add	r4, sp, #32
 8013fac:	9e0e      	ldr	r6, [sp, #56]	@ 0x38
 8013fae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8013fb2:	b376      	cbz	r6, 8014012 <rcutils_format_string_limit+0x6e>
 8013fb4:	4620      	mov	r0, r4
 8013fb6:	f7f8 f9c3 	bl	800c340 <rcutils_allocator_is_valid>
 8013fba:	b350      	cbz	r0, 8014012 <rcutils_format_string_limit+0x6e>
 8013fbc:	2100      	movs	r1, #0
 8013fbe:	ab0f      	add	r3, sp, #60	@ 0x3c
 8013fc0:	4632      	mov	r2, r6
 8013fc2:	4608      	mov	r0, r1
 8013fc4:	e9cd 3300 	strd	r3, r3, [sp]
 8013fc8:	f000 f8f8 	bl	80141bc <rcutils_vsnprintf>
 8013fcc:	1c43      	adds	r3, r0, #1
 8013fce:	4605      	mov	r5, r0
 8013fd0:	d01f      	beq.n	8014012 <rcutils_format_string_limit+0x6e>
 8013fd2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013fd4:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013fd6:	1c47      	adds	r7, r0, #1
 8013fd8:	429f      	cmp	r7, r3
 8013fda:	bf84      	itt	hi
 8013fdc:	461f      	movhi	r7, r3
 8013fde:	f103 35ff 	addhi.w	r5, r3, #4294967295	@ 0xffffffff
 8013fe2:	4638      	mov	r0, r7
 8013fe4:	9b08      	ldr	r3, [sp, #32]
 8013fe6:	4798      	blx	r3
 8013fe8:	4604      	mov	r4, r0
 8013fea:	b190      	cbz	r0, 8014012 <rcutils_format_string_limit+0x6e>
 8013fec:	9b01      	ldr	r3, [sp, #4]
 8013fee:	4632      	mov	r2, r6
 8013ff0:	4639      	mov	r1, r7
 8013ff2:	f000 f8e3 	bl	80141bc <rcutils_vsnprintf>
 8013ff6:	2800      	cmp	r0, #0
 8013ff8:	db07      	blt.n	801400a <rcutils_format_string_limit+0x66>
 8013ffa:	2300      	movs	r3, #0
 8013ffc:	5563      	strb	r3, [r4, r5]
 8013ffe:	4620      	mov	r0, r4
 8014000:	b003      	add	sp, #12
 8014002:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014006:	b004      	add	sp, #16
 8014008:	4770      	bx	lr
 801400a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801400c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801400e:	4620      	mov	r0, r4
 8014010:	4798      	blx	r3
 8014012:	2400      	movs	r4, #0
 8014014:	e7f3      	b.n	8013ffe <rcutils_format_string_limit+0x5a>
 8014016:	bf00      	nop

08014018 <rcutils_repl_str>:
 8014018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801401c:	4699      	mov	r9, r3
 801401e:	b089      	sub	sp, #36	@ 0x24
 8014020:	4603      	mov	r3, r0
 8014022:	4648      	mov	r0, r9
 8014024:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8014028:	4698      	mov	r8, r3
 801402a:	9300      	str	r3, [sp, #0]
 801402c:	460c      	mov	r4, r1
 801402e:	f7f8 f987 	bl	800c340 <rcutils_allocator_is_valid>
 8014032:	2800      	cmp	r0, #0
 8014034:	f000 80a3 	beq.w	801417e <rcutils_repl_str+0x166>
 8014038:	4620      	mov	r0, r4
 801403a:	f7ec f931 	bl	80002a0 <strlen>
 801403e:	f04f 0a00 	mov.w	sl, #0
 8014042:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8014046:	9001      	str	r0, [sp, #4]
 8014048:	4657      	mov	r7, sl
 801404a:	4655      	mov	r5, sl
 801404c:	2610      	movs	r6, #16
 801404e:	e01e      	b.n	801408e <rcutils_repl_str+0x76>
 8014050:	3501      	adds	r5, #1
 8014052:	45aa      	cmp	sl, r5
 8014054:	d212      	bcs.n	801407c <rcutils_repl_str+0x64>
 8014056:	44b2      	add	sl, r6
 8014058:	f8d9 3008 	ldr.w	r3, [r9, #8]
 801405c:	ea4f 018a 	mov.w	r1, sl, lsl #2
 8014060:	4798      	blx	r3
 8014062:	2800      	cmp	r0, #0
 8014064:	f000 8088 	beq.w	8014178 <rcutils_repl_str+0x160>
 8014068:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 801406c:	f5b6 1f80 	cmp.w	r6, #1048576	@ 0x100000
 8014070:	f8d9 b010 	ldr.w	fp, [r9, #16]
 8014074:	4607      	mov	r7, r0
 8014076:	bf28      	it	cs
 8014078:	f44f 1680 	movcs.w	r6, #1048576	@ 0x100000
 801407c:	9a00      	ldr	r2, [sp, #0]
 801407e:	eb07 0385 	add.w	r3, r7, r5, lsl #2
 8014082:	1aa2      	subs	r2, r4, r2
 8014084:	f843 2c04 	str.w	r2, [r3, #-4]
 8014088:	9b01      	ldr	r3, [sp, #4]
 801408a:	eb04 0803 	add.w	r8, r4, r3
 801408e:	9902      	ldr	r1, [sp, #8]
 8014090:	4640      	mov	r0, r8
 8014092:	f005 fd13 	bl	8019abc <strstr>
 8014096:	4604      	mov	r4, r0
 8014098:	465a      	mov	r2, fp
 801409a:	4638      	mov	r0, r7
 801409c:	2c00      	cmp	r4, #0
 801409e:	d1d7      	bne.n	8014050 <rcutils_repl_str+0x38>
 80140a0:	4640      	mov	r0, r8
 80140a2:	f7ec f8fd 	bl	80002a0 <strlen>
 80140a6:	9b00      	ldr	r3, [sp, #0]
 80140a8:	eba8 0803 	sub.w	r8, r8, r3
 80140ac:	eb08 0300 	add.w	r3, r8, r0
 80140b0:	9304      	str	r3, [sp, #16]
 80140b2:	f8d9 8000 	ldr.w	r8, [r9]
 80140b6:	2d00      	cmp	r5, #0
 80140b8:	d03f      	beq.n	801413a <rcutils_repl_str+0x122>
 80140ba:	9803      	ldr	r0, [sp, #12]
 80140bc:	f7ec f8f0 	bl	80002a0 <strlen>
 80140c0:	4606      	mov	r6, r0
 80140c2:	9801      	ldr	r0, [sp, #4]
 80140c4:	9a04      	ldr	r2, [sp, #16]
 80140c6:	1a33      	subs	r3, r6, r0
 80140c8:	fb05 2a03 	mla	sl, r5, r3, r2
 80140cc:	4659      	mov	r1, fp
 80140ce:	f10a 0001 	add.w	r0, sl, #1
 80140d2:	47c0      	blx	r8
 80140d4:	4683      	mov	fp, r0
 80140d6:	2800      	cmp	r0, #0
 80140d8:	d04e      	beq.n	8014178 <rcutils_repl_str+0x160>
 80140da:	683a      	ldr	r2, [r7, #0]
 80140dc:	9900      	ldr	r1, [sp, #0]
 80140de:	f005 fdec 	bl	8019cba <memcpy>
 80140e2:	683b      	ldr	r3, [r7, #0]
 80140e4:	9706      	str	r7, [sp, #24]
 80140e6:	1e6a      	subs	r2, r5, #1
 80140e8:	445b      	add	r3, fp
 80140ea:	46a8      	mov	r8, r5
 80140ec:	9202      	str	r2, [sp, #8]
 80140ee:	4625      	mov	r5, r4
 80140f0:	f8cd 901c 	str.w	r9, [sp, #28]
 80140f4:	461c      	mov	r4, r3
 80140f6:	9903      	ldr	r1, [sp, #12]
 80140f8:	4632      	mov	r2, r6
 80140fa:	4620      	mov	r0, r4
 80140fc:	f005 fddd 	bl	8019cba <memcpy>
 8014100:	9b01      	ldr	r3, [sp, #4]
 8014102:	f857 2b04 	ldr.w	r2, [r7], #4
 8014106:	eb02 0c03 	add.w	ip, r2, r3
 801410a:	9b00      	ldr	r3, [sp, #0]
 801410c:	eb03 010c 	add.w	r1, r3, ip
 8014110:	9b02      	ldr	r3, [sp, #8]
 8014112:	4434      	add	r4, r6
 8014114:	429d      	cmp	r5, r3
 8014116:	4620      	mov	r0, r4
 8014118:	d022      	beq.n	8014160 <rcutils_repl_str+0x148>
 801411a:	683a      	ldr	r2, [r7, #0]
 801411c:	eba2 090c 	sub.w	r9, r2, ip
 8014120:	464a      	mov	r2, r9
 8014122:	3501      	adds	r5, #1
 8014124:	f005 fdc9 	bl	8019cba <memcpy>
 8014128:	45a8      	cmp	r8, r5
 801412a:	444c      	add	r4, r9
 801412c:	d1e3      	bne.n	80140f6 <rcutils_repl_str+0xde>
 801412e:	2300      	movs	r3, #0
 8014130:	e9dd 7906 	ldrd	r7, r9, [sp, #24]
 8014134:	f80b 300a 	strb.w	r3, [fp, sl]
 8014138:	e008      	b.n	801414c <rcutils_repl_str+0x134>
 801413a:	4618      	mov	r0, r3
 801413c:	4659      	mov	r1, fp
 801413e:	3001      	adds	r0, #1
 8014140:	47c0      	blx	r8
 8014142:	4683      	mov	fp, r0
 8014144:	b110      	cbz	r0, 801414c <rcutils_repl_str+0x134>
 8014146:	9900      	ldr	r1, [sp, #0]
 8014148:	f005 fdaf 	bl	8019caa <strcpy>
 801414c:	4638      	mov	r0, r7
 801414e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014152:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8014156:	4798      	blx	r3
 8014158:	4658      	mov	r0, fp
 801415a:	b009      	add	sp, #36	@ 0x24
 801415c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014160:	9b04      	ldr	r3, [sp, #16]
 8014162:	eba3 020c 	sub.w	r2, r3, ip
 8014166:	9205      	str	r2, [sp, #20]
 8014168:	3501      	adds	r5, #1
 801416a:	f005 fda6 	bl	8019cba <memcpy>
 801416e:	9a05      	ldr	r2, [sp, #20]
 8014170:	45a8      	cmp	r8, r5
 8014172:	4414      	add	r4, r2
 8014174:	d1bf      	bne.n	80140f6 <rcutils_repl_str+0xde>
 8014176:	e7da      	b.n	801412e <rcutils_repl_str+0x116>
 8014178:	f04f 0b00 	mov.w	fp, #0
 801417c:	e7e6      	b.n	801414c <rcutils_repl_str+0x134>
 801417e:	4683      	mov	fp, r0
 8014180:	4658      	mov	r0, fp
 8014182:	b009      	add	sp, #36	@ 0x24
 8014184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014188 <rcutils_snprintf>:
 8014188:	b40c      	push	{r2, r3}
 801418a:	b530      	push	{r4, r5, lr}
 801418c:	b083      	sub	sp, #12
 801418e:	ab06      	add	r3, sp, #24
 8014190:	f853 2b04 	ldr.w	r2, [r3], #4
 8014194:	9301      	str	r3, [sp, #4]
 8014196:	b152      	cbz	r2, 80141ae <rcutils_snprintf+0x26>
 8014198:	b138      	cbz	r0, 80141aa <rcutils_snprintf+0x22>
 801419a:	b141      	cbz	r1, 80141ae <rcutils_snprintf+0x26>
 801419c:	f005 fb88 	bl	80198b0 <vsniprintf>
 80141a0:	b003      	add	sp, #12
 80141a2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80141a6:	b002      	add	sp, #8
 80141a8:	4770      	bx	lr
 80141aa:	2900      	cmp	r1, #0
 80141ac:	d0f6      	beq.n	801419c <rcutils_snprintf+0x14>
 80141ae:	f005 fd4f 	bl	8019c50 <__errno>
 80141b2:	2316      	movs	r3, #22
 80141b4:	6003      	str	r3, [r0, #0]
 80141b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80141ba:	e7f1      	b.n	80141a0 <rcutils_snprintf+0x18>

080141bc <rcutils_vsnprintf>:
 80141bc:	b570      	push	{r4, r5, r6, lr}
 80141be:	b13a      	cbz	r2, 80141d0 <rcutils_vsnprintf+0x14>
 80141c0:	b120      	cbz	r0, 80141cc <rcutils_vsnprintf+0x10>
 80141c2:	b129      	cbz	r1, 80141d0 <rcutils_vsnprintf+0x14>
 80141c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80141c8:	f005 bb72 	b.w	80198b0 <vsniprintf>
 80141cc:	2900      	cmp	r1, #0
 80141ce:	d0f9      	beq.n	80141c4 <rcutils_vsnprintf+0x8>
 80141d0:	f005 fd3e 	bl	8019c50 <__errno>
 80141d4:	2316      	movs	r3, #22
 80141d6:	6003      	str	r3, [r0, #0]
 80141d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80141dc:	bd70      	pop	{r4, r5, r6, pc}
 80141de:	bf00      	nop

080141e0 <rcutils_strdup>:
 80141e0:	b084      	sub	sp, #16
 80141e2:	b570      	push	{r4, r5, r6, lr}
 80141e4:	b086      	sub	sp, #24
 80141e6:	f10d 0c2c 	add.w	ip, sp, #44	@ 0x2c
 80141ea:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 80141ee:	4604      	mov	r4, r0
 80141f0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80141f4:	f10d 0e04 	add.w	lr, sp, #4
 80141f8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80141fc:	f8dc 3000 	ldr.w	r3, [ip]
 8014200:	f8ce 3000 	str.w	r3, [lr]
 8014204:	b304      	cbz	r4, 8014248 <rcutils_strdup+0x68>
 8014206:	a801      	add	r0, sp, #4
 8014208:	f7f8 f89a 	bl	800c340 <rcutils_allocator_is_valid>
 801420c:	b1e0      	cbz	r0, 8014248 <rcutils_strdup+0x68>
 801420e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8014212:	2100      	movs	r1, #0
 8014214:	4620      	mov	r0, r4
 8014216:	f7eb fff3 	bl	8000200 <memchr>
 801421a:	b190      	cbz	r0, 8014242 <rcutils_strdup+0x62>
 801421c:	1b06      	subs	r6, r0, r4
 801421e:	1c70      	adds	r0, r6, #1
 8014220:	9b01      	ldr	r3, [sp, #4]
 8014222:	9905      	ldr	r1, [sp, #20]
 8014224:	4798      	blx	r3
 8014226:	4605      	mov	r5, r0
 8014228:	b128      	cbz	r0, 8014236 <rcutils_strdup+0x56>
 801422a:	4632      	mov	r2, r6
 801422c:	4621      	mov	r1, r4
 801422e:	f005 fd44 	bl	8019cba <memcpy>
 8014232:	2300      	movs	r3, #0
 8014234:	55ab      	strb	r3, [r5, r6]
 8014236:	4628      	mov	r0, r5
 8014238:	b006      	add	sp, #24
 801423a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801423e:	b004      	add	sp, #16
 8014240:	4770      	bx	lr
 8014242:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 8014246:	e7eb      	b.n	8014220 <rcutils_strdup+0x40>
 8014248:	2500      	movs	r5, #0
 801424a:	e7f4      	b.n	8014236 <rcutils_strdup+0x56>

0801424c <rcutils_strndup>:
 801424c:	b082      	sub	sp, #8
 801424e:	b570      	push	{r4, r5, r6, lr}
 8014250:	ac04      	add	r4, sp, #16
 8014252:	e884 000c 	stmia.w	r4, {r2, r3}
 8014256:	b1e8      	cbz	r0, 8014294 <rcutils_strndup+0x48>
 8014258:	4605      	mov	r5, r0
 801425a:	a804      	add	r0, sp, #16
 801425c:	460c      	mov	r4, r1
 801425e:	f7f8 f86f 	bl	800c340 <rcutils_allocator_is_valid>
 8014262:	b1b8      	cbz	r0, 8014294 <rcutils_strndup+0x48>
 8014264:	4622      	mov	r2, r4
 8014266:	2100      	movs	r1, #0
 8014268:	4628      	mov	r0, r5
 801426a:	f7eb ffc9 	bl	8000200 <memchr>
 801426e:	b100      	cbz	r0, 8014272 <rcutils_strndup+0x26>
 8014270:	1b44      	subs	r4, r0, r5
 8014272:	9b04      	ldr	r3, [sp, #16]
 8014274:	9908      	ldr	r1, [sp, #32]
 8014276:	1c60      	adds	r0, r4, #1
 8014278:	4798      	blx	r3
 801427a:	4606      	mov	r6, r0
 801427c:	b128      	cbz	r0, 801428a <rcutils_strndup+0x3e>
 801427e:	4622      	mov	r2, r4
 8014280:	4629      	mov	r1, r5
 8014282:	f005 fd1a 	bl	8019cba <memcpy>
 8014286:	2300      	movs	r3, #0
 8014288:	5533      	strb	r3, [r6, r4]
 801428a:	4630      	mov	r0, r6
 801428c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014290:	b002      	add	sp, #8
 8014292:	4770      	bx	lr
 8014294:	2600      	movs	r6, #0
 8014296:	4630      	mov	r0, r6
 8014298:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801429c:	b002      	add	sp, #8
 801429e:	4770      	bx	lr

080142a0 <rcutils_get_zero_initialized_string_map>:
 80142a0:	4b01      	ldr	r3, [pc, #4]	@ (80142a8 <rcutils_get_zero_initialized_string_map+0x8>)
 80142a2:	6818      	ldr	r0, [r3, #0]
 80142a4:	4770      	bx	lr
 80142a6:	bf00      	nop
 80142a8:	0801d2b8 	.word	0x0801d2b8

080142ac <rcutils_string_map_reserve>:
 80142ac:	2800      	cmp	r0, #0
 80142ae:	d04e      	beq.n	801434e <rcutils_string_map_reserve+0xa2>
 80142b0:	b530      	push	{r4, r5, lr}
 80142b2:	6803      	ldr	r3, [r0, #0]
 80142b4:	b087      	sub	sp, #28
 80142b6:	4604      	mov	r4, r0
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	d043      	beq.n	8014344 <rcutils_string_map_reserve+0x98>
 80142bc:	f103 0c0c 	add.w	ip, r3, #12
 80142c0:	460d      	mov	r5, r1
 80142c2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80142c6:	f10d 0e04 	add.w	lr, sp, #4
 80142ca:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80142ce:	f8dc 3000 	ldr.w	r3, [ip]
 80142d2:	f8ce 3000 	str.w	r3, [lr]
 80142d6:	a801      	add	r0, sp, #4
 80142d8:	f7f8 f832 	bl	800c340 <rcutils_allocator_is_valid>
 80142dc:	b308      	cbz	r0, 8014322 <rcutils_string_map_reserve+0x76>
 80142de:	6823      	ldr	r3, [r4, #0]
 80142e0:	6899      	ldr	r1, [r3, #8]
 80142e2:	42a9      	cmp	r1, r5
 80142e4:	d829      	bhi.n	801433a <rcutils_string_map_reserve+0x8e>
 80142e6:	685a      	ldr	r2, [r3, #4]
 80142e8:	42aa      	cmp	r2, r5
 80142ea:	d024      	beq.n	8014336 <rcutils_string_map_reserve+0x8a>
 80142ec:	b1e5      	cbz	r5, 8014328 <rcutils_string_map_reserve+0x7c>
 80142ee:	f1b5 5f00 	cmp.w	r5, #536870912	@ 0x20000000
 80142f2:	d22a      	bcs.n	801434a <rcutils_string_map_reserve+0x9e>
 80142f4:	6818      	ldr	r0, [r3, #0]
 80142f6:	9a05      	ldr	r2, [sp, #20]
 80142f8:	9b03      	ldr	r3, [sp, #12]
 80142fa:	00e9      	lsls	r1, r5, #3
 80142fc:	4798      	blx	r3
 80142fe:	b320      	cbz	r0, 801434a <rcutils_string_map_reserve+0x9e>
 8014300:	6824      	ldr	r4, [r4, #0]
 8014302:	6861      	ldr	r1, [r4, #4]
 8014304:	6020      	str	r0, [r4, #0]
 8014306:	42a9      	cmp	r1, r5
 8014308:	d214      	bcs.n	8014334 <rcutils_string_map_reserve+0x88>
 801430a:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
 801430e:	1a69      	subs	r1, r5, r1
 8014310:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8014314:	2200      	movs	r2, #0
 8014316:	e9c3 2200 	strd	r2, r2, [r3]
 801431a:	3308      	adds	r3, #8
 801431c:	428b      	cmp	r3, r1
 801431e:	d1fa      	bne.n	8014316 <rcutils_string_map_reserve+0x6a>
 8014320:	e008      	b.n	8014334 <rcutils_string_map_reserve+0x88>
 8014322:	200b      	movs	r0, #11
 8014324:	b007      	add	sp, #28
 8014326:	bd30      	pop	{r4, r5, pc}
 8014328:	9a02      	ldr	r2, [sp, #8]
 801432a:	9905      	ldr	r1, [sp, #20]
 801432c:	6818      	ldr	r0, [r3, #0]
 801432e:	4790      	blx	r2
 8014330:	6824      	ldr	r4, [r4, #0]
 8014332:	6025      	str	r5, [r4, #0]
 8014334:	6065      	str	r5, [r4, #4]
 8014336:	2000      	movs	r0, #0
 8014338:	e7f4      	b.n	8014324 <rcutils_string_map_reserve+0x78>
 801433a:	4620      	mov	r0, r4
 801433c:	f7ff ffb6 	bl	80142ac <rcutils_string_map_reserve>
 8014340:	b007      	add	sp, #28
 8014342:	bd30      	pop	{r4, r5, pc}
 8014344:	201f      	movs	r0, #31
 8014346:	b007      	add	sp, #28
 8014348:	bd30      	pop	{r4, r5, pc}
 801434a:	200a      	movs	r0, #10
 801434c:	e7ea      	b.n	8014324 <rcutils_string_map_reserve+0x78>
 801434e:	200b      	movs	r0, #11
 8014350:	4770      	bx	lr
 8014352:	bf00      	nop

08014354 <rcutils_string_map_init>:
 8014354:	b082      	sub	sp, #8
 8014356:	b570      	push	{r4, r5, r6, lr}
 8014358:	ac04      	add	r4, sp, #16
 801435a:	e884 000c 	stmia.w	r4, {r2, r3}
 801435e:	b378      	cbz	r0, 80143c0 <rcutils_string_map_init+0x6c>
 8014360:	6806      	ldr	r6, [r0, #0]
 8014362:	4604      	mov	r4, r0
 8014364:	b12e      	cbz	r6, 8014372 <rcutils_string_map_init+0x1e>
 8014366:	251e      	movs	r5, #30
 8014368:	4628      	mov	r0, r5
 801436a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801436e:	b002      	add	sp, #8
 8014370:	4770      	bx	lr
 8014372:	a804      	add	r0, sp, #16
 8014374:	460d      	mov	r5, r1
 8014376:	f7f7 ffe3 	bl	800c340 <rcutils_allocator_is_valid>
 801437a:	b308      	cbz	r0, 80143c0 <rcutils_string_map_init+0x6c>
 801437c:	9b04      	ldr	r3, [sp, #16]
 801437e:	9908      	ldr	r1, [sp, #32]
 8014380:	2020      	movs	r0, #32
 8014382:	4798      	blx	r3
 8014384:	6020      	str	r0, [r4, #0]
 8014386:	b308      	cbz	r0, 80143cc <rcutils_string_map_init+0x78>
 8014388:	f10d 0e10 	add.w	lr, sp, #16
 801438c:	e9c0 6600 	strd	r6, r6, [r0]
 8014390:	6086      	str	r6, [r0, #8]
 8014392:	f100 0c0c 	add.w	ip, r0, #12
 8014396:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801439a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801439e:	f8de 3000 	ldr.w	r3, [lr]
 80143a2:	f8cc 3000 	str.w	r3, [ip]
 80143a6:	4629      	mov	r1, r5
 80143a8:	4620      	mov	r0, r4
 80143aa:	f7ff ff7f 	bl	80142ac <rcutils_string_map_reserve>
 80143ae:	4605      	mov	r5, r0
 80143b0:	2800      	cmp	r0, #0
 80143b2:	d0d9      	beq.n	8014368 <rcutils_string_map_init+0x14>
 80143b4:	9b05      	ldr	r3, [sp, #20]
 80143b6:	9908      	ldr	r1, [sp, #32]
 80143b8:	6820      	ldr	r0, [r4, #0]
 80143ba:	4798      	blx	r3
 80143bc:	6026      	str	r6, [r4, #0]
 80143be:	e7d3      	b.n	8014368 <rcutils_string_map_init+0x14>
 80143c0:	250b      	movs	r5, #11
 80143c2:	4628      	mov	r0, r5
 80143c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80143c8:	b002      	add	sp, #8
 80143ca:	4770      	bx	lr
 80143cc:	250a      	movs	r5, #10
 80143ce:	e7cb      	b.n	8014368 <rcutils_string_map_init+0x14>

080143d0 <rcutils_string_map_fini>:
 80143d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80143d4:	b086      	sub	sp, #24
 80143d6:	2800      	cmp	r0, #0
 80143d8:	d04f      	beq.n	801447a <rcutils_string_map_fini+0xaa>
 80143da:	6805      	ldr	r5, [r0, #0]
 80143dc:	4606      	mov	r6, r0
 80143de:	2d00      	cmp	r5, #0
 80143e0:	d046      	beq.n	8014470 <rcutils_string_map_fini+0xa0>
 80143e2:	686b      	ldr	r3, [r5, #4]
 80143e4:	b353      	cbz	r3, 801443c <rcutils_string_map_fini+0x6c>
 80143e6:	2400      	movs	r4, #0
 80143e8:	682a      	ldr	r2, [r5, #0]
 80143ea:	4627      	mov	r7, r4
 80143ec:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 80143f0:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80143f4:	b1f8      	cbz	r0, 8014436 <rcutils_string_map_fini+0x66>
 80143f6:	f8d5 a01c 	ldr.w	sl, [r5, #28]
 80143fa:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80143fe:	4651      	mov	r1, sl
 8014400:	47c8      	blx	r9
 8014402:	682b      	ldr	r3, [r5, #0]
 8014404:	eb03 0208 	add.w	r2, r3, r8
 8014408:	f843 7034 	str.w	r7, [r3, r4, lsl #3]
 801440c:	6850      	ldr	r0, [r2, #4]
 801440e:	4651      	mov	r1, sl
 8014410:	47c8      	blx	r9
 8014412:	682a      	ldr	r2, [r5, #0]
 8014414:	68ab      	ldr	r3, [r5, #8]
 8014416:	4442      	add	r2, r8
 8014418:	3b01      	subs	r3, #1
 801441a:	6057      	str	r7, [r2, #4]
 801441c:	60ab      	str	r3, [r5, #8]
 801441e:	6835      	ldr	r5, [r6, #0]
 8014420:	686b      	ldr	r3, [r5, #4]
 8014422:	3401      	adds	r4, #1
 8014424:	429c      	cmp	r4, r3
 8014426:	d209      	bcs.n	801443c <rcutils_string_map_fini+0x6c>
 8014428:	682a      	ldr	r2, [r5, #0]
 801442a:	f852 0034 	ldr.w	r0, [r2, r4, lsl #3]
 801442e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 8014432:	2800      	cmp	r0, #0
 8014434:	d1df      	bne.n	80143f6 <rcutils_string_map_fini+0x26>
 8014436:	3401      	adds	r4, #1
 8014438:	42a3      	cmp	r3, r4
 801443a:	d8d7      	bhi.n	80143ec <rcutils_string_map_fini+0x1c>
 801443c:	2100      	movs	r1, #0
 801443e:	4630      	mov	r0, r6
 8014440:	f7ff ff34 	bl	80142ac <rcutils_string_map_reserve>
 8014444:	4604      	mov	r4, r0
 8014446:	b118      	cbz	r0, 8014450 <rcutils_string_map_fini+0x80>
 8014448:	4620      	mov	r0, r4
 801444a:	b006      	add	sp, #24
 801444c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014450:	6835      	ldr	r5, [r6, #0]
 8014452:	350c      	adds	r5, #12
 8014454:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014456:	af01      	add	r7, sp, #4
 8014458:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801445a:	682b      	ldr	r3, [r5, #0]
 801445c:	603b      	str	r3, [r7, #0]
 801445e:	a801      	add	r0, sp, #4
 8014460:	f7f7 ff6e 	bl	800c340 <rcutils_allocator_is_valid>
 8014464:	b148      	cbz	r0, 801447a <rcutils_string_map_fini+0xaa>
 8014466:	9b02      	ldr	r3, [sp, #8]
 8014468:	9905      	ldr	r1, [sp, #20]
 801446a:	6830      	ldr	r0, [r6, #0]
 801446c:	4798      	blx	r3
 801446e:	6034      	str	r4, [r6, #0]
 8014470:	2400      	movs	r4, #0
 8014472:	4620      	mov	r0, r4
 8014474:	b006      	add	sp, #24
 8014476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801447a:	240b      	movs	r4, #11
 801447c:	4620      	mov	r0, r4
 801447e:	b006      	add	sp, #24
 8014480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08014484 <rcutils_string_map_getn>:
 8014484:	b338      	cbz	r0, 80144d6 <rcutils_string_map_getn+0x52>
 8014486:	6800      	ldr	r0, [r0, #0]
 8014488:	b328      	cbz	r0, 80144d6 <rcutils_string_map_getn+0x52>
 801448a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801448e:	460e      	mov	r6, r1
 8014490:	b1c1      	cbz	r1, 80144c4 <rcutils_string_map_getn+0x40>
 8014492:	e9d0 9800 	ldrd	r9, r8, [r0]
 8014496:	f1b8 0f00 	cmp.w	r8, #0
 801449a:	d013      	beq.n	80144c4 <rcutils_string_map_getn+0x40>
 801449c:	4617      	mov	r7, r2
 801449e:	2400      	movs	r4, #0
 80144a0:	f859 5034 	ldr.w	r5, [r9, r4, lsl #3]
 80144a4:	4628      	mov	r0, r5
 80144a6:	b155      	cbz	r5, 80144be <rcutils_string_map_getn+0x3a>
 80144a8:	f7eb fefa 	bl	80002a0 <strlen>
 80144ac:	42b8      	cmp	r0, r7
 80144ae:	4602      	mov	r2, r0
 80144b0:	4629      	mov	r1, r5
 80144b2:	bf38      	it	cc
 80144b4:	463a      	movcc	r2, r7
 80144b6:	4630      	mov	r0, r6
 80144b8:	f005 fadb 	bl	8019a72 <strncmp>
 80144bc:	b128      	cbz	r0, 80144ca <rcutils_string_map_getn+0x46>
 80144be:	3401      	adds	r4, #1
 80144c0:	45a0      	cmp	r8, r4
 80144c2:	d1ed      	bne.n	80144a0 <rcutils_string_map_getn+0x1c>
 80144c4:	2000      	movs	r0, #0
 80144c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80144ca:	eb09 09c4 	add.w	r9, r9, r4, lsl #3
 80144ce:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80144d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80144d6:	4770      	bx	lr

080144d8 <rmw_get_zero_initialized_context>:
 80144d8:	b510      	push	{r4, lr}
 80144da:	4903      	ldr	r1, [pc, #12]	@ (80144e8 <rmw_get_zero_initialized_context+0x10>)
 80144dc:	4604      	mov	r4, r0
 80144de:	2270      	movs	r2, #112	@ 0x70
 80144e0:	f005 fbeb 	bl	8019cba <memcpy>
 80144e4:	4620      	mov	r0, r4
 80144e6:	bd10      	pop	{r4, pc}
 80144e8:	0801d2c0 	.word	0x0801d2c0

080144ec <rmw_get_zero_initialized_init_options>:
 80144ec:	b510      	push	{r4, lr}
 80144ee:	4903      	ldr	r1, [pc, #12]	@ (80144fc <rmw_get_zero_initialized_init_options+0x10>)
 80144f0:	4604      	mov	r4, r0
 80144f2:	2258      	movs	r2, #88	@ 0x58
 80144f4:	f005 fbe1 	bl	8019cba <memcpy>
 80144f8:	4620      	mov	r0, r4
 80144fa:	bd10      	pop	{r4, pc}
 80144fc:	0801d330 	.word	0x0801d330

08014500 <rmw_subscription_content_filter_options_fini>:
 8014500:	b1b0      	cbz	r0, 8014530 <rmw_subscription_content_filter_options_fini+0x30>
 8014502:	b538      	push	{r3, r4, r5, lr}
 8014504:	4604      	mov	r4, r0
 8014506:	4608      	mov	r0, r1
 8014508:	460d      	mov	r5, r1
 801450a:	f7f7 ff19 	bl	800c340 <rcutils_allocator_is_valid>
 801450e:	b168      	cbz	r0, 801452c <rmw_subscription_content_filter_options_fini+0x2c>
 8014510:	6820      	ldr	r0, [r4, #0]
 8014512:	b120      	cbz	r0, 801451e <rmw_subscription_content_filter_options_fini+0x1e>
 8014514:	686b      	ldr	r3, [r5, #4]
 8014516:	6929      	ldr	r1, [r5, #16]
 8014518:	4798      	blx	r3
 801451a:	2300      	movs	r3, #0
 801451c:	6023      	str	r3, [r4, #0]
 801451e:	1d20      	adds	r0, r4, #4
 8014520:	f004 fab0 	bl	8018a84 <rcutils_string_array_fini>
 8014524:	3800      	subs	r0, #0
 8014526:	bf18      	it	ne
 8014528:	2001      	movne	r0, #1
 801452a:	bd38      	pop	{r3, r4, r5, pc}
 801452c:	200b      	movs	r0, #11
 801452e:	bd38      	pop	{r3, r4, r5, pc}
 8014530:	200b      	movs	r0, #11
 8014532:	4770      	bx	lr

08014534 <rmw_get_default_subscription_options>:
 8014534:	2200      	movs	r2, #0
 8014536:	e9c0 2200 	strd	r2, r2, [r0]
 801453a:	6082      	str	r2, [r0, #8]
 801453c:	4770      	bx	lr
 801453e:	bf00      	nop

08014540 <rmw_time_equal>:
 8014540:	b570      	push	{r4, r5, r6, lr}
 8014542:	b084      	sub	sp, #16
 8014544:	ac04      	add	r4, sp, #16
 8014546:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801454a:	4925      	ldr	r1, [pc, #148]	@ (80145e0 <rmw_time_equal+0xa0>)
 801454c:	9c01      	ldr	r4, [sp, #4]
 801454e:	2202      	movs	r2, #2
 8014550:	4281      	cmp	r1, r0
 8014552:	41a2      	sbcs	r2, r4
 8014554:	d333      	bcc.n	80145be <rmw_time_equal+0x7e>
 8014556:	4603      	mov	r3, r0
 8014558:	4822      	ldr	r0, [pc, #136]	@ (80145e4 <rmw_time_equal+0xa4>)
 801455a:	e9dd 1502 	ldrd	r1, r5, [sp, #8]
 801455e:	fba3 3200 	umull	r3, r2, r3, r0
 8014562:	fb00 2204 	mla	r2, r0, r4, r2
 8014566:	43de      	mvns	r6, r3
 8014568:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 801456c:	1a84      	subs	r4, r0, r2
 801456e:	428e      	cmp	r6, r1
 8014570:	41ac      	sbcs	r4, r5
 8014572:	d332      	bcc.n	80145da <rmw_time_equal+0x9a>
 8014574:	eb11 0e03 	adds.w	lr, r1, r3
 8014578:	eb42 0005 	adc.w	r0, r2, r5
 801457c:	9b08      	ldr	r3, [sp, #32]
 801457e:	4918      	ldr	r1, [pc, #96]	@ (80145e0 <rmw_time_equal+0xa0>)
 8014580:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8014582:	2202      	movs	r2, #2
 8014584:	4299      	cmp	r1, r3
 8014586:	41aa      	sbcs	r2, r5
 8014588:	d31e      	bcc.n	80145c8 <rmw_time_equal+0x88>
 801458a:	4c16      	ldr	r4, [pc, #88]	@ (80145e4 <rmw_time_equal+0xa4>)
 801458c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801458e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8014590:	fba3 3104 	umull	r3, r1, r3, r4
 8014594:	fb04 1105 	mla	r1, r4, r5, r1
 8014598:	f06f 4c00 	mvn.w	ip, #2147483648	@ 0x80000000
 801459c:	43dd      	mvns	r5, r3
 801459e:	ebac 0401 	sub.w	r4, ip, r1
 80145a2:	4295      	cmp	r5, r2
 80145a4:	41b4      	sbcs	r4, r6
 80145a6:	d314      	bcc.n	80145d2 <rmw_time_equal+0x92>
 80145a8:	18d2      	adds	r2, r2, r3
 80145aa:	eb41 0306 	adc.w	r3, r1, r6
 80145ae:	4283      	cmp	r3, r0
 80145b0:	bf08      	it	eq
 80145b2:	4572      	cmpeq	r2, lr
 80145b4:	bf0c      	ite	eq
 80145b6:	2001      	moveq	r0, #1
 80145b8:	2000      	movne	r0, #0
 80145ba:	b004      	add	sp, #16
 80145bc:	bd70      	pop	{r4, r5, r6, pc}
 80145be:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80145c2:	f06f 4000 	mvn.w	r0, #2147483648	@ 0x80000000
 80145c6:	e7d9      	b.n	801457c <rmw_time_equal+0x3c>
 80145c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80145cc:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 80145d0:	e7ed      	b.n	80145ae <rmw_time_equal+0x6e>
 80145d2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80145d6:	4663      	mov	r3, ip
 80145d8:	e7e9      	b.n	80145ae <rmw_time_equal+0x6e>
 80145da:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80145de:	e7cd      	b.n	801457c <rmw_time_equal+0x3c>
 80145e0:	25c17d04 	.word	0x25c17d04
 80145e4:	3b9aca00 	.word	0x3b9aca00

080145e8 <rmw_time_total_nsec>:
 80145e8:	b430      	push	{r4, r5}
 80145ea:	b084      	sub	sp, #16
 80145ec:	ac04      	add	r4, sp, #16
 80145ee:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 80145f2:	4914      	ldr	r1, [pc, #80]	@ (8014644 <rmw_time_total_nsec+0x5c>)
 80145f4:	9c01      	ldr	r4, [sp, #4]
 80145f6:	2202      	movs	r2, #2
 80145f8:	4281      	cmp	r1, r0
 80145fa:	41a2      	sbcs	r2, r4
 80145fc:	d315      	bcc.n	801462a <rmw_time_total_nsec+0x42>
 80145fe:	4912      	ldr	r1, [pc, #72]	@ (8014648 <rmw_time_total_nsec+0x60>)
 8014600:	4603      	mov	r3, r0
 8014602:	e9dd 0502 	ldrd	r0, r5, [sp, #8]
 8014606:	fba3 3201 	umull	r3, r2, r3, r1
 801460a:	fb01 2204 	mla	r2, r1, r4, r2
 801460e:	ea6f 0c03 	mvn.w	ip, r3
 8014612:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014616:	1a8c      	subs	r4, r1, r2
 8014618:	4584      	cmp	ip, r0
 801461a:	41ac      	sbcs	r4, r5
 801461c:	d30c      	bcc.n	8014638 <rmw_time_total_nsec+0x50>
 801461e:	1818      	adds	r0, r3, r0
 8014620:	eb42 0105 	adc.w	r1, r2, r5
 8014624:	b004      	add	sp, #16
 8014626:	bc30      	pop	{r4, r5}
 8014628:	4770      	bx	lr
 801462a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801462e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8014632:	b004      	add	sp, #16
 8014634:	bc30      	pop	{r4, r5}
 8014636:	4770      	bx	lr
 8014638:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801463c:	b004      	add	sp, #16
 801463e:	bc30      	pop	{r4, r5}
 8014640:	4770      	bx	lr
 8014642:	bf00      	nop
 8014644:	25c17d04 	.word	0x25c17d04
 8014648:	3b9aca00 	.word	0x3b9aca00

0801464c <rmw_get_zero_initialized_message_info>:
 801464c:	b510      	push	{r4, lr}
 801464e:	4c09      	ldr	r4, [pc, #36]	@ (8014674 <rmw_get_zero_initialized_message_info+0x28>)
 8014650:	4686      	mov	lr, r0
 8014652:	4684      	mov	ip, r0
 8014654:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014656:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801465a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801465c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014660:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014662:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014666:	e894 0003 	ldmia.w	r4, {r0, r1}
 801466a:	e88c 0003 	stmia.w	ip, {r0, r1}
 801466e:	4670      	mov	r0, lr
 8014670:	bd10      	pop	{r4, pc}
 8014672:	bf00      	nop
 8014674:	0801d388 	.word	0x0801d388

08014678 <rmw_validate_full_topic_name>:
 8014678:	2800      	cmp	r0, #0
 801467a:	d049      	beq.n	8014710 <rmw_validate_full_topic_name+0x98>
 801467c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014680:	460e      	mov	r6, r1
 8014682:	2900      	cmp	r1, #0
 8014684:	d056      	beq.n	8014734 <rmw_validate_full_topic_name+0xbc>
 8014686:	4615      	mov	r5, r2
 8014688:	4604      	mov	r4, r0
 801468a:	f7eb fe09 	bl	80002a0 <strlen>
 801468e:	b150      	cbz	r0, 80146a6 <rmw_validate_full_topic_name+0x2e>
 8014690:	7823      	ldrb	r3, [r4, #0]
 8014692:	2b2f      	cmp	r3, #47	@ 0x2f
 8014694:	d00c      	beq.n	80146b0 <rmw_validate_full_topic_name+0x38>
 8014696:	2302      	movs	r3, #2
 8014698:	6033      	str	r3, [r6, #0]
 801469a:	b10d      	cbz	r5, 80146a0 <rmw_validate_full_topic_name+0x28>
 801469c:	2300      	movs	r3, #0
 801469e:	602b      	str	r3, [r5, #0]
 80146a0:	2000      	movs	r0, #0
 80146a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80146a6:	2301      	movs	r3, #1
 80146a8:	6033      	str	r3, [r6, #0]
 80146aa:	2d00      	cmp	r5, #0
 80146ac:	d1f6      	bne.n	801469c <rmw_validate_full_topic_name+0x24>
 80146ae:	e7f7      	b.n	80146a0 <rmw_validate_full_topic_name+0x28>
 80146b0:	1e47      	subs	r7, r0, #1
 80146b2:	5de3      	ldrb	r3, [r4, r7]
 80146b4:	2b2f      	cmp	r3, #47	@ 0x2f
 80146b6:	d03f      	beq.n	8014738 <rmw_validate_full_topic_name+0xc0>
 80146b8:	1e63      	subs	r3, r4, #1
 80146ba:	4621      	mov	r1, r4
 80146bc:	eb03 0e00 	add.w	lr, r3, r0
 80146c0:	469c      	mov	ip, r3
 80146c2:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 80146c6:	2a5f      	cmp	r2, #95	@ 0x5f
 80146c8:	d006      	beq.n	80146d8 <rmw_validate_full_topic_name+0x60>
 80146ca:	d823      	bhi.n	8014714 <rmw_validate_full_topic_name+0x9c>
 80146cc:	2a39      	cmp	r2, #57	@ 0x39
 80146ce:	f1a2 0841 	sub.w	r8, r2, #65	@ 0x41
 80146d2:	d82b      	bhi.n	801472c <rmw_validate_full_topic_name+0xb4>
 80146d4:	2a2e      	cmp	r2, #46	@ 0x2e
 80146d6:	d920      	bls.n	801471a <rmw_validate_full_topic_name+0xa2>
 80146d8:	4573      	cmp	r3, lr
 80146da:	d1f1      	bne.n	80146c0 <rmw_validate_full_topic_name+0x48>
 80146dc:	4c21      	ldr	r4, [pc, #132]	@ (8014764 <rmw_validate_full_topic_name+0xec>)
 80146de:	2300      	movs	r3, #0
 80146e0:	e003      	b.n	80146ea <rmw_validate_full_topic_name+0x72>
 80146e2:	4298      	cmp	r0, r3
 80146e4:	f101 0101 	add.w	r1, r1, #1
 80146e8:	d02c      	beq.n	8014744 <rmw_validate_full_topic_name+0xcc>
 80146ea:	429f      	cmp	r7, r3
 80146ec:	f103 0301 	add.w	r3, r3, #1
 80146f0:	d0f7      	beq.n	80146e2 <rmw_validate_full_topic_name+0x6a>
 80146f2:	780a      	ldrb	r2, [r1, #0]
 80146f4:	2a2f      	cmp	r2, #47	@ 0x2f
 80146f6:	d1f4      	bne.n	80146e2 <rmw_validate_full_topic_name+0x6a>
 80146f8:	784a      	ldrb	r2, [r1, #1]
 80146fa:	2a2f      	cmp	r2, #47	@ 0x2f
 80146fc:	d02d      	beq.n	801475a <rmw_validate_full_topic_name+0xe2>
 80146fe:	5ca2      	ldrb	r2, [r4, r2]
 8014700:	0752      	lsls	r2, r2, #29
 8014702:	d5ee      	bpl.n	80146e2 <rmw_validate_full_topic_name+0x6a>
 8014704:	2206      	movs	r2, #6
 8014706:	6032      	str	r2, [r6, #0]
 8014708:	2d00      	cmp	r5, #0
 801470a:	d0c9      	beq.n	80146a0 <rmw_validate_full_topic_name+0x28>
 801470c:	602b      	str	r3, [r5, #0]
 801470e:	e7c7      	b.n	80146a0 <rmw_validate_full_topic_name+0x28>
 8014710:	200b      	movs	r0, #11
 8014712:	4770      	bx	lr
 8014714:	3a61      	subs	r2, #97	@ 0x61
 8014716:	2a19      	cmp	r2, #25
 8014718:	d9de      	bls.n	80146d8 <rmw_validate_full_topic_name+0x60>
 801471a:	2304      	movs	r3, #4
 801471c:	6033      	str	r3, [r6, #0]
 801471e:	2d00      	cmp	r5, #0
 8014720:	d0be      	beq.n	80146a0 <rmw_validate_full_topic_name+0x28>
 8014722:	f1c4 0401 	rsb	r4, r4, #1
 8014726:	4464      	add	r4, ip
 8014728:	602c      	str	r4, [r5, #0]
 801472a:	e7b9      	b.n	80146a0 <rmw_validate_full_topic_name+0x28>
 801472c:	f1b8 0f19 	cmp.w	r8, #25
 8014730:	d9d2      	bls.n	80146d8 <rmw_validate_full_topic_name+0x60>
 8014732:	e7f2      	b.n	801471a <rmw_validate_full_topic_name+0xa2>
 8014734:	200b      	movs	r0, #11
 8014736:	e7b4      	b.n	80146a2 <rmw_validate_full_topic_name+0x2a>
 8014738:	2303      	movs	r3, #3
 801473a:	6033      	str	r3, [r6, #0]
 801473c:	2d00      	cmp	r5, #0
 801473e:	d0af      	beq.n	80146a0 <rmw_validate_full_topic_name+0x28>
 8014740:	602f      	str	r7, [r5, #0]
 8014742:	e7ad      	b.n	80146a0 <rmw_validate_full_topic_name+0x28>
 8014744:	28f7      	cmp	r0, #247	@ 0xf7
 8014746:	d802      	bhi.n	801474e <rmw_validate_full_topic_name+0xd6>
 8014748:	2300      	movs	r3, #0
 801474a:	6033      	str	r3, [r6, #0]
 801474c:	e7a8      	b.n	80146a0 <rmw_validate_full_topic_name+0x28>
 801474e:	2307      	movs	r3, #7
 8014750:	6033      	str	r3, [r6, #0]
 8014752:	2d00      	cmp	r5, #0
 8014754:	d0a4      	beq.n	80146a0 <rmw_validate_full_topic_name+0x28>
 8014756:	23f6      	movs	r3, #246	@ 0xf6
 8014758:	e7d8      	b.n	801470c <rmw_validate_full_topic_name+0x94>
 801475a:	2205      	movs	r2, #5
 801475c:	6032      	str	r2, [r6, #0]
 801475e:	2d00      	cmp	r5, #0
 8014760:	d1d4      	bne.n	801470c <rmw_validate_full_topic_name+0x94>
 8014762:	e79d      	b.n	80146a0 <rmw_validate_full_topic_name+0x28>
 8014764:	0801dad7 	.word	0x0801dad7

08014768 <rmw_validate_namespace_with_size>:
 8014768:	2800      	cmp	r0, #0
 801476a:	d031      	beq.n	80147d0 <rmw_validate_namespace_with_size+0x68>
 801476c:	b570      	push	{r4, r5, r6, lr}
 801476e:	4614      	mov	r4, r2
 8014770:	b0c2      	sub	sp, #264	@ 0x108
 8014772:	b1ba      	cbz	r2, 80147a4 <rmw_validate_namespace_with_size+0x3c>
 8014774:	2901      	cmp	r1, #1
 8014776:	460e      	mov	r6, r1
 8014778:	461d      	mov	r5, r3
 801477a:	d102      	bne.n	8014782 <rmw_validate_namespace_with_size+0x1a>
 801477c:	7803      	ldrb	r3, [r0, #0]
 801477e:	2b2f      	cmp	r3, #47	@ 0x2f
 8014780:	d015      	beq.n	80147ae <rmw_validate_namespace_with_size+0x46>
 8014782:	aa01      	add	r2, sp, #4
 8014784:	4669      	mov	r1, sp
 8014786:	f7ff ff77 	bl	8014678 <rmw_validate_full_topic_name>
 801478a:	b960      	cbnz	r0, 80147a6 <rmw_validate_namespace_with_size+0x3e>
 801478c:	9b00      	ldr	r3, [sp, #0]
 801478e:	b163      	cbz	r3, 80147aa <rmw_validate_namespace_with_size+0x42>
 8014790:	2b07      	cmp	r3, #7
 8014792:	d00a      	beq.n	80147aa <rmw_validate_namespace_with_size+0x42>
 8014794:	1e5a      	subs	r2, r3, #1
 8014796:	2a05      	cmp	r2, #5
 8014798:	d81c      	bhi.n	80147d4 <rmw_validate_namespace_with_size+0x6c>
 801479a:	e8df f002 	tbb	[pc, r2]
 801479e:	0c0c      	.short	0x0c0c
 80147a0:	0c0c0c0c 	.word	0x0c0c0c0c
 80147a4:	200b      	movs	r0, #11
 80147a6:	b042      	add	sp, #264	@ 0x108
 80147a8:	bd70      	pop	{r4, r5, r6, pc}
 80147aa:	2ef5      	cmp	r6, #245	@ 0xf5
 80147ac:	d809      	bhi.n	80147c2 <rmw_validate_namespace_with_size+0x5a>
 80147ae:	2300      	movs	r3, #0
 80147b0:	6023      	str	r3, [r4, #0]
 80147b2:	2000      	movs	r0, #0
 80147b4:	e7f7      	b.n	80147a6 <rmw_validate_namespace_with_size+0x3e>
 80147b6:	6023      	str	r3, [r4, #0]
 80147b8:	2d00      	cmp	r5, #0
 80147ba:	d0fa      	beq.n	80147b2 <rmw_validate_namespace_with_size+0x4a>
 80147bc:	9b01      	ldr	r3, [sp, #4]
 80147be:	602b      	str	r3, [r5, #0]
 80147c0:	e7f7      	b.n	80147b2 <rmw_validate_namespace_with_size+0x4a>
 80147c2:	2307      	movs	r3, #7
 80147c4:	6023      	str	r3, [r4, #0]
 80147c6:	2d00      	cmp	r5, #0
 80147c8:	d0f3      	beq.n	80147b2 <rmw_validate_namespace_with_size+0x4a>
 80147ca:	23f4      	movs	r3, #244	@ 0xf4
 80147cc:	602b      	str	r3, [r5, #0]
 80147ce:	e7f0      	b.n	80147b2 <rmw_validate_namespace_with_size+0x4a>
 80147d0:	200b      	movs	r0, #11
 80147d2:	4770      	bx	lr
 80147d4:	4a03      	ldr	r2, [pc, #12]	@ (80147e4 <rmw_validate_namespace_with_size+0x7c>)
 80147d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80147da:	a802      	add	r0, sp, #8
 80147dc:	f7ff fcd4 	bl	8014188 <rcutils_snprintf>
 80147e0:	2001      	movs	r0, #1
 80147e2:	e7e0      	b.n	80147a6 <rmw_validate_namespace_with_size+0x3e>
 80147e4:	0801c7a4 	.word	0x0801c7a4

080147e8 <rmw_validate_namespace>:
 80147e8:	b168      	cbz	r0, 8014806 <rmw_validate_namespace+0x1e>
 80147ea:	b570      	push	{r4, r5, r6, lr}
 80147ec:	460d      	mov	r5, r1
 80147ee:	4616      	mov	r6, r2
 80147f0:	4604      	mov	r4, r0
 80147f2:	f7eb fd55 	bl	80002a0 <strlen>
 80147f6:	4633      	mov	r3, r6
 80147f8:	4601      	mov	r1, r0
 80147fa:	462a      	mov	r2, r5
 80147fc:	4620      	mov	r0, r4
 80147fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014802:	f7ff bfb1 	b.w	8014768 <rmw_validate_namespace_with_size>
 8014806:	200b      	movs	r0, #11
 8014808:	4770      	bx	lr
 801480a:	bf00      	nop

0801480c <rmw_namespace_validation_result_string>:
 801480c:	2807      	cmp	r0, #7
 801480e:	bf9a      	itte	ls
 8014810:	4b02      	ldrls	r3, [pc, #8]	@ (801481c <rmw_namespace_validation_result_string+0x10>)
 8014812:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8014816:	4802      	ldrhi	r0, [pc, #8]	@ (8014820 <rmw_namespace_validation_result_string+0x14>)
 8014818:	4770      	bx	lr
 801481a:	bf00      	nop
 801481c:	0801d3c0 	.word	0x0801d3c0
 8014820:	0801c7f4 	.word	0x0801c7f4

08014824 <rmw_validate_node_name>:
 8014824:	2800      	cmp	r0, #0
 8014826:	d037      	beq.n	8014898 <rmw_validate_node_name+0x74>
 8014828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801482a:	460e      	mov	r6, r1
 801482c:	2900      	cmp	r1, #0
 801482e:	d035      	beq.n	801489c <rmw_validate_node_name+0x78>
 8014830:	4617      	mov	r7, r2
 8014832:	4604      	mov	r4, r0
 8014834:	f7eb fd34 	bl	80002a0 <strlen>
 8014838:	b1d8      	cbz	r0, 8014872 <rmw_validate_node_name+0x4e>
 801483a:	1e63      	subs	r3, r4, #1
 801483c:	1819      	adds	r1, r3, r0
 801483e:	461a      	mov	r2, r3
 8014840:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8014844:	f1ae 0530 	sub.w	r5, lr, #48	@ 0x30
 8014848:	f02e 0c20 	bic.w	ip, lr, #32
 801484c:	2d09      	cmp	r5, #9
 801484e:	f1ac 0c41 	sub.w	ip, ip, #65	@ 0x41
 8014852:	d915      	bls.n	8014880 <rmw_validate_node_name+0x5c>
 8014854:	f1bc 0f19 	cmp.w	ip, #25
 8014858:	d912      	bls.n	8014880 <rmw_validate_node_name+0x5c>
 801485a:	f1be 0f5f 	cmp.w	lr, #95	@ 0x5f
 801485e:	d00f      	beq.n	8014880 <rmw_validate_node_name+0x5c>
 8014860:	2302      	movs	r3, #2
 8014862:	6033      	str	r3, [r6, #0]
 8014864:	b11f      	cbz	r7, 801486e <rmw_validate_node_name+0x4a>
 8014866:	f1c4 0401 	rsb	r4, r4, #1
 801486a:	4414      	add	r4, r2
 801486c:	603c      	str	r4, [r7, #0]
 801486e:	2000      	movs	r0, #0
 8014870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014872:	2301      	movs	r3, #1
 8014874:	6033      	str	r3, [r6, #0]
 8014876:	2f00      	cmp	r7, #0
 8014878:	d0f9      	beq.n	801486e <rmw_validate_node_name+0x4a>
 801487a:	2300      	movs	r3, #0
 801487c:	603b      	str	r3, [r7, #0]
 801487e:	e7f6      	b.n	801486e <rmw_validate_node_name+0x4a>
 8014880:	4299      	cmp	r1, r3
 8014882:	d1dc      	bne.n	801483e <rmw_validate_node_name+0x1a>
 8014884:	7823      	ldrb	r3, [r4, #0]
 8014886:	4a0c      	ldr	r2, [pc, #48]	@ (80148b8 <rmw_validate_node_name+0x94>)
 8014888:	5cd3      	ldrb	r3, [r2, r3]
 801488a:	f013 0304 	ands.w	r3, r3, #4
 801488e:	d10e      	bne.n	80148ae <rmw_validate_node_name+0x8a>
 8014890:	28ff      	cmp	r0, #255	@ 0xff
 8014892:	d805      	bhi.n	80148a0 <rmw_validate_node_name+0x7c>
 8014894:	6033      	str	r3, [r6, #0]
 8014896:	e7ea      	b.n	801486e <rmw_validate_node_name+0x4a>
 8014898:	200b      	movs	r0, #11
 801489a:	4770      	bx	lr
 801489c:	200b      	movs	r0, #11
 801489e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80148a0:	2304      	movs	r3, #4
 80148a2:	6033      	str	r3, [r6, #0]
 80148a4:	2f00      	cmp	r7, #0
 80148a6:	d0e2      	beq.n	801486e <rmw_validate_node_name+0x4a>
 80148a8:	23fe      	movs	r3, #254	@ 0xfe
 80148aa:	603b      	str	r3, [r7, #0]
 80148ac:	e7df      	b.n	801486e <rmw_validate_node_name+0x4a>
 80148ae:	2303      	movs	r3, #3
 80148b0:	6033      	str	r3, [r6, #0]
 80148b2:	2f00      	cmp	r7, #0
 80148b4:	d1e1      	bne.n	801487a <rmw_validate_node_name+0x56>
 80148b6:	e7da      	b.n	801486e <rmw_validate_node_name+0x4a>
 80148b8:	0801dad7 	.word	0x0801dad7

080148bc <rmw_node_name_validation_result_string>:
 80148bc:	2804      	cmp	r0, #4
 80148be:	bf9a      	itte	ls
 80148c0:	4b02      	ldrls	r3, [pc, #8]	@ (80148cc <rmw_node_name_validation_result_string+0x10>)
 80148c2:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80148c6:	4802      	ldrhi	r0, [pc, #8]	@ (80148d0 <rmw_node_name_validation_result_string+0x14>)
 80148c8:	4770      	bx	lr
 80148ca:	bf00      	nop
 80148cc:	0801d3e0 	.word	0x0801d3e0
 80148d0:	0801c99c 	.word	0x0801c99c

080148d4 <get_memory>:
 80148d4:	4603      	mov	r3, r0
 80148d6:	6840      	ldr	r0, [r0, #4]
 80148d8:	b158      	cbz	r0, 80148f2 <get_memory+0x1e>
 80148da:	6842      	ldr	r2, [r0, #4]
 80148dc:	605a      	str	r2, [r3, #4]
 80148de:	b10a      	cbz	r2, 80148e4 <get_memory+0x10>
 80148e0:	2100      	movs	r1, #0
 80148e2:	6011      	str	r1, [r2, #0]
 80148e4:	681a      	ldr	r2, [r3, #0]
 80148e6:	6042      	str	r2, [r0, #4]
 80148e8:	b102      	cbz	r2, 80148ec <get_memory+0x18>
 80148ea:	6010      	str	r0, [r2, #0]
 80148ec:	2200      	movs	r2, #0
 80148ee:	6002      	str	r2, [r0, #0]
 80148f0:	6018      	str	r0, [r3, #0]
 80148f2:	4770      	bx	lr

080148f4 <put_memory>:
 80148f4:	680b      	ldr	r3, [r1, #0]
 80148f6:	b10b      	cbz	r3, 80148fc <put_memory+0x8>
 80148f8:	684a      	ldr	r2, [r1, #4]
 80148fa:	605a      	str	r2, [r3, #4]
 80148fc:	684a      	ldr	r2, [r1, #4]
 80148fe:	b102      	cbz	r2, 8014902 <put_memory+0xe>
 8014900:	6013      	str	r3, [r2, #0]
 8014902:	6803      	ldr	r3, [r0, #0]
 8014904:	428b      	cmp	r3, r1
 8014906:	6843      	ldr	r3, [r0, #4]
 8014908:	bf08      	it	eq
 801490a:	6002      	streq	r2, [r0, #0]
 801490c:	604b      	str	r3, [r1, #4]
 801490e:	b103      	cbz	r3, 8014912 <put_memory+0x1e>
 8014910:	6019      	str	r1, [r3, #0]
 8014912:	2300      	movs	r3, #0
 8014914:	600b      	str	r3, [r1, #0]
 8014916:	6041      	str	r1, [r0, #4]
 8014918:	4770      	bx	lr
 801491a:	bf00      	nop

0801491c <rmw_destroy_client>:
 801491c:	b570      	push	{r4, r5, r6, lr}
 801491e:	b128      	cbz	r0, 801492c <rmw_destroy_client+0x10>
 8014920:	4604      	mov	r4, r0
 8014922:	6800      	ldr	r0, [r0, #0]
 8014924:	460d      	mov	r5, r1
 8014926:	f7f8 fae7 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 801492a:	b910      	cbnz	r0, 8014932 <rmw_destroy_client+0x16>
 801492c:	2401      	movs	r4, #1
 801492e:	4620      	mov	r0, r4
 8014930:	bd70      	pop	{r4, r5, r6, pc}
 8014932:	6863      	ldr	r3, [r4, #4]
 8014934:	2b00      	cmp	r3, #0
 8014936:	d0f9      	beq.n	801492c <rmw_destroy_client+0x10>
 8014938:	2d00      	cmp	r5, #0
 801493a:	d0f7      	beq.n	801492c <rmw_destroy_client+0x10>
 801493c:	6828      	ldr	r0, [r5, #0]
 801493e:	f7f8 fadb 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 8014942:	2800      	cmp	r0, #0
 8014944:	d0f2      	beq.n	801492c <rmw_destroy_client+0x10>
 8014946:	686e      	ldr	r6, [r5, #4]
 8014948:	2e00      	cmp	r6, #0
 801494a:	d0ef      	beq.n	801492c <rmw_destroy_client+0x10>
 801494c:	6864      	ldr	r4, [r4, #4]
 801494e:	6932      	ldr	r2, [r6, #16]
 8014950:	6920      	ldr	r0, [r4, #16]
 8014952:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014956:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801495a:	6819      	ldr	r1, [r3, #0]
 801495c:	f002 fdf8 	bl	8017550 <uxr_buffer_cancel_data>
 8014960:	4602      	mov	r2, r0
 8014962:	6920      	ldr	r0, [r4, #16]
 8014964:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8014968:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801496c:	f7f8 fa3e 	bl	800cdec <run_xrce_session>
 8014970:	6920      	ldr	r0, [r4, #16]
 8014972:	6932      	ldr	r2, [r6, #16]
 8014974:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014978:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801497c:	6819      	ldr	r1, [r3, #0]
 801497e:	f7f9 fb11 	bl	800dfa4 <uxr_buffer_delete_entity>
 8014982:	4602      	mov	r2, r0
 8014984:	6920      	ldr	r0, [r4, #16]
 8014986:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801498a:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801498e:	f7f8 fa2d 	bl	800cdec <run_xrce_session>
 8014992:	f080 0401 	eor.w	r4, r0, #1
 8014996:	b2e4      	uxtb	r4, r4
 8014998:	4628      	mov	r0, r5
 801499a:	0064      	lsls	r4, r4, #1
 801499c:	f7f8 f906 	bl	800cbac <rmw_uxrce_fini_client_memory>
 80149a0:	e7c5      	b.n	801492e <rmw_destroy_client+0x12>
 80149a2:	bf00      	nop

080149a4 <rmw_get_gid_for_client>:
 80149a4:	b1a8      	cbz	r0, 80149d2 <rmw_get_gid_for_client+0x2e>
 80149a6:	b538      	push	{r3, r4, r5, lr}
 80149a8:	460c      	mov	r4, r1
 80149aa:	b1a1      	cbz	r1, 80149d6 <rmw_get_gid_for_client+0x32>
 80149ac:	4605      	mov	r5, r0
 80149ae:	6800      	ldr	r0, [r0, #0]
 80149b0:	b120      	cbz	r0, 80149bc <rmw_get_gid_for_client+0x18>
 80149b2:	4b0a      	ldr	r3, [pc, #40]	@ (80149dc <rmw_get_gid_for_client+0x38>)
 80149b4:	6819      	ldr	r1, [r3, #0]
 80149b6:	f7eb fc13 	bl	80001e0 <strcmp>
 80149ba:	b940      	cbnz	r0, 80149ce <rmw_get_gid_for_client+0x2a>
 80149bc:	686b      	ldr	r3, [r5, #4]
 80149be:	2000      	movs	r0, #0
 80149c0:	6060      	str	r0, [r4, #4]
 80149c2:	60a0      	str	r0, [r4, #8]
 80149c4:	60e0      	str	r0, [r4, #12]
 80149c6:	6120      	str	r0, [r4, #16]
 80149c8:	691b      	ldr	r3, [r3, #16]
 80149ca:	6063      	str	r3, [r4, #4]
 80149cc:	bd38      	pop	{r3, r4, r5, pc}
 80149ce:	200c      	movs	r0, #12
 80149d0:	bd38      	pop	{r3, r4, r5, pc}
 80149d2:	200b      	movs	r0, #11
 80149d4:	4770      	bx	lr
 80149d6:	200b      	movs	r0, #11
 80149d8:	bd38      	pop	{r3, r4, r5, pc}
 80149da:	bf00      	nop
 80149dc:	0801d3f4 	.word	0x0801d3f4

080149e0 <rmw_get_implementation_identifier>:
 80149e0:	4b01      	ldr	r3, [pc, #4]	@ (80149e8 <rmw_get_implementation_identifier+0x8>)
 80149e2:	6818      	ldr	r0, [r3, #0]
 80149e4:	4770      	bx	lr
 80149e6:	bf00      	nop
 80149e8:	0801d3f4 	.word	0x0801d3f4

080149ec <rmw_init_options_init>:
 80149ec:	b084      	sub	sp, #16
 80149ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80149f0:	b083      	sub	sp, #12
 80149f2:	ad09      	add	r5, sp, #36	@ 0x24
 80149f4:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 80149f8:	b130      	cbz	r0, 8014a08 <rmw_init_options_init+0x1c>
 80149fa:	4604      	mov	r4, r0
 80149fc:	4628      	mov	r0, r5
 80149fe:	f7f7 fc9f 	bl	800c340 <rcutils_allocator_is_valid>
 8014a02:	b108      	cbz	r0, 8014a08 <rmw_init_options_init+0x1c>
 8014a04:	68a6      	ldr	r6, [r4, #8]
 8014a06:	b12e      	cbz	r6, 8014a14 <rmw_init_options_init+0x28>
 8014a08:	200b      	movs	r0, #11
 8014a0a:	b003      	add	sp, #12
 8014a0c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014a10:	b004      	add	sp, #16
 8014a12:	4770      	bx	lr
 8014a14:	2200      	movs	r2, #0
 8014a16:	2300      	movs	r3, #0
 8014a18:	e9c4 2300 	strd	r2, r3, [r4]
 8014a1c:	4b20      	ldr	r3, [pc, #128]	@ (8014aa0 <rmw_init_options_init+0xb4>)
 8014a1e:	681b      	ldr	r3, [r3, #0]
 8014a20:	60a3      	str	r3, [r4, #8]
 8014a22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014a24:	f104 0c3c 	add.w	ip, r4, #60	@ 0x3c
 8014a28:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014a2c:	466f      	mov	r7, sp
 8014a2e:	682b      	ldr	r3, [r5, #0]
 8014a30:	f8cc 3000 	str.w	r3, [ip]
 8014a34:	4638      	mov	r0, r7
 8014a36:	63a6      	str	r6, [r4, #56]	@ 0x38
 8014a38:	60e6      	str	r6, [r4, #12]
 8014a3a:	f004 f8a9 	bl	8018b90 <rmw_get_default_security_options>
 8014a3e:	e897 0003 	ldmia.w	r7, {r0, r1}
 8014a42:	f104 0310 	add.w	r3, r4, #16
 8014a46:	e883 0003 	stmia.w	r3, {r0, r1}
 8014a4a:	2203      	movs	r2, #3
 8014a4c:	4815      	ldr	r0, [pc, #84]	@ (8014aa4 <rmw_init_options_init+0xb8>)
 8014a4e:	4916      	ldr	r1, [pc, #88]	@ (8014aa8 <rmw_init_options_init+0xbc>)
 8014a50:	f7f7 ffec 	bl	800ca2c <rmw_uxrce_init_init_options_impl_memory>
 8014a54:	4813      	ldr	r0, [pc, #76]	@ (8014aa4 <rmw_init_options_init+0xb8>)
 8014a56:	f7ff ff3d 	bl	80148d4 <get_memory>
 8014a5a:	b1f0      	cbz	r0, 8014a9a <rmw_init_options_init+0xae>
 8014a5c:	4a13      	ldr	r2, [pc, #76]	@ (8014aac <rmw_init_options_init+0xc0>)
 8014a5e:	6883      	ldr	r3, [r0, #8]
 8014a60:	6851      	ldr	r1, [r2, #4]
 8014a62:	7810      	ldrb	r0, [r2, #0]
 8014a64:	6523      	str	r3, [r4, #80]	@ 0x50
 8014a66:	7418      	strb	r0, [r3, #16]
 8014a68:	6159      	str	r1, [r3, #20]
 8014a6a:	68d1      	ldr	r1, [r2, #12]
 8014a6c:	61d9      	str	r1, [r3, #28]
 8014a6e:	6911      	ldr	r1, [r2, #16]
 8014a70:	6219      	str	r1, [r3, #32]
 8014a72:	6951      	ldr	r1, [r2, #20]
 8014a74:	6892      	ldr	r2, [r2, #8]
 8014a76:	619a      	str	r2, [r3, #24]
 8014a78:	6259      	str	r1, [r3, #36]	@ 0x24
 8014a7a:	f7fa febf 	bl	800f7fc <uxr_nanos>
 8014a7e:	f004 fbc9 	bl	8019214 <srand>
 8014a82:	f004 fbf5 	bl	8019270 <rand>
 8014a86:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8014a88:	6298      	str	r0, [r3, #40]	@ 0x28
 8014a8a:	2800      	cmp	r0, #0
 8014a8c:	d0f9      	beq.n	8014a82 <rmw_init_options_init+0x96>
 8014a8e:	2000      	movs	r0, #0
 8014a90:	b003      	add	sp, #12
 8014a92:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014a96:	b004      	add	sp, #16
 8014a98:	4770      	bx	lr
 8014a9a:	2001      	movs	r0, #1
 8014a9c:	e7b5      	b.n	8014a0a <rmw_init_options_init+0x1e>
 8014a9e:	bf00      	nop
 8014aa0:	0801d3f4 	.word	0x0801d3f4
 8014aa4:	2000c450 	.word	0x2000c450
 8014aa8:	2000c3cc 	.word	0x2000c3cc
 8014aac:	2000c2a0 	.word	0x2000c2a0

08014ab0 <rmw_init_options_copy>:
 8014ab0:	2800      	cmp	r0, #0
 8014ab2:	d03e      	beq.n	8014b32 <rmw_init_options_copy+0x82>
 8014ab4:	b570      	push	{r4, r5, r6, lr}
 8014ab6:	460d      	mov	r5, r1
 8014ab8:	b149      	cbz	r1, 8014ace <rmw_init_options_copy+0x1e>
 8014aba:	4604      	mov	r4, r0
 8014abc:	6880      	ldr	r0, [r0, #8]
 8014abe:	b120      	cbz	r0, 8014aca <rmw_init_options_copy+0x1a>
 8014ac0:	4b21      	ldr	r3, [pc, #132]	@ (8014b48 <rmw_init_options_copy+0x98>)
 8014ac2:	6819      	ldr	r1, [r3, #0]
 8014ac4:	f7eb fb8c 	bl	80001e0 <strcmp>
 8014ac8:	bb78      	cbnz	r0, 8014b2a <rmw_init_options_copy+0x7a>
 8014aca:	68ab      	ldr	r3, [r5, #8]
 8014acc:	b11b      	cbz	r3, 8014ad6 <rmw_init_options_copy+0x26>
 8014ace:	f04f 0c0b 	mov.w	ip, #11
 8014ad2:	4660      	mov	r0, ip
 8014ad4:	bd70      	pop	{r4, r5, r6, pc}
 8014ad6:	2258      	movs	r2, #88	@ 0x58
 8014ad8:	4621      	mov	r1, r4
 8014ada:	4628      	mov	r0, r5
 8014adc:	f104 063c 	add.w	r6, r4, #60	@ 0x3c
 8014ae0:	f005 f8eb 	bl	8019cba <memcpy>
 8014ae4:	4630      	mov	r0, r6
 8014ae6:	f7f7 fc2b 	bl	800c340 <rcutils_allocator_is_valid>
 8014aea:	2800      	cmp	r0, #0
 8014aec:	d0ef      	beq.n	8014ace <rmw_init_options_copy+0x1e>
 8014aee:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014af0:	b138      	cbz	r0, 8014b02 <rmw_init_options_copy+0x52>
 8014af2:	f105 0238 	add.w	r2, r5, #56	@ 0x38
 8014af6:	4631      	mov	r1, r6
 8014af8:	f004 f816 	bl	8018b28 <rmw_enclave_options_copy>
 8014afc:	4684      	mov	ip, r0
 8014afe:	2800      	cmp	r0, #0
 8014b00:	d1e7      	bne.n	8014ad2 <rmw_init_options_copy+0x22>
 8014b02:	4812      	ldr	r0, [pc, #72]	@ (8014b4c <rmw_init_options_copy+0x9c>)
 8014b04:	f7ff fee6 	bl	80148d4 <get_memory>
 8014b08:	b1b8      	cbz	r0, 8014b3a <rmw_init_options_copy+0x8a>
 8014b0a:	6883      	ldr	r3, [r0, #8]
 8014b0c:	652b      	str	r3, [r5, #80]	@ 0x50
 8014b0e:	6d25      	ldr	r5, [r4, #80]	@ 0x50
 8014b10:	3510      	adds	r5, #16
 8014b12:	f103 0410 	add.w	r4, r3, #16
 8014b16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014b18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014b1a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8014b1e:	f04f 0c00 	mov.w	ip, #0
 8014b22:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8014b26:	4660      	mov	r0, ip
 8014b28:	bd70      	pop	{r4, r5, r6, pc}
 8014b2a:	f04f 0c0c 	mov.w	ip, #12
 8014b2e:	4660      	mov	r0, ip
 8014b30:	bd70      	pop	{r4, r5, r6, pc}
 8014b32:	f04f 0c0b 	mov.w	ip, #11
 8014b36:	4660      	mov	r0, ip
 8014b38:	4770      	bx	lr
 8014b3a:	6ba8      	ldr	r0, [r5, #56]	@ 0x38
 8014b3c:	4631      	mov	r1, r6
 8014b3e:	f004 f815 	bl	8018b6c <rmw_enclave_options_fini>
 8014b42:	f04f 0c01 	mov.w	ip, #1
 8014b46:	e7c4      	b.n	8014ad2 <rmw_init_options_copy+0x22>
 8014b48:	0801d3f4 	.word	0x0801d3f4
 8014b4c:	2000c450 	.word	0x2000c450

08014b50 <rmw_init_options_fini>:
 8014b50:	2800      	cmp	r0, #0
 8014b52:	d035      	beq.n	8014bc0 <rmw_init_options_fini+0x70>
 8014b54:	b530      	push	{r4, r5, lr}
 8014b56:	f100 053c 	add.w	r5, r0, #60	@ 0x3c
 8014b5a:	b097      	sub	sp, #92	@ 0x5c
 8014b5c:	4604      	mov	r4, r0
 8014b5e:	4628      	mov	r0, r5
 8014b60:	f7f7 fbee 	bl	800c340 <rcutils_allocator_is_valid>
 8014b64:	b320      	cbz	r0, 8014bb0 <rmw_init_options_fini+0x60>
 8014b66:	68a0      	ldr	r0, [r4, #8]
 8014b68:	b120      	cbz	r0, 8014b74 <rmw_init_options_fini+0x24>
 8014b6a:	4b16      	ldr	r3, [pc, #88]	@ (8014bc4 <rmw_init_options_fini+0x74>)
 8014b6c:	6819      	ldr	r1, [r3, #0]
 8014b6e:	f7eb fb37 	bl	80001e0 <strcmp>
 8014b72:	bb18      	cbnz	r0, 8014bbc <rmw_init_options_fini+0x6c>
 8014b74:	4b14      	ldr	r3, [pc, #80]	@ (8014bc8 <rmw_init_options_fini+0x78>)
 8014b76:	6819      	ldr	r1, [r3, #0]
 8014b78:	b1e9      	cbz	r1, 8014bb6 <rmw_init_options_fini+0x66>
 8014b7a:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8014b7c:	e001      	b.n	8014b82 <rmw_init_options_fini+0x32>
 8014b7e:	6849      	ldr	r1, [r1, #4]
 8014b80:	b1c9      	cbz	r1, 8014bb6 <rmw_init_options_fini+0x66>
 8014b82:	688b      	ldr	r3, [r1, #8]
 8014b84:	429a      	cmp	r2, r3
 8014b86:	d1fa      	bne.n	8014b7e <rmw_init_options_fini+0x2e>
 8014b88:	480f      	ldr	r0, [pc, #60]	@ (8014bc8 <rmw_init_options_fini+0x78>)
 8014b8a:	f7ff feb3 	bl	80148f4 <put_memory>
 8014b8e:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8014b90:	b118      	cbz	r0, 8014b9a <rmw_init_options_fini+0x4a>
 8014b92:	4629      	mov	r1, r5
 8014b94:	f003 ffea 	bl	8018b6c <rmw_enclave_options_fini>
 8014b98:	b940      	cbnz	r0, 8014bac <rmw_init_options_fini+0x5c>
 8014b9a:	4668      	mov	r0, sp
 8014b9c:	f7ff fca6 	bl	80144ec <rmw_get_zero_initialized_init_options>
 8014ba0:	2258      	movs	r2, #88	@ 0x58
 8014ba2:	4669      	mov	r1, sp
 8014ba4:	4620      	mov	r0, r4
 8014ba6:	f005 f888 	bl	8019cba <memcpy>
 8014baa:	2000      	movs	r0, #0
 8014bac:	b017      	add	sp, #92	@ 0x5c
 8014bae:	bd30      	pop	{r4, r5, pc}
 8014bb0:	200b      	movs	r0, #11
 8014bb2:	b017      	add	sp, #92	@ 0x5c
 8014bb4:	bd30      	pop	{r4, r5, pc}
 8014bb6:	2001      	movs	r0, #1
 8014bb8:	b017      	add	sp, #92	@ 0x5c
 8014bba:	bd30      	pop	{r4, r5, pc}
 8014bbc:	200c      	movs	r0, #12
 8014bbe:	e7f5      	b.n	8014bac <rmw_init_options_fini+0x5c>
 8014bc0:	200b      	movs	r0, #11
 8014bc2:	4770      	bx	lr
 8014bc4:	0801d3f4 	.word	0x0801d3f4
 8014bc8:	2000c450 	.word	0x2000c450

08014bcc <rmw_init>:
 8014bcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014bd0:	b083      	sub	sp, #12
 8014bd2:	2800      	cmp	r0, #0
 8014bd4:	f000 80d4 	beq.w	8014d80 <rmw_init+0x1b4>
 8014bd8:	460e      	mov	r6, r1
 8014bda:	2900      	cmp	r1, #0
 8014bdc:	f000 80d0 	beq.w	8014d80 <rmw_init+0x1b4>
 8014be0:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8014be2:	4605      	mov	r5, r0
 8014be4:	2b00      	cmp	r3, #0
 8014be6:	f000 80cb 	beq.w	8014d80 <rmw_init+0x1b4>
 8014bea:	4b77      	ldr	r3, [pc, #476]	@ (8014dc8 <rmw_init+0x1fc>)
 8014bec:	6880      	ldr	r0, [r0, #8]
 8014bee:	681f      	ldr	r7, [r3, #0]
 8014bf0:	b128      	cbz	r0, 8014bfe <rmw_init+0x32>
 8014bf2:	4639      	mov	r1, r7
 8014bf4:	f7eb faf4 	bl	80001e0 <strcmp>
 8014bf8:	2800      	cmp	r0, #0
 8014bfa:	f040 80d3 	bne.w	8014da4 <rmw_init+0x1d8>
 8014bfe:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014c02:	4c72      	ldr	r4, [pc, #456]	@ (8014dcc <rmw_init+0x200>)
 8014c04:	4972      	ldr	r1, [pc, #456]	@ (8014dd0 <rmw_init+0x204>)
 8014c06:	4873      	ldr	r0, [pc, #460]	@ (8014dd4 <rmw_init+0x208>)
 8014c08:	60b7      	str	r7, [r6, #8]
 8014c0a:	e9c6 2300 	strd	r2, r3, [r6]
 8014c0e:	68eb      	ldr	r3, [r5, #12]
 8014c10:	66b3      	str	r3, [r6, #104]	@ 0x68
 8014c12:	2201      	movs	r2, #1
 8014c14:	f7f7 feaa 	bl	800c96c <rmw_uxrce_init_session_memory>
 8014c18:	4620      	mov	r0, r4
 8014c1a:	496f      	ldr	r1, [pc, #444]	@ (8014dd8 <rmw_init+0x20c>)
 8014c1c:	2204      	movs	r2, #4
 8014c1e:	f7f7 fee5 	bl	800c9ec <rmw_uxrce_init_static_input_buffer_memory>
 8014c22:	f04f 0800 	mov.w	r8, #0
 8014c26:	486b      	ldr	r0, [pc, #428]	@ (8014dd4 <rmw_init+0x208>)
 8014c28:	f884 800d 	strb.w	r8, [r4, #13]
 8014c2c:	f7ff fe52 	bl	80148d4 <get_memory>
 8014c30:	2800      	cmp	r0, #0
 8014c32:	f000 80b2 	beq.w	8014d9a <rmw_init+0x1ce>
 8014c36:	6884      	ldr	r4, [r0, #8]
 8014c38:	6d28      	ldr	r0, [r5, #80]	@ 0x50
 8014c3a:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 8014c3c:	f890 c010 	ldrb.w	ip, [r0, #16]
 8014c40:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8014c44:	9101      	str	r1, [sp, #4]
 8014c46:	6a00      	ldr	r0, [r0, #32]
 8014c48:	9000      	str	r0, [sp, #0]
 8014c4a:	f104 0910 	add.w	r9, r4, #16
 8014c4e:	4661      	mov	r1, ip
 8014c50:	4648      	mov	r0, r9
 8014c52:	f001 fed1 	bl	80169f8 <uxr_set_custom_transport_callbacks>
 8014c56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8014c5a:	e9c4 33e3 	strd	r3, r3, [r4, #908]	@ 0x38c
 8014c5e:	f504 5380 	add.w	r3, r4, #4096	@ 0x1000
 8014c62:	f504 725e 	add.w	r2, r4, #888	@ 0x378
 8014c66:	e9c4 22e1 	strd	r2, r2, [r4, #900]	@ 0x384
 8014c6a:	495c      	ldr	r1, [pc, #368]	@ (8014ddc <rmw_init+0x210>)
 8014c6c:	f8c3 8594 	str.w	r8, [r3, #1428]	@ 0x594
 8014c70:	f8c3 8598 	str.w	r8, [r3, #1432]	@ 0x598
 8014c74:	f8c3 859c 	str.w	r8, [r3, #1436]	@ 0x59c
 8014c78:	f8c3 85a0 	str.w	r8, [r3, #1440]	@ 0x5a0
 8014c7c:	4858      	ldr	r0, [pc, #352]	@ (8014de0 <rmw_init+0x214>)
 8014c7e:	e9c4 78da 	strd	r7, r8, [r4, #872]	@ 0x368
 8014c82:	2201      	movs	r2, #1
 8014c84:	66f4      	str	r4, [r6, #108]	@ 0x6c
 8014c86:	f7f7 fe51 	bl	800c92c <rmw_uxrce_init_node_memory>
 8014c8a:	4956      	ldr	r1, [pc, #344]	@ (8014de4 <rmw_init+0x218>)
 8014c8c:	4856      	ldr	r0, [pc, #344]	@ (8014de8 <rmw_init+0x21c>)
 8014c8e:	2205      	movs	r2, #5
 8014c90:	f7f7 fe2c 	bl	800c8ec <rmw_uxrce_init_subscription_memory>
 8014c94:	4955      	ldr	r1, [pc, #340]	@ (8014dec <rmw_init+0x220>)
 8014c96:	4856      	ldr	r0, [pc, #344]	@ (8014df0 <rmw_init+0x224>)
 8014c98:	220a      	movs	r2, #10
 8014c9a:	f7f7 fe07 	bl	800c8ac <rmw_uxrce_init_publisher_memory>
 8014c9e:	4955      	ldr	r1, [pc, #340]	@ (8014df4 <rmw_init+0x228>)
 8014ca0:	4855      	ldr	r0, [pc, #340]	@ (8014df8 <rmw_init+0x22c>)
 8014ca2:	2201      	movs	r2, #1
 8014ca4:	f7f7 fdc2 	bl	800c82c <rmw_uxrce_init_service_memory>
 8014ca8:	4954      	ldr	r1, [pc, #336]	@ (8014dfc <rmw_init+0x230>)
 8014caa:	4855      	ldr	r0, [pc, #340]	@ (8014e00 <rmw_init+0x234>)
 8014cac:	2201      	movs	r2, #1
 8014cae:	f7f7 fddd 	bl	800c86c <rmw_uxrce_init_client_memory>
 8014cb2:	4954      	ldr	r1, [pc, #336]	@ (8014e04 <rmw_init+0x238>)
 8014cb4:	4854      	ldr	r0, [pc, #336]	@ (8014e08 <rmw_init+0x23c>)
 8014cb6:	220f      	movs	r2, #15
 8014cb8:	f7f7 fe78 	bl	800c9ac <rmw_uxrce_init_topic_memory>
 8014cbc:	4953      	ldr	r1, [pc, #332]	@ (8014e0c <rmw_init+0x240>)
 8014cbe:	4854      	ldr	r0, [pc, #336]	@ (8014e10 <rmw_init+0x244>)
 8014cc0:	2203      	movs	r2, #3
 8014cc2:	f7f7 feb3 	bl	800ca2c <rmw_uxrce_init_init_options_impl_memory>
 8014cc6:	4953      	ldr	r1, [pc, #332]	@ (8014e14 <rmw_init+0x248>)
 8014cc8:	4853      	ldr	r0, [pc, #332]	@ (8014e18 <rmw_init+0x24c>)
 8014cca:	2204      	movs	r2, #4
 8014ccc:	f7f7 fece 	bl	800ca6c <rmw_uxrce_init_wait_set_memory>
 8014cd0:	4952      	ldr	r1, [pc, #328]	@ (8014e1c <rmw_init+0x250>)
 8014cd2:	4853      	ldr	r0, [pc, #332]	@ (8014e20 <rmw_init+0x254>)
 8014cd4:	2204      	movs	r2, #4
 8014cd6:	f7f7 fee9 	bl	800caac <rmw_uxrce_init_guard_condition_memory>
 8014cda:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 8014cdc:	6ef0      	ldr	r0, [r6, #108]	@ 0x6c
 8014cde:	4642      	mov	r2, r8
 8014ce0:	f000 fd92 	bl	8015808 <rmw_uxrce_transport_init>
 8014ce4:	4607      	mov	r7, r0
 8014ce6:	2800      	cmp	r0, #0
 8014ce8:	d161      	bne.n	8014dae <rmw_init+0x1e2>
 8014cea:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8014cec:	f504 7528 	add.w	r5, r4, #672	@ 0x2a0
 8014cf0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014cf2:	4628      	mov	r0, r5
 8014cf4:	f504 7122 	add.w	r1, r4, #648	@ 0x288
 8014cf8:	f7f9 fbea 	bl	800e4d0 <uxr_init_session>
 8014cfc:	4628      	mov	r0, r5
 8014cfe:	4949      	ldr	r1, [pc, #292]	@ (8014e24 <rmw_init+0x258>)
 8014d00:	4622      	mov	r2, r4
 8014d02:	f7f9 fc09 	bl	800e518 <uxr_set_topic_callback>
 8014d06:	4628      	mov	r0, r5
 8014d08:	4947      	ldr	r1, [pc, #284]	@ (8014e28 <rmw_init+0x25c>)
 8014d0a:	463a      	mov	r2, r7
 8014d0c:	f7f9 fc00 	bl	800e510 <uxr_set_status_callback>
 8014d10:	4628      	mov	r0, r5
 8014d12:	4946      	ldr	r1, [pc, #280]	@ (8014e2c <rmw_init+0x260>)
 8014d14:	463a      	mov	r2, r7
 8014d16:	f7f9 fc03 	bl	800e520 <uxr_set_request_callback>
 8014d1a:	4628      	mov	r0, r5
 8014d1c:	4944      	ldr	r1, [pc, #272]	@ (8014e30 <rmw_init+0x264>)
 8014d1e:	463a      	mov	r2, r7
 8014d20:	f7f9 fc02 	bl	800e528 <uxr_set_reply_callback>
 8014d24:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8014d28:	2304      	movs	r3, #4
 8014d2a:	0092      	lsls	r2, r2, #2
 8014d2c:	f504 7165 	add.w	r1, r4, #916	@ 0x394
 8014d30:	4628      	mov	r0, r5
 8014d32:	f7f9 fc27 	bl	800e584 <uxr_create_input_reliable_stream>
 8014d36:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8014d3a:	f8c4 0374 	str.w	r0, [r4, #884]	@ 0x374
 8014d3e:	2304      	movs	r3, #4
 8014d40:	0092      	lsls	r2, r2, #2
 8014d42:	f604 3194 	addw	r1, r4, #2964	@ 0xb94
 8014d46:	4628      	mov	r0, r5
 8014d48:	f7f9 fc04 	bl	800e554 <uxr_create_output_reliable_stream>
 8014d4c:	f8c4 0378 	str.w	r0, [r4, #888]	@ 0x378
 8014d50:	4628      	mov	r0, r5
 8014d52:	f7f9 fc11 	bl	800e578 <uxr_create_input_best_effort_stream>
 8014d56:	f504 519c 	add.w	r1, r4, #4992	@ 0x1380
 8014d5a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	@ 0x298
 8014d5e:	f8c4 0380 	str.w	r0, [r4, #896]	@ 0x380
 8014d62:	3114      	adds	r1, #20
 8014d64:	4628      	mov	r0, r5
 8014d66:	f7f9 fbe3 	bl	800e530 <uxr_create_output_best_effort_stream>
 8014d6a:	f8c4 037c 	str.w	r0, [r4, #892]	@ 0x37c
 8014d6e:	4628      	mov	r0, r5
 8014d70:	f7fa f97a 	bl	800f068 <uxr_create_session>
 8014d74:	4605      	mov	r5, r0
 8014d76:	b140      	cbz	r0, 8014d8a <rmw_init+0x1be>
 8014d78:	4638      	mov	r0, r7
 8014d7a:	b003      	add	sp, #12
 8014d7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014d80:	270b      	movs	r7, #11
 8014d82:	4638      	mov	r0, r7
 8014d84:	b003      	add	sp, #12
 8014d86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014d8a:	4648      	mov	r0, r9
 8014d8c:	f001 fe76 	bl	8016a7c <uxr_close_custom_transport>
 8014d90:	4810      	ldr	r0, [pc, #64]	@ (8014dd4 <rmw_init+0x208>)
 8014d92:	4621      	mov	r1, r4
 8014d94:	f7ff fdae 	bl	80148f4 <put_memory>
 8014d98:	66f5      	str	r5, [r6, #108]	@ 0x6c
 8014d9a:	2701      	movs	r7, #1
 8014d9c:	4638      	mov	r0, r7
 8014d9e:	b003      	add	sp, #12
 8014da0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014da4:	270c      	movs	r7, #12
 8014da6:	4638      	mov	r0, r7
 8014da8:	b003      	add	sp, #12
 8014daa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014dae:	4648      	mov	r0, r9
 8014db0:	f001 fe64 	bl	8016a7c <uxr_close_custom_transport>
 8014db4:	4807      	ldr	r0, [pc, #28]	@ (8014dd4 <rmw_init+0x208>)
 8014db6:	4621      	mov	r1, r4
 8014db8:	f7ff fd9c 	bl	80148f4 <put_memory>
 8014dbc:	4638      	mov	r0, r7
 8014dbe:	f8c6 806c 	str.w	r8, [r6, #108]	@ 0x6c
 8014dc2:	b003      	add	sp, #12
 8014dc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014dc8:	0801d3f4 	.word	0x0801d3f4
 8014dcc:	2000e560 	.word	0x2000e560
 8014dd0:	2000f658 	.word	0x2000f658
 8014dd4:	20010c00 	.word	0x20010c00
 8014dd8:	2000c460 	.word	0x2000c460
 8014ddc:	2000f5a0 	.word	0x2000f5a0
 8014de0:	2000f644 	.word	0x2000f644
 8014de4:	2000e8d8 	.word	0x2000e8d8
 8014de8:	2000ed10 	.word	0x2000ed10
 8014dec:	2000ed20 	.word	0x2000ed20
 8014df0:	2000f590 	.word	0x2000f590
 8014df4:	2000e800 	.word	0x2000e800
 8014df8:	2000e8c8 	.word	0x2000e8c8
 8014dfc:	2000e728 	.word	0x2000e728
 8014e00:	2000e7f0 	.word	0x2000e7f0
 8014e04:	2000e570 	.word	0x2000e570
 8014e08:	2000e714 	.word	0x2000e714
 8014e0c:	2000c3cc 	.word	0x2000c3cc
 8014e10:	2000c450 	.word	0x2000c450
 8014e14:	2000c34c 	.word	0x2000c34c
 8014e18:	2000c3bc 	.word	0x2000c3bc
 8014e1c:	2000c2bc 	.word	0x2000c2bc
 8014e20:	2000c33c 	.word	0x2000c33c
 8014e24:	08018ba1 	.word	0x08018ba1
 8014e28:	08018b99 	.word	0x08018b99
 8014e2c:	08018c39 	.word	0x08018c39
 8014e30:	08018cd5 	.word	0x08018cd5

08014e34 <rmw_context_fini>:
 8014e34:	4b17      	ldr	r3, [pc, #92]	@ (8014e94 <rmw_context_fini+0x60>)
 8014e36:	b570      	push	{r4, r5, r6, lr}
 8014e38:	681c      	ldr	r4, [r3, #0]
 8014e3a:	4605      	mov	r5, r0
 8014e3c:	6ec0      	ldr	r0, [r0, #108]	@ 0x6c
 8014e3e:	b33c      	cbz	r4, 8014e90 <rmw_context_fini+0x5c>
 8014e40:	2600      	movs	r6, #0
 8014e42:	e9d4 4301 	ldrd	r4, r3, [r4, #4]
 8014e46:	691a      	ldr	r2, [r3, #16]
 8014e48:	4282      	cmp	r2, r0
 8014e4a:	d018      	beq.n	8014e7e <rmw_context_fini+0x4a>
 8014e4c:	2c00      	cmp	r4, #0
 8014e4e:	d1f8      	bne.n	8014e42 <rmw_context_fini+0xe>
 8014e50:	b188      	cbz	r0, 8014e76 <rmw_context_fini+0x42>
 8014e52:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014e56:	789b      	ldrb	r3, [r3, #2]
 8014e58:	2b01      	cmp	r3, #1
 8014e5a:	bf14      	ite	ne
 8014e5c:	210a      	movne	r1, #10
 8014e5e:	2100      	moveq	r1, #0
 8014e60:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014e64:	f7fa f8d8 	bl	800f018 <uxr_delete_session_retries>
 8014e68:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8014e6a:	f7f7 fe3f 	bl	800caec <rmw_uxrce_fini_session_memory>
 8014e6e:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8014e70:	3010      	adds	r0, #16
 8014e72:	f001 fe03 	bl	8016a7c <uxr_close_custom_transport>
 8014e76:	2300      	movs	r3, #0
 8014e78:	66eb      	str	r3, [r5, #108]	@ 0x6c
 8014e7a:	4630      	mov	r0, r6
 8014e7c:	bd70      	pop	{r4, r5, r6, pc}
 8014e7e:	f103 0018 	add.w	r0, r3, #24
 8014e82:	f000 f911 	bl	80150a8 <rmw_destroy_node>
 8014e86:	4606      	mov	r6, r0
 8014e88:	6ee8      	ldr	r0, [r5, #108]	@ 0x6c
 8014e8a:	2c00      	cmp	r4, #0
 8014e8c:	d1d9      	bne.n	8014e42 <rmw_context_fini+0xe>
 8014e8e:	e7df      	b.n	8014e50 <rmw_context_fini+0x1c>
 8014e90:	4626      	mov	r6, r4
 8014e92:	e7dd      	b.n	8014e50 <rmw_context_fini+0x1c>
 8014e94:	2000f644 	.word	0x2000f644

08014e98 <create_topic>:
 8014e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e9c:	4604      	mov	r4, r0
 8014e9e:	b084      	sub	sp, #16
 8014ea0:	4824      	ldr	r0, [pc, #144]	@ (8014f34 <create_topic+0x9c>)
 8014ea2:	460f      	mov	r7, r1
 8014ea4:	4616      	mov	r6, r2
 8014ea6:	f7ff fd15 	bl	80148d4 <get_memory>
 8014eaa:	2800      	cmp	r0, #0
 8014eac:	d03c      	beq.n	8014f28 <create_topic+0x90>
 8014eae:	6923      	ldr	r3, [r4, #16]
 8014eb0:	6885      	ldr	r5, [r0, #8]
 8014eb2:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8014f3c <create_topic+0xa4>
 8014eb6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014eba:	e9c5 6405 	strd	r6, r4, [r5, #20]
 8014ebe:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	@ 0x596
 8014ec2:	1c42      	adds	r2, r0, #1
 8014ec4:	2102      	movs	r1, #2
 8014ec6:	f8a3 2596 	strh.w	r2, [r3, #1430]	@ 0x596
 8014eca:	f7f9 fa43 	bl	800e354 <uxr_object_id>
 8014ece:	223c      	movs	r2, #60	@ 0x3c
 8014ed0:	6128      	str	r0, [r5, #16]
 8014ed2:	4641      	mov	r1, r8
 8014ed4:	4638      	mov	r0, r7
 8014ed6:	f7f7 fff5 	bl	800cec4 <generate_topic_name>
 8014eda:	b310      	cbz	r0, 8014f22 <create_topic+0x8a>
 8014edc:	4f16      	ldr	r7, [pc, #88]	@ (8014f38 <create_topic+0xa0>)
 8014ede:	4630      	mov	r0, r6
 8014ee0:	2264      	movs	r2, #100	@ 0x64
 8014ee2:	4639      	mov	r1, r7
 8014ee4:	f7f7 ffbe 	bl	800ce64 <generate_type_name>
 8014ee8:	b1d8      	cbz	r0, 8014f22 <create_topic+0x8a>
 8014eea:	6920      	ldr	r0, [r4, #16]
 8014eec:	2306      	movs	r3, #6
 8014eee:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8014ef2:	f8cd 8000 	str.w	r8, [sp]
 8014ef6:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8014efa:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014efe:	6811      	ldr	r1, [r2, #0]
 8014f00:	6963      	ldr	r3, [r4, #20]
 8014f02:	692a      	ldr	r2, [r5, #16]
 8014f04:	f7f9 f8ca 	bl	800e09c <uxr_buffer_create_topic_bin>
 8014f08:	4602      	mov	r2, r0
 8014f0a:	6920      	ldr	r0, [r4, #16]
 8014f0c:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8014f10:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8014f14:	f7f7 ff6a 	bl	800cdec <run_xrce_session>
 8014f18:	b118      	cbz	r0, 8014f22 <create_topic+0x8a>
 8014f1a:	4628      	mov	r0, r5
 8014f1c:	b004      	add	sp, #16
 8014f1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f22:	4628      	mov	r0, r5
 8014f24:	f7f7 fe58 	bl	800cbd8 <rmw_uxrce_fini_topic_memory>
 8014f28:	2500      	movs	r5, #0
 8014f2a:	4628      	mov	r0, r5
 8014f2c:	b004      	add	sp, #16
 8014f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f32:	bf00      	nop
 8014f34:	2000e714 	.word	0x2000e714
 8014f38:	20010e0c 	.word	0x20010e0c
 8014f3c:	20010e70 	.word	0x20010e70

08014f40 <destroy_topic>:
 8014f40:	b538      	push	{r3, r4, r5, lr}
 8014f42:	6984      	ldr	r4, [r0, #24]
 8014f44:	b1d4      	cbz	r4, 8014f7c <destroy_topic+0x3c>
 8014f46:	4605      	mov	r5, r0
 8014f48:	6920      	ldr	r0, [r4, #16]
 8014f4a:	692a      	ldr	r2, [r5, #16]
 8014f4c:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8014f50:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8014f54:	6819      	ldr	r1, [r3, #0]
 8014f56:	f7f9 f825 	bl	800dfa4 <uxr_buffer_delete_entity>
 8014f5a:	4602      	mov	r2, r0
 8014f5c:	6920      	ldr	r0, [r4, #16]
 8014f5e:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8014f62:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8014f66:	f7f7 ff41 	bl	800cdec <run_xrce_session>
 8014f6a:	f080 0401 	eor.w	r4, r0, #1
 8014f6e:	b2e4      	uxtb	r4, r4
 8014f70:	4628      	mov	r0, r5
 8014f72:	0064      	lsls	r4, r4, #1
 8014f74:	f7f7 fe30 	bl	800cbd8 <rmw_uxrce_fini_topic_memory>
 8014f78:	4620      	mov	r0, r4
 8014f7a:	bd38      	pop	{r3, r4, r5, pc}
 8014f7c:	2401      	movs	r4, #1
 8014f7e:	4620      	mov	r0, r4
 8014f80:	bd38      	pop	{r3, r4, r5, pc}
 8014f82:	bf00      	nop

08014f84 <create_node>:
 8014f84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014f88:	b083      	sub	sp, #12
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	d063      	beq.n	8015056 <create_node+0xd2>
 8014f8e:	4606      	mov	r6, r0
 8014f90:	4836      	ldr	r0, [pc, #216]	@ (801506c <create_node+0xe8>)
 8014f92:	460f      	mov	r7, r1
 8014f94:	4690      	mov	r8, r2
 8014f96:	461d      	mov	r5, r3
 8014f98:	f7ff fc9c 	bl	80148d4 <get_memory>
 8014f9c:	2800      	cmp	r0, #0
 8014f9e:	d05a      	beq.n	8015056 <create_node+0xd2>
 8014fa0:	6884      	ldr	r4, [r0, #8]
 8014fa2:	6eeb      	ldr	r3, [r5, #108]	@ 0x6c
 8014fa4:	6123      	str	r3, [r4, #16]
 8014fa6:	f7ff fd1b 	bl	80149e0 <rmw_get_implementation_identifier>
 8014faa:	f104 092c 	add.w	r9, r4, #44	@ 0x2c
 8014fae:	e9c4 0406 	strd	r0, r4, [r4, #24]
 8014fb2:	f8c4 9020 	str.w	r9, [r4, #32]
 8014fb6:	4630      	mov	r0, r6
 8014fb8:	f7eb f972 	bl	80002a0 <strlen>
 8014fbc:	1c42      	adds	r2, r0, #1
 8014fbe:	2a3c      	cmp	r2, #60	@ 0x3c
 8014fc0:	f104 0518 	add.w	r5, r4, #24
 8014fc4:	d844      	bhi.n	8015050 <create_node+0xcc>
 8014fc6:	4648      	mov	r0, r9
 8014fc8:	4631      	mov	r1, r6
 8014fca:	f104 0968 	add.w	r9, r4, #104	@ 0x68
 8014fce:	f004 fe74 	bl	8019cba <memcpy>
 8014fd2:	f8c4 9024 	str.w	r9, [r4, #36]	@ 0x24
 8014fd6:	4638      	mov	r0, r7
 8014fd8:	f7eb f962 	bl	80002a0 <strlen>
 8014fdc:	1c42      	adds	r2, r0, #1
 8014fde:	2a3c      	cmp	r2, #60	@ 0x3c
 8014fe0:	d836      	bhi.n	8015050 <create_node+0xcc>
 8014fe2:	4639      	mov	r1, r7
 8014fe4:	4648      	mov	r0, r9
 8014fe6:	f004 fe68 	bl	8019cba <memcpy>
 8014fea:	6923      	ldr	r3, [r4, #16]
 8014fec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8014ff0:	2101      	movs	r1, #1
 8014ff2:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	@ 0x594
 8014ff6:	1842      	adds	r2, r0, r1
 8014ff8:	f8a3 2594 	strh.w	r2, [r3, #1428]	@ 0x594
 8014ffc:	f7f9 f9aa 	bl	800e354 <uxr_object_id>
 8015000:	6160      	str	r0, [r4, #20]
 8015002:	783b      	ldrb	r3, [r7, #0]
 8015004:	2b2f      	cmp	r3, #47	@ 0x2f
 8015006:	d128      	bne.n	801505a <create_node+0xd6>
 8015008:	787b      	ldrb	r3, [r7, #1]
 801500a:	bb33      	cbnz	r3, 801505a <create_node+0xd6>
 801500c:	4a18      	ldr	r2, [pc, #96]	@ (8015070 <create_node+0xec>)
 801500e:	4819      	ldr	r0, [pc, #100]	@ (8015074 <create_node+0xf0>)
 8015010:	4633      	mov	r3, r6
 8015012:	213c      	movs	r1, #60	@ 0x3c
 8015014:	f004 fba4 	bl	8019760 <sniprintf>
 8015018:	6920      	ldr	r0, [r4, #16]
 801501a:	4916      	ldr	r1, [pc, #88]	@ (8015074 <create_node+0xf0>)
 801501c:	f8d0 2384 	ldr.w	r2, [r0, #900]	@ 0x384
 8015020:	9100      	str	r1, [sp, #0]
 8015022:	2106      	movs	r1, #6
 8015024:	9101      	str	r1, [sp, #4]
 8015026:	6811      	ldr	r1, [r2, #0]
 8015028:	6962      	ldr	r2, [r4, #20]
 801502a:	fa1f f388 	uxth.w	r3, r8
 801502e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015032:	f7f9 f801 	bl	800e038 <uxr_buffer_create_participant_bin>
 8015036:	4602      	mov	r2, r0
 8015038:	6920      	ldr	r0, [r4, #16]
 801503a:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 801503e:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8015042:	f7f7 fed3 	bl	800cdec <run_xrce_session>
 8015046:	b118      	cbz	r0, 8015050 <create_node+0xcc>
 8015048:	4628      	mov	r0, r5
 801504a:	b003      	add	sp, #12
 801504c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015050:	4628      	mov	r0, r5
 8015052:	f7f7 fd51 	bl	800caf8 <rmw_uxrce_fini_node_memory>
 8015056:	2500      	movs	r5, #0
 8015058:	e7f6      	b.n	8015048 <create_node+0xc4>
 801505a:	4a07      	ldr	r2, [pc, #28]	@ (8015078 <create_node+0xf4>)
 801505c:	9600      	str	r6, [sp, #0]
 801505e:	463b      	mov	r3, r7
 8015060:	213c      	movs	r1, #60	@ 0x3c
 8015062:	4804      	ldr	r0, [pc, #16]	@ (8015074 <create_node+0xf0>)
 8015064:	f004 fb7c 	bl	8019760 <sniprintf>
 8015068:	e7d6      	b.n	8015018 <create_node+0x94>
 801506a:	bf00      	nop
 801506c:	2000f644 	.word	0x2000f644
 8015070:	0801c548 	.word	0x0801c548
 8015074:	20010eac 	.word	0x20010eac
 8015078:	0801c748 	.word	0x0801c748

0801507c <rmw_create_node>:
 801507c:	b191      	cbz	r1, 80150a4 <rmw_create_node+0x28>
 801507e:	b410      	push	{r4}
 8015080:	4614      	mov	r4, r2
 8015082:	780a      	ldrb	r2, [r1, #0]
 8015084:	4603      	mov	r3, r0
 8015086:	4608      	mov	r0, r1
 8015088:	b142      	cbz	r2, 801509c <rmw_create_node+0x20>
 801508a:	b13c      	cbz	r4, 801509c <rmw_create_node+0x20>
 801508c:	7822      	ldrb	r2, [r4, #0]
 801508e:	b12a      	cbz	r2, 801509c <rmw_create_node+0x20>
 8015090:	4621      	mov	r1, r4
 8015092:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8015094:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015098:	f7ff bf74 	b.w	8014f84 <create_node>
 801509c:	2000      	movs	r0, #0
 801509e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80150a2:	4770      	bx	lr
 80150a4:	2000      	movs	r0, #0
 80150a6:	4770      	bx	lr

080150a8 <rmw_destroy_node>:
 80150a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150aa:	b328      	cbz	r0, 80150f8 <rmw_destroy_node+0x50>
 80150ac:	4607      	mov	r7, r0
 80150ae:	6800      	ldr	r0, [r0, #0]
 80150b0:	b120      	cbz	r0, 80150bc <rmw_destroy_node+0x14>
 80150b2:	4b36      	ldr	r3, [pc, #216]	@ (801518c <rmw_destroy_node+0xe4>)
 80150b4:	6819      	ldr	r1, [r3, #0]
 80150b6:	f7eb f893 	bl	80001e0 <strcmp>
 80150ba:	b9e8      	cbnz	r0, 80150f8 <rmw_destroy_node+0x50>
 80150bc:	687d      	ldr	r5, [r7, #4]
 80150be:	b1dd      	cbz	r5, 80150f8 <rmw_destroy_node+0x50>
 80150c0:	4b33      	ldr	r3, [pc, #204]	@ (8015190 <rmw_destroy_node+0xe8>)
 80150c2:	681c      	ldr	r4, [r3, #0]
 80150c4:	2c00      	cmp	r4, #0
 80150c6:	d05f      	beq.n	8015188 <rmw_destroy_node+0xe0>
 80150c8:	2600      	movs	r6, #0
 80150ca:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80150ce:	f8d1 3080 	ldr.w	r3, [r1, #128]	@ 0x80
 80150d2:	429d      	cmp	r5, r3
 80150d4:	d013      	beq.n	80150fe <rmw_destroy_node+0x56>
 80150d6:	2c00      	cmp	r4, #0
 80150d8:	d1f7      	bne.n	80150ca <rmw_destroy_node+0x22>
 80150da:	4b2e      	ldr	r3, [pc, #184]	@ (8015194 <rmw_destroy_node+0xec>)
 80150dc:	681c      	ldr	r4, [r3, #0]
 80150de:	b1c4      	cbz	r4, 8015112 <rmw_destroy_node+0x6a>
 80150e0:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 80150e4:	6a0b      	ldr	r3, [r1, #32]
 80150e6:	429d      	cmp	r5, r3
 80150e8:	d1f9      	bne.n	80150de <rmw_destroy_node+0x36>
 80150ea:	317c      	adds	r1, #124	@ 0x7c
 80150ec:	4638      	mov	r0, r7
 80150ee:	f000 fad9 	bl	80156a4 <rmw_destroy_subscription>
 80150f2:	2801      	cmp	r0, #1
 80150f4:	4606      	mov	r6, r0
 80150f6:	d1f2      	bne.n	80150de <rmw_destroy_node+0x36>
 80150f8:	2601      	movs	r6, #1
 80150fa:	4630      	mov	r0, r6
 80150fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80150fe:	3184      	adds	r1, #132	@ 0x84
 8015100:	4638      	mov	r0, r7
 8015102:	f7f7 fb21 	bl	800c748 <rmw_destroy_publisher>
 8015106:	2801      	cmp	r0, #1
 8015108:	4606      	mov	r6, r0
 801510a:	d0f5      	beq.n	80150f8 <rmw_destroy_node+0x50>
 801510c:	2c00      	cmp	r4, #0
 801510e:	d1dc      	bne.n	80150ca <rmw_destroy_node+0x22>
 8015110:	e7e3      	b.n	80150da <rmw_destroy_node+0x32>
 8015112:	4b21      	ldr	r3, [pc, #132]	@ (8015198 <rmw_destroy_node+0xf0>)
 8015114:	681c      	ldr	r4, [r3, #0]
 8015116:	b16c      	cbz	r4, 8015134 <rmw_destroy_node+0x8c>
 8015118:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801511c:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 801511e:	429d      	cmp	r5, r3
 8015120:	d1f9      	bne.n	8015116 <rmw_destroy_node+0x6e>
 8015122:	317c      	adds	r1, #124	@ 0x7c
 8015124:	4638      	mov	r0, r7
 8015126:	f000 f98b 	bl	8015440 <rmw_destroy_service>
 801512a:	2801      	cmp	r0, #1
 801512c:	4606      	mov	r6, r0
 801512e:	d0e3      	beq.n	80150f8 <rmw_destroy_node+0x50>
 8015130:	2c00      	cmp	r4, #0
 8015132:	d1f1      	bne.n	8015118 <rmw_destroy_node+0x70>
 8015134:	4b19      	ldr	r3, [pc, #100]	@ (801519c <rmw_destroy_node+0xf4>)
 8015136:	681c      	ldr	r4, [r3, #0]
 8015138:	b16c      	cbz	r4, 8015156 <rmw_destroy_node+0xae>
 801513a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 801513e:	6f8b      	ldr	r3, [r1, #120]	@ 0x78
 8015140:	429d      	cmp	r5, r3
 8015142:	d1f9      	bne.n	8015138 <rmw_destroy_node+0x90>
 8015144:	317c      	adds	r1, #124	@ 0x7c
 8015146:	4638      	mov	r0, r7
 8015148:	f7ff fbe8 	bl	801491c <rmw_destroy_client>
 801514c:	2801      	cmp	r0, #1
 801514e:	4606      	mov	r6, r0
 8015150:	d0d2      	beq.n	80150f8 <rmw_destroy_node+0x50>
 8015152:	2c00      	cmp	r4, #0
 8015154:	d1f1      	bne.n	801513a <rmw_destroy_node+0x92>
 8015156:	6928      	ldr	r0, [r5, #16]
 8015158:	696a      	ldr	r2, [r5, #20]
 801515a:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801515e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015162:	6819      	ldr	r1, [r3, #0]
 8015164:	f7f8 ff1e 	bl	800dfa4 <uxr_buffer_delete_entity>
 8015168:	4602      	mov	r2, r0
 801516a:	6928      	ldr	r0, [r5, #16]
 801516c:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8015170:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8015174:	f7f7 fe3a 	bl	800cdec <run_xrce_session>
 8015178:	2800      	cmp	r0, #0
 801517a:	bf08      	it	eq
 801517c:	2602      	moveq	r6, #2
 801517e:	4638      	mov	r0, r7
 8015180:	f7f7 fcba 	bl	800caf8 <rmw_uxrce_fini_node_memory>
 8015184:	4630      	mov	r0, r6
 8015186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015188:	4626      	mov	r6, r4
 801518a:	e7a6      	b.n	80150da <rmw_destroy_node+0x32>
 801518c:	0801d3f4 	.word	0x0801d3f4
 8015190:	2000f590 	.word	0x2000f590
 8015194:	2000ed10 	.word	0x2000ed10
 8015198:	2000e8c8 	.word	0x2000e8c8
 801519c:	2000e7f0 	.word	0x2000e7f0

080151a0 <rmw_node_get_graph_guard_condition>:
 80151a0:	6843      	ldr	r3, [r0, #4]
 80151a2:	6918      	ldr	r0, [r3, #16]
 80151a4:	f500 705a 	add.w	r0, r0, #872	@ 0x368
 80151a8:	4770      	bx	lr
 80151aa:	bf00      	nop

080151ac <rmw_send_request>:
 80151ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151b0:	4604      	mov	r4, r0
 80151b2:	6800      	ldr	r0, [r0, #0]
 80151b4:	b08a      	sub	sp, #40	@ 0x28
 80151b6:	460e      	mov	r6, r1
 80151b8:	4615      	mov	r5, r2
 80151ba:	b128      	cbz	r0, 80151c8 <rmw_send_request+0x1c>
 80151bc:	4b1e      	ldr	r3, [pc, #120]	@ (8015238 <rmw_send_request+0x8c>)
 80151be:	6819      	ldr	r1, [r3, #0]
 80151c0:	f7eb f80e 	bl	80001e0 <strcmp>
 80151c4:	2800      	cmp	r0, #0
 80151c6:	d133      	bne.n	8015230 <rmw_send_request+0x84>
 80151c8:	6864      	ldr	r4, [r4, #4]
 80151ca:	6963      	ldr	r3, [r4, #20]
 80151cc:	6fa7      	ldr	r7, [r4, #120]	@ 0x78
 80151ce:	689b      	ldr	r3, [r3, #8]
 80151d0:	4798      	blx	r3
 80151d2:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80151d6:	4630      	mov	r0, r6
 80151d8:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80151dc:	4798      	blx	r3
 80151de:	693b      	ldr	r3, [r7, #16]
 80151e0:	9000      	str	r0, [sp, #0]
 80151e2:	6922      	ldr	r2, [r4, #16]
 80151e4:	6f21      	ldr	r1, [r4, #112]	@ 0x70
 80151e6:	f503 7028 	add.w	r0, r3, #672	@ 0x2a0
 80151ea:	ab02      	add	r3, sp, #8
 80151ec:	f7fa fba8 	bl	800f940 <uxr_prepare_output_stream>
 80151f0:	2300      	movs	r3, #0
 80151f2:	6028      	str	r0, [r5, #0]
 80151f4:	606b      	str	r3, [r5, #4]
 80151f6:	b190      	cbz	r0, 801521e <rmw_send_request+0x72>
 80151f8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80151fc:	a902      	add	r1, sp, #8
 80151fe:	4630      	mov	r0, r6
 8015200:	4798      	blx	r3
 8015202:	f894 3072 	ldrb.w	r3, [r4, #114]	@ 0x72
 8015206:	6938      	ldr	r0, [r7, #16]
 8015208:	2b01      	cmp	r3, #1
 801520a:	d00c      	beq.n	8015226 <rmw_send_request+0x7a>
 801520c:	6f61      	ldr	r1, [r4, #116]	@ 0x74
 801520e:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015212:	f7f9 fd65 	bl	800ece0 <uxr_run_session_until_confirm_delivery>
 8015216:	2000      	movs	r0, #0
 8015218:	b00a      	add	sp, #40	@ 0x28
 801521a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801521e:	2001      	movs	r0, #1
 8015220:	b00a      	add	sp, #40	@ 0x28
 8015222:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015226:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801522a:	f7f9 f9c1 	bl	800e5b0 <uxr_flash_output_streams>
 801522e:	e7f2      	b.n	8015216 <rmw_send_request+0x6a>
 8015230:	200c      	movs	r0, #12
 8015232:	b00a      	add	sp, #40	@ 0x28
 8015234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015238:	0801d3f4 	.word	0x0801d3f4

0801523c <rmw_take_request>:
 801523c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015240:	4605      	mov	r5, r0
 8015242:	6800      	ldr	r0, [r0, #0]
 8015244:	b089      	sub	sp, #36	@ 0x24
 8015246:	460c      	mov	r4, r1
 8015248:	4690      	mov	r8, r2
 801524a:	461e      	mov	r6, r3
 801524c:	b128      	cbz	r0, 801525a <rmw_take_request+0x1e>
 801524e:	4b28      	ldr	r3, [pc, #160]	@ (80152f0 <rmw_take_request+0xb4>)
 8015250:	6819      	ldr	r1, [r3, #0]
 8015252:	f7ea ffc5 	bl	80001e0 <strcmp>
 8015256:	2800      	cmp	r0, #0
 8015258:	d146      	bne.n	80152e8 <rmw_take_request+0xac>
 801525a:	b10e      	cbz	r6, 8015260 <rmw_take_request+0x24>
 801525c:	2300      	movs	r3, #0
 801525e:	7033      	strb	r3, [r6, #0]
 8015260:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8015264:	f7f7 fd44 	bl	800ccf0 <rmw_uxrce_clean_expired_static_input_buffer>
 8015268:	4648      	mov	r0, r9
 801526a:	f7f7 fd19 	bl	800cca0 <rmw_uxrce_find_static_input_buffer_by_owner>
 801526e:	4607      	mov	r7, r0
 8015270:	b3b0      	cbz	r0, 80152e0 <rmw_take_request+0xa4>
 8015272:	6885      	ldr	r5, [r0, #8]
 8015274:	f8d5 3838 	ldr.w	r3, [r5, #2104]	@ 0x838
 8015278:	f8d5 283c 	ldr.w	r2, [r5, #2108]	@ 0x83c
 801527c:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8015280:	f895 3837 	ldrb.w	r3, [r5, #2103]	@ 0x837
 8015284:	7423      	strb	r3, [r4, #16]
 8015286:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	@ 0x834
 801528a:	f895 2836 	ldrb.w	r2, [r5, #2102]	@ 0x836
 801528e:	74e2      	strb	r2, [r4, #19]
 8015290:	f8a4 3011 	strh.w	r3, [r4, #17]
 8015294:	f8d5 2828 	ldr.w	r2, [r5, #2088]	@ 0x828
 8015298:	f8d5 382c 	ldr.w	r3, [r5, #2092]	@ 0x82c
 801529c:	f8d5 1830 	ldr.w	r1, [r5, #2096]	@ 0x830
 80152a0:	61e1      	str	r1, [r4, #28]
 80152a2:	6162      	str	r2, [r4, #20]
 80152a4:	61a3      	str	r3, [r4, #24]
 80152a6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80152aa:	689b      	ldr	r3, [r3, #8]
 80152ac:	4798      	blx	r3
 80152ae:	6844      	ldr	r4, [r0, #4]
 80152b0:	f8d5 2810 	ldr.w	r2, [r5, #2064]	@ 0x810
 80152b4:	f105 0110 	add.w	r1, r5, #16
 80152b8:	4668      	mov	r0, sp
 80152ba:	f7f5 fe79 	bl	800afb0 <ucdr_init_buffer>
 80152be:	68e3      	ldr	r3, [r4, #12]
 80152c0:	4641      	mov	r1, r8
 80152c2:	4668      	mov	r0, sp
 80152c4:	4798      	blx	r3
 80152c6:	4639      	mov	r1, r7
 80152c8:	4604      	mov	r4, r0
 80152ca:	480a      	ldr	r0, [pc, #40]	@ (80152f4 <rmw_take_request+0xb8>)
 80152cc:	f7ff fb12 	bl	80148f4 <put_memory>
 80152d0:	b106      	cbz	r6, 80152d4 <rmw_take_request+0x98>
 80152d2:	7034      	strb	r4, [r6, #0]
 80152d4:	f084 0001 	eor.w	r0, r4, #1
 80152d8:	b2c0      	uxtb	r0, r0
 80152da:	b009      	add	sp, #36	@ 0x24
 80152dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80152e0:	2001      	movs	r0, #1
 80152e2:	b009      	add	sp, #36	@ 0x24
 80152e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80152e8:	200c      	movs	r0, #12
 80152ea:	b009      	add	sp, #36	@ 0x24
 80152ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80152f0:	0801d3f4 	.word	0x0801d3f4
 80152f4:	2000e560 	.word	0x2000e560

080152f8 <rmw_send_response>:
 80152f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80152fa:	4605      	mov	r5, r0
 80152fc:	6800      	ldr	r0, [r0, #0]
 80152fe:	b091      	sub	sp, #68	@ 0x44
 8015300:	460c      	mov	r4, r1
 8015302:	4616      	mov	r6, r2
 8015304:	b128      	cbz	r0, 8015312 <rmw_send_response+0x1a>
 8015306:	4b28      	ldr	r3, [pc, #160]	@ (80153a8 <rmw_send_response+0xb0>)
 8015308:	6819      	ldr	r1, [r3, #0]
 801530a:	f7ea ff69 	bl	80001e0 <strcmp>
 801530e:	2800      	cmp	r0, #0
 8015310:	d141      	bne.n	8015396 <rmw_send_response+0x9e>
 8015312:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 8015316:	9306      	str	r3, [sp, #24]
 8015318:	4623      	mov	r3, r4
 801531a:	9207      	str	r2, [sp, #28]
 801531c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015320:	686d      	ldr	r5, [r5, #4]
 8015322:	789b      	ldrb	r3, [r3, #2]
 8015324:	68a1      	ldr	r1, [r4, #8]
 8015326:	f88d 2017 	strb.w	r2, [sp, #23]
 801532a:	f88d 3016 	strb.w	r3, [sp, #22]
 801532e:	68e2      	ldr	r2, [r4, #12]
 8015330:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8015334:	6860      	ldr	r0, [r4, #4]
 8015336:	f8ad 3014 	strh.w	r3, [sp, #20]
 801533a:	ab02      	add	r3, sp, #8
 801533c:	c307      	stmia	r3!, {r0, r1, r2}
 801533e:	696b      	ldr	r3, [r5, #20]
 8015340:	6faf      	ldr	r7, [r5, #120]	@ 0x78
 8015342:	68db      	ldr	r3, [r3, #12]
 8015344:	4798      	blx	r3
 8015346:	6844      	ldr	r4, [r0, #4]
 8015348:	4630      	mov	r0, r6
 801534a:	6923      	ldr	r3, [r4, #16]
 801534c:	4798      	blx	r3
 801534e:	f100 0318 	add.w	r3, r0, #24
 8015352:	6938      	ldr	r0, [r7, #16]
 8015354:	9300      	str	r3, [sp, #0]
 8015356:	692a      	ldr	r2, [r5, #16]
 8015358:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 801535a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801535e:	ab08      	add	r3, sp, #32
 8015360:	f7fa faee 	bl	800f940 <uxr_prepare_output_stream>
 8015364:	b910      	cbnz	r0, 801536c <rmw_send_response+0x74>
 8015366:	2001      	movs	r0, #1
 8015368:	b011      	add	sp, #68	@ 0x44
 801536a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801536c:	a902      	add	r1, sp, #8
 801536e:	a808      	add	r0, sp, #32
 8015370:	f7fb fc04 	bl	8010b7c <uxr_serialize_SampleIdentity>
 8015374:	68a3      	ldr	r3, [r4, #8]
 8015376:	a908      	add	r1, sp, #32
 8015378:	4630      	mov	r0, r6
 801537a:	4798      	blx	r3
 801537c:	f895 3072 	ldrb.w	r3, [r5, #114]	@ 0x72
 8015380:	6938      	ldr	r0, [r7, #16]
 8015382:	2b01      	cmp	r3, #1
 8015384:	d00a      	beq.n	801539c <rmw_send_response+0xa4>
 8015386:	6f69      	ldr	r1, [r5, #116]	@ 0x74
 8015388:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801538c:	f7f9 fca8 	bl	800ece0 <uxr_run_session_until_confirm_delivery>
 8015390:	2000      	movs	r0, #0
 8015392:	b011      	add	sp, #68	@ 0x44
 8015394:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015396:	200c      	movs	r0, #12
 8015398:	b011      	add	sp, #68	@ 0x44
 801539a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801539c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80153a0:	f7f9 f906 	bl	800e5b0 <uxr_flash_output_streams>
 80153a4:	e7f4      	b.n	8015390 <rmw_send_response+0x98>
 80153a6:	bf00      	nop
 80153a8:	0801d3f4 	.word	0x0801d3f4

080153ac <rmw_take_response>:
 80153ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80153b0:	4604      	mov	r4, r0
 80153b2:	6800      	ldr	r0, [r0, #0]
 80153b4:	b088      	sub	sp, #32
 80153b6:	4688      	mov	r8, r1
 80153b8:	4617      	mov	r7, r2
 80153ba:	461d      	mov	r5, r3
 80153bc:	b120      	cbz	r0, 80153c8 <rmw_take_response+0x1c>
 80153be:	4b1e      	ldr	r3, [pc, #120]	@ (8015438 <rmw_take_response+0x8c>)
 80153c0:	6819      	ldr	r1, [r3, #0]
 80153c2:	f7ea ff0d 	bl	80001e0 <strcmp>
 80153c6:	bb78      	cbnz	r0, 8015428 <rmw_take_response+0x7c>
 80153c8:	b10d      	cbz	r5, 80153ce <rmw_take_response+0x22>
 80153ca:	2300      	movs	r3, #0
 80153cc:	702b      	strb	r3, [r5, #0]
 80153ce:	6864      	ldr	r4, [r4, #4]
 80153d0:	f7f7 fc8e 	bl	800ccf0 <rmw_uxrce_clean_expired_static_input_buffer>
 80153d4:	4620      	mov	r0, r4
 80153d6:	f7f7 fc63 	bl	800cca0 <rmw_uxrce_find_static_input_buffer_by_owner>
 80153da:	4606      	mov	r6, r0
 80153dc:	b340      	cbz	r0, 8015430 <rmw_take_response+0x84>
 80153de:	6963      	ldr	r3, [r4, #20]
 80153e0:	6884      	ldr	r4, [r0, #8]
 80153e2:	68db      	ldr	r3, [r3, #12]
 80153e4:	f504 6203 	add.w	r2, r4, #2096	@ 0x830
 80153e8:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80153ec:	e9c8 0108 	strd	r0, r1, [r8, #32]
 80153f0:	4798      	blx	r3
 80153f2:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80153f6:	f8d4 2810 	ldr.w	r2, [r4, #2064]	@ 0x810
 80153fa:	f104 0110 	add.w	r1, r4, #16
 80153fe:	4668      	mov	r0, sp
 8015400:	f7f5 fdd6 	bl	800afb0 <ucdr_init_buffer>
 8015404:	4639      	mov	r1, r7
 8015406:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801540a:	4668      	mov	r0, sp
 801540c:	4798      	blx	r3
 801540e:	4631      	mov	r1, r6
 8015410:	4604      	mov	r4, r0
 8015412:	480a      	ldr	r0, [pc, #40]	@ (801543c <rmw_take_response+0x90>)
 8015414:	f7ff fa6e 	bl	80148f4 <put_memory>
 8015418:	b105      	cbz	r5, 801541c <rmw_take_response+0x70>
 801541a:	702c      	strb	r4, [r5, #0]
 801541c:	f084 0001 	eor.w	r0, r4, #1
 8015420:	b2c0      	uxtb	r0, r0
 8015422:	b008      	add	sp, #32
 8015424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015428:	200c      	movs	r0, #12
 801542a:	b008      	add	sp, #32
 801542c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015430:	2001      	movs	r0, #1
 8015432:	b008      	add	sp, #32
 8015434:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015438:	0801d3f4 	.word	0x0801d3f4
 801543c:	2000e560 	.word	0x2000e560

08015440 <rmw_destroy_service>:
 8015440:	b570      	push	{r4, r5, r6, lr}
 8015442:	b128      	cbz	r0, 8015450 <rmw_destroy_service+0x10>
 8015444:	4604      	mov	r4, r0
 8015446:	6800      	ldr	r0, [r0, #0]
 8015448:	460d      	mov	r5, r1
 801544a:	f7f7 fd55 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 801544e:	b910      	cbnz	r0, 8015456 <rmw_destroy_service+0x16>
 8015450:	2401      	movs	r4, #1
 8015452:	4620      	mov	r0, r4
 8015454:	bd70      	pop	{r4, r5, r6, pc}
 8015456:	6863      	ldr	r3, [r4, #4]
 8015458:	2b00      	cmp	r3, #0
 801545a:	d0f9      	beq.n	8015450 <rmw_destroy_service+0x10>
 801545c:	2d00      	cmp	r5, #0
 801545e:	d0f7      	beq.n	8015450 <rmw_destroy_service+0x10>
 8015460:	6828      	ldr	r0, [r5, #0]
 8015462:	f7f7 fd49 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 8015466:	2800      	cmp	r0, #0
 8015468:	d0f2      	beq.n	8015450 <rmw_destroy_service+0x10>
 801546a:	686e      	ldr	r6, [r5, #4]
 801546c:	2e00      	cmp	r6, #0
 801546e:	d0ef      	beq.n	8015450 <rmw_destroy_service+0x10>
 8015470:	6864      	ldr	r4, [r4, #4]
 8015472:	6932      	ldr	r2, [r6, #16]
 8015474:	6920      	ldr	r0, [r4, #16]
 8015476:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801547a:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801547e:	6819      	ldr	r1, [r3, #0]
 8015480:	f002 f866 	bl	8017550 <uxr_buffer_cancel_data>
 8015484:	4602      	mov	r2, r0
 8015486:	6920      	ldr	r0, [r4, #16]
 8015488:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 801548c:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 8015490:	f7f7 fcac 	bl	800cdec <run_xrce_session>
 8015494:	6920      	ldr	r0, [r4, #16]
 8015496:	6932      	ldr	r2, [r6, #16]
 8015498:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801549c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80154a0:	6819      	ldr	r1, [r3, #0]
 80154a2:	f7f8 fd7f 	bl	800dfa4 <uxr_buffer_delete_entity>
 80154a6:	4602      	mov	r2, r0
 80154a8:	6920      	ldr	r0, [r4, #16]
 80154aa:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80154ae:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80154b2:	f7f7 fc9b 	bl	800cdec <run_xrce_session>
 80154b6:	f080 0401 	eor.w	r4, r0, #1
 80154ba:	b2e4      	uxtb	r4, r4
 80154bc:	4628      	mov	r0, r5
 80154be:	0064      	lsls	r4, r4, #1
 80154c0:	f7f7 fb5e 	bl	800cb80 <rmw_uxrce_fini_service_memory>
 80154c4:	e7c5      	b.n	8015452 <rmw_destroy_service+0x12>
 80154c6:	bf00      	nop

080154c8 <rmw_create_subscription>:
 80154c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80154cc:	b08d      	sub	sp, #52	@ 0x34
 80154ce:	2800      	cmp	r0, #0
 80154d0:	f000 80d1 	beq.w	8015676 <rmw_create_subscription+0x1ae>
 80154d4:	460f      	mov	r7, r1
 80154d6:	2900      	cmp	r1, #0
 80154d8:	f000 80cd 	beq.w	8015676 <rmw_create_subscription+0x1ae>
 80154dc:	4604      	mov	r4, r0
 80154de:	6800      	ldr	r0, [r0, #0]
 80154e0:	4615      	mov	r5, r2
 80154e2:	461e      	mov	r6, r3
 80154e4:	f7f7 fd08 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 80154e8:	2800      	cmp	r0, #0
 80154ea:	f000 80c4 	beq.w	8015676 <rmw_create_subscription+0x1ae>
 80154ee:	2d00      	cmp	r5, #0
 80154f0:	f000 80c1 	beq.w	8015676 <rmw_create_subscription+0x1ae>
 80154f4:	782b      	ldrb	r3, [r5, #0]
 80154f6:	2b00      	cmp	r3, #0
 80154f8:	f000 80bd 	beq.w	8015676 <rmw_create_subscription+0x1ae>
 80154fc:	2e00      	cmp	r6, #0
 80154fe:	f000 80ba 	beq.w	8015676 <rmw_create_subscription+0x1ae>
 8015502:	485e      	ldr	r0, [pc, #376]	@ (801567c <rmw_create_subscription+0x1b4>)
 8015504:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015508:	f7ff f9e4 	bl	80148d4 <get_memory>
 801550c:	2800      	cmp	r0, #0
 801550e:	f000 80b2 	beq.w	8015676 <rmw_create_subscription+0x1ae>
 8015512:	6884      	ldr	r4, [r0, #8]
 8015514:	f8c4 4080 	str.w	r4, [r4, #128]	@ 0x80
 8015518:	f7ff fa62 	bl	80149e0 <rmw_get_implementation_identifier>
 801551c:	f104 0a98 	add.w	sl, r4, #152	@ 0x98
 8015520:	67e0      	str	r0, [r4, #124]	@ 0x7c
 8015522:	f8c4 a084 	str.w	sl, [r4, #132]	@ 0x84
 8015526:	4628      	mov	r0, r5
 8015528:	f7ea feba 	bl	80002a0 <strlen>
 801552c:	3001      	adds	r0, #1
 801552e:	283c      	cmp	r0, #60	@ 0x3c
 8015530:	f104 087c 	add.w	r8, r4, #124	@ 0x7c
 8015534:	f200 8098 	bhi.w	8015668 <rmw_create_subscription+0x1a0>
 8015538:	4a51      	ldr	r2, [pc, #324]	@ (8015680 <rmw_create_subscription+0x1b8>)
 801553a:	462b      	mov	r3, r5
 801553c:	213c      	movs	r1, #60	@ 0x3c
 801553e:	4650      	mov	r0, sl
 8015540:	f004 f90e 	bl	8019760 <sniprintf>
 8015544:	4631      	mov	r1, r6
 8015546:	f8c4 9020 	str.w	r9, [r4, #32]
 801554a:	2250      	movs	r2, #80	@ 0x50
 801554c:	f104 0028 	add.w	r0, r4, #40	@ 0x28
 8015550:	f004 fbb3 	bl	8019cba <memcpy>
 8015554:	494b      	ldr	r1, [pc, #300]	@ (8015684 <rmw_create_subscription+0x1bc>)
 8015556:	4638      	mov	r0, r7
 8015558:	f7f7 fcdc 	bl	800cf14 <get_message_typesupport_handle>
 801555c:	2800      	cmp	r0, #0
 801555e:	f000 8083 	beq.w	8015668 <rmw_create_subscription+0x1a0>
 8015562:	6842      	ldr	r2, [r0, #4]
 8015564:	61a2      	str	r2, [r4, #24]
 8015566:	2a00      	cmp	r2, #0
 8015568:	d07e      	beq.n	8015668 <rmw_create_subscription+0x1a0>
 801556a:	4629      	mov	r1, r5
 801556c:	4633      	mov	r3, r6
 801556e:	4648      	mov	r0, r9
 8015570:	f7ff fc92 	bl	8014e98 <create_topic>
 8015574:	61e0      	str	r0, [r4, #28]
 8015576:	2800      	cmp	r0, #0
 8015578:	d07a      	beq.n	8015670 <rmw_create_subscription+0x1a8>
 801557a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801557e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8015582:	2104      	movs	r1, #4
 8015584:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	@ 0x59c
 8015588:	1c42      	adds	r2, r0, #1
 801558a:	f8a3 259c 	strh.w	r2, [r3, #1436]	@ 0x59c
 801558e:	f7f8 fee1 	bl	800e354 <uxr_object_id>
 8015592:	6120      	str	r0, [r4, #16]
 8015594:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8015598:	2506      	movs	r5, #6
 801559a:	f8d0 3384 	ldr.w	r3, [r0, #900]	@ 0x384
 801559e:	9500      	str	r5, [sp, #0]
 80155a0:	6819      	ldr	r1, [r3, #0]
 80155a2:	6922      	ldr	r2, [r4, #16]
 80155a4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80155a8:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80155ac:	f7f8 fdd8 	bl	800e160 <uxr_buffer_create_subscriber_bin>
 80155b0:	4602      	mov	r2, r0
 80155b2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80155b6:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 80155ba:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 80155be:	f7f7 fc15 	bl	800cdec <run_xrce_session>
 80155c2:	2800      	cmp	r0, #0
 80155c4:	d050      	beq.n	8015668 <rmw_create_subscription+0x1a0>
 80155c6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80155ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80155ce:	4629      	mov	r1, r5
 80155d0:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	@ 0x59e
 80155d4:	1c42      	adds	r2, r0, #1
 80155d6:	f8a3 259e 	strh.w	r2, [r3, #1438]	@ 0x59e
 80155da:	f7f8 febb 	bl	800e354 <uxr_object_id>
 80155de:	af08      	add	r7, sp, #32
 80155e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80155e4:	69e3      	ldr	r3, [r4, #28]
 80155e6:	6160      	str	r0, [r4, #20]
 80155e8:	4631      	mov	r1, r6
 80155ea:	4638      	mov	r0, r7
 80155ec:	f8da b384 	ldr.w	fp, [sl, #900]	@ 0x384
 80155f0:	9305      	str	r3, [sp, #20]
 80155f2:	f7f7 fc1b 	bl	800ce2c <convert_qos_profile>
 80155f6:	9503      	str	r5, [sp, #12]
 80155f8:	e897 0003 	ldmia.w	r7, {r0, r1}
 80155fc:	9b05      	ldr	r3, [sp, #20]
 80155fe:	9001      	str	r0, [sp, #4]
 8015600:	f8ad 1008 	strh.w	r1, [sp, #8]
 8015604:	691b      	ldr	r3, [r3, #16]
 8015606:	9300      	str	r3, [sp, #0]
 8015608:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 801560c:	f8db 1000 	ldr.w	r1, [fp]
 8015610:	f50a 7028 	add.w	r0, sl, #672	@ 0x2a0
 8015614:	f7f8 fe38 	bl	800e288 <uxr_buffer_create_datareader_bin>
 8015618:	4602      	mov	r2, r0
 801561a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801561e:	f8d0 338c 	ldr.w	r3, [r0, #908]	@ 0x38c
 8015622:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8015626:	f7f7 fbe1 	bl	800cdec <run_xrce_session>
 801562a:	b1e8      	cbz	r0, 8015668 <rmw_create_subscription+0x1a0>
 801562c:	7a33      	ldrb	r3, [r6, #8]
 801562e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8015632:	2b02      	cmp	r3, #2
 8015634:	bf0c      	ite	eq
 8015636:	f8d0 3380 	ldreq.w	r3, [r0, #896]	@ 0x380
 801563a:	f8d0 3374 	ldrne.w	r3, [r0, #884]	@ 0x374
 801563e:	9307      	str	r3, [sp, #28]
 8015640:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8015644:	2200      	movs	r2, #0
 8015646:	e9cd 120a 	strd	r1, r2, [sp, #40]	@ 0x28
 801564a:	ab0a      	add	r3, sp, #40	@ 0x28
 801564c:	f8d0 1384 	ldr.w	r1, [r0, #900]	@ 0x384
 8015650:	9300      	str	r3, [sp, #0]
 8015652:	6962      	ldr	r2, [r4, #20]
 8015654:	9b07      	ldr	r3, [sp, #28]
 8015656:	6809      	ldr	r1, [r1, #0]
 8015658:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 801565c:	f001 ff40 	bl	80174e0 <uxr_buffer_request_data>
 8015660:	4640      	mov	r0, r8
 8015662:	b00d      	add	sp, #52	@ 0x34
 8015664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015668:	69e0      	ldr	r0, [r4, #28]
 801566a:	b108      	cbz	r0, 8015670 <rmw_create_subscription+0x1a8>
 801566c:	f7f7 fab4 	bl	800cbd8 <rmw_uxrce_fini_topic_memory>
 8015670:	4640      	mov	r0, r8
 8015672:	f7f7 fa6f 	bl	800cb54 <rmw_uxrce_fini_subscription_memory>
 8015676:	f04f 0800 	mov.w	r8, #0
 801567a:	e7f1      	b.n	8015660 <rmw_create_subscription+0x198>
 801567c:	2000ed10 	.word	0x2000ed10
 8015680:	0801c548 	.word	0x0801c548
 8015684:	0801c3b8 	.word	0x0801c3b8

08015688 <rmw_subscription_get_actual_qos>:
 8015688:	b508      	push	{r3, lr}
 801568a:	4603      	mov	r3, r0
 801568c:	b140      	cbz	r0, 80156a0 <rmw_subscription_get_actual_qos+0x18>
 801568e:	4608      	mov	r0, r1
 8015690:	b131      	cbz	r1, 80156a0 <rmw_subscription_get_actual_qos+0x18>
 8015692:	6859      	ldr	r1, [r3, #4]
 8015694:	2250      	movs	r2, #80	@ 0x50
 8015696:	3128      	adds	r1, #40	@ 0x28
 8015698:	f004 fb0f 	bl	8019cba <memcpy>
 801569c:	2000      	movs	r0, #0
 801569e:	bd08      	pop	{r3, pc}
 80156a0:	200b      	movs	r0, #11
 80156a2:	bd08      	pop	{r3, pc}

080156a4 <rmw_destroy_subscription>:
 80156a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156a8:	b128      	cbz	r0, 80156b6 <rmw_destroy_subscription+0x12>
 80156aa:	4604      	mov	r4, r0
 80156ac:	6800      	ldr	r0, [r0, #0]
 80156ae:	460d      	mov	r5, r1
 80156b0:	f7f7 fc22 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 80156b4:	b918      	cbnz	r0, 80156be <rmw_destroy_subscription+0x1a>
 80156b6:	2401      	movs	r4, #1
 80156b8:	4620      	mov	r0, r4
 80156ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80156be:	6863      	ldr	r3, [r4, #4]
 80156c0:	2b00      	cmp	r3, #0
 80156c2:	d0f8      	beq.n	80156b6 <rmw_destroy_subscription+0x12>
 80156c4:	2d00      	cmp	r5, #0
 80156c6:	d0f6      	beq.n	80156b6 <rmw_destroy_subscription+0x12>
 80156c8:	6828      	ldr	r0, [r5, #0]
 80156ca:	f7f7 fc15 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 80156ce:	2800      	cmp	r0, #0
 80156d0:	d0f1      	beq.n	80156b6 <rmw_destroy_subscription+0x12>
 80156d2:	686c      	ldr	r4, [r5, #4]
 80156d4:	2c00      	cmp	r4, #0
 80156d6:	d0ee      	beq.n	80156b6 <rmw_destroy_subscription+0x12>
 80156d8:	6a26      	ldr	r6, [r4, #32]
 80156da:	6962      	ldr	r2, [r4, #20]
 80156dc:	6930      	ldr	r0, [r6, #16]
 80156de:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 80156e2:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 80156e6:	6819      	ldr	r1, [r3, #0]
 80156e8:	f001 ff32 	bl	8017550 <uxr_buffer_cancel_data>
 80156ec:	4602      	mov	r2, r0
 80156ee:	6930      	ldr	r0, [r6, #16]
 80156f0:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 80156f4:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 80156f8:	f7f7 fb78 	bl	800cdec <run_xrce_session>
 80156fc:	69e0      	ldr	r0, [r4, #28]
 80156fe:	f7ff fc1f 	bl	8014f40 <destroy_topic>
 8015702:	6a23      	ldr	r3, [r4, #32]
 8015704:	6962      	ldr	r2, [r4, #20]
 8015706:	6918      	ldr	r0, [r3, #16]
 8015708:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 801570c:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015710:	6819      	ldr	r1, [r3, #0]
 8015712:	f7f8 fc47 	bl	800dfa4 <uxr_buffer_delete_entity>
 8015716:	6a23      	ldr	r3, [r4, #32]
 8015718:	6922      	ldr	r2, [r4, #16]
 801571a:	4680      	mov	r8, r0
 801571c:	6918      	ldr	r0, [r3, #16]
 801571e:	f8d0 3388 	ldr.w	r3, [r0, #904]	@ 0x388
 8015722:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015726:	6819      	ldr	r1, [r3, #0]
 8015728:	f7f8 fc3c 	bl	800dfa4 <uxr_buffer_delete_entity>
 801572c:	4607      	mov	r7, r0
 801572e:	6930      	ldr	r0, [r6, #16]
 8015730:	4642      	mov	r2, r8
 8015732:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8015736:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801573a:	f7f7 fb57 	bl	800cdec <run_xrce_session>
 801573e:	4604      	mov	r4, r0
 8015740:	6930      	ldr	r0, [r6, #16]
 8015742:	463a      	mov	r2, r7
 8015744:	f8d0 3390 	ldr.w	r3, [r0, #912]	@ 0x390
 8015748:	f8d0 1388 	ldr.w	r1, [r0, #904]	@ 0x388
 801574c:	f7f7 fb4e 	bl	800cdec <run_xrce_session>
 8015750:	4004      	ands	r4, r0
 8015752:	f084 0401 	eor.w	r4, r4, #1
 8015756:	b2e4      	uxtb	r4, r4
 8015758:	4628      	mov	r0, r5
 801575a:	0064      	lsls	r4, r4, #1
 801575c:	f7f7 f9fa 	bl	800cb54 <rmw_uxrce_fini_subscription_memory>
 8015760:	e7aa      	b.n	80156b8 <rmw_destroy_subscription+0x14>
 8015762:	bf00      	nop

08015764 <rmw_take_with_info>:
 8015764:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015766:	4604      	mov	r4, r0
 8015768:	6800      	ldr	r0, [r0, #0]
 801576a:	b089      	sub	sp, #36	@ 0x24
 801576c:	460f      	mov	r7, r1
 801576e:	4615      	mov	r5, r2
 8015770:	b128      	cbz	r0, 801577e <rmw_take_with_info+0x1a>
 8015772:	4b23      	ldr	r3, [pc, #140]	@ (8015800 <rmw_take_with_info+0x9c>)
 8015774:	6819      	ldr	r1, [r3, #0]
 8015776:	f7ea fd33 	bl	80001e0 <strcmp>
 801577a:	2800      	cmp	r0, #0
 801577c:	d13d      	bne.n	80157fa <rmw_take_with_info+0x96>
 801577e:	6864      	ldr	r4, [r4, #4]
 8015780:	b1fd      	cbz	r5, 80157c2 <rmw_take_with_info+0x5e>
 8015782:	2300      	movs	r3, #0
 8015784:	702b      	strb	r3, [r5, #0]
 8015786:	f7f7 fab3 	bl	800ccf0 <rmw_uxrce_clean_expired_static_input_buffer>
 801578a:	4620      	mov	r0, r4
 801578c:	f7f7 fa88 	bl	800cca0 <rmw_uxrce_find_static_input_buffer_by_owner>
 8015790:	4606      	mov	r6, r0
 8015792:	b1e8      	cbz	r0, 80157d0 <rmw_take_with_info+0x6c>
 8015794:	6881      	ldr	r1, [r0, #8]
 8015796:	4668      	mov	r0, sp
 8015798:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 801579c:	3110      	adds	r1, #16
 801579e:	f7f5 fc07 	bl	800afb0 <ucdr_init_buffer>
 80157a2:	69a3      	ldr	r3, [r4, #24]
 80157a4:	4639      	mov	r1, r7
 80157a6:	68db      	ldr	r3, [r3, #12]
 80157a8:	4668      	mov	r0, sp
 80157aa:	4798      	blx	r3
 80157ac:	4631      	mov	r1, r6
 80157ae:	4604      	mov	r4, r0
 80157b0:	4814      	ldr	r0, [pc, #80]	@ (8015804 <rmw_take_with_info+0xa0>)
 80157b2:	f7ff f89f 	bl	80148f4 <put_memory>
 80157b6:	702c      	strb	r4, [r5, #0]
 80157b8:	f084 0001 	eor.w	r0, r4, #1
 80157bc:	b2c0      	uxtb	r0, r0
 80157be:	b009      	add	sp, #36	@ 0x24
 80157c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80157c2:	f7f7 fa95 	bl	800ccf0 <rmw_uxrce_clean_expired_static_input_buffer>
 80157c6:	4620      	mov	r0, r4
 80157c8:	f7f7 fa6a 	bl	800cca0 <rmw_uxrce_find_static_input_buffer_by_owner>
 80157cc:	4605      	mov	r5, r0
 80157ce:	b910      	cbnz	r0, 80157d6 <rmw_take_with_info+0x72>
 80157d0:	2001      	movs	r0, #1
 80157d2:	b009      	add	sp, #36	@ 0x24
 80157d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80157d6:	68a9      	ldr	r1, [r5, #8]
 80157d8:	4668      	mov	r0, sp
 80157da:	f8d1 2810 	ldr.w	r2, [r1, #2064]	@ 0x810
 80157de:	3110      	adds	r1, #16
 80157e0:	f7f5 fbe6 	bl	800afb0 <ucdr_init_buffer>
 80157e4:	69a3      	ldr	r3, [r4, #24]
 80157e6:	4639      	mov	r1, r7
 80157e8:	68db      	ldr	r3, [r3, #12]
 80157ea:	4668      	mov	r0, sp
 80157ec:	4798      	blx	r3
 80157ee:	4629      	mov	r1, r5
 80157f0:	4604      	mov	r4, r0
 80157f2:	4804      	ldr	r0, [pc, #16]	@ (8015804 <rmw_take_with_info+0xa0>)
 80157f4:	f7ff f87e 	bl	80148f4 <put_memory>
 80157f8:	e7de      	b.n	80157b8 <rmw_take_with_info+0x54>
 80157fa:	200c      	movs	r0, #12
 80157fc:	b009      	add	sp, #36	@ 0x24
 80157fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015800:	0801d3f4 	.word	0x0801d3f4
 8015804:	2000e560 	.word	0x2000e560

08015808 <rmw_uxrce_transport_init>:
 8015808:	b508      	push	{r3, lr}
 801580a:	b108      	cbz	r0, 8015810 <rmw_uxrce_transport_init+0x8>
 801580c:	f100 0210 	add.w	r2, r0, #16
 8015810:	b139      	cbz	r1, 8015822 <rmw_uxrce_transport_init+0x1a>
 8015812:	6949      	ldr	r1, [r1, #20]
 8015814:	4610      	mov	r0, r2
 8015816:	f001 f8fd 	bl	8016a14 <uxr_init_custom_transport>
 801581a:	f080 0001 	eor.w	r0, r0, #1
 801581e:	b2c0      	uxtb	r0, r0
 8015820:	bd08      	pop	{r3, pc}
 8015822:	4b04      	ldr	r3, [pc, #16]	@ (8015834 <rmw_uxrce_transport_init+0x2c>)
 8015824:	4610      	mov	r0, r2
 8015826:	6859      	ldr	r1, [r3, #4]
 8015828:	f001 f8f4 	bl	8016a14 <uxr_init_custom_transport>
 801582c:	f080 0001 	eor.w	r0, r0, #1
 8015830:	b2c0      	uxtb	r0, r0
 8015832:	bd08      	pop	{r3, pc}
 8015834:	2000c2a0 	.word	0x2000c2a0

08015838 <rmw_wait>:
 8015838:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801583c:	b089      	sub	sp, #36	@ 0x24
 801583e:	4607      	mov	r7, r0
 8015840:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8015842:	460e      	mov	r6, r1
 8015844:	4698      	mov	r8, r3
 8015846:	4691      	mov	r9, r2
 8015848:	2a00      	cmp	r2, #0
 801584a:	f000 811e 	beq.w	8015a8a <rmw_wait+0x252>
 801584e:	2c00      	cmp	r4, #0
 8015850:	f000 80ef 	beq.w	8015a32 <rmw_wait+0x1fa>
 8015854:	4bb5      	ldr	r3, [pc, #724]	@ (8015b2c <rmw_wait+0x2f4>)
 8015856:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015858:	ad04      	add	r5, sp, #16
 801585a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 801585e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8015862:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8015866:	f7fe fe6b 	bl	8014540 <rmw_time_equal>
 801586a:	2800      	cmp	r0, #0
 801586c:	f000 811b 	beq.w	8015aa6 <rmw_wait+0x26e>
 8015870:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8015874:	f7f7 fa3c 	bl	800ccf0 <rmw_uxrce_clean_expired_static_input_buffer>
 8015878:	4bad      	ldr	r3, [pc, #692]	@ (8015b30 <rmw_wait+0x2f8>)
 801587a:	681c      	ldr	r4, [r3, #0]
 801587c:	b14c      	cbz	r4, 8015892 <rmw_wait+0x5a>
 801587e:	4623      	mov	r3, r4
 8015880:	2100      	movs	r1, #0
 8015882:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 8015886:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801588a:	f882 15a4 	strb.w	r1, [r2, #1444]	@ 0x5a4
 801588e:	2b00      	cmp	r3, #0
 8015890:	d1f7      	bne.n	8015882 <rmw_wait+0x4a>
 8015892:	f1b9 0f00 	cmp.w	r9, #0
 8015896:	d011      	beq.n	80158bc <rmw_wait+0x84>
 8015898:	f8d9 1000 	ldr.w	r1, [r9]
 801589c:	b171      	cbz	r1, 80158bc <rmw_wait+0x84>
 801589e:	f8d9 c004 	ldr.w	ip, [r9, #4]
 80158a2:	2300      	movs	r3, #0
 80158a4:	2001      	movs	r0, #1
 80158a6:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80158aa:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80158ac:	6912      	ldr	r2, [r2, #16]
 80158ae:	3301      	adds	r3, #1
 80158b0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80158b4:	4299      	cmp	r1, r3
 80158b6:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80158ba:	d1f4      	bne.n	80158a6 <rmw_wait+0x6e>
 80158bc:	f1b8 0f00 	cmp.w	r8, #0
 80158c0:	f000 8109 	beq.w	8015ad6 <rmw_wait+0x29e>
 80158c4:	f8d8 1000 	ldr.w	r1, [r8]
 80158c8:	2900      	cmp	r1, #0
 80158ca:	f000 8116 	beq.w	8015afa <rmw_wait+0x2c2>
 80158ce:	f8d8 c004 	ldr.w	ip, [r8, #4]
 80158d2:	2300      	movs	r3, #0
 80158d4:	2001      	movs	r0, #1
 80158d6:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 80158da:	6f92      	ldr	r2, [r2, #120]	@ 0x78
 80158dc:	6912      	ldr	r2, [r2, #16]
 80158de:	3301      	adds	r3, #1
 80158e0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80158e4:	4299      	cmp	r1, r3
 80158e6:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 80158ea:	d1f4      	bne.n	80158d6 <rmw_wait+0x9e>
 80158ec:	2f00      	cmp	r7, #0
 80158ee:	f000 8114 	beq.w	8015b1a <rmw_wait+0x2e2>
 80158f2:	6839      	ldr	r1, [r7, #0]
 80158f4:	b171      	cbz	r1, 8015914 <rmw_wait+0xdc>
 80158f6:	f8d7 c004 	ldr.w	ip, [r7, #4]
 80158fa:	2300      	movs	r3, #0
 80158fc:	2001      	movs	r0, #1
 80158fe:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 8015902:	6a12      	ldr	r2, [r2, #32]
 8015904:	6912      	ldr	r2, [r2, #16]
 8015906:	3301      	adds	r3, #1
 8015908:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 801590c:	4299      	cmp	r1, r3
 801590e:	f882 05a4 	strb.w	r0, [r2, #1444]	@ 0x5a4
 8015912:	d1f4      	bne.n	80158fe <rmw_wait+0xc6>
 8015914:	b344      	cbz	r4, 8015968 <rmw_wait+0x130>
 8015916:	4622      	mov	r2, r4
 8015918:	2300      	movs	r3, #0
 801591a:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 801591e:	f501 5180 	add.w	r1, r1, #4096	@ 0x1000
 8015922:	f891 15a4 	ldrb.w	r1, [r1, #1444]	@ 0x5a4
 8015926:	440b      	add	r3, r1
 8015928:	b2db      	uxtb	r3, r3
 801592a:	2a00      	cmp	r2, #0
 801592c:	d1f5      	bne.n	801591a <rmw_wait+0xe2>
 801592e:	2b00      	cmp	r3, #0
 8015930:	d075      	beq.n	8015a1e <rmw_wait+0x1e6>
 8015932:	1c6a      	adds	r2, r5, #1
 8015934:	d00d      	beq.n	8015952 <rmw_wait+0x11a>
 8015936:	ee07 5a90 	vmov	s15, r5
 801593a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801593e:	ee07 3a90 	vmov	s15, r3
 8015942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8015946:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801594a:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 801594e:	ee17 5a90 	vmov	r5, s15
 8015952:	68a0      	ldr	r0, [r4, #8]
 8015954:	f500 5380 	add.w	r3, r0, #4096	@ 0x1000
 8015958:	f893 35a4 	ldrb.w	r3, [r3, #1444]	@ 0x5a4
 801595c:	2b00      	cmp	r3, #0
 801595e:	f040 808a 	bne.w	8015a76 <rmw_wait+0x23e>
 8015962:	6864      	ldr	r4, [r4, #4]
 8015964:	2c00      	cmp	r4, #0
 8015966:	d1f4      	bne.n	8015952 <rmw_wait+0x11a>
 8015968:	f1b9 0f00 	cmp.w	r9, #0
 801596c:	f000 80c3 	beq.w	8015af6 <rmw_wait+0x2be>
 8015970:	f8d9 5000 	ldr.w	r5, [r9]
 8015974:	b185      	cbz	r5, 8015998 <rmw_wait+0x160>
 8015976:	2400      	movs	r4, #0
 8015978:	4625      	mov	r5, r4
 801597a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801597e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8015982:	f7f7 f98d 	bl	800cca0 <rmw_uxrce_find_static_input_buffer_by_owner>
 8015986:	2800      	cmp	r0, #0
 8015988:	d06d      	beq.n	8015a66 <rmw_wait+0x22e>
 801598a:	f8d9 3000 	ldr.w	r3, [r9]
 801598e:	3401      	adds	r4, #1
 8015990:	42a3      	cmp	r3, r4
 8015992:	f04f 0501 	mov.w	r5, #1
 8015996:	d8f0      	bhi.n	801597a <rmw_wait+0x142>
 8015998:	f1b8 0f00 	cmp.w	r8, #0
 801599c:	d012      	beq.n	80159c4 <rmw_wait+0x18c>
 801599e:	f8d8 1000 	ldr.w	r1, [r8]
 80159a2:	2400      	movs	r4, #0
 80159a4:	b171      	cbz	r1, 80159c4 <rmw_wait+0x18c>
 80159a6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80159aa:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80159ae:	f7f7 f977 	bl	800cca0 <rmw_uxrce_find_static_input_buffer_by_owner>
 80159b2:	2800      	cmp	r0, #0
 80159b4:	d047      	beq.n	8015a46 <rmw_wait+0x20e>
 80159b6:	f8d8 3000 	ldr.w	r3, [r8]
 80159ba:	3401      	adds	r4, #1
 80159bc:	42a3      	cmp	r3, r4
 80159be:	f04f 0501 	mov.w	r5, #1
 80159c2:	d8f0      	bhi.n	80159a6 <rmw_wait+0x16e>
 80159c4:	b17f      	cbz	r7, 80159e6 <rmw_wait+0x1ae>
 80159c6:	683b      	ldr	r3, [r7, #0]
 80159c8:	2400      	movs	r4, #0
 80159ca:	b163      	cbz	r3, 80159e6 <rmw_wait+0x1ae>
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80159d2:	f7f7 f965 	bl	800cca0 <rmw_uxrce_find_static_input_buffer_by_owner>
 80159d6:	2800      	cmp	r0, #0
 80159d8:	d03d      	beq.n	8015a56 <rmw_wait+0x21e>
 80159da:	683b      	ldr	r3, [r7, #0]
 80159dc:	3401      	adds	r4, #1
 80159de:	42a3      	cmp	r3, r4
 80159e0:	f04f 0501 	mov.w	r5, #1
 80159e4:	d8f2      	bhi.n	80159cc <rmw_wait+0x194>
 80159e6:	b1a6      	cbz	r6, 8015a12 <rmw_wait+0x1da>
 80159e8:	6834      	ldr	r4, [r6, #0]
 80159ea:	b194      	cbz	r4, 8015a12 <rmw_wait+0x1da>
 80159ec:	2300      	movs	r3, #0
 80159ee:	461f      	mov	r7, r3
 80159f0:	e004      	b.n	80159fc <rmw_wait+0x1c4>
 80159f2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 80159f6:	3301      	adds	r3, #1
 80159f8:	429c      	cmp	r4, r3
 80159fa:	d00a      	beq.n	8015a12 <rmw_wait+0x1da>
 80159fc:	6870      	ldr	r0, [r6, #4]
 80159fe:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 8015a02:	7c0a      	ldrb	r2, [r1, #16]
 8015a04:	2a00      	cmp	r2, #0
 8015a06:	d0f4      	beq.n	80159f2 <rmw_wait+0x1ba>
 8015a08:	3301      	adds	r3, #1
 8015a0a:	429c      	cmp	r4, r3
 8015a0c:	740f      	strb	r7, [r1, #16]
 8015a0e:	4615      	mov	r5, r2
 8015a10:	d1f4      	bne.n	80159fc <rmw_wait+0x1c4>
 8015a12:	f085 0001 	eor.w	r0, r5, #1
 8015a16:	0040      	lsls	r0, r0, #1
 8015a18:	b009      	add	sp, #36	@ 0x24
 8015a1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015a1e:	68a0      	ldr	r0, [r4, #8]
 8015a20:	2100      	movs	r1, #0
 8015a22:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015a26:	f7f9 f921 	bl	800ec6c <uxr_run_session_timeout>
 8015a2a:	6864      	ldr	r4, [r4, #4]
 8015a2c:	2c00      	cmp	r4, #0
 8015a2e:	d1f6      	bne.n	8015a1e <rmw_wait+0x1e6>
 8015a30:	e79a      	b.n	8015968 <rmw_wait+0x130>
 8015a32:	f7f7 f95d 	bl	800ccf0 <rmw_uxrce_clean_expired_static_input_buffer>
 8015a36:	4b3e      	ldr	r3, [pc, #248]	@ (8015b30 <rmw_wait+0x2f8>)
 8015a38:	681c      	ldr	r4, [r3, #0]
 8015a3a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8015a3e:	2c00      	cmp	r4, #0
 8015a40:	f47f af1d 	bne.w	801587e <rmw_wait+0x46>
 8015a44:	e728      	b.n	8015898 <rmw_wait+0x60>
 8015a46:	e9d8 3200 	ldrd	r3, r2, [r8]
 8015a4a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8015a4e:	3401      	adds	r4, #1
 8015a50:	429c      	cmp	r4, r3
 8015a52:	d3a8      	bcc.n	80159a6 <rmw_wait+0x16e>
 8015a54:	e7b6      	b.n	80159c4 <rmw_wait+0x18c>
 8015a56:	e9d7 3200 	ldrd	r3, r2, [r7]
 8015a5a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8015a5e:	3401      	adds	r4, #1
 8015a60:	42a3      	cmp	r3, r4
 8015a62:	d8b3      	bhi.n	80159cc <rmw_wait+0x194>
 8015a64:	e7bf      	b.n	80159e6 <rmw_wait+0x1ae>
 8015a66:	e9d9 3200 	ldrd	r3, r2, [r9]
 8015a6a:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8015a6e:	3401      	adds	r4, #1
 8015a70:	42a3      	cmp	r3, r4
 8015a72:	d882      	bhi.n	801597a <rmw_wait+0x142>
 8015a74:	e790      	b.n	8015998 <rmw_wait+0x160>
 8015a76:	4629      	mov	r1, r5
 8015a78:	f500 7028 	add.w	r0, r0, #672	@ 0x2a0
 8015a7c:	f7f9 f910 	bl	800eca0 <uxr_run_session_until_data>
 8015a80:	6864      	ldr	r4, [r4, #4]
 8015a82:	2c00      	cmp	r4, #0
 8015a84:	f47f af65 	bne.w	8015952 <rmw_wait+0x11a>
 8015a88:	e76e      	b.n	8015968 <rmw_wait+0x130>
 8015a8a:	b1f3      	cbz	r3, 8015aca <rmw_wait+0x292>
 8015a8c:	2c00      	cmp	r4, #0
 8015a8e:	f47f aee1 	bne.w	8015854 <rmw_wait+0x1c>
 8015a92:	f7f7 f92d 	bl	800ccf0 <rmw_uxrce_clean_expired_static_input_buffer>
 8015a96:	4b26      	ldr	r3, [pc, #152]	@ (8015b30 <rmw_wait+0x2f8>)
 8015a98:	681c      	ldr	r4, [r3, #0]
 8015a9a:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8015a9e:	2c00      	cmp	r4, #0
 8015aa0:	f47f aeed 	bne.w	801587e <rmw_wait+0x46>
 8015aa4:	e70a      	b.n	80158bc <rmw_wait+0x84>
 8015aa6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8015aaa:	f7fe fd9d 	bl	80145e8 <rmw_time_total_nsec>
 8015aae:	4a21      	ldr	r2, [pc, #132]	@ (8015b34 <rmw_wait+0x2fc>)
 8015ab0:	2300      	movs	r3, #0
 8015ab2:	f7eb f931 	bl	8000d18 <__aeabi_uldivmod>
 8015ab6:	f1b0 4f00 	cmp.w	r0, #2147483648	@ 0x80000000
 8015aba:	f171 0100 	sbcs.w	r1, r1, #0
 8015abe:	4605      	mov	r5, r0
 8015ac0:	f6ff aed8 	blt.w	8015874 <rmw_wait+0x3c>
 8015ac4:	f06f 4500 	mvn.w	r5, #2147483648	@ 0x80000000
 8015ac8:	e6d4      	b.n	8015874 <rmw_wait+0x3c>
 8015aca:	2800      	cmp	r0, #0
 8015acc:	d1de      	bne.n	8015a8c <rmw_wait+0x254>
 8015ace:	2900      	cmp	r1, #0
 8015ad0:	d1dc      	bne.n	8015a8c <rmw_wait+0x254>
 8015ad2:	4608      	mov	r0, r1
 8015ad4:	e7a0      	b.n	8015a18 <rmw_wait+0x1e0>
 8015ad6:	2f00      	cmp	r7, #0
 8015ad8:	f47f af0b 	bne.w	80158f2 <rmw_wait+0xba>
 8015adc:	2c00      	cmp	r4, #0
 8015ade:	f47f af1a 	bne.w	8015916 <rmw_wait+0xde>
 8015ae2:	f1b9 0f00 	cmp.w	r9, #0
 8015ae6:	d027      	beq.n	8015b38 <rmw_wait+0x300>
 8015ae8:	f8d9 3000 	ldr.w	r3, [r9]
 8015aec:	4625      	mov	r5, r4
 8015aee:	2b00      	cmp	r3, #0
 8015af0:	f47f af41 	bne.w	8015976 <rmw_wait+0x13e>
 8015af4:	e777      	b.n	80159e6 <rmw_wait+0x1ae>
 8015af6:	464d      	mov	r5, r9
 8015af8:	e74e      	b.n	8015998 <rmw_wait+0x160>
 8015afa:	2f00      	cmp	r7, #0
 8015afc:	f47f aef9 	bne.w	80158f2 <rmw_wait+0xba>
 8015b00:	2c00      	cmp	r4, #0
 8015b02:	f47f af08 	bne.w	8015916 <rmw_wait+0xde>
 8015b06:	f1b9 0f00 	cmp.w	r9, #0
 8015b0a:	d015      	beq.n	8015b38 <rmw_wait+0x300>
 8015b0c:	f8d9 3000 	ldr.w	r3, [r9]
 8015b10:	2b00      	cmp	r3, #0
 8015b12:	f47f af30 	bne.w	8015976 <rmw_wait+0x13e>
 8015b16:	2500      	movs	r5, #0
 8015b18:	e743      	b.n	80159a2 <rmw_wait+0x16a>
 8015b1a:	2c00      	cmp	r4, #0
 8015b1c:	f47f aefb 	bne.w	8015916 <rmw_wait+0xde>
 8015b20:	f1b9 0f00 	cmp.w	r9, #0
 8015b24:	f47f af24 	bne.w	8015970 <rmw_wait+0x138>
 8015b28:	e7f5      	b.n	8015b16 <rmw_wait+0x2de>
 8015b2a:	bf00      	nop
 8015b2c:	0801c228 	.word	0x0801c228
 8015b30:	20010c00 	.word	0x20010c00
 8015b34:	000f4240 	.word	0x000f4240
 8015b38:	464d      	mov	r5, r9
 8015b3a:	e754      	b.n	80159e6 <rmw_wait+0x1ae>

08015b3c <rmw_create_wait_set>:
 8015b3c:	b508      	push	{r3, lr}
 8015b3e:	4803      	ldr	r0, [pc, #12]	@ (8015b4c <rmw_create_wait_set+0x10>)
 8015b40:	f7fe fec8 	bl	80148d4 <get_memory>
 8015b44:	b108      	cbz	r0, 8015b4a <rmw_create_wait_set+0xe>
 8015b46:	6880      	ldr	r0, [r0, #8]
 8015b48:	3010      	adds	r0, #16
 8015b4a:	bd08      	pop	{r3, pc}
 8015b4c:	2000c3bc 	.word	0x2000c3bc

08015b50 <rmw_destroy_wait_set>:
 8015b50:	b508      	push	{r3, lr}
 8015b52:	4b08      	ldr	r3, [pc, #32]	@ (8015b74 <rmw_destroy_wait_set+0x24>)
 8015b54:	6819      	ldr	r1, [r3, #0]
 8015b56:	b911      	cbnz	r1, 8015b5e <rmw_destroy_wait_set+0xe>
 8015b58:	e00a      	b.n	8015b70 <rmw_destroy_wait_set+0x20>
 8015b5a:	6849      	ldr	r1, [r1, #4]
 8015b5c:	b141      	cbz	r1, 8015b70 <rmw_destroy_wait_set+0x20>
 8015b5e:	688b      	ldr	r3, [r1, #8]
 8015b60:	3310      	adds	r3, #16
 8015b62:	4298      	cmp	r0, r3
 8015b64:	d1f9      	bne.n	8015b5a <rmw_destroy_wait_set+0xa>
 8015b66:	4803      	ldr	r0, [pc, #12]	@ (8015b74 <rmw_destroy_wait_set+0x24>)
 8015b68:	f7fe fec4 	bl	80148f4 <put_memory>
 8015b6c:	2000      	movs	r0, #0
 8015b6e:	bd08      	pop	{r3, pc}
 8015b70:	2001      	movs	r0, #1
 8015b72:	bd08      	pop	{r3, pc}
 8015b74:	2000c3bc 	.word	0x2000c3bc

08015b78 <rosidl_runtime_c__String__init>:
 8015b78:	b1b0      	cbz	r0, 8015ba8 <rosidl_runtime_c__String__init+0x30>
 8015b7a:	b510      	push	{r4, lr}
 8015b7c:	b086      	sub	sp, #24
 8015b7e:	4604      	mov	r4, r0
 8015b80:	a801      	add	r0, sp, #4
 8015b82:	f7f6 fbb1 	bl	800c2e8 <rcutils_get_default_allocator>
 8015b86:	9b01      	ldr	r3, [sp, #4]
 8015b88:	9905      	ldr	r1, [sp, #20]
 8015b8a:	2001      	movs	r0, #1
 8015b8c:	4798      	blx	r3
 8015b8e:	6020      	str	r0, [r4, #0]
 8015b90:	b138      	cbz	r0, 8015ba2 <rosidl_runtime_c__String__init+0x2a>
 8015b92:	2200      	movs	r2, #0
 8015b94:	2301      	movs	r3, #1
 8015b96:	7002      	strb	r2, [r0, #0]
 8015b98:	4618      	mov	r0, r3
 8015b9a:	e9c4 2301 	strd	r2, r3, [r4, #4]
 8015b9e:	b006      	add	sp, #24
 8015ba0:	bd10      	pop	{r4, pc}
 8015ba2:	2000      	movs	r0, #0
 8015ba4:	b006      	add	sp, #24
 8015ba6:	bd10      	pop	{r4, pc}
 8015ba8:	2000      	movs	r0, #0
 8015baa:	4770      	bx	lr

08015bac <rosidl_runtime_c__String__fini>:
 8015bac:	b320      	cbz	r0, 8015bf8 <rosidl_runtime_c__String__fini+0x4c>
 8015bae:	b510      	push	{r4, lr}
 8015bb0:	6803      	ldr	r3, [r0, #0]
 8015bb2:	b086      	sub	sp, #24
 8015bb4:	4604      	mov	r4, r0
 8015bb6:	b173      	cbz	r3, 8015bd6 <rosidl_runtime_c__String__fini+0x2a>
 8015bb8:	6883      	ldr	r3, [r0, #8]
 8015bba:	b1f3      	cbz	r3, 8015bfa <rosidl_runtime_c__String__fini+0x4e>
 8015bbc:	a801      	add	r0, sp, #4
 8015bbe:	f7f6 fb93 	bl	800c2e8 <rcutils_get_default_allocator>
 8015bc2:	9b02      	ldr	r3, [sp, #8]
 8015bc4:	9905      	ldr	r1, [sp, #20]
 8015bc6:	6820      	ldr	r0, [r4, #0]
 8015bc8:	4798      	blx	r3
 8015bca:	2300      	movs	r3, #0
 8015bcc:	e9c4 3300 	strd	r3, r3, [r4]
 8015bd0:	60a3      	str	r3, [r4, #8]
 8015bd2:	b006      	add	sp, #24
 8015bd4:	bd10      	pop	{r4, pc}
 8015bd6:	6843      	ldr	r3, [r0, #4]
 8015bd8:	b9db      	cbnz	r3, 8015c12 <rosidl_runtime_c__String__fini+0x66>
 8015bda:	6883      	ldr	r3, [r0, #8]
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	d0f8      	beq.n	8015bd2 <rosidl_runtime_c__String__fini+0x26>
 8015be0:	4b12      	ldr	r3, [pc, #72]	@ (8015c2c <rosidl_runtime_c__String__fini+0x80>)
 8015be2:	4813      	ldr	r0, [pc, #76]	@ (8015c30 <rosidl_runtime_c__String__fini+0x84>)
 8015be4:	681b      	ldr	r3, [r3, #0]
 8015be6:	2251      	movs	r2, #81	@ 0x51
 8015be8:	68db      	ldr	r3, [r3, #12]
 8015bea:	2101      	movs	r1, #1
 8015bec:	f003 fd3a 	bl	8019664 <fwrite>
 8015bf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015bf4:	f003 f9f6 	bl	8018fe4 <exit>
 8015bf8:	4770      	bx	lr
 8015bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8015c2c <rosidl_runtime_c__String__fini+0x80>)
 8015bfc:	480d      	ldr	r0, [pc, #52]	@ (8015c34 <rosidl_runtime_c__String__fini+0x88>)
 8015bfe:	681b      	ldr	r3, [r3, #0]
 8015c00:	224c      	movs	r2, #76	@ 0x4c
 8015c02:	68db      	ldr	r3, [r3, #12]
 8015c04:	2101      	movs	r1, #1
 8015c06:	f003 fd2d 	bl	8019664 <fwrite>
 8015c0a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015c0e:	f003 f9e9 	bl	8018fe4 <exit>
 8015c12:	4b06      	ldr	r3, [pc, #24]	@ (8015c2c <rosidl_runtime_c__String__fini+0x80>)
 8015c14:	4808      	ldr	r0, [pc, #32]	@ (8015c38 <rosidl_runtime_c__String__fini+0x8c>)
 8015c16:	681b      	ldr	r3, [r3, #0]
 8015c18:	224e      	movs	r2, #78	@ 0x4e
 8015c1a:	68db      	ldr	r3, [r3, #12]
 8015c1c:	2101      	movs	r1, #1
 8015c1e:	f003 fd21 	bl	8019664 <fwrite>
 8015c22:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015c26:	f003 f9dd 	bl	8018fe4 <exit>
 8015c2a:	bf00      	nop
 8015c2c:	20002e40 	.word	0x20002e40
 8015c30:	0801cb40 	.word	0x0801cb40
 8015c34:	0801caa0 	.word	0x0801caa0
 8015c38:	0801caf0 	.word	0x0801caf0

08015c3c <std_msgs__msg__Header__get_type_hash>:
 8015c3c:	4800      	ldr	r0, [pc, #0]	@ (8015c40 <std_msgs__msg__Header__get_type_hash+0x4>)
 8015c3e:	4770      	bx	lr
 8015c40:	200011d4 	.word	0x200011d4

08015c44 <std_msgs__msg__Header__get_type_description>:
 8015c44:	b510      	push	{r4, lr}
 8015c46:	4c08      	ldr	r4, [pc, #32]	@ (8015c68 <std_msgs__msg__Header__get_type_description+0x24>)
 8015c48:	7820      	ldrb	r0, [r4, #0]
 8015c4a:	b108      	cbz	r0, 8015c50 <std_msgs__msg__Header__get_type_description+0xc>
 8015c4c:	4807      	ldr	r0, [pc, #28]	@ (8015c6c <std_msgs__msg__Header__get_type_description+0x28>)
 8015c4e:	bd10      	pop	{r4, pc}
 8015c50:	f000 f93c 	bl	8015ecc <builtin_interfaces__msg__Time__get_type_description>
 8015c54:	300c      	adds	r0, #12
 8015c56:	c807      	ldmia	r0, {r0, r1, r2}
 8015c58:	4b05      	ldr	r3, [pc, #20]	@ (8015c70 <std_msgs__msg__Header__get_type_description+0x2c>)
 8015c5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015c5e:	2301      	movs	r3, #1
 8015c60:	4802      	ldr	r0, [pc, #8]	@ (8015c6c <std_msgs__msg__Header__get_type_description+0x28>)
 8015c62:	7023      	strb	r3, [r4, #0]
 8015c64:	bd10      	pop	{r4, pc}
 8015c66:	bf00      	nop
 8015c68:	20010f31 	.word	0x20010f31
 8015c6c:	0801d428 	.word	0x0801d428
 8015c70:	2000134c 	.word	0x2000134c

08015c74 <std_msgs__msg__Header__get_individual_type_description_source>:
 8015c74:	4800      	ldr	r0, [pc, #0]	@ (8015c78 <std_msgs__msg__Header__get_individual_type_description_source+0x4>)
 8015c76:	4770      	bx	lr
 8015c78:	0801d404 	.word	0x0801d404

08015c7c <std_msgs__msg__Header__get_type_description_sources>:
 8015c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c7e:	4e0f      	ldr	r6, [pc, #60]	@ (8015cbc <std_msgs__msg__Header__get_type_description_sources+0x40>)
 8015c80:	7837      	ldrb	r7, [r6, #0]
 8015c82:	b10f      	cbz	r7, 8015c88 <std_msgs__msg__Header__get_type_description_sources+0xc>
 8015c84:	480e      	ldr	r0, [pc, #56]	@ (8015cc0 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8015c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c88:	4d0e      	ldr	r5, [pc, #56]	@ (8015cc4 <std_msgs__msg__Header__get_type_description_sources+0x48>)
 8015c8a:	4c0f      	ldr	r4, [pc, #60]	@ (8015cc8 <std_msgs__msg__Header__get_type_description_sources+0x4c>)
 8015c8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015c8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015c90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015c92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015c94:	682b      	ldr	r3, [r5, #0]
 8015c96:	f844 3b04 	str.w	r3, [r4], #4
 8015c9a:	4638      	mov	r0, r7
 8015c9c:	f000 f922 	bl	8015ee4 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8015ca0:	2301      	movs	r3, #1
 8015ca2:	4684      	mov	ip, r0
 8015ca4:	7033      	strb	r3, [r6, #0]
 8015ca6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015caa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015cac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015cb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015cb2:	f8dc 3000 	ldr.w	r3, [ip]
 8015cb6:	4802      	ldr	r0, [pc, #8]	@ (8015cc0 <std_msgs__msg__Header__get_type_description_sources+0x44>)
 8015cb8:	6023      	str	r3, [r4, #0]
 8015cba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015cbc:	20010f30 	.word	0x20010f30
 8015cc0:	0801d3f8 	.word	0x0801d3f8
 8015cc4:	0801d404 	.word	0x0801d404
 8015cc8:	20010ee8 	.word	0x20010ee8

08015ccc <std_msgs__msg__Header__init>:
 8015ccc:	b1d8      	cbz	r0, 8015d06 <std_msgs__msg__Header__init+0x3a>
 8015cce:	b538      	push	{r3, r4, r5, lr}
 8015cd0:	4604      	mov	r4, r0
 8015cd2:	f000 f927 	bl	8015f24 <builtin_interfaces__msg__Time__init>
 8015cd6:	b130      	cbz	r0, 8015ce6 <std_msgs__msg__Header__init+0x1a>
 8015cd8:	f104 0508 	add.w	r5, r4, #8
 8015cdc:	4628      	mov	r0, r5
 8015cde:	f7ff ff4b 	bl	8015b78 <rosidl_runtime_c__String__init>
 8015ce2:	b148      	cbz	r0, 8015cf8 <std_msgs__msg__Header__init+0x2c>
 8015ce4:	bd38      	pop	{r3, r4, r5, pc}
 8015ce6:	4620      	mov	r0, r4
 8015ce8:	f000 f920 	bl	8015f2c <builtin_interfaces__msg__Time__fini>
 8015cec:	f104 0008 	add.w	r0, r4, #8
 8015cf0:	f7ff ff5c 	bl	8015bac <rosidl_runtime_c__String__fini>
 8015cf4:	2000      	movs	r0, #0
 8015cf6:	bd38      	pop	{r3, r4, r5, pc}
 8015cf8:	4620      	mov	r0, r4
 8015cfa:	f000 f917 	bl	8015f2c <builtin_interfaces__msg__Time__fini>
 8015cfe:	4628      	mov	r0, r5
 8015d00:	f7ff ff54 	bl	8015bac <rosidl_runtime_c__String__fini>
 8015d04:	e7f6      	b.n	8015cf4 <std_msgs__msg__Header__init+0x28>
 8015d06:	2000      	movs	r0, #0
 8015d08:	4770      	bx	lr
 8015d0a:	bf00      	nop

08015d0c <std_msgs__msg__Header__fini>:
 8015d0c:	b148      	cbz	r0, 8015d22 <std_msgs__msg__Header__fini+0x16>
 8015d0e:	b510      	push	{r4, lr}
 8015d10:	4604      	mov	r4, r0
 8015d12:	f000 f90b 	bl	8015f2c <builtin_interfaces__msg__Time__fini>
 8015d16:	f104 0008 	add.w	r0, r4, #8
 8015d1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015d1e:	f7ff bf45 	b.w	8015bac <rosidl_runtime_c__String__fini>
 8015d22:	4770      	bx	lr

08015d24 <tf2_msgs__msg__TFMessage__get_type_hash>:
 8015d24:	4800      	ldr	r0, [pc, #0]	@ (8015d28 <tf2_msgs__msg__TFMessage__get_type_hash+0x4>)
 8015d26:	4770      	bx	lr
 8015d28:	2000142c 	.word	0x2000142c

08015d2c <tf2_msgs__msg__TFMessage__get_type_description>:
 8015d2c:	b570      	push	{r4, r5, r6, lr}
 8015d2e:	4e1e      	ldr	r6, [pc, #120]	@ (8015da8 <tf2_msgs__msg__TFMessage__get_type_description+0x7c>)
 8015d30:	7835      	ldrb	r5, [r6, #0]
 8015d32:	b10d      	cbz	r5, 8015d38 <tf2_msgs__msg__TFMessage__get_type_description+0xc>
 8015d34:	481d      	ldr	r0, [pc, #116]	@ (8015dac <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8015d36:	bd70      	pop	{r4, r5, r6, pc}
 8015d38:	4628      	mov	r0, r5
 8015d3a:	f000 f8c7 	bl	8015ecc <builtin_interfaces__msg__Time__get_type_description>
 8015d3e:	300c      	adds	r0, #12
 8015d40:	c807      	ldmia	r0, {r0, r1, r2}
 8015d42:	4c1b      	ldr	r4, [pc, #108]	@ (8015db0 <tf2_msgs__msg__TFMessage__get_type_description+0x84>)
 8015d44:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015d48:	4628      	mov	r0, r5
 8015d4a:	f000 fa0f 	bl	801616c <geometry_msgs__msg__Quaternion__get_type_description>
 8015d4e:	300c      	adds	r0, #12
 8015d50:	c807      	ldmia	r0, {r0, r1, r2}
 8015d52:	f104 0318 	add.w	r3, r4, #24
 8015d56:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015d5a:	4628      	mov	r0, r5
 8015d5c:	f000 fa36 	bl	80161cc <geometry_msgs__msg__Transform__get_type_description>
 8015d60:	300c      	adds	r0, #12
 8015d62:	c807      	ldmia	r0, {r0, r1, r2}
 8015d64:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8015d68:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015d6c:	4628      	mov	r0, r5
 8015d6e:	f000 fab9 	bl	80162e4 <geometry_msgs__msg__TransformStamped__get_type_description>
 8015d72:	300c      	adds	r0, #12
 8015d74:	c807      	ldmia	r0, {r0, r1, r2}
 8015d76:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8015d7a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015d7e:	4628      	mov	r0, r5
 8015d80:	f7f7 fca4 	bl	800d6cc <geometry_msgs__msg__Vector3__get_type_description>
 8015d84:	300c      	adds	r0, #12
 8015d86:	c807      	ldmia	r0, {r0, r1, r2}
 8015d88:	f104 0360 	add.w	r3, r4, #96	@ 0x60
 8015d8c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015d90:	4628      	mov	r0, r5
 8015d92:	f7ff ff57 	bl	8015c44 <std_msgs__msg__Header__get_type_description>
 8015d96:	300c      	adds	r0, #12
 8015d98:	c807      	ldmia	r0, {r0, r1, r2}
 8015d9a:	3478      	adds	r4, #120	@ 0x78
 8015d9c:	2301      	movs	r3, #1
 8015d9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015da2:	7033      	strb	r3, [r6, #0]
 8015da4:	4801      	ldr	r0, [pc, #4]	@ (8015dac <tf2_msgs__msg__TFMessage__get_type_description+0x80>)
 8015da6:	bd70      	pop	{r4, r5, r6, pc}
 8015da8:	20011031 	.word	0x20011031
 8015dac:	0801d47c 	.word	0x0801d47c
 8015db0:	2000148c 	.word	0x2000148c

08015db4 <tf2_msgs__msg__TFMessage__get_type_description_sources>:
 8015db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015db6:	4d35      	ldr	r5, [pc, #212]	@ (8015e8c <tf2_msgs__msg__TFMessage__get_type_description_sources+0xd8>)
 8015db8:	782e      	ldrb	r6, [r5, #0]
 8015dba:	b10e      	cbz	r6, 8015dc0 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xc>
 8015dbc:	4834      	ldr	r0, [pc, #208]	@ (8015e90 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8015dbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015dc0:	4f34      	ldr	r7, [pc, #208]	@ (8015e94 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe0>)
 8015dc2:	4c35      	ldr	r4, [pc, #212]	@ (8015e98 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xe4>)
 8015dc4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8015dc6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015dc8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8015dca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015dcc:	683b      	ldr	r3, [r7, #0]
 8015dce:	4627      	mov	r7, r4
 8015dd0:	4630      	mov	r0, r6
 8015dd2:	f847 3b04 	str.w	r3, [r7], #4
 8015dd6:	f000 f885 	bl	8015ee4 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 8015dda:	4684      	mov	ip, r0
 8015ddc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015de0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015de2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015de6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015de8:	4630      	mov	r0, r6
 8015dea:	f8dc 3000 	ldr.w	r3, [ip]
 8015dee:	603b      	str	r3, [r7, #0]
 8015df0:	f000 f9c8 	bl	8016184 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8015df4:	4684      	mov	ip, r0
 8015df6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015dfa:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 8015dfe:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015e00:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e04:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015e06:	4630      	mov	r0, r6
 8015e08:	f8dc 3000 	ldr.w	r3, [ip]
 8015e0c:	603b      	str	r3, [r7, #0]
 8015e0e:	f000 f9fd 	bl	801620c <geometry_msgs__msg__Transform__get_individual_type_description_source>
 8015e12:	4684      	mov	ip, r0
 8015e14:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e18:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 8015e1c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015e1e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e22:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015e24:	4630      	mov	r0, r6
 8015e26:	f8dc 3000 	ldr.w	r3, [ip]
 8015e2a:	603b      	str	r3, [r7, #0]
 8015e2c:	f000 fa96 	bl	801635c <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>
 8015e30:	4684      	mov	ip, r0
 8015e32:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e36:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 8015e3a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015e3c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e40:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015e42:	4630      	mov	r0, r6
 8015e44:	f8dc 3000 	ldr.w	r3, [ip]
 8015e48:	603b      	str	r3, [r7, #0]
 8015e4a:	f7f7 fc4b 	bl	800d6e4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8015e4e:	4684      	mov	ip, r0
 8015e50:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e54:	f104 0794 	add.w	r7, r4, #148	@ 0x94
 8015e58:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015e5a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e5e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8015e60:	4630      	mov	r0, r6
 8015e62:	f8dc 3000 	ldr.w	r3, [ip]
 8015e66:	603b      	str	r3, [r7, #0]
 8015e68:	f7ff ff04 	bl	8015c74 <std_msgs__msg__Header__get_individual_type_description_source>
 8015e6c:	2301      	movs	r3, #1
 8015e6e:	4684      	mov	ip, r0
 8015e70:	702b      	strb	r3, [r5, #0]
 8015e72:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e76:	34b8      	adds	r4, #184	@ 0xb8
 8015e78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e7a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8015e7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015e80:	f8dc 3000 	ldr.w	r3, [ip]
 8015e84:	4802      	ldr	r0, [pc, #8]	@ (8015e90 <tf2_msgs__msg__TFMessage__get_type_description_sources+0xdc>)
 8015e86:	6023      	str	r3, [r4, #0]
 8015e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015e8a:	bf00      	nop
 8015e8c:	20011030 	.word	0x20011030
 8015e90:	0801d44c 	.word	0x0801d44c
 8015e94:	0801d458 	.word	0x0801d458
 8015e98:	20010f34 	.word	0x20010f34

08015e9c <tf2_msgs__msg__TFMessage__init>:
 8015e9c:	b158      	cbz	r0, 8015eb6 <tf2_msgs__msg__TFMessage__init+0x1a>
 8015e9e:	b510      	push	{r4, lr}
 8015ea0:	2100      	movs	r1, #0
 8015ea2:	4604      	mov	r4, r0
 8015ea4:	f7f7 faf2 	bl	800d48c <geometry_msgs__msg__TransformStamped__Sequence__init>
 8015ea8:	b100      	cbz	r0, 8015eac <tf2_msgs__msg__TFMessage__init+0x10>
 8015eaa:	bd10      	pop	{r4, pc}
 8015eac:	4620      	mov	r0, r4
 8015eae:	f7f7 fb65 	bl	800d57c <geometry_msgs__msg__TransformStamped__Sequence__fini>
 8015eb2:	2000      	movs	r0, #0
 8015eb4:	bd10      	pop	{r4, pc}
 8015eb6:	2000      	movs	r0, #0
 8015eb8:	4770      	bx	lr
 8015eba:	bf00      	nop

08015ebc <tf2_msgs__msg__TFMessage__fini>:
 8015ebc:	b108      	cbz	r0, 8015ec2 <tf2_msgs__msg__TFMessage__fini+0x6>
 8015ebe:	f7f7 bb5d 	b.w	800d57c <geometry_msgs__msg__TransformStamped__Sequence__fini>
 8015ec2:	4770      	bx	lr

08015ec4 <builtin_interfaces__msg__Time__get_type_hash>:
 8015ec4:	4800      	ldr	r0, [pc, #0]	@ (8015ec8 <builtin_interfaces__msg__Time__get_type_hash+0x4>)
 8015ec6:	4770      	bx	lr
 8015ec8:	20001628 	.word	0x20001628

08015ecc <builtin_interfaces__msg__Time__get_type_description>:
 8015ecc:	4b03      	ldr	r3, [pc, #12]	@ (8015edc <builtin_interfaces__msg__Time__get_type_description+0x10>)
 8015ece:	781a      	ldrb	r2, [r3, #0]
 8015ed0:	b90a      	cbnz	r2, 8015ed6 <builtin_interfaces__msg__Time__get_type_description+0xa>
 8015ed2:	2201      	movs	r2, #1
 8015ed4:	701a      	strb	r2, [r3, #0]
 8015ed6:	4802      	ldr	r0, [pc, #8]	@ (8015ee0 <builtin_interfaces__msg__Time__get_type_description+0x14>)
 8015ed8:	4770      	bx	lr
 8015eda:	bf00      	nop
 8015edc:	20011059 	.word	0x20011059
 8015ee0:	0801d4d0 	.word	0x0801d4d0

08015ee4 <builtin_interfaces__msg__Time__get_individual_type_description_source>:
 8015ee4:	4800      	ldr	r0, [pc, #0]	@ (8015ee8 <builtin_interfaces__msg__Time__get_individual_type_description_source+0x4>)
 8015ee6:	4770      	bx	lr
 8015ee8:	0801d4ac 	.word	0x0801d4ac

08015eec <builtin_interfaces__msg__Time__get_type_description_sources>:
 8015eec:	4b09      	ldr	r3, [pc, #36]	@ (8015f14 <builtin_interfaces__msg__Time__get_type_description_sources+0x28>)
 8015eee:	781a      	ldrb	r2, [r3, #0]
 8015ef0:	b96a      	cbnz	r2, 8015f0e <builtin_interfaces__msg__Time__get_type_description_sources+0x22>
 8015ef2:	b430      	push	{r4, r5}
 8015ef4:	4d08      	ldr	r5, [pc, #32]	@ (8015f18 <builtin_interfaces__msg__Time__get_type_description_sources+0x2c>)
 8015ef6:	4c09      	ldr	r4, [pc, #36]	@ (8015f1c <builtin_interfaces__msg__Time__get_type_description_sources+0x30>)
 8015ef8:	2201      	movs	r2, #1
 8015efa:	701a      	strb	r2, [r3, #0]
 8015efc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015efe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015f02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f04:	682b      	ldr	r3, [r5, #0]
 8015f06:	4806      	ldr	r0, [pc, #24]	@ (8015f20 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8015f08:	6023      	str	r3, [r4, #0]
 8015f0a:	bc30      	pop	{r4, r5}
 8015f0c:	4770      	bx	lr
 8015f0e:	4804      	ldr	r0, [pc, #16]	@ (8015f20 <builtin_interfaces__msg__Time__get_type_description_sources+0x34>)
 8015f10:	4770      	bx	lr
 8015f12:	bf00      	nop
 8015f14:	20011058 	.word	0x20011058
 8015f18:	0801d4ac 	.word	0x0801d4ac
 8015f1c:	20011034 	.word	0x20011034
 8015f20:	0801d4a0 	.word	0x0801d4a0

08015f24 <builtin_interfaces__msg__Time__init>:
 8015f24:	3800      	subs	r0, #0
 8015f26:	bf18      	it	ne
 8015f28:	2001      	movne	r0, #1
 8015f2a:	4770      	bx	lr

08015f2c <builtin_interfaces__msg__Time__fini>:
 8015f2c:	4770      	bx	lr
 8015f2e:	bf00      	nop

08015f30 <geometry_msgs__msg__Point__get_type_hash>:
 8015f30:	4800      	ldr	r0, [pc, #0]	@ (8015f34 <geometry_msgs__msg__Point__get_type_hash+0x4>)
 8015f32:	4770      	bx	lr
 8015f34:	200018b0 	.word	0x200018b0

08015f38 <geometry_msgs__msg__Point__get_type_description>:
 8015f38:	4b03      	ldr	r3, [pc, #12]	@ (8015f48 <geometry_msgs__msg__Point__get_type_description+0x10>)
 8015f3a:	781a      	ldrb	r2, [r3, #0]
 8015f3c:	b90a      	cbnz	r2, 8015f42 <geometry_msgs__msg__Point__get_type_description+0xa>
 8015f3e:	2201      	movs	r2, #1
 8015f40:	701a      	strb	r2, [r3, #0]
 8015f42:	4802      	ldr	r0, [pc, #8]	@ (8015f4c <geometry_msgs__msg__Point__get_type_description+0x14>)
 8015f44:	4770      	bx	lr
 8015f46:	bf00      	nop
 8015f48:	20011081 	.word	0x20011081
 8015f4c:	0801d524 	.word	0x0801d524

08015f50 <geometry_msgs__msg__Point__get_individual_type_description_source>:
 8015f50:	4800      	ldr	r0, [pc, #0]	@ (8015f54 <geometry_msgs__msg__Point__get_individual_type_description_source+0x4>)
 8015f52:	4770      	bx	lr
 8015f54:	0801d500 	.word	0x0801d500

08015f58 <geometry_msgs__msg__Point__get_type_description_sources>:
 8015f58:	4b09      	ldr	r3, [pc, #36]	@ (8015f80 <geometry_msgs__msg__Point__get_type_description_sources+0x28>)
 8015f5a:	781a      	ldrb	r2, [r3, #0]
 8015f5c:	b96a      	cbnz	r2, 8015f7a <geometry_msgs__msg__Point__get_type_description_sources+0x22>
 8015f5e:	b430      	push	{r4, r5}
 8015f60:	4d08      	ldr	r5, [pc, #32]	@ (8015f84 <geometry_msgs__msg__Point__get_type_description_sources+0x2c>)
 8015f62:	4c09      	ldr	r4, [pc, #36]	@ (8015f88 <geometry_msgs__msg__Point__get_type_description_sources+0x30>)
 8015f64:	2201      	movs	r2, #1
 8015f66:	701a      	strb	r2, [r3, #0]
 8015f68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015f6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015f6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f70:	682b      	ldr	r3, [r5, #0]
 8015f72:	4806      	ldr	r0, [pc, #24]	@ (8015f8c <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 8015f74:	6023      	str	r3, [r4, #0]
 8015f76:	bc30      	pop	{r4, r5}
 8015f78:	4770      	bx	lr
 8015f7a:	4804      	ldr	r0, [pc, #16]	@ (8015f8c <geometry_msgs__msg__Point__get_type_description_sources+0x34>)
 8015f7c:	4770      	bx	lr
 8015f7e:	bf00      	nop
 8015f80:	20011080 	.word	0x20011080
 8015f84:	0801d500 	.word	0x0801d500
 8015f88:	2001105c 	.word	0x2001105c
 8015f8c:	0801d4f4 	.word	0x0801d4f4

08015f90 <geometry_msgs__msg__Pose__get_type_hash>:
 8015f90:	4800      	ldr	r0, [pc, #0]	@ (8015f94 <geometry_msgs__msg__Pose__get_type_hash+0x4>)
 8015f92:	4770      	bx	lr
 8015f94:	20001a2c 	.word	0x20001a2c

08015f98 <geometry_msgs__msg__Pose__get_type_description>:
 8015f98:	b570      	push	{r4, r5, r6, lr}
 8015f9a:	4e0c      	ldr	r6, [pc, #48]	@ (8015fcc <geometry_msgs__msg__Pose__get_type_description+0x34>)
 8015f9c:	7835      	ldrb	r5, [r6, #0]
 8015f9e:	b10d      	cbz	r5, 8015fa4 <geometry_msgs__msg__Pose__get_type_description+0xc>
 8015fa0:	480b      	ldr	r0, [pc, #44]	@ (8015fd0 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 8015fa2:	bd70      	pop	{r4, r5, r6, pc}
 8015fa4:	4628      	mov	r0, r5
 8015fa6:	f7ff ffc7 	bl	8015f38 <geometry_msgs__msg__Point__get_type_description>
 8015faa:	300c      	adds	r0, #12
 8015fac:	c807      	ldmia	r0, {r0, r1, r2}
 8015fae:	4c09      	ldr	r4, [pc, #36]	@ (8015fd4 <geometry_msgs__msg__Pose__get_type_description+0x3c>)
 8015fb0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015fb4:	4628      	mov	r0, r5
 8015fb6:	f000 f8d9 	bl	801616c <geometry_msgs__msg__Quaternion__get_type_description>
 8015fba:	300c      	adds	r0, #12
 8015fbc:	c807      	ldmia	r0, {r0, r1, r2}
 8015fbe:	3418      	adds	r4, #24
 8015fc0:	2301      	movs	r3, #1
 8015fc2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015fc6:	7033      	strb	r3, [r6, #0]
 8015fc8:	4801      	ldr	r0, [pc, #4]	@ (8015fd0 <geometry_msgs__msg__Pose__get_type_description+0x38>)
 8015fca:	bd70      	pop	{r4, r5, r6, pc}
 8015fcc:	200110f1 	.word	0x200110f1
 8015fd0:	0801d578 	.word	0x0801d578
 8015fd4:	20001ad8 	.word	0x20001ad8

08015fd8 <geometry_msgs__msg__Pose__get_individual_type_description_source>:
 8015fd8:	4800      	ldr	r0, [pc, #0]	@ (8015fdc <geometry_msgs__msg__Pose__get_individual_type_description_source+0x4>)
 8015fda:	4770      	bx	lr
 8015fdc:	0801d554 	.word	0x0801d554

08015fe0 <geometry_msgs__msg__Pose__get_type_description_sources>:
 8015fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015fe2:	4e17      	ldr	r6, [pc, #92]	@ (8016040 <geometry_msgs__msg__Pose__get_type_description_sources+0x60>)
 8015fe4:	7837      	ldrb	r7, [r6, #0]
 8015fe6:	b10f      	cbz	r7, 8015fec <geometry_msgs__msg__Pose__get_type_description_sources+0xc>
 8015fe8:	4816      	ldr	r0, [pc, #88]	@ (8016044 <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 8015fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015fec:	4d16      	ldr	r5, [pc, #88]	@ (8016048 <geometry_msgs__msg__Pose__get_type_description_sources+0x68>)
 8015fee:	4c17      	ldr	r4, [pc, #92]	@ (801604c <geometry_msgs__msg__Pose__get_type_description_sources+0x6c>)
 8015ff0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015ff2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015ff4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015ff6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015ff8:	682b      	ldr	r3, [r5, #0]
 8015ffa:	4625      	mov	r5, r4
 8015ffc:	4638      	mov	r0, r7
 8015ffe:	f845 3b04 	str.w	r3, [r5], #4
 8016002:	f7ff ffa5 	bl	8015f50 <geometry_msgs__msg__Point__get_individual_type_description_source>
 8016006:	4684      	mov	ip, r0
 8016008:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801600c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801600e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016012:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016014:	4638      	mov	r0, r7
 8016016:	f8dc 3000 	ldr.w	r3, [ip]
 801601a:	602b      	str	r3, [r5, #0]
 801601c:	f000 f8b2 	bl	8016184 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8016020:	2301      	movs	r3, #1
 8016022:	4684      	mov	ip, r0
 8016024:	7033      	strb	r3, [r6, #0]
 8016026:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801602a:	3428      	adds	r4, #40	@ 0x28
 801602c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801602e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016032:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016034:	f8dc 3000 	ldr.w	r3, [ip]
 8016038:	4802      	ldr	r0, [pc, #8]	@ (8016044 <geometry_msgs__msg__Pose__get_type_description_sources+0x64>)
 801603a:	6023      	str	r3, [r4, #0]
 801603c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801603e:	bf00      	nop
 8016040:	200110f0 	.word	0x200110f0
 8016044:	0801d548 	.word	0x0801d548
 8016048:	0801d554 	.word	0x0801d554
 801604c:	20011084 	.word	0x20011084

08016050 <geometry_msgs__msg__PoseWithCovariance__get_type_hash>:
 8016050:	4800      	ldr	r0, [pc, #0]	@ (8016054 <geometry_msgs__msg__PoseWithCovariance__get_type_hash+0x4>)
 8016052:	4770      	bx	lr
 8016054:	20001bf8 	.word	0x20001bf8

08016058 <geometry_msgs__msg__PoseWithCovariance__get_type_description>:
 8016058:	b570      	push	{r4, r5, r6, lr}
 801605a:	4e11      	ldr	r6, [pc, #68]	@ (80160a0 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x48>)
 801605c:	7835      	ldrb	r5, [r6, #0]
 801605e:	b10d      	cbz	r5, 8016064 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0xc>
 8016060:	4810      	ldr	r0, [pc, #64]	@ (80160a4 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 8016062:	bd70      	pop	{r4, r5, r6, pc}
 8016064:	4628      	mov	r0, r5
 8016066:	f7ff ff67 	bl	8015f38 <geometry_msgs__msg__Point__get_type_description>
 801606a:	300c      	adds	r0, #12
 801606c:	c807      	ldmia	r0, {r0, r1, r2}
 801606e:	4c0e      	ldr	r4, [pc, #56]	@ (80160a8 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x50>)
 8016070:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016074:	4628      	mov	r0, r5
 8016076:	f7ff ff8f 	bl	8015f98 <geometry_msgs__msg__Pose__get_type_description>
 801607a:	300c      	adds	r0, #12
 801607c:	c807      	ldmia	r0, {r0, r1, r2}
 801607e:	f104 0318 	add.w	r3, r4, #24
 8016082:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016086:	4628      	mov	r0, r5
 8016088:	f000 f870 	bl	801616c <geometry_msgs__msg__Quaternion__get_type_description>
 801608c:	300c      	adds	r0, #12
 801608e:	c807      	ldmia	r0, {r0, r1, r2}
 8016090:	3430      	adds	r4, #48	@ 0x30
 8016092:	2301      	movs	r3, #1
 8016094:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016098:	7033      	strb	r3, [r6, #0]
 801609a:	4802      	ldr	r0, [pc, #8]	@ (80160a4 <geometry_msgs__msg__PoseWithCovariance__get_type_description+0x4c>)
 801609c:	bd70      	pop	{r4, r5, r6, pc}
 801609e:	bf00      	nop
 80160a0:	20011185 	.word	0x20011185
 80160a4:	0801d5cc 	.word	0x0801d5cc
 80160a8:	20001d70 	.word	0x20001d70

080160ac <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source>:
 80160ac:	4800      	ldr	r0, [pc, #0]	@ (80160b0 <geometry_msgs__msg__PoseWithCovariance__get_individual_type_description_source+0x4>)
 80160ae:	4770      	bx	lr
 80160b0:	0801d5a8 	.word	0x0801d5a8

080160b4 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources>:
 80160b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160b6:	4e1e      	ldr	r6, [pc, #120]	@ (8016130 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x7c>)
 80160b8:	7837      	ldrb	r7, [r6, #0]
 80160ba:	b10f      	cbz	r7, 80160c0 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0xc>
 80160bc:	481d      	ldr	r0, [pc, #116]	@ (8016134 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 80160be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80160c0:	4d1d      	ldr	r5, [pc, #116]	@ (8016138 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x84>)
 80160c2:	4c1e      	ldr	r4, [pc, #120]	@ (801613c <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x88>)
 80160c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80160c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80160c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80160ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80160cc:	682b      	ldr	r3, [r5, #0]
 80160ce:	4625      	mov	r5, r4
 80160d0:	4638      	mov	r0, r7
 80160d2:	f845 3b04 	str.w	r3, [r5], #4
 80160d6:	f7ff ff3b 	bl	8015f50 <geometry_msgs__msg__Point__get_individual_type_description_source>
 80160da:	4684      	mov	ip, r0
 80160dc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80160e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80160e2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80160e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80160e8:	4638      	mov	r0, r7
 80160ea:	f8dc 3000 	ldr.w	r3, [ip]
 80160ee:	602b      	str	r3, [r5, #0]
 80160f0:	f7ff ff72 	bl	8015fd8 <geometry_msgs__msg__Pose__get_individual_type_description_source>
 80160f4:	4684      	mov	ip, r0
 80160f6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80160fa:	f104 0528 	add.w	r5, r4, #40	@ 0x28
 80160fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016100:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016104:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016106:	4638      	mov	r0, r7
 8016108:	f8dc 3000 	ldr.w	r3, [ip]
 801610c:	602b      	str	r3, [r5, #0]
 801610e:	f000 f839 	bl	8016184 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 8016112:	2301      	movs	r3, #1
 8016114:	4684      	mov	ip, r0
 8016116:	7033      	strb	r3, [r6, #0]
 8016118:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801611c:	344c      	adds	r4, #76	@ 0x4c
 801611e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016120:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016124:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016126:	f8dc 3000 	ldr.w	r3, [ip]
 801612a:	4802      	ldr	r0, [pc, #8]	@ (8016134 <geometry_msgs__msg__PoseWithCovariance__get_type_description_sources+0x80>)
 801612c:	6023      	str	r3, [r4, #0]
 801612e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016130:	20011184 	.word	0x20011184
 8016134:	0801d59c 	.word	0x0801d59c
 8016138:	0801d5a8 	.word	0x0801d5a8
 801613c:	200110f4 	.word	0x200110f4

08016140 <geometry_msgs__msg__PoseWithCovariance__init>:
 8016140:	b150      	cbz	r0, 8016158 <geometry_msgs__msg__PoseWithCovariance__init+0x18>
 8016142:	b510      	push	{r4, lr}
 8016144:	4604      	mov	r4, r0
 8016146:	f002 fe47 	bl	8018dd8 <geometry_msgs__msg__Pose__init>
 801614a:	b100      	cbz	r0, 801614e <geometry_msgs__msg__PoseWithCovariance__init+0xe>
 801614c:	bd10      	pop	{r4, pc}
 801614e:	4620      	mov	r0, r4
 8016150:	f002 fe62 	bl	8018e18 <geometry_msgs__msg__Pose__fini>
 8016154:	2000      	movs	r0, #0
 8016156:	bd10      	pop	{r4, pc}
 8016158:	2000      	movs	r0, #0
 801615a:	4770      	bx	lr

0801615c <geometry_msgs__msg__PoseWithCovariance__fini>:
 801615c:	b108      	cbz	r0, 8016162 <geometry_msgs__msg__PoseWithCovariance__fini+0x6>
 801615e:	f002 be5b 	b.w	8018e18 <geometry_msgs__msg__Pose__fini>
 8016162:	4770      	bx	lr

08016164 <geometry_msgs__msg__Quaternion__get_type_hash>:
 8016164:	4800      	ldr	r0, [pc, #0]	@ (8016168 <geometry_msgs__msg__Quaternion__get_type_hash+0x4>)
 8016166:	4770      	bx	lr
 8016168:	20001ecc 	.word	0x20001ecc

0801616c <geometry_msgs__msg__Quaternion__get_type_description>:
 801616c:	4b03      	ldr	r3, [pc, #12]	@ (801617c <geometry_msgs__msg__Quaternion__get_type_description+0x10>)
 801616e:	781a      	ldrb	r2, [r3, #0]
 8016170:	b90a      	cbnz	r2, 8016176 <geometry_msgs__msg__Quaternion__get_type_description+0xa>
 8016172:	2201      	movs	r2, #1
 8016174:	701a      	strb	r2, [r3, #0]
 8016176:	4802      	ldr	r0, [pc, #8]	@ (8016180 <geometry_msgs__msg__Quaternion__get_type_description+0x14>)
 8016178:	4770      	bx	lr
 801617a:	bf00      	nop
 801617c:	200111ad 	.word	0x200111ad
 8016180:	0801d620 	.word	0x0801d620

08016184 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>:
 8016184:	4800      	ldr	r0, [pc, #0]	@ (8016188 <geometry_msgs__msg__Quaternion__get_individual_type_description_source+0x4>)
 8016186:	4770      	bx	lr
 8016188:	0801d5fc 	.word	0x0801d5fc

0801618c <geometry_msgs__msg__Quaternion__get_type_description_sources>:
 801618c:	4b09      	ldr	r3, [pc, #36]	@ (80161b4 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x28>)
 801618e:	781a      	ldrb	r2, [r3, #0]
 8016190:	b96a      	cbnz	r2, 80161ae <geometry_msgs__msg__Quaternion__get_type_description_sources+0x22>
 8016192:	b430      	push	{r4, r5}
 8016194:	4d08      	ldr	r5, [pc, #32]	@ (80161b8 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x2c>)
 8016196:	4c09      	ldr	r4, [pc, #36]	@ (80161bc <geometry_msgs__msg__Quaternion__get_type_description_sources+0x30>)
 8016198:	2201      	movs	r2, #1
 801619a:	701a      	strb	r2, [r3, #0]
 801619c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801619e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80161a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80161a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80161a4:	682b      	ldr	r3, [r5, #0]
 80161a6:	4806      	ldr	r0, [pc, #24]	@ (80161c0 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 80161a8:	6023      	str	r3, [r4, #0]
 80161aa:	bc30      	pop	{r4, r5}
 80161ac:	4770      	bx	lr
 80161ae:	4804      	ldr	r0, [pc, #16]	@ (80161c0 <geometry_msgs__msg__Quaternion__get_type_description_sources+0x34>)
 80161b0:	4770      	bx	lr
 80161b2:	bf00      	nop
 80161b4:	200111ac 	.word	0x200111ac
 80161b8:	0801d5fc 	.word	0x0801d5fc
 80161bc:	20011188 	.word	0x20011188
 80161c0:	0801d5f0 	.word	0x0801d5f0

080161c4 <geometry_msgs__msg__Transform__get_type_hash>:
 80161c4:	4800      	ldr	r0, [pc, #0]	@ (80161c8 <geometry_msgs__msg__Transform__get_type_hash+0x4>)
 80161c6:	4770      	bx	lr
 80161c8:	200020c8 	.word	0x200020c8

080161cc <geometry_msgs__msg__Transform__get_type_description>:
 80161cc:	b570      	push	{r4, r5, r6, lr}
 80161ce:	4e0c      	ldr	r6, [pc, #48]	@ (8016200 <geometry_msgs__msg__Transform__get_type_description+0x34>)
 80161d0:	7835      	ldrb	r5, [r6, #0]
 80161d2:	b10d      	cbz	r5, 80161d8 <geometry_msgs__msg__Transform__get_type_description+0xc>
 80161d4:	480b      	ldr	r0, [pc, #44]	@ (8016204 <geometry_msgs__msg__Transform__get_type_description+0x38>)
 80161d6:	bd70      	pop	{r4, r5, r6, pc}
 80161d8:	4628      	mov	r0, r5
 80161da:	f7ff ffc7 	bl	801616c <geometry_msgs__msg__Quaternion__get_type_description>
 80161de:	300c      	adds	r0, #12
 80161e0:	c807      	ldmia	r0, {r0, r1, r2}
 80161e2:	4c09      	ldr	r4, [pc, #36]	@ (8016208 <geometry_msgs__msg__Transform__get_type_description+0x3c>)
 80161e4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80161e8:	4628      	mov	r0, r5
 80161ea:	f7f7 fa6f 	bl	800d6cc <geometry_msgs__msg__Vector3__get_type_description>
 80161ee:	300c      	adds	r0, #12
 80161f0:	c807      	ldmia	r0, {r0, r1, r2}
 80161f2:	3418      	adds	r4, #24
 80161f4:	2301      	movs	r3, #1
 80161f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80161fa:	7033      	strb	r3, [r6, #0]
 80161fc:	4801      	ldr	r0, [pc, #4]	@ (8016204 <geometry_msgs__msg__Transform__get_type_description+0x38>)
 80161fe:	bd70      	pop	{r4, r5, r6, pc}
 8016200:	2001121d 	.word	0x2001121d
 8016204:	0801d674 	.word	0x0801d674
 8016208:	20002174 	.word	0x20002174

0801620c <geometry_msgs__msg__Transform__get_individual_type_description_source>:
 801620c:	4800      	ldr	r0, [pc, #0]	@ (8016210 <geometry_msgs__msg__Transform__get_individual_type_description_source+0x4>)
 801620e:	4770      	bx	lr
 8016210:	0801d650 	.word	0x0801d650

08016214 <geometry_msgs__msg__Transform__get_type_description_sources>:
 8016214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016216:	4e17      	ldr	r6, [pc, #92]	@ (8016274 <geometry_msgs__msg__Transform__get_type_description_sources+0x60>)
 8016218:	7837      	ldrb	r7, [r6, #0]
 801621a:	b10f      	cbz	r7, 8016220 <geometry_msgs__msg__Transform__get_type_description_sources+0xc>
 801621c:	4816      	ldr	r0, [pc, #88]	@ (8016278 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 801621e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016220:	4d16      	ldr	r5, [pc, #88]	@ (801627c <geometry_msgs__msg__Transform__get_type_description_sources+0x68>)
 8016222:	4c17      	ldr	r4, [pc, #92]	@ (8016280 <geometry_msgs__msg__Transform__get_type_description_sources+0x6c>)
 8016224:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016226:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016228:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801622a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801622c:	682b      	ldr	r3, [r5, #0]
 801622e:	4625      	mov	r5, r4
 8016230:	4638      	mov	r0, r7
 8016232:	f845 3b04 	str.w	r3, [r5], #4
 8016236:	f7ff ffa5 	bl	8016184 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 801623a:	4684      	mov	ip, r0
 801623c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016240:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016242:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016246:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8016248:	4638      	mov	r0, r7
 801624a:	f8dc 3000 	ldr.w	r3, [ip]
 801624e:	602b      	str	r3, [r5, #0]
 8016250:	f7f7 fa48 	bl	800d6e4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 8016254:	2301      	movs	r3, #1
 8016256:	4684      	mov	ip, r0
 8016258:	7033      	strb	r3, [r6, #0]
 801625a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801625e:	3428      	adds	r4, #40	@ 0x28
 8016260:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016262:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016266:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016268:	f8dc 3000 	ldr.w	r3, [ip]
 801626c:	4802      	ldr	r0, [pc, #8]	@ (8016278 <geometry_msgs__msg__Transform__get_type_description_sources+0x64>)
 801626e:	6023      	str	r3, [r4, #0]
 8016270:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016272:	bf00      	nop
 8016274:	2001121c 	.word	0x2001121c
 8016278:	0801d644 	.word	0x0801d644
 801627c:	0801d650 	.word	0x0801d650
 8016280:	200111b0 	.word	0x200111b0

08016284 <geometry_msgs__msg__Transform__init>:
 8016284:	b1d8      	cbz	r0, 80162be <geometry_msgs__msg__Transform__init+0x3a>
 8016286:	b538      	push	{r3, r4, r5, lr}
 8016288:	4604      	mov	r4, r0
 801628a:	f7f7 fa4b 	bl	800d724 <geometry_msgs__msg__Vector3__init>
 801628e:	b130      	cbz	r0, 801629e <geometry_msgs__msg__Transform__init+0x1a>
 8016290:	f104 0518 	add.w	r5, r4, #24
 8016294:	4628      	mov	r0, r5
 8016296:	f002 fdcb 	bl	8018e30 <geometry_msgs__msg__Quaternion__init>
 801629a:	b148      	cbz	r0, 80162b0 <geometry_msgs__msg__Transform__init+0x2c>
 801629c:	bd38      	pop	{r3, r4, r5, pc}
 801629e:	4620      	mov	r0, r4
 80162a0:	f7f7 fa44 	bl	800d72c <geometry_msgs__msg__Vector3__fini>
 80162a4:	f104 0018 	add.w	r0, r4, #24
 80162a8:	f002 fdd6 	bl	8018e58 <geometry_msgs__msg__Quaternion__fini>
 80162ac:	2000      	movs	r0, #0
 80162ae:	bd38      	pop	{r3, r4, r5, pc}
 80162b0:	4620      	mov	r0, r4
 80162b2:	f7f7 fa3b 	bl	800d72c <geometry_msgs__msg__Vector3__fini>
 80162b6:	4628      	mov	r0, r5
 80162b8:	f002 fdce 	bl	8018e58 <geometry_msgs__msg__Quaternion__fini>
 80162bc:	e7f6      	b.n	80162ac <geometry_msgs__msg__Transform__init+0x28>
 80162be:	2000      	movs	r0, #0
 80162c0:	4770      	bx	lr
 80162c2:	bf00      	nop

080162c4 <geometry_msgs__msg__Transform__fini>:
 80162c4:	b148      	cbz	r0, 80162da <geometry_msgs__msg__Transform__fini+0x16>
 80162c6:	b510      	push	{r4, lr}
 80162c8:	4604      	mov	r4, r0
 80162ca:	f7f7 fa2f 	bl	800d72c <geometry_msgs__msg__Vector3__fini>
 80162ce:	f104 0018 	add.w	r0, r4, #24
 80162d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80162d6:	f002 bdbf 	b.w	8018e58 <geometry_msgs__msg__Quaternion__fini>
 80162da:	4770      	bx	lr

080162dc <geometry_msgs__msg__TransformStamped__get_type_hash>:
 80162dc:	4800      	ldr	r0, [pc, #0]	@ (80162e0 <geometry_msgs__msg__TransformStamped__get_type_hash+0x4>)
 80162de:	4770      	bx	lr
 80162e0:	20002298 	.word	0x20002298

080162e4 <geometry_msgs__msg__TransformStamped__get_type_description>:
 80162e4:	b570      	push	{r4, r5, r6, lr}
 80162e6:	4e1a      	ldr	r6, [pc, #104]	@ (8016350 <geometry_msgs__msg__TransformStamped__get_type_description+0x6c>)
 80162e8:	7835      	ldrb	r5, [r6, #0]
 80162ea:	b10d      	cbz	r5, 80162f0 <geometry_msgs__msg__TransformStamped__get_type_description+0xc>
 80162ec:	4819      	ldr	r0, [pc, #100]	@ (8016354 <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 80162ee:	bd70      	pop	{r4, r5, r6, pc}
 80162f0:	4628      	mov	r0, r5
 80162f2:	f7ff fdeb 	bl	8015ecc <builtin_interfaces__msg__Time__get_type_description>
 80162f6:	300c      	adds	r0, #12
 80162f8:	c807      	ldmia	r0, {r0, r1, r2}
 80162fa:	4c17      	ldr	r4, [pc, #92]	@ (8016358 <geometry_msgs__msg__TransformStamped__get_type_description+0x74>)
 80162fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016300:	4628      	mov	r0, r5
 8016302:	f7ff ff33 	bl	801616c <geometry_msgs__msg__Quaternion__get_type_description>
 8016306:	300c      	adds	r0, #12
 8016308:	c807      	ldmia	r0, {r0, r1, r2}
 801630a:	f104 0318 	add.w	r3, r4, #24
 801630e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016312:	4628      	mov	r0, r5
 8016314:	f7ff ff5a 	bl	80161cc <geometry_msgs__msg__Transform__get_type_description>
 8016318:	300c      	adds	r0, #12
 801631a:	c807      	ldmia	r0, {r0, r1, r2}
 801631c:	f104 0330 	add.w	r3, r4, #48	@ 0x30
 8016320:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016324:	4628      	mov	r0, r5
 8016326:	f7f7 f9d1 	bl	800d6cc <geometry_msgs__msg__Vector3__get_type_description>
 801632a:	300c      	adds	r0, #12
 801632c:	c807      	ldmia	r0, {r0, r1, r2}
 801632e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8016332:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8016336:	4628      	mov	r0, r5
 8016338:	f7ff fc84 	bl	8015c44 <std_msgs__msg__Header__get_type_description>
 801633c:	300c      	adds	r0, #12
 801633e:	c807      	ldmia	r0, {r0, r1, r2}
 8016340:	3460      	adds	r4, #96	@ 0x60
 8016342:	2301      	movs	r3, #1
 8016344:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016348:	7033      	strb	r3, [r6, #0]
 801634a:	4802      	ldr	r0, [pc, #8]	@ (8016354 <geometry_msgs__msg__TransformStamped__get_type_description+0x70>)
 801634c:	bd70      	pop	{r4, r5, r6, pc}
 801634e:	bf00      	nop
 8016350:	200112f9 	.word	0x200112f9
 8016354:	0801d6c8 	.word	0x0801d6c8
 8016358:	200025b8 	.word	0x200025b8

0801635c <geometry_msgs__msg__TransformStamped__get_individual_type_description_source>:
 801635c:	4800      	ldr	r0, [pc, #0]	@ (8016360 <geometry_msgs__msg__TransformStamped__get_individual_type_description_source+0x4>)
 801635e:	4770      	bx	lr
 8016360:	0801d6a4 	.word	0x0801d6a4

08016364 <geometry_msgs__msg__TransformStamped__get_type_description_sources>:
 8016364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016366:	4d2d      	ldr	r5, [pc, #180]	@ (801641c <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xb8>)
 8016368:	782e      	ldrb	r6, [r5, #0]
 801636a:	b10e      	cbz	r6, 8016370 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc>
 801636c:	482c      	ldr	r0, [pc, #176]	@ (8016420 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 801636e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016370:	4f2c      	ldr	r7, [pc, #176]	@ (8016424 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc0>)
 8016372:	4c2d      	ldr	r4, [pc, #180]	@ (8016428 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xc4>)
 8016374:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8016376:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016378:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801637a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801637c:	683b      	ldr	r3, [r7, #0]
 801637e:	4627      	mov	r7, r4
 8016380:	4630      	mov	r0, r6
 8016382:	f847 3b04 	str.w	r3, [r7], #4
 8016386:	f7ff fdad 	bl	8015ee4 <builtin_interfaces__msg__Time__get_individual_type_description_source>
 801638a:	4684      	mov	ip, r0
 801638c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016390:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016392:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016396:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016398:	4630      	mov	r0, r6
 801639a:	f8dc 3000 	ldr.w	r3, [ip]
 801639e:	603b      	str	r3, [r7, #0]
 80163a0:	f7ff fef0 	bl	8016184 <geometry_msgs__msg__Quaternion__get_individual_type_description_source>
 80163a4:	4684      	mov	ip, r0
 80163a6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163aa:	f104 0728 	add.w	r7, r4, #40	@ 0x28
 80163ae:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80163b0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163b4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80163b6:	4630      	mov	r0, r6
 80163b8:	f8dc 3000 	ldr.w	r3, [ip]
 80163bc:	603b      	str	r3, [r7, #0]
 80163be:	f7ff ff25 	bl	801620c <geometry_msgs__msg__Transform__get_individual_type_description_source>
 80163c2:	4684      	mov	ip, r0
 80163c4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163c8:	f104 074c 	add.w	r7, r4, #76	@ 0x4c
 80163cc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80163ce:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163d2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80163d4:	4630      	mov	r0, r6
 80163d6:	f8dc 3000 	ldr.w	r3, [ip]
 80163da:	603b      	str	r3, [r7, #0]
 80163dc:	f7f7 f982 	bl	800d6e4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 80163e0:	4684      	mov	ip, r0
 80163e2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163e6:	f104 0770 	add.w	r7, r4, #112	@ 0x70
 80163ea:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80163ec:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80163f0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80163f2:	4630      	mov	r0, r6
 80163f4:	f8dc 3000 	ldr.w	r3, [ip]
 80163f8:	603b      	str	r3, [r7, #0]
 80163fa:	f7ff fc3b 	bl	8015c74 <std_msgs__msg__Header__get_individual_type_description_source>
 80163fe:	2301      	movs	r3, #1
 8016400:	4684      	mov	ip, r0
 8016402:	702b      	strb	r3, [r5, #0]
 8016404:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016408:	3494      	adds	r4, #148	@ 0x94
 801640a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801640c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016410:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016412:	f8dc 3000 	ldr.w	r3, [ip]
 8016416:	4802      	ldr	r0, [pc, #8]	@ (8016420 <geometry_msgs__msg__TransformStamped__get_type_description_sources+0xbc>)
 8016418:	6023      	str	r3, [r4, #0]
 801641a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801641c:	200112f8 	.word	0x200112f8
 8016420:	0801d698 	.word	0x0801d698
 8016424:	0801d6a4 	.word	0x0801d6a4
 8016428:	20011220 	.word	0x20011220

0801642c <geometry_msgs__msg__TwistWithCovariance__get_type_hash>:
 801642c:	4800      	ldr	r0, [pc, #0]	@ (8016430 <geometry_msgs__msg__TwistWithCovariance__get_type_hash+0x4>)
 801642e:	4770      	bx	lr
 8016430:	200027d0 	.word	0x200027d0

08016434 <geometry_msgs__msg__TwistWithCovariance__get_type_description>:
 8016434:	b570      	push	{r4, r5, r6, lr}
 8016436:	4e0c      	ldr	r6, [pc, #48]	@ (8016468 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x34>)
 8016438:	7835      	ldrb	r5, [r6, #0]
 801643a:	b10d      	cbz	r5, 8016440 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0xc>
 801643c:	480b      	ldr	r0, [pc, #44]	@ (801646c <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 801643e:	bd70      	pop	{r4, r5, r6, pc}
 8016440:	4628      	mov	r0, r5
 8016442:	f7f7 f8cf 	bl	800d5e4 <geometry_msgs__msg__Twist__get_type_description>
 8016446:	300c      	adds	r0, #12
 8016448:	c807      	ldmia	r0, {r0, r1, r2}
 801644a:	4c09      	ldr	r4, [pc, #36]	@ (8016470 <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x3c>)
 801644c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016450:	4628      	mov	r0, r5
 8016452:	f7f7 f93b 	bl	800d6cc <geometry_msgs__msg__Vector3__get_type_description>
 8016456:	300c      	adds	r0, #12
 8016458:	c807      	ldmia	r0, {r0, r1, r2}
 801645a:	3418      	adds	r4, #24
 801645c:	2301      	movs	r3, #1
 801645e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8016462:	7033      	strb	r3, [r6, #0]
 8016464:	4801      	ldr	r0, [pc, #4]	@ (801646c <geometry_msgs__msg__TwistWithCovariance__get_type_description+0x38>)
 8016466:	bd70      	pop	{r4, r5, r6, pc}
 8016468:	20011369 	.word	0x20011369
 801646c:	0801d71c 	.word	0x0801d71c
 8016470:	2000294c 	.word	0x2000294c

08016474 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source>:
 8016474:	4800      	ldr	r0, [pc, #0]	@ (8016478 <geometry_msgs__msg__TwistWithCovariance__get_individual_type_description_source+0x4>)
 8016476:	4770      	bx	lr
 8016478:	0801d6f8 	.word	0x0801d6f8

0801647c <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources>:
 801647c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801647e:	4e17      	ldr	r6, [pc, #92]	@ (80164dc <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x60>)
 8016480:	7837      	ldrb	r7, [r6, #0]
 8016482:	b10f      	cbz	r7, 8016488 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0xc>
 8016484:	4816      	ldr	r0, [pc, #88]	@ (80164e0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 8016486:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016488:	4d16      	ldr	r5, [pc, #88]	@ (80164e4 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x68>)
 801648a:	4c17      	ldr	r4, [pc, #92]	@ (80164e8 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x6c>)
 801648c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801648e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016490:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016492:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016494:	682b      	ldr	r3, [r5, #0]
 8016496:	4625      	mov	r5, r4
 8016498:	4638      	mov	r0, r7
 801649a:	f845 3b04 	str.w	r3, [r5], #4
 801649e:	f7f7 f8b9 	bl	800d614 <geometry_msgs__msg__Twist__get_individual_type_description_source>
 80164a2:	4684      	mov	ip, r0
 80164a4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80164a8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80164aa:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80164ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80164b0:	4638      	mov	r0, r7
 80164b2:	f8dc 3000 	ldr.w	r3, [ip]
 80164b6:	602b      	str	r3, [r5, #0]
 80164b8:	f7f7 f914 	bl	800d6e4 <geometry_msgs__msg__Vector3__get_individual_type_description_source>
 80164bc:	2301      	movs	r3, #1
 80164be:	4684      	mov	ip, r0
 80164c0:	7033      	strb	r3, [r6, #0]
 80164c2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80164c6:	3428      	adds	r4, #40	@ 0x28
 80164c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80164ca:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80164ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80164d0:	f8dc 3000 	ldr.w	r3, [ip]
 80164d4:	4802      	ldr	r0, [pc, #8]	@ (80164e0 <geometry_msgs__msg__TwistWithCovariance__get_type_description_sources+0x64>)
 80164d6:	6023      	str	r3, [r4, #0]
 80164d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80164da:	bf00      	nop
 80164dc:	20011368 	.word	0x20011368
 80164e0:	0801d6ec 	.word	0x0801d6ec
 80164e4:	0801d6f8 	.word	0x0801d6f8
 80164e8:	200112fc 	.word	0x200112fc

080164ec <geometry_msgs__msg__TwistWithCovariance__init>:
 80164ec:	b150      	cbz	r0, 8016504 <geometry_msgs__msg__TwistWithCovariance__init+0x18>
 80164ee:	b510      	push	{r4, lr}
 80164f0:	4604      	mov	r4, r0
 80164f2:	f7f7 f8bb 	bl	800d66c <geometry_msgs__msg__Twist__init>
 80164f6:	b100      	cbz	r0, 80164fa <geometry_msgs__msg__TwistWithCovariance__init+0xe>
 80164f8:	bd10      	pop	{r4, pc}
 80164fa:	4620      	mov	r0, r4
 80164fc:	f7f7 f8d6 	bl	800d6ac <geometry_msgs__msg__Twist__fini>
 8016500:	2000      	movs	r0, #0
 8016502:	bd10      	pop	{r4, pc}
 8016504:	2000      	movs	r0, #0
 8016506:	4770      	bx	lr

08016508 <geometry_msgs__msg__TwistWithCovariance__fini>:
 8016508:	b108      	cbz	r0, 801650e <geometry_msgs__msg__TwistWithCovariance__fini+0x6>
 801650a:	f7f7 b8cf 	b.w	800d6ac <geometry_msgs__msg__Twist__fini>
 801650e:	4770      	bx	lr

08016510 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_init_function>:
 8016510:	f002 bc62 	b.w	8018dd8 <geometry_msgs__msg__Pose__init>

08016514 <geometry_msgs__msg__Pose__rosidl_typesupport_introspection_c__Pose_fini_function>:
 8016514:	f002 bc80 	b.w	8018e18 <geometry_msgs__msg__Pose__fini>

08016518 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 8016518:	b510      	push	{r4, lr}
 801651a:	f002 fca3 	bl	8018e64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 801651e:	4c07      	ldr	r4, [pc, #28]	@ (801653c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x24>)
 8016520:	60e0      	str	r0, [r4, #12]
 8016522:	f000 f815 	bl	8016550 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8016526:	4b06      	ldr	r3, [pc, #24]	@ (8016540 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8016528:	64a0      	str	r0, [r4, #72]	@ 0x48
 801652a:	681a      	ldr	r2, [r3, #0]
 801652c:	b10a      	cbz	r2, 8016532 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x1a>
 801652e:	4804      	ldr	r0, [pc, #16]	@ (8016540 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8016530:	bd10      	pop	{r4, pc}
 8016532:	4a04      	ldr	r2, [pc, #16]	@ (8016544 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x2c>)
 8016534:	4802      	ldr	r0, [pc, #8]	@ (8016540 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x28>)
 8016536:	6812      	ldr	r2, [r2, #0]
 8016538:	601a      	str	r2, [r3, #0]
 801653a:	bd10      	pop	{r4, pc}
 801653c:	20002a88 	.word	0x20002a88
 8016540:	20002a70 	.word	0x20002a70
 8016544:	2000037c 	.word	0x2000037c

08016548 <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_init_function>:
 8016548:	f002 bc72 	b.w	8018e30 <geometry_msgs__msg__Quaternion__init>

0801654c <geometry_msgs__msg__Quaternion__rosidl_typesupport_introspection_c__Quaternion_fini_function>:
 801654c:	f002 bc84 	b.w	8018e58 <geometry_msgs__msg__Quaternion__fini>

08016550 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 8016550:	4b04      	ldr	r3, [pc, #16]	@ (8016564 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8016552:	681a      	ldr	r2, [r3, #0]
 8016554:	b10a      	cbz	r2, 801655a <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0xa>
 8016556:	4803      	ldr	r0, [pc, #12]	@ (8016564 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 8016558:	4770      	bx	lr
 801655a:	4a03      	ldr	r2, [pc, #12]	@ (8016568 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x18>)
 801655c:	4801      	ldr	r0, [pc, #4]	@ (8016564 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x14>)
 801655e:	6812      	ldr	r2, [r2, #0]
 8016560:	601a      	str	r2, [r3, #0]
 8016562:	4770      	bx	lr
 8016564:	20002b00 	.word	0x20002b00
 8016568:	2000037c 	.word	0x2000037c

0801656c <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_init_function>:
 801656c:	f7ff be8a 	b.w	8016284 <geometry_msgs__msg__Transform__init>

08016570 <geometry_msgs__msg__Transform__rosidl_typesupport_introspection_c__Transform_fini_function>:
 8016570:	f7ff bea8 	b.w	80162c4 <geometry_msgs__msg__Transform__fini>

08016574 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 8016574:	b510      	push	{r4, lr}
 8016576:	f7f3 f91f 	bl	80097b8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 801657a:	4c07      	ldr	r4, [pc, #28]	@ (8016598 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x24>)
 801657c:	60e0      	str	r0, [r4, #12]
 801657e:	f7ff ffe7 	bl	8016550 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 8016582:	4b06      	ldr	r3, [pc, #24]	@ (801659c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8016584:	64a0      	str	r0, [r4, #72]	@ 0x48
 8016586:	681a      	ldr	r2, [r3, #0]
 8016588:	b10a      	cbz	r2, 801658e <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x1a>
 801658a:	4804      	ldr	r0, [pc, #16]	@ (801659c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 801658c:	bd10      	pop	{r4, pc}
 801658e:	4a04      	ldr	r2, [pc, #16]	@ (80165a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x2c>)
 8016590:	4802      	ldr	r0, [pc, #8]	@ (801659c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x28>)
 8016592:	6812      	ldr	r2, [r2, #0]
 8016594:	601a      	str	r2, [r3, #0]
 8016596:	bd10      	pop	{r4, pc}
 8016598:	20002c20 	.word	0x20002c20
 801659c:	20002c08 	.word	0x20002c08
 80165a0:	2000037c 	.word	0x2000037c

080165a4 <get_serialized_size_geometry_msgs__msg__Pose>:
 80165a4:	b570      	push	{r4, r5, r6, lr}
 80165a6:	4604      	mov	r4, r0
 80165a8:	b148      	cbz	r0, 80165be <get_serialized_size_geometry_msgs__msg__Pose+0x1a>
 80165aa:	460d      	mov	r5, r1
 80165ac:	f002 fc68 	bl	8018e80 <get_serialized_size_geometry_msgs__msg__Point>
 80165b0:	4606      	mov	r6, r0
 80165b2:	1829      	adds	r1, r5, r0
 80165b4:	f104 0018 	add.w	r0, r4, #24
 80165b8:	f000 f864 	bl	8016684 <get_serialized_size_geometry_msgs__msg__Quaternion>
 80165bc:	4430      	add	r0, r6
 80165be:	bd70      	pop	{r4, r5, r6, pc}

080165c0 <_Pose__cdr_deserialize>:
 80165c0:	b570      	push	{r4, r5, r6, lr}
 80165c2:	460c      	mov	r4, r1
 80165c4:	b189      	cbz	r1, 80165ea <_Pose__cdr_deserialize+0x2a>
 80165c6:	4605      	mov	r5, r0
 80165c8:	f002 fce6 	bl	8018f98 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80165cc:	6843      	ldr	r3, [r0, #4]
 80165ce:	4621      	mov	r1, r4
 80165d0:	68db      	ldr	r3, [r3, #12]
 80165d2:	4628      	mov	r0, r5
 80165d4:	4798      	blx	r3
 80165d6:	f000 f909 	bl	80167ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 80165da:	6843      	ldr	r3, [r0, #4]
 80165dc:	f104 0118 	add.w	r1, r4, #24
 80165e0:	4628      	mov	r0, r5
 80165e2:	68db      	ldr	r3, [r3, #12]
 80165e4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80165e8:	4718      	bx	r3
 80165ea:	4608      	mov	r0, r1
 80165ec:	bd70      	pop	{r4, r5, r6, pc}
 80165ee:	bf00      	nop

080165f0 <_Pose__cdr_serialize>:
 80165f0:	b198      	cbz	r0, 801661a <_Pose__cdr_serialize+0x2a>
 80165f2:	b570      	push	{r4, r5, r6, lr}
 80165f4:	460d      	mov	r5, r1
 80165f6:	4604      	mov	r4, r0
 80165f8:	f002 fcce 	bl	8018f98 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>
 80165fc:	6843      	ldr	r3, [r0, #4]
 80165fe:	4629      	mov	r1, r5
 8016600:	689b      	ldr	r3, [r3, #8]
 8016602:	4620      	mov	r0, r4
 8016604:	4798      	blx	r3
 8016606:	f000 f8f1 	bl	80167ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801660a:	6843      	ldr	r3, [r0, #4]
 801660c:	4629      	mov	r1, r5
 801660e:	f104 0018 	add.w	r0, r4, #24
 8016612:	689b      	ldr	r3, [r3, #8]
 8016614:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016618:	4718      	bx	r3
 801661a:	4770      	bx	lr

0801661c <_Pose__get_serialized_size>:
 801661c:	b538      	push	{r3, r4, r5, lr}
 801661e:	4604      	mov	r4, r0
 8016620:	b148      	cbz	r0, 8016636 <_Pose__get_serialized_size+0x1a>
 8016622:	2100      	movs	r1, #0
 8016624:	f002 fc2c 	bl	8018e80 <get_serialized_size_geometry_msgs__msg__Point>
 8016628:	4605      	mov	r5, r0
 801662a:	4601      	mov	r1, r0
 801662c:	f104 0018 	add.w	r0, r4, #24
 8016630:	f000 f828 	bl	8016684 <get_serialized_size_geometry_msgs__msg__Quaternion>
 8016634:	4428      	add	r0, r5
 8016636:	bd38      	pop	{r3, r4, r5, pc}

08016638 <_Pose__max_serialized_size>:
 8016638:	b510      	push	{r4, lr}
 801663a:	b082      	sub	sp, #8
 801663c:	2301      	movs	r3, #1
 801663e:	2100      	movs	r1, #0
 8016640:	f10d 0007 	add.w	r0, sp, #7
 8016644:	f88d 3007 	strb.w	r3, [sp, #7]
 8016648:	f002 fc8c 	bl	8018f64 <max_serialized_size_geometry_msgs__msg__Point>
 801664c:	4604      	mov	r4, r0
 801664e:	4601      	mov	r1, r0
 8016650:	f10d 0007 	add.w	r0, sp, #7
 8016654:	f000 f8a8 	bl	80167a8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8016658:	4420      	add	r0, r4
 801665a:	b002      	add	sp, #8
 801665c:	bd10      	pop	{r4, pc}
 801665e:	bf00      	nop

08016660 <max_serialized_size_geometry_msgs__msg__Pose>:
 8016660:	2301      	movs	r3, #1
 8016662:	b570      	push	{r4, r5, r6, lr}
 8016664:	7003      	strb	r3, [r0, #0]
 8016666:	4605      	mov	r5, r0
 8016668:	460e      	mov	r6, r1
 801666a:	f002 fc7b 	bl	8018f64 <max_serialized_size_geometry_msgs__msg__Point>
 801666e:	4604      	mov	r4, r0
 8016670:	1831      	adds	r1, r6, r0
 8016672:	4628      	mov	r0, r5
 8016674:	f000 f898 	bl	80167a8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 8016678:	4420      	add	r0, r4
 801667a:	bd70      	pop	{r4, r5, r6, pc}

0801667c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose>:
 801667c:	4800      	ldr	r0, [pc, #0]	@ (8016680 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Pose+0x4>)
 801667e:	4770      	bx	lr
 8016680:	20002c98 	.word	0x20002c98

08016684 <get_serialized_size_geometry_msgs__msg__Quaternion>:
 8016684:	b1f0      	cbz	r0, 80166c4 <get_serialized_size_geometry_msgs__msg__Quaternion+0x40>
 8016686:	b570      	push	{r4, r5, r6, lr}
 8016688:	460d      	mov	r5, r1
 801668a:	4628      	mov	r0, r5
 801668c:	2108      	movs	r1, #8
 801668e:	f7f4 fc93 	bl	800afb8 <ucdr_alignment>
 8016692:	2108      	movs	r1, #8
 8016694:	186c      	adds	r4, r5, r1
 8016696:	4404      	add	r4, r0
 8016698:	4620      	mov	r0, r4
 801669a:	f7f4 fc8d 	bl	800afb8 <ucdr_alignment>
 801669e:	f100 0608 	add.w	r6, r0, #8
 80166a2:	4426      	add	r6, r4
 80166a4:	2108      	movs	r1, #8
 80166a6:	4630      	mov	r0, r6
 80166a8:	f7f4 fc86 	bl	800afb8 <ucdr_alignment>
 80166ac:	f100 0408 	add.w	r4, r0, #8
 80166b0:	4434      	add	r4, r6
 80166b2:	2108      	movs	r1, #8
 80166b4:	4620      	mov	r0, r4
 80166b6:	f7f4 fc7f 	bl	800afb8 <ucdr_alignment>
 80166ba:	f1c5 0508 	rsb	r5, r5, #8
 80166be:	4405      	add	r5, r0
 80166c0:	1928      	adds	r0, r5, r4
 80166c2:	bd70      	pop	{r4, r5, r6, pc}
 80166c4:	4770      	bx	lr
 80166c6:	bf00      	nop

080166c8 <_Quaternion__cdr_deserialize>:
 80166c8:	b538      	push	{r3, r4, r5, lr}
 80166ca:	460c      	mov	r4, r1
 80166cc:	b199      	cbz	r1, 80166f6 <_Quaternion__cdr_deserialize+0x2e>
 80166ce:	4605      	mov	r5, r0
 80166d0:	f7f4 fa94 	bl	800abfc <ucdr_deserialize_double>
 80166d4:	f104 0108 	add.w	r1, r4, #8
 80166d8:	4628      	mov	r0, r5
 80166da:	f7f4 fa8f 	bl	800abfc <ucdr_deserialize_double>
 80166de:	f104 0110 	add.w	r1, r4, #16
 80166e2:	4628      	mov	r0, r5
 80166e4:	f7f4 fa8a 	bl	800abfc <ucdr_deserialize_double>
 80166e8:	f104 0118 	add.w	r1, r4, #24
 80166ec:	4628      	mov	r0, r5
 80166ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80166f2:	f7f4 ba83 	b.w	800abfc <ucdr_deserialize_double>
 80166f6:	4608      	mov	r0, r1
 80166f8:	bd38      	pop	{r3, r4, r5, pc}
 80166fa:	bf00      	nop

080166fc <_Quaternion__cdr_serialize>:
 80166fc:	b1c0      	cbz	r0, 8016730 <_Quaternion__cdr_serialize+0x34>
 80166fe:	b538      	push	{r3, r4, r5, lr}
 8016700:	ed90 0b00 	vldr	d0, [r0]
 8016704:	460d      	mov	r5, r1
 8016706:	4604      	mov	r4, r0
 8016708:	4608      	mov	r0, r1
 801670a:	f7f4 f8e7 	bl	800a8dc <ucdr_serialize_double>
 801670e:	ed94 0b02 	vldr	d0, [r4, #8]
 8016712:	4628      	mov	r0, r5
 8016714:	f7f4 f8e2 	bl	800a8dc <ucdr_serialize_double>
 8016718:	ed94 0b04 	vldr	d0, [r4, #16]
 801671c:	4628      	mov	r0, r5
 801671e:	f7f4 f8dd 	bl	800a8dc <ucdr_serialize_double>
 8016722:	ed94 0b06 	vldr	d0, [r4, #24]
 8016726:	4628      	mov	r0, r5
 8016728:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801672c:	f7f4 b8d6 	b.w	800a8dc <ucdr_serialize_double>
 8016730:	4770      	bx	lr
 8016732:	bf00      	nop

08016734 <_Quaternion__get_serialized_size>:
 8016734:	b1d8      	cbz	r0, 801676e <_Quaternion__get_serialized_size+0x3a>
 8016736:	b538      	push	{r3, r4, r5, lr}
 8016738:	2108      	movs	r1, #8
 801673a:	2000      	movs	r0, #0
 801673c:	f7f4 fc3c 	bl	800afb8 <ucdr_alignment>
 8016740:	f100 0408 	add.w	r4, r0, #8
 8016744:	2108      	movs	r1, #8
 8016746:	4620      	mov	r0, r4
 8016748:	f7f4 fc36 	bl	800afb8 <ucdr_alignment>
 801674c:	f100 0508 	add.w	r5, r0, #8
 8016750:	4425      	add	r5, r4
 8016752:	2108      	movs	r1, #8
 8016754:	4628      	mov	r0, r5
 8016756:	f7f4 fc2f 	bl	800afb8 <ucdr_alignment>
 801675a:	f100 0408 	add.w	r4, r0, #8
 801675e:	442c      	add	r4, r5
 8016760:	2108      	movs	r1, #8
 8016762:	4620      	mov	r0, r4
 8016764:	f7f4 fc28 	bl	800afb8 <ucdr_alignment>
 8016768:	3008      	adds	r0, #8
 801676a:	4420      	add	r0, r4
 801676c:	bd38      	pop	{r3, r4, r5, pc}
 801676e:	4770      	bx	lr

08016770 <_Quaternion__max_serialized_size>:
 8016770:	b538      	push	{r3, r4, r5, lr}
 8016772:	2108      	movs	r1, #8
 8016774:	2000      	movs	r0, #0
 8016776:	f7f4 fc1f 	bl	800afb8 <ucdr_alignment>
 801677a:	f100 0408 	add.w	r4, r0, #8
 801677e:	2108      	movs	r1, #8
 8016780:	4620      	mov	r0, r4
 8016782:	f7f4 fc19 	bl	800afb8 <ucdr_alignment>
 8016786:	f100 0508 	add.w	r5, r0, #8
 801678a:	4425      	add	r5, r4
 801678c:	2108      	movs	r1, #8
 801678e:	4628      	mov	r0, r5
 8016790:	f7f4 fc12 	bl	800afb8 <ucdr_alignment>
 8016794:	f100 0408 	add.w	r4, r0, #8
 8016798:	442c      	add	r4, r5
 801679a:	2108      	movs	r1, #8
 801679c:	4620      	mov	r0, r4
 801679e:	f7f4 fc0b 	bl	800afb8 <ucdr_alignment>
 80167a2:	3008      	adds	r0, #8
 80167a4:	4420      	add	r0, r4
 80167a6:	bd38      	pop	{r3, r4, r5, pc}

080167a8 <max_serialized_size_geometry_msgs__msg__Quaternion>:
 80167a8:	b570      	push	{r4, r5, r6, lr}
 80167aa:	2301      	movs	r3, #1
 80167ac:	460c      	mov	r4, r1
 80167ae:	7003      	strb	r3, [r0, #0]
 80167b0:	2108      	movs	r1, #8
 80167b2:	4620      	mov	r0, r4
 80167b4:	f7f4 fc00 	bl	800afb8 <ucdr_alignment>
 80167b8:	2108      	movs	r1, #8
 80167ba:	1863      	adds	r3, r4, r1
 80167bc:	18c5      	adds	r5, r0, r3
 80167be:	4628      	mov	r0, r5
 80167c0:	f7f4 fbfa 	bl	800afb8 <ucdr_alignment>
 80167c4:	f100 0608 	add.w	r6, r0, #8
 80167c8:	442e      	add	r6, r5
 80167ca:	2108      	movs	r1, #8
 80167cc:	4630      	mov	r0, r6
 80167ce:	f7f4 fbf3 	bl	800afb8 <ucdr_alignment>
 80167d2:	f100 0508 	add.w	r5, r0, #8
 80167d6:	4435      	add	r5, r6
 80167d8:	2108      	movs	r1, #8
 80167da:	4628      	mov	r0, r5
 80167dc:	f7f4 fbec 	bl	800afb8 <ucdr_alignment>
 80167e0:	f1c4 0408 	rsb	r4, r4, #8
 80167e4:	4420      	add	r0, r4
 80167e6:	4428      	add	r0, r5
 80167e8:	bd70      	pop	{r4, r5, r6, pc}
 80167ea:	bf00      	nop

080167ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>:
 80167ec:	4800      	ldr	r0, [pc, #0]	@ (80167f0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion+0x4>)
 80167ee:	4770      	bx	lr
 80167f0:	20002ccc 	.word	0x20002ccc

080167f4 <get_serialized_size_geometry_msgs__msg__Transform>:
 80167f4:	b570      	push	{r4, r5, r6, lr}
 80167f6:	4604      	mov	r4, r0
 80167f8:	b148      	cbz	r0, 801680e <get_serialized_size_geometry_msgs__msg__Transform+0x1a>
 80167fa:	460d      	mov	r5, r1
 80167fc:	f7f3 f85a 	bl	80098b4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8016800:	4606      	mov	r6, r0
 8016802:	1829      	adds	r1, r5, r0
 8016804:	f104 0018 	add.w	r0, r4, #24
 8016808:	f7ff ff3c 	bl	8016684 <get_serialized_size_geometry_msgs__msg__Quaternion>
 801680c:	4430      	add	r0, r6
 801680e:	bd70      	pop	{r4, r5, r6, pc}

08016810 <_Transform__cdr_deserialize>:
 8016810:	b570      	push	{r4, r5, r6, lr}
 8016812:	460c      	mov	r4, r1
 8016814:	b189      	cbz	r1, 801683a <_Transform__cdr_deserialize+0x2a>
 8016816:	4605      	mov	r5, r0
 8016818:	f7f3 f8d8 	bl	80099cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 801681c:	6843      	ldr	r3, [r0, #4]
 801681e:	4621      	mov	r1, r4
 8016820:	68db      	ldr	r3, [r3, #12]
 8016822:	4628      	mov	r0, r5
 8016824:	4798      	blx	r3
 8016826:	f7ff ffe1 	bl	80167ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801682a:	6843      	ldr	r3, [r0, #4]
 801682c:	f104 0118 	add.w	r1, r4, #24
 8016830:	4628      	mov	r0, r5
 8016832:	68db      	ldr	r3, [r3, #12]
 8016834:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016838:	4718      	bx	r3
 801683a:	4608      	mov	r0, r1
 801683c:	bd70      	pop	{r4, r5, r6, pc}
 801683e:	bf00      	nop

08016840 <_Transform__cdr_serialize>:
 8016840:	b198      	cbz	r0, 801686a <_Transform__cdr_serialize+0x2a>
 8016842:	b570      	push	{r4, r5, r6, lr}
 8016844:	460d      	mov	r5, r1
 8016846:	4604      	mov	r4, r0
 8016848:	f7f3 f8c0 	bl	80099cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Vector3>
 801684c:	6843      	ldr	r3, [r0, #4]
 801684e:	4629      	mov	r1, r5
 8016850:	689b      	ldr	r3, [r3, #8]
 8016852:	4620      	mov	r0, r4
 8016854:	4798      	blx	r3
 8016856:	f7ff ffc9 	bl	80167ec <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Quaternion>
 801685a:	6843      	ldr	r3, [r0, #4]
 801685c:	4629      	mov	r1, r5
 801685e:	f104 0018 	add.w	r0, r4, #24
 8016862:	689b      	ldr	r3, [r3, #8]
 8016864:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8016868:	4718      	bx	r3
 801686a:	4770      	bx	lr

0801686c <_Transform__get_serialized_size>:
 801686c:	b538      	push	{r3, r4, r5, lr}
 801686e:	4604      	mov	r4, r0
 8016870:	b148      	cbz	r0, 8016886 <_Transform__get_serialized_size+0x1a>
 8016872:	2100      	movs	r1, #0
 8016874:	f7f3 f81e 	bl	80098b4 <get_serialized_size_geometry_msgs__msg__Vector3>
 8016878:	4605      	mov	r5, r0
 801687a:	4601      	mov	r1, r0
 801687c:	f104 0018 	add.w	r0, r4, #24
 8016880:	f7ff ff00 	bl	8016684 <get_serialized_size_geometry_msgs__msg__Quaternion>
 8016884:	4428      	add	r0, r5
 8016886:	bd38      	pop	{r3, r4, r5, pc}

08016888 <_Transform__max_serialized_size>:
 8016888:	b510      	push	{r4, lr}
 801688a:	b082      	sub	sp, #8
 801688c:	2301      	movs	r3, #1
 801688e:	2100      	movs	r1, #0
 8016890:	f10d 0007 	add.w	r0, sp, #7
 8016894:	f88d 3007 	strb.w	r3, [sp, #7]
 8016898:	f7f3 f87e 	bl	8009998 <max_serialized_size_geometry_msgs__msg__Vector3>
 801689c:	4604      	mov	r4, r0
 801689e:	4601      	mov	r1, r0
 80168a0:	f10d 0007 	add.w	r0, sp, #7
 80168a4:	f7ff ff80 	bl	80167a8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80168a8:	4420      	add	r0, r4
 80168aa:	b002      	add	sp, #8
 80168ac:	bd10      	pop	{r4, pc}
 80168ae:	bf00      	nop

080168b0 <max_serialized_size_geometry_msgs__msg__Transform>:
 80168b0:	2301      	movs	r3, #1
 80168b2:	b570      	push	{r4, r5, r6, lr}
 80168b4:	7003      	strb	r3, [r0, #0]
 80168b6:	4605      	mov	r5, r0
 80168b8:	460e      	mov	r6, r1
 80168ba:	f7f3 f86d 	bl	8009998 <max_serialized_size_geometry_msgs__msg__Vector3>
 80168be:	4604      	mov	r4, r0
 80168c0:	1831      	adds	r1, r6, r0
 80168c2:	4628      	mov	r0, r5
 80168c4:	f7ff ff70 	bl	80167a8 <max_serialized_size_geometry_msgs__msg__Quaternion>
 80168c8:	4420      	add	r0, r4
 80168ca:	bd70      	pop	{r4, r5, r6, pc}

080168cc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform>:
 80168cc:	4800      	ldr	r0, [pc, #0]	@ (80168d0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Transform+0x4>)
 80168ce:	4770      	bx	lr
 80168d0:	20002d00 	.word	0x20002d00

080168d4 <ucdr_serialize_string>:
 80168d4:	b538      	push	{r3, r4, r5, lr}
 80168d6:	4605      	mov	r5, r0
 80168d8:	4608      	mov	r0, r1
 80168da:	460c      	mov	r4, r1
 80168dc:	f7e9 fce0 	bl	80002a0 <strlen>
 80168e0:	4621      	mov	r1, r4
 80168e2:	1c42      	adds	r2, r0, #1
 80168e4:	4628      	mov	r0, r5
 80168e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80168ea:	f7f7 baff 	b.w	800deec <ucdr_serialize_sequence_char>
 80168ee:	bf00      	nop

080168f0 <ucdr_deserialize_string>:
 80168f0:	b500      	push	{lr}
 80168f2:	b083      	sub	sp, #12
 80168f4:	ab01      	add	r3, sp, #4
 80168f6:	f7f7 fb0b 	bl	800df10 <ucdr_deserialize_sequence_char>
 80168fa:	b003      	add	sp, #12
 80168fc:	f85d fb04 	ldr.w	pc, [sp], #4

08016900 <get_custom_error>:
 8016900:	4b01      	ldr	r3, [pc, #4]	@ (8016908 <get_custom_error+0x8>)
 8016902:	7818      	ldrb	r0, [r3, #0]
 8016904:	4770      	bx	lr
 8016906:	bf00      	nop
 8016908:	2001136a 	.word	0x2001136a

0801690c <recv_custom_msg>:
 801690c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016910:	b089      	sub	sp, #36	@ 0x24
 8016912:	4693      	mov	fp, r2
 8016914:	f890 2200 	ldrb.w	r2, [r0, #512]	@ 0x200
 8016918:	9104      	str	r1, [sp, #16]
 801691a:	2100      	movs	r1, #0
 801691c:	f8d0 5274 	ldr.w	r5, [r0, #628]	@ 0x274
 8016920:	9305      	str	r3, [sp, #20]
 8016922:	4604      	mov	r4, r0
 8016924:	f88d 101e 	strb.w	r1, [sp, #30]
 8016928:	b332      	cbz	r2, 8016978 <recv_custom_msg+0x6c>
 801692a:	f200 2a02 	addw	sl, r0, #514	@ 0x202
 801692e:	f10d 091f 	add.w	r9, sp, #31
 8016932:	f10d 0814 	add.w	r8, sp, #20
 8016936:	f10d 071e 	add.w	r7, sp, #30
 801693a:	f44f 7600 	mov.w	r6, #512	@ 0x200
 801693e:	e004      	b.n	801694a <recv_custom_msg+0x3e>
 8016940:	9b05      	ldr	r3, [sp, #20]
 8016942:	2b00      	cmp	r3, #0
 8016944:	dd10      	ble.n	8016968 <recv_custom_msg+0x5c>
 8016946:	f8d4 5274 	ldr.w	r5, [r4, #628]	@ 0x274
 801694a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801694e:	e9cd 6700 	strd	r6, r7, [sp]
 8016952:	4623      	mov	r3, r4
 8016954:	4622      	mov	r2, r4
 8016956:	4629      	mov	r1, r5
 8016958:	4650      	mov	r0, sl
 801695a:	f001 f8f9 	bl	8017b50 <uxr_read_framed_msg>
 801695e:	2800      	cmp	r0, #0
 8016960:	d0ee      	beq.n	8016940 <recv_custom_msg+0x34>
 8016962:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8016966:	b1a3      	cbz	r3, 8016992 <recv_custom_msg+0x86>
 8016968:	4b0e      	ldr	r3, [pc, #56]	@ (80169a4 <recv_custom_msg+0x98>)
 801696a:	f89d 201f 	ldrb.w	r2, [sp, #31]
 801696e:	701a      	strb	r2, [r3, #0]
 8016970:	2000      	movs	r0, #0
 8016972:	b009      	add	sp, #36	@ 0x24
 8016974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016978:	f10d 021f 	add.w	r2, sp, #31
 801697c:	9200      	str	r2, [sp, #0]
 801697e:	4601      	mov	r1, r0
 8016980:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016984:	47a8      	blx	r5
 8016986:	2800      	cmp	r0, #0
 8016988:	d0ee      	beq.n	8016968 <recv_custom_msg+0x5c>
 801698a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 801698e:	2b00      	cmp	r3, #0
 8016990:	d1ea      	bne.n	8016968 <recv_custom_msg+0x5c>
 8016992:	9b04      	ldr	r3, [sp, #16]
 8016994:	f8cb 0000 	str.w	r0, [fp]
 8016998:	2001      	movs	r0, #1
 801699a:	601c      	str	r4, [r3, #0]
 801699c:	b009      	add	sp, #36	@ 0x24
 801699e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169a2:	bf00      	nop
 80169a4:	2001136a 	.word	0x2001136a

080169a8 <send_custom_msg>:
 80169a8:	b570      	push	{r4, r5, r6, lr}
 80169aa:	f890 5200 	ldrb.w	r5, [r0, #512]	@ 0x200
 80169ae:	f8d0 4270 	ldr.w	r4, [r0, #624]	@ 0x270
 80169b2:	b086      	sub	sp, #24
 80169b4:	4616      	mov	r6, r2
 80169b6:	b965      	cbnz	r5, 80169d2 <send_custom_msg+0x2a>
 80169b8:	f10d 0317 	add.w	r3, sp, #23
 80169bc:	47a0      	blx	r4
 80169be:	b108      	cbz	r0, 80169c4 <send_custom_msg+0x1c>
 80169c0:	42b0      	cmp	r0, r6
 80169c2:	d014      	beq.n	80169ee <send_custom_msg+0x46>
 80169c4:	4b0b      	ldr	r3, [pc, #44]	@ (80169f4 <send_custom_msg+0x4c>)
 80169c6:	f89d 2017 	ldrb.w	r2, [sp, #23]
 80169ca:	701a      	strb	r2, [r3, #0]
 80169cc:	2000      	movs	r0, #0
 80169ce:	b006      	add	sp, #24
 80169d0:	bd70      	pop	{r4, r5, r6, pc}
 80169d2:	f10d 0217 	add.w	r2, sp, #23
 80169d6:	9202      	str	r2, [sp, #8]
 80169d8:	2200      	movs	r2, #0
 80169da:	e9cd 6200 	strd	r6, r2, [sp]
 80169de:	460b      	mov	r3, r1
 80169e0:	4602      	mov	r2, r0
 80169e2:	4621      	mov	r1, r4
 80169e4:	f200 2002 	addw	r0, r0, #514	@ 0x202
 80169e8:	f000 fed4 	bl	8017794 <uxr_write_framed_msg>
 80169ec:	e7e7      	b.n	80169be <send_custom_msg+0x16>
 80169ee:	2001      	movs	r0, #1
 80169f0:	b006      	add	sp, #24
 80169f2:	bd70      	pop	{r4, r5, r6, pc}
 80169f4:	2001136a 	.word	0x2001136a

080169f8 <uxr_set_custom_transport_callbacks>:
 80169f8:	b410      	push	{r4}
 80169fa:	9c01      	ldr	r4, [sp, #4]
 80169fc:	f8c0 4270 	str.w	r4, [r0, #624]	@ 0x270
 8016a00:	e9c0 239a 	strd	r2, r3, [r0, #616]	@ 0x268
 8016a04:	9b02      	ldr	r3, [sp, #8]
 8016a06:	f880 1200 	strb.w	r1, [r0, #512]	@ 0x200
 8016a0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016a0e:	f8c0 3274 	str.w	r3, [r0, #628]	@ 0x274
 8016a12:	4770      	bx	lr

08016a14 <uxr_init_custom_transport>:
 8016a14:	b538      	push	{r3, r4, r5, lr}
 8016a16:	f8d0 3268 	ldr.w	r3, [r0, #616]	@ 0x268
 8016a1a:	b303      	cbz	r3, 8016a5e <uxr_init_custom_transport+0x4a>
 8016a1c:	f8d0 226c 	ldr.w	r2, [r0, #620]	@ 0x26c
 8016a20:	4604      	mov	r4, r0
 8016a22:	b1e2      	cbz	r2, 8016a5e <uxr_init_custom_transport+0x4a>
 8016a24:	f8d0 2270 	ldr.w	r2, [r0, #624]	@ 0x270
 8016a28:	b1ca      	cbz	r2, 8016a5e <uxr_init_custom_transport+0x4a>
 8016a2a:	f8d0 2274 	ldr.w	r2, [r0, #628]	@ 0x274
 8016a2e:	b1b2      	cbz	r2, 8016a5e <uxr_init_custom_transport+0x4a>
 8016a30:	f8c0 128c 	str.w	r1, [r0, #652]	@ 0x28c
 8016a34:	4798      	blx	r3
 8016a36:	4605      	mov	r5, r0
 8016a38:	b188      	cbz	r0, 8016a5e <uxr_init_custom_transport+0x4a>
 8016a3a:	f894 3200 	ldrb.w	r3, [r4, #512]	@ 0x200
 8016a3e:	b98b      	cbnz	r3, 8016a64 <uxr_init_custom_transport+0x50>
 8016a40:	490b      	ldr	r1, [pc, #44]	@ (8016a70 <uxr_init_custom_transport+0x5c>)
 8016a42:	4b0c      	ldr	r3, [pc, #48]	@ (8016a74 <uxr_init_custom_transport+0x60>)
 8016a44:	4a0c      	ldr	r2, [pc, #48]	@ (8016a78 <uxr_init_custom_transport+0x64>)
 8016a46:	f8c4 3280 	str.w	r3, [r4, #640]	@ 0x280
 8016a4a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016a4e:	e9c4 419e 	strd	r4, r1, [r4, #632]	@ 0x278
 8016a52:	f8c4 2284 	str.w	r2, [r4, #644]	@ 0x284
 8016a56:	f8a4 3288 	strh.w	r3, [r4, #648]	@ 0x288
 8016a5a:	4628      	mov	r0, r5
 8016a5c:	bd38      	pop	{r3, r4, r5, pc}
 8016a5e:	2500      	movs	r5, #0
 8016a60:	4628      	mov	r0, r5
 8016a62:	bd38      	pop	{r3, r4, r5, pc}
 8016a64:	2100      	movs	r1, #0
 8016a66:	f204 2002 	addw	r0, r4, #514	@ 0x202
 8016a6a:	f000 fe8d 	bl	8017788 <uxr_init_framing_io>
 8016a6e:	e7e7      	b.n	8016a40 <uxr_init_custom_transport+0x2c>
 8016a70:	080169a9 	.word	0x080169a9
 8016a74:	0801690d 	.word	0x0801690d
 8016a78:	08016901 	.word	0x08016901

08016a7c <uxr_close_custom_transport>:
 8016a7c:	f8d0 326c 	ldr.w	r3, [r0, #620]	@ 0x26c
 8016a80:	4718      	bx	r3
 8016a82:	bf00      	nop

08016a84 <uxr_init_input_best_effort_stream>:
 8016a84:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016a88:	8003      	strh	r3, [r0, #0]
 8016a8a:	4770      	bx	lr

08016a8c <uxr_reset_input_best_effort_stream>:
 8016a8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016a90:	8003      	strh	r3, [r0, #0]
 8016a92:	4770      	bx	lr

08016a94 <uxr_receive_best_effort_message>:
 8016a94:	b538      	push	{r3, r4, r5, lr}
 8016a96:	4604      	mov	r4, r0
 8016a98:	8800      	ldrh	r0, [r0, #0]
 8016a9a:	460d      	mov	r5, r1
 8016a9c:	f000 fe5e 	bl	801775c <uxr_seq_num_cmp>
 8016aa0:	4603      	mov	r3, r0
 8016aa2:	2b00      	cmp	r3, #0
 8016aa4:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 8016aa8:	bfb8      	it	lt
 8016aaa:	8025      	strhlt	r5, [r4, #0]
 8016aac:	bd38      	pop	{r3, r4, r5, pc}
 8016aae:	bf00      	nop

08016ab0 <on_full_input_buffer>:
 8016ab0:	b570      	push	{r4, r5, r6, lr}
 8016ab2:	4605      	mov	r5, r0
 8016ab4:	460c      	mov	r4, r1
 8016ab6:	682b      	ldr	r3, [r5, #0]
 8016ab8:	6809      	ldr	r1, [r1, #0]
 8016aba:	8920      	ldrh	r0, [r4, #8]
 8016abc:	6862      	ldr	r2, [r4, #4]
 8016abe:	fbb2 f2f0 	udiv	r2, r2, r0
 8016ac2:	1a5b      	subs	r3, r3, r1
 8016ac4:	fbb3 f3f2 	udiv	r3, r3, r2
 8016ac8:	3301      	adds	r3, #1
 8016aca:	b29b      	uxth	r3, r3
 8016acc:	fbb3 f6f0 	udiv	r6, r3, r0
 8016ad0:	fb00 3316 	mls	r3, r0, r6, r3
 8016ad4:	b29b      	uxth	r3, r3
 8016ad6:	fb02 f303 	mul.w	r3, r2, r3
 8016ada:	1d18      	adds	r0, r3, #4
 8016adc:	4408      	add	r0, r1
 8016ade:	7d26      	ldrb	r6, [r4, #20]
 8016ae0:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8016ae4:	b116      	cbz	r6, 8016aec <on_full_input_buffer+0x3c>
 8016ae6:	2600      	movs	r6, #0
 8016ae8:	f840 6c04 	str.w	r6, [r0, #-4]
 8016aec:	2a03      	cmp	r2, #3
 8016aee:	d801      	bhi.n	8016af4 <on_full_input_buffer+0x44>
 8016af0:	2001      	movs	r0, #1
 8016af2:	bd70      	pop	{r4, r5, r6, pc}
 8016af4:	3308      	adds	r3, #8
 8016af6:	4419      	add	r1, r3
 8016af8:	4628      	mov	r0, r5
 8016afa:	692b      	ldr	r3, [r5, #16]
 8016afc:	3a04      	subs	r2, #4
 8016afe:	f7f4 fa4f 	bl	800afa0 <ucdr_init_buffer_origin>
 8016b02:	4628      	mov	r0, r5
 8016b04:	4902      	ldr	r1, [pc, #8]	@ (8016b10 <on_full_input_buffer+0x60>)
 8016b06:	4622      	mov	r2, r4
 8016b08:	f7f4 fa26 	bl	800af58 <ucdr_set_on_full_buffer_callback>
 8016b0c:	2000      	movs	r0, #0
 8016b0e:	bd70      	pop	{r4, r5, r6, pc}
 8016b10:	08016ab1 	.word	0x08016ab1

08016b14 <uxr_init_input_reliable_stream>:
 8016b14:	b500      	push	{lr}
 8016b16:	e9c0 1200 	strd	r1, r2, [r0]
 8016b1a:	f04f 0e00 	mov.w	lr, #0
 8016b1e:	9a01      	ldr	r2, [sp, #4]
 8016b20:	8103      	strh	r3, [r0, #8]
 8016b22:	6102      	str	r2, [r0, #16]
 8016b24:	f880 e014 	strb.w	lr, [r0, #20]
 8016b28:	b1d3      	cbz	r3, 8016b60 <uxr_init_input_reliable_stream+0x4c>
 8016b2a:	f8c1 e000 	str.w	lr, [r1]
 8016b2e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8016b32:	f1bc 0f01 	cmp.w	ip, #1
 8016b36:	d913      	bls.n	8016b60 <uxr_init_input_reliable_stream+0x4c>
 8016b38:	2301      	movs	r3, #1
 8016b3a:	fbb3 f1fc 	udiv	r1, r3, ip
 8016b3e:	fb0c 3111 	mls	r1, ip, r1, r3
 8016b42:	b289      	uxth	r1, r1
 8016b44:	6842      	ldr	r2, [r0, #4]
 8016b46:	fbb2 f2fc 	udiv	r2, r2, ip
 8016b4a:	fb01 f202 	mul.w	r2, r1, r2
 8016b4e:	6801      	ldr	r1, [r0, #0]
 8016b50:	f841 e002 	str.w	lr, [r1, r2]
 8016b54:	3301      	adds	r3, #1
 8016b56:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8016b5a:	b29b      	uxth	r3, r3
 8016b5c:	459c      	cmp	ip, r3
 8016b5e:	d8ec      	bhi.n	8016b3a <uxr_init_input_reliable_stream+0x26>
 8016b60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016b64:	60c3      	str	r3, [r0, #12]
 8016b66:	f85d fb04 	ldr.w	pc, [sp], #4
 8016b6a:	bf00      	nop

08016b6c <uxr_reset_input_reliable_stream>:
 8016b6c:	8901      	ldrh	r1, [r0, #8]
 8016b6e:	b1e9      	cbz	r1, 8016bac <uxr_reset_input_reliable_stream+0x40>
 8016b70:	f04f 0c00 	mov.w	ip, #0
 8016b74:	b500      	push	{lr}
 8016b76:	4663      	mov	r3, ip
 8016b78:	46e6      	mov	lr, ip
 8016b7a:	fbb3 f2f1 	udiv	r2, r3, r1
 8016b7e:	fb01 3312 	mls	r3, r1, r2, r3
 8016b82:	b29b      	uxth	r3, r3
 8016b84:	6842      	ldr	r2, [r0, #4]
 8016b86:	fbb2 f2f1 	udiv	r2, r2, r1
 8016b8a:	fb03 f202 	mul.w	r2, r3, r2
 8016b8e:	6803      	ldr	r3, [r0, #0]
 8016b90:	f843 e002 	str.w	lr, [r3, r2]
 8016b94:	f10c 0c01 	add.w	ip, ip, #1
 8016b98:	8901      	ldrh	r1, [r0, #8]
 8016b9a:	fa1f f38c 	uxth.w	r3, ip
 8016b9e:	4299      	cmp	r1, r3
 8016ba0:	d8eb      	bhi.n	8016b7a <uxr_reset_input_reliable_stream+0xe>
 8016ba2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016ba6:	60c3      	str	r3, [r0, #12]
 8016ba8:	f85d fb04 	ldr.w	pc, [sp], #4
 8016bac:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8016bb0:	60c3      	str	r3, [r0, #12]
 8016bb2:	4770      	bx	lr

08016bb4 <uxr_receive_reliable_message>:
 8016bb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016bb8:	4604      	mov	r4, r0
 8016bba:	460d      	mov	r5, r1
 8016bbc:	8901      	ldrh	r1, [r0, #8]
 8016bbe:	8980      	ldrh	r0, [r0, #12]
 8016bc0:	4690      	mov	r8, r2
 8016bc2:	461f      	mov	r7, r3
 8016bc4:	f000 fdc2 	bl	801774c <uxr_seq_num_add>
 8016bc8:	4629      	mov	r1, r5
 8016bca:	4606      	mov	r6, r0
 8016bcc:	89a0      	ldrh	r0, [r4, #12]
 8016bce:	f000 fdc5 	bl	801775c <uxr_seq_num_cmp>
 8016bd2:	2800      	cmp	r0, #0
 8016bd4:	db0a      	blt.n	8016bec <uxr_receive_reliable_message+0x38>
 8016bd6:	2600      	movs	r6, #0
 8016bd8:	89e0      	ldrh	r0, [r4, #14]
 8016bda:	4629      	mov	r1, r5
 8016bdc:	f000 fdbe 	bl	801775c <uxr_seq_num_cmp>
 8016be0:	2800      	cmp	r0, #0
 8016be2:	bfb8      	it	lt
 8016be4:	81e5      	strhlt	r5, [r4, #14]
 8016be6:	4630      	mov	r0, r6
 8016be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016bec:	4630      	mov	r0, r6
 8016bee:	4629      	mov	r1, r5
 8016bf0:	f000 fdb4 	bl	801775c <uxr_seq_num_cmp>
 8016bf4:	2800      	cmp	r0, #0
 8016bf6:	dbee      	blt.n	8016bd6 <uxr_receive_reliable_message+0x22>
 8016bf8:	6923      	ldr	r3, [r4, #16]
 8016bfa:	4640      	mov	r0, r8
 8016bfc:	4798      	blx	r3
 8016bfe:	2101      	movs	r1, #1
 8016c00:	4606      	mov	r6, r0
 8016c02:	89a0      	ldrh	r0, [r4, #12]
 8016c04:	f000 fda2 	bl	801774c <uxr_seq_num_add>
 8016c08:	b90e      	cbnz	r6, 8016c0e <uxr_receive_reliable_message+0x5a>
 8016c0a:	4285      	cmp	r5, r0
 8016c0c:	d046      	beq.n	8016c9c <uxr_receive_reliable_message+0xe8>
 8016c0e:	8921      	ldrh	r1, [r4, #8]
 8016c10:	fbb5 f2f1 	udiv	r2, r5, r1
 8016c14:	fb01 5212 	mls	r2, r1, r2, r5
 8016c18:	b292      	uxth	r2, r2
 8016c1a:	6863      	ldr	r3, [r4, #4]
 8016c1c:	6820      	ldr	r0, [r4, #0]
 8016c1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8016c22:	fb02 f303 	mul.w	r3, r2, r3
 8016c26:	3304      	adds	r3, #4
 8016c28:	4418      	add	r0, r3
 8016c2a:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8016c2e:	2b00      	cmp	r3, #0
 8016c30:	d1d1      	bne.n	8016bd6 <uxr_receive_reliable_message+0x22>
 8016c32:	4641      	mov	r1, r8
 8016c34:	463a      	mov	r2, r7
 8016c36:	f003 f840 	bl	8019cba <memcpy>
 8016c3a:	8921      	ldrh	r1, [r4, #8]
 8016c3c:	fbb5 f2f1 	udiv	r2, r5, r1
 8016c40:	fb01 5212 	mls	r2, r1, r2, r5
 8016c44:	b292      	uxth	r2, r2
 8016c46:	6863      	ldr	r3, [r4, #4]
 8016c48:	fbb3 f3f1 	udiv	r3, r3, r1
 8016c4c:	fb02 f303 	mul.w	r3, r2, r3
 8016c50:	6822      	ldr	r2, [r4, #0]
 8016c52:	50d7      	str	r7, [r2, r3]
 8016c54:	9a06      	ldr	r2, [sp, #24]
 8016c56:	2301      	movs	r3, #1
 8016c58:	7013      	strb	r3, [r2, #0]
 8016c5a:	2e00      	cmp	r6, #0
 8016c5c:	d0bb      	beq.n	8016bd6 <uxr_receive_reliable_message+0x22>
 8016c5e:	89a6      	ldrh	r6, [r4, #12]
 8016c60:	2101      	movs	r1, #1
 8016c62:	4630      	mov	r0, r6
 8016c64:	f000 fd72 	bl	801774c <uxr_seq_num_add>
 8016c68:	8921      	ldrh	r1, [r4, #8]
 8016c6a:	fbb0 f2f1 	udiv	r2, r0, r1
 8016c6e:	fb01 0212 	mls	r2, r1, r2, r0
 8016c72:	b292      	uxth	r2, r2
 8016c74:	6863      	ldr	r3, [r4, #4]
 8016c76:	fbb3 f3f1 	udiv	r3, r3, r1
 8016c7a:	4606      	mov	r6, r0
 8016c7c:	fb02 f303 	mul.w	r3, r2, r3
 8016c80:	6820      	ldr	r0, [r4, #0]
 8016c82:	3304      	adds	r3, #4
 8016c84:	4418      	add	r0, r3
 8016c86:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	d0a3      	beq.n	8016bd6 <uxr_receive_reliable_message+0x22>
 8016c8e:	6923      	ldr	r3, [r4, #16]
 8016c90:	4798      	blx	r3
 8016c92:	2802      	cmp	r0, #2
 8016c94:	d005      	beq.n	8016ca2 <uxr_receive_reliable_message+0xee>
 8016c96:	2801      	cmp	r0, #1
 8016c98:	d0e2      	beq.n	8016c60 <uxr_receive_reliable_message+0xac>
 8016c9a:	e79c      	b.n	8016bd6 <uxr_receive_reliable_message+0x22>
 8016c9c:	9b06      	ldr	r3, [sp, #24]
 8016c9e:	81a5      	strh	r5, [r4, #12]
 8016ca0:	701e      	strb	r6, [r3, #0]
 8016ca2:	2601      	movs	r6, #1
 8016ca4:	e798      	b.n	8016bd8 <uxr_receive_reliable_message+0x24>
 8016ca6:	bf00      	nop

08016ca8 <uxr_next_input_reliable_buffer_available>:
 8016ca8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016cac:	4604      	mov	r4, r0
 8016cae:	460f      	mov	r7, r1
 8016cb0:	8980      	ldrh	r0, [r0, #12]
 8016cb2:	2101      	movs	r1, #1
 8016cb4:	4690      	mov	r8, r2
 8016cb6:	f000 fd49 	bl	801774c <uxr_seq_num_add>
 8016cba:	8921      	ldrh	r1, [r4, #8]
 8016cbc:	fbb0 f2f1 	udiv	r2, r0, r1
 8016cc0:	fb01 0212 	mls	r2, r1, r2, r0
 8016cc4:	b292      	uxth	r2, r2
 8016cc6:	6863      	ldr	r3, [r4, #4]
 8016cc8:	6826      	ldr	r6, [r4, #0]
 8016cca:	fbb3 f3f1 	udiv	r3, r3, r1
 8016cce:	fb02 f303 	mul.w	r3, r2, r3
 8016cd2:	3304      	adds	r3, #4
 8016cd4:	441e      	add	r6, r3
 8016cd6:	f856 9c04 	ldr.w	r9, [r6, #-4]
 8016cda:	f1b9 0f00 	cmp.w	r9, #0
 8016cde:	d023      	beq.n	8016d28 <uxr_next_input_reliable_buffer_available+0x80>
 8016ce0:	6923      	ldr	r3, [r4, #16]
 8016ce2:	4605      	mov	r5, r0
 8016ce4:	4630      	mov	r0, r6
 8016ce6:	4798      	blx	r3
 8016ce8:	4682      	mov	sl, r0
 8016cea:	b300      	cbz	r0, 8016d2e <uxr_next_input_reliable_buffer_available+0x86>
 8016cec:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 8016cf0:	2101      	movs	r1, #1
 8016cf2:	4650      	mov	r0, sl
 8016cf4:	f000 fd2a 	bl	801774c <uxr_seq_num_add>
 8016cf8:	8921      	ldrh	r1, [r4, #8]
 8016cfa:	fbb0 f2f1 	udiv	r2, r0, r1
 8016cfe:	4682      	mov	sl, r0
 8016d00:	fb01 0212 	mls	r2, r1, r2, r0
 8016d04:	e9d4 0300 	ldrd	r0, r3, [r4]
 8016d08:	b292      	uxth	r2, r2
 8016d0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8016d0e:	fb02 f303 	mul.w	r3, r2, r3
 8016d12:	3304      	adds	r3, #4
 8016d14:	4418      	add	r0, r3
 8016d16:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8016d1a:	b12b      	cbz	r3, 8016d28 <uxr_next_input_reliable_buffer_available+0x80>
 8016d1c:	6923      	ldr	r3, [r4, #16]
 8016d1e:	4798      	blx	r3
 8016d20:	2802      	cmp	r0, #2
 8016d22:	d01b      	beq.n	8016d5c <uxr_next_input_reliable_buffer_available+0xb4>
 8016d24:	2801      	cmp	r0, #1
 8016d26:	d0e3      	beq.n	8016cf0 <uxr_next_input_reliable_buffer_available+0x48>
 8016d28:	2000      	movs	r0, #0
 8016d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d2e:	464a      	mov	r2, r9
 8016d30:	4631      	mov	r1, r6
 8016d32:	4638      	mov	r0, r7
 8016d34:	f7f4 f93c 	bl	800afb0 <ucdr_init_buffer>
 8016d38:	8921      	ldrh	r1, [r4, #8]
 8016d3a:	fbb5 f2f1 	udiv	r2, r5, r1
 8016d3e:	fb01 5212 	mls	r2, r1, r2, r5
 8016d42:	b292      	uxth	r2, r2
 8016d44:	6863      	ldr	r3, [r4, #4]
 8016d46:	fbb3 f3f1 	udiv	r3, r3, r1
 8016d4a:	fb02 f303 	mul.w	r3, r2, r3
 8016d4e:	6822      	ldr	r2, [r4, #0]
 8016d50:	f842 a003 	str.w	sl, [r2, r3]
 8016d54:	81a5      	strh	r5, [r4, #12]
 8016d56:	2001      	movs	r0, #1
 8016d58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016d5c:	eb06 0108 	add.w	r1, r6, r8
 8016d60:	8926      	ldrh	r6, [r4, #8]
 8016d62:	fbb5 f0f6 	udiv	r0, r5, r6
 8016d66:	fb06 5010 	mls	r0, r6, r0, r5
 8016d6a:	b280      	uxth	r0, r0
 8016d6c:	6863      	ldr	r3, [r4, #4]
 8016d6e:	fbb3 f3f6 	udiv	r3, r3, r6
 8016d72:	fb00 f303 	mul.w	r3, r0, r3
 8016d76:	6820      	ldr	r0, [r4, #0]
 8016d78:	2500      	movs	r5, #0
 8016d7a:	50c5      	str	r5, [r0, r3]
 8016d7c:	eba9 0208 	sub.w	r2, r9, r8
 8016d80:	4638      	mov	r0, r7
 8016d82:	f7f4 f915 	bl	800afb0 <ucdr_init_buffer>
 8016d86:	4903      	ldr	r1, [pc, #12]	@ (8016d94 <uxr_next_input_reliable_buffer_available+0xec>)
 8016d88:	4622      	mov	r2, r4
 8016d8a:	4638      	mov	r0, r7
 8016d8c:	f7f4 f8e4 	bl	800af58 <ucdr_set_on_full_buffer_callback>
 8016d90:	4655      	mov	r5, sl
 8016d92:	e7df      	b.n	8016d54 <uxr_next_input_reliable_buffer_available+0xac>
 8016d94:	08016ab1 	.word	0x08016ab1

08016d98 <uxr_process_heartbeat>:
 8016d98:	b538      	push	{r3, r4, r5, lr}
 8016d9a:	4611      	mov	r1, r2
 8016d9c:	4604      	mov	r4, r0
 8016d9e:	89c0      	ldrh	r0, [r0, #14]
 8016da0:	4615      	mov	r5, r2
 8016da2:	f000 fcdb 	bl	801775c <uxr_seq_num_cmp>
 8016da6:	2800      	cmp	r0, #0
 8016da8:	bfb8      	it	lt
 8016daa:	81e5      	strhlt	r5, [r4, #14]
 8016dac:	bd38      	pop	{r3, r4, r5, pc}
 8016dae:	bf00      	nop

08016db0 <uxr_compute_acknack>:
 8016db0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016db4:	8903      	ldrh	r3, [r0, #8]
 8016db6:	8985      	ldrh	r5, [r0, #12]
 8016db8:	4604      	mov	r4, r0
 8016dba:	460e      	mov	r6, r1
 8016dbc:	2b00      	cmp	r3, #0
 8016dbe:	d048      	beq.n	8016e52 <uxr_compute_acknack+0xa2>
 8016dc0:	4628      	mov	r0, r5
 8016dc2:	2701      	movs	r7, #1
 8016dc4:	e003      	b.n	8016dce <uxr_compute_acknack+0x1e>
 8016dc6:	4567      	cmp	r7, ip
 8016dc8:	d243      	bcs.n	8016e52 <uxr_compute_acknack+0xa2>
 8016dca:	89a0      	ldrh	r0, [r4, #12]
 8016dcc:	3701      	adds	r7, #1
 8016dce:	b2b9      	uxth	r1, r7
 8016dd0:	f000 fcbc 	bl	801774c <uxr_seq_num_add>
 8016dd4:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8016dd8:	fbb0 f2fc 	udiv	r2, r0, ip
 8016ddc:	e9d4 1300 	ldrd	r1, r3, [r4]
 8016de0:	fb0c 0212 	mls	r2, ip, r2, r0
 8016de4:	b292      	uxth	r2, r2
 8016de6:	fbb3 f3fc 	udiv	r3, r3, ip
 8016dea:	fb02 f303 	mul.w	r3, r2, r3
 8016dee:	58cb      	ldr	r3, [r1, r3]
 8016df0:	2b00      	cmp	r3, #0
 8016df2:	d1e8      	bne.n	8016dc6 <uxr_compute_acknack+0x16>
 8016df4:	8030      	strh	r0, [r6, #0]
 8016df6:	2101      	movs	r1, #1
 8016df8:	89e5      	ldrh	r5, [r4, #14]
 8016dfa:	f000 fcab 	bl	8017754 <uxr_seq_num_sub>
 8016dfe:	4601      	mov	r1, r0
 8016e00:	4628      	mov	r0, r5
 8016e02:	f000 fca7 	bl	8017754 <uxr_seq_num_sub>
 8016e06:	4605      	mov	r5, r0
 8016e08:	4607      	mov	r7, r0
 8016e0a:	b1f8      	cbz	r0, 8016e4c <uxr_compute_acknack+0x9c>
 8016e0c:	f04f 0900 	mov.w	r9, #0
 8016e10:	464d      	mov	r5, r9
 8016e12:	f04f 0801 	mov.w	r8, #1
 8016e16:	fa1f f189 	uxth.w	r1, r9
 8016e1a:	8830      	ldrh	r0, [r6, #0]
 8016e1c:	f000 fc96 	bl	801774c <uxr_seq_num_add>
 8016e20:	8921      	ldrh	r1, [r4, #8]
 8016e22:	fbb0 f3f1 	udiv	r3, r0, r1
 8016e26:	fb03 0011 	mls	r0, r3, r1, r0
 8016e2a:	e9d4 2300 	ldrd	r2, r3, [r4]
 8016e2e:	b280      	uxth	r0, r0
 8016e30:	fbb3 f3f1 	udiv	r3, r3, r1
 8016e34:	fb00 f303 	mul.w	r3, r0, r3
 8016e38:	fa08 f109 	lsl.w	r1, r8, r9
 8016e3c:	58d3      	ldr	r3, [r2, r3]
 8016e3e:	f109 0901 	add.w	r9, r9, #1
 8016e42:	b90b      	cbnz	r3, 8016e48 <uxr_compute_acknack+0x98>
 8016e44:	4329      	orrs	r1, r5
 8016e46:	b28d      	uxth	r5, r1
 8016e48:	454f      	cmp	r7, r9
 8016e4a:	d1e4      	bne.n	8016e16 <uxr_compute_acknack+0x66>
 8016e4c:	4628      	mov	r0, r5
 8016e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016e52:	4628      	mov	r0, r5
 8016e54:	e7ce      	b.n	8016df4 <uxr_compute_acknack+0x44>
 8016e56:	bf00      	nop

08016e58 <uxr_init_output_best_effort_stream>:
 8016e58:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8016e5c:	e9c0 3201 	strd	r3, r2, [r0, #4]
 8016e60:	6001      	str	r1, [r0, #0]
 8016e62:	7303      	strb	r3, [r0, #12]
 8016e64:	f8a0 c00e 	strh.w	ip, [r0, #14]
 8016e68:	4770      	bx	lr
 8016e6a:	bf00      	nop

08016e6c <uxr_reset_output_best_effort_stream>:
 8016e6c:	7b02      	ldrb	r2, [r0, #12]
 8016e6e:	6042      	str	r2, [r0, #4]
 8016e70:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8016e74:	81c3      	strh	r3, [r0, #14]
 8016e76:	4770      	bx	lr

08016e78 <uxr_prepare_best_effort_buffer_to_write>:
 8016e78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016e7a:	4604      	mov	r4, r0
 8016e7c:	b083      	sub	sp, #12
 8016e7e:	6840      	ldr	r0, [r0, #4]
 8016e80:	460d      	mov	r5, r1
 8016e82:	4616      	mov	r6, r2
 8016e84:	f7f8 fc9a 	bl	800f7bc <uxr_submessage_padding>
 8016e88:	6863      	ldr	r3, [r4, #4]
 8016e8a:	4418      	add	r0, r3
 8016e8c:	68a3      	ldr	r3, [r4, #8]
 8016e8e:	1942      	adds	r2, r0, r5
 8016e90:	4293      	cmp	r3, r2
 8016e92:	bf2c      	ite	cs
 8016e94:	2701      	movcs	r7, #1
 8016e96:	2700      	movcc	r7, #0
 8016e98:	d202      	bcs.n	8016ea0 <uxr_prepare_best_effort_buffer_to_write+0x28>
 8016e9a:	4638      	mov	r0, r7
 8016e9c:	b003      	add	sp, #12
 8016e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016ea0:	9000      	str	r0, [sp, #0]
 8016ea2:	6821      	ldr	r1, [r4, #0]
 8016ea4:	4630      	mov	r0, r6
 8016ea6:	2300      	movs	r3, #0
 8016ea8:	f7f4 f870 	bl	800af8c <ucdr_init_buffer_origin_offset>
 8016eac:	6863      	ldr	r3, [r4, #4]
 8016eae:	4638      	mov	r0, r7
 8016eb0:	442b      	add	r3, r5
 8016eb2:	6063      	str	r3, [r4, #4]
 8016eb4:	b003      	add	sp, #12
 8016eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08016eb8 <uxr_prepare_best_effort_buffer_to_send>:
 8016eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016ebc:	4604      	mov	r4, r0
 8016ebe:	461d      	mov	r5, r3
 8016ec0:	6840      	ldr	r0, [r0, #4]
 8016ec2:	7b23      	ldrb	r3, [r4, #12]
 8016ec4:	4298      	cmp	r0, r3
 8016ec6:	bf8c      	ite	hi
 8016ec8:	2601      	movhi	r6, #1
 8016eca:	2600      	movls	r6, #0
 8016ecc:	d802      	bhi.n	8016ed4 <uxr_prepare_best_effort_buffer_to_send+0x1c>
 8016ece:	4630      	mov	r0, r6
 8016ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ed4:	4688      	mov	r8, r1
 8016ed6:	89e0      	ldrh	r0, [r4, #14]
 8016ed8:	2101      	movs	r1, #1
 8016eda:	4617      	mov	r7, r2
 8016edc:	f000 fc36 	bl	801774c <uxr_seq_num_add>
 8016ee0:	6823      	ldr	r3, [r4, #0]
 8016ee2:	81e0      	strh	r0, [r4, #14]
 8016ee4:	8028      	strh	r0, [r5, #0]
 8016ee6:	f8c8 3000 	str.w	r3, [r8]
 8016eea:	6863      	ldr	r3, [r4, #4]
 8016eec:	603b      	str	r3, [r7, #0]
 8016eee:	7b23      	ldrb	r3, [r4, #12]
 8016ef0:	6063      	str	r3, [r4, #4]
 8016ef2:	4630      	mov	r0, r6
 8016ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016ef8 <on_full_output_buffer>:
 8016ef8:	b538      	push	{r3, r4, r5, lr}
 8016efa:	460c      	mov	r4, r1
 8016efc:	6803      	ldr	r3, [r0, #0]
 8016efe:	6809      	ldr	r1, [r1, #0]
 8016f00:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8016f04:	6862      	ldr	r2, [r4, #4]
 8016f06:	fbb2 f2fc 	udiv	r2, r2, ip
 8016f0a:	1a5b      	subs	r3, r3, r1
 8016f0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8016f10:	3301      	adds	r3, #1
 8016f12:	b29b      	uxth	r3, r3
 8016f14:	fbb3 fefc 	udiv	lr, r3, ip
 8016f18:	fb0c 331e 	mls	r3, ip, lr, r3
 8016f1c:	b29b      	uxth	r3, r3
 8016f1e:	fb02 f303 	mul.w	r3, r2, r3
 8016f22:	f894 c00c 	ldrb.w	ip, [r4, #12]
 8016f26:	58ca      	ldr	r2, [r1, r3]
 8016f28:	4463      	add	r3, ip
 8016f2a:	eba2 020c 	sub.w	r2, r2, ip
 8016f2e:	3308      	adds	r3, #8
 8016f30:	4605      	mov	r5, r0
 8016f32:	4419      	add	r1, r3
 8016f34:	3a04      	subs	r2, #4
 8016f36:	6903      	ldr	r3, [r0, #16]
 8016f38:	f7f4 f832 	bl	800afa0 <ucdr_init_buffer_origin>
 8016f3c:	4628      	mov	r0, r5
 8016f3e:	4903      	ldr	r1, [pc, #12]	@ (8016f4c <on_full_output_buffer+0x54>)
 8016f40:	4622      	mov	r2, r4
 8016f42:	f7f4 f809 	bl	800af58 <ucdr_set_on_full_buffer_callback>
 8016f46:	2000      	movs	r0, #0
 8016f48:	bd38      	pop	{r3, r4, r5, pc}
 8016f4a:	bf00      	nop
 8016f4c:	08016ef9 	.word	0x08016ef9

08016f50 <uxr_init_output_reliable_stream>:
 8016f50:	b410      	push	{r4}
 8016f52:	f89d c004 	ldrb.w	ip, [sp, #4]
 8016f56:	8103      	strh	r3, [r0, #8]
 8016f58:	e9c0 1200 	strd	r1, r2, [r0]
 8016f5c:	f880 c00c 	strb.w	ip, [r0, #12]
 8016f60:	b1d3      	cbz	r3, 8016f98 <uxr_init_output_reliable_stream+0x48>
 8016f62:	f8c1 c000 	str.w	ip, [r1]
 8016f66:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8016f6a:	f1bc 0f01 	cmp.w	ip, #1
 8016f6e:	d913      	bls.n	8016f98 <uxr_init_output_reliable_stream+0x48>
 8016f70:	2301      	movs	r3, #1
 8016f72:	fbb3 f1fc 	udiv	r1, r3, ip
 8016f76:	fb0c 3111 	mls	r1, ip, r1, r3
 8016f7a:	b289      	uxth	r1, r1
 8016f7c:	6842      	ldr	r2, [r0, #4]
 8016f7e:	6804      	ldr	r4, [r0, #0]
 8016f80:	fbb2 f2fc 	udiv	r2, r2, ip
 8016f84:	fb01 f202 	mul.w	r2, r1, r2
 8016f88:	7b01      	ldrb	r1, [r0, #12]
 8016f8a:	50a1      	str	r1, [r4, r2]
 8016f8c:	3301      	adds	r3, #1
 8016f8e:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 8016f92:	b29b      	uxth	r3, r3
 8016f94:	459c      	cmp	ip, r3
 8016f96:	d8ec      	bhi.n	8016f72 <uxr_init_output_reliable_stream+0x22>
 8016f98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016f9c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8016fa0:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8016fa4:	4905      	ldr	r1, [pc, #20]	@ (8016fbc <uxr_init_output_reliable_stream+0x6c>)
 8016fa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016faa:	f8c0 100e 	str.w	r1, [r0, #14]
 8016fae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016fb2:	2300      	movs	r3, #0
 8016fb4:	8242      	strh	r2, [r0, #18]
 8016fb6:	8403      	strh	r3, [r0, #32]
 8016fb8:	4770      	bx	lr
 8016fba:	bf00      	nop
 8016fbc:	ffff0000 	.word	0xffff0000

08016fc0 <uxr_reset_output_reliable_stream>:
 8016fc0:	8901      	ldrh	r1, [r0, #8]
 8016fc2:	b1b1      	cbz	r1, 8016ff2 <uxr_reset_output_reliable_stream+0x32>
 8016fc4:	f04f 0c00 	mov.w	ip, #0
 8016fc8:	4663      	mov	r3, ip
 8016fca:	fbb3 f2f1 	udiv	r2, r3, r1
 8016fce:	fb01 3312 	mls	r3, r1, r2, r3
 8016fd2:	b29b      	uxth	r3, r3
 8016fd4:	6842      	ldr	r2, [r0, #4]
 8016fd6:	fbb2 f2f1 	udiv	r2, r2, r1
 8016fda:	6801      	ldr	r1, [r0, #0]
 8016fdc:	fb03 f202 	mul.w	r2, r3, r2
 8016fe0:	7b03      	ldrb	r3, [r0, #12]
 8016fe2:	508b      	str	r3, [r1, r2]
 8016fe4:	f10c 0c01 	add.w	ip, ip, #1
 8016fe8:	8901      	ldrh	r1, [r0, #8]
 8016fea:	fa1f f38c 	uxth.w	r3, ip
 8016fee:	4299      	cmp	r1, r3
 8016ff0:	d8eb      	bhi.n	8016fca <uxr_reset_output_reliable_stream+0xa>
 8016ff2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016ff6:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 8016ffa:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8016ffe:	4904      	ldr	r1, [pc, #16]	@ (8017010 <uxr_reset_output_reliable_stream+0x50>)
 8017000:	f8c0 100e 	str.w	r1, [r0, #14]
 8017004:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017008:	2300      	movs	r3, #0
 801700a:	8242      	strh	r2, [r0, #18]
 801700c:	8403      	strh	r3, [r0, #32]
 801700e:	4770      	bx	lr
 8017010:	ffff0000 	.word	0xffff0000

08017014 <uxr_prepare_reliable_buffer_to_write>:
 8017014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017018:	4604      	mov	r4, r0
 801701a:	b091      	sub	sp, #68	@ 0x44
 801701c:	8900      	ldrh	r0, [r0, #8]
 801701e:	89e7      	ldrh	r7, [r4, #14]
 8017020:	6823      	ldr	r3, [r4, #0]
 8017022:	9204      	str	r2, [sp, #16]
 8017024:	fbb7 f2f0 	udiv	r2, r7, r0
 8017028:	fb00 7212 	mls	r2, r0, r2, r7
 801702c:	b292      	uxth	r2, r2
 801702e:	6865      	ldr	r5, [r4, #4]
 8017030:	fbb5 f5f0 	udiv	r5, r5, r0
 8017034:	fb05 3202 	mla	r2, r5, r2, r3
 8017038:	3204      	adds	r2, #4
 801703a:	f852 ac04 	ldr.w	sl, [r2, #-4]
 801703e:	f894 b00c 	ldrb.w	fp, [r4, #12]
 8017042:	9203      	str	r2, [sp, #12]
 8017044:	4688      	mov	r8, r1
 8017046:	f1a5 0904 	sub.w	r9, r5, #4
 801704a:	2800      	cmp	r0, #0
 801704c:	f000 8143 	beq.w	80172d6 <uxr_prepare_reliable_buffer_to_write+0x2c2>
 8017050:	2100      	movs	r1, #0
 8017052:	460e      	mov	r6, r1
 8017054:	b28a      	uxth	r2, r1
 8017056:	fbb2 fcf0 	udiv	ip, r2, r0
 801705a:	fb00 221c 	mls	r2, r0, ip, r2
 801705e:	b292      	uxth	r2, r2
 8017060:	fb05 f202 	mul.w	r2, r5, r2
 8017064:	3101      	adds	r1, #1
 8017066:	589a      	ldr	r2, [r3, r2]
 8017068:	455a      	cmp	r2, fp
 801706a:	bf04      	itt	eq
 801706c:	3601      	addeq	r6, #1
 801706e:	b2b6      	uxtheq	r6, r6
 8017070:	4281      	cmp	r1, r0
 8017072:	d1ef      	bne.n	8017054 <uxr_prepare_reliable_buffer_to_write+0x40>
 8017074:	4650      	mov	r0, sl
 8017076:	2104      	movs	r1, #4
 8017078:	9605      	str	r6, [sp, #20]
 801707a:	f7f3 ff9d 	bl	800afb8 <ucdr_alignment>
 801707e:	4482      	add	sl, r0
 8017080:	eb0a 0208 	add.w	r2, sl, r8
 8017084:	454a      	cmp	r2, r9
 8017086:	f240 80ca 	bls.w	801721e <uxr_prepare_reliable_buffer_to_write+0x20a>
 801708a:	7b22      	ldrb	r2, [r4, #12]
 801708c:	4442      	add	r2, r8
 801708e:	454a      	cmp	r2, r9
 8017090:	f240 80b2 	bls.w	80171f8 <uxr_prepare_reliable_buffer_to_write+0x1e4>
 8017094:	f5cb 427f 	rsb	r2, fp, #65280	@ 0xff00
 8017098:	32fc      	adds	r2, #252	@ 0xfc
 801709a:	fa1f f389 	uxth.w	r3, r9
 801709e:	441a      	add	r2, r3
 80170a0:	b292      	uxth	r2, r2
 80170a2:	fb06 fb02 	mul.w	fp, r6, r2
 80170a6:	45c3      	cmp	fp, r8
 80170a8:	9205      	str	r2, [sp, #20]
 80170aa:	9206      	str	r2, [sp, #24]
 80170ac:	f0c0 80b3 	bcc.w	8017216 <uxr_prepare_reliable_buffer_to_write+0x202>
 80170b0:	f10a 0204 	add.w	r2, sl, #4
 80170b4:	454a      	cmp	r2, r9
 80170b6:	f080 80db 	bcs.w	8017270 <uxr_prepare_reliable_buffer_to_write+0x25c>
 80170ba:	f1a3 0b04 	sub.w	fp, r3, #4
 80170be:	ebab 0b0a 	sub.w	fp, fp, sl
 80170c2:	9b05      	ldr	r3, [sp, #20]
 80170c4:	fa1f fb8b 	uxth.w	fp, fp
 80170c8:	eba8 080b 	sub.w	r8, r8, fp
 80170cc:	fbb8 fcf3 	udiv	ip, r8, r3
 80170d0:	fb03 831c 	mls	r3, r3, ip, r8
 80170d4:	fa1f fc8c 	uxth.w	ip, ip
 80170d8:	2b00      	cmp	r3, #0
 80170da:	f040 80c1 	bne.w	8017260 <uxr_prepare_reliable_buffer_to_write+0x24c>
 80170de:	45b4      	cmp	ip, r6
 80170e0:	f200 8099 	bhi.w	8017216 <uxr_prepare_reliable_buffer_to_write+0x202>
 80170e4:	f10d 0820 	add.w	r8, sp, #32
 80170e8:	f1bc 0f00 	cmp.w	ip, #0
 80170ec:	d040      	beq.n	8017170 <uxr_prepare_reliable_buffer_to_write+0x15c>
 80170ee:	f8cd a01c 	str.w	sl, [sp, #28]
 80170f2:	2600      	movs	r6, #0
 80170f4:	f8dd a014 	ldr.w	sl, [sp, #20]
 80170f8:	9505      	str	r5, [sp, #20]
 80170fa:	f10d 0820 	add.w	r8, sp, #32
 80170fe:	4665      	mov	r5, ip
 8017100:	e000      	b.n	8017104 <uxr_prepare_reliable_buffer_to_write+0xf0>
 8017102:	46d3      	mov	fp, sl
 8017104:	8921      	ldrh	r1, [r4, #8]
 8017106:	fbb7 f2f1 	udiv	r2, r7, r1
 801710a:	fb01 7212 	mls	r2, r1, r2, r7
 801710e:	b292      	uxth	r2, r2
 8017110:	6863      	ldr	r3, [r4, #4]
 8017112:	fbb3 f3f1 	udiv	r3, r3, r1
 8017116:	6821      	ldr	r1, [r4, #0]
 8017118:	fb02 f303 	mul.w	r3, r2, r3
 801711c:	3304      	adds	r3, #4
 801711e:	4419      	add	r1, r3
 8017120:	4640      	mov	r0, r8
 8017122:	f851 2c04 	ldr.w	r2, [r1, #-4]
 8017126:	9200      	str	r2, [sp, #0]
 8017128:	2300      	movs	r3, #0
 801712a:	464a      	mov	r2, r9
 801712c:	f7f3 ff2e 	bl	800af8c <ucdr_init_buffer_origin_offset>
 8017130:	465a      	mov	r2, fp
 8017132:	2300      	movs	r3, #0
 8017134:	210d      	movs	r1, #13
 8017136:	4640      	mov	r0, r8
 8017138:	f7f8 fb00 	bl	800f73c <uxr_buffer_submessage_header>
 801713c:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8017140:	fbb7 f2fc 	udiv	r2, r7, ip
 8017144:	fb0c 7212 	mls	r2, ip, r2, r7
 8017148:	b292      	uxth	r2, r2
 801714a:	6863      	ldr	r3, [r4, #4]
 801714c:	fbb3 f3fc 	udiv	r3, r3, ip
 8017150:	fb02 f303 	mul.w	r3, r2, r3
 8017154:	6822      	ldr	r2, [r4, #0]
 8017156:	4638      	mov	r0, r7
 8017158:	f842 9003 	str.w	r9, [r2, r3]
 801715c:	2101      	movs	r1, #1
 801715e:	f000 faf5 	bl	801774c <uxr_seq_num_add>
 8017162:	3601      	adds	r6, #1
 8017164:	42ae      	cmp	r6, r5
 8017166:	4607      	mov	r7, r0
 8017168:	d1cb      	bne.n	8017102 <uxr_prepare_reliable_buffer_to_write+0xee>
 801716a:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801716e:	9d05      	ldr	r5, [sp, #20]
 8017170:	8920      	ldrh	r0, [r4, #8]
 8017172:	fbb7 f1f0 	udiv	r1, r7, r0
 8017176:	fb00 7111 	mls	r1, r0, r1, r7
 801717a:	b289      	uxth	r1, r1
 801717c:	6863      	ldr	r3, [r4, #4]
 801717e:	fbb3 f3f0 	udiv	r3, r3, r0
 8017182:	fb01 f303 	mul.w	r3, r1, r3
 8017186:	6821      	ldr	r1, [r4, #0]
 8017188:	3304      	adds	r3, #4
 801718a:	4419      	add	r1, r3
 801718c:	464a      	mov	r2, r9
 801718e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8017192:	9000      	str	r0, [sp, #0]
 8017194:	2300      	movs	r3, #0
 8017196:	4640      	mov	r0, r8
 8017198:	f7f3 fef8 	bl	800af8c <ucdr_init_buffer_origin_offset>
 801719c:	4640      	mov	r0, r8
 801719e:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80171a2:	2302      	movs	r3, #2
 80171a4:	fa1f f288 	uxth.w	r2, r8
 80171a8:	210d      	movs	r1, #13
 80171aa:	f7f8 fac7 	bl	800f73c <uxr_buffer_submessage_header>
 80171ae:	8926      	ldrh	r6, [r4, #8]
 80171b0:	9b03      	ldr	r3, [sp, #12]
 80171b2:	7b20      	ldrb	r0, [r4, #12]
 80171b4:	f1a5 0208 	sub.w	r2, r5, #8
 80171b8:	f10a 0104 	add.w	r1, sl, #4
 80171bc:	fbb7 f5f6 	udiv	r5, r7, r6
 80171c0:	fb06 7515 	mls	r5, r6, r5, r7
 80171c4:	440b      	add	r3, r1
 80171c6:	b2ad      	uxth	r5, r5
 80171c8:	4619      	mov	r1, r3
 80171ca:	3004      	adds	r0, #4
 80171cc:	6863      	ldr	r3, [r4, #4]
 80171ce:	fbb3 f3f6 	udiv	r3, r3, r6
 80171d2:	fb05 f303 	mul.w	r3, r5, r3
 80171d6:	6825      	ldr	r5, [r4, #0]
 80171d8:	4440      	add	r0, r8
 80171da:	50e8      	str	r0, [r5, r3]
 80171dc:	9d04      	ldr	r5, [sp, #16]
 80171de:	eba2 020a 	sub.w	r2, r2, sl
 80171e2:	4628      	mov	r0, r5
 80171e4:	f7f3 fee4 	bl	800afb0 <ucdr_init_buffer>
 80171e8:	493c      	ldr	r1, [pc, #240]	@ (80172dc <uxr_prepare_reliable_buffer_to_write+0x2c8>)
 80171ea:	4622      	mov	r2, r4
 80171ec:	4628      	mov	r0, r5
 80171ee:	f7f3 feb3 	bl	800af58 <ucdr_set_on_full_buffer_callback>
 80171f2:	81e7      	strh	r7, [r4, #14]
 80171f4:	2001      	movs	r0, #1
 80171f6:	e00f      	b.n	8017218 <uxr_prepare_reliable_buffer_to_write+0x204>
 80171f8:	2101      	movs	r1, #1
 80171fa:	89e0      	ldrh	r0, [r4, #14]
 80171fc:	f000 faa6 	bl	801774c <uxr_seq_num_add>
 8017200:	8921      	ldrh	r1, [r4, #8]
 8017202:	4605      	mov	r5, r0
 8017204:	8a60      	ldrh	r0, [r4, #18]
 8017206:	f000 faa1 	bl	801774c <uxr_seq_num_add>
 801720a:	4601      	mov	r1, r0
 801720c:	4628      	mov	r0, r5
 801720e:	f000 faa5 	bl	801775c <uxr_seq_num_cmp>
 8017212:	2800      	cmp	r0, #0
 8017214:	dd45      	ble.n	80172a2 <uxr_prepare_reliable_buffer_to_write+0x28e>
 8017216:	2000      	movs	r0, #0
 8017218:	b011      	add	sp, #68	@ 0x44
 801721a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801721e:	8921      	ldrh	r1, [r4, #8]
 8017220:	8a60      	ldrh	r0, [r4, #18]
 8017222:	9205      	str	r2, [sp, #20]
 8017224:	f000 fa92 	bl	801774c <uxr_seq_num_add>
 8017228:	4601      	mov	r1, r0
 801722a:	4638      	mov	r0, r7
 801722c:	f000 fa96 	bl	801775c <uxr_seq_num_cmp>
 8017230:	2800      	cmp	r0, #0
 8017232:	9a05      	ldr	r2, [sp, #20]
 8017234:	dcef      	bgt.n	8017216 <uxr_prepare_reliable_buffer_to_write+0x202>
 8017236:	8926      	ldrh	r6, [r4, #8]
 8017238:	fbb7 f5f6 	udiv	r5, r7, r6
 801723c:	fb06 7515 	mls	r5, r6, r5, r7
 8017240:	b2ad      	uxth	r5, r5
 8017242:	6863      	ldr	r3, [r4, #4]
 8017244:	6824      	ldr	r4, [r4, #0]
 8017246:	fbb3 f3f6 	udiv	r3, r3, r6
 801724a:	fb05 f303 	mul.w	r3, r5, r3
 801724e:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8017252:	50e2      	str	r2, [r4, r3]
 8017254:	2300      	movs	r3, #0
 8017256:	f8cd a000 	str.w	sl, [sp]
 801725a:	f7f3 fe97 	bl	800af8c <ucdr_init_buffer_origin_offset>
 801725e:	e7c9      	b.n	80171f4 <uxr_prepare_reliable_buffer_to_write+0x1e0>
 8017260:	f10c 0c01 	add.w	ip, ip, #1
 8017264:	fa1f fc8c 	uxth.w	ip, ip
 8017268:	45b4      	cmp	ip, r6
 801726a:	9306      	str	r3, [sp, #24]
 801726c:	d8d3      	bhi.n	8017216 <uxr_prepare_reliable_buffer_to_write+0x202>
 801726e:	e739      	b.n	80170e4 <uxr_prepare_reliable_buffer_to_write+0xd0>
 8017270:	4638      	mov	r0, r7
 8017272:	2101      	movs	r1, #1
 8017274:	9307      	str	r3, [sp, #28]
 8017276:	f000 fa69 	bl	801774c <uxr_seq_num_add>
 801727a:	8921      	ldrh	r1, [r4, #8]
 801727c:	6862      	ldr	r2, [r4, #4]
 801727e:	4607      	mov	r7, r0
 8017280:	fbb0 f0f1 	udiv	r0, r0, r1
 8017284:	fb01 7010 	mls	r0, r1, r0, r7
 8017288:	b280      	uxth	r0, r0
 801728a:	fbb2 f1f1 	udiv	r1, r2, r1
 801728e:	6822      	ldr	r2, [r4, #0]
 8017290:	fb00 f101 	mul.w	r1, r0, r1
 8017294:	3104      	adds	r1, #4
 8017296:	1853      	adds	r3, r2, r1
 8017298:	9303      	str	r3, [sp, #12]
 801729a:	f853 ac04 	ldr.w	sl, [r3, #-4]
 801729e:	9b07      	ldr	r3, [sp, #28]
 80172a0:	e70b      	b.n	80170ba <uxr_prepare_reliable_buffer_to_write+0xa6>
 80172a2:	8921      	ldrh	r1, [r4, #8]
 80172a4:	fbb5 f2f1 	udiv	r2, r5, r1
 80172a8:	fb01 5212 	mls	r2, r1, r2, r5
 80172ac:	b292      	uxth	r2, r2
 80172ae:	6863      	ldr	r3, [r4, #4]
 80172b0:	fbb3 f3f1 	udiv	r3, r3, r1
 80172b4:	6821      	ldr	r1, [r4, #0]
 80172b6:	9804      	ldr	r0, [sp, #16]
 80172b8:	fb02 f303 	mul.w	r3, r2, r3
 80172bc:	3304      	adds	r3, #4
 80172be:	7b22      	ldrb	r2, [r4, #12]
 80172c0:	4419      	add	r1, r3
 80172c2:	4442      	add	r2, r8
 80172c4:	f841 2c04 	str.w	r2, [r1, #-4]
 80172c8:	7b23      	ldrb	r3, [r4, #12]
 80172ca:	9300      	str	r3, [sp, #0]
 80172cc:	2300      	movs	r3, #0
 80172ce:	f7f3 fe5d 	bl	800af8c <ucdr_init_buffer_origin_offset>
 80172d2:	81e5      	strh	r5, [r4, #14]
 80172d4:	e78e      	b.n	80171f4 <uxr_prepare_reliable_buffer_to_write+0x1e0>
 80172d6:	4606      	mov	r6, r0
 80172d8:	e6cc      	b.n	8017074 <uxr_prepare_reliable_buffer_to_write+0x60>
 80172da:	bf00      	nop
 80172dc:	08016ef9 	.word	0x08016ef9

080172e0 <uxr_prepare_next_reliable_buffer_to_send>:
 80172e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80172e2:	4604      	mov	r4, r0
 80172e4:	460f      	mov	r7, r1
 80172e6:	8a00      	ldrh	r0, [r0, #16]
 80172e8:	2101      	movs	r1, #1
 80172ea:	4615      	mov	r5, r2
 80172ec:	461e      	mov	r6, r3
 80172ee:	f000 fa2d 	bl	801774c <uxr_seq_num_add>
 80172f2:	8030      	strh	r0, [r6, #0]
 80172f4:	8922      	ldrh	r2, [r4, #8]
 80172f6:	fbb0 f3f2 	udiv	r3, r0, r2
 80172fa:	fb02 0c13 	mls	ip, r2, r3, r0
 80172fe:	fa1f fc8c 	uxth.w	ip, ip
 8017302:	6863      	ldr	r3, [r4, #4]
 8017304:	fbb3 f3f2 	udiv	r3, r3, r2
 8017308:	fb0c fc03 	mul.w	ip, ip, r3
 801730c:	6823      	ldr	r3, [r4, #0]
 801730e:	89e1      	ldrh	r1, [r4, #14]
 8017310:	f10c 0c04 	add.w	ip, ip, #4
 8017314:	4463      	add	r3, ip
 8017316:	603b      	str	r3, [r7, #0]
 8017318:	6823      	ldr	r3, [r4, #0]
 801731a:	4463      	add	r3, ip
 801731c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8017320:	602b      	str	r3, [r5, #0]
 8017322:	f000 fa1b 	bl	801775c <uxr_seq_num_cmp>
 8017326:	2800      	cmp	r0, #0
 8017328:	dd01      	ble.n	801732e <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801732a:	2000      	movs	r0, #0
 801732c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801732e:	7b23      	ldrb	r3, [r4, #12]
 8017330:	682a      	ldr	r2, [r5, #0]
 8017332:	429a      	cmp	r2, r3
 8017334:	d9f9      	bls.n	801732a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8017336:	8a61      	ldrh	r1, [r4, #18]
 8017338:	8a20      	ldrh	r0, [r4, #16]
 801733a:	f000 fa0b 	bl	8017754 <uxr_seq_num_sub>
 801733e:	8923      	ldrh	r3, [r4, #8]
 8017340:	4283      	cmp	r3, r0
 8017342:	d0f2      	beq.n	801732a <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8017344:	8830      	ldrh	r0, [r6, #0]
 8017346:	89e3      	ldrh	r3, [r4, #14]
 8017348:	8220      	strh	r0, [r4, #16]
 801734a:	4298      	cmp	r0, r3
 801734c:	d001      	beq.n	8017352 <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801734e:	2001      	movs	r0, #1
 8017350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017352:	2101      	movs	r1, #1
 8017354:	f000 f9fa 	bl	801774c <uxr_seq_num_add>
 8017358:	81e0      	strh	r0, [r4, #14]
 801735a:	e7f8      	b.n	801734e <uxr_prepare_next_reliable_buffer_to_send+0x6e>

0801735c <uxr_update_output_stream_heartbeat_timestamp>:
 801735c:	b570      	push	{r4, r5, r6, lr}
 801735e:	8a01      	ldrh	r1, [r0, #16]
 8017360:	4604      	mov	r4, r0
 8017362:	8a40      	ldrh	r0, [r0, #18]
 8017364:	4615      	mov	r5, r2
 8017366:	461e      	mov	r6, r3
 8017368:	f000 f9f8 	bl	801775c <uxr_seq_num_cmp>
 801736c:	2800      	cmp	r0, #0
 801736e:	db07      	blt.n	8017380 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8017370:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8017374:	f06f 4600 	mvn.w	r6, #2147483648	@ 0x80000000
 8017378:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801737c:	2000      	movs	r0, #0
 801737e:	bd70      	pop	{r4, r5, r6, pc}
 8017380:	f894 3020 	ldrb.w	r3, [r4, #32]
 8017384:	b953      	cbnz	r3, 801739c <uxr_update_output_stream_heartbeat_timestamp+0x40>
 8017386:	2301      	movs	r3, #1
 8017388:	f884 3020 	strb.w	r3, [r4, #32]
 801738c:	3564      	adds	r5, #100	@ 0x64
 801738e:	f04f 0000 	mov.w	r0, #0
 8017392:	f146 0600 	adc.w	r6, r6, #0
 8017396:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801739a:	bd70      	pop	{r4, r5, r6, pc}
 801739c:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80173a0:	428d      	cmp	r5, r1
 80173a2:	eb76 0202 	sbcs.w	r2, r6, r2
 80173a6:	dbf1      	blt.n	801738c <uxr_update_output_stream_heartbeat_timestamp+0x30>
 80173a8:	3301      	adds	r3, #1
 80173aa:	3564      	adds	r5, #100	@ 0x64
 80173ac:	f884 3020 	strb.w	r3, [r4, #32]
 80173b0:	f04f 0001 	mov.w	r0, #1
 80173b4:	f146 0600 	adc.w	r6, r6, #0
 80173b8:	e7ed      	b.n	8017396 <uxr_update_output_stream_heartbeat_timestamp+0x3a>
 80173ba:	bf00      	nop

080173bc <uxr_begin_output_nack_buffer_it>:
 80173bc:	8a40      	ldrh	r0, [r0, #18]
 80173be:	4770      	bx	lr

080173c0 <uxr_next_reliable_nack_buffer_to_send>:
 80173c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80173c4:	f890 8021 	ldrb.w	r8, [r0, #33]	@ 0x21
 80173c8:	f1b8 0f00 	cmp.w	r8, #0
 80173cc:	d104      	bne.n	80173d8 <uxr_next_reliable_nack_buffer_to_send+0x18>
 80173ce:	f04f 0800 	mov.w	r8, #0
 80173d2:	4640      	mov	r0, r8
 80173d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80173d8:	4604      	mov	r4, r0
 80173da:	460e      	mov	r6, r1
 80173dc:	8818      	ldrh	r0, [r3, #0]
 80173de:	4617      	mov	r7, r2
 80173e0:	461d      	mov	r5, r3
 80173e2:	e019      	b.n	8017418 <uxr_next_reliable_nack_buffer_to_send+0x58>
 80173e4:	8921      	ldrh	r1, [r4, #8]
 80173e6:	8828      	ldrh	r0, [r5, #0]
 80173e8:	fbb0 fcf1 	udiv	ip, r0, r1
 80173ec:	e9d4 3200 	ldrd	r3, r2, [r4]
 80173f0:	fb01 0c1c 	mls	ip, r1, ip, r0
 80173f4:	fa1f fc8c 	uxth.w	ip, ip
 80173f8:	fbb2 f2f1 	udiv	r2, r2, r1
 80173fc:	fb02 fc0c 	mul.w	ip, r2, ip
 8017400:	f10c 0c04 	add.w	ip, ip, #4
 8017404:	4463      	add	r3, ip
 8017406:	6033      	str	r3, [r6, #0]
 8017408:	6823      	ldr	r3, [r4, #0]
 801740a:	4463      	add	r3, ip
 801740c:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8017410:	603b      	str	r3, [r7, #0]
 8017412:	7b22      	ldrb	r2, [r4, #12]
 8017414:	429a      	cmp	r2, r3
 8017416:	d1dc      	bne.n	80173d2 <uxr_next_reliable_nack_buffer_to_send+0x12>
 8017418:	2101      	movs	r1, #1
 801741a:	f000 f997 	bl	801774c <uxr_seq_num_add>
 801741e:	8028      	strh	r0, [r5, #0]
 8017420:	8a21      	ldrh	r1, [r4, #16]
 8017422:	f000 f99b 	bl	801775c <uxr_seq_num_cmp>
 8017426:	2800      	cmp	r0, #0
 8017428:	dddc      	ble.n	80173e4 <uxr_next_reliable_nack_buffer_to_send+0x24>
 801742a:	2300      	movs	r3, #0
 801742c:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
 8017430:	e7cd      	b.n	80173ce <uxr_next_reliable_nack_buffer_to_send+0xe>
 8017432:	bf00      	nop

08017434 <uxr_process_acknack>:
 8017434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017436:	4604      	mov	r4, r0
 8017438:	460e      	mov	r6, r1
 801743a:	4610      	mov	r0, r2
 801743c:	2101      	movs	r1, #1
 801743e:	f000 f989 	bl	8017754 <uxr_seq_num_sub>
 8017442:	8a61      	ldrh	r1, [r4, #18]
 8017444:	f000 f986 	bl	8017754 <uxr_seq_num_sub>
 8017448:	b1c0      	cbz	r0, 801747c <uxr_process_acknack+0x48>
 801744a:	4605      	mov	r5, r0
 801744c:	2700      	movs	r7, #0
 801744e:	2101      	movs	r1, #1
 8017450:	8a60      	ldrh	r0, [r4, #18]
 8017452:	f000 f97b 	bl	801774c <uxr_seq_num_add>
 8017456:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801745a:	fbb0 f1fc 	udiv	r1, r0, ip
 801745e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017462:	fb0c 0111 	mls	r1, ip, r1, r0
 8017466:	b289      	uxth	r1, r1
 8017468:	3701      	adds	r7, #1
 801746a:	fbb3 f3fc 	udiv	r3, r3, ip
 801746e:	fb01 f303 	mul.w	r3, r1, r3
 8017472:	42bd      	cmp	r5, r7
 8017474:	7b21      	ldrb	r1, [r4, #12]
 8017476:	8260      	strh	r0, [r4, #18]
 8017478:	50d1      	str	r1, [r2, r3]
 801747a:	d1e8      	bne.n	801744e <uxr_process_acknack+0x1a>
 801747c:	3e00      	subs	r6, #0
 801747e:	f04f 0300 	mov.w	r3, #0
 8017482:	bf18      	it	ne
 8017484:	2601      	movne	r6, #1
 8017486:	f884 3020 	strb.w	r3, [r4, #32]
 801748a:	f884 6021 	strb.w	r6, [r4, #33]	@ 0x21
 801748e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08017490 <uxr_is_output_up_to_date>:
 8017490:	8a01      	ldrh	r1, [r0, #16]
 8017492:	8a40      	ldrh	r0, [r0, #18]
 8017494:	b508      	push	{r3, lr}
 8017496:	f000 f961 	bl	801775c <uxr_seq_num_cmp>
 801749a:	fab0 f080 	clz	r0, r0
 801749e:	0940      	lsrs	r0, r0, #5
 80174a0:	bd08      	pop	{r3, pc}
 80174a2:	bf00      	nop

080174a4 <get_available_free_slots>:
 80174a4:	8901      	ldrh	r1, [r0, #8]
 80174a6:	b1c1      	cbz	r1, 80174da <get_available_free_slots+0x36>
 80174a8:	b530      	push	{r4, r5, lr}
 80174aa:	2200      	movs	r2, #0
 80174ac:	6843      	ldr	r3, [r0, #4]
 80174ae:	6805      	ldr	r5, [r0, #0]
 80174b0:	7b04      	ldrb	r4, [r0, #12]
 80174b2:	fbb3 fef1 	udiv	lr, r3, r1
 80174b6:	4610      	mov	r0, r2
 80174b8:	b293      	uxth	r3, r2
 80174ba:	fbb3 fcf1 	udiv	ip, r3, r1
 80174be:	fb01 331c 	mls	r3, r1, ip, r3
 80174c2:	b29b      	uxth	r3, r3
 80174c4:	fb0e f303 	mul.w	r3, lr, r3
 80174c8:	3201      	adds	r2, #1
 80174ca:	58eb      	ldr	r3, [r5, r3]
 80174cc:	429c      	cmp	r4, r3
 80174ce:	bf04      	itt	eq
 80174d0:	3001      	addeq	r0, #1
 80174d2:	b280      	uxtheq	r0, r0
 80174d4:	4291      	cmp	r1, r2
 80174d6:	d1ef      	bne.n	80174b8 <get_available_free_slots+0x14>
 80174d8:	bd30      	pop	{r4, r5, pc}
 80174da:	4608      	mov	r0, r1
 80174dc:	4770      	bx	lr
 80174de:	bf00      	nop

080174e0 <uxr_buffer_request_data>:
 80174e0:	b530      	push	{r4, r5, lr}
 80174e2:	b095      	sub	sp, #84	@ 0x54
 80174e4:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80174e8:	9d18      	ldr	r5, [sp, #96]	@ 0x60
 80174ea:	f88d 301c 	strb.w	r3, [sp, #28]
 80174ee:	2200      	movs	r2, #0
 80174f0:	2d00      	cmp	r5, #0
 80174f2:	bf14      	ite	ne
 80174f4:	2101      	movne	r1, #1
 80174f6:	4611      	moveq	r1, r2
 80174f8:	4604      	mov	r4, r0
 80174fa:	f88d 201d 	strb.w	r2, [sp, #29]
 80174fe:	f88d 201e 	strb.w	r2, [sp, #30]
 8017502:	f88d 1024 	strb.w	r1, [sp, #36]	@ 0x24
 8017506:	d021      	beq.n	801754c <uxr_buffer_request_data+0x6c>
 8017508:	682a      	ldr	r2, [r5, #0]
 801750a:	686b      	ldr	r3, [r5, #4]
 801750c:	f8cd 2026 	str.w	r2, [sp, #38]	@ 0x26
 8017510:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 8017514:	2210      	movs	r2, #16
 8017516:	2308      	movs	r3, #8
 8017518:	2100      	movs	r1, #0
 801751a:	e9cd 3100 	strd	r3, r1, [sp]
 801751e:	4620      	mov	r0, r4
 8017520:	9905      	ldr	r1, [sp, #20]
 8017522:	ab0c      	add	r3, sp, #48	@ 0x30
 8017524:	f7f7 fe86 	bl	800f234 <uxr_prepare_stream_to_write_submessage>
 8017528:	b918      	cbnz	r0, 8017532 <uxr_buffer_request_data+0x52>
 801752a:	4604      	mov	r4, r0
 801752c:	4620      	mov	r0, r4
 801752e:	b015      	add	sp, #84	@ 0x54
 8017530:	bd30      	pop	{r4, r5, pc}
 8017532:	9904      	ldr	r1, [sp, #16]
 8017534:	aa06      	add	r2, sp, #24
 8017536:	4620      	mov	r0, r4
 8017538:	f7f7 ffb6 	bl	800f4a8 <uxr_init_base_object_request>
 801753c:	a906      	add	r1, sp, #24
 801753e:	4604      	mov	r4, r0
 8017540:	a80c      	add	r0, sp, #48	@ 0x30
 8017542:	f7f9 fa6d 	bl	8010a20 <uxr_serialize_READ_DATA_Payload>
 8017546:	4620      	mov	r0, r4
 8017548:	b015      	add	sp, #84	@ 0x54
 801754a:	bd30      	pop	{r4, r5, pc}
 801754c:	2208      	movs	r2, #8
 801754e:	e7e2      	b.n	8017516 <uxr_buffer_request_data+0x36>

08017550 <uxr_buffer_cancel_data>:
 8017550:	b510      	push	{r4, lr}
 8017552:	b094      	sub	sp, #80	@ 0x50
 8017554:	2300      	movs	r3, #0
 8017556:	9301      	str	r3, [sp, #4]
 8017558:	9205      	str	r2, [sp, #20]
 801755a:	f8ad 301c 	strh.w	r3, [sp, #28]
 801755e:	2201      	movs	r2, #1
 8017560:	f88d 301e 	strb.w	r3, [sp, #30]
 8017564:	f8cd 3026 	str.w	r3, [sp, #38]	@ 0x26
 8017568:	f8cd 302a 	str.w	r3, [sp, #42]	@ 0x2a
 801756c:	2308      	movs	r3, #8
 801756e:	f88d 2024 	strb.w	r2, [sp, #36]	@ 0x24
 8017572:	9300      	str	r3, [sp, #0]
 8017574:	2210      	movs	r2, #16
 8017576:	ab0c      	add	r3, sp, #48	@ 0x30
 8017578:	4604      	mov	r4, r0
 801757a:	f7f7 fe5b 	bl	800f234 <uxr_prepare_stream_to_write_submessage>
 801757e:	b918      	cbnz	r0, 8017588 <uxr_buffer_cancel_data+0x38>
 8017580:	4604      	mov	r4, r0
 8017582:	4620      	mov	r0, r4
 8017584:	b014      	add	sp, #80	@ 0x50
 8017586:	bd10      	pop	{r4, pc}
 8017588:	9905      	ldr	r1, [sp, #20]
 801758a:	aa06      	add	r2, sp, #24
 801758c:	4620      	mov	r0, r4
 801758e:	f7f7 ff8b 	bl	800f4a8 <uxr_init_base_object_request>
 8017592:	a906      	add	r1, sp, #24
 8017594:	4604      	mov	r4, r0
 8017596:	a80c      	add	r0, sp, #48	@ 0x30
 8017598:	f7f9 fa42 	bl	8010a20 <uxr_serialize_READ_DATA_Payload>
 801759c:	4620      	mov	r0, r4
 801759e:	b014      	add	sp, #80	@ 0x50
 80175a0:	bd10      	pop	{r4, pc}
 80175a2:	bf00      	nop

080175a4 <read_submessage_format>:
 80175a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80175a8:	b095      	sub	sp, #84	@ 0x54
 80175aa:	f8bd 7078 	ldrh.w	r7, [sp, #120]	@ 0x78
 80175ae:	b113      	cbz	r3, 80175b6 <read_submessage_format+0x12>
 80175b0:	b015      	add	sp, #84	@ 0x54
 80175b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80175b6:	460c      	mov	r4, r1
 80175b8:	4616      	mov	r6, r2
 80175ba:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80175be:	461d      	mov	r5, r3
 80175c0:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 80175c2:	9304      	str	r3, [sp, #16]
 80175c4:	1a52      	subs	r2, r2, r1
 80175c6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80175c8:	9305      	str	r3, [sp, #20]
 80175ca:	4680      	mov	r8, r0
 80175cc:	a80c      	add	r0, sp, #48	@ 0x30
 80175ce:	f89d 9076 	ldrb.w	r9, [sp, #118]	@ 0x76
 80175d2:	f7f3 fced 	bl	800afb0 <ucdr_init_buffer>
 80175d6:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80175da:	a80c      	add	r0, sp, #48	@ 0x30
 80175dc:	f7f3 fcbc 	bl	800af58 <ucdr_set_on_full_buffer_callback>
 80175e0:	69e3      	ldr	r3, [r4, #28]
 80175e2:	b35b      	cbz	r3, 801763c <read_submessage_format+0x98>
 80175e4:	f1b9 0f07 	cmp.w	r9, #7
 80175e8:	751d      	strb	r5, [r3, #20]
 80175ea:	d043      	beq.n	8017674 <read_submessage_format+0xd0>
 80175ec:	f1b9 0f08 	cmp.w	r9, #8
 80175f0:	d032      	beq.n	8017658 <read_submessage_format+0xb4>
 80175f2:	f1b9 0f06 	cmp.w	r9, #6
 80175f6:	d008      	beq.n	801760a <read_submessage_format+0x66>
 80175f8:	2201      	movs	r2, #1
 80175fa:	751a      	strb	r2, [r3, #20]
 80175fc:	4631      	mov	r1, r6
 80175fe:	4620      	mov	r0, r4
 8017600:	f7f3 fd26 	bl	800b050 <ucdr_advance_buffer>
 8017604:	b015      	add	sp, #84	@ 0x54
 8017606:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801760a:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 801760e:	2d00      	cmp	r5, #0
 8017610:	d0f2      	beq.n	80175f8 <read_submessage_format+0x54>
 8017612:	ab0c      	add	r3, sp, #48	@ 0x30
 8017614:	e9cd 3600 	strd	r3, r6, [sp]
 8017618:	2306      	movs	r3, #6
 801761a:	f88d 3016 	strb.w	r3, [sp, #22]
 801761e:	f8d8 308c 	ldr.w	r3, [r8, #140]	@ 0x8c
 8017622:	9302      	str	r3, [sp, #8]
 8017624:	463a      	mov	r2, r7
 8017626:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 801762a:	4640      	mov	r0, r8
 801762c:	47a8      	blx	r5
 801762e:	69e3      	ldr	r3, [r4, #28]
 8017630:	2201      	movs	r2, #1
 8017632:	f888 20b4 	strb.w	r2, [r8, #180]	@ 0xb4
 8017636:	2b00      	cmp	r3, #0
 8017638:	d1de      	bne.n	80175f8 <read_submessage_format+0x54>
 801763a:	e7df      	b.n	80175fc <read_submessage_format+0x58>
 801763c:	f1b9 0f07 	cmp.w	r9, #7
 8017640:	d032      	beq.n	80176a8 <read_submessage_format+0x104>
 8017642:	f1b9 0f08 	cmp.w	r9, #8
 8017646:	d02a      	beq.n	801769e <read_submessage_format+0xfa>
 8017648:	f1b9 0f06 	cmp.w	r9, #6
 801764c:	d1d6      	bne.n	80175fc <read_submessage_format+0x58>
 801764e:	f8d8 5088 	ldr.w	r5, [r8, #136]	@ 0x88
 8017652:	2d00      	cmp	r5, #0
 8017654:	d1dd      	bne.n	8017612 <read_submessage_format+0x6e>
 8017656:	e7d1      	b.n	80175fc <read_submessage_format+0x58>
 8017658:	f8d8 20a4 	ldr.w	r2, [r8, #164]	@ 0xa4
 801765c:	2a00      	cmp	r2, #0
 801765e:	d0cb      	beq.n	80175f8 <read_submessage_format+0x54>
 8017660:	a906      	add	r1, sp, #24
 8017662:	a80c      	add	r0, sp, #48	@ 0x30
 8017664:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8017666:	f7f9 faaf 	bl	8010bc8 <uxr_deserialize_SampleIdentity>
 801766a:	bb28      	cbnz	r0, 80176b8 <read_submessage_format+0x114>
 801766c:	69e3      	ldr	r3, [r4, #28]
 801766e:	2b00      	cmp	r3, #0
 8017670:	d1c2      	bne.n	80175f8 <read_submessage_format+0x54>
 8017672:	e7c3      	b.n	80175fc <read_submessage_format+0x58>
 8017674:	f8d8 20ac 	ldr.w	r2, [r8, #172]	@ 0xac
 8017678:	b16a      	cbz	r2, 8017696 <read_submessage_format+0xf2>
 801767a:	a906      	add	r1, sp, #24
 801767c:	a80c      	add	r0, sp, #48	@ 0x30
 801767e:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8017680:	f7f8 ff82 	bl	8010588 <uxr_deserialize_BaseObjectRequest>
 8017684:	2800      	cmp	r0, #0
 8017686:	d13a      	bne.n	80176fe <read_submessage_format+0x15a>
 8017688:	68a2      	ldr	r2, [r4, #8]
 801768a:	69e3      	ldr	r3, [r4, #28]
 801768c:	4432      	add	r2, r6
 801768e:	60a2      	str	r2, [r4, #8]
 8017690:	2b00      	cmp	r3, #0
 8017692:	d1b1      	bne.n	80175f8 <read_submessage_format+0x54>
 8017694:	e7b2      	b.n	80175fc <read_submessage_format+0x58>
 8017696:	68a2      	ldr	r2, [r4, #8]
 8017698:	4432      	add	r2, r6
 801769a:	60a2      	str	r2, [r4, #8]
 801769c:	e7ac      	b.n	80175f8 <read_submessage_format+0x54>
 801769e:	f8d8 30a4 	ldr.w	r3, [r8, #164]	@ 0xa4
 80176a2:	2b00      	cmp	r3, #0
 80176a4:	d1dc      	bne.n	8017660 <read_submessage_format+0xbc>
 80176a6:	e7a9      	b.n	80175fc <read_submessage_format+0x58>
 80176a8:	f8d8 30ac 	ldr.w	r3, [r8, #172]	@ 0xac
 80176ac:	2b00      	cmp	r3, #0
 80176ae:	d1e4      	bne.n	801767a <read_submessage_format+0xd6>
 80176b0:	68a3      	ldr	r3, [r4, #8]
 80176b2:	4433      	add	r3, r6
 80176b4:	60a3      	str	r3, [r4, #8]
 80176b6:	e7a1      	b.n	80175fc <read_submessage_format+0x58>
 80176b8:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 80176bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80176be:	1a52      	subs	r2, r2, r1
 80176c0:	1aed      	subs	r5, r5, r3
 80176c2:	a80c      	add	r0, sp, #48	@ 0x30
 80176c4:	f7f3 fc74 	bl	800afb0 <ucdr_init_buffer>
 80176c8:	4435      	add	r5, r6
 80176ca:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80176ce:	a80c      	add	r0, sp, #48	@ 0x30
 80176d0:	f7f3 fc42 	bl	800af58 <ucdr_set_on_full_buffer_callback>
 80176d4:	b2ad      	uxth	r5, r5
 80176d6:	ab0c      	add	r3, sp, #48	@ 0x30
 80176d8:	9300      	str	r3, [sp, #0]
 80176da:	9501      	str	r5, [sp, #4]
 80176dc:	2108      	movs	r1, #8
 80176de:	f88d 1016 	strb.w	r1, [sp, #22]
 80176e2:	f8d8 10a8 	ldr.w	r1, [r8, #168]	@ 0xa8
 80176e6:	9102      	str	r1, [sp, #8]
 80176e8:	ab06      	add	r3, sp, #24
 80176ea:	f8d8 50a4 	ldr.w	r5, [r8, #164]	@ 0xa4
 80176ee:	9905      	ldr	r1, [sp, #20]
 80176f0:	463a      	mov	r2, r7
 80176f2:	4640      	mov	r0, r8
 80176f4:	47a8      	blx	r5
 80176f6:	2301      	movs	r3, #1
 80176f8:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 80176fc:	e7b6      	b.n	801766c <read_submessage_format+0xc8>
 80176fe:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	@ 0x34
 8017702:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017704:	1a52      	subs	r2, r2, r1
 8017706:	1aed      	subs	r5, r5, r3
 8017708:	a80c      	add	r0, sp, #48	@ 0x30
 801770a:	f7f3 fc51 	bl	800afb0 <ucdr_init_buffer>
 801770e:	4435      	add	r5, r6
 8017710:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8017714:	a80c      	add	r0, sp, #48	@ 0x30
 8017716:	f7f3 fc1f 	bl	800af58 <ucdr_set_on_full_buffer_callback>
 801771a:	b2ad      	uxth	r5, r5
 801771c:	ab0c      	add	r3, sp, #48	@ 0x30
 801771e:	9300      	str	r3, [sp, #0]
 8017720:	9501      	str	r5, [sp, #4]
 8017722:	f8bd 3018 	ldrh.w	r3, [sp, #24]
 8017726:	2107      	movs	r1, #7
 8017728:	f88d 1016 	strb.w	r1, [sp, #22]
 801772c:	f8d8 10b0 	ldr.w	r1, [r8, #176]	@ 0xb0
 8017730:	9102      	str	r1, [sp, #8]
 8017732:	ba5b      	rev16	r3, r3
 8017734:	b29b      	uxth	r3, r3
 8017736:	f8d8 50ac 	ldr.w	r5, [r8, #172]	@ 0xac
 801773a:	9905      	ldr	r1, [sp, #20]
 801773c:	463a      	mov	r2, r7
 801773e:	4640      	mov	r0, r8
 8017740:	47a8      	blx	r5
 8017742:	2301      	movs	r3, #1
 8017744:	f888 30b4 	strb.w	r3, [r8, #180]	@ 0xb4
 8017748:	e79e      	b.n	8017688 <read_submessage_format+0xe4>
 801774a:	bf00      	nop

0801774c <uxr_seq_num_add>:
 801774c:	4408      	add	r0, r1
 801774e:	b280      	uxth	r0, r0
 8017750:	4770      	bx	lr
 8017752:	bf00      	nop

08017754 <uxr_seq_num_sub>:
 8017754:	1a40      	subs	r0, r0, r1
 8017756:	b280      	uxth	r0, r0
 8017758:	4770      	bx	lr
 801775a:	bf00      	nop

0801775c <uxr_seq_num_cmp>:
 801775c:	4288      	cmp	r0, r1
 801775e:	d010      	beq.n	8017782 <uxr_seq_num_cmp+0x26>
 8017760:	d207      	bcs.n	8017772 <uxr_seq_num_cmp+0x16>
 8017762:	1a09      	subs	r1, r1, r0
 8017764:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8017768:	bfb4      	ite	lt
 801776a:	f04f 30ff 	movlt.w	r0, #4294967295	@ 0xffffffff
 801776e:	2001      	movge	r0, #1
 8017770:	4770      	bx	lr
 8017772:	1a41      	subs	r1, r0, r1
 8017774:	f5b1 4f00 	cmp.w	r1, #32768	@ 0x8000
 8017778:	bfcc      	ite	gt
 801777a:	f04f 30ff 	movgt.w	r0, #4294967295	@ 0xffffffff
 801777e:	2001      	movle	r0, #1
 8017780:	4770      	bx	lr
 8017782:	2000      	movs	r0, #0
 8017784:	4770      	bx	lr
 8017786:	bf00      	nop

08017788 <uxr_init_framing_io>:
 8017788:	2300      	movs	r3, #0
 801778a:	7041      	strb	r1, [r0, #1]
 801778c:	7003      	strb	r3, [r0, #0]
 801778e:	8583      	strh	r3, [r0, #44]	@ 0x2c
 8017790:	4770      	bx	lr
 8017792:	bf00      	nop

08017794 <uxr_write_framed_msg>:
 8017794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017798:	f890 c001 	ldrb.w	ip, [r0, #1]
 801779c:	4617      	mov	r7, r2
 801779e:	227e      	movs	r2, #126	@ 0x7e
 80177a0:	b085      	sub	sp, #20
 80177a2:	f880 2038 	strb.w	r2, [r0, #56]	@ 0x38
 80177a6:	f1ac 027d 	sub.w	r2, ip, #125	@ 0x7d
 80177aa:	2a01      	cmp	r2, #1
 80177ac:	f8dd b038 	ldr.w	fp, [sp, #56]	@ 0x38
 80177b0:	f89d 503c 	ldrb.w	r5, [sp, #60]	@ 0x3c
 80177b4:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80177b8:	4604      	mov	r4, r0
 80177ba:	460e      	mov	r6, r1
 80177bc:	469a      	mov	sl, r3
 80177be:	f240 812e 	bls.w	8017a1e <uxr_write_framed_msg+0x28a>
 80177c2:	2003      	movs	r0, #3
 80177c4:	2102      	movs	r1, #2
 80177c6:	f04f 0905 	mov.w	r9, #5
 80177ca:	2204      	movs	r2, #4
 80177cc:	4686      	mov	lr, r0
 80177ce:	460b      	mov	r3, r1
 80177d0:	f884 c039 	strb.w	ip, [r4, #57]	@ 0x39
 80177d4:	f1a5 0c7d 	sub.w	ip, r5, #125	@ 0x7d
 80177d8:	f1bc 0f01 	cmp.w	ip, #1
 80177dc:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 80177e0:	4421      	add	r1, r4
 80177e2:	f240 8110 	bls.w	8017a06 <uxr_write_framed_msg+0x272>
 80177e6:	f881 5038 	strb.w	r5, [r1, #56]	@ 0x38
 80177ea:	fa5f fc8b 	uxtb.w	ip, fp
 80177ee:	f3cb 2107 	ubfx	r1, fp, #8, #8
 80177f2:	f1ac 0e7d 	sub.w	lr, ip, #125	@ 0x7d
 80177f6:	f1a1 057d 	sub.w	r5, r1, #125	@ 0x7d
 80177fa:	f1be 0f01 	cmp.w	lr, #1
 80177fe:	f884 0062 	strb.w	r0, [r4, #98]	@ 0x62
 8017802:	b2ed      	uxtb	r5, r5
 8017804:	d94c      	bls.n	80178a0 <uxr_write_framed_msg+0x10c>
 8017806:	4420      	add	r0, r4
 8017808:	2d01      	cmp	r5, #1
 801780a:	f880 c038 	strb.w	ip, [r0, #56]	@ 0x38
 801780e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017812:	d95d      	bls.n	80178d0 <uxr_write_framed_msg+0x13c>
 8017814:	18a0      	adds	r0, r4, r2
 8017816:	3201      	adds	r2, #1
 8017818:	b2d2      	uxtb	r2, r2
 801781a:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 801781e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017822:	f1bb 0f00 	cmp.w	fp, #0
 8017826:	f000 8108 	beq.w	8017a3a <uxr_write_framed_msg+0x2a6>
 801782a:	f04f 0c00 	mov.w	ip, #0
 801782e:	4661      	mov	r1, ip
 8017830:	46de      	mov	lr, fp
 8017832:	46e3      	mov	fp, ip
 8017834:	46d4      	mov	ip, sl
 8017836:	468a      	mov	sl, r1
 8017838:	f8df 9208 	ldr.w	r9, [pc, #520]	@ 8017a44 <uxr_write_framed_msg+0x2b0>
 801783c:	f81c 300a 	ldrb.w	r3, [ip, sl]
 8017840:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 8017844:	2901      	cmp	r1, #1
 8017846:	d91b      	bls.n	8017880 <uxr_write_framed_msg+0xec>
 8017848:	2a29      	cmp	r2, #41	@ 0x29
 801784a:	d84e      	bhi.n	80178ea <uxr_write_framed_msg+0x156>
 801784c:	18a1      	adds	r1, r4, r2
 801784e:	3201      	adds	r2, #1
 8017850:	f881 3038 	strb.w	r3, [r1, #56]	@ 0x38
 8017854:	b2d2      	uxtb	r2, r2
 8017856:	ea8b 0303 	eor.w	r3, fp, r3
 801785a:	b2db      	uxtb	r3, r3
 801785c:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017860:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
 8017864:	f10a 0a01 	add.w	sl, sl, #1
 8017868:	ea83 2b1b 	eor.w	fp, r3, fp, lsr #8
 801786c:	45d6      	cmp	lr, sl
 801786e:	d95a      	bls.n	8017926 <uxr_write_framed_msg+0x192>
 8017870:	f81c 300a 	ldrb.w	r3, [ip, sl]
 8017874:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8017878:	f1a3 017d 	sub.w	r1, r3, #125	@ 0x7d
 801787c:	2901      	cmp	r1, #1
 801787e:	d8e3      	bhi.n	8017848 <uxr_write_framed_msg+0xb4>
 8017880:	1c51      	adds	r1, r2, #1
 8017882:	b2c9      	uxtb	r1, r1
 8017884:	2929      	cmp	r1, #41	@ 0x29
 8017886:	d830      	bhi.n	80178ea <uxr_write_framed_msg+0x156>
 8017888:	18a1      	adds	r1, r4, r2
 801788a:	f04f 007d 	mov.w	r0, #125	@ 0x7d
 801788e:	3202      	adds	r2, #2
 8017890:	f881 0038 	strb.w	r0, [r1, #56]	@ 0x38
 8017894:	f083 0020 	eor.w	r0, r3, #32
 8017898:	b2d2      	uxtb	r2, r2
 801789a:	f881 0039 	strb.w	r0, [r1, #57]	@ 0x39
 801789e:	e7da      	b.n	8017856 <uxr_write_framed_msg+0xc2>
 80178a0:	eb04 0e00 	add.w	lr, r4, r0
 80178a4:	f08c 0c20 	eor.w	ip, ip, #32
 80178a8:	1c82      	adds	r2, r0, #2
 80178aa:	f88e c039 	strb.w	ip, [lr, #57]	@ 0x39
 80178ae:	b2d2      	uxtb	r2, r2
 80178b0:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 80178b4:	2d01      	cmp	r5, #1
 80178b6:	f88e c038 	strb.w	ip, [lr, #56]	@ 0x38
 80178ba:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80178be:	d907      	bls.n	80178d0 <uxr_write_framed_msg+0x13c>
 80178c0:	4422      	add	r2, r4
 80178c2:	3003      	adds	r0, #3
 80178c4:	f882 1038 	strb.w	r1, [r2, #56]	@ 0x38
 80178c8:	b2c2      	uxtb	r2, r0
 80178ca:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80178ce:	e7ac      	b.n	801782a <uxr_write_framed_msg+0x96>
 80178d0:	18a0      	adds	r0, r4, r2
 80178d2:	f081 0120 	eor.w	r1, r1, #32
 80178d6:	3202      	adds	r2, #2
 80178d8:	f880 1039 	strb.w	r1, [r0, #57]	@ 0x39
 80178dc:	b2d2      	uxtb	r2, r2
 80178de:	217d      	movs	r1, #125	@ 0x7d
 80178e0:	f880 1038 	strb.w	r1, [r0, #56]	@ 0x38
 80178e4:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80178e8:	e79f      	b.n	801782a <uxr_write_framed_msg+0x96>
 80178ea:	e9cd ba00 	strd	fp, sl, [sp]
 80178ee:	2500      	movs	r5, #0
 80178f0:	46e2      	mov	sl, ip
 80178f2:	46f3      	mov	fp, lr
 80178f4:	e000      	b.n	80178f8 <uxr_write_framed_msg+0x164>
 80178f6:	b190      	cbz	r0, 801791e <uxr_write_framed_msg+0x18a>
 80178f8:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 80178fc:	1b52      	subs	r2, r2, r5
 80178fe:	4643      	mov	r3, r8
 8017900:	4421      	add	r1, r4
 8017902:	4638      	mov	r0, r7
 8017904:	47b0      	blx	r6
 8017906:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801790a:	4405      	add	r5, r0
 801790c:	4295      	cmp	r5, r2
 801790e:	d3f2      	bcc.n	80178f6 <uxr_write_framed_msg+0x162>
 8017910:	46d4      	mov	ip, sl
 8017912:	46de      	mov	lr, fp
 8017914:	f8dd a004 	ldr.w	sl, [sp, #4]
 8017918:	f8dd b000 	ldr.w	fp, [sp]
 801791c:	d06f      	beq.n	80179fe <uxr_write_framed_msg+0x26a>
 801791e:	2000      	movs	r0, #0
 8017920:	b005      	add	sp, #20
 8017922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017926:	46dc      	mov	ip, fp
 8017928:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 801792c:	f8ad c00c 	strh.w	ip, [sp, #12]
 8017930:	46f3      	mov	fp, lr
 8017932:	fa5f fc8c 	uxtb.w	ip, ip
 8017936:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 801793a:	2b01      	cmp	r3, #1
 801793c:	f04f 0900 	mov.w	r9, #0
 8017940:	f04f 0a7d 	mov.w	sl, #125	@ 0x7d
 8017944:	d930      	bls.n	80179a8 <uxr_write_framed_msg+0x214>
 8017946:	2a29      	cmp	r2, #41	@ 0x29
 8017948:	d91c      	bls.n	8017984 <uxr_write_framed_msg+0x1f0>
 801794a:	2500      	movs	r5, #0
 801794c:	e001      	b.n	8017952 <uxr_write_framed_msg+0x1be>
 801794e:	2800      	cmp	r0, #0
 8017950:	d0e5      	beq.n	801791e <uxr_write_framed_msg+0x18a>
 8017952:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 8017956:	1b52      	subs	r2, r2, r5
 8017958:	4643      	mov	r3, r8
 801795a:	4421      	add	r1, r4
 801795c:	4638      	mov	r0, r7
 801795e:	47b0      	blx	r6
 8017960:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 8017964:	4405      	add	r5, r0
 8017966:	4295      	cmp	r5, r2
 8017968:	d3f1      	bcc.n	801794e <uxr_write_framed_msg+0x1ba>
 801796a:	d1d8      	bne.n	801791e <uxr_write_framed_msg+0x18a>
 801796c:	f109 0310 	add.w	r3, r9, #16
 8017970:	446b      	add	r3, sp
 8017972:	2200      	movs	r2, #0
 8017974:	f813 cc04 	ldrb.w	ip, [r3, #-4]
 8017978:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 801797c:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 8017980:	2b01      	cmp	r3, #1
 8017982:	d911      	bls.n	80179a8 <uxr_write_framed_msg+0x214>
 8017984:	18a3      	adds	r3, r4, r2
 8017986:	3201      	adds	r2, #1
 8017988:	b2d2      	uxtb	r2, r2
 801798a:	f883 c038 	strb.w	ip, [r3, #56]	@ 0x38
 801798e:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 8017992:	f1b9 0f00 	cmp.w	r9, #0
 8017996:	d119      	bne.n	80179cc <uxr_write_framed_msg+0x238>
 8017998:	f89d c00d 	ldrb.w	ip, [sp, #13]
 801799c:	f1ac 037d 	sub.w	r3, ip, #125	@ 0x7d
 80179a0:	2b01      	cmp	r3, #1
 80179a2:	f04f 0901 	mov.w	r9, #1
 80179a6:	d8ce      	bhi.n	8017946 <uxr_write_framed_msg+0x1b2>
 80179a8:	1c53      	adds	r3, r2, #1
 80179aa:	b2db      	uxtb	r3, r3
 80179ac:	2b29      	cmp	r3, #41	@ 0x29
 80179ae:	d8cc      	bhi.n	801794a <uxr_write_framed_msg+0x1b6>
 80179b0:	18a3      	adds	r3, r4, r2
 80179b2:	3202      	adds	r2, #2
 80179b4:	f08c 0c20 	eor.w	ip, ip, #32
 80179b8:	b2d2      	uxtb	r2, r2
 80179ba:	f883 c039 	strb.w	ip, [r3, #57]	@ 0x39
 80179be:	f883 a038 	strb.w	sl, [r3, #56]	@ 0x38
 80179c2:	f884 2062 	strb.w	r2, [r4, #98]	@ 0x62
 80179c6:	f1b9 0f00 	cmp.w	r9, #0
 80179ca:	d0e5      	beq.n	8017998 <uxr_write_framed_msg+0x204>
 80179cc:	2500      	movs	r5, #0
 80179ce:	e001      	b.n	80179d4 <uxr_write_framed_msg+0x240>
 80179d0:	2800      	cmp	r0, #0
 80179d2:	d0a4      	beq.n	801791e <uxr_write_framed_msg+0x18a>
 80179d4:	f105 0138 	add.w	r1, r5, #56	@ 0x38
 80179d8:	1b52      	subs	r2, r2, r5
 80179da:	4643      	mov	r3, r8
 80179dc:	4421      	add	r1, r4
 80179de:	4638      	mov	r0, r7
 80179e0:	47b0      	blx	r6
 80179e2:	f894 2062 	ldrb.w	r2, [r4, #98]	@ 0x62
 80179e6:	4405      	add	r5, r0
 80179e8:	4295      	cmp	r5, r2
 80179ea:	d3f1      	bcc.n	80179d0 <uxr_write_framed_msg+0x23c>
 80179ec:	d197      	bne.n	801791e <uxr_write_framed_msg+0x18a>
 80179ee:	2300      	movs	r3, #0
 80179f0:	fa1f f08b 	uxth.w	r0, fp
 80179f4:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 80179f8:	b005      	add	sp, #20
 80179fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179fe:	2300      	movs	r3, #0
 8017a00:	f884 3062 	strb.w	r3, [r4, #98]	@ 0x62
 8017a04:	e732      	b.n	801786c <uxr_write_framed_msg+0xd8>
 8017a06:	44a6      	add	lr, r4
 8017a08:	f085 0520 	eor.w	r5, r5, #32
 8017a0c:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8017a10:	4610      	mov	r0, r2
 8017a12:	f881 c038 	strb.w	ip, [r1, #56]	@ 0x38
 8017a16:	464a      	mov	r2, r9
 8017a18:	f88e 5038 	strb.w	r5, [lr, #56]	@ 0x38
 8017a1c:	e6e5      	b.n	80177ea <uxr_write_framed_msg+0x56>
 8017a1e:	f08c 0c20 	eor.w	ip, ip, #32
 8017a22:	f880 c03a 	strb.w	ip, [r0, #58]	@ 0x3a
 8017a26:	2103      	movs	r1, #3
 8017a28:	2004      	movs	r0, #4
 8017a2a:	f04f 0906 	mov.w	r9, #6
 8017a2e:	2205      	movs	r2, #5
 8017a30:	4686      	mov	lr, r0
 8017a32:	460b      	mov	r3, r1
 8017a34:	f04f 0c7d 	mov.w	ip, #125	@ 0x7d
 8017a38:	e6ca      	b.n	80177d0 <uxr_write_framed_msg+0x3c>
 8017a3a:	f8ad b00c 	strh.w	fp, [sp, #12]
 8017a3e:	46dc      	mov	ip, fp
 8017a40:	e779      	b.n	8017936 <uxr_write_framed_msg+0x1a2>
 8017a42:	bf00      	nop
 8017a44:	0801d7a0 	.word	0x0801d7a0

08017a48 <uxr_framing_read_transport>:
 8017a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a4c:	4604      	mov	r4, r0
 8017a4e:	b083      	sub	sp, #12
 8017a50:	461f      	mov	r7, r3
 8017a52:	f8dd b034 	ldr.w	fp, [sp, #52]	@ 0x34
 8017a56:	4689      	mov	r9, r1
 8017a58:	4692      	mov	sl, r2
 8017a5a:	f7f7 feb5 	bl	800f7c8 <uxr_millis>
 8017a5e:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8017a62:	f894 602d 	ldrb.w	r6, [r4, #45]	@ 0x2d
 8017a66:	42b3      	cmp	r3, r6
 8017a68:	4680      	mov	r8, r0
 8017a6a:	d062      	beq.n	8017b32 <uxr_framing_read_transport+0xea>
 8017a6c:	d81c      	bhi.n	8017aa8 <uxr_framing_read_transport+0x60>
 8017a6e:	1e75      	subs	r5, r6, #1
 8017a70:	1aed      	subs	r5, r5, r3
 8017a72:	b2ed      	uxtb	r5, r5
 8017a74:	2600      	movs	r6, #0
 8017a76:	455d      	cmp	r5, fp
 8017a78:	d81f      	bhi.n	8017aba <uxr_framing_read_transport+0x72>
 8017a7a:	19ab      	adds	r3, r5, r6
 8017a7c:	455b      	cmp	r3, fp
 8017a7e:	bf84      	itt	hi
 8017a80:	ebab 0b05 	subhi.w	fp, fp, r5
 8017a84:	fa5f f68b 	uxtbhi.w	r6, fp
 8017a88:	b9e5      	cbnz	r5, 8017ac4 <uxr_framing_read_transport+0x7c>
 8017a8a:	f04f 0b00 	mov.w	fp, #0
 8017a8e:	f7f7 fe9b 	bl	800f7c8 <uxr_millis>
 8017a92:	683b      	ldr	r3, [r7, #0]
 8017a94:	eba0 0108 	sub.w	r1, r0, r8
 8017a98:	1a5b      	subs	r3, r3, r1
 8017a9a:	4658      	mov	r0, fp
 8017a9c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8017aa0:	603b      	str	r3, [r7, #0]
 8017aa2:	b003      	add	sp, #12
 8017aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017aa8:	2e00      	cmp	r6, #0
 8017aaa:	d04a      	beq.n	8017b42 <uxr_framing_read_transport+0xfa>
 8017aac:	f1c3 032a 	rsb	r3, r3, #42	@ 0x2a
 8017ab0:	b2dd      	uxtb	r5, r3
 8017ab2:	3e01      	subs	r6, #1
 8017ab4:	455d      	cmp	r5, fp
 8017ab6:	b2f6      	uxtb	r6, r6
 8017ab8:	d9df      	bls.n	8017a7a <uxr_framing_read_transport+0x32>
 8017aba:	fa5f f58b 	uxtb.w	r5, fp
 8017abe:	2600      	movs	r6, #0
 8017ac0:	2d00      	cmp	r5, #0
 8017ac2:	d0e2      	beq.n	8017a8a <uxr_framing_read_transport+0x42>
 8017ac4:	f894 102c 	ldrb.w	r1, [r4, #44]	@ 0x2c
 8017ac8:	3102      	adds	r1, #2
 8017aca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017acc:	9300      	str	r3, [sp, #0]
 8017ace:	683b      	ldr	r3, [r7, #0]
 8017ad0:	4421      	add	r1, r4
 8017ad2:	462a      	mov	r2, r5
 8017ad4:	4650      	mov	r0, sl
 8017ad6:	47c8      	blx	r9
 8017ad8:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8017adc:	4a1b      	ldr	r2, [pc, #108]	@ (8017b4c <uxr_framing_read_transport+0x104>)
 8017ade:	4403      	add	r3, r0
 8017ae0:	0859      	lsrs	r1, r3, #1
 8017ae2:	4683      	mov	fp, r0
 8017ae4:	fba2 0101 	umull	r0, r1, r2, r1
 8017ae8:	0889      	lsrs	r1, r1, #2
 8017aea:	222a      	movs	r2, #42	@ 0x2a
 8017aec:	fb02 3111 	mls	r1, r2, r1, r3
 8017af0:	f884 102c 	strb.w	r1, [r4, #44]	@ 0x2c
 8017af4:	f1bb 0f00 	cmp.w	fp, #0
 8017af8:	d0c7      	beq.n	8017a8a <uxr_framing_read_transport+0x42>
 8017afa:	45ab      	cmp	fp, r5
 8017afc:	d1c7      	bne.n	8017a8e <uxr_framing_read_transport+0x46>
 8017afe:	2e00      	cmp	r6, #0
 8017b00:	d0c5      	beq.n	8017a8e <uxr_framing_read_transport+0x46>
 8017b02:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8017b04:	9300      	str	r3, [sp, #0]
 8017b06:	3102      	adds	r1, #2
 8017b08:	4632      	mov	r2, r6
 8017b0a:	4421      	add	r1, r4
 8017b0c:	2300      	movs	r3, #0
 8017b0e:	4650      	mov	r0, sl
 8017b10:	47c8      	blx	r9
 8017b12:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8017b16:	4a0d      	ldr	r2, [pc, #52]	@ (8017b4c <uxr_framing_read_transport+0x104>)
 8017b18:	4403      	add	r3, r0
 8017b1a:	0859      	lsrs	r1, r3, #1
 8017b1c:	fba2 2101 	umull	r2, r1, r2, r1
 8017b20:	0889      	lsrs	r1, r1, #2
 8017b22:	222a      	movs	r2, #42	@ 0x2a
 8017b24:	fb02 3311 	mls	r3, r2, r1, r3
 8017b28:	eb00 0b05 	add.w	fp, r0, r5
 8017b2c:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c
 8017b30:	e7ad      	b.n	8017a8e <uxr_framing_read_transport+0x46>
 8017b32:	2600      	movs	r6, #0
 8017b34:	f1bb 0f28 	cmp.w	fp, #40	@ 0x28
 8017b38:	85a6      	strh	r6, [r4, #44]	@ 0x2c
 8017b3a:	d9be      	bls.n	8017aba <uxr_framing_read_transport+0x72>
 8017b3c:	2529      	movs	r5, #41	@ 0x29
 8017b3e:	2102      	movs	r1, #2
 8017b40:	e7c3      	b.n	8017aca <uxr_framing_read_transport+0x82>
 8017b42:	f1c3 0329 	rsb	r3, r3, #41	@ 0x29
 8017b46:	b2dd      	uxtb	r5, r3
 8017b48:	e795      	b.n	8017a76 <uxr_framing_read_transport+0x2e>
 8017b4a:	bf00      	nop
 8017b4c:	30c30c31 	.word	0x30c30c31

08017b50 <uxr_read_framed_msg>:
 8017b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b54:	461d      	mov	r5, r3
 8017b56:	f890 c02c 	ldrb.w	ip, [r0, #44]	@ 0x2c
 8017b5a:	f890 302d 	ldrb.w	r3, [r0, #45]	@ 0x2d
 8017b5e:	b085      	sub	sp, #20
 8017b60:	459c      	cmp	ip, r3
 8017b62:	f8dd b044 	ldr.w	fp, [sp, #68]	@ 0x44
 8017b66:	4604      	mov	r4, r0
 8017b68:	460f      	mov	r7, r1
 8017b6a:	4616      	mov	r6, r2
 8017b6c:	f000 81ae 	beq.w	8017ecc <uxr_read_framed_msg+0x37c>
 8017b70:	2000      	movs	r0, #0
 8017b72:	4639      	mov	r1, r7
 8017b74:	2800      	cmp	r0, #0
 8017b76:	d138      	bne.n	8017bea <uxr_read_framed_msg+0x9a>
 8017b78:	468a      	mov	sl, r1
 8017b7a:	7823      	ldrb	r3, [r4, #0]
 8017b7c:	2b07      	cmp	r3, #7
 8017b7e:	d8fd      	bhi.n	8017b7c <uxr_read_framed_msg+0x2c>
 8017b80:	e8df f013 	tbh	[pc, r3, lsl #1]
 8017b84:	0116013b 	.word	0x0116013b
 8017b88:	00cd00f0 	.word	0x00cd00f0
 8017b8c:	005a00a0 	.word	0x005a00a0
 8017b90:	00080037 	.word	0x00080037
 8017b94:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8017b98:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017b9c:	4290      	cmp	r0, r2
 8017b9e:	f000 8167 	beq.w	8017e70 <uxr_read_framed_msg+0x320>
 8017ba2:	18a3      	adds	r3, r4, r2
 8017ba4:	1c57      	adds	r7, r2, #1
 8017ba6:	49c7      	ldr	r1, [pc, #796]	@ (8017ec4 <uxr_read_framed_msg+0x374>)
 8017ba8:	f893 c002 	ldrb.w	ip, [r3, #2]
 8017bac:	087b      	lsrs	r3, r7, #1
 8017bae:	fba1 8303 	umull	r8, r3, r1, r3
 8017bb2:	089b      	lsrs	r3, r3, #2
 8017bb4:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017bb8:	fb08 7313 	mls	r3, r8, r3, r7
 8017bbc:	f1bc 0f7d 	cmp.w	ip, #125	@ 0x7d
 8017bc0:	b2df      	uxtb	r7, r3
 8017bc2:	f000 81b2 	beq.w	8017f2a <uxr_read_framed_msg+0x3da>
 8017bc6:	f1bc 0f7e 	cmp.w	ip, #126	@ 0x7e
 8017bca:	f884 702d 	strb.w	r7, [r4, #45]	@ 0x2d
 8017bce:	f000 8220 	beq.w	8018012 <uxr_read_framed_msg+0x4c2>
 8017bd2:	4661      	mov	r1, ip
 8017bd4:	8ea3      	ldrh	r3, [r4, #52]	@ 0x34
 8017bd6:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 8017bd8:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8017bdc:	b29b      	uxth	r3, r3
 8017bde:	2100      	movs	r1, #0
 8017be0:	429a      	cmp	r2, r3
 8017be2:	86a3      	strh	r3, [r4, #52]	@ 0x34
 8017be4:	7021      	strb	r1, [r4, #0]
 8017be6:	f000 8198 	beq.w	8017f1a <uxr_read_framed_msg+0x3ca>
 8017bea:	2000      	movs	r0, #0
 8017bec:	b005      	add	sp, #20
 8017bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017bf2:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017bf6:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017bfa:	4297      	cmp	r7, r2
 8017bfc:	f000 8148 	beq.w	8017e90 <uxr_read_framed_msg+0x340>
 8017c00:	18a3      	adds	r3, r4, r2
 8017c02:	f102 0c01 	add.w	ip, r2, #1
 8017c06:	49af      	ldr	r1, [pc, #700]	@ (8017ec4 <uxr_read_framed_msg+0x374>)
 8017c08:	7898      	ldrb	r0, [r3, #2]
 8017c0a:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017c0e:	fba1 8303 	umull	r8, r3, r1, r3
 8017c12:	089b      	lsrs	r3, r3, #2
 8017c14:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017c18:	fb08 c313 	mls	r3, r8, r3, ip
 8017c1c:	287d      	cmp	r0, #125	@ 0x7d
 8017c1e:	fa5f fc83 	uxtb.w	ip, r3
 8017c22:	f000 8194 	beq.w	8017f4e <uxr_read_framed_msg+0x3fe>
 8017c26:	287e      	cmp	r0, #126	@ 0x7e
 8017c28:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017c2c:	f000 8200 	beq.w	8018030 <uxr_read_framed_msg+0x4e0>
 8017c30:	2307      	movs	r3, #7
 8017c32:	86a0      	strh	r0, [r4, #52]	@ 0x34
 8017c34:	7023      	strb	r3, [r4, #0]
 8017c36:	e7a0      	b.n	8017b7a <uxr_read_framed_msg+0x2a>
 8017c38:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8017c3a:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 8017c3c:	429f      	cmp	r7, r3
 8017c3e:	f240 8164 	bls.w	8017f0a <uxr_read_framed_msg+0x3ba>
 8017c42:	f8df 9280 	ldr.w	r9, [pc, #640]	@ 8017ec4 <uxr_read_framed_msg+0x374>
 8017c46:	f8cd a00c 	str.w	sl, [sp, #12]
 8017c4a:	212a      	movs	r1, #42	@ 0x2a
 8017c4c:	e01f      	b.n	8017c8e <uxr_read_framed_msg+0x13e>
 8017c4e:	f89a e002 	ldrb.w	lr, [sl, #2]
 8017c52:	f1be 0f7d 	cmp.w	lr, #125	@ 0x7d
 8017c56:	f000 80ea 	beq.w	8017e2e <uxr_read_framed_msg+0x2de>
 8017c5a:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 8017c5e:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017c62:	f000 8142 	beq.w	8017eea <uxr_read_framed_msg+0x39a>
 8017c66:	f805 e003 	strb.w	lr, [r5, r3]
 8017c6a:	8ee0      	ldrh	r0, [r4, #54]	@ 0x36
 8017c6c:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 8017c6e:	4f96      	ldr	r7, [pc, #600]	@ (8017ec8 <uxr_read_framed_msg+0x378>)
 8017c70:	ea80 020e 	eor.w	r2, r0, lr
 8017c74:	b2d2      	uxtb	r2, r2
 8017c76:	3301      	adds	r3, #1
 8017c78:	f837 2012 	ldrh.w	r2, [r7, r2, lsl #1]
 8017c7c:	8e27      	ldrh	r7, [r4, #48]	@ 0x30
 8017c7e:	b29b      	uxth	r3, r3
 8017c80:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8017c84:	42bb      	cmp	r3, r7
 8017c86:	8663      	strh	r3, [r4, #50]	@ 0x32
 8017c88:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8017c8a:	f080 80e7 	bcs.w	8017e5c <uxr_read_framed_msg+0x30c>
 8017c8e:	f894 002d 	ldrb.w	r0, [r4, #45]	@ 0x2d
 8017c92:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 8017c96:	f100 0c01 	add.w	ip, r0, #1
 8017c9a:	ea4f 0e5c 	mov.w	lr, ip, lsr #1
 8017c9e:	fba9 e20e 	umull	lr, r2, r9, lr
 8017ca2:	0892      	lsrs	r2, r2, #2
 8017ca4:	fb01 c212 	mls	r2, r1, r2, ip
 8017ca8:	4580      	cmp	r8, r0
 8017caa:	eb04 0a00 	add.w	sl, r4, r0
 8017cae:	fa5f fc82 	uxtb.w	ip, r2
 8017cb2:	d1cc      	bne.n	8017c4e <uxr_read_framed_msg+0xfe>
 8017cb4:	42bb      	cmp	r3, r7
 8017cb6:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8017cba:	f040 8128 	bne.w	8017f0e <uxr_read_framed_msg+0x3be>
 8017cbe:	2306      	movs	r3, #6
 8017cc0:	7023      	strb	r3, [r4, #0]
 8017cc2:	e75a      	b.n	8017b7a <uxr_read_framed_msg+0x2a>
 8017cc4:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017cc8:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017ccc:	4297      	cmp	r7, r2
 8017cce:	f000 80cf 	beq.w	8017e70 <uxr_read_framed_msg+0x320>
 8017cd2:	18a3      	adds	r3, r4, r2
 8017cd4:	f102 0c01 	add.w	ip, r2, #1
 8017cd8:	497a      	ldr	r1, [pc, #488]	@ (8017ec4 <uxr_read_framed_msg+0x374>)
 8017cda:	7898      	ldrb	r0, [r3, #2]
 8017cdc:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017ce0:	fba1 8303 	umull	r8, r3, r1, r3
 8017ce4:	089b      	lsrs	r3, r3, #2
 8017ce6:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017cea:	fb08 c313 	mls	r3, r8, r3, ip
 8017cee:	287d      	cmp	r0, #125	@ 0x7d
 8017cf0:	fa5f fc83 	uxtb.w	ip, r3
 8017cf4:	f000 813d 	beq.w	8017f72 <uxr_read_framed_msg+0x422>
 8017cf8:	287e      	cmp	r0, #126	@ 0x7e
 8017cfa:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017cfe:	f000 8188 	beq.w	8018012 <uxr_read_framed_msg+0x4c2>
 8017d02:	8e23      	ldrh	r3, [r4, #48]	@ 0x30
 8017d04:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8017d06:	eb03 2300 	add.w	r3, r3, r0, lsl #8
 8017d0a:	b29b      	uxth	r3, r3
 8017d0c:	2200      	movs	r2, #0
 8017d0e:	428b      	cmp	r3, r1
 8017d10:	8623      	strh	r3, [r4, #48]	@ 0x30
 8017d12:	8662      	strh	r2, [r4, #50]	@ 0x32
 8017d14:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8017d16:	f240 80f5 	bls.w	8017f04 <uxr_read_framed_msg+0x3b4>
 8017d1a:	7022      	strb	r2, [r4, #0]
 8017d1c:	e765      	b.n	8017bea <uxr_read_framed_msg+0x9a>
 8017d1e:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017d22:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017d26:	4297      	cmp	r7, r2
 8017d28:	f000 80b2 	beq.w	8017e90 <uxr_read_framed_msg+0x340>
 8017d2c:	18a3      	adds	r3, r4, r2
 8017d2e:	f102 0c01 	add.w	ip, r2, #1
 8017d32:	4964      	ldr	r1, [pc, #400]	@ (8017ec4 <uxr_read_framed_msg+0x374>)
 8017d34:	7898      	ldrb	r0, [r3, #2]
 8017d36:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017d3a:	fba1 8303 	umull	r8, r3, r1, r3
 8017d3e:	089b      	lsrs	r3, r3, #2
 8017d40:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017d44:	fb08 c313 	mls	r3, r8, r3, ip
 8017d48:	287d      	cmp	r0, #125	@ 0x7d
 8017d4a:	fa5f fc83 	uxtb.w	ip, r3
 8017d4e:	f000 813b 	beq.w	8017fc8 <uxr_read_framed_msg+0x478>
 8017d52:	287e      	cmp	r0, #126	@ 0x7e
 8017d54:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017d58:	f000 816a 	beq.w	8018030 <uxr_read_framed_msg+0x4e0>
 8017d5c:	2304      	movs	r3, #4
 8017d5e:	8620      	strh	r0, [r4, #48]	@ 0x30
 8017d60:	7023      	strb	r3, [r4, #0]
 8017d62:	e70a      	b.n	8017b7a <uxr_read_framed_msg+0x2a>
 8017d64:	f894 702c 	ldrb.w	r7, [r4, #44]	@ 0x2c
 8017d68:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017d6c:	4297      	cmp	r7, r2
 8017d6e:	f000 80c4 	beq.w	8017efa <uxr_read_framed_msg+0x3aa>
 8017d72:	18a3      	adds	r3, r4, r2
 8017d74:	f102 0c01 	add.w	ip, r2, #1
 8017d78:	4952      	ldr	r1, [pc, #328]	@ (8017ec4 <uxr_read_framed_msg+0x374>)
 8017d7a:	7898      	ldrb	r0, [r3, #2]
 8017d7c:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017d80:	fba1 8303 	umull	r8, r3, r1, r3
 8017d84:	089b      	lsrs	r3, r3, #2
 8017d86:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017d8a:	fb08 c313 	mls	r3, r8, r3, ip
 8017d8e:	287d      	cmp	r0, #125	@ 0x7d
 8017d90:	fa5f fc83 	uxtb.w	ip, r3
 8017d94:	f000 812b 	beq.w	8017fee <uxr_read_framed_msg+0x49e>
 8017d98:	287e      	cmp	r0, #126	@ 0x7e
 8017d9a:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017d9e:	f000 8155 	beq.w	801804c <uxr_read_framed_msg+0x4fc>
 8017da2:	7863      	ldrb	r3, [r4, #1]
 8017da4:	4283      	cmp	r3, r0
 8017da6:	bf0c      	ite	eq
 8017da8:	2303      	moveq	r3, #3
 8017daa:	2300      	movne	r3, #0
 8017dac:	7023      	strb	r3, [r4, #0]
 8017dae:	e6e4      	b.n	8017b7a <uxr_read_framed_msg+0x2a>
 8017db0:	f894 002c 	ldrb.w	r0, [r4, #44]	@ 0x2c
 8017db4:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017db8:	2300      	movs	r3, #0
 8017dba:	4290      	cmp	r0, r2
 8017dbc:	f884 302e 	strb.w	r3, [r4, #46]	@ 0x2e
 8017dc0:	d06b      	beq.n	8017e9a <uxr_read_framed_msg+0x34a>
 8017dc2:	18a3      	adds	r3, r4, r2
 8017dc4:	f102 0c01 	add.w	ip, r2, #1
 8017dc8:	493e      	ldr	r1, [pc, #248]	@ (8017ec4 <uxr_read_framed_msg+0x374>)
 8017dca:	789f      	ldrb	r7, [r3, #2]
 8017dcc:	ea4f 035c 	mov.w	r3, ip, lsr #1
 8017dd0:	fba1 8303 	umull	r8, r3, r1, r3
 8017dd4:	089b      	lsrs	r3, r3, #2
 8017dd6:	f04f 082a 	mov.w	r8, #42	@ 0x2a
 8017dda:	fb08 c313 	mls	r3, r8, r3, ip
 8017dde:	2f7d      	cmp	r7, #125	@ 0x7d
 8017de0:	fa5f fc83 	uxtb.w	ip, r3
 8017de4:	f000 80d8 	beq.w	8017f98 <uxr_read_framed_msg+0x448>
 8017de8:	2f7e      	cmp	r7, #126	@ 0x7e
 8017dea:	f884 c02d 	strb.w	ip, [r4, #45]	@ 0x2d
 8017dee:	f884 702e 	strb.w	r7, [r4, #46]	@ 0x2e
 8017df2:	d052      	beq.n	8017e9a <uxr_read_framed_msg+0x34a>
 8017df4:	2302      	movs	r3, #2
 8017df6:	7023      	strb	r3, [r4, #0]
 8017df8:	e6bf      	b.n	8017b7a <uxr_read_framed_msg+0x2a>
 8017dfa:	f894 802c 	ldrb.w	r8, [r4, #44]	@ 0x2c
 8017dfe:	f894 202d 	ldrb.w	r2, [r4, #45]	@ 0x2d
 8017e02:	4930      	ldr	r1, [pc, #192]	@ (8017ec4 <uxr_read_framed_msg+0x374>)
 8017e04:	f04f 0c2a 	mov.w	ip, #42	@ 0x2a
 8017e08:	e004      	b.n	8017e14 <uxr_read_framed_msg+0x2c4>
 8017e0a:	78bb      	ldrb	r3, [r7, #2]
 8017e0c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017e10:	2b7e      	cmp	r3, #126	@ 0x7e
 8017e12:	d02a      	beq.n	8017e6a <uxr_read_framed_msg+0x31a>
 8017e14:	1c50      	adds	r0, r2, #1
 8017e16:	0843      	lsrs	r3, r0, #1
 8017e18:	fba1 e303 	umull	lr, r3, r1, r3
 8017e1c:	089b      	lsrs	r3, r3, #2
 8017e1e:	fb0c 0013 	mls	r0, ip, r3, r0
 8017e22:	4590      	cmp	r8, r2
 8017e24:	eb04 0702 	add.w	r7, r4, r2
 8017e28:	b2c2      	uxtb	r2, r0
 8017e2a:	d1ee      	bne.n	8017e0a <uxr_read_framed_msg+0x2ba>
 8017e2c:	e6dd      	b.n	8017bea <uxr_read_framed_msg+0x9a>
 8017e2e:	3002      	adds	r0, #2
 8017e30:	ea4f 0e50 	mov.w	lr, r0, lsr #1
 8017e34:	eb04 0a02 	add.w	sl, r4, r2
 8017e38:	fba9 e20e 	umull	lr, r2, r9, lr
 8017e3c:	0892      	lsrs	r2, r2, #2
 8017e3e:	45e0      	cmp	r8, ip
 8017e40:	fb01 0012 	mls	r0, r1, r2, r0
 8017e44:	f43f af36 	beq.w	8017cb4 <uxr_read_framed_msg+0x164>
 8017e48:	f89a e002 	ldrb.w	lr, [sl, #2]
 8017e4c:	f884 002d 	strb.w	r0, [r4, #45]	@ 0x2d
 8017e50:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 8017e54:	d049      	beq.n	8017eea <uxr_read_framed_msg+0x39a>
 8017e56:	f08e 0e20 	eor.w	lr, lr, #32
 8017e5a:	e704      	b.n	8017c66 <uxr_read_framed_msg+0x116>
 8017e5c:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8017e60:	f43f af2d 	beq.w	8017cbe <uxr_read_framed_msg+0x16e>
 8017e64:	f1be 0f7e 	cmp.w	lr, #126	@ 0x7e
 8017e68:	d151      	bne.n	8017f0e <uxr_read_framed_msg+0x3be>
 8017e6a:	2301      	movs	r3, #1
 8017e6c:	7023      	strb	r3, [r4, #0]
 8017e6e:	e684      	b.n	8017b7a <uxr_read_framed_msg+0x2a>
 8017e70:	4651      	mov	r1, sl
 8017e72:	f8cd b000 	str.w	fp, [sp]
 8017e76:	2301      	movs	r3, #1
 8017e78:	9301      	str	r3, [sp, #4]
 8017e7a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017e7c:	9103      	str	r1, [sp, #12]
 8017e7e:	4632      	mov	r2, r6
 8017e80:	4620      	mov	r0, r4
 8017e82:	f7ff fde1 	bl	8017a48 <uxr_framing_read_transport>
 8017e86:	fab0 f080 	clz	r0, r0
 8017e8a:	9903      	ldr	r1, [sp, #12]
 8017e8c:	0940      	lsrs	r0, r0, #5
 8017e8e:	e671      	b.n	8017b74 <uxr_read_framed_msg+0x24>
 8017e90:	4651      	mov	r1, sl
 8017e92:	f8cd b000 	str.w	fp, [sp]
 8017e96:	2302      	movs	r3, #2
 8017e98:	e7ee      	b.n	8017e78 <uxr_read_framed_msg+0x328>
 8017e9a:	2304      	movs	r3, #4
 8017e9c:	9301      	str	r3, [sp, #4]
 8017e9e:	f8cd b000 	str.w	fp, [sp]
 8017ea2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017ea4:	4632      	mov	r2, r6
 8017ea6:	4651      	mov	r1, sl
 8017ea8:	4620      	mov	r0, r4
 8017eaa:	f7ff fdcd 	bl	8017a48 <uxr_framing_read_transport>
 8017eae:	2800      	cmp	r0, #0
 8017eb0:	f47f ae63 	bne.w	8017b7a <uxr_read_framed_msg+0x2a>
 8017eb4:	f894 002e 	ldrb.w	r0, [r4, #46]	@ 0x2e
 8017eb8:	387e      	subs	r0, #126	@ 0x7e
 8017eba:	4651      	mov	r1, sl
 8017ebc:	bf18      	it	ne
 8017ebe:	2001      	movne	r0, #1
 8017ec0:	e658      	b.n	8017b74 <uxr_read_framed_msg+0x24>
 8017ec2:	bf00      	nop
 8017ec4:	30c30c31 	.word	0x30c30c31
 8017ec8:	0801d7a0 	.word	0x0801d7a0
 8017ecc:	2305      	movs	r3, #5
 8017ece:	9301      	str	r3, [sp, #4]
 8017ed0:	f8cd b000 	str.w	fp, [sp]
 8017ed4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8017ed6:	f7ff fdb7 	bl	8017a48 <uxr_framing_read_transport>
 8017eda:	f894 202c 	ldrb.w	r2, [r4, #44]	@ 0x2c
 8017ede:	f894 302d 	ldrb.w	r3, [r4, #45]	@ 0x2d
 8017ee2:	429a      	cmp	r2, r3
 8017ee4:	f43f ae81 	beq.w	8017bea <uxr_read_framed_msg+0x9a>
 8017ee8:	e642      	b.n	8017b70 <uxr_read_framed_msg+0x20>
 8017eea:	42bb      	cmp	r3, r7
 8017eec:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8017ef0:	f43f aee5 	beq.w	8017cbe <uxr_read_framed_msg+0x16e>
 8017ef4:	2301      	movs	r3, #1
 8017ef6:	7023      	strb	r3, [r4, #0]
 8017ef8:	e63f      	b.n	8017b7a <uxr_read_framed_msg+0x2a>
 8017efa:	4651      	mov	r1, sl
 8017efc:	f8cd b000 	str.w	fp, [sp]
 8017f00:	2303      	movs	r3, #3
 8017f02:	e7b9      	b.n	8017e78 <uxr_read_framed_msg+0x328>
 8017f04:	2305      	movs	r3, #5
 8017f06:	7023      	strb	r3, [r4, #0]
 8017f08:	e637      	b.n	8017b7a <uxr_read_framed_msg+0x2a>
 8017f0a:	f43f aed8 	beq.w	8017cbe <uxr_read_framed_msg+0x16e>
 8017f0e:	1afb      	subs	r3, r7, r3
 8017f10:	3302      	adds	r3, #2
 8017f12:	e9cd b300 	strd	fp, r3, [sp]
 8017f16:	4651      	mov	r1, sl
 8017f18:	e7af      	b.n	8017e7a <uxr_read_framed_msg+0x32a>
 8017f1a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8017f1c:	f894 302e 	ldrb.w	r3, [r4, #46]	@ 0x2e
 8017f20:	7013      	strb	r3, [r2, #0]
 8017f22:	8e20      	ldrh	r0, [r4, #48]	@ 0x30
 8017f24:	b005      	add	sp, #20
 8017f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f2a:	4287      	cmp	r7, r0
 8017f2c:	d0a0      	beq.n	8017e70 <uxr_read_framed_msg+0x320>
 8017f2e:	4423      	add	r3, r4
 8017f30:	3202      	adds	r2, #2
 8017f32:	7898      	ldrb	r0, [r3, #2]
 8017f34:	0853      	lsrs	r3, r2, #1
 8017f36:	fba1 e303 	umull	lr, r3, r1, r3
 8017f3a:	089b      	lsrs	r3, r3, #2
 8017f3c:	fb08 2213 	mls	r2, r8, r3, r2
 8017f40:	287e      	cmp	r0, #126	@ 0x7e
 8017f42:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017f46:	d064      	beq.n	8018012 <uxr_read_framed_msg+0x4c2>
 8017f48:	f080 0120 	eor.w	r1, r0, #32
 8017f4c:	e642      	b.n	8017bd4 <uxr_read_framed_msg+0x84>
 8017f4e:	45bc      	cmp	ip, r7
 8017f50:	d09e      	beq.n	8017e90 <uxr_read_framed_msg+0x340>
 8017f52:	4423      	add	r3, r4
 8017f54:	3202      	adds	r2, #2
 8017f56:	7898      	ldrb	r0, [r3, #2]
 8017f58:	0853      	lsrs	r3, r2, #1
 8017f5a:	fba1 e303 	umull	lr, r3, r1, r3
 8017f5e:	089b      	lsrs	r3, r3, #2
 8017f60:	fb08 2213 	mls	r2, r8, r3, r2
 8017f64:	287e      	cmp	r0, #126	@ 0x7e
 8017f66:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017f6a:	d061      	beq.n	8018030 <uxr_read_framed_msg+0x4e0>
 8017f6c:	f080 0020 	eor.w	r0, r0, #32
 8017f70:	e65e      	b.n	8017c30 <uxr_read_framed_msg+0xe0>
 8017f72:	4567      	cmp	r7, ip
 8017f74:	f43f af7c 	beq.w	8017e70 <uxr_read_framed_msg+0x320>
 8017f78:	4423      	add	r3, r4
 8017f7a:	3202      	adds	r2, #2
 8017f7c:	7898      	ldrb	r0, [r3, #2]
 8017f7e:	0853      	lsrs	r3, r2, #1
 8017f80:	fba1 e303 	umull	lr, r3, r1, r3
 8017f84:	089b      	lsrs	r3, r3, #2
 8017f86:	fb08 2213 	mls	r2, r8, r3, r2
 8017f8a:	287e      	cmp	r0, #126	@ 0x7e
 8017f8c:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017f90:	d03f      	beq.n	8018012 <uxr_read_framed_msg+0x4c2>
 8017f92:	f080 0020 	eor.w	r0, r0, #32
 8017f96:	e6b4      	b.n	8017d02 <uxr_read_framed_msg+0x1b2>
 8017f98:	4560      	cmp	r0, ip
 8017f9a:	f43f af7e 	beq.w	8017e9a <uxr_read_framed_msg+0x34a>
 8017f9e:	4423      	add	r3, r4
 8017fa0:	3202      	adds	r2, #2
 8017fa2:	7898      	ldrb	r0, [r3, #2]
 8017fa4:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8017fa8:	0853      	lsrs	r3, r2, #1
 8017faa:	fba1 e303 	umull	lr, r3, r1, r3
 8017fae:	089b      	lsrs	r3, r3, #2
 8017fb0:	fb08 2213 	mls	r2, r8, r3, r2
 8017fb4:	287e      	cmp	r0, #126	@ 0x7e
 8017fb6:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017fba:	f43f af6e 	beq.w	8017e9a <uxr_read_framed_msg+0x34a>
 8017fbe:	f080 0020 	eor.w	r0, r0, #32
 8017fc2:	f884 002e 	strb.w	r0, [r4, #46]	@ 0x2e
 8017fc6:	e715      	b.n	8017df4 <uxr_read_framed_msg+0x2a4>
 8017fc8:	4567      	cmp	r7, ip
 8017fca:	f43f af61 	beq.w	8017e90 <uxr_read_framed_msg+0x340>
 8017fce:	4423      	add	r3, r4
 8017fd0:	3202      	adds	r2, #2
 8017fd2:	7898      	ldrb	r0, [r3, #2]
 8017fd4:	0853      	lsrs	r3, r2, #1
 8017fd6:	fba1 e303 	umull	lr, r3, r1, r3
 8017fda:	089b      	lsrs	r3, r3, #2
 8017fdc:	fb08 2213 	mls	r2, r8, r3, r2
 8017fe0:	287e      	cmp	r0, #126	@ 0x7e
 8017fe2:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 8017fe6:	d023      	beq.n	8018030 <uxr_read_framed_msg+0x4e0>
 8017fe8:	f080 0020 	eor.w	r0, r0, #32
 8017fec:	e6b6      	b.n	8017d5c <uxr_read_framed_msg+0x20c>
 8017fee:	45bc      	cmp	ip, r7
 8017ff0:	d083      	beq.n	8017efa <uxr_read_framed_msg+0x3aa>
 8017ff2:	4423      	add	r3, r4
 8017ff4:	3202      	adds	r2, #2
 8017ff6:	7898      	ldrb	r0, [r3, #2]
 8017ff8:	0853      	lsrs	r3, r2, #1
 8017ffa:	fba1 e303 	umull	lr, r3, r1, r3
 8017ffe:	089b      	lsrs	r3, r3, #2
 8018000:	fb08 2213 	mls	r2, r8, r3, r2
 8018004:	287e      	cmp	r0, #126	@ 0x7e
 8018006:	f884 202d 	strb.w	r2, [r4, #45]	@ 0x2d
 801800a:	d01f      	beq.n	801804c <uxr_read_framed_msg+0x4fc>
 801800c:	f080 0020 	eor.w	r0, r0, #32
 8018010:	e6c7      	b.n	8017da2 <uxr_read_framed_msg+0x252>
 8018012:	2701      	movs	r7, #1
 8018014:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018016:	f8cd b000 	str.w	fp, [sp]
 801801a:	9701      	str	r7, [sp, #4]
 801801c:	4632      	mov	r2, r6
 801801e:	4651      	mov	r1, sl
 8018020:	4620      	mov	r0, r4
 8018022:	f7ff fd11 	bl	8017a48 <uxr_framing_read_transport>
 8018026:	2800      	cmp	r0, #0
 8018028:	f47f ada7 	bne.w	8017b7a <uxr_read_framed_msg+0x2a>
 801802c:	7027      	strb	r7, [r4, #0]
 801802e:	e5a4      	b.n	8017b7a <uxr_read_framed_msg+0x2a>
 8018030:	f8cd b000 	str.w	fp, [sp]
 8018034:	2302      	movs	r3, #2
 8018036:	9301      	str	r3, [sp, #4]
 8018038:	4632      	mov	r2, r6
 801803a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801803c:	4651      	mov	r1, sl
 801803e:	4620      	mov	r0, r4
 8018040:	f7ff fd02 	bl	8017a48 <uxr_framing_read_transport>
 8018044:	2800      	cmp	r0, #0
 8018046:	f47f ad98 	bne.w	8017b7a <uxr_read_framed_msg+0x2a>
 801804a:	e70e      	b.n	8017e6a <uxr_read_framed_msg+0x31a>
 801804c:	f8cd b000 	str.w	fp, [sp]
 8018050:	2303      	movs	r3, #3
 8018052:	e7f0      	b.n	8018036 <uxr_read_framed_msg+0x4e6>

08018054 <rcl_get_automatic_discovery_range>:
 8018054:	b530      	push	{r4, r5, lr}
 8018056:	b083      	sub	sp, #12
 8018058:	2300      	movs	r3, #0
 801805a:	9301      	str	r3, [sp, #4]
 801805c:	b1c0      	cbz	r0, 8018090 <rcl_get_automatic_discovery_range+0x3c>
 801805e:	4604      	mov	r4, r0
 8018060:	a901      	add	r1, sp, #4
 8018062:	4818      	ldr	r0, [pc, #96]	@ (80180c4 <rcl_get_automatic_discovery_range+0x70>)
 8018064:	f7fb ff86 	bl	8013f74 <rcutils_get_env>
 8018068:	b110      	cbz	r0, 8018070 <rcl_get_automatic_discovery_range+0x1c>
 801806a:	2001      	movs	r0, #1
 801806c:	b003      	add	sp, #12
 801806e:	bd30      	pop	{r4, r5, pc}
 8018070:	9d01      	ldr	r5, [sp, #4]
 8018072:	782b      	ldrb	r3, [r5, #0]
 8018074:	b923      	cbnz	r3, 8018080 <rcl_get_automatic_discovery_range+0x2c>
 8018076:	2303      	movs	r3, #3
 8018078:	7023      	strb	r3, [r4, #0]
 801807a:	2000      	movs	r0, #0
 801807c:	b003      	add	sp, #12
 801807e:	bd30      	pop	{r4, r5, pc}
 8018080:	4911      	ldr	r1, [pc, #68]	@ (80180c8 <rcl_get_automatic_discovery_range+0x74>)
 8018082:	4628      	mov	r0, r5
 8018084:	f7e8 f8ac 	bl	80001e0 <strcmp>
 8018088:	b928      	cbnz	r0, 8018096 <rcl_get_automatic_discovery_range+0x42>
 801808a:	2301      	movs	r3, #1
 801808c:	7023      	strb	r3, [r4, #0]
 801808e:	e7f4      	b.n	801807a <rcl_get_automatic_discovery_range+0x26>
 8018090:	200b      	movs	r0, #11
 8018092:	b003      	add	sp, #12
 8018094:	bd30      	pop	{r4, r5, pc}
 8018096:	490d      	ldr	r1, [pc, #52]	@ (80180cc <rcl_get_automatic_discovery_range+0x78>)
 8018098:	4628      	mov	r0, r5
 801809a:	f7e8 f8a1 	bl	80001e0 <strcmp>
 801809e:	b168      	cbz	r0, 80180bc <rcl_get_automatic_discovery_range+0x68>
 80180a0:	490b      	ldr	r1, [pc, #44]	@ (80180d0 <rcl_get_automatic_discovery_range+0x7c>)
 80180a2:	4628      	mov	r0, r5
 80180a4:	f7e8 f89c 	bl	80001e0 <strcmp>
 80180a8:	2800      	cmp	r0, #0
 80180aa:	d0e4      	beq.n	8018076 <rcl_get_automatic_discovery_range+0x22>
 80180ac:	4909      	ldr	r1, [pc, #36]	@ (80180d4 <rcl_get_automatic_discovery_range+0x80>)
 80180ae:	4628      	mov	r0, r5
 80180b0:	f7e8 f896 	bl	80001e0 <strcmp>
 80180b4:	b910      	cbnz	r0, 80180bc <rcl_get_automatic_discovery_range+0x68>
 80180b6:	2304      	movs	r3, #4
 80180b8:	7023      	strb	r3, [r4, #0]
 80180ba:	e7de      	b.n	801807a <rcl_get_automatic_discovery_range+0x26>
 80180bc:	2302      	movs	r3, #2
 80180be:	7023      	strb	r3, [r4, #0]
 80180c0:	e7db      	b.n	801807a <rcl_get_automatic_discovery_range+0x26>
 80180c2:	bf00      	nop
 80180c4:	0801cbe8 	.word	0x0801cbe8
 80180c8:	0801cc08 	.word	0x0801cc08
 80180cc:	0801cc0c 	.word	0x0801cc0c
 80180d0:	0801cc18 	.word	0x0801cc18
 80180d4:	0801cc20 	.word	0x0801cc20

080180d8 <rcl_automatic_discovery_range_to_string>:
 80180d8:	2804      	cmp	r0, #4
 80180da:	bf9a      	itte	ls
 80180dc:	4b02      	ldrls	r3, [pc, #8]	@ (80180e8 <rcl_automatic_discovery_range_to_string+0x10>)
 80180de:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 80180e2:	2000      	movhi	r0, #0
 80180e4:	4770      	bx	lr
 80180e6:	bf00      	nop
 80180e8:	0801d9a0 	.word	0x0801d9a0

080180ec <rcl_get_discovery_static_peers>:
 80180ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80180f0:	b08c      	sub	sp, #48	@ 0x30
 80180f2:	2300      	movs	r3, #0
 80180f4:	9304      	str	r3, [sp, #16]
 80180f6:	2800      	cmp	r0, #0
 80180f8:	d04e      	beq.n	8018198 <rcl_get_discovery_static_peers+0xac>
 80180fa:	460d      	mov	r5, r1
 80180fc:	2900      	cmp	r1, #0
 80180fe:	d04b      	beq.n	8018198 <rcl_get_discovery_static_peers+0xac>
 8018100:	4604      	mov	r4, r0
 8018102:	a904      	add	r1, sp, #16
 8018104:	482d      	ldr	r0, [pc, #180]	@ (80181bc <rcl_get_discovery_static_peers+0xd0>)
 8018106:	f7fb ff35 	bl	8013f74 <rcutils_get_env>
 801810a:	b118      	cbz	r0, 8018114 <rcl_get_discovery_static_peers+0x28>
 801810c:	2001      	movs	r0, #1
 801810e:	b00c      	add	sp, #48	@ 0x30
 8018110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018114:	9b04      	ldr	r3, [sp, #16]
 8018116:	2b00      	cmp	r3, #0
 8018118:	d0f8      	beq.n	801810c <rcl_get_discovery_static_peers+0x20>
 801811a:	af05      	add	r7, sp, #20
 801811c:	4638      	mov	r0, r7
 801811e:	f000 fc7f 	bl	8018a20 <rcutils_get_zero_initialized_string_array>
 8018122:	f105 0308 	add.w	r3, r5, #8
 8018126:	9703      	str	r7, [sp, #12]
 8018128:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801812c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8018130:	9804      	ldr	r0, [sp, #16]
 8018132:	e895 000c 	ldmia.w	r5, {r2, r3}
 8018136:	213b      	movs	r1, #59	@ 0x3b
 8018138:	f000 fbc2 	bl	80188c0 <rcutils_split>
 801813c:	2800      	cmp	r0, #0
 801813e:	d1e5      	bne.n	801810c <rcl_get_discovery_static_peers+0x20>
 8018140:	9905      	ldr	r1, [sp, #20]
 8018142:	462a      	mov	r2, r5
 8018144:	4620      	mov	r0, r4
 8018146:	f000 fcc3 	bl	8018ad0 <rmw_discovery_options_init>
 801814a:	4606      	mov	r6, r0
 801814c:	bb90      	cbnz	r0, 80181b4 <rcl_get_discovery_static_peers+0xc8>
 801814e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8018152:	f1b9 0f00 	cmp.w	r9, #0
 8018156:	d026      	beq.n	80181a6 <rcl_get_discovery_static_peers+0xba>
 8018158:	f8dd a018 	ldr.w	sl, [sp, #24]
 801815c:	4680      	mov	r8, r0
 801815e:	f85a 5026 	ldr.w	r5, [sl, r6, lsl #2]
 8018162:	4628      	mov	r0, r5
 8018164:	f7e8 f89c 	bl	80002a0 <strlen>
 8018168:	28ff      	cmp	r0, #255	@ 0xff
 801816a:	4629      	mov	r1, r5
 801816c:	ea4f 2506 	mov.w	r5, r6, lsl #8
 8018170:	d816      	bhi.n	80181a0 <rcl_get_discovery_static_peers+0xb4>
 8018172:	6860      	ldr	r0, [r4, #4]
 8018174:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8018178:	eb00 2006 	add.w	r0, r0, r6, lsl #8
 801817c:	f001 fc8b 	bl	8019a96 <strncpy>
 8018180:	6863      	ldr	r3, [r4, #4]
 8018182:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8018186:	3601      	adds	r6, #1
 8018188:	442b      	add	r3, r5
 801818a:	454e      	cmp	r6, r9
 801818c:	f883 80ff 	strb.w	r8, [r3, #255]	@ 0xff
 8018190:	d209      	bcs.n	80181a6 <rcl_get_discovery_static_peers+0xba>
 8018192:	f8dd a018 	ldr.w	sl, [sp, #24]
 8018196:	e7e2      	b.n	801815e <rcl_get_discovery_static_peers+0x72>
 8018198:	200b      	movs	r0, #11
 801819a:	b00c      	add	sp, #48	@ 0x30
 801819c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80181a0:	3601      	adds	r6, #1
 80181a2:	454e      	cmp	r6, r9
 80181a4:	d3db      	bcc.n	801815e <rcl_get_discovery_static_peers+0x72>
 80181a6:	4638      	mov	r0, r7
 80181a8:	f000 fc6c 	bl	8018a84 <rcutils_string_array_fini>
 80181ac:	3800      	subs	r0, #0
 80181ae:	bf18      	it	ne
 80181b0:	2001      	movne	r0, #1
 80181b2:	e7ac      	b.n	801810e <rcl_get_discovery_static_peers+0x22>
 80181b4:	f7f8 ff66 	bl	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 80181b8:	e7a9      	b.n	801810e <rcl_get_discovery_static_peers+0x22>
 80181ba:	bf00      	nop
 80181bc:	0801cc30 	.word	0x0801cc30

080181c0 <rcl_get_default_domain_id>:
 80181c0:	b530      	push	{r4, r5, lr}
 80181c2:	b083      	sub	sp, #12
 80181c4:	2300      	movs	r3, #0
 80181c6:	9300      	str	r3, [sp, #0]
 80181c8:	b1f0      	cbz	r0, 8018208 <rcl_get_default_domain_id+0x48>
 80181ca:	4604      	mov	r4, r0
 80181cc:	4669      	mov	r1, sp
 80181ce:	4812      	ldr	r0, [pc, #72]	@ (8018218 <rcl_get_default_domain_id+0x58>)
 80181d0:	f7fb fed0 	bl	8013f74 <rcutils_get_env>
 80181d4:	4602      	mov	r2, r0
 80181d6:	b108      	cbz	r0, 80181dc <rcl_get_default_domain_id+0x1c>
 80181d8:	2001      	movs	r0, #1
 80181da:	e004      	b.n	80181e6 <rcl_get_default_domain_id+0x26>
 80181dc:	9800      	ldr	r0, [sp, #0]
 80181de:	b108      	cbz	r0, 80181e4 <rcl_get_default_domain_id+0x24>
 80181e0:	7803      	ldrb	r3, [r0, #0]
 80181e2:	b913      	cbnz	r3, 80181ea <rcl_get_default_domain_id+0x2a>
 80181e4:	2000      	movs	r0, #0
 80181e6:	b003      	add	sp, #12
 80181e8:	bd30      	pop	{r4, r5, pc}
 80181ea:	a901      	add	r1, sp, #4
 80181ec:	9201      	str	r2, [sp, #4]
 80181ee:	f001 f921 	bl	8019434 <strtoul>
 80181f2:	4605      	mov	r5, r0
 80181f4:	b158      	cbz	r0, 801820e <rcl_get_default_domain_id+0x4e>
 80181f6:	1c43      	adds	r3, r0, #1
 80181f8:	d104      	bne.n	8018204 <rcl_get_default_domain_id+0x44>
 80181fa:	f001 fd29 	bl	8019c50 <__errno>
 80181fe:	6803      	ldr	r3, [r0, #0]
 8018200:	2b22      	cmp	r3, #34	@ 0x22
 8018202:	d0e9      	beq.n	80181d8 <rcl_get_default_domain_id+0x18>
 8018204:	6025      	str	r5, [r4, #0]
 8018206:	e7ed      	b.n	80181e4 <rcl_get_default_domain_id+0x24>
 8018208:	200b      	movs	r0, #11
 801820a:	b003      	add	sp, #12
 801820c:	bd30      	pop	{r4, r5, pc}
 801820e:	9b01      	ldr	r3, [sp, #4]
 8018210:	781b      	ldrb	r3, [r3, #0]
 8018212:	2b00      	cmp	r3, #0
 8018214:	d0f6      	beq.n	8018204 <rcl_get_default_domain_id+0x44>
 8018216:	e7df      	b.n	80181d8 <rcl_get_default_domain_id+0x18>
 8018218:	0801cd10 	.word	0x0801cd10

0801821c <rcl_expand_topic_name>:
 801821c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018220:	b08b      	sub	sp, #44	@ 0x2c
 8018222:	9306      	str	r3, [sp, #24]
 8018224:	2800      	cmp	r0, #0
 8018226:	f000 80ad 	beq.w	8018384 <rcl_expand_topic_name+0x168>
 801822a:	460e      	mov	r6, r1
 801822c:	2900      	cmp	r1, #0
 801822e:	f000 80a9 	beq.w	8018384 <rcl_expand_topic_name+0x168>
 8018232:	4617      	mov	r7, r2
 8018234:	2a00      	cmp	r2, #0
 8018236:	f000 80a5 	beq.w	8018384 <rcl_expand_topic_name+0x168>
 801823a:	2b00      	cmp	r3, #0
 801823c:	f000 80a2 	beq.w	8018384 <rcl_expand_topic_name+0x168>
 8018240:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018242:	2b00      	cmp	r3, #0
 8018244:	f000 809e 	beq.w	8018384 <rcl_expand_topic_name+0x168>
 8018248:	2200      	movs	r2, #0
 801824a:	a909      	add	r1, sp, #36	@ 0x24
 801824c:	4680      	mov	r8, r0
 801824e:	f000 fa45 	bl	80186dc <rcl_validate_topic_name>
 8018252:	4605      	mov	r5, r0
 8018254:	2800      	cmp	r0, #0
 8018256:	f040 8096 	bne.w	8018386 <rcl_expand_topic_name+0x16a>
 801825a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801825c:	2b00      	cmp	r3, #0
 801825e:	f040 809a 	bne.w	8018396 <rcl_expand_topic_name+0x17a>
 8018262:	4602      	mov	r2, r0
 8018264:	a909      	add	r1, sp, #36	@ 0x24
 8018266:	4630      	mov	r0, r6
 8018268:	f7fc fadc 	bl	8014824 <rmw_validate_node_name>
 801826c:	2800      	cmp	r0, #0
 801826e:	f040 808e 	bne.w	801838e <rcl_expand_topic_name+0x172>
 8018272:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8018274:	2a00      	cmp	r2, #0
 8018276:	f040 8093 	bne.w	80183a0 <rcl_expand_topic_name+0x184>
 801827a:	a909      	add	r1, sp, #36	@ 0x24
 801827c:	4638      	mov	r0, r7
 801827e:	f7fc fab3 	bl	80147e8 <rmw_validate_namespace>
 8018282:	2800      	cmp	r0, #0
 8018284:	f040 8083 	bne.w	801838e <rcl_expand_topic_name+0x172>
 8018288:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801828a:	2d00      	cmp	r5, #0
 801828c:	f040 80f5 	bne.w	801847a <rcl_expand_topic_name+0x25e>
 8018290:	217b      	movs	r1, #123	@ 0x7b
 8018292:	4640      	mov	r0, r8
 8018294:	f001 fbe0 	bl	8019a58 <strchr>
 8018298:	f898 3000 	ldrb.w	r3, [r8]
 801829c:	2b2f      	cmp	r3, #47	@ 0x2f
 801829e:	4604      	mov	r4, r0
 80182a0:	f000 809f 	beq.w	80183e2 <rcl_expand_topic_name+0x1c6>
 80182a4:	2b7e      	cmp	r3, #126	@ 0x7e
 80182a6:	f040 80ea 	bne.w	801847e <rcl_expand_topic_name+0x262>
 80182aa:	4638      	mov	r0, r7
 80182ac:	f7e7 fff8 	bl	80002a0 <strlen>
 80182b0:	4a86      	ldr	r2, [pc, #536]	@ (80184cc <rcl_expand_topic_name+0x2b0>)
 80182b2:	4b87      	ldr	r3, [pc, #540]	@ (80184d0 <rcl_expand_topic_name+0x2b4>)
 80182b4:	2801      	cmp	r0, #1
 80182b6:	bf08      	it	eq
 80182b8:	4613      	moveq	r3, r2
 80182ba:	9302      	str	r3, [sp, #8]
 80182bc:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 80182be:	9300      	str	r3, [sp, #0]
 80182c0:	e9cd 7603 	strd	r7, r6, [sp, #12]
 80182c4:	f108 0301 	add.w	r3, r8, #1
 80182c8:	9305      	str	r3, [sp, #20]
 80182ca:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80182ce:	9301      	str	r3, [sp, #4]
 80182d0:	ab14      	add	r3, sp, #80	@ 0x50
 80182d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80182d4:	f7fb fe66 	bl	8013fa4 <rcutils_format_string_limit>
 80182d8:	4682      	mov	sl, r0
 80182da:	2800      	cmp	r0, #0
 80182dc:	f000 80e1 	beq.w	80184a2 <rcl_expand_topic_name+0x286>
 80182e0:	2c00      	cmp	r4, #0
 80182e2:	f000 8085 	beq.w	80183f0 <rcl_expand_topic_name+0x1d4>
 80182e6:	217b      	movs	r1, #123	@ 0x7b
 80182e8:	f001 fbb6 	bl	8019a58 <strchr>
 80182ec:	46d1      	mov	r9, sl
 80182ee:	4604      	mov	r4, r0
 80182f0:	9507      	str	r5, [sp, #28]
 80182f2:	464d      	mov	r5, r9
 80182f4:	2c00      	cmp	r4, #0
 80182f6:	f000 80a1 	beq.w	801843c <rcl_expand_topic_name+0x220>
 80182fa:	217d      	movs	r1, #125	@ 0x7d
 80182fc:	4628      	mov	r0, r5
 80182fe:	f001 fbab 	bl	8019a58 <strchr>
 8018302:	eba0 0904 	sub.w	r9, r0, r4
 8018306:	f109 0b01 	add.w	fp, r9, #1
 801830a:	4872      	ldr	r0, [pc, #456]	@ (80184d4 <rcl_expand_topic_name+0x2b8>)
 801830c:	465a      	mov	r2, fp
 801830e:	4621      	mov	r1, r4
 8018310:	f001 fbaf 	bl	8019a72 <strncmp>
 8018314:	2800      	cmp	r0, #0
 8018316:	d069      	beq.n	80183ec <rcl_expand_topic_name+0x1d0>
 8018318:	486f      	ldr	r0, [pc, #444]	@ (80184d8 <rcl_expand_topic_name+0x2bc>)
 801831a:	465a      	mov	r2, fp
 801831c:	4621      	mov	r1, r4
 801831e:	f001 fba8 	bl	8019a72 <strncmp>
 8018322:	b130      	cbz	r0, 8018332 <rcl_expand_topic_name+0x116>
 8018324:	486d      	ldr	r0, [pc, #436]	@ (80184dc <rcl_expand_topic_name+0x2c0>)
 8018326:	465a      	mov	r2, fp
 8018328:	4621      	mov	r1, r4
 801832a:	f001 fba2 	bl	8019a72 <strncmp>
 801832e:	2800      	cmp	r0, #0
 8018330:	d138      	bne.n	80183a4 <rcl_expand_topic_name+0x188>
 8018332:	46b9      	mov	r9, r7
 8018334:	ab16      	add	r3, sp, #88	@ 0x58
 8018336:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801833a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801833e:	ab14      	add	r3, sp, #80	@ 0x50
 8018340:	4620      	mov	r0, r4
 8018342:	cb0c      	ldmia	r3, {r2, r3}
 8018344:	4659      	mov	r1, fp
 8018346:	f7fb ff81 	bl	801424c <rcutils_strndup>
 801834a:	4604      	mov	r4, r0
 801834c:	2800      	cmp	r0, #0
 801834e:	f000 8099 	beq.w	8018484 <rcl_expand_topic_name+0x268>
 8018352:	464a      	mov	r2, r9
 8018354:	4628      	mov	r0, r5
 8018356:	ab14      	add	r3, sp, #80	@ 0x50
 8018358:	4621      	mov	r1, r4
 801835a:	f7fb fe5d 	bl	8014018 <rcutils_repl_str>
 801835e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018360:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018362:	4605      	mov	r5, r0
 8018364:	4620      	mov	r0, r4
 8018366:	4798      	blx	r3
 8018368:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801836a:	9918      	ldr	r1, [sp, #96]	@ 0x60
 801836c:	4650      	mov	r0, sl
 801836e:	4798      	blx	r3
 8018370:	2d00      	cmp	r5, #0
 8018372:	f000 8091 	beq.w	8018498 <rcl_expand_topic_name+0x27c>
 8018376:	217b      	movs	r1, #123	@ 0x7b
 8018378:	4628      	mov	r0, r5
 801837a:	f001 fb6d 	bl	8019a58 <strchr>
 801837e:	46aa      	mov	sl, r5
 8018380:	4604      	mov	r4, r0
 8018382:	e7b7      	b.n	80182f4 <rcl_expand_topic_name+0xd8>
 8018384:	250b      	movs	r5, #11
 8018386:	4628      	mov	r0, r5
 8018388:	b00b      	add	sp, #44	@ 0x2c
 801838a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801838e:	f7f8 fe79 	bl	8011084 <rcl_convert_rmw_ret_to_rcl_ret>
 8018392:	4605      	mov	r5, r0
 8018394:	e7f7      	b.n	8018386 <rcl_expand_topic_name+0x16a>
 8018396:	2567      	movs	r5, #103	@ 0x67
 8018398:	4628      	mov	r0, r5
 801839a:	b00b      	add	sp, #44	@ 0x2c
 801839c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183a0:	25c9      	movs	r5, #201	@ 0xc9
 80183a2:	e7f0      	b.n	8018386 <rcl_expand_topic_name+0x16a>
 80183a4:	f109 32ff 	add.w	r2, r9, #4294967295	@ 0xffffffff
 80183a8:	9806      	ldr	r0, [sp, #24]
 80183aa:	1c61      	adds	r1, r4, #1
 80183ac:	f7fc f86a 	bl	8014484 <rcutils_string_map_getn>
 80183b0:	4681      	mov	r9, r0
 80183b2:	2800      	cmp	r0, #0
 80183b4:	d1be      	bne.n	8018334 <rcl_expand_topic_name+0x118>
 80183b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80183b8:	ab16      	add	r3, sp, #88	@ 0x58
 80183ba:	6010      	str	r0, [r2, #0]
 80183bc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80183c0:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80183c4:	ab14      	add	r3, sp, #80	@ 0x50
 80183c6:	cb0c      	ldmia	r3, {r2, r3}
 80183c8:	4659      	mov	r1, fp
 80183ca:	4620      	mov	r0, r4
 80183cc:	f7fb ff3e 	bl	801424c <rcutils_strndup>
 80183d0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80183d2:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80183d4:	4798      	blx	r3
 80183d6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80183d8:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80183da:	4650      	mov	r0, sl
 80183dc:	4798      	blx	r3
 80183de:	2569      	movs	r5, #105	@ 0x69
 80183e0:	e7d1      	b.n	8018386 <rcl_expand_topic_name+0x16a>
 80183e2:	2800      	cmp	r0, #0
 80183e4:	d061      	beq.n	80184aa <rcl_expand_topic_name+0x28e>
 80183e6:	46c1      	mov	r9, r8
 80183e8:	46aa      	mov	sl, r5
 80183ea:	e781      	b.n	80182f0 <rcl_expand_topic_name+0xd4>
 80183ec:	46b1      	mov	r9, r6
 80183ee:	e7a1      	b.n	8018334 <rcl_expand_topic_name+0x118>
 80183f0:	f89a 3000 	ldrb.w	r3, [sl]
 80183f4:	2b2f      	cmp	r3, #47	@ 0x2f
 80183f6:	d01d      	beq.n	8018434 <rcl_expand_topic_name+0x218>
 80183f8:	4638      	mov	r0, r7
 80183fa:	f7e7 ff51 	bl	80002a0 <strlen>
 80183fe:	4a38      	ldr	r2, [pc, #224]	@ (80184e0 <rcl_expand_topic_name+0x2c4>)
 8018400:	4b38      	ldr	r3, [pc, #224]	@ (80184e4 <rcl_expand_topic_name+0x2c8>)
 8018402:	f8cd a010 	str.w	sl, [sp, #16]
 8018406:	2801      	cmp	r0, #1
 8018408:	bf18      	it	ne
 801840a:	4613      	movne	r3, r2
 801840c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8018410:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8018414:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8018416:	9703      	str	r7, [sp, #12]
 8018418:	9200      	str	r2, [sp, #0]
 801841a:	ab14      	add	r3, sp, #80	@ 0x50
 801841c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801841e:	f7fb fdc1 	bl	8013fa4 <rcutils_format_string_limit>
 8018422:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8018424:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018426:	4604      	mov	r4, r0
 8018428:	4650      	mov	r0, sl
 801842a:	4798      	blx	r3
 801842c:	46a2      	mov	sl, r4
 801842e:	4653      	mov	r3, sl
 8018430:	2b00      	cmp	r3, #0
 8018432:	d036      	beq.n	80184a2 <rcl_expand_topic_name+0x286>
 8018434:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018436:	f8c3 a000 	str.w	sl, [r3]
 801843a:	e7a4      	b.n	8018386 <rcl_expand_topic_name+0x16a>
 801843c:	4653      	mov	r3, sl
 801843e:	9d07      	ldr	r5, [sp, #28]
 8018440:	2b00      	cmp	r3, #0
 8018442:	d1d5      	bne.n	80183f0 <rcl_expand_topic_name+0x1d4>
 8018444:	f898 3000 	ldrb.w	r3, [r8]
 8018448:	2b2f      	cmp	r3, #47	@ 0x2f
 801844a:	d0f3      	beq.n	8018434 <rcl_expand_topic_name+0x218>
 801844c:	4638      	mov	r0, r7
 801844e:	f7e7 ff27 	bl	80002a0 <strlen>
 8018452:	4a23      	ldr	r2, [pc, #140]	@ (80184e0 <rcl_expand_topic_name+0x2c4>)
 8018454:	4b23      	ldr	r3, [pc, #140]	@ (80184e4 <rcl_expand_topic_name+0x2c8>)
 8018456:	f8cd 8010 	str.w	r8, [sp, #16]
 801845a:	2801      	cmp	r0, #1
 801845c:	bf18      	it	ne
 801845e:	4613      	movne	r3, r2
 8018460:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8018464:	e9cd 1301 	strd	r1, r3, [sp, #4]
 8018468:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 801846a:	9703      	str	r7, [sp, #12]
 801846c:	9200      	str	r2, [sp, #0]
 801846e:	ab14      	add	r3, sp, #80	@ 0x50
 8018470:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8018472:	f7fb fd97 	bl	8013fa4 <rcutils_format_string_limit>
 8018476:	4682      	mov	sl, r0
 8018478:	e7d9      	b.n	801842e <rcl_expand_topic_name+0x212>
 801847a:	25ca      	movs	r5, #202	@ 0xca
 801847c:	e783      	b.n	8018386 <rcl_expand_topic_name+0x16a>
 801847e:	2800      	cmp	r0, #0
 8018480:	d1b1      	bne.n	80183e6 <rcl_expand_topic_name+0x1ca>
 8018482:	e7e3      	b.n	801844c <rcl_expand_topic_name+0x230>
 8018484:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8018486:	6018      	str	r0, [r3, #0]
 8018488:	f7f3 ff86 	bl	800c398 <rcutils_reset_error>
 801848c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801848e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018490:	4650      	mov	r0, sl
 8018492:	4798      	blx	r3
 8018494:	250a      	movs	r5, #10
 8018496:	e776      	b.n	8018386 <rcl_expand_topic_name+0x16a>
 8018498:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801849a:	601d      	str	r5, [r3, #0]
 801849c:	f7f3 ff7c 	bl	800c398 <rcutils_reset_error>
 80184a0:	e7f8      	b.n	8018494 <rcl_expand_topic_name+0x278>
 80184a2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80184a4:	2300      	movs	r3, #0
 80184a6:	6013      	str	r3, [r2, #0]
 80184a8:	e7f4      	b.n	8018494 <rcl_expand_topic_name+0x278>
 80184aa:	ab17      	add	r3, sp, #92	@ 0x5c
 80184ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 80184b0:	e88d 0003 	stmia.w	sp, {r0, r1}
 80184b4:	ab14      	add	r3, sp, #80	@ 0x50
 80184b6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80184b8:	4640      	mov	r0, r8
 80184ba:	f7fb fe91 	bl	80141e0 <rcutils_strdup>
 80184be:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80184c0:	6018      	str	r0, [r3, #0]
 80184c2:	2800      	cmp	r0, #0
 80184c4:	f47f af5f 	bne.w	8018386 <rcl_expand_topic_name+0x16a>
 80184c8:	e7e8      	b.n	801849c <rcl_expand_topic_name+0x280>
 80184ca:	bf00      	nop
 80184cc:	0801c544 	.word	0x0801c544
 80184d0:	0801cd20 	.word	0x0801cd20
 80184d4:	0801cd28 	.word	0x0801cd28
 80184d8:	0801cd30 	.word	0x0801cd30
 80184dc:	0801cd38 	.word	0x0801cd38
 80184e0:	0801c748 	.word	0x0801c748
 80184e4:	0801c554 	.word	0x0801c554

080184e8 <rcl_get_default_topic_name_substitutions>:
 80184e8:	2800      	cmp	r0, #0
 80184ea:	bf0c      	ite	eq
 80184ec:	200b      	moveq	r0, #11
 80184ee:	2000      	movne	r0, #0
 80184f0:	4770      	bx	lr
 80184f2:	bf00      	nop

080184f4 <rcl_get_zero_initialized_guard_condition>:
 80184f4:	4a03      	ldr	r2, [pc, #12]	@ (8018504 <rcl_get_zero_initialized_guard_condition+0x10>)
 80184f6:	4603      	mov	r3, r0
 80184f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80184fc:	e883 0003 	stmia.w	r3, {r0, r1}
 8018500:	4618      	mov	r0, r3
 8018502:	4770      	bx	lr
 8018504:	0801d9b4 	.word	0x0801d9b4

08018508 <rcl_guard_condition_init>:
 8018508:	b082      	sub	sp, #8
 801850a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801850c:	b087      	sub	sp, #28
 801850e:	ac0c      	add	r4, sp, #48	@ 0x30
 8018510:	e884 000c 	stmia.w	r4, {r2, r3}
 8018514:	46a6      	mov	lr, r4
 8018516:	460d      	mov	r5, r1
 8018518:	4604      	mov	r4, r0
 801851a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801851e:	f10d 0c04 	add.w	ip, sp, #4
 8018522:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018526:	f8de 3000 	ldr.w	r3, [lr]
 801852a:	f8cc 3000 	str.w	r3, [ip]
 801852e:	a801      	add	r0, sp, #4
 8018530:	f7f3 ff06 	bl	800c340 <rcutils_allocator_is_valid>
 8018534:	b338      	cbz	r0, 8018586 <rcl_guard_condition_init+0x7e>
 8018536:	b334      	cbz	r4, 8018586 <rcl_guard_condition_init+0x7e>
 8018538:	6866      	ldr	r6, [r4, #4]
 801853a:	b9ee      	cbnz	r6, 8018578 <rcl_guard_condition_init+0x70>
 801853c:	b31d      	cbz	r5, 8018586 <rcl_guard_condition_init+0x7e>
 801853e:	4628      	mov	r0, r5
 8018540:	f7f8 fdba 	bl	80110b8 <rcl_context_is_valid>
 8018544:	b308      	cbz	r0, 801858a <rcl_guard_condition_init+0x82>
 8018546:	9b01      	ldr	r3, [sp, #4]
 8018548:	9905      	ldr	r1, [sp, #20]
 801854a:	201c      	movs	r0, #28
 801854c:	4798      	blx	r3
 801854e:	4607      	mov	r7, r0
 8018550:	6060      	str	r0, [r4, #4]
 8018552:	b310      	cbz	r0, 801859a <rcl_guard_condition_init+0x92>
 8018554:	6828      	ldr	r0, [r5, #0]
 8018556:	3028      	adds	r0, #40	@ 0x28
 8018558:	f000 fc06 	bl	8018d68 <rmw_create_guard_condition>
 801855c:	6038      	str	r0, [r7, #0]
 801855e:	6860      	ldr	r0, [r4, #4]
 8018560:	6807      	ldr	r7, [r0, #0]
 8018562:	b1a7      	cbz	r7, 801858e <rcl_guard_condition_init+0x86>
 8018564:	2301      	movs	r3, #1
 8018566:	ac01      	add	r4, sp, #4
 8018568:	7103      	strb	r3, [r0, #4]
 801856a:	f100 0708 	add.w	r7, r0, #8
 801856e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018570:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8018572:	6823      	ldr	r3, [r4, #0]
 8018574:	603b      	str	r3, [r7, #0]
 8018576:	e000      	b.n	801857a <rcl_guard_condition_init+0x72>
 8018578:	2664      	movs	r6, #100	@ 0x64
 801857a:	4630      	mov	r0, r6
 801857c:	b007      	add	sp, #28
 801857e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8018582:	b002      	add	sp, #8
 8018584:	4770      	bx	lr
 8018586:	260b      	movs	r6, #11
 8018588:	e7f7      	b.n	801857a <rcl_guard_condition_init+0x72>
 801858a:	2665      	movs	r6, #101	@ 0x65
 801858c:	e7f5      	b.n	801857a <rcl_guard_condition_init+0x72>
 801858e:	9b02      	ldr	r3, [sp, #8]
 8018590:	9905      	ldr	r1, [sp, #20]
 8018592:	4798      	blx	r3
 8018594:	2601      	movs	r6, #1
 8018596:	6067      	str	r7, [r4, #4]
 8018598:	e7ef      	b.n	801857a <rcl_guard_condition_init+0x72>
 801859a:	260a      	movs	r6, #10
 801859c:	e7ed      	b.n	801857a <rcl_guard_condition_init+0x72>
 801859e:	bf00      	nop

080185a0 <rcl_guard_condition_init_from_rmw>:
 80185a0:	b082      	sub	sp, #8
 80185a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80185a6:	b086      	sub	sp, #24
 80185a8:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 80185ac:	4604      	mov	r4, r0
 80185ae:	f84c 3f04 	str.w	r3, [ip, #4]!
 80185b2:	460e      	mov	r6, r1
 80185b4:	4617      	mov	r7, r2
 80185b6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80185ba:	f10d 0e04 	add.w	lr, sp, #4
 80185be:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80185c2:	f8dc 3000 	ldr.w	r3, [ip]
 80185c6:	f8ce 3000 	str.w	r3, [lr]
 80185ca:	a801      	add	r0, sp, #4
 80185cc:	f7f3 feb8 	bl	800c340 <rcutils_allocator_is_valid>
 80185d0:	b350      	cbz	r0, 8018628 <rcl_guard_condition_init_from_rmw+0x88>
 80185d2:	b34c      	cbz	r4, 8018628 <rcl_guard_condition_init_from_rmw+0x88>
 80185d4:	f8d4 8004 	ldr.w	r8, [r4, #4]
 80185d8:	f1b8 0f00 	cmp.w	r8, #0
 80185dc:	d11e      	bne.n	801861c <rcl_guard_condition_init_from_rmw+0x7c>
 80185de:	b31f      	cbz	r7, 8018628 <rcl_guard_condition_init_from_rmw+0x88>
 80185e0:	4638      	mov	r0, r7
 80185e2:	f7f8 fd69 	bl	80110b8 <rcl_context_is_valid>
 80185e6:	b328      	cbz	r0, 8018634 <rcl_guard_condition_init_from_rmw+0x94>
 80185e8:	9b01      	ldr	r3, [sp, #4]
 80185ea:	9905      	ldr	r1, [sp, #20]
 80185ec:	201c      	movs	r0, #28
 80185ee:	4798      	blx	r3
 80185f0:	4605      	mov	r5, r0
 80185f2:	6060      	str	r0, [r4, #4]
 80185f4:	b358      	cbz	r0, 801864e <rcl_guard_condition_init_from_rmw+0xae>
 80185f6:	b1fe      	cbz	r6, 8018638 <rcl_guard_condition_init_from_rmw+0x98>
 80185f8:	6006      	str	r6, [r0, #0]
 80185fa:	f880 8004 	strb.w	r8, [r0, #4]
 80185fe:	ac01      	add	r4, sp, #4
 8018600:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018602:	f105 0c08 	add.w	ip, r5, #8
 8018606:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801860a:	6823      	ldr	r3, [r4, #0]
 801860c:	f8cc 3000 	str.w	r3, [ip]
 8018610:	2000      	movs	r0, #0
 8018612:	b006      	add	sp, #24
 8018614:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018618:	b002      	add	sp, #8
 801861a:	4770      	bx	lr
 801861c:	2064      	movs	r0, #100	@ 0x64
 801861e:	b006      	add	sp, #24
 8018620:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018624:	b002      	add	sp, #8
 8018626:	4770      	bx	lr
 8018628:	200b      	movs	r0, #11
 801862a:	b006      	add	sp, #24
 801862c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018630:	b002      	add	sp, #8
 8018632:	4770      	bx	lr
 8018634:	2065      	movs	r0, #101	@ 0x65
 8018636:	e7f2      	b.n	801861e <rcl_guard_condition_init_from_rmw+0x7e>
 8018638:	6838      	ldr	r0, [r7, #0]
 801863a:	3028      	adds	r0, #40	@ 0x28
 801863c:	f000 fb94 	bl	8018d68 <rmw_create_guard_condition>
 8018640:	6028      	str	r0, [r5, #0]
 8018642:	6865      	ldr	r5, [r4, #4]
 8018644:	682e      	ldr	r6, [r5, #0]
 8018646:	b126      	cbz	r6, 8018652 <rcl_guard_condition_init_from_rmw+0xb2>
 8018648:	2301      	movs	r3, #1
 801864a:	712b      	strb	r3, [r5, #4]
 801864c:	e7d7      	b.n	80185fe <rcl_guard_condition_init_from_rmw+0x5e>
 801864e:	200a      	movs	r0, #10
 8018650:	e7e5      	b.n	801861e <rcl_guard_condition_init_from_rmw+0x7e>
 8018652:	4628      	mov	r0, r5
 8018654:	9b02      	ldr	r3, [sp, #8]
 8018656:	9905      	ldr	r1, [sp, #20]
 8018658:	4798      	blx	r3
 801865a:	2001      	movs	r0, #1
 801865c:	6066      	str	r6, [r4, #4]
 801865e:	e7de      	b.n	801861e <rcl_guard_condition_init_from_rmw+0x7e>

08018660 <rcl_guard_condition_fini>:
 8018660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018662:	b1d8      	cbz	r0, 801869c <rcl_guard_condition_fini+0x3c>
 8018664:	4604      	mov	r4, r0
 8018666:	6840      	ldr	r0, [r0, #4]
 8018668:	b158      	cbz	r0, 8018682 <rcl_guard_condition_fini+0x22>
 801866a:	6803      	ldr	r3, [r0, #0]
 801866c:	68c6      	ldr	r6, [r0, #12]
 801866e:	6987      	ldr	r7, [r0, #24]
 8018670:	b153      	cbz	r3, 8018688 <rcl_guard_condition_fini+0x28>
 8018672:	7905      	ldrb	r5, [r0, #4]
 8018674:	b955      	cbnz	r5, 801868c <rcl_guard_condition_fini+0x2c>
 8018676:	4639      	mov	r1, r7
 8018678:	47b0      	blx	r6
 801867a:	2300      	movs	r3, #0
 801867c:	6063      	str	r3, [r4, #4]
 801867e:	4628      	mov	r0, r5
 8018680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018682:	4605      	mov	r5, r0
 8018684:	4628      	mov	r0, r5
 8018686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018688:	461d      	mov	r5, r3
 801868a:	e7f4      	b.n	8018676 <rcl_guard_condition_fini+0x16>
 801868c:	4618      	mov	r0, r3
 801868e:	f000 fb7f 	bl	8018d90 <rmw_destroy_guard_condition>
 8018692:	1e05      	subs	r5, r0, #0
 8018694:	bf18      	it	ne
 8018696:	2501      	movne	r5, #1
 8018698:	6860      	ldr	r0, [r4, #4]
 801869a:	e7ec      	b.n	8018676 <rcl_guard_condition_fini+0x16>
 801869c:	250b      	movs	r5, #11
 801869e:	4628      	mov	r0, r5
 80186a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80186a2:	bf00      	nop

080186a4 <rcl_guard_condition_get_default_options>:
 80186a4:	b510      	push	{r4, lr}
 80186a6:	4604      	mov	r4, r0
 80186a8:	f7f3 fe1e 	bl	800c2e8 <rcutils_get_default_allocator>
 80186ac:	4620      	mov	r0, r4
 80186ae:	bd10      	pop	{r4, pc}

080186b0 <rcl_trigger_guard_condition>:
 80186b0:	b148      	cbz	r0, 80186c6 <rcl_trigger_guard_condition+0x16>
 80186b2:	b508      	push	{r3, lr}
 80186b4:	6843      	ldr	r3, [r0, #4]
 80186b6:	b143      	cbz	r3, 80186ca <rcl_trigger_guard_condition+0x1a>
 80186b8:	6818      	ldr	r0, [r3, #0]
 80186ba:	f000 fb7d 	bl	8018db8 <rmw_trigger_guard_condition>
 80186be:	3800      	subs	r0, #0
 80186c0:	bf18      	it	ne
 80186c2:	2001      	movne	r0, #1
 80186c4:	bd08      	pop	{r3, pc}
 80186c6:	200b      	movs	r0, #11
 80186c8:	4770      	bx	lr
 80186ca:	200b      	movs	r0, #11
 80186cc:	bd08      	pop	{r3, pc}
 80186ce:	bf00      	nop

080186d0 <rcl_guard_condition_get_rmw_handle>:
 80186d0:	b110      	cbz	r0, 80186d8 <rcl_guard_condition_get_rmw_handle+0x8>
 80186d2:	6840      	ldr	r0, [r0, #4]
 80186d4:	b100      	cbz	r0, 80186d8 <rcl_guard_condition_get_rmw_handle+0x8>
 80186d6:	6800      	ldr	r0, [r0, #0]
 80186d8:	4770      	bx	lr
 80186da:	bf00      	nop

080186dc <rcl_validate_topic_name>:
 80186dc:	2800      	cmp	r0, #0
 80186de:	d06b      	beq.n	80187b8 <rcl_validate_topic_name+0xdc>
 80186e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186e4:	460d      	mov	r5, r1
 80186e6:	2900      	cmp	r1, #0
 80186e8:	d06d      	beq.n	80187c6 <rcl_validate_topic_name+0xea>
 80186ea:	4616      	mov	r6, r2
 80186ec:	4604      	mov	r4, r0
 80186ee:	f7e7 fdd7 	bl	80002a0 <strlen>
 80186f2:	b190      	cbz	r0, 801871a <rcl_validate_topic_name+0x3e>
 80186f4:	7821      	ldrb	r1, [r4, #0]
 80186f6:	4a71      	ldr	r2, [pc, #452]	@ (80188bc <rcl_validate_topic_name+0x1e0>)
 80186f8:	5c53      	ldrb	r3, [r2, r1]
 80186fa:	f013 0304 	ands.w	r3, r3, #4
 80186fe:	d15d      	bne.n	80187bc <rcl_validate_topic_name+0xe0>
 8018700:	1e47      	subs	r7, r0, #1
 8018702:	f814 c007 	ldrb.w	ip, [r4, r7]
 8018706:	f1bc 0f2f 	cmp.w	ip, #47	@ 0x2f
 801870a:	d10d      	bne.n	8018728 <rcl_validate_topic_name+0x4c>
 801870c:	2302      	movs	r3, #2
 801870e:	602b      	str	r3, [r5, #0]
 8018710:	b146      	cbz	r6, 8018724 <rcl_validate_topic_name+0x48>
 8018712:	6037      	str	r7, [r6, #0]
 8018714:	2000      	movs	r0, #0
 8018716:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801871a:	2301      	movs	r3, #1
 801871c:	602b      	str	r3, [r5, #0]
 801871e:	b10e      	cbz	r6, 8018724 <rcl_validate_topic_name+0x48>
 8018720:	2300      	movs	r3, #0
 8018722:	6033      	str	r3, [r6, #0]
 8018724:	2000      	movs	r0, #0
 8018726:	e7f6      	b.n	8018716 <rcl_validate_topic_name+0x3a>
 8018728:	f104 38ff 	add.w	r8, r4, #4294967295	@ 0xffffffff
 801872c:	469a      	mov	sl, r3
 801872e:	469e      	mov	lr, r3
 8018730:	f818 9f01 	ldrb.w	r9, [r8, #1]!
 8018734:	f1a9 0c2f 	sub.w	ip, r9, #47	@ 0x2f
 8018738:	f1bc 0f4f 	cmp.w	ip, #79	@ 0x4f
 801873c:	d85b      	bhi.n	80187f6 <rcl_validate_topic_name+0x11a>
 801873e:	e8df f00c 	tbb	[pc, ip]
 8018742:	4463      	.short	0x4463
 8018744:	44444444 	.word	0x44444444
 8018748:	44444444 	.word	0x44444444
 801874c:	5a5a5a44 	.word	0x5a5a5a44
 8018750:	5a5a5a5a 	.word	0x5a5a5a5a
 8018754:	44444444 	.word	0x44444444
 8018758:	44444444 	.word	0x44444444
 801875c:	44444444 	.word	0x44444444
 8018760:	44444444 	.word	0x44444444
 8018764:	44444444 	.word	0x44444444
 8018768:	44444444 	.word	0x44444444
 801876c:	5a5a4444 	.word	0x5a5a4444
 8018770:	5a2e5a5a 	.word	0x5a2e5a5a
 8018774:	44444444 	.word	0x44444444
 8018778:	44444444 	.word	0x44444444
 801877c:	44444444 	.word	0x44444444
 8018780:	44444444 	.word	0x44444444
 8018784:	44444444 	.word	0x44444444
 8018788:	44444444 	.word	0x44444444
 801878c:	5a284444 	.word	0x5a284444
 8018790:	6b73      	.short	0x6b73
 8018792:	f1ba 0f00 	cmp.w	sl, #0
 8018796:	d13a      	bne.n	801880e <rcl_validate_topic_name+0x132>
 8018798:	4673      	mov	r3, lr
 801879a:	f04f 0a01 	mov.w	sl, #1
 801879e:	f10e 0e01 	add.w	lr, lr, #1
 80187a2:	4570      	cmp	r0, lr
 80187a4:	d1c4      	bne.n	8018730 <rcl_validate_topic_name+0x54>
 80187a6:	f1ba 0f00 	cmp.w	sl, #0
 80187aa:	d048      	beq.n	801883e <rcl_validate_topic_name+0x162>
 80187ac:	2205      	movs	r2, #5
 80187ae:	602a      	str	r2, [r5, #0]
 80187b0:	2e00      	cmp	r6, #0
 80187b2:	d0b7      	beq.n	8018724 <rcl_validate_topic_name+0x48>
 80187b4:	6033      	str	r3, [r6, #0]
 80187b6:	e7b5      	b.n	8018724 <rcl_validate_topic_name+0x48>
 80187b8:	200b      	movs	r0, #11
 80187ba:	4770      	bx	lr
 80187bc:	2304      	movs	r3, #4
 80187be:	602b      	str	r3, [r5, #0]
 80187c0:	2e00      	cmp	r6, #0
 80187c2:	d1ad      	bne.n	8018720 <rcl_validate_topic_name+0x44>
 80187c4:	e7ae      	b.n	8018724 <rcl_validate_topic_name+0x48>
 80187c6:	200b      	movs	r0, #11
 80187c8:	e7a5      	b.n	8018716 <rcl_validate_topic_name+0x3a>
 80187ca:	f812 c009 	ldrb.w	ip, [r2, r9]
 80187ce:	f01c 0f04 	tst.w	ip, #4
 80187d2:	d0e4      	beq.n	801879e <rcl_validate_topic_name+0xc2>
 80187d4:	f1ba 0f00 	cmp.w	sl, #0
 80187d8:	d0e1      	beq.n	801879e <rcl_validate_topic_name+0xc2>
 80187da:	f1be 0f00 	cmp.w	lr, #0
 80187de:	d0de      	beq.n	801879e <rcl_validate_topic_name+0xc2>
 80187e0:	f10e 3cff 	add.w	ip, lr, #4294967295	@ 0xffffffff
 80187e4:	4563      	cmp	r3, ip
 80187e6:	d1da      	bne.n	801879e <rcl_validate_topic_name+0xc2>
 80187e8:	2309      	movs	r3, #9
 80187ea:	602b      	str	r3, [r5, #0]
 80187ec:	2e00      	cmp	r6, #0
 80187ee:	d099      	beq.n	8018724 <rcl_validate_topic_name+0x48>
 80187f0:	f8c6 e000 	str.w	lr, [r6]
 80187f4:	e796      	b.n	8018724 <rcl_validate_topic_name+0x48>
 80187f6:	f1ba 0f00 	cmp.w	sl, #0
 80187fa:	bf0c      	ite	eq
 80187fc:	2303      	moveq	r3, #3
 80187fe:	2308      	movne	r3, #8
 8018800:	602b      	str	r3, [r5, #0]
 8018802:	2e00      	cmp	r6, #0
 8018804:	d1f4      	bne.n	80187f0 <rcl_validate_topic_name+0x114>
 8018806:	e78d      	b.n	8018724 <rcl_validate_topic_name+0x48>
 8018808:	f1ba 0f00 	cmp.w	sl, #0
 801880c:	d0c7      	beq.n	801879e <rcl_validate_topic_name+0xc2>
 801880e:	2308      	movs	r3, #8
 8018810:	602b      	str	r3, [r5, #0]
 8018812:	2e00      	cmp	r6, #0
 8018814:	d1ec      	bne.n	80187f0 <rcl_validate_topic_name+0x114>
 8018816:	e785      	b.n	8018724 <rcl_validate_topic_name+0x48>
 8018818:	f1be 0f00 	cmp.w	lr, #0
 801881c:	d0bf      	beq.n	801879e <rcl_validate_topic_name+0xc2>
 801881e:	2306      	movs	r3, #6
 8018820:	602b      	str	r3, [r5, #0]
 8018822:	2e00      	cmp	r6, #0
 8018824:	d1e4      	bne.n	80187f0 <rcl_validate_topic_name+0x114>
 8018826:	e77d      	b.n	8018724 <rcl_validate_topic_name+0x48>
 8018828:	f1ba 0f00 	cmp.w	sl, #0
 801882c:	d104      	bne.n	8018838 <rcl_validate_topic_name+0x15c>
 801882e:	2305      	movs	r3, #5
 8018830:	602b      	str	r3, [r5, #0]
 8018832:	2e00      	cmp	r6, #0
 8018834:	d1dc      	bne.n	80187f0 <rcl_validate_topic_name+0x114>
 8018836:	e775      	b.n	8018724 <rcl_validate_topic_name+0x48>
 8018838:	f04f 0a00 	mov.w	sl, #0
 801883c:	e7af      	b.n	801879e <rcl_validate_topic_name+0xc2>
 801883e:	297e      	cmp	r1, #126	@ 0x7e
 8018840:	d01d      	beq.n	801887e <rcl_validate_topic_name+0x1a2>
 8018842:	2101      	movs	r1, #1
 8018844:	e006      	b.n	8018854 <rcl_validate_topic_name+0x178>
 8018846:	458e      	cmp	lr, r1
 8018848:	f104 0401 	add.w	r4, r4, #1
 801884c:	f101 0301 	add.w	r3, r1, #1
 8018850:	d912      	bls.n	8018878 <rcl_validate_topic_name+0x19c>
 8018852:	4619      	mov	r1, r3
 8018854:	4557      	cmp	r7, sl
 8018856:	f10a 0a01 	add.w	sl, sl, #1
 801885a:	d0f4      	beq.n	8018846 <rcl_validate_topic_name+0x16a>
 801885c:	7823      	ldrb	r3, [r4, #0]
 801885e:	2b2f      	cmp	r3, #47	@ 0x2f
 8018860:	d1f1      	bne.n	8018846 <rcl_validate_topic_name+0x16a>
 8018862:	7863      	ldrb	r3, [r4, #1]
 8018864:	5cd3      	ldrb	r3, [r2, r3]
 8018866:	075b      	lsls	r3, r3, #29
 8018868:	d5ed      	bpl.n	8018846 <rcl_validate_topic_name+0x16a>
 801886a:	2304      	movs	r3, #4
 801886c:	602b      	str	r3, [r5, #0]
 801886e:	2e00      	cmp	r6, #0
 8018870:	f43f af58 	beq.w	8018724 <rcl_validate_topic_name+0x48>
 8018874:	6031      	str	r1, [r6, #0]
 8018876:	e755      	b.n	8018724 <rcl_validate_topic_name+0x48>
 8018878:	2300      	movs	r3, #0
 801887a:	602b      	str	r3, [r5, #0]
 801887c:	e752      	b.n	8018724 <rcl_validate_topic_name+0x48>
 801887e:	4653      	mov	r3, sl
 8018880:	2101      	movs	r1, #1
 8018882:	e00a      	b.n	801889a <rcl_validate_topic_name+0x1be>
 8018884:	2b01      	cmp	r3, #1
 8018886:	d012      	beq.n	80188ae <rcl_validate_topic_name+0x1d2>
 8018888:	458e      	cmp	lr, r1
 801888a:	f103 0301 	add.w	r3, r3, #1
 801888e:	f104 0401 	add.w	r4, r4, #1
 8018892:	f101 0001 	add.w	r0, r1, #1
 8018896:	d9ef      	bls.n	8018878 <rcl_validate_topic_name+0x19c>
 8018898:	4601      	mov	r1, r0
 801889a:	429f      	cmp	r7, r3
 801889c:	d0f4      	beq.n	8018888 <rcl_validate_topic_name+0x1ac>
 801889e:	7820      	ldrb	r0, [r4, #0]
 80188a0:	282f      	cmp	r0, #47	@ 0x2f
 80188a2:	d1ef      	bne.n	8018884 <rcl_validate_topic_name+0x1a8>
 80188a4:	7860      	ldrb	r0, [r4, #1]
 80188a6:	5c10      	ldrb	r0, [r2, r0]
 80188a8:	0740      	lsls	r0, r0, #29
 80188aa:	d5ed      	bpl.n	8018888 <rcl_validate_topic_name+0x1ac>
 80188ac:	e7dd      	b.n	801886a <rcl_validate_topic_name+0x18e>
 80188ae:	2207      	movs	r2, #7
 80188b0:	602a      	str	r2, [r5, #0]
 80188b2:	2e00      	cmp	r6, #0
 80188b4:	f47f af7e 	bne.w	80187b4 <rcl_validate_topic_name+0xd8>
 80188b8:	e734      	b.n	8018724 <rcl_validate_topic_name+0x48>
 80188ba:	bf00      	nop
 80188bc:	0801dad7 	.word	0x0801dad7

080188c0 <rcutils_split>:
 80188c0:	b082      	sub	sp, #8
 80188c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188c6:	b08b      	sub	sp, #44	@ 0x2c
 80188c8:	ac14      	add	r4, sp, #80	@ 0x50
 80188ca:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 80188cc:	e884 000c 	stmia.w	r4, {r2, r3}
 80188d0:	2f00      	cmp	r7, #0
 80188d2:	f000 8091 	beq.w	80189f8 <rcutils_split+0x138>
 80188d6:	4606      	mov	r6, r0
 80188d8:	2800      	cmp	r0, #0
 80188da:	d072      	beq.n	80189c2 <rcutils_split+0x102>
 80188dc:	7804      	ldrb	r4, [r0, #0]
 80188de:	2c00      	cmp	r4, #0
 80188e0:	d06f      	beq.n	80189c2 <rcutils_split+0x102>
 80188e2:	460d      	mov	r5, r1
 80188e4:	f7e7 fcdc 	bl	80002a0 <strlen>
 80188e8:	1833      	adds	r3, r6, r0
 80188ea:	1b64      	subs	r4, r4, r5
 80188ec:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80188f0:	4681      	mov	r9, r0
 80188f2:	fab4 f484 	clz	r4, r4
 80188f6:	0964      	lsrs	r4, r4, #5
 80188f8:	42ab      	cmp	r3, r5
 80188fa:	bf08      	it	eq
 80188fc:	f1a9 0901 	subeq.w	r9, r9, #1
 8018900:	454c      	cmp	r4, r9
 8018902:	d26a      	bcs.n	80189da <rcutils_split+0x11a>
 8018904:	1933      	adds	r3, r6, r4
 8018906:	eb06 0009 	add.w	r0, r6, r9
 801890a:	2101      	movs	r1, #1
 801890c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018910:	42aa      	cmp	r2, r5
 8018912:	bf08      	it	eq
 8018914:	3101      	addeq	r1, #1
 8018916:	4283      	cmp	r3, r0
 8018918:	d1f8      	bne.n	801890c <rcutils_split+0x4c>
 801891a:	aa14      	add	r2, sp, #80	@ 0x50
 801891c:	4638      	mov	r0, r7
 801891e:	f000 f88f 	bl	8018a40 <rcutils_string_array_init>
 8018922:	2800      	cmp	r0, #0
 8018924:	d141      	bne.n	80189aa <rcutils_split+0xea>
 8018926:	687a      	ldr	r2, [r7, #4]
 8018928:	4680      	mov	r8, r0
 801892a:	46a2      	mov	sl, r4
 801892c:	e002      	b.n	8018934 <rcutils_split+0x74>
 801892e:	3401      	adds	r4, #1
 8018930:	454c      	cmp	r4, r9
 8018932:	d222      	bcs.n	801897a <rcutils_split+0xba>
 8018934:	5d33      	ldrb	r3, [r6, r4]
 8018936:	42ab      	cmp	r3, r5
 8018938:	d1f9      	bne.n	801892e <rcutils_split+0x6e>
 801893a:	4554      	cmp	r4, sl
 801893c:	eba4 0b0a 	sub.w	fp, r4, sl
 8018940:	d038      	beq.n	80189b4 <rcutils_split+0xf4>
 8018942:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018944:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018946:	9201      	str	r2, [sp, #4]
 8018948:	f10b 0002 	add.w	r0, fp, #2
 801894c:	4798      	blx	r3
 801894e:	9a01      	ldr	r2, [sp, #4]
 8018950:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 8018954:	687a      	ldr	r2, [r7, #4]
 8018956:	f852 0028 	ldr.w	r0, [r2, r8, lsl #2]
 801895a:	eb06 030a 	add.w	r3, r6, sl
 801895e:	f10b 0101 	add.w	r1, fp, #1
 8018962:	2800      	cmp	r0, #0
 8018964:	d04e      	beq.n	8018a04 <rcutils_split+0x144>
 8018966:	4a2d      	ldr	r2, [pc, #180]	@ (8018a1c <rcutils_split+0x15c>)
 8018968:	f000 fefa 	bl	8019760 <sniprintf>
 801896c:	687a      	ldr	r2, [r7, #4]
 801896e:	f108 0801 	add.w	r8, r8, #1
 8018972:	3401      	adds	r4, #1
 8018974:	454c      	cmp	r4, r9
 8018976:	46a2      	mov	sl, r4
 8018978:	d3dc      	bcc.n	8018934 <rcutils_split+0x74>
 801897a:	4554      	cmp	r4, sl
 801897c:	d035      	beq.n	80189ea <rcutils_split+0x12a>
 801897e:	eba4 040a 	sub.w	r4, r4, sl
 8018982:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018984:	9918      	ldr	r1, [sp, #96]	@ 0x60
 8018986:	9201      	str	r2, [sp, #4]
 8018988:	1ca0      	adds	r0, r4, #2
 801898a:	4798      	blx	r3
 801898c:	9a01      	ldr	r2, [sp, #4]
 801898e:	687b      	ldr	r3, [r7, #4]
 8018990:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
 8018994:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8018998:	2800      	cmp	r0, #0
 801899a:	d035      	beq.n	8018a08 <rcutils_split+0x148>
 801899c:	4a1f      	ldr	r2, [pc, #124]	@ (8018a1c <rcutils_split+0x15c>)
 801899e:	eb06 030a 	add.w	r3, r6, sl
 80189a2:	1c61      	adds	r1, r4, #1
 80189a4:	f000 fedc 	bl	8019760 <sniprintf>
 80189a8:	2000      	movs	r0, #0
 80189aa:	b00b      	add	sp, #44	@ 0x2c
 80189ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80189b0:	b002      	add	sp, #8
 80189b2:	4770      	bx	lr
 80189b4:	683b      	ldr	r3, [r7, #0]
 80189b6:	3b01      	subs	r3, #1
 80189b8:	2100      	movs	r1, #0
 80189ba:	603b      	str	r3, [r7, #0]
 80189bc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80189c0:	e7d7      	b.n	8018972 <rcutils_split+0xb2>
 80189c2:	a802      	add	r0, sp, #8
 80189c4:	ac02      	add	r4, sp, #8
 80189c6:	f000 f82b 	bl	8018a20 <rcutils_get_zero_initialized_string_array>
 80189ca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80189cc:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80189ce:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80189d2:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 80189d6:	2000      	movs	r0, #0
 80189d8:	e7e7      	b.n	80189aa <rcutils_split+0xea>
 80189da:	aa14      	add	r2, sp, #80	@ 0x50
 80189dc:	2101      	movs	r1, #1
 80189de:	4638      	mov	r0, r7
 80189e0:	f000 f82e 	bl	8018a40 <rcutils_string_array_init>
 80189e4:	2800      	cmp	r0, #0
 80189e6:	d1e0      	bne.n	80189aa <rcutils_split+0xea>
 80189e8:	687a      	ldr	r2, [r7, #4]
 80189ea:	683b      	ldr	r3, [r7, #0]
 80189ec:	3b01      	subs	r3, #1
 80189ee:	2100      	movs	r1, #0
 80189f0:	603b      	str	r3, [r7, #0]
 80189f2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80189f6:	e7ee      	b.n	80189d6 <rcutils_split+0x116>
 80189f8:	200b      	movs	r0, #11
 80189fa:	b00b      	add	sp, #44	@ 0x2c
 80189fc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a00:	b002      	add	sp, #8
 8018a02:	4770      	bx	lr
 8018a04:	f8c7 8000 	str.w	r8, [r7]
 8018a08:	4638      	mov	r0, r7
 8018a0a:	f000 f83b 	bl	8018a84 <rcutils_string_array_fini>
 8018a0e:	b908      	cbnz	r0, 8018a14 <rcutils_split+0x154>
 8018a10:	200a      	movs	r0, #10
 8018a12:	e7ca      	b.n	80189aa <rcutils_split+0xea>
 8018a14:	f7f3 fcc0 	bl	800c398 <rcutils_reset_error>
 8018a18:	e7fa      	b.n	8018a10 <rcutils_split+0x150>
 8018a1a:	bf00      	nop
 8018a1c:	0801c548 	.word	0x0801c548

08018a20 <rcutils_get_zero_initialized_string_array>:
 8018a20:	b510      	push	{r4, lr}
 8018a22:	4c06      	ldr	r4, [pc, #24]	@ (8018a3c <rcutils_get_zero_initialized_string_array+0x1c>)
 8018a24:	4686      	mov	lr, r0
 8018a26:	4684      	mov	ip, r0
 8018a28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8018a2a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018a2e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8018a32:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8018a36:	4670      	mov	r0, lr
 8018a38:	bd10      	pop	{r4, pc}
 8018a3a:	bf00      	nop
 8018a3c:	0801d9bc 	.word	0x0801d9bc

08018a40 <rcutils_string_array_init>:
 8018a40:	b1da      	cbz	r2, 8018a7a <rcutils_string_array_init+0x3a>
 8018a42:	b570      	push	{r4, r5, r6, lr}
 8018a44:	4605      	mov	r5, r0
 8018a46:	b1d0      	cbz	r0, 8018a7e <rcutils_string_array_init+0x3e>
 8018a48:	460e      	mov	r6, r1
 8018a4a:	4614      	mov	r4, r2
 8018a4c:	e9d2 3203 	ldrd	r3, r2, [r2, #12]
 8018a50:	6001      	str	r1, [r0, #0]
 8018a52:	2104      	movs	r1, #4
 8018a54:	4630      	mov	r0, r6
 8018a56:	4798      	blx	r3
 8018a58:	6068      	str	r0, [r5, #4]
 8018a5a:	b150      	cbz	r0, 8018a72 <rcutils_string_array_init+0x32>
 8018a5c:	46a4      	mov	ip, r4
 8018a5e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8018a62:	f105 0408 	add.w	r4, r5, #8
 8018a66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8018a68:	f8dc 3000 	ldr.w	r3, [ip]
 8018a6c:	6023      	str	r3, [r4, #0]
 8018a6e:	2000      	movs	r0, #0
 8018a70:	bd70      	pop	{r4, r5, r6, pc}
 8018a72:	2e00      	cmp	r6, #0
 8018a74:	d0f2      	beq.n	8018a5c <rcutils_string_array_init+0x1c>
 8018a76:	200a      	movs	r0, #10
 8018a78:	bd70      	pop	{r4, r5, r6, pc}
 8018a7a:	200b      	movs	r0, #11
 8018a7c:	4770      	bx	lr
 8018a7e:	200b      	movs	r0, #11
 8018a80:	bd70      	pop	{r4, r5, r6, pc}
 8018a82:	bf00      	nop

08018a84 <rcutils_string_array_fini>:
 8018a84:	b310      	cbz	r0, 8018acc <rcutils_string_array_fini+0x48>
 8018a86:	6843      	ldr	r3, [r0, #4]
 8018a88:	b570      	push	{r4, r5, r6, lr}
 8018a8a:	4604      	mov	r4, r0
 8018a8c:	b1d3      	cbz	r3, 8018ac4 <rcutils_string_array_fini+0x40>
 8018a8e:	3008      	adds	r0, #8
 8018a90:	f7f3 fc56 	bl	800c340 <rcutils_allocator_is_valid>
 8018a94:	b1c0      	cbz	r0, 8018ac8 <rcutils_string_array_fini+0x44>
 8018a96:	e9d4 3000 	ldrd	r3, r0, [r4]
 8018a9a:	b16b      	cbz	r3, 8018ab8 <rcutils_string_array_fini+0x34>
 8018a9c:	2500      	movs	r5, #0
 8018a9e:	462e      	mov	r6, r5
 8018aa0:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 8018aa4:	68e3      	ldr	r3, [r4, #12]
 8018aa6:	69a1      	ldr	r1, [r4, #24]
 8018aa8:	4798      	blx	r3
 8018aaa:	e9d4 3000 	ldrd	r3, r0, [r4]
 8018aae:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 8018ab2:	3501      	adds	r5, #1
 8018ab4:	42ab      	cmp	r3, r5
 8018ab6:	d8f3      	bhi.n	8018aa0 <rcutils_string_array_fini+0x1c>
 8018ab8:	68e3      	ldr	r3, [r4, #12]
 8018aba:	69a1      	ldr	r1, [r4, #24]
 8018abc:	4798      	blx	r3
 8018abe:	2300      	movs	r3, #0
 8018ac0:	e9c4 3300 	strd	r3, r3, [r4]
 8018ac4:	2000      	movs	r0, #0
 8018ac6:	bd70      	pop	{r4, r5, r6, pc}
 8018ac8:	200b      	movs	r0, #11
 8018aca:	bd70      	pop	{r4, r5, r6, pc}
 8018acc:	200b      	movs	r0, #11
 8018ace:	4770      	bx	lr

08018ad0 <rmw_discovery_options_init>:
 8018ad0:	b328      	cbz	r0, 8018b1e <rmw_discovery_options_init+0x4e>
 8018ad2:	b570      	push	{r4, r5, r6, lr}
 8018ad4:	4604      	mov	r4, r0
 8018ad6:	4610      	mov	r0, r2
 8018ad8:	460e      	mov	r6, r1
 8018ada:	4615      	mov	r5, r2
 8018adc:	f7f3 fc30 	bl	800c340 <rcutils_allocator_is_valid>
 8018ae0:	b1d8      	cbz	r0, 8018b1a <rmw_discovery_options_init+0x4a>
 8018ae2:	68a3      	ldr	r3, [r4, #8]
 8018ae4:	b9cb      	cbnz	r3, 8018b1a <rmw_discovery_options_init+0x4a>
 8018ae6:	6863      	ldr	r3, [r4, #4]
 8018ae8:	b9bb      	cbnz	r3, 8018b1a <rmw_discovery_options_init+0x4a>
 8018aea:	7823      	ldrb	r3, [r4, #0]
 8018aec:	b90b      	cbnz	r3, 8018af2 <rmw_discovery_options_init+0x22>
 8018aee:	2302      	movs	r3, #2
 8018af0:	7023      	strb	r3, [r4, #0]
 8018af2:	b186      	cbz	r6, 8018b16 <rmw_discovery_options_init+0x46>
 8018af4:	e9d5 3203 	ldrd	r3, r2, [r5, #12]
 8018af8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8018afc:	4630      	mov	r0, r6
 8018afe:	4798      	blx	r3
 8018b00:	6060      	str	r0, [r4, #4]
 8018b02:	b170      	cbz	r0, 8018b22 <rmw_discovery_options_init+0x52>
 8018b04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018b06:	f104 0c0c 	add.w	ip, r4, #12
 8018b0a:	60a6      	str	r6, [r4, #8]
 8018b0c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018b10:	682b      	ldr	r3, [r5, #0]
 8018b12:	f8cc 3000 	str.w	r3, [ip]
 8018b16:	2000      	movs	r0, #0
 8018b18:	bd70      	pop	{r4, r5, r6, pc}
 8018b1a:	200b      	movs	r0, #11
 8018b1c:	bd70      	pop	{r4, r5, r6, pc}
 8018b1e:	200b      	movs	r0, #11
 8018b20:	4770      	bx	lr
 8018b22:	200a      	movs	r0, #10
 8018b24:	bd70      	pop	{r4, r5, r6, pc}
 8018b26:	bf00      	nop

08018b28 <rmw_enclave_options_copy>:
 8018b28:	b1e0      	cbz	r0, 8018b64 <rmw_enclave_options_copy+0x3c>
 8018b2a:	b570      	push	{r4, r5, r6, lr}
 8018b2c:	4616      	mov	r6, r2
 8018b2e:	b082      	sub	sp, #8
 8018b30:	b1aa      	cbz	r2, 8018b5e <rmw_enclave_options_copy+0x36>
 8018b32:	4605      	mov	r5, r0
 8018b34:	4608      	mov	r0, r1
 8018b36:	460c      	mov	r4, r1
 8018b38:	f7f3 fc02 	bl	800c340 <rcutils_allocator_is_valid>
 8018b3c:	b178      	cbz	r0, 8018b5e <rmw_enclave_options_copy+0x36>
 8018b3e:	f104 030c 	add.w	r3, r4, #12
 8018b42:	e893 0003 	ldmia.w	r3, {r0, r1}
 8018b46:	e88d 0003 	stmia.w	sp, {r0, r1}
 8018b4a:	4628      	mov	r0, r5
 8018b4c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8018b50:	f7fb fb46 	bl	80141e0 <rcutils_strdup>
 8018b54:	b140      	cbz	r0, 8018b68 <rmw_enclave_options_copy+0x40>
 8018b56:	6030      	str	r0, [r6, #0]
 8018b58:	2000      	movs	r0, #0
 8018b5a:	b002      	add	sp, #8
 8018b5c:	bd70      	pop	{r4, r5, r6, pc}
 8018b5e:	200b      	movs	r0, #11
 8018b60:	b002      	add	sp, #8
 8018b62:	bd70      	pop	{r4, r5, r6, pc}
 8018b64:	200b      	movs	r0, #11
 8018b66:	4770      	bx	lr
 8018b68:	200a      	movs	r0, #10
 8018b6a:	e7f6      	b.n	8018b5a <rmw_enclave_options_copy+0x32>

08018b6c <rmw_enclave_options_fini>:
 8018b6c:	b170      	cbz	r0, 8018b8c <rmw_enclave_options_fini+0x20>
 8018b6e:	b538      	push	{r3, r4, r5, lr}
 8018b70:	4605      	mov	r5, r0
 8018b72:	4608      	mov	r0, r1
 8018b74:	460c      	mov	r4, r1
 8018b76:	f7f3 fbe3 	bl	800c340 <rcutils_allocator_is_valid>
 8018b7a:	b128      	cbz	r0, 8018b88 <rmw_enclave_options_fini+0x1c>
 8018b7c:	4628      	mov	r0, r5
 8018b7e:	6863      	ldr	r3, [r4, #4]
 8018b80:	6921      	ldr	r1, [r4, #16]
 8018b82:	4798      	blx	r3
 8018b84:	2000      	movs	r0, #0
 8018b86:	bd38      	pop	{r3, r4, r5, pc}
 8018b88:	200b      	movs	r0, #11
 8018b8a:	bd38      	pop	{r3, r4, r5, pc}
 8018b8c:	200b      	movs	r0, #11
 8018b8e:	4770      	bx	lr

08018b90 <rmw_get_default_security_options>:
 8018b90:	2200      	movs	r2, #0
 8018b92:	7002      	strb	r2, [r0, #0]
 8018b94:	6042      	str	r2, [r0, #4]
 8018b96:	4770      	bx	lr

08018b98 <on_status>:
 8018b98:	b082      	sub	sp, #8
 8018b9a:	b002      	add	sp, #8
 8018b9c:	4770      	bx	lr
 8018b9e:	bf00      	nop

08018ba0 <on_topic>:
 8018ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018ba4:	4a22      	ldr	r2, [pc, #136]	@ (8018c30 <on_topic+0x90>)
 8018ba6:	b094      	sub	sp, #80	@ 0x50
 8018ba8:	6812      	ldr	r2, [r2, #0]
 8018baa:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8018bac:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018bb0:	e9cd 3112 	strd	r3, r1, [sp, #72]	@ 0x48
 8018bb4:	b3c2      	cbz	r2, 8018c28 <on_topic+0x88>
 8018bb6:	f8bd 104c 	ldrh.w	r1, [sp, #76]	@ 0x4c
 8018bba:	f89d 004e 	ldrb.w	r0, [sp, #78]	@ 0x4e
 8018bbe:	e001      	b.n	8018bc4 <on_topic+0x24>
 8018bc0:	6852      	ldr	r2, [r2, #4]
 8018bc2:	b38a      	cbz	r2, 8018c28 <on_topic+0x88>
 8018bc4:	6894      	ldr	r4, [r2, #8]
 8018bc6:	8aa3      	ldrh	r3, [r4, #20]
 8018bc8:	428b      	cmp	r3, r1
 8018bca:	d1f9      	bne.n	8018bc0 <on_topic+0x20>
 8018bcc:	7da3      	ldrb	r3, [r4, #22]
 8018bce:	4283      	cmp	r3, r0
 8018bd0:	d1f6      	bne.n	8018bc0 <on_topic+0x20>
 8018bd2:	2248      	movs	r2, #72	@ 0x48
 8018bd4:	f104 0130 	add.w	r1, r4, #48	@ 0x30
 8018bd8:	4668      	mov	r0, sp
 8018bda:	f001 f86e 	bl	8019cba <memcpy>
 8018bde:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8018be2:	cb0c      	ldmia	r3, {r2, r3}
 8018be4:	4620      	mov	r0, r4
 8018be6:	f7f4 f803 	bl	800cbf0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018bea:	4607      	mov	r7, r0
 8018bec:	b1e0      	cbz	r0, 8018c28 <on_topic+0x88>
 8018bee:	f8d0 8008 	ldr.w	r8, [r0, #8]
 8018bf2:	4632      	mov	r2, r6
 8018bf4:	4628      	mov	r0, r5
 8018bf6:	f108 0110 	add.w	r1, r8, #16
 8018bfa:	f7f5 f869 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 8018bfe:	b930      	cbnz	r0, 8018c0e <on_topic+0x6e>
 8018c00:	480c      	ldr	r0, [pc, #48]	@ (8018c34 <on_topic+0x94>)
 8018c02:	4639      	mov	r1, r7
 8018c04:	b014      	add	sp, #80	@ 0x50
 8018c06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018c0a:	f7fb be73 	b.w	80148f4 <put_memory>
 8018c0e:	f8c8 4814 	str.w	r4, [r8, #2068]	@ 0x814
 8018c12:	f8c8 6810 	str.w	r6, [r8, #2064]	@ 0x810
 8018c16:	f7f3 fde9 	bl	800c7ec <rmw_uros_epoch_nanos>
 8018c1a:	2305      	movs	r3, #5
 8018c1c:	f508 6202 	add.w	r2, r8, #2080	@ 0x820
 8018c20:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018c24:	f888 3820 	strb.w	r3, [r8, #2080]	@ 0x820
 8018c28:	b014      	add	sp, #80	@ 0x50
 8018c2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018c2e:	bf00      	nop
 8018c30:	2000ed10 	.word	0x2000ed10
 8018c34:	2000e560 	.word	0x2000e560

08018c38 <on_request>:
 8018c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018c3c:	4823      	ldr	r0, [pc, #140]	@ (8018ccc <on_request+0x94>)
 8018c3e:	b094      	sub	sp, #80	@ 0x50
 8018c40:	6800      	ldr	r0, [r0, #0]
 8018c42:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8018c44:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018c48:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018c4a:	2800      	cmp	r0, #0
 8018c4c:	d03b      	beq.n	8018cc6 <on_request+0x8e>
 8018c4e:	461d      	mov	r5, r3
 8018c50:	e001      	b.n	8018c56 <on_request+0x1e>
 8018c52:	6840      	ldr	r0, [r0, #4]
 8018c54:	b3b8      	cbz	r0, 8018cc6 <on_request+0x8e>
 8018c56:	6884      	ldr	r4, [r0, #8]
 8018c58:	8b21      	ldrh	r1, [r4, #24]
 8018c5a:	4291      	cmp	r1, r2
 8018c5c:	d1f9      	bne.n	8018c52 <on_request+0x1a>
 8018c5e:	2248      	movs	r2, #72	@ 0x48
 8018c60:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8018c64:	4668      	mov	r0, sp
 8018c66:	f001 f828 	bl	8019cba <memcpy>
 8018c6a:	f104 0320 	add.w	r3, r4, #32
 8018c6e:	cb0c      	ldmia	r3, {r2, r3}
 8018c70:	4620      	mov	r0, r4
 8018c72:	f7f3 ffbd 	bl	800cbf0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018c76:	4680      	mov	r8, r0
 8018c78:	b328      	cbz	r0, 8018cc6 <on_request+0x8e>
 8018c7a:	4638      	mov	r0, r7
 8018c7c:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8018c80:	4632      	mov	r2, r6
 8018c82:	f107 0110 	add.w	r1, r7, #16
 8018c86:	f7f5 f823 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 8018c8a:	b930      	cbnz	r0, 8018c9a <on_request+0x62>
 8018c8c:	4810      	ldr	r0, [pc, #64]	@ (8018cd0 <on_request+0x98>)
 8018c8e:	4641      	mov	r1, r8
 8018c90:	b014      	add	sp, #80	@ 0x50
 8018c92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018c96:	f7fb be2d 	b.w	80148f4 <put_memory>
 8018c9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8018c9c:	f607 0c28 	addw	ip, r7, #2088	@ 0x828
 8018ca0:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8018ca4:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8018ca8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8018cac:	e895 0003 	ldmia.w	r5, {r0, r1}
 8018cb0:	e88c 0003 	stmia.w	ip, {r0, r1}
 8018cb4:	f7f3 fd9a 	bl	800c7ec <rmw_uros_epoch_nanos>
 8018cb8:	2303      	movs	r3, #3
 8018cba:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8018cbe:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018cc2:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8018cc6:	b014      	add	sp, #80	@ 0x50
 8018cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018ccc:	2000e8c8 	.word	0x2000e8c8
 8018cd0:	2000e560 	.word	0x2000e560

08018cd4 <on_reply>:
 8018cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018cd8:	4821      	ldr	r0, [pc, #132]	@ (8018d60 <on_reply+0x8c>)
 8018cda:	b094      	sub	sp, #80	@ 0x50
 8018cdc:	6800      	ldr	r0, [r0, #0]
 8018cde:	9f1a      	ldr	r7, [sp, #104]	@ 0x68
 8018ce0:	f8bd 606c 	ldrh.w	r6, [sp, #108]	@ 0x6c
 8018ce4:	9113      	str	r1, [sp, #76]	@ 0x4c
 8018ce6:	b3b8      	cbz	r0, 8018d58 <on_reply+0x84>
 8018ce8:	461d      	mov	r5, r3
 8018cea:	e001      	b.n	8018cf0 <on_reply+0x1c>
 8018cec:	6840      	ldr	r0, [r0, #4]
 8018cee:	b398      	cbz	r0, 8018d58 <on_reply+0x84>
 8018cf0:	6884      	ldr	r4, [r0, #8]
 8018cf2:	8b21      	ldrh	r1, [r4, #24]
 8018cf4:	4291      	cmp	r1, r2
 8018cf6:	d1f9      	bne.n	8018cec <on_reply+0x18>
 8018cf8:	2248      	movs	r2, #72	@ 0x48
 8018cfa:	f104 0128 	add.w	r1, r4, #40	@ 0x28
 8018cfe:	4668      	mov	r0, sp
 8018d00:	f000 ffdb 	bl	8019cba <memcpy>
 8018d04:	f104 0320 	add.w	r3, r4, #32
 8018d08:	cb0c      	ldmia	r3, {r2, r3}
 8018d0a:	4620      	mov	r0, r4
 8018d0c:	f7f3 ff70 	bl	800cbf0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8018d10:	4680      	mov	r8, r0
 8018d12:	b308      	cbz	r0, 8018d58 <on_reply+0x84>
 8018d14:	4638      	mov	r0, r7
 8018d16:	f8d8 7008 	ldr.w	r7, [r8, #8]
 8018d1a:	4632      	mov	r2, r6
 8018d1c:	f107 0110 	add.w	r1, r7, #16
 8018d20:	f7f4 ffd6 	bl	800dcd0 <ucdr_deserialize_array_uint8_t>
 8018d24:	b930      	cbnz	r0, 8018d34 <on_reply+0x60>
 8018d26:	480f      	ldr	r0, [pc, #60]	@ (8018d64 <on_reply+0x90>)
 8018d28:	4641      	mov	r1, r8
 8018d2a:	b014      	add	sp, #80	@ 0x50
 8018d2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018d30:	f7fb bde0 	b.w	80148f4 <put_memory>
 8018d34:	2200      	movs	r2, #0
 8018d36:	f8c7 282c 	str.w	r2, [r7, #2092]	@ 0x82c
 8018d3a:	f8c7 4814 	str.w	r4, [r7, #2068]	@ 0x814
 8018d3e:	f8c7 6810 	str.w	r6, [r7, #2064]	@ 0x810
 8018d42:	f8c7 5828 	str.w	r5, [r7, #2088]	@ 0x828
 8018d46:	f7f3 fd51 	bl	800c7ec <rmw_uros_epoch_nanos>
 8018d4a:	2304      	movs	r3, #4
 8018d4c:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 8018d50:	e942 0102 	strd	r0, r1, [r2, #-8]
 8018d54:	f887 3820 	strb.w	r3, [r7, #2080]	@ 0x820
 8018d58:	b014      	add	sp, #80	@ 0x50
 8018d5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018d5e:	bf00      	nop
 8018d60:	2000e7f0 	.word	0x2000e7f0
 8018d64:	2000e560 	.word	0x2000e560

08018d68 <rmw_create_guard_condition>:
 8018d68:	b538      	push	{r3, r4, r5, lr}
 8018d6a:	4605      	mov	r5, r0
 8018d6c:	4807      	ldr	r0, [pc, #28]	@ (8018d8c <rmw_create_guard_condition+0x24>)
 8018d6e:	f7fb fdb1 	bl	80148d4 <get_memory>
 8018d72:	b148      	cbz	r0, 8018d88 <rmw_create_guard_condition+0x20>
 8018d74:	6884      	ldr	r4, [r0, #8]
 8018d76:	2300      	movs	r3, #0
 8018d78:	7423      	strb	r3, [r4, #16]
 8018d7a:	61e5      	str	r5, [r4, #28]
 8018d7c:	f7fb fe30 	bl	80149e0 <rmw_get_implementation_identifier>
 8018d80:	e9c4 0405 	strd	r0, r4, [r4, #20]
 8018d84:	f104 0014 	add.w	r0, r4, #20
 8018d88:	bd38      	pop	{r3, r4, r5, pc}
 8018d8a:	bf00      	nop
 8018d8c:	2000c33c 	.word	0x2000c33c

08018d90 <rmw_destroy_guard_condition>:
 8018d90:	b508      	push	{r3, lr}
 8018d92:	4b08      	ldr	r3, [pc, #32]	@ (8018db4 <rmw_destroy_guard_condition+0x24>)
 8018d94:	6819      	ldr	r1, [r3, #0]
 8018d96:	b911      	cbnz	r1, 8018d9e <rmw_destroy_guard_condition+0xe>
 8018d98:	e00a      	b.n	8018db0 <rmw_destroy_guard_condition+0x20>
 8018d9a:	6849      	ldr	r1, [r1, #4]
 8018d9c:	b141      	cbz	r1, 8018db0 <rmw_destroy_guard_condition+0x20>
 8018d9e:	688b      	ldr	r3, [r1, #8]
 8018da0:	3314      	adds	r3, #20
 8018da2:	4298      	cmp	r0, r3
 8018da4:	d1f9      	bne.n	8018d9a <rmw_destroy_guard_condition+0xa>
 8018da6:	4803      	ldr	r0, [pc, #12]	@ (8018db4 <rmw_destroy_guard_condition+0x24>)
 8018da8:	f7fb fda4 	bl	80148f4 <put_memory>
 8018dac:	2000      	movs	r0, #0
 8018dae:	bd08      	pop	{r3, pc}
 8018db0:	2001      	movs	r0, #1
 8018db2:	bd08      	pop	{r3, pc}
 8018db4:	2000c33c 	.word	0x2000c33c

08018db8 <rmw_trigger_guard_condition>:
 8018db8:	b160      	cbz	r0, 8018dd4 <rmw_trigger_guard_condition+0x1c>
 8018dba:	b510      	push	{r4, lr}
 8018dbc:	4604      	mov	r4, r0
 8018dbe:	6800      	ldr	r0, [r0, #0]
 8018dc0:	f7f4 f89a 	bl	800cef8 <is_uxrce_rmw_identifier_valid>
 8018dc4:	b908      	cbnz	r0, 8018dca <rmw_trigger_guard_condition+0x12>
 8018dc6:	2001      	movs	r0, #1
 8018dc8:	bd10      	pop	{r4, pc}
 8018dca:	6863      	ldr	r3, [r4, #4]
 8018dcc:	2201      	movs	r2, #1
 8018dce:	741a      	strb	r2, [r3, #16]
 8018dd0:	2000      	movs	r0, #0
 8018dd2:	bd10      	pop	{r4, pc}
 8018dd4:	2001      	movs	r0, #1
 8018dd6:	4770      	bx	lr

08018dd8 <geometry_msgs__msg__Pose__init>:
 8018dd8:	b1d8      	cbz	r0, 8018e12 <geometry_msgs__msg__Pose__init+0x3a>
 8018dda:	b538      	push	{r3, r4, r5, lr}
 8018ddc:	4604      	mov	r4, r0
 8018dde:	f000 f8df 	bl	8018fa0 <geometry_msgs__msg__Point__init>
 8018de2:	b130      	cbz	r0, 8018df2 <geometry_msgs__msg__Pose__init+0x1a>
 8018de4:	f104 0518 	add.w	r5, r4, #24
 8018de8:	4628      	mov	r0, r5
 8018dea:	f000 f821 	bl	8018e30 <geometry_msgs__msg__Quaternion__init>
 8018dee:	b148      	cbz	r0, 8018e04 <geometry_msgs__msg__Pose__init+0x2c>
 8018df0:	bd38      	pop	{r3, r4, r5, pc}
 8018df2:	4620      	mov	r0, r4
 8018df4:	f000 f8d8 	bl	8018fa8 <geometry_msgs__msg__Point__fini>
 8018df8:	f104 0018 	add.w	r0, r4, #24
 8018dfc:	f000 f82c 	bl	8018e58 <geometry_msgs__msg__Quaternion__fini>
 8018e00:	2000      	movs	r0, #0
 8018e02:	bd38      	pop	{r3, r4, r5, pc}
 8018e04:	4620      	mov	r0, r4
 8018e06:	f000 f8cf 	bl	8018fa8 <geometry_msgs__msg__Point__fini>
 8018e0a:	4628      	mov	r0, r5
 8018e0c:	f000 f824 	bl	8018e58 <geometry_msgs__msg__Quaternion__fini>
 8018e10:	e7f6      	b.n	8018e00 <geometry_msgs__msg__Pose__init+0x28>
 8018e12:	2000      	movs	r0, #0
 8018e14:	4770      	bx	lr
 8018e16:	bf00      	nop

08018e18 <geometry_msgs__msg__Pose__fini>:
 8018e18:	b148      	cbz	r0, 8018e2e <geometry_msgs__msg__Pose__fini+0x16>
 8018e1a:	b510      	push	{r4, lr}
 8018e1c:	4604      	mov	r4, r0
 8018e1e:	f000 f8c3 	bl	8018fa8 <geometry_msgs__msg__Point__fini>
 8018e22:	f104 0018 	add.w	r0, r4, #24
 8018e26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018e2a:	f000 b815 	b.w	8018e58 <geometry_msgs__msg__Quaternion__fini>
 8018e2e:	4770      	bx	lr

08018e30 <geometry_msgs__msg__Quaternion__init>:
 8018e30:	b160      	cbz	r0, 8018e4c <geometry_msgs__msg__Quaternion__init+0x1c>
 8018e32:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 8018e50 <geometry_msgs__msg__Quaternion__init+0x20>
 8018e36:	2200      	movs	r2, #0
 8018e38:	2300      	movs	r3, #0
 8018e3a:	e9c0 2300 	strd	r2, r3, [r0]
 8018e3e:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8018e42:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8018e46:	ed80 7b06 	vstr	d7, [r0, #24]
 8018e4a:	2001      	movs	r0, #1
 8018e4c:	4770      	bx	lr
 8018e4e:	bf00      	nop
 8018e50:	00000000 	.word	0x00000000
 8018e54:	3ff00000 	.word	0x3ff00000

08018e58 <geometry_msgs__msg__Quaternion__fini>:
 8018e58:	4770      	bx	lr
 8018e5a:	bf00      	nop

08018e5c <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_init_function>:
 8018e5c:	f000 b8a0 	b.w	8018fa0 <geometry_msgs__msg__Point__init>

08018e60 <geometry_msgs__msg__Point__rosidl_typesupport_introspection_c__Point_fini_function>:
 8018e60:	f000 b8a2 	b.w	8018fa8 <geometry_msgs__msg__Point__fini>

08018e64 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 8018e64:	4b04      	ldr	r3, [pc, #16]	@ (8018e78 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8018e66:	681a      	ldr	r2, [r3, #0]
 8018e68:	b10a      	cbz	r2, 8018e6e <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0xa>
 8018e6a:	4803      	ldr	r0, [pc, #12]	@ (8018e78 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8018e6c:	4770      	bx	lr
 8018e6e:	4a03      	ldr	r2, [pc, #12]	@ (8018e7c <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x18>)
 8018e70:	4801      	ldr	r0, [pc, #4]	@ (8018e78 <rosidl_typesupport_introspection_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x14>)
 8018e72:	6812      	ldr	r2, [r2, #0]
 8018e74:	601a      	str	r2, [r3, #0]
 8018e76:	4770      	bx	lr
 8018e78:	20002d34 	.word	0x20002d34
 8018e7c:	2000037c 	.word	0x2000037c

08018e80 <get_serialized_size_geometry_msgs__msg__Point>:
 8018e80:	b1b8      	cbz	r0, 8018eb2 <get_serialized_size_geometry_msgs__msg__Point+0x32>
 8018e82:	b570      	push	{r4, r5, r6, lr}
 8018e84:	460d      	mov	r5, r1
 8018e86:	4628      	mov	r0, r5
 8018e88:	2108      	movs	r1, #8
 8018e8a:	f7f2 f895 	bl	800afb8 <ucdr_alignment>
 8018e8e:	2108      	movs	r1, #8
 8018e90:	186e      	adds	r6, r5, r1
 8018e92:	4406      	add	r6, r0
 8018e94:	4630      	mov	r0, r6
 8018e96:	f7f2 f88f 	bl	800afb8 <ucdr_alignment>
 8018e9a:	f100 0408 	add.w	r4, r0, #8
 8018e9e:	4434      	add	r4, r6
 8018ea0:	2108      	movs	r1, #8
 8018ea2:	4620      	mov	r0, r4
 8018ea4:	f7f2 f888 	bl	800afb8 <ucdr_alignment>
 8018ea8:	f1c5 0508 	rsb	r5, r5, #8
 8018eac:	4405      	add	r5, r0
 8018eae:	1928      	adds	r0, r5, r4
 8018eb0:	bd70      	pop	{r4, r5, r6, pc}
 8018eb2:	4770      	bx	lr

08018eb4 <_Point__cdr_deserialize>:
 8018eb4:	b538      	push	{r3, r4, r5, lr}
 8018eb6:	460c      	mov	r4, r1
 8018eb8:	b171      	cbz	r1, 8018ed8 <_Point__cdr_deserialize+0x24>
 8018eba:	4605      	mov	r5, r0
 8018ebc:	f7f1 fe9e 	bl	800abfc <ucdr_deserialize_double>
 8018ec0:	f104 0108 	add.w	r1, r4, #8
 8018ec4:	4628      	mov	r0, r5
 8018ec6:	f7f1 fe99 	bl	800abfc <ucdr_deserialize_double>
 8018eca:	f104 0110 	add.w	r1, r4, #16
 8018ece:	4628      	mov	r0, r5
 8018ed0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018ed4:	f7f1 be92 	b.w	800abfc <ucdr_deserialize_double>
 8018ed8:	4608      	mov	r0, r1
 8018eda:	bd38      	pop	{r3, r4, r5, pc}

08018edc <_Point__cdr_serialize>:
 8018edc:	b198      	cbz	r0, 8018f06 <_Point__cdr_serialize+0x2a>
 8018ede:	b538      	push	{r3, r4, r5, lr}
 8018ee0:	ed90 0b00 	vldr	d0, [r0]
 8018ee4:	460d      	mov	r5, r1
 8018ee6:	4604      	mov	r4, r0
 8018ee8:	4608      	mov	r0, r1
 8018eea:	f7f1 fcf7 	bl	800a8dc <ucdr_serialize_double>
 8018eee:	ed94 0b02 	vldr	d0, [r4, #8]
 8018ef2:	4628      	mov	r0, r5
 8018ef4:	f7f1 fcf2 	bl	800a8dc <ucdr_serialize_double>
 8018ef8:	ed94 0b04 	vldr	d0, [r4, #16]
 8018efc:	4628      	mov	r0, r5
 8018efe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018f02:	f7f1 bceb 	b.w	800a8dc <ucdr_serialize_double>
 8018f06:	4770      	bx	lr

08018f08 <_Point__get_serialized_size>:
 8018f08:	b1a0      	cbz	r0, 8018f34 <_Point__get_serialized_size+0x2c>
 8018f0a:	b538      	push	{r3, r4, r5, lr}
 8018f0c:	2108      	movs	r1, #8
 8018f0e:	2000      	movs	r0, #0
 8018f10:	f7f2 f852 	bl	800afb8 <ucdr_alignment>
 8018f14:	f100 0508 	add.w	r5, r0, #8
 8018f18:	2108      	movs	r1, #8
 8018f1a:	4628      	mov	r0, r5
 8018f1c:	f7f2 f84c 	bl	800afb8 <ucdr_alignment>
 8018f20:	f100 0408 	add.w	r4, r0, #8
 8018f24:	442c      	add	r4, r5
 8018f26:	2108      	movs	r1, #8
 8018f28:	4620      	mov	r0, r4
 8018f2a:	f7f2 f845 	bl	800afb8 <ucdr_alignment>
 8018f2e:	3008      	adds	r0, #8
 8018f30:	4420      	add	r0, r4
 8018f32:	bd38      	pop	{r3, r4, r5, pc}
 8018f34:	4770      	bx	lr
 8018f36:	bf00      	nop

08018f38 <_Point__max_serialized_size>:
 8018f38:	b538      	push	{r3, r4, r5, lr}
 8018f3a:	2108      	movs	r1, #8
 8018f3c:	2000      	movs	r0, #0
 8018f3e:	f7f2 f83b 	bl	800afb8 <ucdr_alignment>
 8018f42:	f100 0508 	add.w	r5, r0, #8
 8018f46:	2108      	movs	r1, #8
 8018f48:	4628      	mov	r0, r5
 8018f4a:	f7f2 f835 	bl	800afb8 <ucdr_alignment>
 8018f4e:	f100 0408 	add.w	r4, r0, #8
 8018f52:	442c      	add	r4, r5
 8018f54:	2108      	movs	r1, #8
 8018f56:	4620      	mov	r0, r4
 8018f58:	f7f2 f82e 	bl	800afb8 <ucdr_alignment>
 8018f5c:	3008      	adds	r0, #8
 8018f5e:	4420      	add	r0, r4
 8018f60:	bd38      	pop	{r3, r4, r5, pc}
 8018f62:	bf00      	nop

08018f64 <max_serialized_size_geometry_msgs__msg__Point>:
 8018f64:	b570      	push	{r4, r5, r6, lr}
 8018f66:	2301      	movs	r3, #1
 8018f68:	460c      	mov	r4, r1
 8018f6a:	7003      	strb	r3, [r0, #0]
 8018f6c:	2108      	movs	r1, #8
 8018f6e:	4620      	mov	r0, r4
 8018f70:	f7f2 f822 	bl	800afb8 <ucdr_alignment>
 8018f74:	2108      	movs	r1, #8
 8018f76:	1863      	adds	r3, r4, r1
 8018f78:	18c6      	adds	r6, r0, r3
 8018f7a:	4630      	mov	r0, r6
 8018f7c:	f7f2 f81c 	bl	800afb8 <ucdr_alignment>
 8018f80:	f100 0508 	add.w	r5, r0, #8
 8018f84:	4435      	add	r5, r6
 8018f86:	2108      	movs	r1, #8
 8018f88:	4628      	mov	r0, r5
 8018f8a:	f7f2 f815 	bl	800afb8 <ucdr_alignment>
 8018f8e:	f1c4 0408 	rsb	r4, r4, #8
 8018f92:	4420      	add	r0, r4
 8018f94:	4428      	add	r0, r5
 8018f96:	bd70      	pop	{r4, r5, r6, pc}

08018f98 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point>:
 8018f98:	4800      	ldr	r0, [pc, #0]	@ (8018f9c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__geometry_msgs__msg__Point+0x4>)
 8018f9a:	4770      	bx	lr
 8018f9c:	20002e00 	.word	0x20002e00

08018fa0 <geometry_msgs__msg__Point__init>:
 8018fa0:	3800      	subs	r0, #0
 8018fa2:	bf18      	it	ne
 8018fa4:	2001      	movne	r0, #1
 8018fa6:	4770      	bx	lr

08018fa8 <geometry_msgs__msg__Point__fini>:
 8018fa8:	4770      	bx	lr
 8018faa:	bf00      	nop

08018fac <calloc>:
 8018fac:	4b02      	ldr	r3, [pc, #8]	@ (8018fb8 <calloc+0xc>)
 8018fae:	460a      	mov	r2, r1
 8018fb0:	4601      	mov	r1, r0
 8018fb2:	6818      	ldr	r0, [r3, #0]
 8018fb4:	f000 b802 	b.w	8018fbc <_calloc_r>
 8018fb8:	20002e40 	.word	0x20002e40

08018fbc <_calloc_r>:
 8018fbc:	b570      	push	{r4, r5, r6, lr}
 8018fbe:	fba1 5402 	umull	r5, r4, r1, r2
 8018fc2:	b934      	cbnz	r4, 8018fd2 <_calloc_r+0x16>
 8018fc4:	4629      	mov	r1, r5
 8018fc6:	f000 f899 	bl	80190fc <_malloc_r>
 8018fca:	4606      	mov	r6, r0
 8018fcc:	b928      	cbnz	r0, 8018fda <_calloc_r+0x1e>
 8018fce:	4630      	mov	r0, r6
 8018fd0:	bd70      	pop	{r4, r5, r6, pc}
 8018fd2:	220c      	movs	r2, #12
 8018fd4:	6002      	str	r2, [r0, #0]
 8018fd6:	2600      	movs	r6, #0
 8018fd8:	e7f9      	b.n	8018fce <_calloc_r+0x12>
 8018fda:	462a      	mov	r2, r5
 8018fdc:	4621      	mov	r1, r4
 8018fde:	f000 fd33 	bl	8019a48 <memset>
 8018fe2:	e7f4      	b.n	8018fce <_calloc_r+0x12>

08018fe4 <exit>:
 8018fe4:	b508      	push	{r3, lr}
 8018fe6:	4b06      	ldr	r3, [pc, #24]	@ (8019000 <exit+0x1c>)
 8018fe8:	4604      	mov	r4, r0
 8018fea:	b113      	cbz	r3, 8018ff2 <exit+0xe>
 8018fec:	2100      	movs	r1, #0
 8018fee:	f3af 8000 	nop.w
 8018ff2:	4b04      	ldr	r3, [pc, #16]	@ (8019004 <exit+0x20>)
 8018ff4:	681b      	ldr	r3, [r3, #0]
 8018ff6:	b103      	cbz	r3, 8018ffa <exit+0x16>
 8018ff8:	4798      	blx	r3
 8018ffa:	4620      	mov	r0, r4
 8018ffc:	f7e9 fdb6 	bl	8002b6c <_exit>
 8019000:	00000000 	.word	0x00000000
 8019004:	200114ac 	.word	0x200114ac

08019008 <getenv>:
 8019008:	b507      	push	{r0, r1, r2, lr}
 801900a:	4b04      	ldr	r3, [pc, #16]	@ (801901c <getenv+0x14>)
 801900c:	4601      	mov	r1, r0
 801900e:	aa01      	add	r2, sp, #4
 8019010:	6818      	ldr	r0, [r3, #0]
 8019012:	f000 f805 	bl	8019020 <_findenv_r>
 8019016:	b003      	add	sp, #12
 8019018:	f85d fb04 	ldr.w	pc, [sp], #4
 801901c:	20002e40 	.word	0x20002e40

08019020 <_findenv_r>:
 8019020:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019024:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 8019094 <_findenv_r+0x74>
 8019028:	4606      	mov	r6, r0
 801902a:	4689      	mov	r9, r1
 801902c:	4617      	mov	r7, r2
 801902e:	f000 fe71 	bl	8019d14 <__env_lock>
 8019032:	f8da 4000 	ldr.w	r4, [sl]
 8019036:	b134      	cbz	r4, 8019046 <_findenv_r+0x26>
 8019038:	464b      	mov	r3, r9
 801903a:	4698      	mov	r8, r3
 801903c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019040:	b13a      	cbz	r2, 8019052 <_findenv_r+0x32>
 8019042:	2a3d      	cmp	r2, #61	@ 0x3d
 8019044:	d1f9      	bne.n	801903a <_findenv_r+0x1a>
 8019046:	4630      	mov	r0, r6
 8019048:	f000 fe6a 	bl	8019d20 <__env_unlock>
 801904c:	2000      	movs	r0, #0
 801904e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019052:	eba8 0809 	sub.w	r8, r8, r9
 8019056:	46a3      	mov	fp, r4
 8019058:	f854 0b04 	ldr.w	r0, [r4], #4
 801905c:	2800      	cmp	r0, #0
 801905e:	d0f2      	beq.n	8019046 <_findenv_r+0x26>
 8019060:	4642      	mov	r2, r8
 8019062:	4649      	mov	r1, r9
 8019064:	f000 fd05 	bl	8019a72 <strncmp>
 8019068:	2800      	cmp	r0, #0
 801906a:	d1f4      	bne.n	8019056 <_findenv_r+0x36>
 801906c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8019070:	eb03 0508 	add.w	r5, r3, r8
 8019074:	f813 3008 	ldrb.w	r3, [r3, r8]
 8019078:	2b3d      	cmp	r3, #61	@ 0x3d
 801907a:	d1ec      	bne.n	8019056 <_findenv_r+0x36>
 801907c:	f8da 3000 	ldr.w	r3, [sl]
 8019080:	ebab 0303 	sub.w	r3, fp, r3
 8019084:	109b      	asrs	r3, r3, #2
 8019086:	4630      	mov	r0, r6
 8019088:	603b      	str	r3, [r7, #0]
 801908a:	f000 fe49 	bl	8019d20 <__env_unlock>
 801908e:	1c68      	adds	r0, r5, #1
 8019090:	e7dd      	b.n	801904e <_findenv_r+0x2e>
 8019092:	bf00      	nop
 8019094:	20000010 	.word	0x20000010

08019098 <malloc>:
 8019098:	4b02      	ldr	r3, [pc, #8]	@ (80190a4 <malloc+0xc>)
 801909a:	4601      	mov	r1, r0
 801909c:	6818      	ldr	r0, [r3, #0]
 801909e:	f000 b82d 	b.w	80190fc <_malloc_r>
 80190a2:	bf00      	nop
 80190a4:	20002e40 	.word	0x20002e40

080190a8 <free>:
 80190a8:	4b02      	ldr	r3, [pc, #8]	@ (80190b4 <free+0xc>)
 80190aa:	4601      	mov	r1, r0
 80190ac:	6818      	ldr	r0, [r3, #0]
 80190ae:	f000 be3d 	b.w	8019d2c <_free_r>
 80190b2:	bf00      	nop
 80190b4:	20002e40 	.word	0x20002e40

080190b8 <sbrk_aligned>:
 80190b8:	b570      	push	{r4, r5, r6, lr}
 80190ba:	4e0f      	ldr	r6, [pc, #60]	@ (80190f8 <sbrk_aligned+0x40>)
 80190bc:	460c      	mov	r4, r1
 80190be:	6831      	ldr	r1, [r6, #0]
 80190c0:	4605      	mov	r5, r0
 80190c2:	b911      	cbnz	r1, 80190ca <sbrk_aligned+0x12>
 80190c4:	f000 fda2 	bl	8019c0c <_sbrk_r>
 80190c8:	6030      	str	r0, [r6, #0]
 80190ca:	4621      	mov	r1, r4
 80190cc:	4628      	mov	r0, r5
 80190ce:	f000 fd9d 	bl	8019c0c <_sbrk_r>
 80190d2:	1c43      	adds	r3, r0, #1
 80190d4:	d103      	bne.n	80190de <sbrk_aligned+0x26>
 80190d6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80190da:	4620      	mov	r0, r4
 80190dc:	bd70      	pop	{r4, r5, r6, pc}
 80190de:	1cc4      	adds	r4, r0, #3
 80190e0:	f024 0403 	bic.w	r4, r4, #3
 80190e4:	42a0      	cmp	r0, r4
 80190e6:	d0f8      	beq.n	80190da <sbrk_aligned+0x22>
 80190e8:	1a21      	subs	r1, r4, r0
 80190ea:	4628      	mov	r0, r5
 80190ec:	f000 fd8e 	bl	8019c0c <_sbrk_r>
 80190f0:	3001      	adds	r0, #1
 80190f2:	d1f2      	bne.n	80190da <sbrk_aligned+0x22>
 80190f4:	e7ef      	b.n	80190d6 <sbrk_aligned+0x1e>
 80190f6:	bf00      	nop
 80190f8:	2001136c 	.word	0x2001136c

080190fc <_malloc_r>:
 80190fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019100:	1ccd      	adds	r5, r1, #3
 8019102:	f025 0503 	bic.w	r5, r5, #3
 8019106:	3508      	adds	r5, #8
 8019108:	2d0c      	cmp	r5, #12
 801910a:	bf38      	it	cc
 801910c:	250c      	movcc	r5, #12
 801910e:	2d00      	cmp	r5, #0
 8019110:	4606      	mov	r6, r0
 8019112:	db01      	blt.n	8019118 <_malloc_r+0x1c>
 8019114:	42a9      	cmp	r1, r5
 8019116:	d904      	bls.n	8019122 <_malloc_r+0x26>
 8019118:	230c      	movs	r3, #12
 801911a:	6033      	str	r3, [r6, #0]
 801911c:	2000      	movs	r0, #0
 801911e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019122:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80191f8 <_malloc_r+0xfc>
 8019126:	f000 f869 	bl	80191fc <__malloc_lock>
 801912a:	f8d8 3000 	ldr.w	r3, [r8]
 801912e:	461c      	mov	r4, r3
 8019130:	bb44      	cbnz	r4, 8019184 <_malloc_r+0x88>
 8019132:	4629      	mov	r1, r5
 8019134:	4630      	mov	r0, r6
 8019136:	f7ff ffbf 	bl	80190b8 <sbrk_aligned>
 801913a:	1c43      	adds	r3, r0, #1
 801913c:	4604      	mov	r4, r0
 801913e:	d158      	bne.n	80191f2 <_malloc_r+0xf6>
 8019140:	f8d8 4000 	ldr.w	r4, [r8]
 8019144:	4627      	mov	r7, r4
 8019146:	2f00      	cmp	r7, #0
 8019148:	d143      	bne.n	80191d2 <_malloc_r+0xd6>
 801914a:	2c00      	cmp	r4, #0
 801914c:	d04b      	beq.n	80191e6 <_malloc_r+0xea>
 801914e:	6823      	ldr	r3, [r4, #0]
 8019150:	4639      	mov	r1, r7
 8019152:	4630      	mov	r0, r6
 8019154:	eb04 0903 	add.w	r9, r4, r3
 8019158:	f000 fd58 	bl	8019c0c <_sbrk_r>
 801915c:	4581      	cmp	r9, r0
 801915e:	d142      	bne.n	80191e6 <_malloc_r+0xea>
 8019160:	6821      	ldr	r1, [r4, #0]
 8019162:	1a6d      	subs	r5, r5, r1
 8019164:	4629      	mov	r1, r5
 8019166:	4630      	mov	r0, r6
 8019168:	f7ff ffa6 	bl	80190b8 <sbrk_aligned>
 801916c:	3001      	adds	r0, #1
 801916e:	d03a      	beq.n	80191e6 <_malloc_r+0xea>
 8019170:	6823      	ldr	r3, [r4, #0]
 8019172:	442b      	add	r3, r5
 8019174:	6023      	str	r3, [r4, #0]
 8019176:	f8d8 3000 	ldr.w	r3, [r8]
 801917a:	685a      	ldr	r2, [r3, #4]
 801917c:	bb62      	cbnz	r2, 80191d8 <_malloc_r+0xdc>
 801917e:	f8c8 7000 	str.w	r7, [r8]
 8019182:	e00f      	b.n	80191a4 <_malloc_r+0xa8>
 8019184:	6822      	ldr	r2, [r4, #0]
 8019186:	1b52      	subs	r2, r2, r5
 8019188:	d420      	bmi.n	80191cc <_malloc_r+0xd0>
 801918a:	2a0b      	cmp	r2, #11
 801918c:	d917      	bls.n	80191be <_malloc_r+0xc2>
 801918e:	1961      	adds	r1, r4, r5
 8019190:	42a3      	cmp	r3, r4
 8019192:	6025      	str	r5, [r4, #0]
 8019194:	bf18      	it	ne
 8019196:	6059      	strne	r1, [r3, #4]
 8019198:	6863      	ldr	r3, [r4, #4]
 801919a:	bf08      	it	eq
 801919c:	f8c8 1000 	streq.w	r1, [r8]
 80191a0:	5162      	str	r2, [r4, r5]
 80191a2:	604b      	str	r3, [r1, #4]
 80191a4:	4630      	mov	r0, r6
 80191a6:	f000 f82f 	bl	8019208 <__malloc_unlock>
 80191aa:	f104 000b 	add.w	r0, r4, #11
 80191ae:	1d23      	adds	r3, r4, #4
 80191b0:	f020 0007 	bic.w	r0, r0, #7
 80191b4:	1ac2      	subs	r2, r0, r3
 80191b6:	bf1c      	itt	ne
 80191b8:	1a1b      	subne	r3, r3, r0
 80191ba:	50a3      	strne	r3, [r4, r2]
 80191bc:	e7af      	b.n	801911e <_malloc_r+0x22>
 80191be:	6862      	ldr	r2, [r4, #4]
 80191c0:	42a3      	cmp	r3, r4
 80191c2:	bf0c      	ite	eq
 80191c4:	f8c8 2000 	streq.w	r2, [r8]
 80191c8:	605a      	strne	r2, [r3, #4]
 80191ca:	e7eb      	b.n	80191a4 <_malloc_r+0xa8>
 80191cc:	4623      	mov	r3, r4
 80191ce:	6864      	ldr	r4, [r4, #4]
 80191d0:	e7ae      	b.n	8019130 <_malloc_r+0x34>
 80191d2:	463c      	mov	r4, r7
 80191d4:	687f      	ldr	r7, [r7, #4]
 80191d6:	e7b6      	b.n	8019146 <_malloc_r+0x4a>
 80191d8:	461a      	mov	r2, r3
 80191da:	685b      	ldr	r3, [r3, #4]
 80191dc:	42a3      	cmp	r3, r4
 80191de:	d1fb      	bne.n	80191d8 <_malloc_r+0xdc>
 80191e0:	2300      	movs	r3, #0
 80191e2:	6053      	str	r3, [r2, #4]
 80191e4:	e7de      	b.n	80191a4 <_malloc_r+0xa8>
 80191e6:	230c      	movs	r3, #12
 80191e8:	6033      	str	r3, [r6, #0]
 80191ea:	4630      	mov	r0, r6
 80191ec:	f000 f80c 	bl	8019208 <__malloc_unlock>
 80191f0:	e794      	b.n	801911c <_malloc_r+0x20>
 80191f2:	6005      	str	r5, [r0, #0]
 80191f4:	e7d6      	b.n	80191a4 <_malloc_r+0xa8>
 80191f6:	bf00      	nop
 80191f8:	20011370 	.word	0x20011370

080191fc <__malloc_lock>:
 80191fc:	4801      	ldr	r0, [pc, #4]	@ (8019204 <__malloc_lock+0x8>)
 80191fe:	f000 bd52 	b.w	8019ca6 <__retarget_lock_acquire_recursive>
 8019202:	bf00      	nop
 8019204:	200114b5 	.word	0x200114b5

08019208 <__malloc_unlock>:
 8019208:	4801      	ldr	r0, [pc, #4]	@ (8019210 <__malloc_unlock+0x8>)
 801920a:	f000 bd4d 	b.w	8019ca8 <__retarget_lock_release_recursive>
 801920e:	bf00      	nop
 8019210:	200114b5 	.word	0x200114b5

08019214 <srand>:
 8019214:	b538      	push	{r3, r4, r5, lr}
 8019216:	4b10      	ldr	r3, [pc, #64]	@ (8019258 <srand+0x44>)
 8019218:	681d      	ldr	r5, [r3, #0]
 801921a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801921c:	4604      	mov	r4, r0
 801921e:	b9b3      	cbnz	r3, 801924e <srand+0x3a>
 8019220:	2018      	movs	r0, #24
 8019222:	f7ff ff39 	bl	8019098 <malloc>
 8019226:	4602      	mov	r2, r0
 8019228:	6328      	str	r0, [r5, #48]	@ 0x30
 801922a:	b920      	cbnz	r0, 8019236 <srand+0x22>
 801922c:	4b0b      	ldr	r3, [pc, #44]	@ (801925c <srand+0x48>)
 801922e:	480c      	ldr	r0, [pc, #48]	@ (8019260 <srand+0x4c>)
 8019230:	2146      	movs	r1, #70	@ 0x46
 8019232:	f000 fd51 	bl	8019cd8 <__assert_func>
 8019236:	490b      	ldr	r1, [pc, #44]	@ (8019264 <srand+0x50>)
 8019238:	4b0b      	ldr	r3, [pc, #44]	@ (8019268 <srand+0x54>)
 801923a:	e9c0 1300 	strd	r1, r3, [r0]
 801923e:	4b0b      	ldr	r3, [pc, #44]	@ (801926c <srand+0x58>)
 8019240:	6083      	str	r3, [r0, #8]
 8019242:	230b      	movs	r3, #11
 8019244:	8183      	strh	r3, [r0, #12]
 8019246:	2100      	movs	r1, #0
 8019248:	2001      	movs	r0, #1
 801924a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801924e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8019250:	2200      	movs	r2, #0
 8019252:	611c      	str	r4, [r3, #16]
 8019254:	615a      	str	r2, [r3, #20]
 8019256:	bd38      	pop	{r3, r4, r5, pc}
 8019258:	20002e40 	.word	0x20002e40
 801925c:	0801d9f8 	.word	0x0801d9f8
 8019260:	0801da0f 	.word	0x0801da0f
 8019264:	abcd330e 	.word	0xabcd330e
 8019268:	e66d1234 	.word	0xe66d1234
 801926c:	0005deec 	.word	0x0005deec

08019270 <rand>:
 8019270:	4b16      	ldr	r3, [pc, #88]	@ (80192cc <rand+0x5c>)
 8019272:	b510      	push	{r4, lr}
 8019274:	681c      	ldr	r4, [r3, #0]
 8019276:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8019278:	b9b3      	cbnz	r3, 80192a8 <rand+0x38>
 801927a:	2018      	movs	r0, #24
 801927c:	f7ff ff0c 	bl	8019098 <malloc>
 8019280:	4602      	mov	r2, r0
 8019282:	6320      	str	r0, [r4, #48]	@ 0x30
 8019284:	b920      	cbnz	r0, 8019290 <rand+0x20>
 8019286:	4b12      	ldr	r3, [pc, #72]	@ (80192d0 <rand+0x60>)
 8019288:	4812      	ldr	r0, [pc, #72]	@ (80192d4 <rand+0x64>)
 801928a:	2152      	movs	r1, #82	@ 0x52
 801928c:	f000 fd24 	bl	8019cd8 <__assert_func>
 8019290:	4911      	ldr	r1, [pc, #68]	@ (80192d8 <rand+0x68>)
 8019292:	4b12      	ldr	r3, [pc, #72]	@ (80192dc <rand+0x6c>)
 8019294:	e9c0 1300 	strd	r1, r3, [r0]
 8019298:	4b11      	ldr	r3, [pc, #68]	@ (80192e0 <rand+0x70>)
 801929a:	6083      	str	r3, [r0, #8]
 801929c:	230b      	movs	r3, #11
 801929e:	8183      	strh	r3, [r0, #12]
 80192a0:	2100      	movs	r1, #0
 80192a2:	2001      	movs	r0, #1
 80192a4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80192a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80192aa:	480e      	ldr	r0, [pc, #56]	@ (80192e4 <rand+0x74>)
 80192ac:	690b      	ldr	r3, [r1, #16]
 80192ae:	694c      	ldr	r4, [r1, #20]
 80192b0:	4a0d      	ldr	r2, [pc, #52]	@ (80192e8 <rand+0x78>)
 80192b2:	4358      	muls	r0, r3
 80192b4:	fb02 0004 	mla	r0, r2, r4, r0
 80192b8:	fba3 3202 	umull	r3, r2, r3, r2
 80192bc:	3301      	adds	r3, #1
 80192be:	eb40 0002 	adc.w	r0, r0, r2
 80192c2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80192c6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80192ca:	bd10      	pop	{r4, pc}
 80192cc:	20002e40 	.word	0x20002e40
 80192d0:	0801d9f8 	.word	0x0801d9f8
 80192d4:	0801da0f 	.word	0x0801da0f
 80192d8:	abcd330e 	.word	0xabcd330e
 80192dc:	e66d1234 	.word	0xe66d1234
 80192e0:	0005deec 	.word	0x0005deec
 80192e4:	5851f42d 	.word	0x5851f42d
 80192e8:	4c957f2d 	.word	0x4c957f2d

080192ec <realloc>:
 80192ec:	4b02      	ldr	r3, [pc, #8]	@ (80192f8 <realloc+0xc>)
 80192ee:	460a      	mov	r2, r1
 80192f0:	4601      	mov	r1, r0
 80192f2:	6818      	ldr	r0, [r3, #0]
 80192f4:	f000 b802 	b.w	80192fc <_realloc_r>
 80192f8:	20002e40 	.word	0x20002e40

080192fc <_realloc_r>:
 80192fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019300:	4607      	mov	r7, r0
 8019302:	4614      	mov	r4, r2
 8019304:	460d      	mov	r5, r1
 8019306:	b921      	cbnz	r1, 8019312 <_realloc_r+0x16>
 8019308:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801930c:	4611      	mov	r1, r2
 801930e:	f7ff bef5 	b.w	80190fc <_malloc_r>
 8019312:	b92a      	cbnz	r2, 8019320 <_realloc_r+0x24>
 8019314:	f000 fd0a 	bl	8019d2c <_free_r>
 8019318:	4625      	mov	r5, r4
 801931a:	4628      	mov	r0, r5
 801931c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019320:	f000 fd4e 	bl	8019dc0 <_malloc_usable_size_r>
 8019324:	4284      	cmp	r4, r0
 8019326:	4606      	mov	r6, r0
 8019328:	d802      	bhi.n	8019330 <_realloc_r+0x34>
 801932a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801932e:	d8f4      	bhi.n	801931a <_realloc_r+0x1e>
 8019330:	4621      	mov	r1, r4
 8019332:	4638      	mov	r0, r7
 8019334:	f7ff fee2 	bl	80190fc <_malloc_r>
 8019338:	4680      	mov	r8, r0
 801933a:	b908      	cbnz	r0, 8019340 <_realloc_r+0x44>
 801933c:	4645      	mov	r5, r8
 801933e:	e7ec      	b.n	801931a <_realloc_r+0x1e>
 8019340:	42b4      	cmp	r4, r6
 8019342:	4622      	mov	r2, r4
 8019344:	4629      	mov	r1, r5
 8019346:	bf28      	it	cs
 8019348:	4632      	movcs	r2, r6
 801934a:	f000 fcb6 	bl	8019cba <memcpy>
 801934e:	4629      	mov	r1, r5
 8019350:	4638      	mov	r0, r7
 8019352:	f000 fceb 	bl	8019d2c <_free_r>
 8019356:	e7f1      	b.n	801933c <_realloc_r+0x40>

08019358 <_strtoul_l.isra.0>:
 8019358:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801935c:	4e34      	ldr	r6, [pc, #208]	@ (8019430 <_strtoul_l.isra.0+0xd8>)
 801935e:	4686      	mov	lr, r0
 8019360:	460d      	mov	r5, r1
 8019362:	4628      	mov	r0, r5
 8019364:	f815 4b01 	ldrb.w	r4, [r5], #1
 8019368:	5d37      	ldrb	r7, [r6, r4]
 801936a:	f017 0708 	ands.w	r7, r7, #8
 801936e:	d1f8      	bne.n	8019362 <_strtoul_l.isra.0+0xa>
 8019370:	2c2d      	cmp	r4, #45	@ 0x2d
 8019372:	d110      	bne.n	8019396 <_strtoul_l.isra.0+0x3e>
 8019374:	782c      	ldrb	r4, [r5, #0]
 8019376:	2701      	movs	r7, #1
 8019378:	1c85      	adds	r5, r0, #2
 801937a:	f033 0010 	bics.w	r0, r3, #16
 801937e:	d115      	bne.n	80193ac <_strtoul_l.isra.0+0x54>
 8019380:	2c30      	cmp	r4, #48	@ 0x30
 8019382:	d10d      	bne.n	80193a0 <_strtoul_l.isra.0+0x48>
 8019384:	7828      	ldrb	r0, [r5, #0]
 8019386:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801938a:	2858      	cmp	r0, #88	@ 0x58
 801938c:	d108      	bne.n	80193a0 <_strtoul_l.isra.0+0x48>
 801938e:	786c      	ldrb	r4, [r5, #1]
 8019390:	3502      	adds	r5, #2
 8019392:	2310      	movs	r3, #16
 8019394:	e00a      	b.n	80193ac <_strtoul_l.isra.0+0x54>
 8019396:	2c2b      	cmp	r4, #43	@ 0x2b
 8019398:	bf04      	itt	eq
 801939a:	782c      	ldrbeq	r4, [r5, #0]
 801939c:	1c85      	addeq	r5, r0, #2
 801939e:	e7ec      	b.n	801937a <_strtoul_l.isra.0+0x22>
 80193a0:	2b00      	cmp	r3, #0
 80193a2:	d1f6      	bne.n	8019392 <_strtoul_l.isra.0+0x3a>
 80193a4:	2c30      	cmp	r4, #48	@ 0x30
 80193a6:	bf14      	ite	ne
 80193a8:	230a      	movne	r3, #10
 80193aa:	2308      	moveq	r3, #8
 80193ac:	f04f 38ff 	mov.w	r8, #4294967295	@ 0xffffffff
 80193b0:	2600      	movs	r6, #0
 80193b2:	fbb8 f8f3 	udiv	r8, r8, r3
 80193b6:	fb03 f908 	mul.w	r9, r3, r8
 80193ba:	ea6f 0909 	mvn.w	r9, r9
 80193be:	4630      	mov	r0, r6
 80193c0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80193c4:	f1bc 0f09 	cmp.w	ip, #9
 80193c8:	d810      	bhi.n	80193ec <_strtoul_l.isra.0+0x94>
 80193ca:	4664      	mov	r4, ip
 80193cc:	42a3      	cmp	r3, r4
 80193ce:	dd1e      	ble.n	801940e <_strtoul_l.isra.0+0xb6>
 80193d0:	f1b6 3fff 	cmp.w	r6, #4294967295	@ 0xffffffff
 80193d4:	d007      	beq.n	80193e6 <_strtoul_l.isra.0+0x8e>
 80193d6:	4580      	cmp	r8, r0
 80193d8:	d316      	bcc.n	8019408 <_strtoul_l.isra.0+0xb0>
 80193da:	d101      	bne.n	80193e0 <_strtoul_l.isra.0+0x88>
 80193dc:	45a1      	cmp	r9, r4
 80193de:	db13      	blt.n	8019408 <_strtoul_l.isra.0+0xb0>
 80193e0:	fb00 4003 	mla	r0, r0, r3, r4
 80193e4:	2601      	movs	r6, #1
 80193e6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80193ea:	e7e9      	b.n	80193c0 <_strtoul_l.isra.0+0x68>
 80193ec:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80193f0:	f1bc 0f19 	cmp.w	ip, #25
 80193f4:	d801      	bhi.n	80193fa <_strtoul_l.isra.0+0xa2>
 80193f6:	3c37      	subs	r4, #55	@ 0x37
 80193f8:	e7e8      	b.n	80193cc <_strtoul_l.isra.0+0x74>
 80193fa:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80193fe:	f1bc 0f19 	cmp.w	ip, #25
 8019402:	d804      	bhi.n	801940e <_strtoul_l.isra.0+0xb6>
 8019404:	3c57      	subs	r4, #87	@ 0x57
 8019406:	e7e1      	b.n	80193cc <_strtoul_l.isra.0+0x74>
 8019408:	f04f 36ff 	mov.w	r6, #4294967295	@ 0xffffffff
 801940c:	e7eb      	b.n	80193e6 <_strtoul_l.isra.0+0x8e>
 801940e:	1c73      	adds	r3, r6, #1
 8019410:	d106      	bne.n	8019420 <_strtoul_l.isra.0+0xc8>
 8019412:	2322      	movs	r3, #34	@ 0x22
 8019414:	f8ce 3000 	str.w	r3, [lr]
 8019418:	4630      	mov	r0, r6
 801941a:	b932      	cbnz	r2, 801942a <_strtoul_l.isra.0+0xd2>
 801941c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019420:	b107      	cbz	r7, 8019424 <_strtoul_l.isra.0+0xcc>
 8019422:	4240      	negs	r0, r0
 8019424:	2a00      	cmp	r2, #0
 8019426:	d0f9      	beq.n	801941c <_strtoul_l.isra.0+0xc4>
 8019428:	b106      	cbz	r6, 801942c <_strtoul_l.isra.0+0xd4>
 801942a:	1e69      	subs	r1, r5, #1
 801942c:	6011      	str	r1, [r2, #0]
 801942e:	e7f5      	b.n	801941c <_strtoul_l.isra.0+0xc4>
 8019430:	0801dad7 	.word	0x0801dad7

08019434 <strtoul>:
 8019434:	4613      	mov	r3, r2
 8019436:	460a      	mov	r2, r1
 8019438:	4601      	mov	r1, r0
 801943a:	4802      	ldr	r0, [pc, #8]	@ (8019444 <strtoul+0x10>)
 801943c:	6800      	ldr	r0, [r0, #0]
 801943e:	f7ff bf8b 	b.w	8019358 <_strtoul_l.isra.0>
 8019442:	bf00      	nop
 8019444:	20002e40 	.word	0x20002e40

08019448 <std>:
 8019448:	2300      	movs	r3, #0
 801944a:	b510      	push	{r4, lr}
 801944c:	4604      	mov	r4, r0
 801944e:	e9c0 3300 	strd	r3, r3, [r0]
 8019452:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019456:	6083      	str	r3, [r0, #8]
 8019458:	8181      	strh	r1, [r0, #12]
 801945a:	6643      	str	r3, [r0, #100]	@ 0x64
 801945c:	81c2      	strh	r2, [r0, #14]
 801945e:	6183      	str	r3, [r0, #24]
 8019460:	4619      	mov	r1, r3
 8019462:	2208      	movs	r2, #8
 8019464:	305c      	adds	r0, #92	@ 0x5c
 8019466:	f000 faef 	bl	8019a48 <memset>
 801946a:	4b0d      	ldr	r3, [pc, #52]	@ (80194a0 <std+0x58>)
 801946c:	6263      	str	r3, [r4, #36]	@ 0x24
 801946e:	4b0d      	ldr	r3, [pc, #52]	@ (80194a4 <std+0x5c>)
 8019470:	62a3      	str	r3, [r4, #40]	@ 0x28
 8019472:	4b0d      	ldr	r3, [pc, #52]	@ (80194a8 <std+0x60>)
 8019474:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019476:	4b0d      	ldr	r3, [pc, #52]	@ (80194ac <std+0x64>)
 8019478:	6323      	str	r3, [r4, #48]	@ 0x30
 801947a:	4b0d      	ldr	r3, [pc, #52]	@ (80194b0 <std+0x68>)
 801947c:	6224      	str	r4, [r4, #32]
 801947e:	429c      	cmp	r4, r3
 8019480:	d006      	beq.n	8019490 <std+0x48>
 8019482:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8019486:	4294      	cmp	r4, r2
 8019488:	d002      	beq.n	8019490 <std+0x48>
 801948a:	33d0      	adds	r3, #208	@ 0xd0
 801948c:	429c      	cmp	r4, r3
 801948e:	d105      	bne.n	801949c <std+0x54>
 8019490:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8019494:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019498:	f000 bc04 	b.w	8019ca4 <__retarget_lock_init_recursive>
 801949c:	bd10      	pop	{r4, pc}
 801949e:	bf00      	nop
 80194a0:	080197cd 	.word	0x080197cd
 80194a4:	080197ef 	.word	0x080197ef
 80194a8:	08019827 	.word	0x08019827
 80194ac:	0801984b 	.word	0x0801984b
 80194b0:	20011374 	.word	0x20011374

080194b4 <stdio_exit_handler>:
 80194b4:	4a02      	ldr	r2, [pc, #8]	@ (80194c0 <stdio_exit_handler+0xc>)
 80194b6:	4903      	ldr	r1, [pc, #12]	@ (80194c4 <stdio_exit_handler+0x10>)
 80194b8:	4803      	ldr	r0, [pc, #12]	@ (80194c8 <stdio_exit_handler+0x14>)
 80194ba:	f000 b869 	b.w	8019590 <_fwalk_sglue>
 80194be:	bf00      	nop
 80194c0:	20002e34 	.word	0x20002e34
 80194c4:	0801a725 	.word	0x0801a725
 80194c8:	20002e44 	.word	0x20002e44

080194cc <cleanup_stdio>:
 80194cc:	6841      	ldr	r1, [r0, #4]
 80194ce:	4b0c      	ldr	r3, [pc, #48]	@ (8019500 <cleanup_stdio+0x34>)
 80194d0:	4299      	cmp	r1, r3
 80194d2:	b510      	push	{r4, lr}
 80194d4:	4604      	mov	r4, r0
 80194d6:	d001      	beq.n	80194dc <cleanup_stdio+0x10>
 80194d8:	f001 f924 	bl	801a724 <_fflush_r>
 80194dc:	68a1      	ldr	r1, [r4, #8]
 80194de:	4b09      	ldr	r3, [pc, #36]	@ (8019504 <cleanup_stdio+0x38>)
 80194e0:	4299      	cmp	r1, r3
 80194e2:	d002      	beq.n	80194ea <cleanup_stdio+0x1e>
 80194e4:	4620      	mov	r0, r4
 80194e6:	f001 f91d 	bl	801a724 <_fflush_r>
 80194ea:	68e1      	ldr	r1, [r4, #12]
 80194ec:	4b06      	ldr	r3, [pc, #24]	@ (8019508 <cleanup_stdio+0x3c>)
 80194ee:	4299      	cmp	r1, r3
 80194f0:	d004      	beq.n	80194fc <cleanup_stdio+0x30>
 80194f2:	4620      	mov	r0, r4
 80194f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80194f8:	f001 b914 	b.w	801a724 <_fflush_r>
 80194fc:	bd10      	pop	{r4, pc}
 80194fe:	bf00      	nop
 8019500:	20011374 	.word	0x20011374
 8019504:	200113dc 	.word	0x200113dc
 8019508:	20011444 	.word	0x20011444

0801950c <global_stdio_init.part.0>:
 801950c:	b510      	push	{r4, lr}
 801950e:	4b0b      	ldr	r3, [pc, #44]	@ (801953c <global_stdio_init.part.0+0x30>)
 8019510:	4c0b      	ldr	r4, [pc, #44]	@ (8019540 <global_stdio_init.part.0+0x34>)
 8019512:	4a0c      	ldr	r2, [pc, #48]	@ (8019544 <global_stdio_init.part.0+0x38>)
 8019514:	601a      	str	r2, [r3, #0]
 8019516:	4620      	mov	r0, r4
 8019518:	2200      	movs	r2, #0
 801951a:	2104      	movs	r1, #4
 801951c:	f7ff ff94 	bl	8019448 <std>
 8019520:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019524:	2201      	movs	r2, #1
 8019526:	2109      	movs	r1, #9
 8019528:	f7ff ff8e 	bl	8019448 <std>
 801952c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8019530:	2202      	movs	r2, #2
 8019532:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019536:	2112      	movs	r1, #18
 8019538:	f7ff bf86 	b.w	8019448 <std>
 801953c:	200114ac 	.word	0x200114ac
 8019540:	20011374 	.word	0x20011374
 8019544:	080194b5 	.word	0x080194b5

08019548 <__sfp_lock_acquire>:
 8019548:	4801      	ldr	r0, [pc, #4]	@ (8019550 <__sfp_lock_acquire+0x8>)
 801954a:	f000 bbac 	b.w	8019ca6 <__retarget_lock_acquire_recursive>
 801954e:	bf00      	nop
 8019550:	200114b6 	.word	0x200114b6

08019554 <__sfp_lock_release>:
 8019554:	4801      	ldr	r0, [pc, #4]	@ (801955c <__sfp_lock_release+0x8>)
 8019556:	f000 bba7 	b.w	8019ca8 <__retarget_lock_release_recursive>
 801955a:	bf00      	nop
 801955c:	200114b6 	.word	0x200114b6

08019560 <__sinit>:
 8019560:	b510      	push	{r4, lr}
 8019562:	4604      	mov	r4, r0
 8019564:	f7ff fff0 	bl	8019548 <__sfp_lock_acquire>
 8019568:	6a23      	ldr	r3, [r4, #32]
 801956a:	b11b      	cbz	r3, 8019574 <__sinit+0x14>
 801956c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019570:	f7ff bff0 	b.w	8019554 <__sfp_lock_release>
 8019574:	4b04      	ldr	r3, [pc, #16]	@ (8019588 <__sinit+0x28>)
 8019576:	6223      	str	r3, [r4, #32]
 8019578:	4b04      	ldr	r3, [pc, #16]	@ (801958c <__sinit+0x2c>)
 801957a:	681b      	ldr	r3, [r3, #0]
 801957c:	2b00      	cmp	r3, #0
 801957e:	d1f5      	bne.n	801956c <__sinit+0xc>
 8019580:	f7ff ffc4 	bl	801950c <global_stdio_init.part.0>
 8019584:	e7f2      	b.n	801956c <__sinit+0xc>
 8019586:	bf00      	nop
 8019588:	080194cd 	.word	0x080194cd
 801958c:	200114ac 	.word	0x200114ac

08019590 <_fwalk_sglue>:
 8019590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019594:	4607      	mov	r7, r0
 8019596:	4688      	mov	r8, r1
 8019598:	4614      	mov	r4, r2
 801959a:	2600      	movs	r6, #0
 801959c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80195a0:	f1b9 0901 	subs.w	r9, r9, #1
 80195a4:	d505      	bpl.n	80195b2 <_fwalk_sglue+0x22>
 80195a6:	6824      	ldr	r4, [r4, #0]
 80195a8:	2c00      	cmp	r4, #0
 80195aa:	d1f7      	bne.n	801959c <_fwalk_sglue+0xc>
 80195ac:	4630      	mov	r0, r6
 80195ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80195b2:	89ab      	ldrh	r3, [r5, #12]
 80195b4:	2b01      	cmp	r3, #1
 80195b6:	d907      	bls.n	80195c8 <_fwalk_sglue+0x38>
 80195b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80195bc:	3301      	adds	r3, #1
 80195be:	d003      	beq.n	80195c8 <_fwalk_sglue+0x38>
 80195c0:	4629      	mov	r1, r5
 80195c2:	4638      	mov	r0, r7
 80195c4:	47c0      	blx	r8
 80195c6:	4306      	orrs	r6, r0
 80195c8:	3568      	adds	r5, #104	@ 0x68
 80195ca:	e7e9      	b.n	80195a0 <_fwalk_sglue+0x10>

080195cc <_fwrite_r>:
 80195cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80195d0:	9c08      	ldr	r4, [sp, #32]
 80195d2:	468a      	mov	sl, r1
 80195d4:	4690      	mov	r8, r2
 80195d6:	fb02 f903 	mul.w	r9, r2, r3
 80195da:	4606      	mov	r6, r0
 80195dc:	b118      	cbz	r0, 80195e6 <_fwrite_r+0x1a>
 80195de:	6a03      	ldr	r3, [r0, #32]
 80195e0:	b90b      	cbnz	r3, 80195e6 <_fwrite_r+0x1a>
 80195e2:	f7ff ffbd 	bl	8019560 <__sinit>
 80195e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80195e8:	07dd      	lsls	r5, r3, #31
 80195ea:	d405      	bmi.n	80195f8 <_fwrite_r+0x2c>
 80195ec:	89a3      	ldrh	r3, [r4, #12]
 80195ee:	0598      	lsls	r0, r3, #22
 80195f0:	d402      	bmi.n	80195f8 <_fwrite_r+0x2c>
 80195f2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80195f4:	f000 fb57 	bl	8019ca6 <__retarget_lock_acquire_recursive>
 80195f8:	89a3      	ldrh	r3, [r4, #12]
 80195fa:	0719      	lsls	r1, r3, #28
 80195fc:	d516      	bpl.n	801962c <_fwrite_r+0x60>
 80195fe:	6923      	ldr	r3, [r4, #16]
 8019600:	b1a3      	cbz	r3, 801962c <_fwrite_r+0x60>
 8019602:	2500      	movs	r5, #0
 8019604:	454d      	cmp	r5, r9
 8019606:	d01f      	beq.n	8019648 <_fwrite_r+0x7c>
 8019608:	68a7      	ldr	r7, [r4, #8]
 801960a:	f81a 1005 	ldrb.w	r1, [sl, r5]
 801960e:	3f01      	subs	r7, #1
 8019610:	2f00      	cmp	r7, #0
 8019612:	60a7      	str	r7, [r4, #8]
 8019614:	da04      	bge.n	8019620 <_fwrite_r+0x54>
 8019616:	69a3      	ldr	r3, [r4, #24]
 8019618:	429f      	cmp	r7, r3
 801961a:	db0f      	blt.n	801963c <_fwrite_r+0x70>
 801961c:	290a      	cmp	r1, #10
 801961e:	d00d      	beq.n	801963c <_fwrite_r+0x70>
 8019620:	6823      	ldr	r3, [r4, #0]
 8019622:	1c5a      	adds	r2, r3, #1
 8019624:	6022      	str	r2, [r4, #0]
 8019626:	7019      	strb	r1, [r3, #0]
 8019628:	3501      	adds	r5, #1
 801962a:	e7eb      	b.n	8019604 <_fwrite_r+0x38>
 801962c:	4621      	mov	r1, r4
 801962e:	4630      	mov	r0, r6
 8019630:	f000 f98a 	bl	8019948 <__swsetup_r>
 8019634:	2800      	cmp	r0, #0
 8019636:	d0e4      	beq.n	8019602 <_fwrite_r+0x36>
 8019638:	2500      	movs	r5, #0
 801963a:	e005      	b.n	8019648 <_fwrite_r+0x7c>
 801963c:	4622      	mov	r2, r4
 801963e:	4630      	mov	r0, r6
 8019640:	f000 f944 	bl	80198cc <__swbuf_r>
 8019644:	3001      	adds	r0, #1
 8019646:	d1ef      	bne.n	8019628 <_fwrite_r+0x5c>
 8019648:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801964a:	07da      	lsls	r2, r3, #31
 801964c:	d405      	bmi.n	801965a <_fwrite_r+0x8e>
 801964e:	89a3      	ldrh	r3, [r4, #12]
 8019650:	059b      	lsls	r3, r3, #22
 8019652:	d402      	bmi.n	801965a <_fwrite_r+0x8e>
 8019654:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019656:	f000 fb27 	bl	8019ca8 <__retarget_lock_release_recursive>
 801965a:	fbb5 f0f8 	udiv	r0, r5, r8
 801965e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08019664 <fwrite>:
 8019664:	b507      	push	{r0, r1, r2, lr}
 8019666:	9300      	str	r3, [sp, #0]
 8019668:	4613      	mov	r3, r2
 801966a:	460a      	mov	r2, r1
 801966c:	4601      	mov	r1, r0
 801966e:	4803      	ldr	r0, [pc, #12]	@ (801967c <fwrite+0x18>)
 8019670:	6800      	ldr	r0, [r0, #0]
 8019672:	f7ff ffab 	bl	80195cc <_fwrite_r>
 8019676:	b003      	add	sp, #12
 8019678:	f85d fb04 	ldr.w	pc, [sp], #4
 801967c:	20002e40 	.word	0x20002e40

08019680 <iprintf>:
 8019680:	b40f      	push	{r0, r1, r2, r3}
 8019682:	b507      	push	{r0, r1, r2, lr}
 8019684:	4906      	ldr	r1, [pc, #24]	@ (80196a0 <iprintf+0x20>)
 8019686:	ab04      	add	r3, sp, #16
 8019688:	6808      	ldr	r0, [r1, #0]
 801968a:	f853 2b04 	ldr.w	r2, [r3], #4
 801968e:	6881      	ldr	r1, [r0, #8]
 8019690:	9301      	str	r3, [sp, #4]
 8019692:	f000 fd1f 	bl	801a0d4 <_vfiprintf_r>
 8019696:	b003      	add	sp, #12
 8019698:	f85d eb04 	ldr.w	lr, [sp], #4
 801969c:	b004      	add	sp, #16
 801969e:	4770      	bx	lr
 80196a0:	20002e40 	.word	0x20002e40

080196a4 <_puts_r>:
 80196a4:	6a03      	ldr	r3, [r0, #32]
 80196a6:	b570      	push	{r4, r5, r6, lr}
 80196a8:	6884      	ldr	r4, [r0, #8]
 80196aa:	4605      	mov	r5, r0
 80196ac:	460e      	mov	r6, r1
 80196ae:	b90b      	cbnz	r3, 80196b4 <_puts_r+0x10>
 80196b0:	f7ff ff56 	bl	8019560 <__sinit>
 80196b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80196b6:	07db      	lsls	r3, r3, #31
 80196b8:	d405      	bmi.n	80196c6 <_puts_r+0x22>
 80196ba:	89a3      	ldrh	r3, [r4, #12]
 80196bc:	0598      	lsls	r0, r3, #22
 80196be:	d402      	bmi.n	80196c6 <_puts_r+0x22>
 80196c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80196c2:	f000 faf0 	bl	8019ca6 <__retarget_lock_acquire_recursive>
 80196c6:	89a3      	ldrh	r3, [r4, #12]
 80196c8:	0719      	lsls	r1, r3, #28
 80196ca:	d502      	bpl.n	80196d2 <_puts_r+0x2e>
 80196cc:	6923      	ldr	r3, [r4, #16]
 80196ce:	2b00      	cmp	r3, #0
 80196d0:	d135      	bne.n	801973e <_puts_r+0x9a>
 80196d2:	4621      	mov	r1, r4
 80196d4:	4628      	mov	r0, r5
 80196d6:	f000 f937 	bl	8019948 <__swsetup_r>
 80196da:	b380      	cbz	r0, 801973e <_puts_r+0x9a>
 80196dc:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80196e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80196e2:	07da      	lsls	r2, r3, #31
 80196e4:	d405      	bmi.n	80196f2 <_puts_r+0x4e>
 80196e6:	89a3      	ldrh	r3, [r4, #12]
 80196e8:	059b      	lsls	r3, r3, #22
 80196ea:	d402      	bmi.n	80196f2 <_puts_r+0x4e>
 80196ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80196ee:	f000 fadb 	bl	8019ca8 <__retarget_lock_release_recursive>
 80196f2:	4628      	mov	r0, r5
 80196f4:	bd70      	pop	{r4, r5, r6, pc}
 80196f6:	2b00      	cmp	r3, #0
 80196f8:	da04      	bge.n	8019704 <_puts_r+0x60>
 80196fa:	69a2      	ldr	r2, [r4, #24]
 80196fc:	429a      	cmp	r2, r3
 80196fe:	dc17      	bgt.n	8019730 <_puts_r+0x8c>
 8019700:	290a      	cmp	r1, #10
 8019702:	d015      	beq.n	8019730 <_puts_r+0x8c>
 8019704:	6823      	ldr	r3, [r4, #0]
 8019706:	1c5a      	adds	r2, r3, #1
 8019708:	6022      	str	r2, [r4, #0]
 801970a:	7019      	strb	r1, [r3, #0]
 801970c:	68a3      	ldr	r3, [r4, #8]
 801970e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8019712:	3b01      	subs	r3, #1
 8019714:	60a3      	str	r3, [r4, #8]
 8019716:	2900      	cmp	r1, #0
 8019718:	d1ed      	bne.n	80196f6 <_puts_r+0x52>
 801971a:	2b00      	cmp	r3, #0
 801971c:	da11      	bge.n	8019742 <_puts_r+0x9e>
 801971e:	4622      	mov	r2, r4
 8019720:	210a      	movs	r1, #10
 8019722:	4628      	mov	r0, r5
 8019724:	f000 f8d2 	bl	80198cc <__swbuf_r>
 8019728:	3001      	adds	r0, #1
 801972a:	d0d7      	beq.n	80196dc <_puts_r+0x38>
 801972c:	250a      	movs	r5, #10
 801972e:	e7d7      	b.n	80196e0 <_puts_r+0x3c>
 8019730:	4622      	mov	r2, r4
 8019732:	4628      	mov	r0, r5
 8019734:	f000 f8ca 	bl	80198cc <__swbuf_r>
 8019738:	3001      	adds	r0, #1
 801973a:	d1e7      	bne.n	801970c <_puts_r+0x68>
 801973c:	e7ce      	b.n	80196dc <_puts_r+0x38>
 801973e:	3e01      	subs	r6, #1
 8019740:	e7e4      	b.n	801970c <_puts_r+0x68>
 8019742:	6823      	ldr	r3, [r4, #0]
 8019744:	1c5a      	adds	r2, r3, #1
 8019746:	6022      	str	r2, [r4, #0]
 8019748:	220a      	movs	r2, #10
 801974a:	701a      	strb	r2, [r3, #0]
 801974c:	e7ee      	b.n	801972c <_puts_r+0x88>
	...

08019750 <puts>:
 8019750:	4b02      	ldr	r3, [pc, #8]	@ (801975c <puts+0xc>)
 8019752:	4601      	mov	r1, r0
 8019754:	6818      	ldr	r0, [r3, #0]
 8019756:	f7ff bfa5 	b.w	80196a4 <_puts_r>
 801975a:	bf00      	nop
 801975c:	20002e40 	.word	0x20002e40

08019760 <sniprintf>:
 8019760:	b40c      	push	{r2, r3}
 8019762:	b530      	push	{r4, r5, lr}
 8019764:	4b18      	ldr	r3, [pc, #96]	@ (80197c8 <sniprintf+0x68>)
 8019766:	1e0c      	subs	r4, r1, #0
 8019768:	681d      	ldr	r5, [r3, #0]
 801976a:	b09d      	sub	sp, #116	@ 0x74
 801976c:	da08      	bge.n	8019780 <sniprintf+0x20>
 801976e:	238b      	movs	r3, #139	@ 0x8b
 8019770:	602b      	str	r3, [r5, #0]
 8019772:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019776:	b01d      	add	sp, #116	@ 0x74
 8019778:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801977c:	b002      	add	sp, #8
 801977e:	4770      	bx	lr
 8019780:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019784:	f8ad 3014 	strh.w	r3, [sp, #20]
 8019788:	f04f 0300 	mov.w	r3, #0
 801978c:	931b      	str	r3, [sp, #108]	@ 0x6c
 801978e:	bf14      	ite	ne
 8019790:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8019794:	4623      	moveq	r3, r4
 8019796:	9304      	str	r3, [sp, #16]
 8019798:	9307      	str	r3, [sp, #28]
 801979a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801979e:	9002      	str	r0, [sp, #8]
 80197a0:	9006      	str	r0, [sp, #24]
 80197a2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80197a6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80197a8:	ab21      	add	r3, sp, #132	@ 0x84
 80197aa:	a902      	add	r1, sp, #8
 80197ac:	4628      	mov	r0, r5
 80197ae:	9301      	str	r3, [sp, #4]
 80197b0:	f000 fb6a 	bl	8019e88 <_svfiprintf_r>
 80197b4:	1c43      	adds	r3, r0, #1
 80197b6:	bfbc      	itt	lt
 80197b8:	238b      	movlt	r3, #139	@ 0x8b
 80197ba:	602b      	strlt	r3, [r5, #0]
 80197bc:	2c00      	cmp	r4, #0
 80197be:	d0da      	beq.n	8019776 <sniprintf+0x16>
 80197c0:	9b02      	ldr	r3, [sp, #8]
 80197c2:	2200      	movs	r2, #0
 80197c4:	701a      	strb	r2, [r3, #0]
 80197c6:	e7d6      	b.n	8019776 <sniprintf+0x16>
 80197c8:	20002e40 	.word	0x20002e40

080197cc <__sread>:
 80197cc:	b510      	push	{r4, lr}
 80197ce:	460c      	mov	r4, r1
 80197d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80197d4:	f000 fa08 	bl	8019be8 <_read_r>
 80197d8:	2800      	cmp	r0, #0
 80197da:	bfab      	itete	ge
 80197dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80197de:	89a3      	ldrhlt	r3, [r4, #12]
 80197e0:	181b      	addge	r3, r3, r0
 80197e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80197e6:	bfac      	ite	ge
 80197e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80197ea:	81a3      	strhlt	r3, [r4, #12]
 80197ec:	bd10      	pop	{r4, pc}

080197ee <__swrite>:
 80197ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80197f2:	461f      	mov	r7, r3
 80197f4:	898b      	ldrh	r3, [r1, #12]
 80197f6:	05db      	lsls	r3, r3, #23
 80197f8:	4605      	mov	r5, r0
 80197fa:	460c      	mov	r4, r1
 80197fc:	4616      	mov	r6, r2
 80197fe:	d505      	bpl.n	801980c <__swrite+0x1e>
 8019800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019804:	2302      	movs	r3, #2
 8019806:	2200      	movs	r2, #0
 8019808:	f000 f9dc 	bl	8019bc4 <_lseek_r>
 801980c:	89a3      	ldrh	r3, [r4, #12]
 801980e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019812:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8019816:	81a3      	strh	r3, [r4, #12]
 8019818:	4632      	mov	r2, r6
 801981a:	463b      	mov	r3, r7
 801981c:	4628      	mov	r0, r5
 801981e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019822:	f000 ba03 	b.w	8019c2c <_write_r>

08019826 <__sseek>:
 8019826:	b510      	push	{r4, lr}
 8019828:	460c      	mov	r4, r1
 801982a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801982e:	f000 f9c9 	bl	8019bc4 <_lseek_r>
 8019832:	1c43      	adds	r3, r0, #1
 8019834:	89a3      	ldrh	r3, [r4, #12]
 8019836:	bf15      	itete	ne
 8019838:	6560      	strne	r0, [r4, #84]	@ 0x54
 801983a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801983e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8019842:	81a3      	strheq	r3, [r4, #12]
 8019844:	bf18      	it	ne
 8019846:	81a3      	strhne	r3, [r4, #12]
 8019848:	bd10      	pop	{r4, pc}

0801984a <__sclose>:
 801984a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801984e:	f000 b94b 	b.w	8019ae8 <_close_r>

08019852 <_vsniprintf_r>:
 8019852:	b530      	push	{r4, r5, lr}
 8019854:	4614      	mov	r4, r2
 8019856:	2c00      	cmp	r4, #0
 8019858:	b09b      	sub	sp, #108	@ 0x6c
 801985a:	4605      	mov	r5, r0
 801985c:	461a      	mov	r2, r3
 801985e:	da05      	bge.n	801986c <_vsniprintf_r+0x1a>
 8019860:	238b      	movs	r3, #139	@ 0x8b
 8019862:	6003      	str	r3, [r0, #0]
 8019864:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019868:	b01b      	add	sp, #108	@ 0x6c
 801986a:	bd30      	pop	{r4, r5, pc}
 801986c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8019870:	f8ad 300c 	strh.w	r3, [sp, #12]
 8019874:	f04f 0300 	mov.w	r3, #0
 8019878:	9319      	str	r3, [sp, #100]	@ 0x64
 801987a:	bf14      	ite	ne
 801987c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8019880:	4623      	moveq	r3, r4
 8019882:	9302      	str	r3, [sp, #8]
 8019884:	9305      	str	r3, [sp, #20]
 8019886:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801988a:	9100      	str	r1, [sp, #0]
 801988c:	9104      	str	r1, [sp, #16]
 801988e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8019892:	4669      	mov	r1, sp
 8019894:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8019896:	f000 faf7 	bl	8019e88 <_svfiprintf_r>
 801989a:	1c43      	adds	r3, r0, #1
 801989c:	bfbc      	itt	lt
 801989e:	238b      	movlt	r3, #139	@ 0x8b
 80198a0:	602b      	strlt	r3, [r5, #0]
 80198a2:	2c00      	cmp	r4, #0
 80198a4:	d0e0      	beq.n	8019868 <_vsniprintf_r+0x16>
 80198a6:	9b00      	ldr	r3, [sp, #0]
 80198a8:	2200      	movs	r2, #0
 80198aa:	701a      	strb	r2, [r3, #0]
 80198ac:	e7dc      	b.n	8019868 <_vsniprintf_r+0x16>
	...

080198b0 <vsniprintf>:
 80198b0:	b507      	push	{r0, r1, r2, lr}
 80198b2:	9300      	str	r3, [sp, #0]
 80198b4:	4613      	mov	r3, r2
 80198b6:	460a      	mov	r2, r1
 80198b8:	4601      	mov	r1, r0
 80198ba:	4803      	ldr	r0, [pc, #12]	@ (80198c8 <vsniprintf+0x18>)
 80198bc:	6800      	ldr	r0, [r0, #0]
 80198be:	f7ff ffc8 	bl	8019852 <_vsniprintf_r>
 80198c2:	b003      	add	sp, #12
 80198c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80198c8:	20002e40 	.word	0x20002e40

080198cc <__swbuf_r>:
 80198cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80198ce:	460e      	mov	r6, r1
 80198d0:	4614      	mov	r4, r2
 80198d2:	4605      	mov	r5, r0
 80198d4:	b118      	cbz	r0, 80198de <__swbuf_r+0x12>
 80198d6:	6a03      	ldr	r3, [r0, #32]
 80198d8:	b90b      	cbnz	r3, 80198de <__swbuf_r+0x12>
 80198da:	f7ff fe41 	bl	8019560 <__sinit>
 80198de:	69a3      	ldr	r3, [r4, #24]
 80198e0:	60a3      	str	r3, [r4, #8]
 80198e2:	89a3      	ldrh	r3, [r4, #12]
 80198e4:	071a      	lsls	r2, r3, #28
 80198e6:	d501      	bpl.n	80198ec <__swbuf_r+0x20>
 80198e8:	6923      	ldr	r3, [r4, #16]
 80198ea:	b943      	cbnz	r3, 80198fe <__swbuf_r+0x32>
 80198ec:	4621      	mov	r1, r4
 80198ee:	4628      	mov	r0, r5
 80198f0:	f000 f82a 	bl	8019948 <__swsetup_r>
 80198f4:	b118      	cbz	r0, 80198fe <__swbuf_r+0x32>
 80198f6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80198fa:	4638      	mov	r0, r7
 80198fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80198fe:	6823      	ldr	r3, [r4, #0]
 8019900:	6922      	ldr	r2, [r4, #16]
 8019902:	1a98      	subs	r0, r3, r2
 8019904:	6963      	ldr	r3, [r4, #20]
 8019906:	b2f6      	uxtb	r6, r6
 8019908:	4283      	cmp	r3, r0
 801990a:	4637      	mov	r7, r6
 801990c:	dc05      	bgt.n	801991a <__swbuf_r+0x4e>
 801990e:	4621      	mov	r1, r4
 8019910:	4628      	mov	r0, r5
 8019912:	f000 ff07 	bl	801a724 <_fflush_r>
 8019916:	2800      	cmp	r0, #0
 8019918:	d1ed      	bne.n	80198f6 <__swbuf_r+0x2a>
 801991a:	68a3      	ldr	r3, [r4, #8]
 801991c:	3b01      	subs	r3, #1
 801991e:	60a3      	str	r3, [r4, #8]
 8019920:	6823      	ldr	r3, [r4, #0]
 8019922:	1c5a      	adds	r2, r3, #1
 8019924:	6022      	str	r2, [r4, #0]
 8019926:	701e      	strb	r6, [r3, #0]
 8019928:	6962      	ldr	r2, [r4, #20]
 801992a:	1c43      	adds	r3, r0, #1
 801992c:	429a      	cmp	r2, r3
 801992e:	d004      	beq.n	801993a <__swbuf_r+0x6e>
 8019930:	89a3      	ldrh	r3, [r4, #12]
 8019932:	07db      	lsls	r3, r3, #31
 8019934:	d5e1      	bpl.n	80198fa <__swbuf_r+0x2e>
 8019936:	2e0a      	cmp	r6, #10
 8019938:	d1df      	bne.n	80198fa <__swbuf_r+0x2e>
 801993a:	4621      	mov	r1, r4
 801993c:	4628      	mov	r0, r5
 801993e:	f000 fef1 	bl	801a724 <_fflush_r>
 8019942:	2800      	cmp	r0, #0
 8019944:	d0d9      	beq.n	80198fa <__swbuf_r+0x2e>
 8019946:	e7d6      	b.n	80198f6 <__swbuf_r+0x2a>

08019948 <__swsetup_r>:
 8019948:	b538      	push	{r3, r4, r5, lr}
 801994a:	4b29      	ldr	r3, [pc, #164]	@ (80199f0 <__swsetup_r+0xa8>)
 801994c:	4605      	mov	r5, r0
 801994e:	6818      	ldr	r0, [r3, #0]
 8019950:	460c      	mov	r4, r1
 8019952:	b118      	cbz	r0, 801995c <__swsetup_r+0x14>
 8019954:	6a03      	ldr	r3, [r0, #32]
 8019956:	b90b      	cbnz	r3, 801995c <__swsetup_r+0x14>
 8019958:	f7ff fe02 	bl	8019560 <__sinit>
 801995c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019960:	0719      	lsls	r1, r3, #28
 8019962:	d422      	bmi.n	80199aa <__swsetup_r+0x62>
 8019964:	06da      	lsls	r2, r3, #27
 8019966:	d407      	bmi.n	8019978 <__swsetup_r+0x30>
 8019968:	2209      	movs	r2, #9
 801996a:	602a      	str	r2, [r5, #0]
 801996c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019970:	81a3      	strh	r3, [r4, #12]
 8019972:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019976:	e033      	b.n	80199e0 <__swsetup_r+0x98>
 8019978:	0758      	lsls	r0, r3, #29
 801997a:	d512      	bpl.n	80199a2 <__swsetup_r+0x5a>
 801997c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801997e:	b141      	cbz	r1, 8019992 <__swsetup_r+0x4a>
 8019980:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019984:	4299      	cmp	r1, r3
 8019986:	d002      	beq.n	801998e <__swsetup_r+0x46>
 8019988:	4628      	mov	r0, r5
 801998a:	f000 f9cf 	bl	8019d2c <_free_r>
 801998e:	2300      	movs	r3, #0
 8019990:	6363      	str	r3, [r4, #52]	@ 0x34
 8019992:	89a3      	ldrh	r3, [r4, #12]
 8019994:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019998:	81a3      	strh	r3, [r4, #12]
 801999a:	2300      	movs	r3, #0
 801999c:	6063      	str	r3, [r4, #4]
 801999e:	6923      	ldr	r3, [r4, #16]
 80199a0:	6023      	str	r3, [r4, #0]
 80199a2:	89a3      	ldrh	r3, [r4, #12]
 80199a4:	f043 0308 	orr.w	r3, r3, #8
 80199a8:	81a3      	strh	r3, [r4, #12]
 80199aa:	6923      	ldr	r3, [r4, #16]
 80199ac:	b94b      	cbnz	r3, 80199c2 <__swsetup_r+0x7a>
 80199ae:	89a3      	ldrh	r3, [r4, #12]
 80199b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80199b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80199b8:	d003      	beq.n	80199c2 <__swsetup_r+0x7a>
 80199ba:	4621      	mov	r1, r4
 80199bc:	4628      	mov	r0, r5
 80199be:	f000 ff11 	bl	801a7e4 <__smakebuf_r>
 80199c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80199c6:	f013 0201 	ands.w	r2, r3, #1
 80199ca:	d00a      	beq.n	80199e2 <__swsetup_r+0x9a>
 80199cc:	2200      	movs	r2, #0
 80199ce:	60a2      	str	r2, [r4, #8]
 80199d0:	6962      	ldr	r2, [r4, #20]
 80199d2:	4252      	negs	r2, r2
 80199d4:	61a2      	str	r2, [r4, #24]
 80199d6:	6922      	ldr	r2, [r4, #16]
 80199d8:	b942      	cbnz	r2, 80199ec <__swsetup_r+0xa4>
 80199da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80199de:	d1c5      	bne.n	801996c <__swsetup_r+0x24>
 80199e0:	bd38      	pop	{r3, r4, r5, pc}
 80199e2:	0799      	lsls	r1, r3, #30
 80199e4:	bf58      	it	pl
 80199e6:	6962      	ldrpl	r2, [r4, #20]
 80199e8:	60a2      	str	r2, [r4, #8]
 80199ea:	e7f4      	b.n	80199d6 <__swsetup_r+0x8e>
 80199ec:	2000      	movs	r0, #0
 80199ee:	e7f7      	b.n	80199e0 <__swsetup_r+0x98>
 80199f0:	20002e40 	.word	0x20002e40

080199f4 <memcmp>:
 80199f4:	b510      	push	{r4, lr}
 80199f6:	3901      	subs	r1, #1
 80199f8:	4402      	add	r2, r0
 80199fa:	4290      	cmp	r0, r2
 80199fc:	d101      	bne.n	8019a02 <memcmp+0xe>
 80199fe:	2000      	movs	r0, #0
 8019a00:	e005      	b.n	8019a0e <memcmp+0x1a>
 8019a02:	7803      	ldrb	r3, [r0, #0]
 8019a04:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019a08:	42a3      	cmp	r3, r4
 8019a0a:	d001      	beq.n	8019a10 <memcmp+0x1c>
 8019a0c:	1b18      	subs	r0, r3, r4
 8019a0e:	bd10      	pop	{r4, pc}
 8019a10:	3001      	adds	r0, #1
 8019a12:	e7f2      	b.n	80199fa <memcmp+0x6>

08019a14 <memmove>:
 8019a14:	4288      	cmp	r0, r1
 8019a16:	b510      	push	{r4, lr}
 8019a18:	eb01 0402 	add.w	r4, r1, r2
 8019a1c:	d902      	bls.n	8019a24 <memmove+0x10>
 8019a1e:	4284      	cmp	r4, r0
 8019a20:	4623      	mov	r3, r4
 8019a22:	d807      	bhi.n	8019a34 <memmove+0x20>
 8019a24:	1e43      	subs	r3, r0, #1
 8019a26:	42a1      	cmp	r1, r4
 8019a28:	d008      	beq.n	8019a3c <memmove+0x28>
 8019a2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019a2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8019a32:	e7f8      	b.n	8019a26 <memmove+0x12>
 8019a34:	4402      	add	r2, r0
 8019a36:	4601      	mov	r1, r0
 8019a38:	428a      	cmp	r2, r1
 8019a3a:	d100      	bne.n	8019a3e <memmove+0x2a>
 8019a3c:	bd10      	pop	{r4, pc}
 8019a3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8019a42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019a46:	e7f7      	b.n	8019a38 <memmove+0x24>

08019a48 <memset>:
 8019a48:	4402      	add	r2, r0
 8019a4a:	4603      	mov	r3, r0
 8019a4c:	4293      	cmp	r3, r2
 8019a4e:	d100      	bne.n	8019a52 <memset+0xa>
 8019a50:	4770      	bx	lr
 8019a52:	f803 1b01 	strb.w	r1, [r3], #1
 8019a56:	e7f9      	b.n	8019a4c <memset+0x4>

08019a58 <strchr>:
 8019a58:	b2c9      	uxtb	r1, r1
 8019a5a:	4603      	mov	r3, r0
 8019a5c:	4618      	mov	r0, r3
 8019a5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019a62:	b112      	cbz	r2, 8019a6a <strchr+0x12>
 8019a64:	428a      	cmp	r2, r1
 8019a66:	d1f9      	bne.n	8019a5c <strchr+0x4>
 8019a68:	4770      	bx	lr
 8019a6a:	2900      	cmp	r1, #0
 8019a6c:	bf18      	it	ne
 8019a6e:	2000      	movne	r0, #0
 8019a70:	4770      	bx	lr

08019a72 <strncmp>:
 8019a72:	b510      	push	{r4, lr}
 8019a74:	b16a      	cbz	r2, 8019a92 <strncmp+0x20>
 8019a76:	3901      	subs	r1, #1
 8019a78:	1884      	adds	r4, r0, r2
 8019a7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019a7e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8019a82:	429a      	cmp	r2, r3
 8019a84:	d103      	bne.n	8019a8e <strncmp+0x1c>
 8019a86:	42a0      	cmp	r0, r4
 8019a88:	d001      	beq.n	8019a8e <strncmp+0x1c>
 8019a8a:	2a00      	cmp	r2, #0
 8019a8c:	d1f5      	bne.n	8019a7a <strncmp+0x8>
 8019a8e:	1ad0      	subs	r0, r2, r3
 8019a90:	bd10      	pop	{r4, pc}
 8019a92:	4610      	mov	r0, r2
 8019a94:	e7fc      	b.n	8019a90 <strncmp+0x1e>

08019a96 <strncpy>:
 8019a96:	b510      	push	{r4, lr}
 8019a98:	3901      	subs	r1, #1
 8019a9a:	4603      	mov	r3, r0
 8019a9c:	b132      	cbz	r2, 8019aac <strncpy+0x16>
 8019a9e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8019aa2:	f803 4b01 	strb.w	r4, [r3], #1
 8019aa6:	3a01      	subs	r2, #1
 8019aa8:	2c00      	cmp	r4, #0
 8019aaa:	d1f7      	bne.n	8019a9c <strncpy+0x6>
 8019aac:	441a      	add	r2, r3
 8019aae:	2100      	movs	r1, #0
 8019ab0:	4293      	cmp	r3, r2
 8019ab2:	d100      	bne.n	8019ab6 <strncpy+0x20>
 8019ab4:	bd10      	pop	{r4, pc}
 8019ab6:	f803 1b01 	strb.w	r1, [r3], #1
 8019aba:	e7f9      	b.n	8019ab0 <strncpy+0x1a>

08019abc <strstr>:
 8019abc:	780a      	ldrb	r2, [r1, #0]
 8019abe:	b570      	push	{r4, r5, r6, lr}
 8019ac0:	b96a      	cbnz	r2, 8019ade <strstr+0x22>
 8019ac2:	bd70      	pop	{r4, r5, r6, pc}
 8019ac4:	429a      	cmp	r2, r3
 8019ac6:	d109      	bne.n	8019adc <strstr+0x20>
 8019ac8:	460c      	mov	r4, r1
 8019aca:	4605      	mov	r5, r0
 8019acc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8019ad0:	2b00      	cmp	r3, #0
 8019ad2:	d0f6      	beq.n	8019ac2 <strstr+0x6>
 8019ad4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8019ad8:	429e      	cmp	r6, r3
 8019ada:	d0f7      	beq.n	8019acc <strstr+0x10>
 8019adc:	3001      	adds	r0, #1
 8019ade:	7803      	ldrb	r3, [r0, #0]
 8019ae0:	2b00      	cmp	r3, #0
 8019ae2:	d1ef      	bne.n	8019ac4 <strstr+0x8>
 8019ae4:	4618      	mov	r0, r3
 8019ae6:	e7ec      	b.n	8019ac2 <strstr+0x6>

08019ae8 <_close_r>:
 8019ae8:	b538      	push	{r3, r4, r5, lr}
 8019aea:	4d06      	ldr	r5, [pc, #24]	@ (8019b04 <_close_r+0x1c>)
 8019aec:	2300      	movs	r3, #0
 8019aee:	4604      	mov	r4, r0
 8019af0:	4608      	mov	r0, r1
 8019af2:	602b      	str	r3, [r5, #0]
 8019af4:	f7e9 f87e 	bl	8002bf4 <_close>
 8019af8:	1c43      	adds	r3, r0, #1
 8019afa:	d102      	bne.n	8019b02 <_close_r+0x1a>
 8019afc:	682b      	ldr	r3, [r5, #0]
 8019afe:	b103      	cbz	r3, 8019b02 <_close_r+0x1a>
 8019b00:	6023      	str	r3, [r4, #0]
 8019b02:	bd38      	pop	{r3, r4, r5, pc}
 8019b04:	200114b0 	.word	0x200114b0

08019b08 <_reclaim_reent>:
 8019b08:	4b2d      	ldr	r3, [pc, #180]	@ (8019bc0 <_reclaim_reent+0xb8>)
 8019b0a:	681b      	ldr	r3, [r3, #0]
 8019b0c:	4283      	cmp	r3, r0
 8019b0e:	b570      	push	{r4, r5, r6, lr}
 8019b10:	4604      	mov	r4, r0
 8019b12:	d053      	beq.n	8019bbc <_reclaim_reent+0xb4>
 8019b14:	69c3      	ldr	r3, [r0, #28]
 8019b16:	b31b      	cbz	r3, 8019b60 <_reclaim_reent+0x58>
 8019b18:	68db      	ldr	r3, [r3, #12]
 8019b1a:	b163      	cbz	r3, 8019b36 <_reclaim_reent+0x2e>
 8019b1c:	2500      	movs	r5, #0
 8019b1e:	69e3      	ldr	r3, [r4, #28]
 8019b20:	68db      	ldr	r3, [r3, #12]
 8019b22:	5959      	ldr	r1, [r3, r5]
 8019b24:	b9b1      	cbnz	r1, 8019b54 <_reclaim_reent+0x4c>
 8019b26:	3504      	adds	r5, #4
 8019b28:	2d80      	cmp	r5, #128	@ 0x80
 8019b2a:	d1f8      	bne.n	8019b1e <_reclaim_reent+0x16>
 8019b2c:	69e3      	ldr	r3, [r4, #28]
 8019b2e:	4620      	mov	r0, r4
 8019b30:	68d9      	ldr	r1, [r3, #12]
 8019b32:	f000 f8fb 	bl	8019d2c <_free_r>
 8019b36:	69e3      	ldr	r3, [r4, #28]
 8019b38:	6819      	ldr	r1, [r3, #0]
 8019b3a:	b111      	cbz	r1, 8019b42 <_reclaim_reent+0x3a>
 8019b3c:	4620      	mov	r0, r4
 8019b3e:	f000 f8f5 	bl	8019d2c <_free_r>
 8019b42:	69e3      	ldr	r3, [r4, #28]
 8019b44:	689d      	ldr	r5, [r3, #8]
 8019b46:	b15d      	cbz	r5, 8019b60 <_reclaim_reent+0x58>
 8019b48:	4629      	mov	r1, r5
 8019b4a:	4620      	mov	r0, r4
 8019b4c:	682d      	ldr	r5, [r5, #0]
 8019b4e:	f000 f8ed 	bl	8019d2c <_free_r>
 8019b52:	e7f8      	b.n	8019b46 <_reclaim_reent+0x3e>
 8019b54:	680e      	ldr	r6, [r1, #0]
 8019b56:	4620      	mov	r0, r4
 8019b58:	f000 f8e8 	bl	8019d2c <_free_r>
 8019b5c:	4631      	mov	r1, r6
 8019b5e:	e7e1      	b.n	8019b24 <_reclaim_reent+0x1c>
 8019b60:	6961      	ldr	r1, [r4, #20]
 8019b62:	b111      	cbz	r1, 8019b6a <_reclaim_reent+0x62>
 8019b64:	4620      	mov	r0, r4
 8019b66:	f000 f8e1 	bl	8019d2c <_free_r>
 8019b6a:	69e1      	ldr	r1, [r4, #28]
 8019b6c:	b111      	cbz	r1, 8019b74 <_reclaim_reent+0x6c>
 8019b6e:	4620      	mov	r0, r4
 8019b70:	f000 f8dc 	bl	8019d2c <_free_r>
 8019b74:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8019b76:	b111      	cbz	r1, 8019b7e <_reclaim_reent+0x76>
 8019b78:	4620      	mov	r0, r4
 8019b7a:	f000 f8d7 	bl	8019d2c <_free_r>
 8019b7e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019b80:	b111      	cbz	r1, 8019b88 <_reclaim_reent+0x80>
 8019b82:	4620      	mov	r0, r4
 8019b84:	f000 f8d2 	bl	8019d2c <_free_r>
 8019b88:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8019b8a:	b111      	cbz	r1, 8019b92 <_reclaim_reent+0x8a>
 8019b8c:	4620      	mov	r0, r4
 8019b8e:	f000 f8cd 	bl	8019d2c <_free_r>
 8019b92:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8019b94:	b111      	cbz	r1, 8019b9c <_reclaim_reent+0x94>
 8019b96:	4620      	mov	r0, r4
 8019b98:	f000 f8c8 	bl	8019d2c <_free_r>
 8019b9c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8019b9e:	b111      	cbz	r1, 8019ba6 <_reclaim_reent+0x9e>
 8019ba0:	4620      	mov	r0, r4
 8019ba2:	f000 f8c3 	bl	8019d2c <_free_r>
 8019ba6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8019ba8:	b111      	cbz	r1, 8019bb0 <_reclaim_reent+0xa8>
 8019baa:	4620      	mov	r0, r4
 8019bac:	f000 f8be 	bl	8019d2c <_free_r>
 8019bb0:	6a23      	ldr	r3, [r4, #32]
 8019bb2:	b11b      	cbz	r3, 8019bbc <_reclaim_reent+0xb4>
 8019bb4:	4620      	mov	r0, r4
 8019bb6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8019bba:	4718      	bx	r3
 8019bbc:	bd70      	pop	{r4, r5, r6, pc}
 8019bbe:	bf00      	nop
 8019bc0:	20002e40 	.word	0x20002e40

08019bc4 <_lseek_r>:
 8019bc4:	b538      	push	{r3, r4, r5, lr}
 8019bc6:	4d07      	ldr	r5, [pc, #28]	@ (8019be4 <_lseek_r+0x20>)
 8019bc8:	4604      	mov	r4, r0
 8019bca:	4608      	mov	r0, r1
 8019bcc:	4611      	mov	r1, r2
 8019bce:	2200      	movs	r2, #0
 8019bd0:	602a      	str	r2, [r5, #0]
 8019bd2:	461a      	mov	r2, r3
 8019bd4:	f7e9 f835 	bl	8002c42 <_lseek>
 8019bd8:	1c43      	adds	r3, r0, #1
 8019bda:	d102      	bne.n	8019be2 <_lseek_r+0x1e>
 8019bdc:	682b      	ldr	r3, [r5, #0]
 8019bde:	b103      	cbz	r3, 8019be2 <_lseek_r+0x1e>
 8019be0:	6023      	str	r3, [r4, #0]
 8019be2:	bd38      	pop	{r3, r4, r5, pc}
 8019be4:	200114b0 	.word	0x200114b0

08019be8 <_read_r>:
 8019be8:	b538      	push	{r3, r4, r5, lr}
 8019bea:	4d07      	ldr	r5, [pc, #28]	@ (8019c08 <_read_r+0x20>)
 8019bec:	4604      	mov	r4, r0
 8019bee:	4608      	mov	r0, r1
 8019bf0:	4611      	mov	r1, r2
 8019bf2:	2200      	movs	r2, #0
 8019bf4:	602a      	str	r2, [r5, #0]
 8019bf6:	461a      	mov	r2, r3
 8019bf8:	f7e8 ffc3 	bl	8002b82 <_read>
 8019bfc:	1c43      	adds	r3, r0, #1
 8019bfe:	d102      	bne.n	8019c06 <_read_r+0x1e>
 8019c00:	682b      	ldr	r3, [r5, #0]
 8019c02:	b103      	cbz	r3, 8019c06 <_read_r+0x1e>
 8019c04:	6023      	str	r3, [r4, #0]
 8019c06:	bd38      	pop	{r3, r4, r5, pc}
 8019c08:	200114b0 	.word	0x200114b0

08019c0c <_sbrk_r>:
 8019c0c:	b538      	push	{r3, r4, r5, lr}
 8019c0e:	4d06      	ldr	r5, [pc, #24]	@ (8019c28 <_sbrk_r+0x1c>)
 8019c10:	2300      	movs	r3, #0
 8019c12:	4604      	mov	r4, r0
 8019c14:	4608      	mov	r0, r1
 8019c16:	602b      	str	r3, [r5, #0]
 8019c18:	f7e9 f820 	bl	8002c5c <_sbrk>
 8019c1c:	1c43      	adds	r3, r0, #1
 8019c1e:	d102      	bne.n	8019c26 <_sbrk_r+0x1a>
 8019c20:	682b      	ldr	r3, [r5, #0]
 8019c22:	b103      	cbz	r3, 8019c26 <_sbrk_r+0x1a>
 8019c24:	6023      	str	r3, [r4, #0]
 8019c26:	bd38      	pop	{r3, r4, r5, pc}
 8019c28:	200114b0 	.word	0x200114b0

08019c2c <_write_r>:
 8019c2c:	b538      	push	{r3, r4, r5, lr}
 8019c2e:	4d07      	ldr	r5, [pc, #28]	@ (8019c4c <_write_r+0x20>)
 8019c30:	4604      	mov	r4, r0
 8019c32:	4608      	mov	r0, r1
 8019c34:	4611      	mov	r1, r2
 8019c36:	2200      	movs	r2, #0
 8019c38:	602a      	str	r2, [r5, #0]
 8019c3a:	461a      	mov	r2, r3
 8019c3c:	f7e8 ffbe 	bl	8002bbc <_write>
 8019c40:	1c43      	adds	r3, r0, #1
 8019c42:	d102      	bne.n	8019c4a <_write_r+0x1e>
 8019c44:	682b      	ldr	r3, [r5, #0]
 8019c46:	b103      	cbz	r3, 8019c4a <_write_r+0x1e>
 8019c48:	6023      	str	r3, [r4, #0]
 8019c4a:	bd38      	pop	{r3, r4, r5, pc}
 8019c4c:	200114b0 	.word	0x200114b0

08019c50 <__errno>:
 8019c50:	4b01      	ldr	r3, [pc, #4]	@ (8019c58 <__errno+0x8>)
 8019c52:	6818      	ldr	r0, [r3, #0]
 8019c54:	4770      	bx	lr
 8019c56:	bf00      	nop
 8019c58:	20002e40 	.word	0x20002e40

08019c5c <__libc_init_array>:
 8019c5c:	b570      	push	{r4, r5, r6, lr}
 8019c5e:	4d0d      	ldr	r5, [pc, #52]	@ (8019c94 <__libc_init_array+0x38>)
 8019c60:	4c0d      	ldr	r4, [pc, #52]	@ (8019c98 <__libc_init_array+0x3c>)
 8019c62:	1b64      	subs	r4, r4, r5
 8019c64:	10a4      	asrs	r4, r4, #2
 8019c66:	2600      	movs	r6, #0
 8019c68:	42a6      	cmp	r6, r4
 8019c6a:	d109      	bne.n	8019c80 <__libc_init_array+0x24>
 8019c6c:	4d0b      	ldr	r5, [pc, #44]	@ (8019c9c <__libc_init_array+0x40>)
 8019c6e:	4c0c      	ldr	r4, [pc, #48]	@ (8019ca0 <__libc_init_array+0x44>)
 8019c70:	f002 fa42 	bl	801c0f8 <_init>
 8019c74:	1b64      	subs	r4, r4, r5
 8019c76:	10a4      	asrs	r4, r4, #2
 8019c78:	2600      	movs	r6, #0
 8019c7a:	42a6      	cmp	r6, r4
 8019c7c:	d105      	bne.n	8019c8a <__libc_init_array+0x2e>
 8019c7e:	bd70      	pop	{r4, r5, r6, pc}
 8019c80:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c84:	4798      	blx	r3
 8019c86:	3601      	adds	r6, #1
 8019c88:	e7ee      	b.n	8019c68 <__libc_init_array+0xc>
 8019c8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8019c8e:	4798      	blx	r3
 8019c90:	3601      	adds	r6, #1
 8019c92:	e7f2      	b.n	8019c7a <__libc_init_array+0x1e>
 8019c94:	0801de38 	.word	0x0801de38
 8019c98:	0801de38 	.word	0x0801de38
 8019c9c:	0801de38 	.word	0x0801de38
 8019ca0:	0801de48 	.word	0x0801de48

08019ca4 <__retarget_lock_init_recursive>:
 8019ca4:	4770      	bx	lr

08019ca6 <__retarget_lock_acquire_recursive>:
 8019ca6:	4770      	bx	lr

08019ca8 <__retarget_lock_release_recursive>:
 8019ca8:	4770      	bx	lr

08019caa <strcpy>:
 8019caa:	4603      	mov	r3, r0
 8019cac:	f811 2b01 	ldrb.w	r2, [r1], #1
 8019cb0:	f803 2b01 	strb.w	r2, [r3], #1
 8019cb4:	2a00      	cmp	r2, #0
 8019cb6:	d1f9      	bne.n	8019cac <strcpy+0x2>
 8019cb8:	4770      	bx	lr

08019cba <memcpy>:
 8019cba:	440a      	add	r2, r1
 8019cbc:	4291      	cmp	r1, r2
 8019cbe:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8019cc2:	d100      	bne.n	8019cc6 <memcpy+0xc>
 8019cc4:	4770      	bx	lr
 8019cc6:	b510      	push	{r4, lr}
 8019cc8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019ccc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8019cd0:	4291      	cmp	r1, r2
 8019cd2:	d1f9      	bne.n	8019cc8 <memcpy+0xe>
 8019cd4:	bd10      	pop	{r4, pc}
	...

08019cd8 <__assert_func>:
 8019cd8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019cda:	4614      	mov	r4, r2
 8019cdc:	461a      	mov	r2, r3
 8019cde:	4b09      	ldr	r3, [pc, #36]	@ (8019d04 <__assert_func+0x2c>)
 8019ce0:	681b      	ldr	r3, [r3, #0]
 8019ce2:	4605      	mov	r5, r0
 8019ce4:	68d8      	ldr	r0, [r3, #12]
 8019ce6:	b14c      	cbz	r4, 8019cfc <__assert_func+0x24>
 8019ce8:	4b07      	ldr	r3, [pc, #28]	@ (8019d08 <__assert_func+0x30>)
 8019cea:	9100      	str	r1, [sp, #0]
 8019cec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019cf0:	4906      	ldr	r1, [pc, #24]	@ (8019d0c <__assert_func+0x34>)
 8019cf2:	462b      	mov	r3, r5
 8019cf4:	f000 fd3e 	bl	801a774 <fiprintf>
 8019cf8:	f000 fdd2 	bl	801a8a0 <abort>
 8019cfc:	4b04      	ldr	r3, [pc, #16]	@ (8019d10 <__assert_func+0x38>)
 8019cfe:	461c      	mov	r4, r3
 8019d00:	e7f3      	b.n	8019cea <__assert_func+0x12>
 8019d02:	bf00      	nop
 8019d04:	20002e40 	.word	0x20002e40
 8019d08:	0801da67 	.word	0x0801da67
 8019d0c:	0801da74 	.word	0x0801da74
 8019d10:	0801daa2 	.word	0x0801daa2

08019d14 <__env_lock>:
 8019d14:	4801      	ldr	r0, [pc, #4]	@ (8019d1c <__env_lock+0x8>)
 8019d16:	f7ff bfc6 	b.w	8019ca6 <__retarget_lock_acquire_recursive>
 8019d1a:	bf00      	nop
 8019d1c:	200114b4 	.word	0x200114b4

08019d20 <__env_unlock>:
 8019d20:	4801      	ldr	r0, [pc, #4]	@ (8019d28 <__env_unlock+0x8>)
 8019d22:	f7ff bfc1 	b.w	8019ca8 <__retarget_lock_release_recursive>
 8019d26:	bf00      	nop
 8019d28:	200114b4 	.word	0x200114b4

08019d2c <_free_r>:
 8019d2c:	b538      	push	{r3, r4, r5, lr}
 8019d2e:	4605      	mov	r5, r0
 8019d30:	2900      	cmp	r1, #0
 8019d32:	d041      	beq.n	8019db8 <_free_r+0x8c>
 8019d34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019d38:	1f0c      	subs	r4, r1, #4
 8019d3a:	2b00      	cmp	r3, #0
 8019d3c:	bfb8      	it	lt
 8019d3e:	18e4      	addlt	r4, r4, r3
 8019d40:	f7ff fa5c 	bl	80191fc <__malloc_lock>
 8019d44:	4a1d      	ldr	r2, [pc, #116]	@ (8019dbc <_free_r+0x90>)
 8019d46:	6813      	ldr	r3, [r2, #0]
 8019d48:	b933      	cbnz	r3, 8019d58 <_free_r+0x2c>
 8019d4a:	6063      	str	r3, [r4, #4]
 8019d4c:	6014      	str	r4, [r2, #0]
 8019d4e:	4628      	mov	r0, r5
 8019d50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019d54:	f7ff ba58 	b.w	8019208 <__malloc_unlock>
 8019d58:	42a3      	cmp	r3, r4
 8019d5a:	d908      	bls.n	8019d6e <_free_r+0x42>
 8019d5c:	6820      	ldr	r0, [r4, #0]
 8019d5e:	1821      	adds	r1, r4, r0
 8019d60:	428b      	cmp	r3, r1
 8019d62:	bf01      	itttt	eq
 8019d64:	6819      	ldreq	r1, [r3, #0]
 8019d66:	685b      	ldreq	r3, [r3, #4]
 8019d68:	1809      	addeq	r1, r1, r0
 8019d6a:	6021      	streq	r1, [r4, #0]
 8019d6c:	e7ed      	b.n	8019d4a <_free_r+0x1e>
 8019d6e:	461a      	mov	r2, r3
 8019d70:	685b      	ldr	r3, [r3, #4]
 8019d72:	b10b      	cbz	r3, 8019d78 <_free_r+0x4c>
 8019d74:	42a3      	cmp	r3, r4
 8019d76:	d9fa      	bls.n	8019d6e <_free_r+0x42>
 8019d78:	6811      	ldr	r1, [r2, #0]
 8019d7a:	1850      	adds	r0, r2, r1
 8019d7c:	42a0      	cmp	r0, r4
 8019d7e:	d10b      	bne.n	8019d98 <_free_r+0x6c>
 8019d80:	6820      	ldr	r0, [r4, #0]
 8019d82:	4401      	add	r1, r0
 8019d84:	1850      	adds	r0, r2, r1
 8019d86:	4283      	cmp	r3, r0
 8019d88:	6011      	str	r1, [r2, #0]
 8019d8a:	d1e0      	bne.n	8019d4e <_free_r+0x22>
 8019d8c:	6818      	ldr	r0, [r3, #0]
 8019d8e:	685b      	ldr	r3, [r3, #4]
 8019d90:	6053      	str	r3, [r2, #4]
 8019d92:	4408      	add	r0, r1
 8019d94:	6010      	str	r0, [r2, #0]
 8019d96:	e7da      	b.n	8019d4e <_free_r+0x22>
 8019d98:	d902      	bls.n	8019da0 <_free_r+0x74>
 8019d9a:	230c      	movs	r3, #12
 8019d9c:	602b      	str	r3, [r5, #0]
 8019d9e:	e7d6      	b.n	8019d4e <_free_r+0x22>
 8019da0:	6820      	ldr	r0, [r4, #0]
 8019da2:	1821      	adds	r1, r4, r0
 8019da4:	428b      	cmp	r3, r1
 8019da6:	bf04      	itt	eq
 8019da8:	6819      	ldreq	r1, [r3, #0]
 8019daa:	685b      	ldreq	r3, [r3, #4]
 8019dac:	6063      	str	r3, [r4, #4]
 8019dae:	bf04      	itt	eq
 8019db0:	1809      	addeq	r1, r1, r0
 8019db2:	6021      	streq	r1, [r4, #0]
 8019db4:	6054      	str	r4, [r2, #4]
 8019db6:	e7ca      	b.n	8019d4e <_free_r+0x22>
 8019db8:	bd38      	pop	{r3, r4, r5, pc}
 8019dba:	bf00      	nop
 8019dbc:	20011370 	.word	0x20011370

08019dc0 <_malloc_usable_size_r>:
 8019dc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019dc4:	1f18      	subs	r0, r3, #4
 8019dc6:	2b00      	cmp	r3, #0
 8019dc8:	bfbc      	itt	lt
 8019dca:	580b      	ldrlt	r3, [r1, r0]
 8019dcc:	18c0      	addlt	r0, r0, r3
 8019dce:	4770      	bx	lr

08019dd0 <__ssputs_r>:
 8019dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019dd4:	688e      	ldr	r6, [r1, #8]
 8019dd6:	461f      	mov	r7, r3
 8019dd8:	42be      	cmp	r6, r7
 8019dda:	680b      	ldr	r3, [r1, #0]
 8019ddc:	4682      	mov	sl, r0
 8019dde:	460c      	mov	r4, r1
 8019de0:	4690      	mov	r8, r2
 8019de2:	d82d      	bhi.n	8019e40 <__ssputs_r+0x70>
 8019de4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019de8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8019dec:	d026      	beq.n	8019e3c <__ssputs_r+0x6c>
 8019dee:	6965      	ldr	r5, [r4, #20]
 8019df0:	6909      	ldr	r1, [r1, #16]
 8019df2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019df6:	eba3 0901 	sub.w	r9, r3, r1
 8019dfa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019dfe:	1c7b      	adds	r3, r7, #1
 8019e00:	444b      	add	r3, r9
 8019e02:	106d      	asrs	r5, r5, #1
 8019e04:	429d      	cmp	r5, r3
 8019e06:	bf38      	it	cc
 8019e08:	461d      	movcc	r5, r3
 8019e0a:	0553      	lsls	r3, r2, #21
 8019e0c:	d527      	bpl.n	8019e5e <__ssputs_r+0x8e>
 8019e0e:	4629      	mov	r1, r5
 8019e10:	f7ff f974 	bl	80190fc <_malloc_r>
 8019e14:	4606      	mov	r6, r0
 8019e16:	b360      	cbz	r0, 8019e72 <__ssputs_r+0xa2>
 8019e18:	6921      	ldr	r1, [r4, #16]
 8019e1a:	464a      	mov	r2, r9
 8019e1c:	f7ff ff4d 	bl	8019cba <memcpy>
 8019e20:	89a3      	ldrh	r3, [r4, #12]
 8019e22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8019e26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8019e2a:	81a3      	strh	r3, [r4, #12]
 8019e2c:	6126      	str	r6, [r4, #16]
 8019e2e:	6165      	str	r5, [r4, #20]
 8019e30:	444e      	add	r6, r9
 8019e32:	eba5 0509 	sub.w	r5, r5, r9
 8019e36:	6026      	str	r6, [r4, #0]
 8019e38:	60a5      	str	r5, [r4, #8]
 8019e3a:	463e      	mov	r6, r7
 8019e3c:	42be      	cmp	r6, r7
 8019e3e:	d900      	bls.n	8019e42 <__ssputs_r+0x72>
 8019e40:	463e      	mov	r6, r7
 8019e42:	6820      	ldr	r0, [r4, #0]
 8019e44:	4632      	mov	r2, r6
 8019e46:	4641      	mov	r1, r8
 8019e48:	f7ff fde4 	bl	8019a14 <memmove>
 8019e4c:	68a3      	ldr	r3, [r4, #8]
 8019e4e:	1b9b      	subs	r3, r3, r6
 8019e50:	60a3      	str	r3, [r4, #8]
 8019e52:	6823      	ldr	r3, [r4, #0]
 8019e54:	4433      	add	r3, r6
 8019e56:	6023      	str	r3, [r4, #0]
 8019e58:	2000      	movs	r0, #0
 8019e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019e5e:	462a      	mov	r2, r5
 8019e60:	f7ff fa4c 	bl	80192fc <_realloc_r>
 8019e64:	4606      	mov	r6, r0
 8019e66:	2800      	cmp	r0, #0
 8019e68:	d1e0      	bne.n	8019e2c <__ssputs_r+0x5c>
 8019e6a:	6921      	ldr	r1, [r4, #16]
 8019e6c:	4650      	mov	r0, sl
 8019e6e:	f7ff ff5d 	bl	8019d2c <_free_r>
 8019e72:	230c      	movs	r3, #12
 8019e74:	f8ca 3000 	str.w	r3, [sl]
 8019e78:	89a3      	ldrh	r3, [r4, #12]
 8019e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019e7e:	81a3      	strh	r3, [r4, #12]
 8019e80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019e84:	e7e9      	b.n	8019e5a <__ssputs_r+0x8a>
	...

08019e88 <_svfiprintf_r>:
 8019e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e8c:	4698      	mov	r8, r3
 8019e8e:	898b      	ldrh	r3, [r1, #12]
 8019e90:	061b      	lsls	r3, r3, #24
 8019e92:	b09d      	sub	sp, #116	@ 0x74
 8019e94:	4607      	mov	r7, r0
 8019e96:	460d      	mov	r5, r1
 8019e98:	4614      	mov	r4, r2
 8019e9a:	d510      	bpl.n	8019ebe <_svfiprintf_r+0x36>
 8019e9c:	690b      	ldr	r3, [r1, #16]
 8019e9e:	b973      	cbnz	r3, 8019ebe <_svfiprintf_r+0x36>
 8019ea0:	2140      	movs	r1, #64	@ 0x40
 8019ea2:	f7ff f92b 	bl	80190fc <_malloc_r>
 8019ea6:	6028      	str	r0, [r5, #0]
 8019ea8:	6128      	str	r0, [r5, #16]
 8019eaa:	b930      	cbnz	r0, 8019eba <_svfiprintf_r+0x32>
 8019eac:	230c      	movs	r3, #12
 8019eae:	603b      	str	r3, [r7, #0]
 8019eb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8019eb4:	b01d      	add	sp, #116	@ 0x74
 8019eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019eba:	2340      	movs	r3, #64	@ 0x40
 8019ebc:	616b      	str	r3, [r5, #20]
 8019ebe:	2300      	movs	r3, #0
 8019ec0:	9309      	str	r3, [sp, #36]	@ 0x24
 8019ec2:	2320      	movs	r3, #32
 8019ec4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019ec8:	f8cd 800c 	str.w	r8, [sp, #12]
 8019ecc:	2330      	movs	r3, #48	@ 0x30
 8019ece:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801a06c <_svfiprintf_r+0x1e4>
 8019ed2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019ed6:	f04f 0901 	mov.w	r9, #1
 8019eda:	4623      	mov	r3, r4
 8019edc:	469a      	mov	sl, r3
 8019ede:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019ee2:	b10a      	cbz	r2, 8019ee8 <_svfiprintf_r+0x60>
 8019ee4:	2a25      	cmp	r2, #37	@ 0x25
 8019ee6:	d1f9      	bne.n	8019edc <_svfiprintf_r+0x54>
 8019ee8:	ebba 0b04 	subs.w	fp, sl, r4
 8019eec:	d00b      	beq.n	8019f06 <_svfiprintf_r+0x7e>
 8019eee:	465b      	mov	r3, fp
 8019ef0:	4622      	mov	r2, r4
 8019ef2:	4629      	mov	r1, r5
 8019ef4:	4638      	mov	r0, r7
 8019ef6:	f7ff ff6b 	bl	8019dd0 <__ssputs_r>
 8019efa:	3001      	adds	r0, #1
 8019efc:	f000 80a7 	beq.w	801a04e <_svfiprintf_r+0x1c6>
 8019f00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019f02:	445a      	add	r2, fp
 8019f04:	9209      	str	r2, [sp, #36]	@ 0x24
 8019f06:	f89a 3000 	ldrb.w	r3, [sl]
 8019f0a:	2b00      	cmp	r3, #0
 8019f0c:	f000 809f 	beq.w	801a04e <_svfiprintf_r+0x1c6>
 8019f10:	2300      	movs	r3, #0
 8019f12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8019f16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019f1a:	f10a 0a01 	add.w	sl, sl, #1
 8019f1e:	9304      	str	r3, [sp, #16]
 8019f20:	9307      	str	r3, [sp, #28]
 8019f22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019f26:	931a      	str	r3, [sp, #104]	@ 0x68
 8019f28:	4654      	mov	r4, sl
 8019f2a:	2205      	movs	r2, #5
 8019f2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019f30:	484e      	ldr	r0, [pc, #312]	@ (801a06c <_svfiprintf_r+0x1e4>)
 8019f32:	f7e6 f965 	bl	8000200 <memchr>
 8019f36:	9a04      	ldr	r2, [sp, #16]
 8019f38:	b9d8      	cbnz	r0, 8019f72 <_svfiprintf_r+0xea>
 8019f3a:	06d0      	lsls	r0, r2, #27
 8019f3c:	bf44      	itt	mi
 8019f3e:	2320      	movmi	r3, #32
 8019f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019f44:	0711      	lsls	r1, r2, #28
 8019f46:	bf44      	itt	mi
 8019f48:	232b      	movmi	r3, #43	@ 0x2b
 8019f4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019f4e:	f89a 3000 	ldrb.w	r3, [sl]
 8019f52:	2b2a      	cmp	r3, #42	@ 0x2a
 8019f54:	d015      	beq.n	8019f82 <_svfiprintf_r+0xfa>
 8019f56:	9a07      	ldr	r2, [sp, #28]
 8019f58:	4654      	mov	r4, sl
 8019f5a:	2000      	movs	r0, #0
 8019f5c:	f04f 0c0a 	mov.w	ip, #10
 8019f60:	4621      	mov	r1, r4
 8019f62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019f66:	3b30      	subs	r3, #48	@ 0x30
 8019f68:	2b09      	cmp	r3, #9
 8019f6a:	d94b      	bls.n	801a004 <_svfiprintf_r+0x17c>
 8019f6c:	b1b0      	cbz	r0, 8019f9c <_svfiprintf_r+0x114>
 8019f6e:	9207      	str	r2, [sp, #28]
 8019f70:	e014      	b.n	8019f9c <_svfiprintf_r+0x114>
 8019f72:	eba0 0308 	sub.w	r3, r0, r8
 8019f76:	fa09 f303 	lsl.w	r3, r9, r3
 8019f7a:	4313      	orrs	r3, r2
 8019f7c:	9304      	str	r3, [sp, #16]
 8019f7e:	46a2      	mov	sl, r4
 8019f80:	e7d2      	b.n	8019f28 <_svfiprintf_r+0xa0>
 8019f82:	9b03      	ldr	r3, [sp, #12]
 8019f84:	1d19      	adds	r1, r3, #4
 8019f86:	681b      	ldr	r3, [r3, #0]
 8019f88:	9103      	str	r1, [sp, #12]
 8019f8a:	2b00      	cmp	r3, #0
 8019f8c:	bfbb      	ittet	lt
 8019f8e:	425b      	neglt	r3, r3
 8019f90:	f042 0202 	orrlt.w	r2, r2, #2
 8019f94:	9307      	strge	r3, [sp, #28]
 8019f96:	9307      	strlt	r3, [sp, #28]
 8019f98:	bfb8      	it	lt
 8019f9a:	9204      	strlt	r2, [sp, #16]
 8019f9c:	7823      	ldrb	r3, [r4, #0]
 8019f9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8019fa0:	d10a      	bne.n	8019fb8 <_svfiprintf_r+0x130>
 8019fa2:	7863      	ldrb	r3, [r4, #1]
 8019fa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8019fa6:	d132      	bne.n	801a00e <_svfiprintf_r+0x186>
 8019fa8:	9b03      	ldr	r3, [sp, #12]
 8019faa:	1d1a      	adds	r2, r3, #4
 8019fac:	681b      	ldr	r3, [r3, #0]
 8019fae:	9203      	str	r2, [sp, #12]
 8019fb0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019fb4:	3402      	adds	r4, #2
 8019fb6:	9305      	str	r3, [sp, #20]
 8019fb8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801a07c <_svfiprintf_r+0x1f4>
 8019fbc:	7821      	ldrb	r1, [r4, #0]
 8019fbe:	2203      	movs	r2, #3
 8019fc0:	4650      	mov	r0, sl
 8019fc2:	f7e6 f91d 	bl	8000200 <memchr>
 8019fc6:	b138      	cbz	r0, 8019fd8 <_svfiprintf_r+0x150>
 8019fc8:	9b04      	ldr	r3, [sp, #16]
 8019fca:	eba0 000a 	sub.w	r0, r0, sl
 8019fce:	2240      	movs	r2, #64	@ 0x40
 8019fd0:	4082      	lsls	r2, r0
 8019fd2:	4313      	orrs	r3, r2
 8019fd4:	3401      	adds	r4, #1
 8019fd6:	9304      	str	r3, [sp, #16]
 8019fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019fdc:	4824      	ldr	r0, [pc, #144]	@ (801a070 <_svfiprintf_r+0x1e8>)
 8019fde:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019fe2:	2206      	movs	r2, #6
 8019fe4:	f7e6 f90c 	bl	8000200 <memchr>
 8019fe8:	2800      	cmp	r0, #0
 8019fea:	d036      	beq.n	801a05a <_svfiprintf_r+0x1d2>
 8019fec:	4b21      	ldr	r3, [pc, #132]	@ (801a074 <_svfiprintf_r+0x1ec>)
 8019fee:	bb1b      	cbnz	r3, 801a038 <_svfiprintf_r+0x1b0>
 8019ff0:	9b03      	ldr	r3, [sp, #12]
 8019ff2:	3307      	adds	r3, #7
 8019ff4:	f023 0307 	bic.w	r3, r3, #7
 8019ff8:	3308      	adds	r3, #8
 8019ffa:	9303      	str	r3, [sp, #12]
 8019ffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019ffe:	4433      	add	r3, r6
 801a000:	9309      	str	r3, [sp, #36]	@ 0x24
 801a002:	e76a      	b.n	8019eda <_svfiprintf_r+0x52>
 801a004:	fb0c 3202 	mla	r2, ip, r2, r3
 801a008:	460c      	mov	r4, r1
 801a00a:	2001      	movs	r0, #1
 801a00c:	e7a8      	b.n	8019f60 <_svfiprintf_r+0xd8>
 801a00e:	2300      	movs	r3, #0
 801a010:	3401      	adds	r4, #1
 801a012:	9305      	str	r3, [sp, #20]
 801a014:	4619      	mov	r1, r3
 801a016:	f04f 0c0a 	mov.w	ip, #10
 801a01a:	4620      	mov	r0, r4
 801a01c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a020:	3a30      	subs	r2, #48	@ 0x30
 801a022:	2a09      	cmp	r2, #9
 801a024:	d903      	bls.n	801a02e <_svfiprintf_r+0x1a6>
 801a026:	2b00      	cmp	r3, #0
 801a028:	d0c6      	beq.n	8019fb8 <_svfiprintf_r+0x130>
 801a02a:	9105      	str	r1, [sp, #20]
 801a02c:	e7c4      	b.n	8019fb8 <_svfiprintf_r+0x130>
 801a02e:	fb0c 2101 	mla	r1, ip, r1, r2
 801a032:	4604      	mov	r4, r0
 801a034:	2301      	movs	r3, #1
 801a036:	e7f0      	b.n	801a01a <_svfiprintf_r+0x192>
 801a038:	ab03      	add	r3, sp, #12
 801a03a:	9300      	str	r3, [sp, #0]
 801a03c:	462a      	mov	r2, r5
 801a03e:	4b0e      	ldr	r3, [pc, #56]	@ (801a078 <_svfiprintf_r+0x1f0>)
 801a040:	a904      	add	r1, sp, #16
 801a042:	4638      	mov	r0, r7
 801a044:	f3af 8000 	nop.w
 801a048:	1c42      	adds	r2, r0, #1
 801a04a:	4606      	mov	r6, r0
 801a04c:	d1d6      	bne.n	8019ffc <_svfiprintf_r+0x174>
 801a04e:	89ab      	ldrh	r3, [r5, #12]
 801a050:	065b      	lsls	r3, r3, #25
 801a052:	f53f af2d 	bmi.w	8019eb0 <_svfiprintf_r+0x28>
 801a056:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a058:	e72c      	b.n	8019eb4 <_svfiprintf_r+0x2c>
 801a05a:	ab03      	add	r3, sp, #12
 801a05c:	9300      	str	r3, [sp, #0]
 801a05e:	462a      	mov	r2, r5
 801a060:	4b05      	ldr	r3, [pc, #20]	@ (801a078 <_svfiprintf_r+0x1f0>)
 801a062:	a904      	add	r1, sp, #16
 801a064:	4638      	mov	r0, r7
 801a066:	f000 f9bb 	bl	801a3e0 <_printf_i>
 801a06a:	e7ed      	b.n	801a048 <_svfiprintf_r+0x1c0>
 801a06c:	0801daa3 	.word	0x0801daa3
 801a070:	0801daad 	.word	0x0801daad
 801a074:	00000000 	.word	0x00000000
 801a078:	08019dd1 	.word	0x08019dd1
 801a07c:	0801daa9 	.word	0x0801daa9

0801a080 <__sfputc_r>:
 801a080:	6893      	ldr	r3, [r2, #8]
 801a082:	3b01      	subs	r3, #1
 801a084:	2b00      	cmp	r3, #0
 801a086:	b410      	push	{r4}
 801a088:	6093      	str	r3, [r2, #8]
 801a08a:	da08      	bge.n	801a09e <__sfputc_r+0x1e>
 801a08c:	6994      	ldr	r4, [r2, #24]
 801a08e:	42a3      	cmp	r3, r4
 801a090:	db01      	blt.n	801a096 <__sfputc_r+0x16>
 801a092:	290a      	cmp	r1, #10
 801a094:	d103      	bne.n	801a09e <__sfputc_r+0x1e>
 801a096:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a09a:	f7ff bc17 	b.w	80198cc <__swbuf_r>
 801a09e:	6813      	ldr	r3, [r2, #0]
 801a0a0:	1c58      	adds	r0, r3, #1
 801a0a2:	6010      	str	r0, [r2, #0]
 801a0a4:	7019      	strb	r1, [r3, #0]
 801a0a6:	4608      	mov	r0, r1
 801a0a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a0ac:	4770      	bx	lr

0801a0ae <__sfputs_r>:
 801a0ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a0b0:	4606      	mov	r6, r0
 801a0b2:	460f      	mov	r7, r1
 801a0b4:	4614      	mov	r4, r2
 801a0b6:	18d5      	adds	r5, r2, r3
 801a0b8:	42ac      	cmp	r4, r5
 801a0ba:	d101      	bne.n	801a0c0 <__sfputs_r+0x12>
 801a0bc:	2000      	movs	r0, #0
 801a0be:	e007      	b.n	801a0d0 <__sfputs_r+0x22>
 801a0c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a0c4:	463a      	mov	r2, r7
 801a0c6:	4630      	mov	r0, r6
 801a0c8:	f7ff ffda 	bl	801a080 <__sfputc_r>
 801a0cc:	1c43      	adds	r3, r0, #1
 801a0ce:	d1f3      	bne.n	801a0b8 <__sfputs_r+0xa>
 801a0d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a0d4 <_vfiprintf_r>:
 801a0d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0d8:	460d      	mov	r5, r1
 801a0da:	b09d      	sub	sp, #116	@ 0x74
 801a0dc:	4614      	mov	r4, r2
 801a0de:	4698      	mov	r8, r3
 801a0e0:	4606      	mov	r6, r0
 801a0e2:	b118      	cbz	r0, 801a0ec <_vfiprintf_r+0x18>
 801a0e4:	6a03      	ldr	r3, [r0, #32]
 801a0e6:	b90b      	cbnz	r3, 801a0ec <_vfiprintf_r+0x18>
 801a0e8:	f7ff fa3a 	bl	8019560 <__sinit>
 801a0ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a0ee:	07d9      	lsls	r1, r3, #31
 801a0f0:	d405      	bmi.n	801a0fe <_vfiprintf_r+0x2a>
 801a0f2:	89ab      	ldrh	r3, [r5, #12]
 801a0f4:	059a      	lsls	r2, r3, #22
 801a0f6:	d402      	bmi.n	801a0fe <_vfiprintf_r+0x2a>
 801a0f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a0fa:	f7ff fdd4 	bl	8019ca6 <__retarget_lock_acquire_recursive>
 801a0fe:	89ab      	ldrh	r3, [r5, #12]
 801a100:	071b      	lsls	r3, r3, #28
 801a102:	d501      	bpl.n	801a108 <_vfiprintf_r+0x34>
 801a104:	692b      	ldr	r3, [r5, #16]
 801a106:	b99b      	cbnz	r3, 801a130 <_vfiprintf_r+0x5c>
 801a108:	4629      	mov	r1, r5
 801a10a:	4630      	mov	r0, r6
 801a10c:	f7ff fc1c 	bl	8019948 <__swsetup_r>
 801a110:	b170      	cbz	r0, 801a130 <_vfiprintf_r+0x5c>
 801a112:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a114:	07dc      	lsls	r4, r3, #31
 801a116:	d504      	bpl.n	801a122 <_vfiprintf_r+0x4e>
 801a118:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a11c:	b01d      	add	sp, #116	@ 0x74
 801a11e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a122:	89ab      	ldrh	r3, [r5, #12]
 801a124:	0598      	lsls	r0, r3, #22
 801a126:	d4f7      	bmi.n	801a118 <_vfiprintf_r+0x44>
 801a128:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a12a:	f7ff fdbd 	bl	8019ca8 <__retarget_lock_release_recursive>
 801a12e:	e7f3      	b.n	801a118 <_vfiprintf_r+0x44>
 801a130:	2300      	movs	r3, #0
 801a132:	9309      	str	r3, [sp, #36]	@ 0x24
 801a134:	2320      	movs	r3, #32
 801a136:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801a13a:	f8cd 800c 	str.w	r8, [sp, #12]
 801a13e:	2330      	movs	r3, #48	@ 0x30
 801a140:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801a2f0 <_vfiprintf_r+0x21c>
 801a144:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801a148:	f04f 0901 	mov.w	r9, #1
 801a14c:	4623      	mov	r3, r4
 801a14e:	469a      	mov	sl, r3
 801a150:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a154:	b10a      	cbz	r2, 801a15a <_vfiprintf_r+0x86>
 801a156:	2a25      	cmp	r2, #37	@ 0x25
 801a158:	d1f9      	bne.n	801a14e <_vfiprintf_r+0x7a>
 801a15a:	ebba 0b04 	subs.w	fp, sl, r4
 801a15e:	d00b      	beq.n	801a178 <_vfiprintf_r+0xa4>
 801a160:	465b      	mov	r3, fp
 801a162:	4622      	mov	r2, r4
 801a164:	4629      	mov	r1, r5
 801a166:	4630      	mov	r0, r6
 801a168:	f7ff ffa1 	bl	801a0ae <__sfputs_r>
 801a16c:	3001      	adds	r0, #1
 801a16e:	f000 80a7 	beq.w	801a2c0 <_vfiprintf_r+0x1ec>
 801a172:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801a174:	445a      	add	r2, fp
 801a176:	9209      	str	r2, [sp, #36]	@ 0x24
 801a178:	f89a 3000 	ldrb.w	r3, [sl]
 801a17c:	2b00      	cmp	r3, #0
 801a17e:	f000 809f 	beq.w	801a2c0 <_vfiprintf_r+0x1ec>
 801a182:	2300      	movs	r3, #0
 801a184:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801a188:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a18c:	f10a 0a01 	add.w	sl, sl, #1
 801a190:	9304      	str	r3, [sp, #16]
 801a192:	9307      	str	r3, [sp, #28]
 801a194:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801a198:	931a      	str	r3, [sp, #104]	@ 0x68
 801a19a:	4654      	mov	r4, sl
 801a19c:	2205      	movs	r2, #5
 801a19e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a1a2:	4853      	ldr	r0, [pc, #332]	@ (801a2f0 <_vfiprintf_r+0x21c>)
 801a1a4:	f7e6 f82c 	bl	8000200 <memchr>
 801a1a8:	9a04      	ldr	r2, [sp, #16]
 801a1aa:	b9d8      	cbnz	r0, 801a1e4 <_vfiprintf_r+0x110>
 801a1ac:	06d1      	lsls	r1, r2, #27
 801a1ae:	bf44      	itt	mi
 801a1b0:	2320      	movmi	r3, #32
 801a1b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a1b6:	0713      	lsls	r3, r2, #28
 801a1b8:	bf44      	itt	mi
 801a1ba:	232b      	movmi	r3, #43	@ 0x2b
 801a1bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801a1c0:	f89a 3000 	ldrb.w	r3, [sl]
 801a1c4:	2b2a      	cmp	r3, #42	@ 0x2a
 801a1c6:	d015      	beq.n	801a1f4 <_vfiprintf_r+0x120>
 801a1c8:	9a07      	ldr	r2, [sp, #28]
 801a1ca:	4654      	mov	r4, sl
 801a1cc:	2000      	movs	r0, #0
 801a1ce:	f04f 0c0a 	mov.w	ip, #10
 801a1d2:	4621      	mov	r1, r4
 801a1d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a1d8:	3b30      	subs	r3, #48	@ 0x30
 801a1da:	2b09      	cmp	r3, #9
 801a1dc:	d94b      	bls.n	801a276 <_vfiprintf_r+0x1a2>
 801a1de:	b1b0      	cbz	r0, 801a20e <_vfiprintf_r+0x13a>
 801a1e0:	9207      	str	r2, [sp, #28]
 801a1e2:	e014      	b.n	801a20e <_vfiprintf_r+0x13a>
 801a1e4:	eba0 0308 	sub.w	r3, r0, r8
 801a1e8:	fa09 f303 	lsl.w	r3, r9, r3
 801a1ec:	4313      	orrs	r3, r2
 801a1ee:	9304      	str	r3, [sp, #16]
 801a1f0:	46a2      	mov	sl, r4
 801a1f2:	e7d2      	b.n	801a19a <_vfiprintf_r+0xc6>
 801a1f4:	9b03      	ldr	r3, [sp, #12]
 801a1f6:	1d19      	adds	r1, r3, #4
 801a1f8:	681b      	ldr	r3, [r3, #0]
 801a1fa:	9103      	str	r1, [sp, #12]
 801a1fc:	2b00      	cmp	r3, #0
 801a1fe:	bfbb      	ittet	lt
 801a200:	425b      	neglt	r3, r3
 801a202:	f042 0202 	orrlt.w	r2, r2, #2
 801a206:	9307      	strge	r3, [sp, #28]
 801a208:	9307      	strlt	r3, [sp, #28]
 801a20a:	bfb8      	it	lt
 801a20c:	9204      	strlt	r2, [sp, #16]
 801a20e:	7823      	ldrb	r3, [r4, #0]
 801a210:	2b2e      	cmp	r3, #46	@ 0x2e
 801a212:	d10a      	bne.n	801a22a <_vfiprintf_r+0x156>
 801a214:	7863      	ldrb	r3, [r4, #1]
 801a216:	2b2a      	cmp	r3, #42	@ 0x2a
 801a218:	d132      	bne.n	801a280 <_vfiprintf_r+0x1ac>
 801a21a:	9b03      	ldr	r3, [sp, #12]
 801a21c:	1d1a      	adds	r2, r3, #4
 801a21e:	681b      	ldr	r3, [r3, #0]
 801a220:	9203      	str	r2, [sp, #12]
 801a222:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801a226:	3402      	adds	r4, #2
 801a228:	9305      	str	r3, [sp, #20]
 801a22a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801a300 <_vfiprintf_r+0x22c>
 801a22e:	7821      	ldrb	r1, [r4, #0]
 801a230:	2203      	movs	r2, #3
 801a232:	4650      	mov	r0, sl
 801a234:	f7e5 ffe4 	bl	8000200 <memchr>
 801a238:	b138      	cbz	r0, 801a24a <_vfiprintf_r+0x176>
 801a23a:	9b04      	ldr	r3, [sp, #16]
 801a23c:	eba0 000a 	sub.w	r0, r0, sl
 801a240:	2240      	movs	r2, #64	@ 0x40
 801a242:	4082      	lsls	r2, r0
 801a244:	4313      	orrs	r3, r2
 801a246:	3401      	adds	r4, #1
 801a248:	9304      	str	r3, [sp, #16]
 801a24a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a24e:	4829      	ldr	r0, [pc, #164]	@ (801a2f4 <_vfiprintf_r+0x220>)
 801a250:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801a254:	2206      	movs	r2, #6
 801a256:	f7e5 ffd3 	bl	8000200 <memchr>
 801a25a:	2800      	cmp	r0, #0
 801a25c:	d03f      	beq.n	801a2de <_vfiprintf_r+0x20a>
 801a25e:	4b26      	ldr	r3, [pc, #152]	@ (801a2f8 <_vfiprintf_r+0x224>)
 801a260:	bb1b      	cbnz	r3, 801a2aa <_vfiprintf_r+0x1d6>
 801a262:	9b03      	ldr	r3, [sp, #12]
 801a264:	3307      	adds	r3, #7
 801a266:	f023 0307 	bic.w	r3, r3, #7
 801a26a:	3308      	adds	r3, #8
 801a26c:	9303      	str	r3, [sp, #12]
 801a26e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a270:	443b      	add	r3, r7
 801a272:	9309      	str	r3, [sp, #36]	@ 0x24
 801a274:	e76a      	b.n	801a14c <_vfiprintf_r+0x78>
 801a276:	fb0c 3202 	mla	r2, ip, r2, r3
 801a27a:	460c      	mov	r4, r1
 801a27c:	2001      	movs	r0, #1
 801a27e:	e7a8      	b.n	801a1d2 <_vfiprintf_r+0xfe>
 801a280:	2300      	movs	r3, #0
 801a282:	3401      	adds	r4, #1
 801a284:	9305      	str	r3, [sp, #20]
 801a286:	4619      	mov	r1, r3
 801a288:	f04f 0c0a 	mov.w	ip, #10
 801a28c:	4620      	mov	r0, r4
 801a28e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a292:	3a30      	subs	r2, #48	@ 0x30
 801a294:	2a09      	cmp	r2, #9
 801a296:	d903      	bls.n	801a2a0 <_vfiprintf_r+0x1cc>
 801a298:	2b00      	cmp	r3, #0
 801a29a:	d0c6      	beq.n	801a22a <_vfiprintf_r+0x156>
 801a29c:	9105      	str	r1, [sp, #20]
 801a29e:	e7c4      	b.n	801a22a <_vfiprintf_r+0x156>
 801a2a0:	fb0c 2101 	mla	r1, ip, r1, r2
 801a2a4:	4604      	mov	r4, r0
 801a2a6:	2301      	movs	r3, #1
 801a2a8:	e7f0      	b.n	801a28c <_vfiprintf_r+0x1b8>
 801a2aa:	ab03      	add	r3, sp, #12
 801a2ac:	9300      	str	r3, [sp, #0]
 801a2ae:	462a      	mov	r2, r5
 801a2b0:	4b12      	ldr	r3, [pc, #72]	@ (801a2fc <_vfiprintf_r+0x228>)
 801a2b2:	a904      	add	r1, sp, #16
 801a2b4:	4630      	mov	r0, r6
 801a2b6:	f3af 8000 	nop.w
 801a2ba:	4607      	mov	r7, r0
 801a2bc:	1c78      	adds	r0, r7, #1
 801a2be:	d1d6      	bne.n	801a26e <_vfiprintf_r+0x19a>
 801a2c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801a2c2:	07d9      	lsls	r1, r3, #31
 801a2c4:	d405      	bmi.n	801a2d2 <_vfiprintf_r+0x1fe>
 801a2c6:	89ab      	ldrh	r3, [r5, #12]
 801a2c8:	059a      	lsls	r2, r3, #22
 801a2ca:	d402      	bmi.n	801a2d2 <_vfiprintf_r+0x1fe>
 801a2cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801a2ce:	f7ff fceb 	bl	8019ca8 <__retarget_lock_release_recursive>
 801a2d2:	89ab      	ldrh	r3, [r5, #12]
 801a2d4:	065b      	lsls	r3, r3, #25
 801a2d6:	f53f af1f 	bmi.w	801a118 <_vfiprintf_r+0x44>
 801a2da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801a2dc:	e71e      	b.n	801a11c <_vfiprintf_r+0x48>
 801a2de:	ab03      	add	r3, sp, #12
 801a2e0:	9300      	str	r3, [sp, #0]
 801a2e2:	462a      	mov	r2, r5
 801a2e4:	4b05      	ldr	r3, [pc, #20]	@ (801a2fc <_vfiprintf_r+0x228>)
 801a2e6:	a904      	add	r1, sp, #16
 801a2e8:	4630      	mov	r0, r6
 801a2ea:	f000 f879 	bl	801a3e0 <_printf_i>
 801a2ee:	e7e4      	b.n	801a2ba <_vfiprintf_r+0x1e6>
 801a2f0:	0801daa3 	.word	0x0801daa3
 801a2f4:	0801daad 	.word	0x0801daad
 801a2f8:	00000000 	.word	0x00000000
 801a2fc:	0801a0af 	.word	0x0801a0af
 801a300:	0801daa9 	.word	0x0801daa9

0801a304 <_printf_common>:
 801a304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a308:	4616      	mov	r6, r2
 801a30a:	4698      	mov	r8, r3
 801a30c:	688a      	ldr	r2, [r1, #8]
 801a30e:	690b      	ldr	r3, [r1, #16]
 801a310:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801a314:	4293      	cmp	r3, r2
 801a316:	bfb8      	it	lt
 801a318:	4613      	movlt	r3, r2
 801a31a:	6033      	str	r3, [r6, #0]
 801a31c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801a320:	4607      	mov	r7, r0
 801a322:	460c      	mov	r4, r1
 801a324:	b10a      	cbz	r2, 801a32a <_printf_common+0x26>
 801a326:	3301      	adds	r3, #1
 801a328:	6033      	str	r3, [r6, #0]
 801a32a:	6823      	ldr	r3, [r4, #0]
 801a32c:	0699      	lsls	r1, r3, #26
 801a32e:	bf42      	ittt	mi
 801a330:	6833      	ldrmi	r3, [r6, #0]
 801a332:	3302      	addmi	r3, #2
 801a334:	6033      	strmi	r3, [r6, #0]
 801a336:	6825      	ldr	r5, [r4, #0]
 801a338:	f015 0506 	ands.w	r5, r5, #6
 801a33c:	d106      	bne.n	801a34c <_printf_common+0x48>
 801a33e:	f104 0a19 	add.w	sl, r4, #25
 801a342:	68e3      	ldr	r3, [r4, #12]
 801a344:	6832      	ldr	r2, [r6, #0]
 801a346:	1a9b      	subs	r3, r3, r2
 801a348:	42ab      	cmp	r3, r5
 801a34a:	dc26      	bgt.n	801a39a <_printf_common+0x96>
 801a34c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801a350:	6822      	ldr	r2, [r4, #0]
 801a352:	3b00      	subs	r3, #0
 801a354:	bf18      	it	ne
 801a356:	2301      	movne	r3, #1
 801a358:	0692      	lsls	r2, r2, #26
 801a35a:	d42b      	bmi.n	801a3b4 <_printf_common+0xb0>
 801a35c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801a360:	4641      	mov	r1, r8
 801a362:	4638      	mov	r0, r7
 801a364:	47c8      	blx	r9
 801a366:	3001      	adds	r0, #1
 801a368:	d01e      	beq.n	801a3a8 <_printf_common+0xa4>
 801a36a:	6823      	ldr	r3, [r4, #0]
 801a36c:	6922      	ldr	r2, [r4, #16]
 801a36e:	f003 0306 	and.w	r3, r3, #6
 801a372:	2b04      	cmp	r3, #4
 801a374:	bf02      	ittt	eq
 801a376:	68e5      	ldreq	r5, [r4, #12]
 801a378:	6833      	ldreq	r3, [r6, #0]
 801a37a:	1aed      	subeq	r5, r5, r3
 801a37c:	68a3      	ldr	r3, [r4, #8]
 801a37e:	bf0c      	ite	eq
 801a380:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801a384:	2500      	movne	r5, #0
 801a386:	4293      	cmp	r3, r2
 801a388:	bfc4      	itt	gt
 801a38a:	1a9b      	subgt	r3, r3, r2
 801a38c:	18ed      	addgt	r5, r5, r3
 801a38e:	2600      	movs	r6, #0
 801a390:	341a      	adds	r4, #26
 801a392:	42b5      	cmp	r5, r6
 801a394:	d11a      	bne.n	801a3cc <_printf_common+0xc8>
 801a396:	2000      	movs	r0, #0
 801a398:	e008      	b.n	801a3ac <_printf_common+0xa8>
 801a39a:	2301      	movs	r3, #1
 801a39c:	4652      	mov	r2, sl
 801a39e:	4641      	mov	r1, r8
 801a3a0:	4638      	mov	r0, r7
 801a3a2:	47c8      	blx	r9
 801a3a4:	3001      	adds	r0, #1
 801a3a6:	d103      	bne.n	801a3b0 <_printf_common+0xac>
 801a3a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a3ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a3b0:	3501      	adds	r5, #1
 801a3b2:	e7c6      	b.n	801a342 <_printf_common+0x3e>
 801a3b4:	18e1      	adds	r1, r4, r3
 801a3b6:	1c5a      	adds	r2, r3, #1
 801a3b8:	2030      	movs	r0, #48	@ 0x30
 801a3ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801a3be:	4422      	add	r2, r4
 801a3c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801a3c4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801a3c8:	3302      	adds	r3, #2
 801a3ca:	e7c7      	b.n	801a35c <_printf_common+0x58>
 801a3cc:	2301      	movs	r3, #1
 801a3ce:	4622      	mov	r2, r4
 801a3d0:	4641      	mov	r1, r8
 801a3d2:	4638      	mov	r0, r7
 801a3d4:	47c8      	blx	r9
 801a3d6:	3001      	adds	r0, #1
 801a3d8:	d0e6      	beq.n	801a3a8 <_printf_common+0xa4>
 801a3da:	3601      	adds	r6, #1
 801a3dc:	e7d9      	b.n	801a392 <_printf_common+0x8e>
	...

0801a3e0 <_printf_i>:
 801a3e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801a3e4:	7e0f      	ldrb	r7, [r1, #24]
 801a3e6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801a3e8:	2f78      	cmp	r7, #120	@ 0x78
 801a3ea:	4691      	mov	r9, r2
 801a3ec:	4680      	mov	r8, r0
 801a3ee:	460c      	mov	r4, r1
 801a3f0:	469a      	mov	sl, r3
 801a3f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801a3f6:	d807      	bhi.n	801a408 <_printf_i+0x28>
 801a3f8:	2f62      	cmp	r7, #98	@ 0x62
 801a3fa:	d80a      	bhi.n	801a412 <_printf_i+0x32>
 801a3fc:	2f00      	cmp	r7, #0
 801a3fe:	f000 80d1 	beq.w	801a5a4 <_printf_i+0x1c4>
 801a402:	2f58      	cmp	r7, #88	@ 0x58
 801a404:	f000 80b8 	beq.w	801a578 <_printf_i+0x198>
 801a408:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a40c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801a410:	e03a      	b.n	801a488 <_printf_i+0xa8>
 801a412:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801a416:	2b15      	cmp	r3, #21
 801a418:	d8f6      	bhi.n	801a408 <_printf_i+0x28>
 801a41a:	a101      	add	r1, pc, #4	@ (adr r1, 801a420 <_printf_i+0x40>)
 801a41c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801a420:	0801a479 	.word	0x0801a479
 801a424:	0801a48d 	.word	0x0801a48d
 801a428:	0801a409 	.word	0x0801a409
 801a42c:	0801a409 	.word	0x0801a409
 801a430:	0801a409 	.word	0x0801a409
 801a434:	0801a409 	.word	0x0801a409
 801a438:	0801a48d 	.word	0x0801a48d
 801a43c:	0801a409 	.word	0x0801a409
 801a440:	0801a409 	.word	0x0801a409
 801a444:	0801a409 	.word	0x0801a409
 801a448:	0801a409 	.word	0x0801a409
 801a44c:	0801a58b 	.word	0x0801a58b
 801a450:	0801a4b7 	.word	0x0801a4b7
 801a454:	0801a545 	.word	0x0801a545
 801a458:	0801a409 	.word	0x0801a409
 801a45c:	0801a409 	.word	0x0801a409
 801a460:	0801a5ad 	.word	0x0801a5ad
 801a464:	0801a409 	.word	0x0801a409
 801a468:	0801a4b7 	.word	0x0801a4b7
 801a46c:	0801a409 	.word	0x0801a409
 801a470:	0801a409 	.word	0x0801a409
 801a474:	0801a54d 	.word	0x0801a54d
 801a478:	6833      	ldr	r3, [r6, #0]
 801a47a:	1d1a      	adds	r2, r3, #4
 801a47c:	681b      	ldr	r3, [r3, #0]
 801a47e:	6032      	str	r2, [r6, #0]
 801a480:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801a484:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801a488:	2301      	movs	r3, #1
 801a48a:	e09c      	b.n	801a5c6 <_printf_i+0x1e6>
 801a48c:	6833      	ldr	r3, [r6, #0]
 801a48e:	6820      	ldr	r0, [r4, #0]
 801a490:	1d19      	adds	r1, r3, #4
 801a492:	6031      	str	r1, [r6, #0]
 801a494:	0606      	lsls	r6, r0, #24
 801a496:	d501      	bpl.n	801a49c <_printf_i+0xbc>
 801a498:	681d      	ldr	r5, [r3, #0]
 801a49a:	e003      	b.n	801a4a4 <_printf_i+0xc4>
 801a49c:	0645      	lsls	r5, r0, #25
 801a49e:	d5fb      	bpl.n	801a498 <_printf_i+0xb8>
 801a4a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 801a4a4:	2d00      	cmp	r5, #0
 801a4a6:	da03      	bge.n	801a4b0 <_printf_i+0xd0>
 801a4a8:	232d      	movs	r3, #45	@ 0x2d
 801a4aa:	426d      	negs	r5, r5
 801a4ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a4b0:	4858      	ldr	r0, [pc, #352]	@ (801a614 <_printf_i+0x234>)
 801a4b2:	230a      	movs	r3, #10
 801a4b4:	e011      	b.n	801a4da <_printf_i+0xfa>
 801a4b6:	6821      	ldr	r1, [r4, #0]
 801a4b8:	6833      	ldr	r3, [r6, #0]
 801a4ba:	0608      	lsls	r0, r1, #24
 801a4bc:	f853 5b04 	ldr.w	r5, [r3], #4
 801a4c0:	d402      	bmi.n	801a4c8 <_printf_i+0xe8>
 801a4c2:	0649      	lsls	r1, r1, #25
 801a4c4:	bf48      	it	mi
 801a4c6:	b2ad      	uxthmi	r5, r5
 801a4c8:	2f6f      	cmp	r7, #111	@ 0x6f
 801a4ca:	4852      	ldr	r0, [pc, #328]	@ (801a614 <_printf_i+0x234>)
 801a4cc:	6033      	str	r3, [r6, #0]
 801a4ce:	bf14      	ite	ne
 801a4d0:	230a      	movne	r3, #10
 801a4d2:	2308      	moveq	r3, #8
 801a4d4:	2100      	movs	r1, #0
 801a4d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801a4da:	6866      	ldr	r6, [r4, #4]
 801a4dc:	60a6      	str	r6, [r4, #8]
 801a4de:	2e00      	cmp	r6, #0
 801a4e0:	db05      	blt.n	801a4ee <_printf_i+0x10e>
 801a4e2:	6821      	ldr	r1, [r4, #0]
 801a4e4:	432e      	orrs	r6, r5
 801a4e6:	f021 0104 	bic.w	r1, r1, #4
 801a4ea:	6021      	str	r1, [r4, #0]
 801a4ec:	d04b      	beq.n	801a586 <_printf_i+0x1a6>
 801a4ee:	4616      	mov	r6, r2
 801a4f0:	fbb5 f1f3 	udiv	r1, r5, r3
 801a4f4:	fb03 5711 	mls	r7, r3, r1, r5
 801a4f8:	5dc7      	ldrb	r7, [r0, r7]
 801a4fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801a4fe:	462f      	mov	r7, r5
 801a500:	42bb      	cmp	r3, r7
 801a502:	460d      	mov	r5, r1
 801a504:	d9f4      	bls.n	801a4f0 <_printf_i+0x110>
 801a506:	2b08      	cmp	r3, #8
 801a508:	d10b      	bne.n	801a522 <_printf_i+0x142>
 801a50a:	6823      	ldr	r3, [r4, #0]
 801a50c:	07df      	lsls	r7, r3, #31
 801a50e:	d508      	bpl.n	801a522 <_printf_i+0x142>
 801a510:	6923      	ldr	r3, [r4, #16]
 801a512:	6861      	ldr	r1, [r4, #4]
 801a514:	4299      	cmp	r1, r3
 801a516:	bfde      	ittt	le
 801a518:	2330      	movle	r3, #48	@ 0x30
 801a51a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801a51e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801a522:	1b92      	subs	r2, r2, r6
 801a524:	6122      	str	r2, [r4, #16]
 801a526:	f8cd a000 	str.w	sl, [sp]
 801a52a:	464b      	mov	r3, r9
 801a52c:	aa03      	add	r2, sp, #12
 801a52e:	4621      	mov	r1, r4
 801a530:	4640      	mov	r0, r8
 801a532:	f7ff fee7 	bl	801a304 <_printf_common>
 801a536:	3001      	adds	r0, #1
 801a538:	d14a      	bne.n	801a5d0 <_printf_i+0x1f0>
 801a53a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a53e:	b004      	add	sp, #16
 801a540:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a544:	6823      	ldr	r3, [r4, #0]
 801a546:	f043 0320 	orr.w	r3, r3, #32
 801a54a:	6023      	str	r3, [r4, #0]
 801a54c:	4832      	ldr	r0, [pc, #200]	@ (801a618 <_printf_i+0x238>)
 801a54e:	2778      	movs	r7, #120	@ 0x78
 801a550:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801a554:	6823      	ldr	r3, [r4, #0]
 801a556:	6831      	ldr	r1, [r6, #0]
 801a558:	061f      	lsls	r7, r3, #24
 801a55a:	f851 5b04 	ldr.w	r5, [r1], #4
 801a55e:	d402      	bmi.n	801a566 <_printf_i+0x186>
 801a560:	065f      	lsls	r7, r3, #25
 801a562:	bf48      	it	mi
 801a564:	b2ad      	uxthmi	r5, r5
 801a566:	6031      	str	r1, [r6, #0]
 801a568:	07d9      	lsls	r1, r3, #31
 801a56a:	bf44      	itt	mi
 801a56c:	f043 0320 	orrmi.w	r3, r3, #32
 801a570:	6023      	strmi	r3, [r4, #0]
 801a572:	b11d      	cbz	r5, 801a57c <_printf_i+0x19c>
 801a574:	2310      	movs	r3, #16
 801a576:	e7ad      	b.n	801a4d4 <_printf_i+0xf4>
 801a578:	4826      	ldr	r0, [pc, #152]	@ (801a614 <_printf_i+0x234>)
 801a57a:	e7e9      	b.n	801a550 <_printf_i+0x170>
 801a57c:	6823      	ldr	r3, [r4, #0]
 801a57e:	f023 0320 	bic.w	r3, r3, #32
 801a582:	6023      	str	r3, [r4, #0]
 801a584:	e7f6      	b.n	801a574 <_printf_i+0x194>
 801a586:	4616      	mov	r6, r2
 801a588:	e7bd      	b.n	801a506 <_printf_i+0x126>
 801a58a:	6833      	ldr	r3, [r6, #0]
 801a58c:	6825      	ldr	r5, [r4, #0]
 801a58e:	6961      	ldr	r1, [r4, #20]
 801a590:	1d18      	adds	r0, r3, #4
 801a592:	6030      	str	r0, [r6, #0]
 801a594:	062e      	lsls	r6, r5, #24
 801a596:	681b      	ldr	r3, [r3, #0]
 801a598:	d501      	bpl.n	801a59e <_printf_i+0x1be>
 801a59a:	6019      	str	r1, [r3, #0]
 801a59c:	e002      	b.n	801a5a4 <_printf_i+0x1c4>
 801a59e:	0668      	lsls	r0, r5, #25
 801a5a0:	d5fb      	bpl.n	801a59a <_printf_i+0x1ba>
 801a5a2:	8019      	strh	r1, [r3, #0]
 801a5a4:	2300      	movs	r3, #0
 801a5a6:	6123      	str	r3, [r4, #16]
 801a5a8:	4616      	mov	r6, r2
 801a5aa:	e7bc      	b.n	801a526 <_printf_i+0x146>
 801a5ac:	6833      	ldr	r3, [r6, #0]
 801a5ae:	1d1a      	adds	r2, r3, #4
 801a5b0:	6032      	str	r2, [r6, #0]
 801a5b2:	681e      	ldr	r6, [r3, #0]
 801a5b4:	6862      	ldr	r2, [r4, #4]
 801a5b6:	2100      	movs	r1, #0
 801a5b8:	4630      	mov	r0, r6
 801a5ba:	f7e5 fe21 	bl	8000200 <memchr>
 801a5be:	b108      	cbz	r0, 801a5c4 <_printf_i+0x1e4>
 801a5c0:	1b80      	subs	r0, r0, r6
 801a5c2:	6060      	str	r0, [r4, #4]
 801a5c4:	6863      	ldr	r3, [r4, #4]
 801a5c6:	6123      	str	r3, [r4, #16]
 801a5c8:	2300      	movs	r3, #0
 801a5ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801a5ce:	e7aa      	b.n	801a526 <_printf_i+0x146>
 801a5d0:	6923      	ldr	r3, [r4, #16]
 801a5d2:	4632      	mov	r2, r6
 801a5d4:	4649      	mov	r1, r9
 801a5d6:	4640      	mov	r0, r8
 801a5d8:	47d0      	blx	sl
 801a5da:	3001      	adds	r0, #1
 801a5dc:	d0ad      	beq.n	801a53a <_printf_i+0x15a>
 801a5de:	6823      	ldr	r3, [r4, #0]
 801a5e0:	079b      	lsls	r3, r3, #30
 801a5e2:	d413      	bmi.n	801a60c <_printf_i+0x22c>
 801a5e4:	68e0      	ldr	r0, [r4, #12]
 801a5e6:	9b03      	ldr	r3, [sp, #12]
 801a5e8:	4298      	cmp	r0, r3
 801a5ea:	bfb8      	it	lt
 801a5ec:	4618      	movlt	r0, r3
 801a5ee:	e7a6      	b.n	801a53e <_printf_i+0x15e>
 801a5f0:	2301      	movs	r3, #1
 801a5f2:	4632      	mov	r2, r6
 801a5f4:	4649      	mov	r1, r9
 801a5f6:	4640      	mov	r0, r8
 801a5f8:	47d0      	blx	sl
 801a5fa:	3001      	adds	r0, #1
 801a5fc:	d09d      	beq.n	801a53a <_printf_i+0x15a>
 801a5fe:	3501      	adds	r5, #1
 801a600:	68e3      	ldr	r3, [r4, #12]
 801a602:	9903      	ldr	r1, [sp, #12]
 801a604:	1a5b      	subs	r3, r3, r1
 801a606:	42ab      	cmp	r3, r5
 801a608:	dcf2      	bgt.n	801a5f0 <_printf_i+0x210>
 801a60a:	e7eb      	b.n	801a5e4 <_printf_i+0x204>
 801a60c:	2500      	movs	r5, #0
 801a60e:	f104 0619 	add.w	r6, r4, #25
 801a612:	e7f5      	b.n	801a600 <_printf_i+0x220>
 801a614:	0801dab4 	.word	0x0801dab4
 801a618:	0801dac5 	.word	0x0801dac5

0801a61c <__sflush_r>:
 801a61c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a620:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a624:	0716      	lsls	r6, r2, #28
 801a626:	4605      	mov	r5, r0
 801a628:	460c      	mov	r4, r1
 801a62a:	d454      	bmi.n	801a6d6 <__sflush_r+0xba>
 801a62c:	684b      	ldr	r3, [r1, #4]
 801a62e:	2b00      	cmp	r3, #0
 801a630:	dc02      	bgt.n	801a638 <__sflush_r+0x1c>
 801a632:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801a634:	2b00      	cmp	r3, #0
 801a636:	dd48      	ble.n	801a6ca <__sflush_r+0xae>
 801a638:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a63a:	2e00      	cmp	r6, #0
 801a63c:	d045      	beq.n	801a6ca <__sflush_r+0xae>
 801a63e:	2300      	movs	r3, #0
 801a640:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801a644:	682f      	ldr	r7, [r5, #0]
 801a646:	6a21      	ldr	r1, [r4, #32]
 801a648:	602b      	str	r3, [r5, #0]
 801a64a:	d030      	beq.n	801a6ae <__sflush_r+0x92>
 801a64c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801a64e:	89a3      	ldrh	r3, [r4, #12]
 801a650:	0759      	lsls	r1, r3, #29
 801a652:	d505      	bpl.n	801a660 <__sflush_r+0x44>
 801a654:	6863      	ldr	r3, [r4, #4]
 801a656:	1ad2      	subs	r2, r2, r3
 801a658:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801a65a:	b10b      	cbz	r3, 801a660 <__sflush_r+0x44>
 801a65c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801a65e:	1ad2      	subs	r2, r2, r3
 801a660:	2300      	movs	r3, #0
 801a662:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801a664:	6a21      	ldr	r1, [r4, #32]
 801a666:	4628      	mov	r0, r5
 801a668:	47b0      	blx	r6
 801a66a:	1c43      	adds	r3, r0, #1
 801a66c:	89a3      	ldrh	r3, [r4, #12]
 801a66e:	d106      	bne.n	801a67e <__sflush_r+0x62>
 801a670:	6829      	ldr	r1, [r5, #0]
 801a672:	291d      	cmp	r1, #29
 801a674:	d82b      	bhi.n	801a6ce <__sflush_r+0xb2>
 801a676:	4a2a      	ldr	r2, [pc, #168]	@ (801a720 <__sflush_r+0x104>)
 801a678:	40ca      	lsrs	r2, r1
 801a67a:	07d6      	lsls	r6, r2, #31
 801a67c:	d527      	bpl.n	801a6ce <__sflush_r+0xb2>
 801a67e:	2200      	movs	r2, #0
 801a680:	6062      	str	r2, [r4, #4]
 801a682:	04d9      	lsls	r1, r3, #19
 801a684:	6922      	ldr	r2, [r4, #16]
 801a686:	6022      	str	r2, [r4, #0]
 801a688:	d504      	bpl.n	801a694 <__sflush_r+0x78>
 801a68a:	1c42      	adds	r2, r0, #1
 801a68c:	d101      	bne.n	801a692 <__sflush_r+0x76>
 801a68e:	682b      	ldr	r3, [r5, #0]
 801a690:	b903      	cbnz	r3, 801a694 <__sflush_r+0x78>
 801a692:	6560      	str	r0, [r4, #84]	@ 0x54
 801a694:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801a696:	602f      	str	r7, [r5, #0]
 801a698:	b1b9      	cbz	r1, 801a6ca <__sflush_r+0xae>
 801a69a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801a69e:	4299      	cmp	r1, r3
 801a6a0:	d002      	beq.n	801a6a8 <__sflush_r+0x8c>
 801a6a2:	4628      	mov	r0, r5
 801a6a4:	f7ff fb42 	bl	8019d2c <_free_r>
 801a6a8:	2300      	movs	r3, #0
 801a6aa:	6363      	str	r3, [r4, #52]	@ 0x34
 801a6ac:	e00d      	b.n	801a6ca <__sflush_r+0xae>
 801a6ae:	2301      	movs	r3, #1
 801a6b0:	4628      	mov	r0, r5
 801a6b2:	47b0      	blx	r6
 801a6b4:	4602      	mov	r2, r0
 801a6b6:	1c50      	adds	r0, r2, #1
 801a6b8:	d1c9      	bne.n	801a64e <__sflush_r+0x32>
 801a6ba:	682b      	ldr	r3, [r5, #0]
 801a6bc:	2b00      	cmp	r3, #0
 801a6be:	d0c6      	beq.n	801a64e <__sflush_r+0x32>
 801a6c0:	2b1d      	cmp	r3, #29
 801a6c2:	d001      	beq.n	801a6c8 <__sflush_r+0xac>
 801a6c4:	2b16      	cmp	r3, #22
 801a6c6:	d11e      	bne.n	801a706 <__sflush_r+0xea>
 801a6c8:	602f      	str	r7, [r5, #0]
 801a6ca:	2000      	movs	r0, #0
 801a6cc:	e022      	b.n	801a714 <__sflush_r+0xf8>
 801a6ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a6d2:	b21b      	sxth	r3, r3
 801a6d4:	e01b      	b.n	801a70e <__sflush_r+0xf2>
 801a6d6:	690f      	ldr	r7, [r1, #16]
 801a6d8:	2f00      	cmp	r7, #0
 801a6da:	d0f6      	beq.n	801a6ca <__sflush_r+0xae>
 801a6dc:	0793      	lsls	r3, r2, #30
 801a6de:	680e      	ldr	r6, [r1, #0]
 801a6e0:	bf08      	it	eq
 801a6e2:	694b      	ldreq	r3, [r1, #20]
 801a6e4:	600f      	str	r7, [r1, #0]
 801a6e6:	bf18      	it	ne
 801a6e8:	2300      	movne	r3, #0
 801a6ea:	eba6 0807 	sub.w	r8, r6, r7
 801a6ee:	608b      	str	r3, [r1, #8]
 801a6f0:	f1b8 0f00 	cmp.w	r8, #0
 801a6f4:	dde9      	ble.n	801a6ca <__sflush_r+0xae>
 801a6f6:	6a21      	ldr	r1, [r4, #32]
 801a6f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801a6fa:	4643      	mov	r3, r8
 801a6fc:	463a      	mov	r2, r7
 801a6fe:	4628      	mov	r0, r5
 801a700:	47b0      	blx	r6
 801a702:	2800      	cmp	r0, #0
 801a704:	dc08      	bgt.n	801a718 <__sflush_r+0xfc>
 801a706:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a70a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801a70e:	81a3      	strh	r3, [r4, #12]
 801a710:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a718:	4407      	add	r7, r0
 801a71a:	eba8 0800 	sub.w	r8, r8, r0
 801a71e:	e7e7      	b.n	801a6f0 <__sflush_r+0xd4>
 801a720:	20400001 	.word	0x20400001

0801a724 <_fflush_r>:
 801a724:	b538      	push	{r3, r4, r5, lr}
 801a726:	690b      	ldr	r3, [r1, #16]
 801a728:	4605      	mov	r5, r0
 801a72a:	460c      	mov	r4, r1
 801a72c:	b913      	cbnz	r3, 801a734 <_fflush_r+0x10>
 801a72e:	2500      	movs	r5, #0
 801a730:	4628      	mov	r0, r5
 801a732:	bd38      	pop	{r3, r4, r5, pc}
 801a734:	b118      	cbz	r0, 801a73e <_fflush_r+0x1a>
 801a736:	6a03      	ldr	r3, [r0, #32]
 801a738:	b90b      	cbnz	r3, 801a73e <_fflush_r+0x1a>
 801a73a:	f7fe ff11 	bl	8019560 <__sinit>
 801a73e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a742:	2b00      	cmp	r3, #0
 801a744:	d0f3      	beq.n	801a72e <_fflush_r+0xa>
 801a746:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801a748:	07d0      	lsls	r0, r2, #31
 801a74a:	d404      	bmi.n	801a756 <_fflush_r+0x32>
 801a74c:	0599      	lsls	r1, r3, #22
 801a74e:	d402      	bmi.n	801a756 <_fflush_r+0x32>
 801a750:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a752:	f7ff faa8 	bl	8019ca6 <__retarget_lock_acquire_recursive>
 801a756:	4628      	mov	r0, r5
 801a758:	4621      	mov	r1, r4
 801a75a:	f7ff ff5f 	bl	801a61c <__sflush_r>
 801a75e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801a760:	07da      	lsls	r2, r3, #31
 801a762:	4605      	mov	r5, r0
 801a764:	d4e4      	bmi.n	801a730 <_fflush_r+0xc>
 801a766:	89a3      	ldrh	r3, [r4, #12]
 801a768:	059b      	lsls	r3, r3, #22
 801a76a:	d4e1      	bmi.n	801a730 <_fflush_r+0xc>
 801a76c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801a76e:	f7ff fa9b 	bl	8019ca8 <__retarget_lock_release_recursive>
 801a772:	e7dd      	b.n	801a730 <_fflush_r+0xc>

0801a774 <fiprintf>:
 801a774:	b40e      	push	{r1, r2, r3}
 801a776:	b503      	push	{r0, r1, lr}
 801a778:	4601      	mov	r1, r0
 801a77a:	ab03      	add	r3, sp, #12
 801a77c:	4805      	ldr	r0, [pc, #20]	@ (801a794 <fiprintf+0x20>)
 801a77e:	f853 2b04 	ldr.w	r2, [r3], #4
 801a782:	6800      	ldr	r0, [r0, #0]
 801a784:	9301      	str	r3, [sp, #4]
 801a786:	f7ff fca5 	bl	801a0d4 <_vfiprintf_r>
 801a78a:	b002      	add	sp, #8
 801a78c:	f85d eb04 	ldr.w	lr, [sp], #4
 801a790:	b003      	add	sp, #12
 801a792:	4770      	bx	lr
 801a794:	20002e40 	.word	0x20002e40

0801a798 <__swhatbuf_r>:
 801a798:	b570      	push	{r4, r5, r6, lr}
 801a79a:	460c      	mov	r4, r1
 801a79c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a7a0:	2900      	cmp	r1, #0
 801a7a2:	b096      	sub	sp, #88	@ 0x58
 801a7a4:	4615      	mov	r5, r2
 801a7a6:	461e      	mov	r6, r3
 801a7a8:	da0d      	bge.n	801a7c6 <__swhatbuf_r+0x2e>
 801a7aa:	89a3      	ldrh	r3, [r4, #12]
 801a7ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a7b0:	f04f 0100 	mov.w	r1, #0
 801a7b4:	bf14      	ite	ne
 801a7b6:	2340      	movne	r3, #64	@ 0x40
 801a7b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a7bc:	2000      	movs	r0, #0
 801a7be:	6031      	str	r1, [r6, #0]
 801a7c0:	602b      	str	r3, [r5, #0]
 801a7c2:	b016      	add	sp, #88	@ 0x58
 801a7c4:	bd70      	pop	{r4, r5, r6, pc}
 801a7c6:	466a      	mov	r2, sp
 801a7c8:	f000 f848 	bl	801a85c <_fstat_r>
 801a7cc:	2800      	cmp	r0, #0
 801a7ce:	dbec      	blt.n	801a7aa <__swhatbuf_r+0x12>
 801a7d0:	9901      	ldr	r1, [sp, #4]
 801a7d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a7d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a7da:	4259      	negs	r1, r3
 801a7dc:	4159      	adcs	r1, r3
 801a7de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a7e2:	e7eb      	b.n	801a7bc <__swhatbuf_r+0x24>

0801a7e4 <__smakebuf_r>:
 801a7e4:	898b      	ldrh	r3, [r1, #12]
 801a7e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a7e8:	079d      	lsls	r5, r3, #30
 801a7ea:	4606      	mov	r6, r0
 801a7ec:	460c      	mov	r4, r1
 801a7ee:	d507      	bpl.n	801a800 <__smakebuf_r+0x1c>
 801a7f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a7f4:	6023      	str	r3, [r4, #0]
 801a7f6:	6123      	str	r3, [r4, #16]
 801a7f8:	2301      	movs	r3, #1
 801a7fa:	6163      	str	r3, [r4, #20]
 801a7fc:	b003      	add	sp, #12
 801a7fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a800:	ab01      	add	r3, sp, #4
 801a802:	466a      	mov	r2, sp
 801a804:	f7ff ffc8 	bl	801a798 <__swhatbuf_r>
 801a808:	9f00      	ldr	r7, [sp, #0]
 801a80a:	4605      	mov	r5, r0
 801a80c:	4639      	mov	r1, r7
 801a80e:	4630      	mov	r0, r6
 801a810:	f7fe fc74 	bl	80190fc <_malloc_r>
 801a814:	b948      	cbnz	r0, 801a82a <__smakebuf_r+0x46>
 801a816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a81a:	059a      	lsls	r2, r3, #22
 801a81c:	d4ee      	bmi.n	801a7fc <__smakebuf_r+0x18>
 801a81e:	f023 0303 	bic.w	r3, r3, #3
 801a822:	f043 0302 	orr.w	r3, r3, #2
 801a826:	81a3      	strh	r3, [r4, #12]
 801a828:	e7e2      	b.n	801a7f0 <__smakebuf_r+0xc>
 801a82a:	89a3      	ldrh	r3, [r4, #12]
 801a82c:	6020      	str	r0, [r4, #0]
 801a82e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a832:	81a3      	strh	r3, [r4, #12]
 801a834:	9b01      	ldr	r3, [sp, #4]
 801a836:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a83a:	b15b      	cbz	r3, 801a854 <__smakebuf_r+0x70>
 801a83c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a840:	4630      	mov	r0, r6
 801a842:	f000 f81d 	bl	801a880 <_isatty_r>
 801a846:	b128      	cbz	r0, 801a854 <__smakebuf_r+0x70>
 801a848:	89a3      	ldrh	r3, [r4, #12]
 801a84a:	f023 0303 	bic.w	r3, r3, #3
 801a84e:	f043 0301 	orr.w	r3, r3, #1
 801a852:	81a3      	strh	r3, [r4, #12]
 801a854:	89a3      	ldrh	r3, [r4, #12]
 801a856:	431d      	orrs	r5, r3
 801a858:	81a5      	strh	r5, [r4, #12]
 801a85a:	e7cf      	b.n	801a7fc <__smakebuf_r+0x18>

0801a85c <_fstat_r>:
 801a85c:	b538      	push	{r3, r4, r5, lr}
 801a85e:	4d07      	ldr	r5, [pc, #28]	@ (801a87c <_fstat_r+0x20>)
 801a860:	2300      	movs	r3, #0
 801a862:	4604      	mov	r4, r0
 801a864:	4608      	mov	r0, r1
 801a866:	4611      	mov	r1, r2
 801a868:	602b      	str	r3, [r5, #0]
 801a86a:	f7e8 f9cf 	bl	8002c0c <_fstat>
 801a86e:	1c43      	adds	r3, r0, #1
 801a870:	d102      	bne.n	801a878 <_fstat_r+0x1c>
 801a872:	682b      	ldr	r3, [r5, #0]
 801a874:	b103      	cbz	r3, 801a878 <_fstat_r+0x1c>
 801a876:	6023      	str	r3, [r4, #0]
 801a878:	bd38      	pop	{r3, r4, r5, pc}
 801a87a:	bf00      	nop
 801a87c:	200114b0 	.word	0x200114b0

0801a880 <_isatty_r>:
 801a880:	b538      	push	{r3, r4, r5, lr}
 801a882:	4d06      	ldr	r5, [pc, #24]	@ (801a89c <_isatty_r+0x1c>)
 801a884:	2300      	movs	r3, #0
 801a886:	4604      	mov	r4, r0
 801a888:	4608      	mov	r0, r1
 801a88a:	602b      	str	r3, [r5, #0]
 801a88c:	f7e8 f9ce 	bl	8002c2c <_isatty>
 801a890:	1c43      	adds	r3, r0, #1
 801a892:	d102      	bne.n	801a89a <_isatty_r+0x1a>
 801a894:	682b      	ldr	r3, [r5, #0]
 801a896:	b103      	cbz	r3, 801a89a <_isatty_r+0x1a>
 801a898:	6023      	str	r3, [r4, #0]
 801a89a:	bd38      	pop	{r3, r4, r5, pc}
 801a89c:	200114b0 	.word	0x200114b0

0801a8a0 <abort>:
 801a8a0:	b508      	push	{r3, lr}
 801a8a2:	2006      	movs	r0, #6
 801a8a4:	f000 f82c 	bl	801a900 <raise>
 801a8a8:	2001      	movs	r0, #1
 801a8aa:	f7e8 f95f 	bl	8002b6c <_exit>

0801a8ae <_raise_r>:
 801a8ae:	291f      	cmp	r1, #31
 801a8b0:	b538      	push	{r3, r4, r5, lr}
 801a8b2:	4605      	mov	r5, r0
 801a8b4:	460c      	mov	r4, r1
 801a8b6:	d904      	bls.n	801a8c2 <_raise_r+0x14>
 801a8b8:	2316      	movs	r3, #22
 801a8ba:	6003      	str	r3, [r0, #0]
 801a8bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801a8c0:	bd38      	pop	{r3, r4, r5, pc}
 801a8c2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801a8c4:	b112      	cbz	r2, 801a8cc <_raise_r+0x1e>
 801a8c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801a8ca:	b94b      	cbnz	r3, 801a8e0 <_raise_r+0x32>
 801a8cc:	4628      	mov	r0, r5
 801a8ce:	f000 f831 	bl	801a934 <_getpid_r>
 801a8d2:	4622      	mov	r2, r4
 801a8d4:	4601      	mov	r1, r0
 801a8d6:	4628      	mov	r0, r5
 801a8d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a8dc:	f000 b818 	b.w	801a910 <_kill_r>
 801a8e0:	2b01      	cmp	r3, #1
 801a8e2:	d00a      	beq.n	801a8fa <_raise_r+0x4c>
 801a8e4:	1c59      	adds	r1, r3, #1
 801a8e6:	d103      	bne.n	801a8f0 <_raise_r+0x42>
 801a8e8:	2316      	movs	r3, #22
 801a8ea:	6003      	str	r3, [r0, #0]
 801a8ec:	2001      	movs	r0, #1
 801a8ee:	e7e7      	b.n	801a8c0 <_raise_r+0x12>
 801a8f0:	2100      	movs	r1, #0
 801a8f2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801a8f6:	4620      	mov	r0, r4
 801a8f8:	4798      	blx	r3
 801a8fa:	2000      	movs	r0, #0
 801a8fc:	e7e0      	b.n	801a8c0 <_raise_r+0x12>
	...

0801a900 <raise>:
 801a900:	4b02      	ldr	r3, [pc, #8]	@ (801a90c <raise+0xc>)
 801a902:	4601      	mov	r1, r0
 801a904:	6818      	ldr	r0, [r3, #0]
 801a906:	f7ff bfd2 	b.w	801a8ae <_raise_r>
 801a90a:	bf00      	nop
 801a90c:	20002e40 	.word	0x20002e40

0801a910 <_kill_r>:
 801a910:	b538      	push	{r3, r4, r5, lr}
 801a912:	4d07      	ldr	r5, [pc, #28]	@ (801a930 <_kill_r+0x20>)
 801a914:	2300      	movs	r3, #0
 801a916:	4604      	mov	r4, r0
 801a918:	4608      	mov	r0, r1
 801a91a:	4611      	mov	r1, r2
 801a91c:	602b      	str	r3, [r5, #0]
 801a91e:	f7e8 f915 	bl	8002b4c <_kill>
 801a922:	1c43      	adds	r3, r0, #1
 801a924:	d102      	bne.n	801a92c <_kill_r+0x1c>
 801a926:	682b      	ldr	r3, [r5, #0]
 801a928:	b103      	cbz	r3, 801a92c <_kill_r+0x1c>
 801a92a:	6023      	str	r3, [r4, #0]
 801a92c:	bd38      	pop	{r3, r4, r5, pc}
 801a92e:	bf00      	nop
 801a930:	200114b0 	.word	0x200114b0

0801a934 <_getpid_r>:
 801a934:	f7e8 b902 	b.w	8002b3c <_getpid>

0801a938 <atan2>:
 801a938:	f000 bb32 	b.w	801afa0 <__ieee754_atan2>

0801a93c <sqrt>:
 801a93c:	b538      	push	{r3, r4, r5, lr}
 801a93e:	ed2d 8b02 	vpush	{d8}
 801a942:	ec55 4b10 	vmov	r4, r5, d0
 801a946:	f000 f8cf 	bl	801aae8 <__ieee754_sqrt>
 801a94a:	4622      	mov	r2, r4
 801a94c:	462b      	mov	r3, r5
 801a94e:	4620      	mov	r0, r4
 801a950:	4629      	mov	r1, r5
 801a952:	eeb0 8a40 	vmov.f32	s16, s0
 801a956:	eef0 8a60 	vmov.f32	s17, s1
 801a95a:	f7e6 f8ff 	bl	8000b5c <__aeabi_dcmpun>
 801a95e:	b990      	cbnz	r0, 801a986 <sqrt+0x4a>
 801a960:	2200      	movs	r2, #0
 801a962:	2300      	movs	r3, #0
 801a964:	4620      	mov	r0, r4
 801a966:	4629      	mov	r1, r5
 801a968:	f7e6 f8d0 	bl	8000b0c <__aeabi_dcmplt>
 801a96c:	b158      	cbz	r0, 801a986 <sqrt+0x4a>
 801a96e:	f7ff f96f 	bl	8019c50 <__errno>
 801a972:	2321      	movs	r3, #33	@ 0x21
 801a974:	6003      	str	r3, [r0, #0]
 801a976:	2200      	movs	r2, #0
 801a978:	2300      	movs	r3, #0
 801a97a:	4610      	mov	r0, r2
 801a97c:	4619      	mov	r1, r3
 801a97e:	f7e5 ff7d 	bl	800087c <__aeabi_ddiv>
 801a982:	ec41 0b18 	vmov	d8, r0, r1
 801a986:	eeb0 0a48 	vmov.f32	s0, s16
 801a98a:	eef0 0a68 	vmov.f32	s1, s17
 801a98e:	ecbd 8b02 	vpop	{d8}
 801a992:	bd38      	pop	{r3, r4, r5, pc}
 801a994:	0000      	movs	r0, r0
	...

0801a998 <cos>:
 801a998:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801a99a:	ec53 2b10 	vmov	r2, r3, d0
 801a99e:	4826      	ldr	r0, [pc, #152]	@ (801aa38 <cos+0xa0>)
 801a9a0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801a9a4:	4281      	cmp	r1, r0
 801a9a6:	d806      	bhi.n	801a9b6 <cos+0x1e>
 801a9a8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801aa30 <cos+0x98>
 801a9ac:	b005      	add	sp, #20
 801a9ae:	f85d eb04 	ldr.w	lr, [sp], #4
 801a9b2:	f000 b971 	b.w	801ac98 <__kernel_cos>
 801a9b6:	4821      	ldr	r0, [pc, #132]	@ (801aa3c <cos+0xa4>)
 801a9b8:	4281      	cmp	r1, r0
 801a9ba:	d908      	bls.n	801a9ce <cos+0x36>
 801a9bc:	4610      	mov	r0, r2
 801a9be:	4619      	mov	r1, r3
 801a9c0:	f7e5 fc7a 	bl	80002b8 <__aeabi_dsub>
 801a9c4:	ec41 0b10 	vmov	d0, r0, r1
 801a9c8:	b005      	add	sp, #20
 801a9ca:	f85d fb04 	ldr.w	pc, [sp], #4
 801a9ce:	4668      	mov	r0, sp
 801a9d0:	f000 fbae 	bl	801b130 <__ieee754_rem_pio2>
 801a9d4:	f000 0003 	and.w	r0, r0, #3
 801a9d8:	2801      	cmp	r0, #1
 801a9da:	d00b      	beq.n	801a9f4 <cos+0x5c>
 801a9dc:	2802      	cmp	r0, #2
 801a9de:	d015      	beq.n	801aa0c <cos+0x74>
 801a9e0:	b9d8      	cbnz	r0, 801aa1a <cos+0x82>
 801a9e2:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a9e6:	ed9d 0b00 	vldr	d0, [sp]
 801a9ea:	f000 f955 	bl	801ac98 <__kernel_cos>
 801a9ee:	ec51 0b10 	vmov	r0, r1, d0
 801a9f2:	e7e7      	b.n	801a9c4 <cos+0x2c>
 801a9f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801a9f8:	ed9d 0b00 	vldr	d0, [sp]
 801a9fc:	f000 fa14 	bl	801ae28 <__kernel_sin>
 801aa00:	ec53 2b10 	vmov	r2, r3, d0
 801aa04:	4610      	mov	r0, r2
 801aa06:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801aa0a:	e7db      	b.n	801a9c4 <cos+0x2c>
 801aa0c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801aa10:	ed9d 0b00 	vldr	d0, [sp]
 801aa14:	f000 f940 	bl	801ac98 <__kernel_cos>
 801aa18:	e7f2      	b.n	801aa00 <cos+0x68>
 801aa1a:	ed9d 1b02 	vldr	d1, [sp, #8]
 801aa1e:	ed9d 0b00 	vldr	d0, [sp]
 801aa22:	2001      	movs	r0, #1
 801aa24:	f000 fa00 	bl	801ae28 <__kernel_sin>
 801aa28:	e7e1      	b.n	801a9ee <cos+0x56>
 801aa2a:	bf00      	nop
 801aa2c:	f3af 8000 	nop.w
	...
 801aa38:	3fe921fb 	.word	0x3fe921fb
 801aa3c:	7fefffff 	.word	0x7fefffff

0801aa40 <sin>:
 801aa40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801aa42:	ec53 2b10 	vmov	r2, r3, d0
 801aa46:	4826      	ldr	r0, [pc, #152]	@ (801aae0 <sin+0xa0>)
 801aa48:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801aa4c:	4281      	cmp	r1, r0
 801aa4e:	d807      	bhi.n	801aa60 <sin+0x20>
 801aa50:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801aad8 <sin+0x98>
 801aa54:	2000      	movs	r0, #0
 801aa56:	b005      	add	sp, #20
 801aa58:	f85d eb04 	ldr.w	lr, [sp], #4
 801aa5c:	f000 b9e4 	b.w	801ae28 <__kernel_sin>
 801aa60:	4820      	ldr	r0, [pc, #128]	@ (801aae4 <sin+0xa4>)
 801aa62:	4281      	cmp	r1, r0
 801aa64:	d908      	bls.n	801aa78 <sin+0x38>
 801aa66:	4610      	mov	r0, r2
 801aa68:	4619      	mov	r1, r3
 801aa6a:	f7e5 fc25 	bl	80002b8 <__aeabi_dsub>
 801aa6e:	ec41 0b10 	vmov	d0, r0, r1
 801aa72:	b005      	add	sp, #20
 801aa74:	f85d fb04 	ldr.w	pc, [sp], #4
 801aa78:	4668      	mov	r0, sp
 801aa7a:	f000 fb59 	bl	801b130 <__ieee754_rem_pio2>
 801aa7e:	f000 0003 	and.w	r0, r0, #3
 801aa82:	2801      	cmp	r0, #1
 801aa84:	d00c      	beq.n	801aaa0 <sin+0x60>
 801aa86:	2802      	cmp	r0, #2
 801aa88:	d011      	beq.n	801aaae <sin+0x6e>
 801aa8a:	b9e8      	cbnz	r0, 801aac8 <sin+0x88>
 801aa8c:	ed9d 1b02 	vldr	d1, [sp, #8]
 801aa90:	ed9d 0b00 	vldr	d0, [sp]
 801aa94:	2001      	movs	r0, #1
 801aa96:	f000 f9c7 	bl	801ae28 <__kernel_sin>
 801aa9a:	ec51 0b10 	vmov	r0, r1, d0
 801aa9e:	e7e6      	b.n	801aa6e <sin+0x2e>
 801aaa0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801aaa4:	ed9d 0b00 	vldr	d0, [sp]
 801aaa8:	f000 f8f6 	bl	801ac98 <__kernel_cos>
 801aaac:	e7f5      	b.n	801aa9a <sin+0x5a>
 801aaae:	ed9d 1b02 	vldr	d1, [sp, #8]
 801aab2:	ed9d 0b00 	vldr	d0, [sp]
 801aab6:	2001      	movs	r0, #1
 801aab8:	f000 f9b6 	bl	801ae28 <__kernel_sin>
 801aabc:	ec53 2b10 	vmov	r2, r3, d0
 801aac0:	4610      	mov	r0, r2
 801aac2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801aac6:	e7d2      	b.n	801aa6e <sin+0x2e>
 801aac8:	ed9d 1b02 	vldr	d1, [sp, #8]
 801aacc:	ed9d 0b00 	vldr	d0, [sp]
 801aad0:	f000 f8e2 	bl	801ac98 <__kernel_cos>
 801aad4:	e7f2      	b.n	801aabc <sin+0x7c>
 801aad6:	bf00      	nop
	...
 801aae0:	3fe921fb 	.word	0x3fe921fb
 801aae4:	7fefffff 	.word	0x7fefffff

0801aae8 <__ieee754_sqrt>:
 801aae8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aaec:	4a66      	ldr	r2, [pc, #408]	@ (801ac88 <__ieee754_sqrt+0x1a0>)
 801aaee:	ec55 4b10 	vmov	r4, r5, d0
 801aaf2:	43aa      	bics	r2, r5
 801aaf4:	462b      	mov	r3, r5
 801aaf6:	4621      	mov	r1, r4
 801aaf8:	d110      	bne.n	801ab1c <__ieee754_sqrt+0x34>
 801aafa:	4622      	mov	r2, r4
 801aafc:	4620      	mov	r0, r4
 801aafe:	4629      	mov	r1, r5
 801ab00:	f7e5 fd92 	bl	8000628 <__aeabi_dmul>
 801ab04:	4602      	mov	r2, r0
 801ab06:	460b      	mov	r3, r1
 801ab08:	4620      	mov	r0, r4
 801ab0a:	4629      	mov	r1, r5
 801ab0c:	f7e5 fbd6 	bl	80002bc <__adddf3>
 801ab10:	4604      	mov	r4, r0
 801ab12:	460d      	mov	r5, r1
 801ab14:	ec45 4b10 	vmov	d0, r4, r5
 801ab18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ab1c:	2d00      	cmp	r5, #0
 801ab1e:	dc0e      	bgt.n	801ab3e <__ieee754_sqrt+0x56>
 801ab20:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801ab24:	4322      	orrs	r2, r4
 801ab26:	d0f5      	beq.n	801ab14 <__ieee754_sqrt+0x2c>
 801ab28:	b19d      	cbz	r5, 801ab52 <__ieee754_sqrt+0x6a>
 801ab2a:	4622      	mov	r2, r4
 801ab2c:	4620      	mov	r0, r4
 801ab2e:	4629      	mov	r1, r5
 801ab30:	f7e5 fbc2 	bl	80002b8 <__aeabi_dsub>
 801ab34:	4602      	mov	r2, r0
 801ab36:	460b      	mov	r3, r1
 801ab38:	f7e5 fea0 	bl	800087c <__aeabi_ddiv>
 801ab3c:	e7e8      	b.n	801ab10 <__ieee754_sqrt+0x28>
 801ab3e:	152a      	asrs	r2, r5, #20
 801ab40:	d115      	bne.n	801ab6e <__ieee754_sqrt+0x86>
 801ab42:	2000      	movs	r0, #0
 801ab44:	e009      	b.n	801ab5a <__ieee754_sqrt+0x72>
 801ab46:	0acb      	lsrs	r3, r1, #11
 801ab48:	3a15      	subs	r2, #21
 801ab4a:	0549      	lsls	r1, r1, #21
 801ab4c:	2b00      	cmp	r3, #0
 801ab4e:	d0fa      	beq.n	801ab46 <__ieee754_sqrt+0x5e>
 801ab50:	e7f7      	b.n	801ab42 <__ieee754_sqrt+0x5a>
 801ab52:	462a      	mov	r2, r5
 801ab54:	e7fa      	b.n	801ab4c <__ieee754_sqrt+0x64>
 801ab56:	005b      	lsls	r3, r3, #1
 801ab58:	3001      	adds	r0, #1
 801ab5a:	02dc      	lsls	r4, r3, #11
 801ab5c:	d5fb      	bpl.n	801ab56 <__ieee754_sqrt+0x6e>
 801ab5e:	1e44      	subs	r4, r0, #1
 801ab60:	1b12      	subs	r2, r2, r4
 801ab62:	f1c0 0420 	rsb	r4, r0, #32
 801ab66:	fa21 f404 	lsr.w	r4, r1, r4
 801ab6a:	4323      	orrs	r3, r4
 801ab6c:	4081      	lsls	r1, r0
 801ab6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801ab72:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801ab76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801ab7a:	07d2      	lsls	r2, r2, #31
 801ab7c:	bf5c      	itt	pl
 801ab7e:	005b      	lslpl	r3, r3, #1
 801ab80:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801ab84:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ab88:	bf58      	it	pl
 801ab8a:	0049      	lslpl	r1, r1, #1
 801ab8c:	2600      	movs	r6, #0
 801ab8e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801ab92:	107f      	asrs	r7, r7, #1
 801ab94:	0049      	lsls	r1, r1, #1
 801ab96:	2016      	movs	r0, #22
 801ab98:	4632      	mov	r2, r6
 801ab9a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801ab9e:	1915      	adds	r5, r2, r4
 801aba0:	429d      	cmp	r5, r3
 801aba2:	bfde      	ittt	le
 801aba4:	192a      	addle	r2, r5, r4
 801aba6:	1b5b      	suble	r3, r3, r5
 801aba8:	1936      	addle	r6, r6, r4
 801abaa:	0fcd      	lsrs	r5, r1, #31
 801abac:	3801      	subs	r0, #1
 801abae:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801abb2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801abb6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801abba:	d1f0      	bne.n	801ab9e <__ieee754_sqrt+0xb6>
 801abbc:	4605      	mov	r5, r0
 801abbe:	2420      	movs	r4, #32
 801abc0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801abc4:	4293      	cmp	r3, r2
 801abc6:	eb0c 0e00 	add.w	lr, ip, r0
 801abca:	dc02      	bgt.n	801abd2 <__ieee754_sqrt+0xea>
 801abcc:	d113      	bne.n	801abf6 <__ieee754_sqrt+0x10e>
 801abce:	458e      	cmp	lr, r1
 801abd0:	d811      	bhi.n	801abf6 <__ieee754_sqrt+0x10e>
 801abd2:	f1be 0f00 	cmp.w	lr, #0
 801abd6:	eb0e 000c 	add.w	r0, lr, ip
 801abda:	da3f      	bge.n	801ac5c <__ieee754_sqrt+0x174>
 801abdc:	2800      	cmp	r0, #0
 801abde:	db3d      	blt.n	801ac5c <__ieee754_sqrt+0x174>
 801abe0:	f102 0801 	add.w	r8, r2, #1
 801abe4:	1a9b      	subs	r3, r3, r2
 801abe6:	458e      	cmp	lr, r1
 801abe8:	bf88      	it	hi
 801abea:	f103 33ff 	addhi.w	r3, r3, #4294967295	@ 0xffffffff
 801abee:	eba1 010e 	sub.w	r1, r1, lr
 801abf2:	4465      	add	r5, ip
 801abf4:	4642      	mov	r2, r8
 801abf6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801abfa:	3c01      	subs	r4, #1
 801abfc:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801ac00:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801ac04:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801ac08:	d1dc      	bne.n	801abc4 <__ieee754_sqrt+0xdc>
 801ac0a:	4319      	orrs	r1, r3
 801ac0c:	d01b      	beq.n	801ac46 <__ieee754_sqrt+0x15e>
 801ac0e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801ac8c <__ieee754_sqrt+0x1a4>
 801ac12:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801ac90 <__ieee754_sqrt+0x1a8>
 801ac16:	e9da 0100 	ldrd	r0, r1, [sl]
 801ac1a:	e9db 2300 	ldrd	r2, r3, [fp]
 801ac1e:	f7e5 fb4b 	bl	80002b8 <__aeabi_dsub>
 801ac22:	e9da 8900 	ldrd	r8, r9, [sl]
 801ac26:	4602      	mov	r2, r0
 801ac28:	460b      	mov	r3, r1
 801ac2a:	4640      	mov	r0, r8
 801ac2c:	4649      	mov	r1, r9
 801ac2e:	f7e5 ff77 	bl	8000b20 <__aeabi_dcmple>
 801ac32:	b140      	cbz	r0, 801ac46 <__ieee754_sqrt+0x15e>
 801ac34:	f1b5 3fff 	cmp.w	r5, #4294967295	@ 0xffffffff
 801ac38:	e9da 0100 	ldrd	r0, r1, [sl]
 801ac3c:	e9db 2300 	ldrd	r2, r3, [fp]
 801ac40:	d10e      	bne.n	801ac60 <__ieee754_sqrt+0x178>
 801ac42:	3601      	adds	r6, #1
 801ac44:	4625      	mov	r5, r4
 801ac46:	1073      	asrs	r3, r6, #1
 801ac48:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801ac4c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801ac50:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801ac54:	086b      	lsrs	r3, r5, #1
 801ac56:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801ac5a:	e759      	b.n	801ab10 <__ieee754_sqrt+0x28>
 801ac5c:	4690      	mov	r8, r2
 801ac5e:	e7c1      	b.n	801abe4 <__ieee754_sqrt+0xfc>
 801ac60:	f7e5 fb2c 	bl	80002bc <__adddf3>
 801ac64:	e9da 8900 	ldrd	r8, r9, [sl]
 801ac68:	4602      	mov	r2, r0
 801ac6a:	460b      	mov	r3, r1
 801ac6c:	4640      	mov	r0, r8
 801ac6e:	4649      	mov	r1, r9
 801ac70:	f7e5 ff4c 	bl	8000b0c <__aeabi_dcmplt>
 801ac74:	b120      	cbz	r0, 801ac80 <__ieee754_sqrt+0x198>
 801ac76:	1cab      	adds	r3, r5, #2
 801ac78:	bf08      	it	eq
 801ac7a:	3601      	addeq	r6, #1
 801ac7c:	3502      	adds	r5, #2
 801ac7e:	e7e2      	b.n	801ac46 <__ieee754_sqrt+0x15e>
 801ac80:	1c6b      	adds	r3, r5, #1
 801ac82:	f023 0501 	bic.w	r5, r3, #1
 801ac86:	e7de      	b.n	801ac46 <__ieee754_sqrt+0x15e>
 801ac88:	7ff00000 	.word	0x7ff00000
 801ac8c:	0801dbe0 	.word	0x0801dbe0
 801ac90:	0801dbd8 	.word	0x0801dbd8
 801ac94:	00000000 	.word	0x00000000

0801ac98 <__kernel_cos>:
 801ac98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ac9c:	ec57 6b10 	vmov	r6, r7, d0
 801aca0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801aca4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801aca8:	ed8d 1b00 	vstr	d1, [sp]
 801acac:	d206      	bcs.n	801acbc <__kernel_cos+0x24>
 801acae:	4630      	mov	r0, r6
 801acb0:	4639      	mov	r1, r7
 801acb2:	f7e5 ff69 	bl	8000b88 <__aeabi_d2iz>
 801acb6:	2800      	cmp	r0, #0
 801acb8:	f000 8088 	beq.w	801adcc <__kernel_cos+0x134>
 801acbc:	4632      	mov	r2, r6
 801acbe:	463b      	mov	r3, r7
 801acc0:	4630      	mov	r0, r6
 801acc2:	4639      	mov	r1, r7
 801acc4:	f7e5 fcb0 	bl	8000628 <__aeabi_dmul>
 801acc8:	4b51      	ldr	r3, [pc, #324]	@ (801ae10 <__kernel_cos+0x178>)
 801acca:	2200      	movs	r2, #0
 801accc:	4604      	mov	r4, r0
 801acce:	460d      	mov	r5, r1
 801acd0:	f7e5 fcaa 	bl	8000628 <__aeabi_dmul>
 801acd4:	a340      	add	r3, pc, #256	@ (adr r3, 801add8 <__kernel_cos+0x140>)
 801acd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acda:	4682      	mov	sl, r0
 801acdc:	468b      	mov	fp, r1
 801acde:	4620      	mov	r0, r4
 801ace0:	4629      	mov	r1, r5
 801ace2:	f7e5 fca1 	bl	8000628 <__aeabi_dmul>
 801ace6:	a33e      	add	r3, pc, #248	@ (adr r3, 801ade0 <__kernel_cos+0x148>)
 801ace8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acec:	f7e5 fae6 	bl	80002bc <__adddf3>
 801acf0:	4622      	mov	r2, r4
 801acf2:	462b      	mov	r3, r5
 801acf4:	f7e5 fc98 	bl	8000628 <__aeabi_dmul>
 801acf8:	a33b      	add	r3, pc, #236	@ (adr r3, 801ade8 <__kernel_cos+0x150>)
 801acfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801acfe:	f7e5 fadb 	bl	80002b8 <__aeabi_dsub>
 801ad02:	4622      	mov	r2, r4
 801ad04:	462b      	mov	r3, r5
 801ad06:	f7e5 fc8f 	bl	8000628 <__aeabi_dmul>
 801ad0a:	a339      	add	r3, pc, #228	@ (adr r3, 801adf0 <__kernel_cos+0x158>)
 801ad0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad10:	f7e5 fad4 	bl	80002bc <__adddf3>
 801ad14:	4622      	mov	r2, r4
 801ad16:	462b      	mov	r3, r5
 801ad18:	f7e5 fc86 	bl	8000628 <__aeabi_dmul>
 801ad1c:	a336      	add	r3, pc, #216	@ (adr r3, 801adf8 <__kernel_cos+0x160>)
 801ad1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad22:	f7e5 fac9 	bl	80002b8 <__aeabi_dsub>
 801ad26:	4622      	mov	r2, r4
 801ad28:	462b      	mov	r3, r5
 801ad2a:	f7e5 fc7d 	bl	8000628 <__aeabi_dmul>
 801ad2e:	a334      	add	r3, pc, #208	@ (adr r3, 801ae00 <__kernel_cos+0x168>)
 801ad30:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ad34:	f7e5 fac2 	bl	80002bc <__adddf3>
 801ad38:	4622      	mov	r2, r4
 801ad3a:	462b      	mov	r3, r5
 801ad3c:	f7e5 fc74 	bl	8000628 <__aeabi_dmul>
 801ad40:	4622      	mov	r2, r4
 801ad42:	462b      	mov	r3, r5
 801ad44:	f7e5 fc70 	bl	8000628 <__aeabi_dmul>
 801ad48:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ad4c:	4604      	mov	r4, r0
 801ad4e:	460d      	mov	r5, r1
 801ad50:	4630      	mov	r0, r6
 801ad52:	4639      	mov	r1, r7
 801ad54:	f7e5 fc68 	bl	8000628 <__aeabi_dmul>
 801ad58:	460b      	mov	r3, r1
 801ad5a:	4602      	mov	r2, r0
 801ad5c:	4629      	mov	r1, r5
 801ad5e:	4620      	mov	r0, r4
 801ad60:	f7e5 faaa 	bl	80002b8 <__aeabi_dsub>
 801ad64:	4b2b      	ldr	r3, [pc, #172]	@ (801ae14 <__kernel_cos+0x17c>)
 801ad66:	4598      	cmp	r8, r3
 801ad68:	4606      	mov	r6, r0
 801ad6a:	460f      	mov	r7, r1
 801ad6c:	d810      	bhi.n	801ad90 <__kernel_cos+0xf8>
 801ad6e:	4602      	mov	r2, r0
 801ad70:	460b      	mov	r3, r1
 801ad72:	4650      	mov	r0, sl
 801ad74:	4659      	mov	r1, fp
 801ad76:	f7e5 fa9f 	bl	80002b8 <__aeabi_dsub>
 801ad7a:	460b      	mov	r3, r1
 801ad7c:	4926      	ldr	r1, [pc, #152]	@ (801ae18 <__kernel_cos+0x180>)
 801ad7e:	4602      	mov	r2, r0
 801ad80:	2000      	movs	r0, #0
 801ad82:	f7e5 fa99 	bl	80002b8 <__aeabi_dsub>
 801ad86:	ec41 0b10 	vmov	d0, r0, r1
 801ad8a:	b003      	add	sp, #12
 801ad8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad90:	4b22      	ldr	r3, [pc, #136]	@ (801ae1c <__kernel_cos+0x184>)
 801ad92:	4921      	ldr	r1, [pc, #132]	@ (801ae18 <__kernel_cos+0x180>)
 801ad94:	4598      	cmp	r8, r3
 801ad96:	bf8c      	ite	hi
 801ad98:	4d21      	ldrhi	r5, [pc, #132]	@ (801ae20 <__kernel_cos+0x188>)
 801ad9a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801ad9e:	2400      	movs	r4, #0
 801ada0:	4622      	mov	r2, r4
 801ada2:	462b      	mov	r3, r5
 801ada4:	2000      	movs	r0, #0
 801ada6:	f7e5 fa87 	bl	80002b8 <__aeabi_dsub>
 801adaa:	4622      	mov	r2, r4
 801adac:	4680      	mov	r8, r0
 801adae:	4689      	mov	r9, r1
 801adb0:	462b      	mov	r3, r5
 801adb2:	4650      	mov	r0, sl
 801adb4:	4659      	mov	r1, fp
 801adb6:	f7e5 fa7f 	bl	80002b8 <__aeabi_dsub>
 801adba:	4632      	mov	r2, r6
 801adbc:	463b      	mov	r3, r7
 801adbe:	f7e5 fa7b 	bl	80002b8 <__aeabi_dsub>
 801adc2:	4602      	mov	r2, r0
 801adc4:	460b      	mov	r3, r1
 801adc6:	4640      	mov	r0, r8
 801adc8:	4649      	mov	r1, r9
 801adca:	e7da      	b.n	801ad82 <__kernel_cos+0xea>
 801adcc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801ae08 <__kernel_cos+0x170>
 801add0:	e7db      	b.n	801ad8a <__kernel_cos+0xf2>
 801add2:	bf00      	nop
 801add4:	f3af 8000 	nop.w
 801add8:	be8838d4 	.word	0xbe8838d4
 801addc:	bda8fae9 	.word	0xbda8fae9
 801ade0:	bdb4b1c4 	.word	0xbdb4b1c4
 801ade4:	3e21ee9e 	.word	0x3e21ee9e
 801ade8:	809c52ad 	.word	0x809c52ad
 801adec:	3e927e4f 	.word	0x3e927e4f
 801adf0:	19cb1590 	.word	0x19cb1590
 801adf4:	3efa01a0 	.word	0x3efa01a0
 801adf8:	16c15177 	.word	0x16c15177
 801adfc:	3f56c16c 	.word	0x3f56c16c
 801ae00:	5555554c 	.word	0x5555554c
 801ae04:	3fa55555 	.word	0x3fa55555
 801ae08:	00000000 	.word	0x00000000
 801ae0c:	3ff00000 	.word	0x3ff00000
 801ae10:	3fe00000 	.word	0x3fe00000
 801ae14:	3fd33332 	.word	0x3fd33332
 801ae18:	3ff00000 	.word	0x3ff00000
 801ae1c:	3fe90000 	.word	0x3fe90000
 801ae20:	3fd20000 	.word	0x3fd20000
 801ae24:	00000000 	.word	0x00000000

0801ae28 <__kernel_sin>:
 801ae28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ae2c:	ec55 4b10 	vmov	r4, r5, d0
 801ae30:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801ae34:	b085      	sub	sp, #20
 801ae36:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801ae3a:	ed8d 1b02 	vstr	d1, [sp, #8]
 801ae3e:	4680      	mov	r8, r0
 801ae40:	d205      	bcs.n	801ae4e <__kernel_sin+0x26>
 801ae42:	4620      	mov	r0, r4
 801ae44:	4629      	mov	r1, r5
 801ae46:	f7e5 fe9f 	bl	8000b88 <__aeabi_d2iz>
 801ae4a:	2800      	cmp	r0, #0
 801ae4c:	d052      	beq.n	801aef4 <__kernel_sin+0xcc>
 801ae4e:	4622      	mov	r2, r4
 801ae50:	462b      	mov	r3, r5
 801ae52:	4620      	mov	r0, r4
 801ae54:	4629      	mov	r1, r5
 801ae56:	f7e5 fbe7 	bl	8000628 <__aeabi_dmul>
 801ae5a:	4682      	mov	sl, r0
 801ae5c:	468b      	mov	fp, r1
 801ae5e:	4602      	mov	r2, r0
 801ae60:	460b      	mov	r3, r1
 801ae62:	4620      	mov	r0, r4
 801ae64:	4629      	mov	r1, r5
 801ae66:	f7e5 fbdf 	bl	8000628 <__aeabi_dmul>
 801ae6a:	a342      	add	r3, pc, #264	@ (adr r3, 801af74 <__kernel_sin+0x14c>)
 801ae6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae70:	e9cd 0100 	strd	r0, r1, [sp]
 801ae74:	4650      	mov	r0, sl
 801ae76:	4659      	mov	r1, fp
 801ae78:	f7e5 fbd6 	bl	8000628 <__aeabi_dmul>
 801ae7c:	a33f      	add	r3, pc, #252	@ (adr r3, 801af7c <__kernel_sin+0x154>)
 801ae7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae82:	f7e5 fa19 	bl	80002b8 <__aeabi_dsub>
 801ae86:	4652      	mov	r2, sl
 801ae88:	465b      	mov	r3, fp
 801ae8a:	f7e5 fbcd 	bl	8000628 <__aeabi_dmul>
 801ae8e:	a33d      	add	r3, pc, #244	@ (adr r3, 801af84 <__kernel_sin+0x15c>)
 801ae90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae94:	f7e5 fa12 	bl	80002bc <__adddf3>
 801ae98:	4652      	mov	r2, sl
 801ae9a:	465b      	mov	r3, fp
 801ae9c:	f7e5 fbc4 	bl	8000628 <__aeabi_dmul>
 801aea0:	a33a      	add	r3, pc, #232	@ (adr r3, 801af8c <__kernel_sin+0x164>)
 801aea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aea6:	f7e5 fa07 	bl	80002b8 <__aeabi_dsub>
 801aeaa:	4652      	mov	r2, sl
 801aeac:	465b      	mov	r3, fp
 801aeae:	f7e5 fbbb 	bl	8000628 <__aeabi_dmul>
 801aeb2:	a338      	add	r3, pc, #224	@ (adr r3, 801af94 <__kernel_sin+0x16c>)
 801aeb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aeb8:	f7e5 fa00 	bl	80002bc <__adddf3>
 801aebc:	4606      	mov	r6, r0
 801aebe:	460f      	mov	r7, r1
 801aec0:	f1b8 0f00 	cmp.w	r8, #0
 801aec4:	d11b      	bne.n	801aefe <__kernel_sin+0xd6>
 801aec6:	4602      	mov	r2, r0
 801aec8:	460b      	mov	r3, r1
 801aeca:	4650      	mov	r0, sl
 801aecc:	4659      	mov	r1, fp
 801aece:	f7e5 fbab 	bl	8000628 <__aeabi_dmul>
 801aed2:	a325      	add	r3, pc, #148	@ (adr r3, 801af68 <__kernel_sin+0x140>)
 801aed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aed8:	f7e5 f9ee 	bl	80002b8 <__aeabi_dsub>
 801aedc:	e9dd 2300 	ldrd	r2, r3, [sp]
 801aee0:	f7e5 fba2 	bl	8000628 <__aeabi_dmul>
 801aee4:	4602      	mov	r2, r0
 801aee6:	460b      	mov	r3, r1
 801aee8:	4620      	mov	r0, r4
 801aeea:	4629      	mov	r1, r5
 801aeec:	f7e5 f9e6 	bl	80002bc <__adddf3>
 801aef0:	4604      	mov	r4, r0
 801aef2:	460d      	mov	r5, r1
 801aef4:	ec45 4b10 	vmov	d0, r4, r5
 801aef8:	b005      	add	sp, #20
 801aefa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aefe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801af02:	4b1b      	ldr	r3, [pc, #108]	@ (801af70 <__kernel_sin+0x148>)
 801af04:	2200      	movs	r2, #0
 801af06:	f7e5 fb8f 	bl	8000628 <__aeabi_dmul>
 801af0a:	4632      	mov	r2, r6
 801af0c:	4680      	mov	r8, r0
 801af0e:	4689      	mov	r9, r1
 801af10:	463b      	mov	r3, r7
 801af12:	e9dd 0100 	ldrd	r0, r1, [sp]
 801af16:	f7e5 fb87 	bl	8000628 <__aeabi_dmul>
 801af1a:	4602      	mov	r2, r0
 801af1c:	460b      	mov	r3, r1
 801af1e:	4640      	mov	r0, r8
 801af20:	4649      	mov	r1, r9
 801af22:	f7e5 f9c9 	bl	80002b8 <__aeabi_dsub>
 801af26:	4652      	mov	r2, sl
 801af28:	465b      	mov	r3, fp
 801af2a:	f7e5 fb7d 	bl	8000628 <__aeabi_dmul>
 801af2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801af32:	f7e5 f9c1 	bl	80002b8 <__aeabi_dsub>
 801af36:	a30c      	add	r3, pc, #48	@ (adr r3, 801af68 <__kernel_sin+0x140>)
 801af38:	e9d3 2300 	ldrd	r2, r3, [r3]
 801af3c:	4606      	mov	r6, r0
 801af3e:	460f      	mov	r7, r1
 801af40:	e9dd 0100 	ldrd	r0, r1, [sp]
 801af44:	f7e5 fb70 	bl	8000628 <__aeabi_dmul>
 801af48:	4602      	mov	r2, r0
 801af4a:	460b      	mov	r3, r1
 801af4c:	4630      	mov	r0, r6
 801af4e:	4639      	mov	r1, r7
 801af50:	f7e5 f9b4 	bl	80002bc <__adddf3>
 801af54:	4602      	mov	r2, r0
 801af56:	460b      	mov	r3, r1
 801af58:	4620      	mov	r0, r4
 801af5a:	4629      	mov	r1, r5
 801af5c:	f7e5 f9ac 	bl	80002b8 <__aeabi_dsub>
 801af60:	e7c6      	b.n	801aef0 <__kernel_sin+0xc8>
 801af62:	bf00      	nop
 801af64:	f3af 8000 	nop.w
 801af68:	55555549 	.word	0x55555549
 801af6c:	3fc55555 	.word	0x3fc55555
 801af70:	3fe00000 	.word	0x3fe00000
 801af74:	5acfd57c 	.word	0x5acfd57c
 801af78:	3de5d93a 	.word	0x3de5d93a
 801af7c:	8a2b9ceb 	.word	0x8a2b9ceb
 801af80:	3e5ae5e6 	.word	0x3e5ae5e6
 801af84:	57b1fe7d 	.word	0x57b1fe7d
 801af88:	3ec71de3 	.word	0x3ec71de3
 801af8c:	19c161d5 	.word	0x19c161d5
 801af90:	3f2a01a0 	.word	0x3f2a01a0
 801af94:	1110f8a6 	.word	0x1110f8a6
 801af98:	3f811111 	.word	0x3f811111
 801af9c:	00000000 	.word	0x00000000

0801afa0 <__ieee754_atan2>:
 801afa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801afa4:	ec57 6b11 	vmov	r6, r7, d1
 801afa8:	4273      	negs	r3, r6
 801afaa:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 801b128 <__ieee754_atan2+0x188>
 801afae:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 801afb2:	4333      	orrs	r3, r6
 801afb4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801afb8:	4543      	cmp	r3, r8
 801afba:	ec51 0b10 	vmov	r0, r1, d0
 801afbe:	4635      	mov	r5, r6
 801afc0:	d809      	bhi.n	801afd6 <__ieee754_atan2+0x36>
 801afc2:	4244      	negs	r4, r0
 801afc4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801afc8:	4304      	orrs	r4, r0
 801afca:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801afce:	4544      	cmp	r4, r8
 801afd0:	468e      	mov	lr, r1
 801afd2:	4681      	mov	r9, r0
 801afd4:	d907      	bls.n	801afe6 <__ieee754_atan2+0x46>
 801afd6:	4632      	mov	r2, r6
 801afd8:	463b      	mov	r3, r7
 801afda:	f7e5 f96f 	bl	80002bc <__adddf3>
 801afde:	ec41 0b10 	vmov	d0, r0, r1
 801afe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801afe6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 801afea:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 801afee:	4334      	orrs	r4, r6
 801aff0:	d103      	bne.n	801affa <__ieee754_atan2+0x5a>
 801aff2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aff6:	f000 ba97 	b.w	801b528 <atan>
 801affa:	17bc      	asrs	r4, r7, #30
 801affc:	f004 0402 	and.w	r4, r4, #2
 801b000:	ea53 0909 	orrs.w	r9, r3, r9
 801b004:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801b008:	d107      	bne.n	801b01a <__ieee754_atan2+0x7a>
 801b00a:	2c02      	cmp	r4, #2
 801b00c:	d05f      	beq.n	801b0ce <__ieee754_atan2+0x12e>
 801b00e:	2c03      	cmp	r4, #3
 801b010:	d1e5      	bne.n	801afde <__ieee754_atan2+0x3e>
 801b012:	a143      	add	r1, pc, #268	@ (adr r1, 801b120 <__ieee754_atan2+0x180>)
 801b014:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b018:	e7e1      	b.n	801afde <__ieee754_atan2+0x3e>
 801b01a:	4315      	orrs	r5, r2
 801b01c:	d106      	bne.n	801b02c <__ieee754_atan2+0x8c>
 801b01e:	f1be 0f00 	cmp.w	lr, #0
 801b022:	db5f      	blt.n	801b0e4 <__ieee754_atan2+0x144>
 801b024:	a136      	add	r1, pc, #216	@ (adr r1, 801b100 <__ieee754_atan2+0x160>)
 801b026:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b02a:	e7d8      	b.n	801afde <__ieee754_atan2+0x3e>
 801b02c:	4542      	cmp	r2, r8
 801b02e:	d10f      	bne.n	801b050 <__ieee754_atan2+0xb0>
 801b030:	4293      	cmp	r3, r2
 801b032:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 801b036:	d107      	bne.n	801b048 <__ieee754_atan2+0xa8>
 801b038:	2c02      	cmp	r4, #2
 801b03a:	d84c      	bhi.n	801b0d6 <__ieee754_atan2+0x136>
 801b03c:	4b36      	ldr	r3, [pc, #216]	@ (801b118 <__ieee754_atan2+0x178>)
 801b03e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801b042:	e9d3 0100 	ldrd	r0, r1, [r3]
 801b046:	e7ca      	b.n	801afde <__ieee754_atan2+0x3e>
 801b048:	2c02      	cmp	r4, #2
 801b04a:	d848      	bhi.n	801b0de <__ieee754_atan2+0x13e>
 801b04c:	4b33      	ldr	r3, [pc, #204]	@ (801b11c <__ieee754_atan2+0x17c>)
 801b04e:	e7f6      	b.n	801b03e <__ieee754_atan2+0x9e>
 801b050:	4543      	cmp	r3, r8
 801b052:	d0e4      	beq.n	801b01e <__ieee754_atan2+0x7e>
 801b054:	1a9b      	subs	r3, r3, r2
 801b056:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 801b05a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801b05e:	da1e      	bge.n	801b09e <__ieee754_atan2+0xfe>
 801b060:	2f00      	cmp	r7, #0
 801b062:	da01      	bge.n	801b068 <__ieee754_atan2+0xc8>
 801b064:	323c      	adds	r2, #60	@ 0x3c
 801b066:	db1e      	blt.n	801b0a6 <__ieee754_atan2+0x106>
 801b068:	4632      	mov	r2, r6
 801b06a:	463b      	mov	r3, r7
 801b06c:	f7e5 fc06 	bl	800087c <__aeabi_ddiv>
 801b070:	ec41 0b10 	vmov	d0, r0, r1
 801b074:	f000 fbf0 	bl	801b858 <fabs>
 801b078:	f000 fa56 	bl	801b528 <atan>
 801b07c:	ec51 0b10 	vmov	r0, r1, d0
 801b080:	2c01      	cmp	r4, #1
 801b082:	d013      	beq.n	801b0ac <__ieee754_atan2+0x10c>
 801b084:	2c02      	cmp	r4, #2
 801b086:	d015      	beq.n	801b0b4 <__ieee754_atan2+0x114>
 801b088:	2c00      	cmp	r4, #0
 801b08a:	d0a8      	beq.n	801afde <__ieee754_atan2+0x3e>
 801b08c:	a318      	add	r3, pc, #96	@ (adr r3, 801b0f0 <__ieee754_atan2+0x150>)
 801b08e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b092:	f7e5 f911 	bl	80002b8 <__aeabi_dsub>
 801b096:	a318      	add	r3, pc, #96	@ (adr r3, 801b0f8 <__ieee754_atan2+0x158>)
 801b098:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b09c:	e014      	b.n	801b0c8 <__ieee754_atan2+0x128>
 801b09e:	a118      	add	r1, pc, #96	@ (adr r1, 801b100 <__ieee754_atan2+0x160>)
 801b0a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b0a4:	e7ec      	b.n	801b080 <__ieee754_atan2+0xe0>
 801b0a6:	2000      	movs	r0, #0
 801b0a8:	2100      	movs	r1, #0
 801b0aa:	e7e9      	b.n	801b080 <__ieee754_atan2+0xe0>
 801b0ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b0b0:	4619      	mov	r1, r3
 801b0b2:	e794      	b.n	801afde <__ieee754_atan2+0x3e>
 801b0b4:	a30e      	add	r3, pc, #56	@ (adr r3, 801b0f0 <__ieee754_atan2+0x150>)
 801b0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b0ba:	f7e5 f8fd 	bl	80002b8 <__aeabi_dsub>
 801b0be:	4602      	mov	r2, r0
 801b0c0:	460b      	mov	r3, r1
 801b0c2:	a10d      	add	r1, pc, #52	@ (adr r1, 801b0f8 <__ieee754_atan2+0x158>)
 801b0c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b0c8:	f7e5 f8f6 	bl	80002b8 <__aeabi_dsub>
 801b0cc:	e787      	b.n	801afde <__ieee754_atan2+0x3e>
 801b0ce:	a10a      	add	r1, pc, #40	@ (adr r1, 801b0f8 <__ieee754_atan2+0x158>)
 801b0d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b0d4:	e783      	b.n	801afde <__ieee754_atan2+0x3e>
 801b0d6:	a10c      	add	r1, pc, #48	@ (adr r1, 801b108 <__ieee754_atan2+0x168>)
 801b0d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b0dc:	e77f      	b.n	801afde <__ieee754_atan2+0x3e>
 801b0de:	2000      	movs	r0, #0
 801b0e0:	2100      	movs	r1, #0
 801b0e2:	e77c      	b.n	801afde <__ieee754_atan2+0x3e>
 801b0e4:	a10a      	add	r1, pc, #40	@ (adr r1, 801b110 <__ieee754_atan2+0x170>)
 801b0e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b0ea:	e778      	b.n	801afde <__ieee754_atan2+0x3e>
 801b0ec:	f3af 8000 	nop.w
 801b0f0:	33145c07 	.word	0x33145c07
 801b0f4:	3ca1a626 	.word	0x3ca1a626
 801b0f8:	54442d18 	.word	0x54442d18
 801b0fc:	400921fb 	.word	0x400921fb
 801b100:	54442d18 	.word	0x54442d18
 801b104:	3ff921fb 	.word	0x3ff921fb
 801b108:	54442d18 	.word	0x54442d18
 801b10c:	3fe921fb 	.word	0x3fe921fb
 801b110:	54442d18 	.word	0x54442d18
 801b114:	bff921fb 	.word	0xbff921fb
 801b118:	0801dc00 	.word	0x0801dc00
 801b11c:	0801dbe8 	.word	0x0801dbe8
 801b120:	54442d18 	.word	0x54442d18
 801b124:	c00921fb 	.word	0xc00921fb
 801b128:	7ff00000 	.word	0x7ff00000
 801b12c:	00000000 	.word	0x00000000

0801b130 <__ieee754_rem_pio2>:
 801b130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b134:	ec57 6b10 	vmov	r6, r7, d0
 801b138:	4bc5      	ldr	r3, [pc, #788]	@ (801b450 <__ieee754_rem_pio2+0x320>)
 801b13a:	b08d      	sub	sp, #52	@ 0x34
 801b13c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801b140:	4598      	cmp	r8, r3
 801b142:	4604      	mov	r4, r0
 801b144:	9704      	str	r7, [sp, #16]
 801b146:	d807      	bhi.n	801b158 <__ieee754_rem_pio2+0x28>
 801b148:	2200      	movs	r2, #0
 801b14a:	2300      	movs	r3, #0
 801b14c:	ed80 0b00 	vstr	d0, [r0]
 801b150:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801b154:	2500      	movs	r5, #0
 801b156:	e028      	b.n	801b1aa <__ieee754_rem_pio2+0x7a>
 801b158:	4bbe      	ldr	r3, [pc, #760]	@ (801b454 <__ieee754_rem_pio2+0x324>)
 801b15a:	4598      	cmp	r8, r3
 801b15c:	d878      	bhi.n	801b250 <__ieee754_rem_pio2+0x120>
 801b15e:	9b04      	ldr	r3, [sp, #16]
 801b160:	4dbd      	ldr	r5, [pc, #756]	@ (801b458 <__ieee754_rem_pio2+0x328>)
 801b162:	2b00      	cmp	r3, #0
 801b164:	4630      	mov	r0, r6
 801b166:	a3ac      	add	r3, pc, #688	@ (adr r3, 801b418 <__ieee754_rem_pio2+0x2e8>)
 801b168:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b16c:	4639      	mov	r1, r7
 801b16e:	dd38      	ble.n	801b1e2 <__ieee754_rem_pio2+0xb2>
 801b170:	f7e5 f8a2 	bl	80002b8 <__aeabi_dsub>
 801b174:	45a8      	cmp	r8, r5
 801b176:	4606      	mov	r6, r0
 801b178:	460f      	mov	r7, r1
 801b17a:	d01a      	beq.n	801b1b2 <__ieee754_rem_pio2+0x82>
 801b17c:	a3a8      	add	r3, pc, #672	@ (adr r3, 801b420 <__ieee754_rem_pio2+0x2f0>)
 801b17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b182:	f7e5 f899 	bl	80002b8 <__aeabi_dsub>
 801b186:	4602      	mov	r2, r0
 801b188:	460b      	mov	r3, r1
 801b18a:	4680      	mov	r8, r0
 801b18c:	4689      	mov	r9, r1
 801b18e:	4630      	mov	r0, r6
 801b190:	4639      	mov	r1, r7
 801b192:	f7e5 f891 	bl	80002b8 <__aeabi_dsub>
 801b196:	a3a2      	add	r3, pc, #648	@ (adr r3, 801b420 <__ieee754_rem_pio2+0x2f0>)
 801b198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b19c:	f7e5 f88c 	bl	80002b8 <__aeabi_dsub>
 801b1a0:	e9c4 8900 	strd	r8, r9, [r4]
 801b1a4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b1a8:	2501      	movs	r5, #1
 801b1aa:	4628      	mov	r0, r5
 801b1ac:	b00d      	add	sp, #52	@ 0x34
 801b1ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b1b2:	a39d      	add	r3, pc, #628	@ (adr r3, 801b428 <__ieee754_rem_pio2+0x2f8>)
 801b1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1b8:	f7e5 f87e 	bl	80002b8 <__aeabi_dsub>
 801b1bc:	a39c      	add	r3, pc, #624	@ (adr r3, 801b430 <__ieee754_rem_pio2+0x300>)
 801b1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1c2:	4606      	mov	r6, r0
 801b1c4:	460f      	mov	r7, r1
 801b1c6:	f7e5 f877 	bl	80002b8 <__aeabi_dsub>
 801b1ca:	4602      	mov	r2, r0
 801b1cc:	460b      	mov	r3, r1
 801b1ce:	4680      	mov	r8, r0
 801b1d0:	4689      	mov	r9, r1
 801b1d2:	4630      	mov	r0, r6
 801b1d4:	4639      	mov	r1, r7
 801b1d6:	f7e5 f86f 	bl	80002b8 <__aeabi_dsub>
 801b1da:	a395      	add	r3, pc, #596	@ (adr r3, 801b430 <__ieee754_rem_pio2+0x300>)
 801b1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1e0:	e7dc      	b.n	801b19c <__ieee754_rem_pio2+0x6c>
 801b1e2:	f7e5 f86b 	bl	80002bc <__adddf3>
 801b1e6:	45a8      	cmp	r8, r5
 801b1e8:	4606      	mov	r6, r0
 801b1ea:	460f      	mov	r7, r1
 801b1ec:	d018      	beq.n	801b220 <__ieee754_rem_pio2+0xf0>
 801b1ee:	a38c      	add	r3, pc, #560	@ (adr r3, 801b420 <__ieee754_rem_pio2+0x2f0>)
 801b1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b1f4:	f7e5 f862 	bl	80002bc <__adddf3>
 801b1f8:	4602      	mov	r2, r0
 801b1fa:	460b      	mov	r3, r1
 801b1fc:	4680      	mov	r8, r0
 801b1fe:	4689      	mov	r9, r1
 801b200:	4630      	mov	r0, r6
 801b202:	4639      	mov	r1, r7
 801b204:	f7e5 f858 	bl	80002b8 <__aeabi_dsub>
 801b208:	a385      	add	r3, pc, #532	@ (adr r3, 801b420 <__ieee754_rem_pio2+0x2f0>)
 801b20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b20e:	f7e5 f855 	bl	80002bc <__adddf3>
 801b212:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801b216:	e9c4 8900 	strd	r8, r9, [r4]
 801b21a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b21e:	e7c4      	b.n	801b1aa <__ieee754_rem_pio2+0x7a>
 801b220:	a381      	add	r3, pc, #516	@ (adr r3, 801b428 <__ieee754_rem_pio2+0x2f8>)
 801b222:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b226:	f7e5 f849 	bl	80002bc <__adddf3>
 801b22a:	a381      	add	r3, pc, #516	@ (adr r3, 801b430 <__ieee754_rem_pio2+0x300>)
 801b22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b230:	4606      	mov	r6, r0
 801b232:	460f      	mov	r7, r1
 801b234:	f7e5 f842 	bl	80002bc <__adddf3>
 801b238:	4602      	mov	r2, r0
 801b23a:	460b      	mov	r3, r1
 801b23c:	4680      	mov	r8, r0
 801b23e:	4689      	mov	r9, r1
 801b240:	4630      	mov	r0, r6
 801b242:	4639      	mov	r1, r7
 801b244:	f7e5 f838 	bl	80002b8 <__aeabi_dsub>
 801b248:	a379      	add	r3, pc, #484	@ (adr r3, 801b430 <__ieee754_rem_pio2+0x300>)
 801b24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b24e:	e7de      	b.n	801b20e <__ieee754_rem_pio2+0xde>
 801b250:	4b82      	ldr	r3, [pc, #520]	@ (801b45c <__ieee754_rem_pio2+0x32c>)
 801b252:	4598      	cmp	r8, r3
 801b254:	f200 80d1 	bhi.w	801b3fa <__ieee754_rem_pio2+0x2ca>
 801b258:	f000 fafe 	bl	801b858 <fabs>
 801b25c:	ec57 6b10 	vmov	r6, r7, d0
 801b260:	a375      	add	r3, pc, #468	@ (adr r3, 801b438 <__ieee754_rem_pio2+0x308>)
 801b262:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b266:	4630      	mov	r0, r6
 801b268:	4639      	mov	r1, r7
 801b26a:	f7e5 f9dd 	bl	8000628 <__aeabi_dmul>
 801b26e:	4b7c      	ldr	r3, [pc, #496]	@ (801b460 <__ieee754_rem_pio2+0x330>)
 801b270:	2200      	movs	r2, #0
 801b272:	f7e5 f823 	bl	80002bc <__adddf3>
 801b276:	f7e5 fc87 	bl	8000b88 <__aeabi_d2iz>
 801b27a:	4605      	mov	r5, r0
 801b27c:	f7e5 f96a 	bl	8000554 <__aeabi_i2d>
 801b280:	4602      	mov	r2, r0
 801b282:	460b      	mov	r3, r1
 801b284:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801b288:	a363      	add	r3, pc, #396	@ (adr r3, 801b418 <__ieee754_rem_pio2+0x2e8>)
 801b28a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b28e:	f7e5 f9cb 	bl	8000628 <__aeabi_dmul>
 801b292:	4602      	mov	r2, r0
 801b294:	460b      	mov	r3, r1
 801b296:	4630      	mov	r0, r6
 801b298:	4639      	mov	r1, r7
 801b29a:	f7e5 f80d 	bl	80002b8 <__aeabi_dsub>
 801b29e:	a360      	add	r3, pc, #384	@ (adr r3, 801b420 <__ieee754_rem_pio2+0x2f0>)
 801b2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b2a4:	4682      	mov	sl, r0
 801b2a6:	468b      	mov	fp, r1
 801b2a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b2ac:	f7e5 f9bc 	bl	8000628 <__aeabi_dmul>
 801b2b0:	2d1f      	cmp	r5, #31
 801b2b2:	4606      	mov	r6, r0
 801b2b4:	460f      	mov	r7, r1
 801b2b6:	dc0c      	bgt.n	801b2d2 <__ieee754_rem_pio2+0x1a2>
 801b2b8:	4b6a      	ldr	r3, [pc, #424]	@ (801b464 <__ieee754_rem_pio2+0x334>)
 801b2ba:	1e6a      	subs	r2, r5, #1
 801b2bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801b2c0:	4543      	cmp	r3, r8
 801b2c2:	d006      	beq.n	801b2d2 <__ieee754_rem_pio2+0x1a2>
 801b2c4:	4632      	mov	r2, r6
 801b2c6:	463b      	mov	r3, r7
 801b2c8:	4650      	mov	r0, sl
 801b2ca:	4659      	mov	r1, fp
 801b2cc:	f7e4 fff4 	bl	80002b8 <__aeabi_dsub>
 801b2d0:	e00e      	b.n	801b2f0 <__ieee754_rem_pio2+0x1c0>
 801b2d2:	463b      	mov	r3, r7
 801b2d4:	4632      	mov	r2, r6
 801b2d6:	4650      	mov	r0, sl
 801b2d8:	4659      	mov	r1, fp
 801b2da:	f7e4 ffed 	bl	80002b8 <__aeabi_dsub>
 801b2de:	ea4f 5328 	mov.w	r3, r8, asr #20
 801b2e2:	9305      	str	r3, [sp, #20]
 801b2e4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801b2e8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801b2ec:	2b10      	cmp	r3, #16
 801b2ee:	dc02      	bgt.n	801b2f6 <__ieee754_rem_pio2+0x1c6>
 801b2f0:	e9c4 0100 	strd	r0, r1, [r4]
 801b2f4:	e039      	b.n	801b36a <__ieee754_rem_pio2+0x23a>
 801b2f6:	a34c      	add	r3, pc, #304	@ (adr r3, 801b428 <__ieee754_rem_pio2+0x2f8>)
 801b2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b2fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b300:	f7e5 f992 	bl	8000628 <__aeabi_dmul>
 801b304:	4606      	mov	r6, r0
 801b306:	460f      	mov	r7, r1
 801b308:	4602      	mov	r2, r0
 801b30a:	460b      	mov	r3, r1
 801b30c:	4650      	mov	r0, sl
 801b30e:	4659      	mov	r1, fp
 801b310:	f7e4 ffd2 	bl	80002b8 <__aeabi_dsub>
 801b314:	4602      	mov	r2, r0
 801b316:	460b      	mov	r3, r1
 801b318:	4680      	mov	r8, r0
 801b31a:	4689      	mov	r9, r1
 801b31c:	4650      	mov	r0, sl
 801b31e:	4659      	mov	r1, fp
 801b320:	f7e4 ffca 	bl	80002b8 <__aeabi_dsub>
 801b324:	4632      	mov	r2, r6
 801b326:	463b      	mov	r3, r7
 801b328:	f7e4 ffc6 	bl	80002b8 <__aeabi_dsub>
 801b32c:	a340      	add	r3, pc, #256	@ (adr r3, 801b430 <__ieee754_rem_pio2+0x300>)
 801b32e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b332:	4606      	mov	r6, r0
 801b334:	460f      	mov	r7, r1
 801b336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b33a:	f7e5 f975 	bl	8000628 <__aeabi_dmul>
 801b33e:	4632      	mov	r2, r6
 801b340:	463b      	mov	r3, r7
 801b342:	f7e4 ffb9 	bl	80002b8 <__aeabi_dsub>
 801b346:	4602      	mov	r2, r0
 801b348:	460b      	mov	r3, r1
 801b34a:	4606      	mov	r6, r0
 801b34c:	460f      	mov	r7, r1
 801b34e:	4640      	mov	r0, r8
 801b350:	4649      	mov	r1, r9
 801b352:	f7e4 ffb1 	bl	80002b8 <__aeabi_dsub>
 801b356:	9a05      	ldr	r2, [sp, #20]
 801b358:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801b35c:	1ad3      	subs	r3, r2, r3
 801b35e:	2b31      	cmp	r3, #49	@ 0x31
 801b360:	dc20      	bgt.n	801b3a4 <__ieee754_rem_pio2+0x274>
 801b362:	e9c4 0100 	strd	r0, r1, [r4]
 801b366:	46c2      	mov	sl, r8
 801b368:	46cb      	mov	fp, r9
 801b36a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801b36e:	4650      	mov	r0, sl
 801b370:	4642      	mov	r2, r8
 801b372:	464b      	mov	r3, r9
 801b374:	4659      	mov	r1, fp
 801b376:	f7e4 ff9f 	bl	80002b8 <__aeabi_dsub>
 801b37a:	463b      	mov	r3, r7
 801b37c:	4632      	mov	r2, r6
 801b37e:	f7e4 ff9b 	bl	80002b8 <__aeabi_dsub>
 801b382:	9b04      	ldr	r3, [sp, #16]
 801b384:	2b00      	cmp	r3, #0
 801b386:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b38a:	f6bf af0e 	bge.w	801b1aa <__ieee754_rem_pio2+0x7a>
 801b38e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801b392:	6063      	str	r3, [r4, #4]
 801b394:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b398:	f8c4 8000 	str.w	r8, [r4]
 801b39c:	60a0      	str	r0, [r4, #8]
 801b39e:	60e3      	str	r3, [r4, #12]
 801b3a0:	426d      	negs	r5, r5
 801b3a2:	e702      	b.n	801b1aa <__ieee754_rem_pio2+0x7a>
 801b3a4:	a326      	add	r3, pc, #152	@ (adr r3, 801b440 <__ieee754_rem_pio2+0x310>)
 801b3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b3ae:	f7e5 f93b 	bl	8000628 <__aeabi_dmul>
 801b3b2:	4606      	mov	r6, r0
 801b3b4:	460f      	mov	r7, r1
 801b3b6:	4602      	mov	r2, r0
 801b3b8:	460b      	mov	r3, r1
 801b3ba:	4640      	mov	r0, r8
 801b3bc:	4649      	mov	r1, r9
 801b3be:	f7e4 ff7b 	bl	80002b8 <__aeabi_dsub>
 801b3c2:	4602      	mov	r2, r0
 801b3c4:	460b      	mov	r3, r1
 801b3c6:	4682      	mov	sl, r0
 801b3c8:	468b      	mov	fp, r1
 801b3ca:	4640      	mov	r0, r8
 801b3cc:	4649      	mov	r1, r9
 801b3ce:	f7e4 ff73 	bl	80002b8 <__aeabi_dsub>
 801b3d2:	4632      	mov	r2, r6
 801b3d4:	463b      	mov	r3, r7
 801b3d6:	f7e4 ff6f 	bl	80002b8 <__aeabi_dsub>
 801b3da:	a31b      	add	r3, pc, #108	@ (adr r3, 801b448 <__ieee754_rem_pio2+0x318>)
 801b3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3e0:	4606      	mov	r6, r0
 801b3e2:	460f      	mov	r7, r1
 801b3e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b3e8:	f7e5 f91e 	bl	8000628 <__aeabi_dmul>
 801b3ec:	4632      	mov	r2, r6
 801b3ee:	463b      	mov	r3, r7
 801b3f0:	f7e4 ff62 	bl	80002b8 <__aeabi_dsub>
 801b3f4:	4606      	mov	r6, r0
 801b3f6:	460f      	mov	r7, r1
 801b3f8:	e764      	b.n	801b2c4 <__ieee754_rem_pio2+0x194>
 801b3fa:	4b1b      	ldr	r3, [pc, #108]	@ (801b468 <__ieee754_rem_pio2+0x338>)
 801b3fc:	4598      	cmp	r8, r3
 801b3fe:	d935      	bls.n	801b46c <__ieee754_rem_pio2+0x33c>
 801b400:	4632      	mov	r2, r6
 801b402:	463b      	mov	r3, r7
 801b404:	4630      	mov	r0, r6
 801b406:	4639      	mov	r1, r7
 801b408:	f7e4 ff56 	bl	80002b8 <__aeabi_dsub>
 801b40c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801b410:	e9c4 0100 	strd	r0, r1, [r4]
 801b414:	e69e      	b.n	801b154 <__ieee754_rem_pio2+0x24>
 801b416:	bf00      	nop
 801b418:	54400000 	.word	0x54400000
 801b41c:	3ff921fb 	.word	0x3ff921fb
 801b420:	1a626331 	.word	0x1a626331
 801b424:	3dd0b461 	.word	0x3dd0b461
 801b428:	1a600000 	.word	0x1a600000
 801b42c:	3dd0b461 	.word	0x3dd0b461
 801b430:	2e037073 	.word	0x2e037073
 801b434:	3ba3198a 	.word	0x3ba3198a
 801b438:	6dc9c883 	.word	0x6dc9c883
 801b43c:	3fe45f30 	.word	0x3fe45f30
 801b440:	2e000000 	.word	0x2e000000
 801b444:	3ba3198a 	.word	0x3ba3198a
 801b448:	252049c1 	.word	0x252049c1
 801b44c:	397b839a 	.word	0x397b839a
 801b450:	3fe921fb 	.word	0x3fe921fb
 801b454:	4002d97b 	.word	0x4002d97b
 801b458:	3ff921fb 	.word	0x3ff921fb
 801b45c:	413921fb 	.word	0x413921fb
 801b460:	3fe00000 	.word	0x3fe00000
 801b464:	0801dc18 	.word	0x0801dc18
 801b468:	7fefffff 	.word	0x7fefffff
 801b46c:	ea4f 5528 	mov.w	r5, r8, asr #20
 801b470:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801b474:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801b478:	4630      	mov	r0, r6
 801b47a:	460f      	mov	r7, r1
 801b47c:	f7e5 fb84 	bl	8000b88 <__aeabi_d2iz>
 801b480:	f7e5 f868 	bl	8000554 <__aeabi_i2d>
 801b484:	4602      	mov	r2, r0
 801b486:	460b      	mov	r3, r1
 801b488:	4630      	mov	r0, r6
 801b48a:	4639      	mov	r1, r7
 801b48c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801b490:	f7e4 ff12 	bl	80002b8 <__aeabi_dsub>
 801b494:	4b22      	ldr	r3, [pc, #136]	@ (801b520 <__ieee754_rem_pio2+0x3f0>)
 801b496:	2200      	movs	r2, #0
 801b498:	f7e5 f8c6 	bl	8000628 <__aeabi_dmul>
 801b49c:	460f      	mov	r7, r1
 801b49e:	4606      	mov	r6, r0
 801b4a0:	f7e5 fb72 	bl	8000b88 <__aeabi_d2iz>
 801b4a4:	f7e5 f856 	bl	8000554 <__aeabi_i2d>
 801b4a8:	4602      	mov	r2, r0
 801b4aa:	460b      	mov	r3, r1
 801b4ac:	4630      	mov	r0, r6
 801b4ae:	4639      	mov	r1, r7
 801b4b0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801b4b4:	f7e4 ff00 	bl	80002b8 <__aeabi_dsub>
 801b4b8:	4b19      	ldr	r3, [pc, #100]	@ (801b520 <__ieee754_rem_pio2+0x3f0>)
 801b4ba:	2200      	movs	r2, #0
 801b4bc:	f7e5 f8b4 	bl	8000628 <__aeabi_dmul>
 801b4c0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801b4c4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801b4c8:	f04f 0803 	mov.w	r8, #3
 801b4cc:	2600      	movs	r6, #0
 801b4ce:	2700      	movs	r7, #0
 801b4d0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801b4d4:	4632      	mov	r2, r6
 801b4d6:	463b      	mov	r3, r7
 801b4d8:	46c2      	mov	sl, r8
 801b4da:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801b4de:	f7e5 fb0b 	bl	8000af8 <__aeabi_dcmpeq>
 801b4e2:	2800      	cmp	r0, #0
 801b4e4:	d1f4      	bne.n	801b4d0 <__ieee754_rem_pio2+0x3a0>
 801b4e6:	4b0f      	ldr	r3, [pc, #60]	@ (801b524 <__ieee754_rem_pio2+0x3f4>)
 801b4e8:	9301      	str	r3, [sp, #4]
 801b4ea:	2302      	movs	r3, #2
 801b4ec:	9300      	str	r3, [sp, #0]
 801b4ee:	462a      	mov	r2, r5
 801b4f0:	4653      	mov	r3, sl
 801b4f2:	4621      	mov	r1, r4
 801b4f4:	a806      	add	r0, sp, #24
 801b4f6:	f000 f9b7 	bl	801b868 <__kernel_rem_pio2>
 801b4fa:	9b04      	ldr	r3, [sp, #16]
 801b4fc:	2b00      	cmp	r3, #0
 801b4fe:	4605      	mov	r5, r0
 801b500:	f6bf ae53 	bge.w	801b1aa <__ieee754_rem_pio2+0x7a>
 801b504:	e9d4 2100 	ldrd	r2, r1, [r4]
 801b508:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b50c:	e9c4 2300 	strd	r2, r3, [r4]
 801b510:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801b514:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b518:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801b51c:	e740      	b.n	801b3a0 <__ieee754_rem_pio2+0x270>
 801b51e:	bf00      	nop
 801b520:	41700000 	.word	0x41700000
 801b524:	0801dc98 	.word	0x0801dc98

0801b528 <atan>:
 801b528:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b52c:	ec55 4b10 	vmov	r4, r5, d0
 801b530:	4bbf      	ldr	r3, [pc, #764]	@ (801b830 <atan+0x308>)
 801b532:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 801b536:	429e      	cmp	r6, r3
 801b538:	46ab      	mov	fp, r5
 801b53a:	d918      	bls.n	801b56e <atan+0x46>
 801b53c:	4bbd      	ldr	r3, [pc, #756]	@ (801b834 <atan+0x30c>)
 801b53e:	429e      	cmp	r6, r3
 801b540:	d801      	bhi.n	801b546 <atan+0x1e>
 801b542:	d109      	bne.n	801b558 <atan+0x30>
 801b544:	b144      	cbz	r4, 801b558 <atan+0x30>
 801b546:	4622      	mov	r2, r4
 801b548:	462b      	mov	r3, r5
 801b54a:	4620      	mov	r0, r4
 801b54c:	4629      	mov	r1, r5
 801b54e:	f7e4 feb5 	bl	80002bc <__adddf3>
 801b552:	4604      	mov	r4, r0
 801b554:	460d      	mov	r5, r1
 801b556:	e006      	b.n	801b566 <atan+0x3e>
 801b558:	f1bb 0f00 	cmp.w	fp, #0
 801b55c:	f340 812b 	ble.w	801b7b6 <atan+0x28e>
 801b560:	a597      	add	r5, pc, #604	@ (adr r5, 801b7c0 <atan+0x298>)
 801b562:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b566:	ec45 4b10 	vmov	d0, r4, r5
 801b56a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b56e:	4bb2      	ldr	r3, [pc, #712]	@ (801b838 <atan+0x310>)
 801b570:	429e      	cmp	r6, r3
 801b572:	d813      	bhi.n	801b59c <atan+0x74>
 801b574:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 801b578:	429e      	cmp	r6, r3
 801b57a:	d80c      	bhi.n	801b596 <atan+0x6e>
 801b57c:	a392      	add	r3, pc, #584	@ (adr r3, 801b7c8 <atan+0x2a0>)
 801b57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b582:	4620      	mov	r0, r4
 801b584:	4629      	mov	r1, r5
 801b586:	f7e4 fe99 	bl	80002bc <__adddf3>
 801b58a:	4bac      	ldr	r3, [pc, #688]	@ (801b83c <atan+0x314>)
 801b58c:	2200      	movs	r2, #0
 801b58e:	f7e5 fadb 	bl	8000b48 <__aeabi_dcmpgt>
 801b592:	2800      	cmp	r0, #0
 801b594:	d1e7      	bne.n	801b566 <atan+0x3e>
 801b596:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 801b59a:	e029      	b.n	801b5f0 <atan+0xc8>
 801b59c:	f000 f95c 	bl	801b858 <fabs>
 801b5a0:	4ba7      	ldr	r3, [pc, #668]	@ (801b840 <atan+0x318>)
 801b5a2:	429e      	cmp	r6, r3
 801b5a4:	ec55 4b10 	vmov	r4, r5, d0
 801b5a8:	f200 80bc 	bhi.w	801b724 <atan+0x1fc>
 801b5ac:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 801b5b0:	429e      	cmp	r6, r3
 801b5b2:	f200 809e 	bhi.w	801b6f2 <atan+0x1ca>
 801b5b6:	4622      	mov	r2, r4
 801b5b8:	462b      	mov	r3, r5
 801b5ba:	4620      	mov	r0, r4
 801b5bc:	4629      	mov	r1, r5
 801b5be:	f7e4 fe7d 	bl	80002bc <__adddf3>
 801b5c2:	4b9e      	ldr	r3, [pc, #632]	@ (801b83c <atan+0x314>)
 801b5c4:	2200      	movs	r2, #0
 801b5c6:	f7e4 fe77 	bl	80002b8 <__aeabi_dsub>
 801b5ca:	2200      	movs	r2, #0
 801b5cc:	4606      	mov	r6, r0
 801b5ce:	460f      	mov	r7, r1
 801b5d0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801b5d4:	4620      	mov	r0, r4
 801b5d6:	4629      	mov	r1, r5
 801b5d8:	f7e4 fe70 	bl	80002bc <__adddf3>
 801b5dc:	4602      	mov	r2, r0
 801b5de:	460b      	mov	r3, r1
 801b5e0:	4630      	mov	r0, r6
 801b5e2:	4639      	mov	r1, r7
 801b5e4:	f7e5 f94a 	bl	800087c <__aeabi_ddiv>
 801b5e8:	f04f 0a00 	mov.w	sl, #0
 801b5ec:	4604      	mov	r4, r0
 801b5ee:	460d      	mov	r5, r1
 801b5f0:	4622      	mov	r2, r4
 801b5f2:	462b      	mov	r3, r5
 801b5f4:	4620      	mov	r0, r4
 801b5f6:	4629      	mov	r1, r5
 801b5f8:	f7e5 f816 	bl	8000628 <__aeabi_dmul>
 801b5fc:	4602      	mov	r2, r0
 801b5fe:	460b      	mov	r3, r1
 801b600:	4680      	mov	r8, r0
 801b602:	4689      	mov	r9, r1
 801b604:	f7e5 f810 	bl	8000628 <__aeabi_dmul>
 801b608:	a371      	add	r3, pc, #452	@ (adr r3, 801b7d0 <atan+0x2a8>)
 801b60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b60e:	4606      	mov	r6, r0
 801b610:	460f      	mov	r7, r1
 801b612:	f7e5 f809 	bl	8000628 <__aeabi_dmul>
 801b616:	a370      	add	r3, pc, #448	@ (adr r3, 801b7d8 <atan+0x2b0>)
 801b618:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b61c:	f7e4 fe4e 	bl	80002bc <__adddf3>
 801b620:	4632      	mov	r2, r6
 801b622:	463b      	mov	r3, r7
 801b624:	f7e5 f800 	bl	8000628 <__aeabi_dmul>
 801b628:	a36d      	add	r3, pc, #436	@ (adr r3, 801b7e0 <atan+0x2b8>)
 801b62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b62e:	f7e4 fe45 	bl	80002bc <__adddf3>
 801b632:	4632      	mov	r2, r6
 801b634:	463b      	mov	r3, r7
 801b636:	f7e4 fff7 	bl	8000628 <__aeabi_dmul>
 801b63a:	a36b      	add	r3, pc, #428	@ (adr r3, 801b7e8 <atan+0x2c0>)
 801b63c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b640:	f7e4 fe3c 	bl	80002bc <__adddf3>
 801b644:	4632      	mov	r2, r6
 801b646:	463b      	mov	r3, r7
 801b648:	f7e4 ffee 	bl	8000628 <__aeabi_dmul>
 801b64c:	a368      	add	r3, pc, #416	@ (adr r3, 801b7f0 <atan+0x2c8>)
 801b64e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b652:	f7e4 fe33 	bl	80002bc <__adddf3>
 801b656:	4632      	mov	r2, r6
 801b658:	463b      	mov	r3, r7
 801b65a:	f7e4 ffe5 	bl	8000628 <__aeabi_dmul>
 801b65e:	a366      	add	r3, pc, #408	@ (adr r3, 801b7f8 <atan+0x2d0>)
 801b660:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b664:	f7e4 fe2a 	bl	80002bc <__adddf3>
 801b668:	4642      	mov	r2, r8
 801b66a:	464b      	mov	r3, r9
 801b66c:	f7e4 ffdc 	bl	8000628 <__aeabi_dmul>
 801b670:	a363      	add	r3, pc, #396	@ (adr r3, 801b800 <atan+0x2d8>)
 801b672:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b676:	4680      	mov	r8, r0
 801b678:	4689      	mov	r9, r1
 801b67a:	4630      	mov	r0, r6
 801b67c:	4639      	mov	r1, r7
 801b67e:	f7e4 ffd3 	bl	8000628 <__aeabi_dmul>
 801b682:	a361      	add	r3, pc, #388	@ (adr r3, 801b808 <atan+0x2e0>)
 801b684:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b688:	f7e4 fe16 	bl	80002b8 <__aeabi_dsub>
 801b68c:	4632      	mov	r2, r6
 801b68e:	463b      	mov	r3, r7
 801b690:	f7e4 ffca 	bl	8000628 <__aeabi_dmul>
 801b694:	a35e      	add	r3, pc, #376	@ (adr r3, 801b810 <atan+0x2e8>)
 801b696:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b69a:	f7e4 fe0d 	bl	80002b8 <__aeabi_dsub>
 801b69e:	4632      	mov	r2, r6
 801b6a0:	463b      	mov	r3, r7
 801b6a2:	f7e4 ffc1 	bl	8000628 <__aeabi_dmul>
 801b6a6:	a35c      	add	r3, pc, #368	@ (adr r3, 801b818 <atan+0x2f0>)
 801b6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6ac:	f7e4 fe04 	bl	80002b8 <__aeabi_dsub>
 801b6b0:	4632      	mov	r2, r6
 801b6b2:	463b      	mov	r3, r7
 801b6b4:	f7e4 ffb8 	bl	8000628 <__aeabi_dmul>
 801b6b8:	a359      	add	r3, pc, #356	@ (adr r3, 801b820 <atan+0x2f8>)
 801b6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b6be:	f7e4 fdfb 	bl	80002b8 <__aeabi_dsub>
 801b6c2:	4632      	mov	r2, r6
 801b6c4:	463b      	mov	r3, r7
 801b6c6:	f7e4 ffaf 	bl	8000628 <__aeabi_dmul>
 801b6ca:	4602      	mov	r2, r0
 801b6cc:	460b      	mov	r3, r1
 801b6ce:	4640      	mov	r0, r8
 801b6d0:	4649      	mov	r1, r9
 801b6d2:	f7e4 fdf3 	bl	80002bc <__adddf3>
 801b6d6:	4622      	mov	r2, r4
 801b6d8:	462b      	mov	r3, r5
 801b6da:	f7e4 ffa5 	bl	8000628 <__aeabi_dmul>
 801b6de:	f1ba 3fff 	cmp.w	sl, #4294967295	@ 0xffffffff
 801b6e2:	4602      	mov	r2, r0
 801b6e4:	460b      	mov	r3, r1
 801b6e6:	d148      	bne.n	801b77a <atan+0x252>
 801b6e8:	4620      	mov	r0, r4
 801b6ea:	4629      	mov	r1, r5
 801b6ec:	f7e4 fde4 	bl	80002b8 <__aeabi_dsub>
 801b6f0:	e72f      	b.n	801b552 <atan+0x2a>
 801b6f2:	4b52      	ldr	r3, [pc, #328]	@ (801b83c <atan+0x314>)
 801b6f4:	2200      	movs	r2, #0
 801b6f6:	4620      	mov	r0, r4
 801b6f8:	4629      	mov	r1, r5
 801b6fa:	f7e4 fddd 	bl	80002b8 <__aeabi_dsub>
 801b6fe:	4b4f      	ldr	r3, [pc, #316]	@ (801b83c <atan+0x314>)
 801b700:	4606      	mov	r6, r0
 801b702:	460f      	mov	r7, r1
 801b704:	2200      	movs	r2, #0
 801b706:	4620      	mov	r0, r4
 801b708:	4629      	mov	r1, r5
 801b70a:	f7e4 fdd7 	bl	80002bc <__adddf3>
 801b70e:	4602      	mov	r2, r0
 801b710:	460b      	mov	r3, r1
 801b712:	4630      	mov	r0, r6
 801b714:	4639      	mov	r1, r7
 801b716:	f7e5 f8b1 	bl	800087c <__aeabi_ddiv>
 801b71a:	f04f 0a01 	mov.w	sl, #1
 801b71e:	4604      	mov	r4, r0
 801b720:	460d      	mov	r5, r1
 801b722:	e765      	b.n	801b5f0 <atan+0xc8>
 801b724:	4b47      	ldr	r3, [pc, #284]	@ (801b844 <atan+0x31c>)
 801b726:	429e      	cmp	r6, r3
 801b728:	d21c      	bcs.n	801b764 <atan+0x23c>
 801b72a:	4b47      	ldr	r3, [pc, #284]	@ (801b848 <atan+0x320>)
 801b72c:	2200      	movs	r2, #0
 801b72e:	4620      	mov	r0, r4
 801b730:	4629      	mov	r1, r5
 801b732:	f7e4 fdc1 	bl	80002b8 <__aeabi_dsub>
 801b736:	4b44      	ldr	r3, [pc, #272]	@ (801b848 <atan+0x320>)
 801b738:	4606      	mov	r6, r0
 801b73a:	460f      	mov	r7, r1
 801b73c:	2200      	movs	r2, #0
 801b73e:	4620      	mov	r0, r4
 801b740:	4629      	mov	r1, r5
 801b742:	f7e4 ff71 	bl	8000628 <__aeabi_dmul>
 801b746:	4b3d      	ldr	r3, [pc, #244]	@ (801b83c <atan+0x314>)
 801b748:	2200      	movs	r2, #0
 801b74a:	f7e4 fdb7 	bl	80002bc <__adddf3>
 801b74e:	4602      	mov	r2, r0
 801b750:	460b      	mov	r3, r1
 801b752:	4630      	mov	r0, r6
 801b754:	4639      	mov	r1, r7
 801b756:	f7e5 f891 	bl	800087c <__aeabi_ddiv>
 801b75a:	f04f 0a02 	mov.w	sl, #2
 801b75e:	4604      	mov	r4, r0
 801b760:	460d      	mov	r5, r1
 801b762:	e745      	b.n	801b5f0 <atan+0xc8>
 801b764:	4622      	mov	r2, r4
 801b766:	462b      	mov	r3, r5
 801b768:	4938      	ldr	r1, [pc, #224]	@ (801b84c <atan+0x324>)
 801b76a:	2000      	movs	r0, #0
 801b76c:	f7e5 f886 	bl	800087c <__aeabi_ddiv>
 801b770:	f04f 0a03 	mov.w	sl, #3
 801b774:	4604      	mov	r4, r0
 801b776:	460d      	mov	r5, r1
 801b778:	e73a      	b.n	801b5f0 <atan+0xc8>
 801b77a:	4b35      	ldr	r3, [pc, #212]	@ (801b850 <atan+0x328>)
 801b77c:	4e35      	ldr	r6, [pc, #212]	@ (801b854 <atan+0x32c>)
 801b77e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801b782:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b786:	f7e4 fd97 	bl	80002b8 <__aeabi_dsub>
 801b78a:	4622      	mov	r2, r4
 801b78c:	462b      	mov	r3, r5
 801b78e:	f7e4 fd93 	bl	80002b8 <__aeabi_dsub>
 801b792:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801b796:	4602      	mov	r2, r0
 801b798:	460b      	mov	r3, r1
 801b79a:	e9d6 0100 	ldrd	r0, r1, [r6]
 801b79e:	f7e4 fd8b 	bl	80002b8 <__aeabi_dsub>
 801b7a2:	f1bb 0f00 	cmp.w	fp, #0
 801b7a6:	4604      	mov	r4, r0
 801b7a8:	460d      	mov	r5, r1
 801b7aa:	f6bf aedc 	bge.w	801b566 <atan+0x3e>
 801b7ae:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b7b2:	461d      	mov	r5, r3
 801b7b4:	e6d7      	b.n	801b566 <atan+0x3e>
 801b7b6:	a51c      	add	r5, pc, #112	@ (adr r5, 801b828 <atan+0x300>)
 801b7b8:	e9d5 4500 	ldrd	r4, r5, [r5]
 801b7bc:	e6d3      	b.n	801b566 <atan+0x3e>
 801b7be:	bf00      	nop
 801b7c0:	54442d18 	.word	0x54442d18
 801b7c4:	3ff921fb 	.word	0x3ff921fb
 801b7c8:	8800759c 	.word	0x8800759c
 801b7cc:	7e37e43c 	.word	0x7e37e43c
 801b7d0:	e322da11 	.word	0xe322da11
 801b7d4:	3f90ad3a 	.word	0x3f90ad3a
 801b7d8:	24760deb 	.word	0x24760deb
 801b7dc:	3fa97b4b 	.word	0x3fa97b4b
 801b7e0:	a0d03d51 	.word	0xa0d03d51
 801b7e4:	3fb10d66 	.word	0x3fb10d66
 801b7e8:	c54c206e 	.word	0xc54c206e
 801b7ec:	3fb745cd 	.word	0x3fb745cd
 801b7f0:	920083ff 	.word	0x920083ff
 801b7f4:	3fc24924 	.word	0x3fc24924
 801b7f8:	5555550d 	.word	0x5555550d
 801b7fc:	3fd55555 	.word	0x3fd55555
 801b800:	2c6a6c2f 	.word	0x2c6a6c2f
 801b804:	bfa2b444 	.word	0xbfa2b444
 801b808:	52defd9a 	.word	0x52defd9a
 801b80c:	3fadde2d 	.word	0x3fadde2d
 801b810:	af749a6d 	.word	0xaf749a6d
 801b814:	3fb3b0f2 	.word	0x3fb3b0f2
 801b818:	fe231671 	.word	0xfe231671
 801b81c:	3fbc71c6 	.word	0x3fbc71c6
 801b820:	9998ebc4 	.word	0x9998ebc4
 801b824:	3fc99999 	.word	0x3fc99999
 801b828:	54442d18 	.word	0x54442d18
 801b82c:	bff921fb 	.word	0xbff921fb
 801b830:	440fffff 	.word	0x440fffff
 801b834:	7ff00000 	.word	0x7ff00000
 801b838:	3fdbffff 	.word	0x3fdbffff
 801b83c:	3ff00000 	.word	0x3ff00000
 801b840:	3ff2ffff 	.word	0x3ff2ffff
 801b844:	40038000 	.word	0x40038000
 801b848:	3ff80000 	.word	0x3ff80000
 801b84c:	bff00000 	.word	0xbff00000
 801b850:	0801dda0 	.word	0x0801dda0
 801b854:	0801ddc0 	.word	0x0801ddc0

0801b858 <fabs>:
 801b858:	ec51 0b10 	vmov	r0, r1, d0
 801b85c:	4602      	mov	r2, r0
 801b85e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801b862:	ec43 2b10 	vmov	d0, r2, r3
 801b866:	4770      	bx	lr

0801b868 <__kernel_rem_pio2>:
 801b868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b86c:	ed2d 8b02 	vpush	{d8}
 801b870:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801b874:	f112 0f14 	cmn.w	r2, #20
 801b878:	9306      	str	r3, [sp, #24]
 801b87a:	9104      	str	r1, [sp, #16]
 801b87c:	4bc2      	ldr	r3, [pc, #776]	@ (801bb88 <__kernel_rem_pio2+0x320>)
 801b87e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801b880:	9008      	str	r0, [sp, #32]
 801b882:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b886:	9300      	str	r3, [sp, #0]
 801b888:	9b06      	ldr	r3, [sp, #24]
 801b88a:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801b88e:	bfa8      	it	ge
 801b890:	1ed4      	subge	r4, r2, #3
 801b892:	9305      	str	r3, [sp, #20]
 801b894:	bfb2      	itee	lt
 801b896:	2400      	movlt	r4, #0
 801b898:	2318      	movge	r3, #24
 801b89a:	fb94 f4f3 	sdivge	r4, r4, r3
 801b89e:	f06f 0317 	mvn.w	r3, #23
 801b8a2:	fb04 3303 	mla	r3, r4, r3, r3
 801b8a6:	eb03 0b02 	add.w	fp, r3, r2
 801b8aa:	9b00      	ldr	r3, [sp, #0]
 801b8ac:	9a05      	ldr	r2, [sp, #20]
 801b8ae:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801bb78 <__kernel_rem_pio2+0x310>
 801b8b2:	eb03 0802 	add.w	r8, r3, r2
 801b8b6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801b8b8:	1aa7      	subs	r7, r4, r2
 801b8ba:	ae20      	add	r6, sp, #128	@ 0x80
 801b8bc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801b8c0:	2500      	movs	r5, #0
 801b8c2:	4545      	cmp	r5, r8
 801b8c4:	dd12      	ble.n	801b8ec <__kernel_rem_pio2+0x84>
 801b8c6:	9b06      	ldr	r3, [sp, #24]
 801b8c8:	aa20      	add	r2, sp, #128	@ 0x80
 801b8ca:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801b8ce:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801b8d2:	2700      	movs	r7, #0
 801b8d4:	9b00      	ldr	r3, [sp, #0]
 801b8d6:	429f      	cmp	r7, r3
 801b8d8:	dc2e      	bgt.n	801b938 <__kernel_rem_pio2+0xd0>
 801b8da:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801bb78 <__kernel_rem_pio2+0x310>
 801b8de:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801b8e2:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b8e6:	46a8      	mov	r8, r5
 801b8e8:	2600      	movs	r6, #0
 801b8ea:	e01b      	b.n	801b924 <__kernel_rem_pio2+0xbc>
 801b8ec:	42ef      	cmn	r7, r5
 801b8ee:	d407      	bmi.n	801b900 <__kernel_rem_pio2+0x98>
 801b8f0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801b8f4:	f7e4 fe2e 	bl	8000554 <__aeabi_i2d>
 801b8f8:	e8e6 0102 	strd	r0, r1, [r6], #8
 801b8fc:	3501      	adds	r5, #1
 801b8fe:	e7e0      	b.n	801b8c2 <__kernel_rem_pio2+0x5a>
 801b900:	ec51 0b18 	vmov	r0, r1, d8
 801b904:	e7f8      	b.n	801b8f8 <__kernel_rem_pio2+0x90>
 801b906:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801b90a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801b90e:	f7e4 fe8b 	bl	8000628 <__aeabi_dmul>
 801b912:	4602      	mov	r2, r0
 801b914:	460b      	mov	r3, r1
 801b916:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b91a:	f7e4 fccf 	bl	80002bc <__adddf3>
 801b91e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801b922:	3601      	adds	r6, #1
 801b924:	9b05      	ldr	r3, [sp, #20]
 801b926:	429e      	cmp	r6, r3
 801b928:	dded      	ble.n	801b906 <__kernel_rem_pio2+0x9e>
 801b92a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801b92e:	3701      	adds	r7, #1
 801b930:	ecaa 7b02 	vstmia	sl!, {d7}
 801b934:	3508      	adds	r5, #8
 801b936:	e7cd      	b.n	801b8d4 <__kernel_rem_pio2+0x6c>
 801b938:	9b00      	ldr	r3, [sp, #0]
 801b93a:	f8dd 8000 	ldr.w	r8, [sp]
 801b93e:	aa0c      	add	r2, sp, #48	@ 0x30
 801b940:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b944:	930a      	str	r3, [sp, #40]	@ 0x28
 801b946:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801b948:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801b94c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b94e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801b952:	930b      	str	r3, [sp, #44]	@ 0x2c
 801b954:	ab98      	add	r3, sp, #608	@ 0x260
 801b956:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801b95a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801b95e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b962:	ac0c      	add	r4, sp, #48	@ 0x30
 801b964:	ab70      	add	r3, sp, #448	@ 0x1c0
 801b966:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801b96a:	46a1      	mov	r9, r4
 801b96c:	46c2      	mov	sl, r8
 801b96e:	f1ba 0f00 	cmp.w	sl, #0
 801b972:	dc77      	bgt.n	801ba64 <__kernel_rem_pio2+0x1fc>
 801b974:	4658      	mov	r0, fp
 801b976:	ed9d 0b02 	vldr	d0, [sp, #8]
 801b97a:	f000 fac5 	bl	801bf08 <scalbn>
 801b97e:	ec57 6b10 	vmov	r6, r7, d0
 801b982:	2200      	movs	r2, #0
 801b984:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801b988:	4630      	mov	r0, r6
 801b98a:	4639      	mov	r1, r7
 801b98c:	f7e4 fe4c 	bl	8000628 <__aeabi_dmul>
 801b990:	ec41 0b10 	vmov	d0, r0, r1
 801b994:	f000 fb34 	bl	801c000 <floor>
 801b998:	4b7c      	ldr	r3, [pc, #496]	@ (801bb8c <__kernel_rem_pio2+0x324>)
 801b99a:	ec51 0b10 	vmov	r0, r1, d0
 801b99e:	2200      	movs	r2, #0
 801b9a0:	f7e4 fe42 	bl	8000628 <__aeabi_dmul>
 801b9a4:	4602      	mov	r2, r0
 801b9a6:	460b      	mov	r3, r1
 801b9a8:	4630      	mov	r0, r6
 801b9aa:	4639      	mov	r1, r7
 801b9ac:	f7e4 fc84 	bl	80002b8 <__aeabi_dsub>
 801b9b0:	460f      	mov	r7, r1
 801b9b2:	4606      	mov	r6, r0
 801b9b4:	f7e5 f8e8 	bl	8000b88 <__aeabi_d2iz>
 801b9b8:	9002      	str	r0, [sp, #8]
 801b9ba:	f7e4 fdcb 	bl	8000554 <__aeabi_i2d>
 801b9be:	4602      	mov	r2, r0
 801b9c0:	460b      	mov	r3, r1
 801b9c2:	4630      	mov	r0, r6
 801b9c4:	4639      	mov	r1, r7
 801b9c6:	f7e4 fc77 	bl	80002b8 <__aeabi_dsub>
 801b9ca:	f1bb 0f00 	cmp.w	fp, #0
 801b9ce:	4606      	mov	r6, r0
 801b9d0:	460f      	mov	r7, r1
 801b9d2:	dd6c      	ble.n	801baae <__kernel_rem_pio2+0x246>
 801b9d4:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 801b9d8:	ab0c      	add	r3, sp, #48	@ 0x30
 801b9da:	9d02      	ldr	r5, [sp, #8]
 801b9dc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b9e0:	f1cb 0018 	rsb	r0, fp, #24
 801b9e4:	fa43 f200 	asr.w	r2, r3, r0
 801b9e8:	4415      	add	r5, r2
 801b9ea:	4082      	lsls	r2, r0
 801b9ec:	1a9b      	subs	r3, r3, r2
 801b9ee:	aa0c      	add	r2, sp, #48	@ 0x30
 801b9f0:	9502      	str	r5, [sp, #8]
 801b9f2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801b9f6:	f1cb 0217 	rsb	r2, fp, #23
 801b9fa:	fa43 f902 	asr.w	r9, r3, r2
 801b9fe:	f1b9 0f00 	cmp.w	r9, #0
 801ba02:	dd64      	ble.n	801bace <__kernel_rem_pio2+0x266>
 801ba04:	9b02      	ldr	r3, [sp, #8]
 801ba06:	2200      	movs	r2, #0
 801ba08:	3301      	adds	r3, #1
 801ba0a:	9302      	str	r3, [sp, #8]
 801ba0c:	4615      	mov	r5, r2
 801ba0e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801ba12:	4590      	cmp	r8, r2
 801ba14:	f300 80a1 	bgt.w	801bb5a <__kernel_rem_pio2+0x2f2>
 801ba18:	f1bb 0f00 	cmp.w	fp, #0
 801ba1c:	dd07      	ble.n	801ba2e <__kernel_rem_pio2+0x1c6>
 801ba1e:	f1bb 0f01 	cmp.w	fp, #1
 801ba22:	f000 80c1 	beq.w	801bba8 <__kernel_rem_pio2+0x340>
 801ba26:	f1bb 0f02 	cmp.w	fp, #2
 801ba2a:	f000 80c8 	beq.w	801bbbe <__kernel_rem_pio2+0x356>
 801ba2e:	f1b9 0f02 	cmp.w	r9, #2
 801ba32:	d14c      	bne.n	801bace <__kernel_rem_pio2+0x266>
 801ba34:	4632      	mov	r2, r6
 801ba36:	463b      	mov	r3, r7
 801ba38:	4955      	ldr	r1, [pc, #340]	@ (801bb90 <__kernel_rem_pio2+0x328>)
 801ba3a:	2000      	movs	r0, #0
 801ba3c:	f7e4 fc3c 	bl	80002b8 <__aeabi_dsub>
 801ba40:	4606      	mov	r6, r0
 801ba42:	460f      	mov	r7, r1
 801ba44:	2d00      	cmp	r5, #0
 801ba46:	d042      	beq.n	801bace <__kernel_rem_pio2+0x266>
 801ba48:	4658      	mov	r0, fp
 801ba4a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801bb80 <__kernel_rem_pio2+0x318>
 801ba4e:	f000 fa5b 	bl	801bf08 <scalbn>
 801ba52:	4630      	mov	r0, r6
 801ba54:	4639      	mov	r1, r7
 801ba56:	ec53 2b10 	vmov	r2, r3, d0
 801ba5a:	f7e4 fc2d 	bl	80002b8 <__aeabi_dsub>
 801ba5e:	4606      	mov	r6, r0
 801ba60:	460f      	mov	r7, r1
 801ba62:	e034      	b.n	801bace <__kernel_rem_pio2+0x266>
 801ba64:	4b4b      	ldr	r3, [pc, #300]	@ (801bb94 <__kernel_rem_pio2+0x32c>)
 801ba66:	2200      	movs	r2, #0
 801ba68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ba6c:	f7e4 fddc 	bl	8000628 <__aeabi_dmul>
 801ba70:	f7e5 f88a 	bl	8000b88 <__aeabi_d2iz>
 801ba74:	f7e4 fd6e 	bl	8000554 <__aeabi_i2d>
 801ba78:	4b47      	ldr	r3, [pc, #284]	@ (801bb98 <__kernel_rem_pio2+0x330>)
 801ba7a:	2200      	movs	r2, #0
 801ba7c:	4606      	mov	r6, r0
 801ba7e:	460f      	mov	r7, r1
 801ba80:	f7e4 fdd2 	bl	8000628 <__aeabi_dmul>
 801ba84:	4602      	mov	r2, r0
 801ba86:	460b      	mov	r3, r1
 801ba88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ba8c:	f7e4 fc14 	bl	80002b8 <__aeabi_dsub>
 801ba90:	f7e5 f87a 	bl	8000b88 <__aeabi_d2iz>
 801ba94:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801ba98:	f849 0b04 	str.w	r0, [r9], #4
 801ba9c:	4639      	mov	r1, r7
 801ba9e:	4630      	mov	r0, r6
 801baa0:	f7e4 fc0c 	bl	80002bc <__adddf3>
 801baa4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801baa8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801baac:	e75f      	b.n	801b96e <__kernel_rem_pio2+0x106>
 801baae:	d107      	bne.n	801bac0 <__kernel_rem_pio2+0x258>
 801bab0:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801bab4:	aa0c      	add	r2, sp, #48	@ 0x30
 801bab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801baba:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801babe:	e79e      	b.n	801b9fe <__kernel_rem_pio2+0x196>
 801bac0:	4b36      	ldr	r3, [pc, #216]	@ (801bb9c <__kernel_rem_pio2+0x334>)
 801bac2:	2200      	movs	r2, #0
 801bac4:	f7e5 f836 	bl	8000b34 <__aeabi_dcmpge>
 801bac8:	2800      	cmp	r0, #0
 801baca:	d143      	bne.n	801bb54 <__kernel_rem_pio2+0x2ec>
 801bacc:	4681      	mov	r9, r0
 801bace:	2200      	movs	r2, #0
 801bad0:	2300      	movs	r3, #0
 801bad2:	4630      	mov	r0, r6
 801bad4:	4639      	mov	r1, r7
 801bad6:	f7e5 f80f 	bl	8000af8 <__aeabi_dcmpeq>
 801bada:	2800      	cmp	r0, #0
 801badc:	f000 80c1 	beq.w	801bc62 <__kernel_rem_pio2+0x3fa>
 801bae0:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 801bae4:	2200      	movs	r2, #0
 801bae6:	9900      	ldr	r1, [sp, #0]
 801bae8:	428b      	cmp	r3, r1
 801baea:	da70      	bge.n	801bbce <__kernel_rem_pio2+0x366>
 801baec:	2a00      	cmp	r2, #0
 801baee:	f000 808b 	beq.w	801bc08 <__kernel_rem_pio2+0x3a0>
 801baf2:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801baf6:	ab0c      	add	r3, sp, #48	@ 0x30
 801baf8:	f1ab 0b18 	sub.w	fp, fp, #24
 801bafc:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801bb00:	2b00      	cmp	r3, #0
 801bb02:	d0f6      	beq.n	801baf2 <__kernel_rem_pio2+0x28a>
 801bb04:	4658      	mov	r0, fp
 801bb06:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801bb80 <__kernel_rem_pio2+0x318>
 801bb0a:	f000 f9fd 	bl	801bf08 <scalbn>
 801bb0e:	f108 0301 	add.w	r3, r8, #1
 801bb12:	00da      	lsls	r2, r3, #3
 801bb14:	9205      	str	r2, [sp, #20]
 801bb16:	ec55 4b10 	vmov	r4, r5, d0
 801bb1a:	aa70      	add	r2, sp, #448	@ 0x1c0
 801bb1c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801bb94 <__kernel_rem_pio2+0x32c>
 801bb20:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801bb24:	4646      	mov	r6, r8
 801bb26:	f04f 0a00 	mov.w	sl, #0
 801bb2a:	2e00      	cmp	r6, #0
 801bb2c:	f280 80d1 	bge.w	801bcd2 <__kernel_rem_pio2+0x46a>
 801bb30:	4644      	mov	r4, r8
 801bb32:	2c00      	cmp	r4, #0
 801bb34:	f2c0 80ff 	blt.w	801bd36 <__kernel_rem_pio2+0x4ce>
 801bb38:	4b19      	ldr	r3, [pc, #100]	@ (801bba0 <__kernel_rem_pio2+0x338>)
 801bb3a:	461f      	mov	r7, r3
 801bb3c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801bb3e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801bb42:	9306      	str	r3, [sp, #24]
 801bb44:	f04f 0a00 	mov.w	sl, #0
 801bb48:	f04f 0b00 	mov.w	fp, #0
 801bb4c:	2600      	movs	r6, #0
 801bb4e:	eba8 0504 	sub.w	r5, r8, r4
 801bb52:	e0e4      	b.n	801bd1e <__kernel_rem_pio2+0x4b6>
 801bb54:	f04f 0902 	mov.w	r9, #2
 801bb58:	e754      	b.n	801ba04 <__kernel_rem_pio2+0x19c>
 801bb5a:	f854 3b04 	ldr.w	r3, [r4], #4
 801bb5e:	bb0d      	cbnz	r5, 801bba4 <__kernel_rem_pio2+0x33c>
 801bb60:	b123      	cbz	r3, 801bb6c <__kernel_rem_pio2+0x304>
 801bb62:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801bb66:	f844 3c04 	str.w	r3, [r4, #-4]
 801bb6a:	2301      	movs	r3, #1
 801bb6c:	3201      	adds	r2, #1
 801bb6e:	461d      	mov	r5, r3
 801bb70:	e74f      	b.n	801ba12 <__kernel_rem_pio2+0x1aa>
 801bb72:	bf00      	nop
 801bb74:	f3af 8000 	nop.w
	...
 801bb84:	3ff00000 	.word	0x3ff00000
 801bb88:	0801de20 	.word	0x0801de20
 801bb8c:	40200000 	.word	0x40200000
 801bb90:	3ff00000 	.word	0x3ff00000
 801bb94:	3e700000 	.word	0x3e700000
 801bb98:	41700000 	.word	0x41700000
 801bb9c:	3fe00000 	.word	0x3fe00000
 801bba0:	0801dde0 	.word	0x0801dde0
 801bba4:	1acb      	subs	r3, r1, r3
 801bba6:	e7de      	b.n	801bb66 <__kernel_rem_pio2+0x2fe>
 801bba8:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801bbac:	ab0c      	add	r3, sp, #48	@ 0x30
 801bbae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bbb2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801bbb6:	a90c      	add	r1, sp, #48	@ 0x30
 801bbb8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801bbbc:	e737      	b.n	801ba2e <__kernel_rem_pio2+0x1c6>
 801bbbe:	f108 32ff 	add.w	r2, r8, #4294967295	@ 0xffffffff
 801bbc2:	ab0c      	add	r3, sp, #48	@ 0x30
 801bbc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bbc8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801bbcc:	e7f3      	b.n	801bbb6 <__kernel_rem_pio2+0x34e>
 801bbce:	a90c      	add	r1, sp, #48	@ 0x30
 801bbd0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801bbd4:	3b01      	subs	r3, #1
 801bbd6:	430a      	orrs	r2, r1
 801bbd8:	e785      	b.n	801bae6 <__kernel_rem_pio2+0x27e>
 801bbda:	3401      	adds	r4, #1
 801bbdc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801bbe0:	2a00      	cmp	r2, #0
 801bbe2:	d0fa      	beq.n	801bbda <__kernel_rem_pio2+0x372>
 801bbe4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801bbe6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801bbea:	eb0d 0503 	add.w	r5, sp, r3
 801bbee:	9b06      	ldr	r3, [sp, #24]
 801bbf0:	aa20      	add	r2, sp, #128	@ 0x80
 801bbf2:	4443      	add	r3, r8
 801bbf4:	f108 0701 	add.w	r7, r8, #1
 801bbf8:	3d98      	subs	r5, #152	@ 0x98
 801bbfa:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801bbfe:	4444      	add	r4, r8
 801bc00:	42bc      	cmp	r4, r7
 801bc02:	da04      	bge.n	801bc0e <__kernel_rem_pio2+0x3a6>
 801bc04:	46a0      	mov	r8, r4
 801bc06:	e6a2      	b.n	801b94e <__kernel_rem_pio2+0xe6>
 801bc08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801bc0a:	2401      	movs	r4, #1
 801bc0c:	e7e6      	b.n	801bbdc <__kernel_rem_pio2+0x374>
 801bc0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bc10:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801bc14:	f7e4 fc9e 	bl	8000554 <__aeabi_i2d>
 801bc18:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801bed8 <__kernel_rem_pio2+0x670>
 801bc1c:	e8e6 0102 	strd	r0, r1, [r6], #8
 801bc20:	ed8d 7b02 	vstr	d7, [sp, #8]
 801bc24:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801bc28:	46b2      	mov	sl, r6
 801bc2a:	f04f 0800 	mov.w	r8, #0
 801bc2e:	9b05      	ldr	r3, [sp, #20]
 801bc30:	4598      	cmp	r8, r3
 801bc32:	dd05      	ble.n	801bc40 <__kernel_rem_pio2+0x3d8>
 801bc34:	ed9d 7b02 	vldr	d7, [sp, #8]
 801bc38:	3701      	adds	r7, #1
 801bc3a:	eca5 7b02 	vstmia	r5!, {d7}
 801bc3e:	e7df      	b.n	801bc00 <__kernel_rem_pio2+0x398>
 801bc40:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801bc44:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801bc48:	f7e4 fcee 	bl	8000628 <__aeabi_dmul>
 801bc4c:	4602      	mov	r2, r0
 801bc4e:	460b      	mov	r3, r1
 801bc50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801bc54:	f7e4 fb32 	bl	80002bc <__adddf3>
 801bc58:	f108 0801 	add.w	r8, r8, #1
 801bc5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bc60:	e7e5      	b.n	801bc2e <__kernel_rem_pio2+0x3c6>
 801bc62:	f1cb 0000 	rsb	r0, fp, #0
 801bc66:	ec47 6b10 	vmov	d0, r6, r7
 801bc6a:	f000 f94d 	bl	801bf08 <scalbn>
 801bc6e:	ec55 4b10 	vmov	r4, r5, d0
 801bc72:	4b9b      	ldr	r3, [pc, #620]	@ (801bee0 <__kernel_rem_pio2+0x678>)
 801bc74:	2200      	movs	r2, #0
 801bc76:	4620      	mov	r0, r4
 801bc78:	4629      	mov	r1, r5
 801bc7a:	f7e4 ff5b 	bl	8000b34 <__aeabi_dcmpge>
 801bc7e:	b300      	cbz	r0, 801bcc2 <__kernel_rem_pio2+0x45a>
 801bc80:	4b98      	ldr	r3, [pc, #608]	@ (801bee4 <__kernel_rem_pio2+0x67c>)
 801bc82:	2200      	movs	r2, #0
 801bc84:	4620      	mov	r0, r4
 801bc86:	4629      	mov	r1, r5
 801bc88:	f7e4 fcce 	bl	8000628 <__aeabi_dmul>
 801bc8c:	f7e4 ff7c 	bl	8000b88 <__aeabi_d2iz>
 801bc90:	4606      	mov	r6, r0
 801bc92:	f7e4 fc5f 	bl	8000554 <__aeabi_i2d>
 801bc96:	4b92      	ldr	r3, [pc, #584]	@ (801bee0 <__kernel_rem_pio2+0x678>)
 801bc98:	2200      	movs	r2, #0
 801bc9a:	f7e4 fcc5 	bl	8000628 <__aeabi_dmul>
 801bc9e:	460b      	mov	r3, r1
 801bca0:	4602      	mov	r2, r0
 801bca2:	4629      	mov	r1, r5
 801bca4:	4620      	mov	r0, r4
 801bca6:	f7e4 fb07 	bl	80002b8 <__aeabi_dsub>
 801bcaa:	f7e4 ff6d 	bl	8000b88 <__aeabi_d2iz>
 801bcae:	ab0c      	add	r3, sp, #48	@ 0x30
 801bcb0:	f10b 0b18 	add.w	fp, fp, #24
 801bcb4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801bcb8:	f108 0801 	add.w	r8, r8, #1
 801bcbc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801bcc0:	e720      	b.n	801bb04 <__kernel_rem_pio2+0x29c>
 801bcc2:	4620      	mov	r0, r4
 801bcc4:	4629      	mov	r1, r5
 801bcc6:	f7e4 ff5f 	bl	8000b88 <__aeabi_d2iz>
 801bcca:	ab0c      	add	r3, sp, #48	@ 0x30
 801bccc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801bcd0:	e718      	b.n	801bb04 <__kernel_rem_pio2+0x29c>
 801bcd2:	ab0c      	add	r3, sp, #48	@ 0x30
 801bcd4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801bcd8:	f7e4 fc3c 	bl	8000554 <__aeabi_i2d>
 801bcdc:	4622      	mov	r2, r4
 801bcde:	462b      	mov	r3, r5
 801bce0:	f7e4 fca2 	bl	8000628 <__aeabi_dmul>
 801bce4:	4652      	mov	r2, sl
 801bce6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801bcea:	465b      	mov	r3, fp
 801bcec:	4620      	mov	r0, r4
 801bcee:	4629      	mov	r1, r5
 801bcf0:	f7e4 fc9a 	bl	8000628 <__aeabi_dmul>
 801bcf4:	3e01      	subs	r6, #1
 801bcf6:	4604      	mov	r4, r0
 801bcf8:	460d      	mov	r5, r1
 801bcfa:	e716      	b.n	801bb2a <__kernel_rem_pio2+0x2c2>
 801bcfc:	9906      	ldr	r1, [sp, #24]
 801bcfe:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801bd02:	9106      	str	r1, [sp, #24]
 801bd04:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801bd08:	f7e4 fc8e 	bl	8000628 <__aeabi_dmul>
 801bd0c:	4602      	mov	r2, r0
 801bd0e:	460b      	mov	r3, r1
 801bd10:	4650      	mov	r0, sl
 801bd12:	4659      	mov	r1, fp
 801bd14:	f7e4 fad2 	bl	80002bc <__adddf3>
 801bd18:	3601      	adds	r6, #1
 801bd1a:	4682      	mov	sl, r0
 801bd1c:	468b      	mov	fp, r1
 801bd1e:	9b00      	ldr	r3, [sp, #0]
 801bd20:	429e      	cmp	r6, r3
 801bd22:	dc01      	bgt.n	801bd28 <__kernel_rem_pio2+0x4c0>
 801bd24:	42ae      	cmp	r6, r5
 801bd26:	dde9      	ble.n	801bcfc <__kernel_rem_pio2+0x494>
 801bd28:	ab48      	add	r3, sp, #288	@ 0x120
 801bd2a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801bd2e:	e9c5 ab00 	strd	sl, fp, [r5]
 801bd32:	3c01      	subs	r4, #1
 801bd34:	e6fd      	b.n	801bb32 <__kernel_rem_pio2+0x2ca>
 801bd36:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801bd38:	2b02      	cmp	r3, #2
 801bd3a:	dc0b      	bgt.n	801bd54 <__kernel_rem_pio2+0x4ec>
 801bd3c:	2b00      	cmp	r3, #0
 801bd3e:	dc35      	bgt.n	801bdac <__kernel_rem_pio2+0x544>
 801bd40:	d059      	beq.n	801bdf6 <__kernel_rem_pio2+0x58e>
 801bd42:	9b02      	ldr	r3, [sp, #8]
 801bd44:	f003 0007 	and.w	r0, r3, #7
 801bd48:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801bd4c:	ecbd 8b02 	vpop	{d8}
 801bd50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bd54:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801bd56:	2b03      	cmp	r3, #3
 801bd58:	d1f3      	bne.n	801bd42 <__kernel_rem_pio2+0x4da>
 801bd5a:	9b05      	ldr	r3, [sp, #20]
 801bd5c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801bd60:	eb0d 0403 	add.w	r4, sp, r3
 801bd64:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801bd68:	4625      	mov	r5, r4
 801bd6a:	46c2      	mov	sl, r8
 801bd6c:	f1ba 0f00 	cmp.w	sl, #0
 801bd70:	dc69      	bgt.n	801be46 <__kernel_rem_pio2+0x5de>
 801bd72:	4645      	mov	r5, r8
 801bd74:	2d01      	cmp	r5, #1
 801bd76:	f300 8087 	bgt.w	801be88 <__kernel_rem_pio2+0x620>
 801bd7a:	9c05      	ldr	r4, [sp, #20]
 801bd7c:	ab48      	add	r3, sp, #288	@ 0x120
 801bd7e:	441c      	add	r4, r3
 801bd80:	2000      	movs	r0, #0
 801bd82:	2100      	movs	r1, #0
 801bd84:	f1b8 0f01 	cmp.w	r8, #1
 801bd88:	f300 809c 	bgt.w	801bec4 <__kernel_rem_pio2+0x65c>
 801bd8c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801bd90:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801bd94:	f1b9 0f00 	cmp.w	r9, #0
 801bd98:	f040 80a6 	bne.w	801bee8 <__kernel_rem_pio2+0x680>
 801bd9c:	9b04      	ldr	r3, [sp, #16]
 801bd9e:	e9c3 5600 	strd	r5, r6, [r3]
 801bda2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801bda6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801bdaa:	e7ca      	b.n	801bd42 <__kernel_rem_pio2+0x4da>
 801bdac:	9d05      	ldr	r5, [sp, #20]
 801bdae:	ab48      	add	r3, sp, #288	@ 0x120
 801bdb0:	441d      	add	r5, r3
 801bdb2:	4644      	mov	r4, r8
 801bdb4:	2000      	movs	r0, #0
 801bdb6:	2100      	movs	r1, #0
 801bdb8:	2c00      	cmp	r4, #0
 801bdba:	da35      	bge.n	801be28 <__kernel_rem_pio2+0x5c0>
 801bdbc:	f1b9 0f00 	cmp.w	r9, #0
 801bdc0:	d038      	beq.n	801be34 <__kernel_rem_pio2+0x5cc>
 801bdc2:	4602      	mov	r2, r0
 801bdc4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801bdc8:	9c04      	ldr	r4, [sp, #16]
 801bdca:	e9c4 2300 	strd	r2, r3, [r4]
 801bdce:	4602      	mov	r2, r0
 801bdd0:	460b      	mov	r3, r1
 801bdd2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801bdd6:	f7e4 fa6f 	bl	80002b8 <__aeabi_dsub>
 801bdda:	ad4a      	add	r5, sp, #296	@ 0x128
 801bddc:	2401      	movs	r4, #1
 801bdde:	45a0      	cmp	r8, r4
 801bde0:	da2b      	bge.n	801be3a <__kernel_rem_pio2+0x5d2>
 801bde2:	f1b9 0f00 	cmp.w	r9, #0
 801bde6:	d002      	beq.n	801bdee <__kernel_rem_pio2+0x586>
 801bde8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801bdec:	4619      	mov	r1, r3
 801bdee:	9b04      	ldr	r3, [sp, #16]
 801bdf0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801bdf4:	e7a5      	b.n	801bd42 <__kernel_rem_pio2+0x4da>
 801bdf6:	9c05      	ldr	r4, [sp, #20]
 801bdf8:	ab48      	add	r3, sp, #288	@ 0x120
 801bdfa:	441c      	add	r4, r3
 801bdfc:	2000      	movs	r0, #0
 801bdfe:	2100      	movs	r1, #0
 801be00:	f1b8 0f00 	cmp.w	r8, #0
 801be04:	da09      	bge.n	801be1a <__kernel_rem_pio2+0x5b2>
 801be06:	f1b9 0f00 	cmp.w	r9, #0
 801be0a:	d002      	beq.n	801be12 <__kernel_rem_pio2+0x5aa>
 801be0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801be10:	4619      	mov	r1, r3
 801be12:	9b04      	ldr	r3, [sp, #16]
 801be14:	e9c3 0100 	strd	r0, r1, [r3]
 801be18:	e793      	b.n	801bd42 <__kernel_rem_pio2+0x4da>
 801be1a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801be1e:	f7e4 fa4d 	bl	80002bc <__adddf3>
 801be22:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801be26:	e7eb      	b.n	801be00 <__kernel_rem_pio2+0x598>
 801be28:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801be2c:	f7e4 fa46 	bl	80002bc <__adddf3>
 801be30:	3c01      	subs	r4, #1
 801be32:	e7c1      	b.n	801bdb8 <__kernel_rem_pio2+0x550>
 801be34:	4602      	mov	r2, r0
 801be36:	460b      	mov	r3, r1
 801be38:	e7c6      	b.n	801bdc8 <__kernel_rem_pio2+0x560>
 801be3a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801be3e:	f7e4 fa3d 	bl	80002bc <__adddf3>
 801be42:	3401      	adds	r4, #1
 801be44:	e7cb      	b.n	801bdde <__kernel_rem_pio2+0x576>
 801be46:	ed35 7b02 	vldmdb	r5!, {d7}
 801be4a:	ed8d 7b00 	vstr	d7, [sp]
 801be4e:	ed95 7b02 	vldr	d7, [r5, #8]
 801be52:	e9dd 0100 	ldrd	r0, r1, [sp]
 801be56:	ec53 2b17 	vmov	r2, r3, d7
 801be5a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801be5e:	f7e4 fa2d 	bl	80002bc <__adddf3>
 801be62:	4602      	mov	r2, r0
 801be64:	460b      	mov	r3, r1
 801be66:	4606      	mov	r6, r0
 801be68:	460f      	mov	r7, r1
 801be6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801be6e:	f7e4 fa23 	bl	80002b8 <__aeabi_dsub>
 801be72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801be76:	f7e4 fa21 	bl	80002bc <__adddf3>
 801be7a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801be7e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801be82:	e9c5 6700 	strd	r6, r7, [r5]
 801be86:	e771      	b.n	801bd6c <__kernel_rem_pio2+0x504>
 801be88:	ed34 7b02 	vldmdb	r4!, {d7}
 801be8c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801be90:	ec51 0b17 	vmov	r0, r1, d7
 801be94:	4652      	mov	r2, sl
 801be96:	465b      	mov	r3, fp
 801be98:	ed8d 7b00 	vstr	d7, [sp]
 801be9c:	f7e4 fa0e 	bl	80002bc <__adddf3>
 801bea0:	4602      	mov	r2, r0
 801bea2:	460b      	mov	r3, r1
 801bea4:	4606      	mov	r6, r0
 801bea6:	460f      	mov	r7, r1
 801bea8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801beac:	f7e4 fa04 	bl	80002b8 <__aeabi_dsub>
 801beb0:	4652      	mov	r2, sl
 801beb2:	465b      	mov	r3, fp
 801beb4:	f7e4 fa02 	bl	80002bc <__adddf3>
 801beb8:	3d01      	subs	r5, #1
 801beba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801bebe:	e9c4 6700 	strd	r6, r7, [r4]
 801bec2:	e757      	b.n	801bd74 <__kernel_rem_pio2+0x50c>
 801bec4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801bec8:	f7e4 f9f8 	bl	80002bc <__adddf3>
 801becc:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801bed0:	e758      	b.n	801bd84 <__kernel_rem_pio2+0x51c>
 801bed2:	bf00      	nop
 801bed4:	f3af 8000 	nop.w
	...
 801bee0:	41700000 	.word	0x41700000
 801bee4:	3e700000 	.word	0x3e700000
 801bee8:	9b04      	ldr	r3, [sp, #16]
 801beea:	9a04      	ldr	r2, [sp, #16]
 801beec:	601d      	str	r5, [r3, #0]
 801beee:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801bef2:	605c      	str	r4, [r3, #4]
 801bef4:	609f      	str	r7, [r3, #8]
 801bef6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801befa:	60d3      	str	r3, [r2, #12]
 801befc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801bf00:	6110      	str	r0, [r2, #16]
 801bf02:	6153      	str	r3, [r2, #20]
 801bf04:	e71d      	b.n	801bd42 <__kernel_rem_pio2+0x4da>
 801bf06:	bf00      	nop

0801bf08 <scalbn>:
 801bf08:	b570      	push	{r4, r5, r6, lr}
 801bf0a:	ec55 4b10 	vmov	r4, r5, d0
 801bf0e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801bf12:	4606      	mov	r6, r0
 801bf14:	462b      	mov	r3, r5
 801bf16:	b991      	cbnz	r1, 801bf3e <scalbn+0x36>
 801bf18:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801bf1c:	4323      	orrs	r3, r4
 801bf1e:	d03b      	beq.n	801bf98 <scalbn+0x90>
 801bf20:	4b33      	ldr	r3, [pc, #204]	@ (801bff0 <scalbn+0xe8>)
 801bf22:	4620      	mov	r0, r4
 801bf24:	4629      	mov	r1, r5
 801bf26:	2200      	movs	r2, #0
 801bf28:	f7e4 fb7e 	bl	8000628 <__aeabi_dmul>
 801bf2c:	4b31      	ldr	r3, [pc, #196]	@ (801bff4 <scalbn+0xec>)
 801bf2e:	429e      	cmp	r6, r3
 801bf30:	4604      	mov	r4, r0
 801bf32:	460d      	mov	r5, r1
 801bf34:	da0f      	bge.n	801bf56 <scalbn+0x4e>
 801bf36:	a326      	add	r3, pc, #152	@ (adr r3, 801bfd0 <scalbn+0xc8>)
 801bf38:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf3c:	e01e      	b.n	801bf7c <scalbn+0x74>
 801bf3e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801bf42:	4291      	cmp	r1, r2
 801bf44:	d10b      	bne.n	801bf5e <scalbn+0x56>
 801bf46:	4622      	mov	r2, r4
 801bf48:	4620      	mov	r0, r4
 801bf4a:	4629      	mov	r1, r5
 801bf4c:	f7e4 f9b6 	bl	80002bc <__adddf3>
 801bf50:	4604      	mov	r4, r0
 801bf52:	460d      	mov	r5, r1
 801bf54:	e020      	b.n	801bf98 <scalbn+0x90>
 801bf56:	460b      	mov	r3, r1
 801bf58:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801bf5c:	3936      	subs	r1, #54	@ 0x36
 801bf5e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801bf62:	4296      	cmp	r6, r2
 801bf64:	dd0d      	ble.n	801bf82 <scalbn+0x7a>
 801bf66:	2d00      	cmp	r5, #0
 801bf68:	a11b      	add	r1, pc, #108	@ (adr r1, 801bfd8 <scalbn+0xd0>)
 801bf6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bf6e:	da02      	bge.n	801bf76 <scalbn+0x6e>
 801bf70:	a11b      	add	r1, pc, #108	@ (adr r1, 801bfe0 <scalbn+0xd8>)
 801bf72:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bf76:	a318      	add	r3, pc, #96	@ (adr r3, 801bfd8 <scalbn+0xd0>)
 801bf78:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf7c:	f7e4 fb54 	bl	8000628 <__aeabi_dmul>
 801bf80:	e7e6      	b.n	801bf50 <scalbn+0x48>
 801bf82:	1872      	adds	r2, r6, r1
 801bf84:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801bf88:	428a      	cmp	r2, r1
 801bf8a:	dcec      	bgt.n	801bf66 <scalbn+0x5e>
 801bf8c:	2a00      	cmp	r2, #0
 801bf8e:	dd06      	ble.n	801bf9e <scalbn+0x96>
 801bf90:	f36f 531e 	bfc	r3, #20, #11
 801bf94:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801bf98:	ec45 4b10 	vmov	d0, r4, r5
 801bf9c:	bd70      	pop	{r4, r5, r6, pc}
 801bf9e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801bfa2:	da08      	bge.n	801bfb6 <scalbn+0xae>
 801bfa4:	2d00      	cmp	r5, #0
 801bfa6:	a10a      	add	r1, pc, #40	@ (adr r1, 801bfd0 <scalbn+0xc8>)
 801bfa8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bfac:	dac3      	bge.n	801bf36 <scalbn+0x2e>
 801bfae:	a10e      	add	r1, pc, #56	@ (adr r1, 801bfe8 <scalbn+0xe0>)
 801bfb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bfb4:	e7bf      	b.n	801bf36 <scalbn+0x2e>
 801bfb6:	3236      	adds	r2, #54	@ 0x36
 801bfb8:	f36f 531e 	bfc	r3, #20, #11
 801bfbc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801bfc0:	4620      	mov	r0, r4
 801bfc2:	4b0d      	ldr	r3, [pc, #52]	@ (801bff8 <scalbn+0xf0>)
 801bfc4:	4629      	mov	r1, r5
 801bfc6:	2200      	movs	r2, #0
 801bfc8:	e7d8      	b.n	801bf7c <scalbn+0x74>
 801bfca:	bf00      	nop
 801bfcc:	f3af 8000 	nop.w
 801bfd0:	c2f8f359 	.word	0xc2f8f359
 801bfd4:	01a56e1f 	.word	0x01a56e1f
 801bfd8:	8800759c 	.word	0x8800759c
 801bfdc:	7e37e43c 	.word	0x7e37e43c
 801bfe0:	8800759c 	.word	0x8800759c
 801bfe4:	fe37e43c 	.word	0xfe37e43c
 801bfe8:	c2f8f359 	.word	0xc2f8f359
 801bfec:	81a56e1f 	.word	0x81a56e1f
 801bff0:	43500000 	.word	0x43500000
 801bff4:	ffff3cb0 	.word	0xffff3cb0
 801bff8:	3c900000 	.word	0x3c900000
 801bffc:	00000000 	.word	0x00000000

0801c000 <floor>:
 801c000:	ec51 0b10 	vmov	r0, r1, d0
 801c004:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801c008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c00c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801c010:	2e13      	cmp	r6, #19
 801c012:	460c      	mov	r4, r1
 801c014:	4605      	mov	r5, r0
 801c016:	4680      	mov	r8, r0
 801c018:	dc34      	bgt.n	801c084 <floor+0x84>
 801c01a:	2e00      	cmp	r6, #0
 801c01c:	da17      	bge.n	801c04e <floor+0x4e>
 801c01e:	a332      	add	r3, pc, #200	@ (adr r3, 801c0e8 <floor+0xe8>)
 801c020:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c024:	f7e4 f94a 	bl	80002bc <__adddf3>
 801c028:	2200      	movs	r2, #0
 801c02a:	2300      	movs	r3, #0
 801c02c:	f7e4 fd8c 	bl	8000b48 <__aeabi_dcmpgt>
 801c030:	b150      	cbz	r0, 801c048 <floor+0x48>
 801c032:	2c00      	cmp	r4, #0
 801c034:	da55      	bge.n	801c0e2 <floor+0xe2>
 801c036:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801c03a:	432c      	orrs	r4, r5
 801c03c:	2500      	movs	r5, #0
 801c03e:	42ac      	cmp	r4, r5
 801c040:	4c2b      	ldr	r4, [pc, #172]	@ (801c0f0 <floor+0xf0>)
 801c042:	bf08      	it	eq
 801c044:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801c048:	4621      	mov	r1, r4
 801c04a:	4628      	mov	r0, r5
 801c04c:	e023      	b.n	801c096 <floor+0x96>
 801c04e:	4f29      	ldr	r7, [pc, #164]	@ (801c0f4 <floor+0xf4>)
 801c050:	4137      	asrs	r7, r6
 801c052:	ea01 0307 	and.w	r3, r1, r7
 801c056:	4303      	orrs	r3, r0
 801c058:	d01d      	beq.n	801c096 <floor+0x96>
 801c05a:	a323      	add	r3, pc, #140	@ (adr r3, 801c0e8 <floor+0xe8>)
 801c05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c060:	f7e4 f92c 	bl	80002bc <__adddf3>
 801c064:	2200      	movs	r2, #0
 801c066:	2300      	movs	r3, #0
 801c068:	f7e4 fd6e 	bl	8000b48 <__aeabi_dcmpgt>
 801c06c:	2800      	cmp	r0, #0
 801c06e:	d0eb      	beq.n	801c048 <floor+0x48>
 801c070:	2c00      	cmp	r4, #0
 801c072:	bfbe      	ittt	lt
 801c074:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801c078:	4133      	asrlt	r3, r6
 801c07a:	18e4      	addlt	r4, r4, r3
 801c07c:	ea24 0407 	bic.w	r4, r4, r7
 801c080:	2500      	movs	r5, #0
 801c082:	e7e1      	b.n	801c048 <floor+0x48>
 801c084:	2e33      	cmp	r6, #51	@ 0x33
 801c086:	dd0a      	ble.n	801c09e <floor+0x9e>
 801c088:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801c08c:	d103      	bne.n	801c096 <floor+0x96>
 801c08e:	4602      	mov	r2, r0
 801c090:	460b      	mov	r3, r1
 801c092:	f7e4 f913 	bl	80002bc <__adddf3>
 801c096:	ec41 0b10 	vmov	d0, r0, r1
 801c09a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c09e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801c0a2:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801c0a6:	40df      	lsrs	r7, r3
 801c0a8:	4207      	tst	r7, r0
 801c0aa:	d0f4      	beq.n	801c096 <floor+0x96>
 801c0ac:	a30e      	add	r3, pc, #56	@ (adr r3, 801c0e8 <floor+0xe8>)
 801c0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c0b2:	f7e4 f903 	bl	80002bc <__adddf3>
 801c0b6:	2200      	movs	r2, #0
 801c0b8:	2300      	movs	r3, #0
 801c0ba:	f7e4 fd45 	bl	8000b48 <__aeabi_dcmpgt>
 801c0be:	2800      	cmp	r0, #0
 801c0c0:	d0c2      	beq.n	801c048 <floor+0x48>
 801c0c2:	2c00      	cmp	r4, #0
 801c0c4:	da0a      	bge.n	801c0dc <floor+0xdc>
 801c0c6:	2e14      	cmp	r6, #20
 801c0c8:	d101      	bne.n	801c0ce <floor+0xce>
 801c0ca:	3401      	adds	r4, #1
 801c0cc:	e006      	b.n	801c0dc <floor+0xdc>
 801c0ce:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801c0d2:	2301      	movs	r3, #1
 801c0d4:	40b3      	lsls	r3, r6
 801c0d6:	441d      	add	r5, r3
 801c0d8:	4545      	cmp	r5, r8
 801c0da:	d3f6      	bcc.n	801c0ca <floor+0xca>
 801c0dc:	ea25 0507 	bic.w	r5, r5, r7
 801c0e0:	e7b2      	b.n	801c048 <floor+0x48>
 801c0e2:	2500      	movs	r5, #0
 801c0e4:	462c      	mov	r4, r5
 801c0e6:	e7af      	b.n	801c048 <floor+0x48>
 801c0e8:	8800759c 	.word	0x8800759c
 801c0ec:	7e37e43c 	.word	0x7e37e43c
 801c0f0:	bff00000 	.word	0xbff00000
 801c0f4:	000fffff 	.word	0x000fffff

0801c0f8 <_init>:
 801c0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c0fa:	bf00      	nop
 801c0fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c0fe:	bc08      	pop	{r3}
 801c100:	469e      	mov	lr, r3
 801c102:	4770      	bx	lr

0801c104 <_fini>:
 801c104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c106:	bf00      	nop
 801c108:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c10a:	bc08      	pop	{r3}
 801c10c:	469e      	mov	lr, r3
 801c10e:	4770      	bx	lr
