INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:20:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 buffer5/outs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            buffer15/dataReg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 1.810ns (20.809%)  route 6.888ns (79.191%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1486, unset)         0.508     0.508    buffer5/clk
    SLICE_X0Y157         FDRE                                         r  buffer5/outs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer5/outs_reg[23]/Q
                         net (fo=5, routed)           0.572     1.278    buffer6/control/Q[23]
    SLICE_X4Y156         LUT3 (Prop_lut3_I0_O)        0.127     1.405 f  buffer6/control/minusOp_carry_i_54/O
                         net (fo=1, routed)           0.348     1.754    cmpi1/buffer6_outs[23]
    SLICE_X4Y156         LUT6 (Prop_lut6_I4_O)        0.129     1.883 r  cmpi1/minusOp_carry_i_20/O
                         net (fo=1, routed)           0.188     2.071    cmpi1/minusOp_carry_i_20_n_0
    SLICE_X3Y155         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     2.255 r  cmpi1/minusOp_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.255    cmpi1/minusOp_carry_i_10_n_0
    SLICE_X3Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.304 r  cmpi1/minusOp_carry_i_8/CO[3]
                         net (fo=38, routed)          0.461     2.765    control_merge0/tehb/control/transmitValue_reg_6[0]
    SLICE_X7Y155         LUT6 (Prop_lut6_I3_O)        0.043     2.808 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=7, routed)           0.491     3.299    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X13Y155        LUT6 (Prop_lut6_I5_O)        0.043     3.342 r  control_merge0/tehb/control/start_ready_INST_0_i_2/O
                         net (fo=69, routed)          0.419     3.761    control_merge0/tehb/control/transmitValue_reg_1
    SLICE_X11Y158        LUT5 (Prop_lut5_I2_O)        0.043     3.804 f  control_merge0/tehb/control/Memory[0][9]_i_1/O
                         net (fo=6, routed)           0.447     4.251    buffer3/fifo/buffer0_outs[9]
    SLICE_X7Y159         LUT3 (Prop_lut3_I1_O)        0.051     4.302 f  buffer3/fifo/i__i_74/O
                         net (fo=1, routed)           0.348     4.650    cmpi0/buffer3_outs[4]
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.129     4.779 r  cmpi0/i__i_50/O
                         net (fo=1, routed)           0.312     5.092    cmpi0/i__i_50_n_0
    SLICE_X8Y159         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276     5.368 r  cmpi0/i__i_29/CO[3]
                         net (fo=1, routed)           0.000     5.368    cmpi0/i__i_29_n_0
    SLICE_X8Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.418 r  cmpi0/i__i_18/CO[3]
                         net (fo=1, routed)           0.000     5.418    cmpi0/i__i_18_n_0
    SLICE_X8Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.468 f  cmpi0/i__i_11/CO[3]
                         net (fo=10, routed)          0.321     5.789    buffer8/fifo/result[0]
    SLICE_X11Y160        LUT3 (Prop_lut3_I0_O)        0.043     5.832 f  buffer8/fifo/i__i_7/O
                         net (fo=7, routed)           0.370     6.202    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_9
    SLICE_X11Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.245 r  control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_i_3__16/O
                         net (fo=9, routed)           0.173     6.417    control_merge2/tehb/control/transmitValue_reg_18
    SLICE_X11Y155        LUT5 (Prop_lut5_I2_O)        0.043     6.460 r  control_merge2/tehb/control/transmitValue_i_3__15/O
                         net (fo=26, routed)          0.475     6.935    control_merge2/tehb/control/fullReg_reg_1
    SLICE_X14Y152        LUT6 (Prop_lut6_I2_O)        0.043     6.978 r  control_merge2/tehb/control/transmitValue_i_5/O
                         net (fo=2, routed)           0.263     7.241    fork13/control/generateBlocks[0].regblock/transmitValue_i_2__5_0
    SLICE_X14Y150        LUT6 (Prop_lut6_I2_O)        0.043     7.284 f  fork13/control/generateBlocks[0].regblock/transmitValue_i_3__9/O
                         net (fo=1, routed)           0.292     7.577    fork12/control/generateBlocks[5].regblock/transmitValue_reg_6
    SLICE_X13Y150        LUT4 (Prop_lut4_I1_O)        0.051     7.628 r  fork12/control/generateBlocks[5].regblock/transmitValue_i_2__5/O
                         net (fo=2, routed)           0.513     8.141    fork12/control/generateBlocks[5].regblock/transmitValue_i_2__5_n_0
    SLICE_X11Y151        LUT6 (Prop_lut6_I0_O)        0.129     8.270 r  fork12/control/generateBlocks[5].regblock/fullReg_i_3__1/O
                         net (fo=14, routed)          0.394     8.664    buffer15/control/anyBlockStop
    SLICE_X4Y151         LUT6 (Prop_lut6_I1_O)        0.043     8.707 r  buffer15/control/dataReg[31]_i_1/O
                         net (fo=32, routed)          0.499     9.206    buffer15/control_n_11
    SLICE_X4Y157         FDRE                                         r  buffer15/dataReg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=1486, unset)         0.483    10.683    buffer15/clk
    SLICE_X4Y157         FDRE                                         r  buffer15/dataReg_reg[16]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X4Y157         FDRE (Setup_fdre_C_CE)      -0.194    10.453    buffer15/dataReg_reg[16]
  -------------------------------------------------------------------
                         required time                         10.453    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  1.247    




