{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701789686695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701789686695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  5 09:21:26 2023 " "Processing started: Tue Dec  5 09:21:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701789686695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789686695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cartridge_FPGA -c Cartridge_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cartridge_FPGA -c Cartridge_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789686695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701789686868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701789686869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cartridge_FPGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Cartridge_FPGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cartridge_FPGA-bdf_type " "Found design unit 1: Cartridge_FPGA-bdf_type" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cartridge_FPGA " "Found entity 1: Cartridge_FPGA" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789693720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oc_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oc_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oc_mem-rtl " "Found design unit 1: oc_mem-rtl" {  } { { "oc_mem.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/oc_mem.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693721 ""} { "Info" "ISGN_ENTITY_NAME" "1 oc_mem " "Found entity 1: oc_mem" {  } { { "oc_mem.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/oc_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789693721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-Behavioral " "Found design unit 1: testbench-Behavioral" {  } { { "testbench.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693722 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789693722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_input-Behavioral " "Found design unit 1: spi_input-Behavioral" {  } { { "spi_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_input.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693722 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_input " "Found entity 1: spi_input" {  } { { "spi_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789693722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_slave-Behavioral " "Found design unit 1: spi_slave-Behavioral" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693723 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/spi_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789693723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nes_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nes_input-Behavioral " "Found design unit 1: nes_input-Behavioral" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693724 ""} { "Info" "ISGN_ENTITY_NAME" "1 nes_input " "Found entity 1: nes_input" {  } { { "nes_input.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/nes_input.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789693724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inout_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inout_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inout_mux-Behavioral " "Found design unit 1: inout_mux-Behavioral" {  } { { "inout_mux.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/inout_mux.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693724 ""} { "Info" "ISGN_ENTITY_NAME" "1 inout_mux " "Found entity 1: inout_mux" {  } { { "inout_mux.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/inout_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789693724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cart_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cart_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cart_pll-SYN " "Found design unit 1: cart_pll-SYN" {  } { { "cart_pll.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/cart_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693725 ""} { "Info" "ISGN_ENTITY_NAME" "1 cart_pll " "Found entity 1: cart_pll" {  } { { "cart_pll.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/cart_pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701789693725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789693725 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "ppu_adr_in testbench.vhd(128) " "VHDL error at testbench.vhd(128): formal port or parameter \"ppu_adr_in\" must have actual or default value" {  } { { "testbench.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/testbench.vhd" 128 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1701789693726 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "ppu_adr_in Cartridge_FPGA.vhd(38) " "HDL error at Cartridge_FPGA.vhd(38): see declaration for object \"ppu_adr_in\"" {  } { { "Cartridge_FPGA.vhd" "" { Text "/home/olie/Desktop/Cartridge_FPGA/Cartridge_FPGA.vhd" 38 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701789693726 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701789693826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec  5 09:21:33 2023 " "Processing ended: Tue Dec  5 09:21:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701789693826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701789693826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701789693826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789693826 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701789694462 ""}
