module test_sv;
 logic [2:0] data_in;
 logic [2:0] data_out;
 logic check_point;
 bus uuu ();
endmodule