`timescale 1ns/1ps
module pc_memprog_regfile_tb ();

	reg clk, reset, PCSrc, RegWrite, RegDst;
	reg signed [31:0] Result;
	wire [31:0]RD1, RD2;
	
	always #10 clk <= ~ clk;
	
	initial
		begin
		
			clk <= 1'b0;
			reset <= 1'b1;
			PCSrc <= 1'b0;
			RegWrite <= 1'b0;
			RegDst <= 1'b0;
			
			#20
			
			reset <= 1'b0;
			
			
		end
		
	pc_memprog_regfile pc_memprog_regfile (
														.clk(clk), .reset(reset), .PCSrc(PCSrc), .RegWrite(RegWrite), .RegDst(RegDst), 
														.Result(Result),
														.RD1(RD1), .RD2(RD2)
														);
		
endmodule
