Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 17 17:00:18 2022
| Host         : DESKTOP-Q90JH2A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            6 |
| No           | No                    | Yes                    |              64 |           20 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |              12 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------+--------------------+------------------+----------------+--------------+
|       Clock Signal       |  Enable Signal |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+----------------+--------------------+------------------+----------------+--------------+
|  CLK100Hz/CLK            |                |                    |                1 |              1 |         1.00 |
|  MUX/CLK256Hz/sclk_reg_0 | MUX/p_0_in     |                    |                1 |              1 |         1.00 |
|  MUX/CLK256Hz/sclk_reg_0 | MUX/dp_i_2_n_0 | MUX/dp_i_1_n_0     |                1 |              1 |         1.00 |
|  LED_OBUF[1]             |                |                    |                1 |              1 |         1.00 |
|  LED_OBUF[0]             |                |                    |                1 |              1 |         1.00 |
|  LED_OBUF[2]             |                |                    |                1 |              1 |         1.00 |
|  LED_OBUF[3]             |                |                    |                1 |              1 |         1.00 |
|  LED_OBUF[4]             |                |                    |                1 |              1 |         1.00 |
|  LED_OBUF[2]             |                | RESET_IBUF         |                1 |              3 |         3.00 |
|  LED_OBUF[4]             |                | RESET_IBUF         |                1 |              3 |         3.00 |
|  CLK100Hz/CLK            | ENABLE_IBUF    | RESET_IBUF         |                1 |              4 |         4.00 |
|  MUX/CLK256Hz/sclk_reg_0 |                | RESET_IBUF         |                2 |              4 |         2.00 |
|  LED_OBUF[5]             |                | RESET_IBUF         |                1 |              4 |         4.00 |
|  LED_OBUF[1]             |                | RESET_IBUF         |                1 |              4 |         4.00 |
|  LED_OBUF[0]             |                | RESET_IBUF         |                1 |              4 |         4.00 |
|  LED_OBUF[3]             |                | RESET_IBUF         |                2 |              4 |         2.00 |
|  MUX/CLK256Hz/sclk_reg_0 | MUX/p_0_in     | MUX/bcd[3]_i_1_n_0 |                4 |             11 |         2.75 |
|  CLK_IBUF_BUFG           |                | RESET_IBUF         |               11 |             38 |         3.45 |
+--------------------------+----------------+--------------------+------------------+----------------+--------------+


