
Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Circuit 1 cell cap_mim_2f0_m4m5_noshield and Circuit 2 cell cap_mim_2f0fF are black boxes.
Warning: Equate pins:  cell cap_mim_2f0_m4m5_noshield is a placeholder, treated as a black box.
Warning: Equate pins:  cell cap_mim_2f0fF is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: cap_mim_2f0_m4m5_noshield       |Circuit 2: cap_mim_2f0fF                   
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cap_mim_2f0_m4m5_noshield and cap_mim_2f0fF are equivalent.
Flattening unmatched subcell pfet$16 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$32 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell pfet$17 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$30 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell cap_mim$3 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$33 in circuit AH_neuron$1 (0)(1 instance)
Flattening unmatched subcell nfet$31 in circuit AH_neuron$1 (0)(1 instance)

Subcircuit summary:
Circuit 1: AH_neuron$1                     |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (4)                              |nfet_03v3 (4)                              
cap_mim_2f0_m4m5_noshield (1)              |cap_mim_2f0fF (1)                          
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: AH_neuron$1                     |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
v_bias                                     |v_bias                                     
vss                                        |vss                                        
vout                                       |vout                                       
vdd                                        |vdd                                        
Current_in                                 |Current_in                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes AH_neuron$1 and AH_neuron are equivalent.
Flattening unmatched subcell pfet$21 in circuit synapse (0)(1 instance)
Flattening unmatched subcell nfet$36 in circuit synapse (0)(1 instance)
Flattening unmatched subcell nfet$34 in circuit synapse (0)(1 instance)
Flattening unmatched subcell pfet$19 in circuit synapse (0)(1 instance)
Flattening unmatched subcell pfet$20 in circuit synapse (0)(3 instances)
Flattening unmatched subcell nfet$37 in circuit synapse (0)(1 instance)
Flattening unmatched subcell nfet$35 in circuit synapse (0)(3 instances)
Flattening unmatched subcell pfet$18 in circuit synapse (0)(1 instance)

Subcircuit summary:
Circuit 1: synapse                         |Circuit 2: synapse                         
-------------------------------------------|-------------------------------------------
pfet_03v3 (6)                              |pfet_03v3 (6)                              
nfet_03v3 (6)                              |nfet_03v3 (6)                              
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: synapse                         |Circuit 2: synapse                         
-------------------------------------------|-------------------------------------------
v_in                                       |v_in                                       
v_out                                      |v_out                                      
v_ctrl                                     |v_ctrl                                     
vdd                                        |vdd                                        
vss                                        |vss                                        
ve                                         |ve                                         
vi                                         |vi                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes synapse and synapse are equivalent.
Flattening unmatched subcell pfet$16 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$32 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell pfet$17 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$30 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell cap_mim$3 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$33 in circuit AH_neuron (0)(1 instance)
Flattening unmatched subcell nfet$31 in circuit AH_neuron (0)(1 instance)

Subcircuit summary:
Circuit 1: AH_neuron                       |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
pfet_03v3 (2)                              |pfet_03v3 (2)                              
nfet_03v3 (4)                              |nfet_03v3 (4)                              
cap_mim_2f0_m4m5_noshield (1)              |cap_mim_2f0fF (1)                          
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 7                          |Number of nets: 7                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: AH_neuron                       |Circuit 2: AH_neuron                       
-------------------------------------------|-------------------------------------------
v_bias                                     |v_bias                                     
vss                                        |vss                                        
vout                                       |vout                                       
vdd                                        |vdd                                        
Current_in                                 |Current_in                                 
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes AH_neuron and AH_neuron are equivalent.

Cell ah_sym (0) disconnected node: vout_lif
Flattening instances of AH_neuron$1 in cell ah_sym (0) makes a better match
Flattening instances of AH_neuron in cell ah_sym (1) makes a better match
Flattening instances of AH_neuron in cell ah_sym (0) makes a better match
Making another compare attempt.

Cell ah_sym (0) disconnected node: vout_lif
Subcircuit summary:
Circuit 1: ah_sym                          |Circuit 2: ah_sym                          
-------------------------------------------|-------------------------------------------
pfet_03v3 (10)                             |pfet_03v3 (10)                             
nfet_03v3 (20)                             |nfet_03v3 (20)                             
cap_mim_2f0_m4m5_noshield (5)              |cap_mim_2f0fF (5)                          
synapse (6)                                |synapse (6)                                
Number of devices: 41                      |Number of devices: 41                      
Number of nets: 43                         |Number of nets: 43                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: ah_sym                          |Circuit 2: ah_sym                          
-------------------------------------------|-------------------------------------------
vin_s0                                     |VIN_S0                                     
vin_s1                                     |VIN_S1                                     
vin_s2                                     |VIN_S2                                     
vin_s3                                     |VIN_S3                                     
vin_s4                                     |VIN_S4                                     
vin_s5                                     |VIN_S5                                     
vout_s0                                    |VOUT_S0                                    
vout_s1                                    |VOUT_S1                                    
vout_s2                                    |VOUT_S2                                    
vout_s3                                    |VOUT_S3                                    
vout_s4                                    |VOUT_S4                                    
vout_s5                                    |VOUT_S5                                    
v_ex                                       |V_EX                                       
v_inh                                      |V_INH                                      
vss                                        |VSS                                        
VAH_bias                                   |VAH_bias                                   
i_in0                                      |I_IN0                                      
i_in1                                      |I_IN1                                      
i_in2                                      |I_IN2                                      
i_in3                                      |I_IN3                                      
i_in4                                      |I_IN4                                      
vout_0                                     |VOUT_0                                     
vout_1                                     |VOUT_1                                     
vout_2                                     |VOUT_2                                     
vout_3                                     |VOUT_3                                     
vout_4                                     |VOUT_4                                     
vdd                                        |VDD                                        
vout_lif                                   |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ah_sym and ah_sym are equivalent.

Final result: Circuits match uniquely.
.
