// Phase timestamps (globaltimer) in a copy of attn_cuda.cu: 0 start, 1 rows mapped + q staged, 2 keys landed,
// 3 S done, 4 softmax done, 5 PV done, 6 partials + ticket, 7 merge (last CTA). Timing only.
#ifndef DSV41_ATTN_NO_TORCH
#define DSV41_ATTN_NO_TORCH
#endif
// Device code of src/tensorfold/families/deepseek_v41/cuda/csa2/attn_cuda.cu (git blob 0f3234101360; the whole file, DSV41_ATTN_NO_TORCH defined),
// generated and checked by zig/kernels/cuda/deepseek_v41/sync.py. Do not edit: change the Python source.
// SPDX-License-Identifier: MIT
// Copyright (c) 2026 Jay Leaton. The DeepSeek-V4.1-Flash family of TensorFold (Apache-2.0): see THIRD_PARTY_NOTICES.md.
// REWRITE-PLAN e2: CSA2's decode attention core (attn._chunks + attn._merge) as ONE launch, TF_DSV41_ATTN_CUDA=1.
// attn_cuda.py has the design notes and the cost model; attn_cuda_emu.py is this file's arithmetic in numpy.
//
// CTA (chunk c of 5, head tile hb of 16 heads, row r), 8 warps. The arithmetic is attn._chunks' (8 warps, the
// nvidia_mma v2 layout with warpsPerCTA [1, 8]) and attn._merge's, operation for operation, read off the PTX Triton
// emits for sm_121, so every output is the same bits as the Triton pair:
//   keys: chunk c < 4 = the row's compressed list entries [128 c, 128 c + 128) (paged), c = 4 the SWA window; the
//     FP8 rows land in shared memory once (cp.async, 8-byte pieces, zero-filled for masked keys: Triton's other=0);
//   S (4 tiles x 4 n8 blocks x K = 512): mma.sync m16n8k16 bf16 chains from +0.0 in Triton's k order (the kWidth
//     KW dot-operand layout: KW = 4 puts k {4t, 4t+1, 16+4t, 17+4t} of a 32-block in step 0 and {4t+2, ...} in
//     step 1), then mul.f32 by 512^-0.5 and -inf where masked;
//   the tile step: tm = max (exact in any order); nm, alpha = ex2.approx(rn((m - nm) * log2 e)), p = ex2(...),
//     o = mma(bf16(p), kv, rn(o * alpha)) in two k steps, l = fma(l, alpha, (W0 + W2) + (W1 + W3)) with
//     W = (a0 + a2) + (a1 + a3), a_t = p[8w + 2t] + p[8w + 2t + 1] (Triton's shuffle / shared-memory tree);
//   partials to Triton's scratch layout, a fence and a ticket per (row, head tile); the LAST CTA to arrive merges the
//     chunks in order (chunk 0: fma(b, co, +0); then fma(o, a, rn(co * b)), fma(l, a, rn(b * cl))), the sink,
//     div.full.f32, the inverse RoPE (fma(e, c, rn(o * s)), fma(o, c, -rn(e * s))) and one bf16 rounding.
// Rows never mix; which CTA arrives last never changes a bit. Chunks with no keys (c >= 1 past the row's count)
// exit at once: the merge uses Triton's empty partial for them (m = -inf, l = 0, o = +0).
#include <cstdint>
#include <cuda_runtime.h>
#include <cuda_bf16.h>
#include <cuda_fp16.h>

namespace dsv41_attn_ph {
__device__ unsigned long long g_stamp[256][10];
__device__ __forceinline__ unsigned long long gtime() { unsigned long long t; asm volatile("mov.u64 %0, %%globaltimer;" : "=l"(t)); return t; }
#define STAMP(k) do { __syncthreads(); if (threadIdx.x == 0) g_stamp[(blockIdx.z * gridDim.y + blockIdx.y) * gridDim.x + blockIdx.x][k] = gtime(); } while (0)

constexpr int D = 512, CH = 128, NCOMP = 4, NCH = 5, BMQ = 16, WINDOW = 128;   // tiles of 32 keys
constexpr int NOPE = 448, VB = 576, SB = 8, NT = 256;
constexpr int SM_Q = 0;                          // q A fragments [32 steps][32 lanes] uint4      16384
constexpr int SM_KV = 16384;                     // 128 rows x 576 B, 8-byte pieces swizzled by key & 7    73728
constexpr int SM_SC = SM_KV + CH * VB;           // 128 x 8 scale bytes                                    1024
constexpr int SM_P = SM_SC + CH * SB;            // P A fragments [4 tiles][2 steps][32 lanes] uint4       4096
constexpr int SM_TMAX = SM_P + 4096;             // [4 tiles][4 n8][16 rows] fp32                          1024
constexpr int SM_WSUM = SM_TMAX + 1024;          // same shape: the warps' row sums                         1024
constexpr int SM_ROW = SM_WSUM + 1024;           // [4 tiles][16 rows] nm, alpha, active                    768
constexpr int SM_PHYS = SM_ROW + 768;            // 128 physical rows (int32, -1: masked)                   512
constexpr int SM_MISC = SM_PHYS + 512;           // final m, l [16] each + the ticket flag                  256
constexpr int SMEM = SM_MISC + 256;              // 98,816 B (sm_121: <= 101,376 a block)
static_assert(SMEM <= 101376, "shared memory");
constexpr unsigned FULL = 0xffffffffu;

struct Args {
    const uint16_t* q;                            // [R, H, 512] bf16 (RoPE'd)
    const uint8_t* cv; const uint8_t* csc; long long cvs, css;   // compressed rows (values, scales), row strides
    const int* tok; long long ts; const int* cnt; // selection [R, ts] int32 (-1 pad), counts [R]
    const uint8_t* sv; const uint8_t* ssc; long long svs, sss;   // SWA rings
    const int* lo; const int* hi;                 // [R] window starts; window ends (HAS_HI) or null
    const void* pos;                              // int32 [1] (POS + r) or int64 [R] (ROWS)
    const long long* sl;                          // ROWS: the rows' slots [R]
    const int* pt; long long pts; int psh;        // page table of the compressed rows (psh 0: contiguous)
    const float* sink; const float* cs; long long csst;          // [H] fp32, RoPE table fp32 [max_pos, 64]
    float* po; float* pm; float* pl;              // partials (attn.Scratch layout)
    uint16_t* out;                                // [R, H, 512] bf16
    int* ticket;                                  // [R, H / 16] (self-cleaning)
    int R, H, ring, has_comp;
};

__device__ __forceinline__ float ex2(float x) {
    float y;
    asm("ex2.approx.f32 %0, %1;" : "=f"(y) : "f"(x));
    return y;
}
__device__ __forceinline__ float div_full(float a, float b) {
    float y;
    asm("div.full.f32 %0, %1, %2;" : "=f"(y) : "f"(a), "f"(b));
    return y;
}
__device__ __forceinline__ float texp(float x) { return ex2(__fmul_rn(x, __int_as_float(0x3FB8AA3B))); }
__device__ __forceinline__ float pow2b(uint32_t s) { return __int_as_float(static_cast<int>(s) << 23); }

__device__ __forceinline__ void mma(float (&d)[4], const uint4& a, uint32_t b0, uint32_t b1) {
    asm volatile("mma.sync.aligned.m16n8k16.row.col.f32.bf16.bf16.f32 {%0,%1,%2,%3}, {%4,%5,%6,%7}, {%8,%9}, "
                 "{%0,%1,%2,%3};"
                 : "+f"(d[0]), "+f"(d[1]), "+f"(d[2]), "+f"(d[3])
                 : "r"(a.x), "r"(a.y), "r"(a.z), "r"(a.w), "r"(b0), "r"(b1));
}

// two e4m3 bytes (low byte = the lower k) with their own scales -> bf16x2 (exact: e4m3 x 2^e is a bf16)
__device__ __forceinline__ uint32_t deq2(uint32_t two, float s0, float s1) {
    uint32_t h2;
    asm("cvt.rn.f16x2.e4m3x2 %0, %1;" : "=r"(h2) : "h"(static_cast<unsigned short>(two)));
    const __half2 h = *reinterpret_cast<const __half2*>(&h2);
    const __nv_bfloat162 b = __floats2bfloat162_rn(__fmul_rn(__low2float(h), s0), __fmul_rn(__high2float(h), s1));
    return *reinterpret_cast<const uint32_t*>(&b);
}

// a byte offset x of row `key` in the staged rows: 8-byte pieces swizzled within groups of 8 (bank-conflict free)
__device__ __forceinline__ int swz(int key, int x) {
    const int ch = x >> 3;
    return key * VB + ((((ch & ~7) | ((ch & 7) ^ (key & 7)))) << 3) + (x & 7);
}

// Triton's dot-operand k order: step s (16 k) of a 32-k block takes k = klo(s), klo + 1 and khi(s), khi + 1
template <int KW> __device__ __forceinline__ int klo(int s, int t) {
    return KW == 4 ? 32 * (s >> 1) + 4 * t + 2 * (s & 1) : 16 * s + 2 * t;
}
template <int KW> __device__ __forceinline__ int khi(int s, int t) { return klo<KW>(s, t) + (KW == 4 ? 16 : 8); }
// where element k (< 32) of a row sits in a 2-step A fragment: step, quad lane, high half (+16 / +8)
template <int KW> __device__ __forceinline__ void frag_of(int k, int& step, int& tq, int& hi) {
    if (KW == 4) { step = (k >> 1) & 1; hi = (k >> 4) & 1; tq = (k & 15) >> 2; }
    else { step = k >> 4; hi = (k >> 3) & 1; tq = (k & 7) >> 1; }
}

// the bf16 pair (k, k + 1) of staged row `key` (S's B operand: k along the row)
__device__ __forceinline__ uint32_t pair_k(const uint8_t* sm, int key, int k) {
    if (k < NOPE) {
        const uint32_t two = *reinterpret_cast<const uint16_t*>(sm + SM_KV + swz(key, k));
        const float s = pow2b(sm[SM_SC + key * SB + (k >> 6)]);
        return deq2(two, s, s);
    }
    return *reinterpret_cast<const uint32_t*>(sm + SM_KV + swz(key, NOPE + 2 * (k - NOPE)));
}

// value (key, n) of the staged rows as a bf16 bit pattern / its e4m3 byte (PV's B operand: k along the keys)
__device__ __forceinline__ uint32_t pair_n(const uint8_t* sm, int k0, int k1, int n) {
    if (n < NOPE) {
        const uint32_t two = sm[SM_KV + swz(k0, n)] | (static_cast<uint32_t>(sm[SM_KV + swz(k1, n)]) << 8);
        return deq2(two, pow2b(sm[SM_SC + k0 * SB + (n >> 6)]), pow2b(sm[SM_SC + k1 * SB + (n >> 6)]));
    }
    const int x = NOPE + 2 * (n - NOPE);
    return *reinterpret_cast<const uint16_t*>(sm + SM_KV + swz(k0, x)) |
           (static_cast<uint32_t>(*reinterpret_cast<const uint16_t*>(sm + SM_KV + swz(k1, x))) << 16);
}

__device__ __forceinline__ void cp8(uint32_t dst, const void* src, bool ok) {
    asm volatile("cp.async.ca.shared.global [%0], [%1], 8, %2;" :: "r"(dst), "l"(src), "r"(ok ? 8 : 0));
}

template <bool ROWS> __device__ __forceinline__ int row_pos(const Args& a, int r) {
    return ROWS ? static_cast<int>(static_cast<const long long*>(a.pos)[r]) : static_cast<const int*>(a.pos)[0] + r;
}

// how many chunks of row r have keys (the merge's ticket target; the others are Triton's empty partial)
__device__ __forceinline__ bool chunk_works(const Args& a, int r, int c) {
    return c == NCOMP || (a.has_comp && c * CH < a.cnt[r]);
}

template <bool ROWS>
__device__ void merge(const Args& a, uint8_t* sm, int r, int hb) {
    const int tid = threadIdx.x, H = a.H, R = a.R;
    float* ca = reinterpret_cast<float*>(sm + SM_TMAX);          // [5][16] a, [5][16] b, [16] af, [16] den
    float* cb = ca + NCH * BMQ;
    float* fa = cb + NCH * BMQ;
    float* fd = fa + BMQ;
    if (tid < BMQ) {                                             // a head's scalar chain (attn._merge, unrolled)
        const int h = hb * BMQ + tid;
        float m = -INFINITY, l = 0.f;
        for (int c = 0; c < NCH; ++c) {
            const bool w = chunk_works(a, r, c);
            const long long base = (static_cast<long long>(c) * R + r) * H + h;
            const float cm = w ? __ldcg(a.pm + base) : -INFINITY, cl = w ? __ldcg(a.pl + base) : 0.f;
            const bool act = cl > 0.f;
            float aa, bb;
            if (c == 0) {
                const float nm = act ? fmaxf(cm, -INFINITY) : -INFINITY;
                bb = act ? texp(__fsub_rn(cm, nm)) : 0.f;
                aa = 0.f;
                l = __fmaf_rn(bb, cl, 0.f);
                m = nm;
            } else {
                const float nm = act ? fmaxf(m, cm) : m;
                aa = act ? (m == -INFINITY ? 0.f : texp(__fsub_rn(m, nm))) : 1.f;
                bb = act ? texp(__fsub_rn(cm, nm)) : 0.f;
                l = __fmaf_rn(l, aa, __fmul_rn(bb, cl));
                m = nm;
            }
            ca[c * BMQ + tid] = aa;
            cb[c * BMQ + tid] = bb;
        }
        const float sink = a.sink[h];
        const float top = fmaxf(m, sink);
        const float af = m == -INFINITY ? 0.f : texp(__fsub_rn(m, top));
        const float e = sink == -INFINITY ? 0.f : texp(__fsub_rn(sink, top));
        fa[tid] = af;
        fd[tid] = __fmaf_rn(l, af, e);
    }
    __syncthreads();
    const int at = row_pos<ROWS>(a, r);
    const float* csr = a.cs + static_cast<long long>(at) * a.csst;
    for (int u = tid; u < BMQ * (D / 4); u += NT) {               // float4 units: head hl, columns d .. d + 3
        const int hl = u / (D / 4), d = (u % (D / 4)) * 4, h = hb * BMQ + hl;
        float o[4];
        for (int c = 0; c < NCH; ++c) {
            float4 v = make_float4(0.f, 0.f, 0.f, 0.f);
            if (chunk_works(a, r, c))
                v = __ldcg(reinterpret_cast<const float4*>(a.po + ((static_cast<long long>(c) * R + r) * H + h) * D
                                                            + d));
            const float co[4] = {v.x, v.y, v.z, v.w};
            const float aa = ca[c * BMQ + hl], bb = cb[c * BMQ + hl];
            for (int i = 0; i < 4; ++i)
                o[i] = c == 0 ? __fmaf_rn(bb, co[i], 0.f) : __fmaf_rn(o[i], aa, __fmul_rn(co[i], bb));
        }
        float x[4];
        for (int i = 0; i < 4; ++i) x[i] = div_full(__fmul_rn(o[i], fa[hl]), fd[hl]);
        uint16_t ob[4];
        for (int i = 0; i < 4; i += 2) {                         // pair (d + i, d + i + 1): GPT-J, inverse
            const int p = (d + i) >> 1;
            const float c = p >= 224 ? csr[p - 224] : 1.f, s = p >= 224 ? csr[32 + p - 224] : 0.f;
            const float ne = __fmaf_rn(x[i], c, __fmul_rn(x[i + 1], s));
            const float no = __fmaf_rn(x[i + 1], c, -__fmul_rn(x[i], s));
            const __nv_bfloat16 b0 = __float2bfloat16_rn(ne), b1 = __float2bfloat16_rn(no);
            ob[i] = *reinterpret_cast<const uint16_t*>(&b0);
            ob[i + 1] = *reinterpret_cast<const uint16_t*>(&b1);
        }
        uint2 w;
        w.x = ob[0] | (static_cast<uint32_t>(ob[1]) << 16);
        w.y = ob[2] | (static_cast<uint32_t>(ob[3]) << 16);
        *reinterpret_cast<uint2*>(a.out + (static_cast<long long>(r) * H + h) * D + d) = w;
    }
}

template <int KW, bool ROWS, bool HAS_HI>
__global__ void __launch_bounds__(NT, 1) attn_kernel(Args a) {
    extern __shared__ __align__(16) uint8_t sm[];
    const int c = blockIdx.x, hb = blockIdx.y, r = blockIdx.z;
    const int tid = threadIdx.x, lane = tid & 31, warp = tid >> 5, g = lane >> 2, t = lane & 3;
    const int H = a.H, R = a.R;
    if (!chunk_works(a, r, c)) return;
    STAMP(0);
    int* phys = reinterpret_cast<int*>(sm + SM_PHYS);
    const long long sl = ROWS ? a.sl[r] : 0;
    if (tid < CH) {                                              // the chunk's 128 keys -> physical rows (-1: masked)
        int row = -1;
        if (c < NCOMP) {
            const int idx = c * CH + tid;
            if (idx < a.cnt[r]) {
                const int tk = a.tok[static_cast<long long>(r) * a.ts + idx];
                if (tk >= 0) {
                    row = tk;
                    if (a.psh > 0) {
                        const int* ptr = a.pt + (ROWS ? sl * a.pts : 0);
                        row = (ptr[tk >> a.psh] << a.psh) + (tk & ((1 << a.psh) - 1));
                    }
                }
            }
        } else {
            const int hi = HAS_HI ? a.hi[r] : row_pos<ROWS>(a, r);
            const int lo = max(a.lo[r], hi - (WINDOW - 1));
            const int p = hi - (WINDOW - 1) + tid;
            if (p >= lo && p >= 0) row = (p % a.ring) + (ROWS ? static_cast<int>(sl) * a.ring : 0);
        }
        phys[tid] = row;
    }
    {                                                            // q -> A fragments (Triton's k order)
        const uint16_t* qb = a.q + (static_cast<long long>(r) * H + hb * BMQ) * D;
        for (int i = tid; i < 32 * 32; i += NT) {
            const int s = i >> 5, ln = i & 31, gg = ln >> 2, tt = ln & 3;
            const int k0 = klo<KW>(s, tt), k1 = khi<KW>(s, tt);
            uint4 f;
            f.x = *reinterpret_cast<const uint32_t*>(qb + gg * D + k0);
            f.y = *reinterpret_cast<const uint32_t*>(qb + (gg + 8) * D + k0);
            f.z = *reinterpret_cast<const uint32_t*>(qb + gg * D + k1);
            f.w = *reinterpret_cast<const uint32_t*>(qb + (gg + 8) * D + k1);
            reinterpret_cast<uint4*>(sm + SM_Q)[i] = f;
        }
    }
    STAMP(1);
    {                                                            // the rows: 72 value pieces + 1 scale piece a key
        const bool comp = c < NCOMP;
        const uint8_t* V = comp ? a.cv : a.sv;
        const uint8_t* S = comp ? a.csc : a.ssc;
        const long long vs = comp ? a.cvs : a.svs, ss = comp ? a.css : a.sss;
        const uint32_t base = static_cast<uint32_t>(__cvta_generic_to_shared(sm));
        for (int i = tid; i < CH * 73; i += NT) {
            const int key = i / 73, pc = i % 73, row = phys[key];
            const bool ok = row >= 0;
            const long long rr = ok ? row : 0;
            if (pc < 72) cp8(base + SM_KV + swz(key, pc * 8), V + rr * vs + pc * 8, ok);
            else cp8(base + SM_SC + key * SB, S + rr * ss, ok);
        }
        asm volatile("cp.async.commit_group;\ncp.async.wait_group 0;" ::: "memory");
    }
    STAMP(2);
    const float NINF = -INFINITY;
    const int n8 = warp & 3, ta = warp >> 2;                     // this warp: S of tiles ta and ta + 2, block n8
    float sv[2][4] = {{0.f, 0.f, 0.f, 0.f}, {0.f, 0.f, 0.f, 0.f}};
    {
        const int kA = 32 * ta + 8 * n8 + g, kB = kA + 64;
        const uint4* qf = reinterpret_cast<const uint4*>(sm + SM_Q);
#pragma unroll 4
        for (int s = 0; s < 32; ++s) {
            const uint4 af = qf[s * 32 + lane];
            const int k0 = klo<KW>(s, t), k1 = khi<KW>(s, t);
            mma(sv[0], af, pair_k(sm, kA, k0), pair_k(sm, kA, k1));
            mma(sv[1], af, pair_k(sm, kB, k0), pair_k(sm, kB, k1));
        }
    }
    STAMP(3);
    float* tmax = reinterpret_cast<float*>(sm + SM_TMAX);
    float* wsum = reinterpret_cast<float*>(sm + SM_WSUM);
    float* rowv = reinterpret_cast<float*>(sm + SM_ROW);        // [tile][row]: nm, alpha, active at 0 / 64 / 128
    bool val[2][2];
    for (int j = 0; j < 2; ++j) {
        const int tile = ta + 2 * j, kc = 32 * tile + 8 * n8 + 2 * t;
        val[j][0] = phys[kc] >= 0;
        val[j][1] = phys[kc + 1] >= 0;
        for (int e = 0; e < 4; ++e)
            sv[j][e] = val[j][e & 1] ? __fmul_rn(sv[j][e], __int_as_float(0x3D3504F3)) : NINF;
        float m0 = fmaxf(sv[j][0], sv[j][1]), m1 = fmaxf(sv[j][2], sv[j][3]);
        m0 = fmaxf(m0, __shfl_xor_sync(FULL, m0, 2));
        m0 = fmaxf(m0, __shfl_xor_sync(FULL, m0, 1));
        m1 = fmaxf(m1, __shfl_xor_sync(FULL, m1, 2));
        m1 = fmaxf(m1, __shfl_xor_sync(FULL, m1, 1));
        if (t == 0) {
            tmax[(tile * 4 + n8) * 16 + g] = m0;
            tmax[(tile * 4 + n8) * 16 + g + 8] = m1;
        }
    }
    __syncthreads();
    if (tid < BMQ) {                                             // the running max over the tiles, a row a thread
        float m = NINF;
        for (int tile = 0; tile < 4; ++tile) {
            const float* tm4 = tmax + tile * 64 + tid;
            const float tm = fmaxf(fmaxf(tm4[0], tm4[16]), fmaxf(tm4[32], tm4[48]));
            const bool act = tm != NINF;
            const float nm = act ? fmaxf(m, tm) : m;
            const float al = act ? (m == NINF ? 0.f : texp(__fsub_rn(m, nm))) : 1.f;
            rowv[tile * 16 + tid] = nm;
            rowv[64 + tile * 16 + tid] = al;
            rowv[128 + tile * 16 + tid] = act ? 1.f : 0.f;
            m = nm;
        }
        reinterpret_cast<float*>(sm + SM_MISC)[tid] = m;
    }
    __syncthreads();
    uint32_t* pf = reinterpret_cast<uint32_t*>(sm + SM_P);       // [tile][step][lane][4]
    for (int j = 0; j < 2; ++j) {                                // p, the thread / quad sums, bf16(p) -> fragments
        const int tile = ta + 2 * j;
        float p[4];
        for (int e = 0; e < 4; ++e) {
            const int row = g + (e >> 1) * 8;
            const bool act = rowv[128 + tile * 16 + row] != 0.f;
            p[e] = (val[j][e & 1] && act) ? texp(__fsub_rn(sv[j][e], rowv[tile * 16 + row])) : 0.f;
        }
        float a0 = __fadd_rn(p[0], p[1]), a1 = __fadd_rn(p[2], p[3]);
        a0 = __fadd_rn(a0, __shfl_xor_sync(FULL, a0, 2));
        a0 = __fadd_rn(a0, __shfl_xor_sync(FULL, a0, 1));
        a1 = __fadd_rn(a1, __shfl_xor_sync(FULL, a1, 2));
        a1 = __fadd_rn(a1, __shfl_xor_sync(FULL, a1, 1));
        if (t == 0) {
            wsum[(tile * 4 + n8) * 16 + g] = a0;
            wsum[(tile * 4 + n8) * 16 + g + 8] = a1;
        }
        int step, tq, hi;
        frag_of<KW>(8 * n8 + 2 * t, step, tq, hi);
        const __nv_bfloat162 lo2 = __floats2bfloat162_rn(p[0], p[1]), hi2 = __floats2bfloat162_rn(p[2], p[3]);
        uint32_t* f = pf + ((tile * 2 + step) * 32 + g * 4 + tq) * 4;
        f[2 * hi] = *reinterpret_cast<const uint32_t*>(&lo2);    // reg 0 / 2: row g; 1 / 3: row g + 8
        f[2 * hi + 1] = *reinterpret_cast<const uint32_t*>(&hi2);
    }
    __syncthreads();
    if (tid < BMQ) {                                             // l: fma(l, alpha, (W0 + W2) + (W1 + W3))
        float l = 0.f;
        for (int tile = 0; tile < 4; ++tile) {
            const float* w4 = wsum + tile * 64 + tid;
            const float sum = __fadd_rn(__fadd_rn(w4[0], w4[32]), __fadd_rn(w4[16], w4[48]));
            l = __fmaf_rn(l, rowv[64 + tile * 16 + tid], sum);
        }
        reinterpret_cast<float*>(sm + SM_MISC)[16 + tid] = l;
    }
    STAMP(4);
    float acc[8][4];
    for (int j = 0; j < 8; ++j)
        for (int e = 0; e < 4; ++e) acc[j][e] = 0.f;
    for (int tile = 0; tile < 4; ++tile) {                       // o = mma(P, kv, rn(o * alpha)), 2 k steps a tile
        const float al0 = rowv[64 + tile * 16 + g], al1 = rowv[64 + tile * 16 + g + 8];
        for (int j = 0; j < 8; ++j) {
            acc[j][0] = __fmul_rn(acc[j][0], al0);
            acc[j][1] = __fmul_rn(acc[j][1], al0);
            acc[j][2] = __fmul_rn(acc[j][2], al1);
            acc[j][3] = __fmul_rn(acc[j][3], al1);
        }
        for (int step = 0; step < 2; ++step) {
            const uint4 af = reinterpret_cast<const uint4*>(pf)[(tile * 2 + step) * 32 + lane];
            const int k0 = 32 * tile + klo<KW>(step, t), k1 = 32 * tile + khi<KW>(step, t);
#pragma unroll
            for (int j = 0; j < 8; ++j) {
                const int n = 64 * j + 8 * warp + g;
                mma(acc[j], af, pair_n(sm, k0, k0 + 1, n), pair_n(sm, k1, k1 + 1, n));
            }
        }
    }
    STAMP(5);
    const long long pbase = (static_cast<long long>(c) * R + r) * H + hb * BMQ;
    for (int j = 0; j < 8; ++j) {
        const int n = 64 * j + 8 * warp + 2 * t;
        *reinterpret_cast<float2*>(a.po + (pbase + g) * D + n) = make_float2(acc[j][0], acc[j][1]);
        *reinterpret_cast<float2*>(a.po + (pbase + g + 8) * D + n) = make_float2(acc[j][2], acc[j][3]);
    }
    if (tid < BMQ) {
        a.pm[pbase + tid] = reinterpret_cast<float*>(sm + SM_MISC)[tid];
        a.pl[pbase + tid] = reinterpret_cast<float*>(sm + SM_MISC)[16 + tid];
    }
    int* flag = reinterpret_cast<int*>(sm + SM_MISC) + 32;
    __threadfence();
    __syncthreads();
    if (tid == 0) {
        int need = 0;
        for (int cc = 0; cc < NCH; ++cc) need += chunk_works(a, r, cc) ? 1 : 0;
        *flag = atomicAdd(a.ticket + r * (H / BMQ) + hb, 1) == need - 1;
    }
    __syncthreads();
    STAMP(6);
    if (!*flag) return;
    __threadfence();
    if (tid == 0) atomicExch(a.ticket + r * (H / BMQ) + hb, 0);  // self-cleaning: the next launch / replay
    merge<ROWS>(a, sm, r, hb);
    STAMP(7);
}

template <int KW, bool ROWS, bool HAS_HI>
cudaError_t launch_one(const Args& a, cudaStream_t stream) {
    static bool init = false;
    if (!init) {
        const cudaError_t e = cudaFuncSetAttribute(attn_kernel<KW, ROWS, HAS_HI>,
                                                   cudaFuncAttributeMaxDynamicSharedMemorySize, SMEM);
        if (e != cudaSuccess) return e;
        init = true;
    }
    attn_kernel<KW, ROWS, HAS_HI><<<dim3(NCH, a.H / BMQ, a.R), NT, SMEM, stream>>>(a);
    return cudaGetLastError();
}

inline cudaError_t dispatch(const Args& a, int kw, bool rows, bool has_hi, cudaStream_t stream) {
    if (a.R < 1 || a.H % BMQ || a.ring < WINDOW || (a.ring & (a.ring - 1))) return cudaErrorInvalidValue;
    switch ((kw == 4 ? 4 : 0) + (rows ? 2 : 0) + (has_hi ? 1 : 0)) {
    case 0: return launch_one<2, false, false>(a, stream);
    case 1: return launch_one<2, false, true>(a, stream);
    case 2: return launch_one<2, true, false>(a, stream);
    case 3: return launch_one<2, true, true>(a, stream);
    case 4: return launch_one<4, false, false>(a, stream);
    case 5: return launch_one<4, false, true>(a, stream);
    case 6: return launch_one<4, true, false>(a, stream);
    default: return launch_one<4, true, true>(a, stream);
    }
}

}  // namespace dsv41_attn_ph

#ifndef DSV41_ATTN_NO_TORCH      // the compile test builds the kernels alone (nvcc, no torch headers)
#include <ATen/cuda/CUDAContext.h>
#include <c10/cuda/CUDAException.h>
#include <torch/extension.h>

namespace {
template <typename T> T* tp(const at::Tensor& t) { return t.numel() ? static_cast<T*>(t.data_ptr()) : nullptr; }
}

void dsv41_attn_run_cuda(const at::Tensor& q, const at::Tensor& cv, const at::Tensor& csc, const at::Tensor& tok,
                         const at::Tensor& cnt, const at::Tensor& sv, const at::Tensor& ssc, const at::Tensor& lo,
                         const at::Tensor& hi, const at::Tensor& pos, const at::Tensor& sl, const at::Tensor& pt,
                         const at::Tensor& sink, const at::Tensor& cs, at::Tensor& po, at::Tensor& pm,
                         at::Tensor& pl, at::Tensor& out, at::Tensor& ticket, int64_t ring, int64_t psh,
                         int64_t pts, int64_t kw) {
    using namespace dsv41_attn;
    Args a{};
    a.q = tp<const uint16_t>(q);
    a.has_comp = cv.numel() ? 1 : 0;
    a.cv = tp<const uint8_t>(cv); a.csc = tp<const uint8_t>(csc);
    a.cvs = cv.numel() ? cv.stride(0) : 0; a.css = csc.numel() ? csc.stride(0) : 0;
    a.tok = tp<const int>(tok); a.ts = tok.numel() ? tok.stride(0) : 0; a.cnt = tp<const int>(cnt);
    a.sv = tp<const uint8_t>(sv); a.ssc = tp<const uint8_t>(ssc); a.svs = sv.stride(0); a.sss = ssc.stride(0);
    a.lo = tp<const int>(lo); a.hi = tp<const int>(hi);
    a.pos = pos.data_ptr();
    a.sl = tp<const long long>(sl);
    a.pt = tp<const int>(pt); a.pts = pts; a.psh = static_cast<int>(psh);
    a.sink = tp<const float>(sink); a.cs = tp<const float>(cs); a.csst = cs.stride(0);
    a.po = tp<float>(po); a.pm = tp<float>(pm); a.pl = tp<float>(pl);
    a.out = tp<uint16_t>(out); a.ticket = tp<int>(ticket);
    a.R = static_cast<int>(q.size(0)); a.H = static_cast<int>(q.size(1)); a.ring = static_cast<int>(ring);
    C10_CUDA_CHECK(dispatch(a, static_cast<int>(kw), sl.numel() > 0, hi.numel() > 0,
                            at::cuda::getCurrentCUDAStream()));
}

std::vector<int64_t> dsv41_attn_info_cuda(int64_t device) {   // GB10's limits for the two launches
    int sms = 0, optin = 0, cl = 0, blocks = 0;
    cudaDeviceGetAttribute(&sms, cudaDevAttrMultiProcessorCount, static_cast<int>(device));
    cudaDeviceGetAttribute(&optin, cudaDevAttrMaxSharedMemoryPerBlockOptin, static_cast<int>(device));
    cudaDeviceGetAttribute(&cl, cudaDevAttrClusterLaunch, static_cast<int>(device));
    cudaFuncSetAttribute(dsv41_attn_ph::attn_kernel<4, true, false>, cudaFuncAttributeMaxDynamicSharedMemorySize,
                         dsv41_attn_ph::SMEM);
    cudaOccupancyMaxActiveBlocksPerMultiprocessor(&blocks, dsv41_attn_ph::attn_kernel<4, true, false>, dsv41_attn_ph::NT,
                                                  dsv41_attn_ph::SMEM);
    return {sms, optin, cl, blocks, dsv41_attn_ph::SMEM};
}
#endif

// The instantiations dispatch() launches: attn_kernel<KW 2 / 4, ROWS, HAS_HI>.
template __global__ void dsv41_attn_ph::attn_kernel<2, false, false>(dsv41_attn_ph::Args);
template __global__ void dsv41_attn_ph::attn_kernel<2, false, true>(dsv41_attn_ph::Args);
template __global__ void dsv41_attn_ph::attn_kernel<2, true, false>(dsv41_attn_ph::Args);
template __global__ void dsv41_attn_ph::attn_kernel<2, true, true>(dsv41_attn_ph::Args);
template __global__ void dsv41_attn_ph::attn_kernel<4, false, false>(dsv41_attn_ph::Args);
template __global__ void dsv41_attn_ph::attn_kernel<4, false, true>(dsv41_attn_ph::Args);
template __global__ void dsv41_attn_ph::attn_kernel<4, true, false>(dsv41_attn_ph::Args);
template __global__ void dsv41_attn_ph::attn_kernel<4, true, true>(dsv41_attn_ph::Args);
