Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Single.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Single.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Single"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : Single
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\SingleCtrl.v" into library work
Parsing module <SingleCtrl>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\SignExt.v" into library work
Parsing module <SignExt>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\PC_reg.v" into library work
Parsing module <PC_reg>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\PC_plus_4.v" into library work
Parsing module <PC_plus_4>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\MUX_M.v" into library work
Parsing module <MUX_M>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\ipcore_dir\instr_block.v" into library work
Parsing module <instr_block>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\ipcore_dir\dat_block.v" into library work
Parsing module <dat_block>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\ALUctr.v" into library work
Parsing module <ALUctr>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\Adder.v" into library work
Parsing module <Adder>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\Single.v" into library work
Parsing module <Single>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Single>.

Elaborating module <PC_reg(N=9)>.

Elaborating module <PC_plus_4(N=9)>.

Elaborating module <instr_block>.
WARNING:HDLCompiler:1499 - "E:\CS Homework\Computer Organization and Design\Test4\ipcore_dir\instr_block.v" Line 39: Empty module <instr_block> remains a black box.

Elaborating module <MUX_M(N=5)>.

Elaborating module <Regs>.

Elaborating module <SingleCtrl>.
WARNING:HDLCompiler:1127 - "E:\CS Homework\Computer Organization and Design\Test4\Single.v" Line 104: Assignment to MemRead ignored, since the identifier is never used

Elaborating module <SignExt>.

Elaborating module <MUX_M>.

Elaborating module <ALUctr>.

Elaborating module <alu>.
WARNING:HDLCompiler:1127 - "E:\CS Homework\Computer Organization and Design\Test4\Single.v" Line 129: Assignment to overflow ignored, since the identifier is never used

Elaborating module <dat_block>.
WARNING:HDLCompiler:1499 - "E:\CS Homework\Computer Organization and Design\Test4\ipcore_dir\dat_block.v" Line 39: Empty module <dat_block> remains a black box.

Elaborating module <Adder>.

Elaborating module <MUX_M(N=9)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Single>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\Single.v".
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\Single.v" line 96: Output port <MemRead> of the instance <control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\Single.v" line 123: Output port <overflow> of the instance <ALU> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Single> synthesized.

Synthesizing Unit <PC_reg>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\PC_reg.v".
        N = 9
    Found 9-bit register for signal <t_pc>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PC_reg> synthesized.

Synthesizing Unit <PC_plus_4>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\PC_plus_4.v".
        N = 9
    Found 9-bit adder for signal <o_pc> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_plus_4> synthesized.

Synthesizing Unit <MUX_M_1>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\MUX_M.v".
        N = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_M_1> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\Regs.v".
    Found 992-bit register for signal <n0056[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <reg_R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 38.
    Found 32-bit 31-to-1 multiplexer for signal <reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 39.
    Found 32-bit 31-to-1 multiplexer for signal <reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT> created at line 40.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <SingleCtrl>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\SingleCtrl.v".
    Summary:
	no macro.
Unit <SingleCtrl> synthesized.

Synthesizing Unit <SignExt>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\SignExt.v".
    Summary:
	no macro.
Unit <SignExt> synthesized.

Synthesizing Unit <MUX_M>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\MUX_M.v".
        N = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_M> synthesized.

Synthesizing Unit <ALUctr>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\ALUctr.v".
    Summary:
	no macro.
Unit <ALUctr> synthesized.

Synthesizing Unit <alu>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\alu.v".
        one = 32'b00000000000000000000000000000001
        zero_0 = 32'b00000000000000000000000000000000
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit subtractor for signal <res_sub> created at line 35.
    Found 32-bit adder for signal <res_add> created at line 34.
    Found 32-bit 8-to-1 multiplexer for signal <res> created at line 42.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_7_o> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\Adder.v".
    Found 32-bit adder for signal <o_out> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <MUX_M_2>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\MUX_M.v".
        N = 9
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_M_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 9-bit adder                                           : 1
# Registers                                            : 2
 9-bit register                                        : 1
 992-bit register                                      : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 55
 32-bit 2-to-1 multiplexer                             : 48
 32-bit 31-to-1 multiplexer                            : 3
 5-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/instr_block.ngc>.
Reading core <ipcore_dir/dat_block.ngc>.
Loading core <instr_block> for timing and area information for instance <iblock>.
Loading core <dat_block> for timing and area information for instance <dblock>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 9-bit adder                                           : 1
# Registers                                            : 1001
 Flip-Flops                                            : 1001
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 55
 32-bit 2-to-1 multiplexer                             : 48
 32-bit 31-to-1 multiplexer                            : 3
 5-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Single> ...

Optimizing unit <Regs> ...

Optimizing unit <PC_reg> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Single, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1001
 Flip-Flops                                            : 1001

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Single.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2422
#      GND                         : 3
#      LUT2                        : 11
#      LUT3                        : 12
#      LUT4                        : 103
#      LUT5                        : 145
#      LUT6                        : 2017
#      MUXCY                       : 55
#      MUXF7                       : 32
#      VCC                         : 3
#      XORCY                       : 41
# FlipFlops/Latches                : 1001
#      FD                          : 9
#      FDCE                        : 992
# RAMS                             : 2
#      RAMB18E1                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 79
#      IBUF                        : 6
#      OBUF                        : 73

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1001  out of  202800     0%  
 Number of Slice LUTs:                 2288  out of  101400     2%  
    Number used as Logic:              2288  out of  101400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2288
   Number with an unused Flip Flop:    1287  out of   2288    56%  
   Number with an unused LUT:             0  out of   2288     0%  
   Number of fully used LUT-FF pairs:  1001  out of   2288    43%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                  80  out of    400    20%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1003  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 8.915ns (Maximum Frequency: 112.173MHz)
   Minimum input arrival time before clock: 4.079ns
   Maximum output required time after clock: 3.086ns
   Maximum combinational path delay: 3.097ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.915ns (frequency: 112.174MHz)
  Total number of paths / destination ports: 29714089 / 2065
-------------------------------------------------------------------------
Delay:               8.915ns (Levels of Logic = 51)
  Source:            iblock/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       pc_reg/t_pc_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: iblock/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to pc_reg/t_pc_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO0  259   2.080   0.687  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<16>)
     end scope: 'iblock:douta<16>'
     LUT6:I4->O            1   0.053   0.635  regs/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_92 (regs/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_92)
     LUT6:I2->O            2   0.053   0.491  regs/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4 (regs/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4)
     LUT6:I4->O            9   0.053   0.688  ALUsrcMUX/Mmux_S12 (ALU_B_src<0>)
     LUT4:I0->O            1   0.053   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_lut<0> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<0> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<1> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<2> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<3> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<4> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<5> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<6> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<7> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<8> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<9> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<10> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<11> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<12> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<13> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<14> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O           2   0.178   0.419  ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<15> (ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<15>)
     LUT6:I5->O            1   0.053   0.000  ALU/Mmux_res7_rs_lut<0> (ALU/Mmux_res7_rs_lut<0>)
     MUXCY:S->O            1   0.291   0.000  ALU/Mmux_res7_rs_cy<0> (ALU/Mmux_res7_rs_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<1> (ALU/Mmux_res7_rs_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<2> (ALU/Mmux_res7_rs_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<3> (ALU/Mmux_res7_rs_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<4> (ALU/Mmux_res7_rs_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<5> (ALU/Mmux_res7_rs_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<6> (ALU/Mmux_res7_rs_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<7> (ALU/Mmux_res7_rs_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<8> (ALU/Mmux_res7_rs_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<9> (ALU/Mmux_res7_rs_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<10> (ALU/Mmux_res7_rs_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<11> (ALU/Mmux_res7_rs_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<12> (ALU/Mmux_res7_rs_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<13> (ALU/Mmux_res7_rs_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<14> (ALU/Mmux_res7_rs_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<15> (ALU/Mmux_res7_rs_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<16> (ALU/Mmux_res7_rs_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<17> (ALU/Mmux_res7_rs_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<18> (ALU/Mmux_res7_rs_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<19> (ALU/Mmux_res7_rs_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<20> (ALU/Mmux_res7_rs_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<21> (ALU/Mmux_res7_rs_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<22> (ALU/Mmux_res7_rs_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<23> (ALU/Mmux_res7_rs_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  ALU/Mmux_res7_rs_cy<24> (ALU/Mmux_res7_rs_cy<24>)
     XORCY:CI->O          32   0.320   0.638  ALU/Mmux_res7_rs_xor<25> (ALU_res<25>)
     LUT4:I2->O            7   0.053   0.765  BranchMUX/Ctrl_GND_14_o_equal_1_o10_SW0 (N15)
     LUT6:I1->O            3   0.053   0.427  BranchMUX/Ctrl_GND_14_o_equal_1_o10 (BranchMUX/Ctrl_GND_14_o_equal_1_o)
     LUT6:I5->O            1   0.053   0.000  JumpMUX/Mmux_S11 (i_pc<0>)
     FD:D                      0.011          pc_reg/t_pc_0
    ----------------------------------------
    Total                      8.915ns (4.165ns logic, 4.750ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1169 / 1019
-------------------------------------------------------------------------
Offset:              4.079ns (Levels of Logic = 8)
  Source:            rst (PAD)
  Destination:       pc_reg/t_pc_8 (FF)
  Destination Clock: clk rising

  Data Path: rst to pc_reg/t_pc_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1016   0.000   0.763  rst_IBUF (rst_IBUF)
     LUT2:I0->O            5   0.053   0.766  pc_reg/Mmux_o_pc61 (PC_5_OBUF)
     LUT6:I0->O            8   0.053   0.648  pc_plus_4/Madd_o_pc_xor<6>111 (pc_plus_4/Madd_o_pc_xor<6>11)
     LUT5:I2->O            1   0.053   0.000  adder/Madd_o_out_lut<7> (adder/Madd_o_out_lut<7>)
     MUXCY:S->O            0   0.291   0.000  adder/Madd_o_out_cy<7> (adder/Madd_o_out_cy<7>)
     XORCY:CI->O           1   0.320   0.602  adder/Madd_o_out_xor<8> (branch_pc<8>)
     LUT6:I3->O            1   0.053   0.413  BranchMUX/Ctrl_GND_14_o_equal_1_o10_SW1 (N20)
     LUT6:I5->O            1   0.053   0.000  JumpMUX/Mmux_S91 (i_pc<8>)
     FD:D                      0.011          pc_reg/t_pc_8
    ----------------------------------------
    Total                      4.079ns (0.887ns logic, 3.192ns route)
                                       (21.7% logic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1033 / 73
-------------------------------------------------------------------------
Offset:              3.086ns (Levels of Logic = 5)
  Source:            regs/register_31_191 (FF)
  Destination:       reg_data<31> (PAD)
  Source Clock:      clk rising

  Data Path: regs/register_31_191 to reg_data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.282   0.655  regs/register_31_191 (regs/register_31_191)
     LUT6:I2->O            1   0.053   0.635  regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_873 (regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_873)
     LUT6:I2->O            1   0.053   0.000  regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_324 (regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_324)
     MUXF7:I1->O           1   0.217   0.739  regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_23 (regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<31>)
     LUT6:I0->O            1   0.053   0.399  regs/Mmux_rdata_C251 (reg_data_31_OBUF)
     OBUF:I->O                 0.000          reg_data_31_OBUF (reg_data<31>)
    ----------------------------------------
    Total                      3.086ns (0.658ns logic, 2.428ns route)
                                       (21.3% logic, 78.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 841 / 41
-------------------------------------------------------------------------
Delay:               3.097ns (Levels of Logic = 6)
  Source:            reg_addr<1> (PAD)
  Destination:       reg_data<31> (PAD)

  Data Path: reg_addr<1> to reg_data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           288   0.000   0.948  reg_addr_1_IBUF (reg_addr_1_IBUF)
     LUT6:I0->O            1   0.053   0.635  regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_81 (regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_81)
     LUT6:I2->O            1   0.053   0.000  regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_3 (regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_3)
     MUXF7:I1->O           1   0.217   0.739  regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7 (regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<0>)
     LUT6:I0->O            1   0.053   0.399  regs/Mmux_rdata_C110 (reg_data_0_OBUF)
     OBUF:I->O                 0.000          reg_data_0_OBUF (reg_data<0>)
    ----------------------------------------
    Total                      3.097ns (0.376ns logic, 2.721ns route)
                                       (12.1% logic, 87.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.915|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.21 secs
 
--> 

Total memory usage is 463952 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    3 (   0 filtered)

