

================================================================
== Vivado HLS Report for 'pixel_unpack'
================================================================
* Date:           Sun Oct 15 10:20:15 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        pixel_unpack
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      2.88|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         6|          4|          4|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        |- Loop 3  |    ?|    ?|         4|          4|          4|     ?|    yes   |
        |- Loop 4  |    ?|    ?|         2|          2|          2|     ?|    yes   |
        |- Loop 5  |    ?|    ?|         2|          2|          2|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 4, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 5
  Pipeline-0: II = 2, D = 2, States = { 3 4 }
  Pipeline-1: II = 2, D = 2, States = { 5 6 }
  Pipeline-2: II = 4, D = 4, States = { 7 8 9 10 }
  Pipeline-3: II = 1, D = 1, States = { 11 }
  Pipeline-4: II = 4, D = 6, States = { 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (mode_read == 4)
	5  / (mode_read == 3)
	7  / (mode_read == 2)
	11  / (mode_read == 1)
	12  / (mode_read == 0)
	18  / (mode_read != 0 & mode_read != 1 & mode_read != 2 & mode_read != 3 & mode_read != 4)
3 --> 
	4  / true
4 --> 
	18  / (last_2)
	3  / (!last_2)
5 --> 
	6  / true
6 --> 
	18  / (last_1)
	5  / (!last_1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	18  / (last)
	7  / (!last)
11 --> 
	18  / (in_stream_last_V_val3)
	11  / (!in_stream_last_V_val3)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / (last_9_2)
	12  / (!last_9_2)
18 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: mode_read [2/2] 1.00ns
:0  %mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)


 <State 2>: 2.88ns
ST_2: mode_read [1/2] 1.00ns
:0  %mode_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mode)

ST_2: stg_21 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_data_V), !map !57

ST_2: stg_22 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_user_V), !map !63

ST_2: stg_23 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last_V), !map !67

ST_2: stg_24 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_stream_data_V), !map !71

ST_2: stg_25 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_user_V), !map !77

ST_2: stg_26 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_last_V), !map !81

ST_2: stg_27 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mode), !map !85

ST_2: stg_28 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @pixel_unpack_str) nounwind

ST_2: stg_29 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_30 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @p_str2, [1 x i8]* @p_str1) nounwind

ST_2: stg_31 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %mode, [10 x i8]* @p_str3, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [8 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_32 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 24, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_33 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 96, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_34 [1/1] 1.88ns
:14  switch i32 %mode_read, label %.loopexit [
    i32 0, label %.preheader512.preheader
    i32 1, label %.preheader510
    i32 2, label %.preheader508
    i32 3, label %.preheader504
    i32 4, label %.preheader
  ]


 <State 3>: 0.00ns
ST_3: empty_13 [1/1] 0.00ns
.preheader:2  %empty_13 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_3: data_V_2 [1/1] 0.00ns
.preheader:3  %data_V_2 = extractvalue { i32, i1, i1 } %empty_13, 0

ST_3: user_V_2 [1/1] 0.00ns
.preheader:4  %user_V_2 = extractvalue { i32, i1, i1 } %empty_13, 1

ST_3: last_2 [1/1] 0.00ns
.preheader:5  %last_2 = extractvalue { i32, i1, i1 } %empty_13, 2

ST_3: p_Result_s [1/1] 0.00ns
.preheader:6  %p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V_2, i32 8, i32 15)

ST_3: p_Result_1 [1/1] 0.00ns
.preheader:7  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V_2, i32 24, i32 31)

ST_3: tmp_12 [1/1] 0.00ns
.preheader:8  %tmp_12 = trunc i32 %data_V_2 to i16

ST_3: p_Result_2 [1/1] 0.00ns
.preheader:9  %p_Result_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_1, i16 %tmp_12)

ST_3: stg_43 [1/1] 0.00ns
.preheader:10  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_2, i1 %user_V_2, i1 false)

ST_3: p_Result_9_1 [1/1] 0.00ns
.preheader:11  %p_Result_9_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V_2, i32 16, i32 23)


 <State 4>: 0.00ns
ST_4: tmp_1 [1/1] 0.00ns
.preheader:0  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

ST_4: stg_46 [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: p_Result_14_1 [1/1] 0.00ns
.preheader:12  %p_Result_14_1 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %p_Result_1, i8 %p_Result_s, i8 %p_Result_9_1)

ST_4: stg_48 [1/1] 0.00ns
.preheader:13  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_14_1, i1 false, i1 %last_2)

ST_4: empty_14 [1/1] 0.00ns
.preheader:14  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_1)

ST_4: stg_50 [1/1] 0.00ns
.preheader:15  br i1 %last_2, label %.loopexit, label %.preheader


 <State 5>: 0.00ns
ST_5: empty_11 [1/1] 0.00ns
.preheader504:2  %empty_11 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_5: data_V_1 [1/1] 0.00ns
.preheader504:3  %data_V_1 = extractvalue { i32, i1, i1 } %empty_11, 0

ST_5: user_V_1 [1/1] 0.00ns
.preheader504:4  %user_V_1 = extractvalue { i32, i1, i1 } %empty_11, 1

ST_5: last_1 [1/1] 0.00ns
.preheader504:5  %last_1 = extractvalue { i32, i1, i1 } %empty_11, 2

ST_5: tmp_11 [1/1] 0.00ns
.preheader504:6  %tmp_11 = trunc i32 %data_V_1 to i16

ST_5: p_Result_8 [1/1] 0.00ns
.preheader504:7  %p_Result_8 = zext i16 %tmp_11 to i24

ST_5: stg_57 [1/1] 0.00ns
.preheader504:8  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_8, i1 %user_V_1, i1 false)

ST_5: p_Result_7_1 [1/1] 0.00ns
.preheader504:9  %p_Result_7_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %data_V_1, i32 16, i32 31)


 <State 6>: 0.00ns
ST_6: tmp_s [1/1] 0.00ns
.preheader504:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_6: stg_60 [1/1] 0.00ns
.preheader504:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: p_Result_8_1 [1/1] 0.00ns
.preheader504:10  %p_Result_8_1 = zext i16 %p_Result_7_1 to i24

ST_6: stg_62 [1/1] 0.00ns
.preheader504:11  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_8_1, i1 false, i1 %last_1)

ST_6: empty_12 [1/1] 0.00ns
.preheader504:12  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_s)

ST_6: stg_64 [1/1] 0.00ns
.preheader504:13  br i1 %last_1, label %.loopexit, label %.preheader504


 <State 7>: 0.00ns
ST_7: empty_9 [1/1] 0.00ns
.preheader508:2  %empty_9 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_7: data_V [1/1] 0.00ns
.preheader508:3  %data_V = extractvalue { i32, i1, i1 } %empty_9, 0

ST_7: user_V [1/1] 0.00ns
.preheader508:4  %user_V = extractvalue { i32, i1, i1 } %empty_9, 1

ST_7: last [1/1] 0.00ns
.preheader508:5  %last = extractvalue { i32, i1, i1 } %empty_9, 2

ST_7: tmp_10 [1/1] 0.00ns
.preheader508:6  %tmp_10 = trunc i32 %data_V to i8

ST_7: p_Result_6 [1/1] 0.00ns
.preheader508:7  %p_Result_6 = zext i8 %tmp_10 to i24

ST_7: stg_71 [1/1] 0.00ns
.preheader508:8  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_6, i1 %user_V, i1 false)

ST_7: p_Result_5_1 [1/1] 0.00ns
.preheader508:9  %p_Result_5_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V, i32 8, i32 15)

ST_7: p_Result_5_2 [1/1] 0.00ns
.preheader508:12  %p_Result_5_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V, i32 16, i32 23)

ST_7: p_Result_5_3 [1/1] 0.00ns
.preheader508:15  %p_Result_5_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %data_V, i32 24, i32 31)


 <State 8>: 0.00ns
ST_8: p_Result_6_1 [1/1] 0.00ns
.preheader508:10  %p_Result_6_1 = zext i8 %p_Result_5_1 to i24

ST_8: stg_76 [1/1] 0.00ns
.preheader508:11  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_6_1, i1 false, i1 false)


 <State 9>: 0.00ns
ST_9: p_Result_6_2 [1/1] 0.00ns
.preheader508:13  %p_Result_6_2 = zext i8 %p_Result_5_2 to i24

ST_9: stg_78 [1/1] 0.00ns
.preheader508:14  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_6_2, i1 false, i1 false)


 <State 10>: 0.00ns
ST_10: tmp_8 [1/1] 0.00ns
.preheader508:0  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_10: stg_80 [1/1] 0.00ns
.preheader508:1  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: p_Result_6_3 [1/1] 0.00ns
.preheader508:16  %p_Result_6_3 = zext i8 %p_Result_5_3 to i24

ST_10: stg_82 [1/1] 0.00ns
.preheader508:17  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_6_3, i1 false, i1 %last)

ST_10: empty_10 [1/1] 0.00ns
.preheader508:18  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_8)

ST_10: stg_84 [1/1] 0.00ns
.preheader508:19  br i1 %last, label %.loopexit, label %.preheader508


 <State 11>: 0.00ns
ST_11: tmp_7 [1/1] 0.00ns
.preheader510:0  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_11: stg_86 [1/1] 0.00ns
.preheader510:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_11: empty_7 [1/1] 0.00ns
.preheader510:2  %empty_7 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_11: p_Val2_s [1/1] 0.00ns
.preheader510:3  %p_Val2_s = extractvalue { i32, i1, i1 } %empty_7, 0

ST_11: in_stream_user_V_val3 [1/1] 0.00ns
.preheader510:4  %in_stream_user_V_val3 = extractvalue { i32, i1, i1 } %empty_7, 1

ST_11: in_stream_last_V_val3 [1/1] 0.00ns
.preheader510:5  %in_stream_last_V_val3 = extractvalue { i32, i1, i1 } %empty_7, 2

ST_11: tmp_9 [1/1] 0.00ns
.preheader510:6  %tmp_9 = trunc i32 %p_Val2_s to i24

ST_11: stg_92 [1/1] 0.00ns
.preheader510:7  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %tmp_9, i1 %in_stream_user_V_val3, i1 %in_stream_last_V_val3)

ST_11: empty_8 [1/1] 0.00ns
.preheader510:8  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_7)

ST_11: stg_94 [1/1] 0.00ns
.preheader510:9  br i1 %in_stream_last_V_val3, label %.loopexit, label %.preheader510


 <State 12>: 0.00ns
ST_12: empty [1/1] 0.00ns
.preheader512.preheader:2  %empty = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_12: in_stream_data_V_val [1/1] 0.00ns
.preheader512.preheader:3  %in_stream_data_V_val = extractvalue { i32, i1, i1 } %empty, 0

ST_12: tmp_2 [1/1] 0.00ns
.preheader512.preheader:18  %tmp_2 = trunc i32 %in_stream_data_V_val to i24

ST_12: tmp_3 [1/1] 0.00ns
.preheader512.preheader:20  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_stream_data_V_val, i32 24, i32 31)


 <State 13>: 0.00ns
ST_13: empty_4 [1/1] 0.00ns
.preheader512.preheader:6  %empty_4 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_13: in_stream_data_V_val1 [1/1] 0.00ns
.preheader512.preheader:7  %in_stream_data_V_val1 = extractvalue { i32, i1, i1 } %empty_4, 0

ST_13: tmp_4 [1/1] 0.00ns
.preheader512.preheader:21  %tmp_4 = trunc i32 %in_stream_data_V_val1 to i16

ST_13: tmp_5 [1/1] 0.00ns
.preheader512.preheader:24  %tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %in_stream_data_V_val1, i32 16, i32 31)


 <State 14>: 1.37ns
ST_14: in_stream_user_V_val [1/1] 0.00ns (grouped into LUT with out node has_user_V_2)
.preheader512.preheader:4  %in_stream_user_V_val = extractvalue { i32, i1, i1 } %empty, 1

ST_14: in_stream_last_V_val [1/1] 0.00ns (grouped into LUT with out node last_9_2)
.preheader512.preheader:5  %in_stream_last_V_val = extractvalue { i32, i1, i1 } %empty, 2

ST_14: in_stream_user_V_val1 [1/1] 0.00ns (grouped into LUT with out node has_user_V_2)
.preheader512.preheader:8  %in_stream_user_V_val1 = extractvalue { i32, i1, i1 } %empty_4, 1

ST_14: in_stream_last_V_val1 [1/1] 0.00ns (grouped into LUT with out node last_9_2)
.preheader512.preheader:9  %in_stream_last_V_val1 = extractvalue { i32, i1, i1 } %empty_4, 2

ST_14: empty_5 [1/1] 0.00ns
.preheader512.preheader:10  %empty_5 = call { i32, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P.i1P(i32* %in_stream_data_V, i1* %in_stream_user_V, i1* %in_stream_last_V)

ST_14: in_stream_data_V_val2 [1/1] 0.00ns
.preheader512.preheader:11  %in_stream_data_V_val2 = extractvalue { i32, i1, i1 } %empty_5, 0

ST_14: in_stream_user_V_val2 [1/1] 0.00ns (grouped into LUT with out node has_user_V_2)
.preheader512.preheader:12  %in_stream_user_V_val2 = extractvalue { i32, i1, i1 } %empty_5, 1

ST_14: in_stream_last_V_val2 [1/1] 0.00ns (grouped into LUT with out node last_9_2)
.preheader512.preheader:13  %in_stream_last_V_val2 = extractvalue { i32, i1, i1 } %empty_5, 2

ST_14: tmp4 [1/1] 0.00ns (grouped into LUT with out node has_user_V_2)
.preheader512.preheader:14  %tmp4 = or i1 %in_stream_user_V_val1, %in_stream_user_V_val2

ST_14: has_user_V_2 [1/1] 1.37ns (out node of the LUT)
.preheader512.preheader:15  %has_user_V_2 = or i1 %tmp4, %in_stream_user_V_val

ST_14: tmp5 [1/1] 0.00ns (grouped into LUT with out node last_9_2)
.preheader512.preheader:16  %tmp5 = or i1 %in_stream_last_V_val1, %in_stream_last_V_val2

ST_14: last_9_2 [1/1] 1.37ns (out node of the LUT)
.preheader512.preheader:17  %last_9_2 = or i1 %tmp5, %in_stream_last_V_val

ST_14: stg_115 [1/1] 0.00ns
.preheader512.preheader:19  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %tmp_2, i1 %has_user_V_2, i1 false)

ST_14: tmp_6 [1/1] 0.00ns
.preheader512.preheader:25  %tmp_6 = trunc i32 %in_stream_data_V_val2 to i8

ST_14: p_Result_3_3 [1/1] 0.00ns
.preheader512.preheader:28  %p_Result_3_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %in_stream_data_V_val2, i32 8, i32 31)


 <State 15>: 0.00ns
ST_15: p_Result_3_1 [1/1] 0.00ns
.preheader512.preheader:22  %p_Result_3_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %tmp_4, i8 %tmp_3)

ST_15: stg_119 [1/1] 0.00ns
.preheader512.preheader:23  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_3_1, i1 false, i1 false)


 <State 16>: 0.00ns
ST_16: p_Result_3_2 [1/1] 0.00ns
.preheader512.preheader:26  %p_Result_3_2 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %tmp_6, i16 %tmp_5)

ST_16: stg_121 [1/1] 0.00ns
.preheader512.preheader:27  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_3_2, i1 false, i1 false)


 <State 17>: 0.00ns
ST_17: tmp [1/1] 0.00ns
.preheader512.preheader:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_17: stg_123 [1/1] 0.00ns
.preheader512.preheader:1  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_17: stg_124 [1/1] 0.00ns
.preheader512.preheader:29  call void @_ssdm_op_Write.axis.volatile.i24P.i1P.i1P(i24* %out_stream_data_V, i1* %out_stream_user_V, i1* %out_stream_last_V, i24 %p_Result_3_3, i1 false, i1 %last_9_2)

ST_17: empty_6 [1/1] 0.00ns
.preheader512.preheader:30  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

ST_17: stg_126 [1/1] 0.00ns
.preheader512.preheader:31  br i1 %last_9_2, label %.loopexit, label %.preheader512.preheader


 <State 18>: 0.00ns
ST_18: stg_127 [1/1] 0.00ns
.loopexit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mode_read             (read           ) [ 0010000000000000000]
stg_21                (specbitsmap    ) [ 0000000000000000000]
stg_22                (specbitsmap    ) [ 0000000000000000000]
stg_23                (specbitsmap    ) [ 0000000000000000000]
stg_24                (specbitsmap    ) [ 0000000000000000000]
stg_25                (specbitsmap    ) [ 0000000000000000000]
stg_26                (specbitsmap    ) [ 0000000000000000000]
stg_27                (specbitsmap    ) [ 0000000000000000000]
stg_28                (spectopmodule  ) [ 0000000000000000000]
stg_29                (specinterface  ) [ 0000000000000000000]
stg_30                (specclockdomain) [ 0000000000000000000]
stg_31                (specinterface  ) [ 0000000000000000000]
stg_32                (specinterface  ) [ 0000000000000000000]
stg_33                (specinterface  ) [ 0000000000000000000]
stg_34                (switch         ) [ 0000000000000000000]
empty_13              (read           ) [ 0000000000000000000]
data_V_2              (extractvalue   ) [ 0000000000000000000]
user_V_2              (extractvalue   ) [ 0000000000000000000]
last_2                (extractvalue   ) [ 0000100000000000000]
p_Result_s            (partselect     ) [ 0000100000000000000]
p_Result_1            (partselect     ) [ 0000100000000000000]
tmp_12                (trunc          ) [ 0000000000000000000]
p_Result_2            (bitconcatenate ) [ 0000000000000000000]
stg_43                (write          ) [ 0000000000000000000]
p_Result_9_1          (partselect     ) [ 0000100000000000000]
tmp_1                 (specregionbegin) [ 0000000000000000000]
stg_46                (specpipeline   ) [ 0000000000000000000]
p_Result_14_1         (bitconcatenate ) [ 0000000000000000000]
stg_48                (write          ) [ 0000000000000000000]
empty_14              (specregionend  ) [ 0000000000000000000]
stg_50                (br             ) [ 0000000000000000000]
empty_11              (read           ) [ 0000000000000000000]
data_V_1              (extractvalue   ) [ 0000000000000000000]
user_V_1              (extractvalue   ) [ 0000000000000000000]
last_1                (extractvalue   ) [ 0000001000000000000]
tmp_11                (trunc          ) [ 0000000000000000000]
p_Result_8            (zext           ) [ 0000000000000000000]
stg_57                (write          ) [ 0000000000000000000]
p_Result_7_1          (partselect     ) [ 0000001000000000000]
tmp_s                 (specregionbegin) [ 0000000000000000000]
stg_60                (specpipeline   ) [ 0000000000000000000]
p_Result_8_1          (zext           ) [ 0000000000000000000]
stg_62                (write          ) [ 0000000000000000000]
empty_12              (specregionend  ) [ 0000000000000000000]
stg_64                (br             ) [ 0000000000000000000]
empty_9               (read           ) [ 0000000000000000000]
data_V                (extractvalue   ) [ 0000000000000000000]
user_V                (extractvalue   ) [ 0000000000000000000]
last                  (extractvalue   ) [ 0000000011100000000]
tmp_10                (trunc          ) [ 0000000000000000000]
p_Result_6            (zext           ) [ 0000000000000000000]
stg_71                (write          ) [ 0000000000000000000]
p_Result_5_1          (partselect     ) [ 0000000010000000000]
p_Result_5_2          (partselect     ) [ 0000000011000000000]
p_Result_5_3          (partselect     ) [ 0000000011100000000]
p_Result_6_1          (zext           ) [ 0000000000000000000]
stg_76                (write          ) [ 0000000000000000000]
p_Result_6_2          (zext           ) [ 0000000000000000000]
stg_78                (write          ) [ 0000000000000000000]
tmp_8                 (specregionbegin) [ 0000000000000000000]
stg_80                (specpipeline   ) [ 0000000000000000000]
p_Result_6_3          (zext           ) [ 0000000000000000000]
stg_82                (write          ) [ 0000000000000000000]
empty_10              (specregionend  ) [ 0000000000000000000]
stg_84                (br             ) [ 0000000000000000000]
tmp_7                 (specregionbegin) [ 0000000000000000000]
stg_86                (specpipeline   ) [ 0000000000000000000]
empty_7               (read           ) [ 0000000000000000000]
p_Val2_s              (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val3 (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val3 (extractvalue   ) [ 0000000000010000000]
tmp_9                 (trunc          ) [ 0000000000000000000]
stg_92                (write          ) [ 0000000000000000000]
empty_8               (specregionend  ) [ 0000000000000000000]
stg_94                (br             ) [ 0000000000000000000]
empty                 (read           ) [ 0000000000000110000]
in_stream_data_V_val  (extractvalue   ) [ 0000000000000000000]
tmp_2                 (trunc          ) [ 0000000000000110000]
tmp_3                 (partselect     ) [ 0000000000000111000]
empty_4               (read           ) [ 0000000000000010000]
in_stream_data_V_val1 (extractvalue   ) [ 0000000000000000000]
tmp_4                 (trunc          ) [ 0000000000000011000]
tmp_5                 (partselect     ) [ 0000000000001011100]
in_stream_user_V_val  (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val  (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val1 (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val1 (extractvalue   ) [ 0000000000000000000]
empty_5               (read           ) [ 0000000000000000000]
in_stream_data_V_val2 (extractvalue   ) [ 0000000000000000000]
in_stream_user_V_val2 (extractvalue   ) [ 0000000000000000000]
in_stream_last_V_val2 (extractvalue   ) [ 0000000000000000000]
tmp4                  (or             ) [ 0000000000000000000]
has_user_V_2          (or             ) [ 0000000000000000000]
tmp5                  (or             ) [ 0000000000000000000]
last_9_2              (or             ) [ 0000000000001101110]
stg_115               (write          ) [ 0000000000000000000]
tmp_6                 (trunc          ) [ 0000000000001001100]
p_Result_3_3          (partselect     ) [ 0000000000001101110]
p_Result_3_1          (bitconcatenate ) [ 0000000000000000000]
stg_119               (write          ) [ 0000000000000000000]
p_Result_3_2          (bitconcatenate ) [ 0000000000000000000]
stg_121               (write          ) [ 0000000000000000000]
tmp                   (specregionbegin) [ 0000000000000000000]
stg_123               (specpipeline   ) [ 0000000000000000000]
stg_124               (write          ) [ 0000000000000000000]
empty_6               (specregionend  ) [ 0000000000000000000]
stg_126               (br             ) [ 0000000000000000000]
stg_127               (ret            ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mode">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixel_unpack_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="34" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="0" index="3" bw="1" slack="0"/>
<pin id="107" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_13/3 empty_11/5 empty_9/7 empty_7/11 empty/12 empty_4/13 empty_5/14 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="24" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="0" index="3" bw="1" slack="0"/>
<pin id="117" dir="0" index="4" bw="24" slack="0"/>
<pin id="118" dir="0" index="5" bw="1" slack="0"/>
<pin id="119" dir="0" index="6" bw="1" slack="0"/>
<pin id="120" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_43/3 stg_48/4 stg_57/5 stg_62/6 stg_71/7 stg_76/8 stg_78/9 stg_82/10 stg_92/11 stg_115/14 stg_119/15 stg_121/16 stg_124/17 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="34" slack="0"/>
<pin id="129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="data_V_2/3 data_V_1/5 data_V/7 p_Val2_s/11 in_stream_data_V_val/12 in_stream_data_V_val1/13 in_stream_data_V_val2/14 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="34" slack="0"/>
<pin id="133" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="user_V_2/3 user_V_1/5 user_V/7 in_stream_user_V_val3/11 in_stream_user_V_val2/14 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="34" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="last_2/3 last_1/5 last/7 in_stream_last_V_val3/11 in_stream_last_V_val2/14 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="0" index="3" bw="5" slack="0"/>
<pin id="146" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/3 p_Result_5_1/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="0" index="3" bw="6" slack="0"/>
<pin id="156" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 p_Result_5_3/7 tmp_3/12 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="0" index="3" bw="6" slack="0"/>
<pin id="166" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_1/3 p_Result_5_2/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="0" index="3" bw="6" slack="0"/>
<pin id="176" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7_1/5 tmp_5/13 "/>
</bind>
</comp>

<comp id="181" class="1005" name="reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s p_Result_5_1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 p_Result_5_3 tmp_3 "/>
</bind>
</comp>

<comp id="189" class="1005" name="reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="1"/>
<pin id="191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9_1 p_Result_5_2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="1"/>
<pin id="195" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7_1 tmp_5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_12_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_Result_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="24" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="16" slack="0"/>
<pin id="205" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_14_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="1"/>
<pin id="213" dir="0" index="2" bw="8" slack="1"/>
<pin id="214" dir="0" index="3" bw="8" slack="1"/>
<pin id="215" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_14_1/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_11_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_Result_8_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_8/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Result_8_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="1"/>
<pin id="232" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_8_1/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_10_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p_Result_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_6/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Result_6_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="1"/>
<pin id="246" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_6_1/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_Result_6_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2"/>
<pin id="251" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_6_2/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_Result_6_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="3"/>
<pin id="256" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_6_3/10 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_9_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_4_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="272" class="1004" name="in_stream_user_V_val_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="34" slack="2"/>
<pin id="274" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream_user_V_val/14 "/>
</bind>
</comp>

<comp id="275" class="1004" name="in_stream_last_V_val_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="34" slack="2"/>
<pin id="277" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream_last_V_val/14 "/>
</bind>
</comp>

<comp id="278" class="1004" name="in_stream_user_V_val1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="34" slack="1"/>
<pin id="280" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream_user_V_val1/14 "/>
</bind>
</comp>

<comp id="281" class="1004" name="in_stream_last_V_val1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="34" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream_last_V_val1/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4/14 "/>
</bind>
</comp>

<comp id="290" class="1004" name="has_user_V_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="has_user_V_2/14 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp5_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/14 "/>
</bind>
</comp>

<comp id="303" class="1004" name="last_9_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="last_9_2/14 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_6_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/14 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_Result_3_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="24" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3_3/14 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_Result_3_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="0"/>
<pin id="325" dir="0" index="1" bw="16" slack="2"/>
<pin id="326" dir="0" index="2" bw="8" slack="3"/>
<pin id="327" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3_1/15 "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Result_3_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="0"/>
<pin id="333" dir="0" index="1" bw="8" slack="2"/>
<pin id="334" dir="0" index="2" bw="16" slack="3"/>
<pin id="335" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3_2/16 "/>
</bind>
</comp>

<comp id="342" class="1005" name="last_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="last_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="last_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="3"/>
<pin id="354" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="360" class="1005" name="empty_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="34" slack="2"/>
<pin id="362" dir="1" index="1" bw="34" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="24" slack="2"/>
<pin id="368" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="empty_4_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="34" slack="1"/>
<pin id="373" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="empty_4 "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_4_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="2"/>
<pin id="379" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="382" class="1005" name="last_9_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="3"/>
<pin id="384" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="last_9_2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_6_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="2"/>
<pin id="389" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="392" class="1005" name="p_Result_3_3_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="24" slack="3"/>
<pin id="394" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_3_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="2" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="125"><net_src comp="66" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="126"><net_src comp="66" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="130"><net_src comp="102" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="102" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="112" pin=5"/></net>

<net id="139"><net_src comp="102" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="127" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="58" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="157"><net_src comp="54" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="127" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="60" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="127" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="68" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="161" pin=3"/></net>

<net id="177"><net_src comp="82" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="127" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="68" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="184"><net_src comp="141" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="151" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="161" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="171" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="127" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="151" pin="4"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="112" pin=4"/></net>

<net id="216"><net_src comp="78" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="185" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="181" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="189" pin="1"/><net_sink comp="210" pin=3"/></net>

<net id="220"><net_src comp="210" pin="4"/><net_sink comp="112" pin=4"/></net>

<net id="224"><net_src comp="127" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="233"><net_src comp="193" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="238"><net_src comp="127" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="247"><net_src comp="181" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="252"><net_src comp="189" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="257"><net_src comp="185" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="262"><net_src comp="127" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="267"><net_src comp="127" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="127" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="131" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="272" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="2"/><net_sink comp="112" pin=5"/></net>

<net id="301"><net_src comp="281" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="136" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="275" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="127" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="90" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="127" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="56" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="328"><net_src comp="92" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="185" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="330"><net_src comp="323" pin="3"/><net_sink comp="112" pin=4"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="193" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="338"><net_src comp="331" pin="3"/><net_sink comp="112" pin=4"/></net>

<net id="345"><net_src comp="136" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="350"><net_src comp="136" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="355"><net_src comp="136" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="363"><net_src comp="102" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="369"><net_src comp="264" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="374"><net_src comp="102" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="380"><net_src comp="268" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="385"><net_src comp="303" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="112" pin=6"/></net>

<net id="390"><net_src comp="309" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="395"><net_src comp="313" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="112" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_data_V | {3 4 5 6 7 8 9 10 11 14 15 16 17 }
	Port: out_stream_user_V | {3 4 5 6 7 8 9 10 11 14 15 16 17 }
	Port: out_stream_last_V | {3 4 5 6 7 8 9 10 11 14 15 16 17 }
 - Input state : 
	Port: pixel_unpack : in_stream_data_V | {3 5 7 11 12 13 14 }
	Port: pixel_unpack : in_stream_user_V | {3 5 7 11 12 13 14 }
	Port: pixel_unpack : in_stream_last_V | {3 5 7 11 12 13 14 }
	Port: pixel_unpack : mode | {1 }
  - Chain level:
	State 1
	State 2
	State 3
		p_Result_s : 1
		p_Result_1 : 1
		tmp_12 : 1
		p_Result_2 : 2
		stg_43 : 3
		p_Result_9_1 : 1
	State 4
		stg_48 : 1
		empty_14 : 1
	State 5
		tmp_11 : 1
		p_Result_8 : 2
		stg_57 : 3
		p_Result_7_1 : 1
	State 6
		stg_62 : 1
		empty_12 : 1
	State 7
		tmp_10 : 1
		p_Result_6 : 2
		stg_71 : 3
		p_Result_5_1 : 1
		p_Result_5_2 : 1
		p_Result_5_3 : 1
	State 8
		stg_76 : 1
	State 9
		stg_78 : 1
	State 10
		stg_82 : 1
		empty_10 : 1
	State 11
		tmp_9 : 1
		stg_92 : 2
		empty_8 : 1
		stg_94 : 1
	State 12
		tmp_2 : 1
		tmp_3 : 1
	State 13
		tmp_4 : 1
		tmp_5 : 1
	State 14
		tmp4 : 1
		has_user_V_2 : 1
		tmp5 : 1
		last_9_2 : 1
		stg_115 : 1
		tmp_6 : 1
		p_Result_3_3 : 1
	State 15
		stg_119 : 1
	State 16
		stg_121 : 1
	State 17
		empty_6 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          tmp4_fu_284         |    0    |    1    |
|    or    |      has_user_V_2_fu_290     |    0    |    1    |
|          |          tmp5_fu_297         |    0    |    1    |
|          |        last_9_2_fu_303       |    0    |    1    |
|----------|------------------------------|---------|---------|
|   read   |        grp_read_fu_96        |    0    |    0    |
|          |        grp_read_fu_102       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_112       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_127          |    0    |    0    |
|          |          grp_fu_131          |    0    |    0    |
|          |          grp_fu_136          |    0    |    0    |
|extractvalue|  in_stream_user_V_val_fu_272 |    0    |    0    |
|          |  in_stream_last_V_val_fu_275 |    0    |    0    |
|          | in_stream_user_V_val1_fu_278 |    0    |    0    |
|          | in_stream_last_V_val1_fu_281 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          grp_fu_141          |    0    |    0    |
|          |          grp_fu_151          |    0    |    0    |
|partselect|          grp_fu_161          |    0    |    0    |
|          |          grp_fu_171          |    0    |    0    |
|          |      p_Result_3_3_fu_313     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_12_fu_197        |    0    |    0    |
|          |         tmp_11_fu_221        |    0    |    0    |
|          |         tmp_10_fu_235        |    0    |    0    |
|   trunc  |         tmp_9_fu_259         |    0    |    0    |
|          |         tmp_2_fu_264         |    0    |    0    |
|          |         tmp_4_fu_268         |    0    |    0    |
|          |         tmp_6_fu_309         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       p_Result_2_fu_201      |    0    |    0    |
|bitconcatenate|     p_Result_14_1_fu_210     |    0    |    0    |
|          |      p_Result_3_1_fu_323     |    0    |    0    |
|          |      p_Result_3_2_fu_331     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       p_Result_8_fu_225      |    0    |    0    |
|          |      p_Result_8_1_fu_230     |    0    |    0    |
|   zext   |       p_Result_6_fu_239      |    0    |    0    |
|          |      p_Result_6_1_fu_244     |    0    |    0    |
|          |      p_Result_6_2_fu_249     |    0    |    0    |
|          |      p_Result_6_3_fu_254     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    4    |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   empty_4_reg_371  |   34   |
|    empty_reg_360   |   34   |
|   last_1_reg_347   |    1   |
|   last_2_reg_342   |    1   |
|  last_9_2_reg_382  |    1   |
|    last_reg_352    |    1   |
|p_Result_3_3_reg_392|   24   |
|       reg_181      |    8   |
|       reg_185      |    8   |
|       reg_189      |    8   |
|       reg_193      |   16   |
|    tmp_2_reg_366   |   24   |
|    tmp_4_reg_377   |   16   |
|    tmp_6_reg_387   |    8   |
+--------------------+--------+
|        Total       |   184  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_112 |  p4  |  13  |  24  |   312  ||    72   |
| grp_write_fu_112 |  p5  |   3  |   1  |    3   ||    1    |
| grp_write_fu_112 |  p6  |   6  |   1  |    6   ||    1    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   321  ||  5.745  ||    74   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    4   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   74   |
|  Register |    -   |   184  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   184  |   78   |
+-----------+--------+--------+--------+
