$date
	Thu Feb 12 09:18:18 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_decoder $end
$var wire 4 ! out [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 1 # en $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 2 % a [1:0] $end
$var wire 1 # en $end
$var wire 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
bx $
0#
b0 "
b0 !
$end
#10
b0 $
#20
b1 "
b1 %
b1 $
#30
b10 "
b10 %
b10 $
#40
b11 "
b11 %
b11 $
#50
b1 !
b1 &
1#
b0 "
b0 %
b100 $
#60
b10 !
b10 &
b1 "
b1 %
b101 $
#70
b100 !
b100 &
b10 "
b10 %
b110 $
#80
b1000 !
b1000 &
b11 "
b11 %
b111 $
#90
b0 !
b0 &
0#
b0 "
b0 %
b1000 $
#100
b1 "
b1 %
b1001 $
