

================================================================
== Vitis HLS Report for 'v_hcresampler_core_1'
================================================================
* Date:           Mon Aug 29 12:25:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.907 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        3|  1073971195|  16.875 ns|  6.041 sec|    3|  1073971195|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                            |                                                 |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166  |v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2  |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1634_1  |        0|  1073971192|  2 ~ 32776|          -|          -|  0 ~ 32767|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     394|    634|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     87|    -|
|Register         |        -|    -|     298|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     692|    799|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166  |v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2  |        0|   0|  394|  634|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                       |                                                 |        0|   0|  394|  634|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |loopWidth_fu_215_p2        |         +|   0|  0|  23|          16|          16|
    |y_2_fu_254_p2              |         +|   0|  0|  20|          15|           1|
    |cmp361000_fu_237_p2        |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1634_fu_249_p2      |      icmp|   0|  0|  13|          16|          16|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |select_ln1632_1_fu_208_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln1632_fu_225_p3    |    select|   0|  0|   3|           1|           1|
    |not_read16_fu_232_p2       |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  78|          67|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  42|          8|    1|          8|
    |ap_done               |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |stream_out_422_write  |   9|          2|    1|          2|
    |stream_scaled_read    |   9|          2|    1|          2|
    |y_fu_60               |   9|          2|   15|         30|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  87|         18|   20|         46|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |   7|   0|    7|          0|
    |ap_done_reg                                                              |   1|   0|    1|          0|
    |cmp361000_reg_498                                                        |   1|   0|    1|          0|
    |filt_res1_fu_64                                                          |  64|   0|   64|          0|
    |grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166_ap_start_reg  |   1|   0|    1|          0|
    |loopWidth_reg_473                                                        |  16|   0|   16|          0|
    |not_read16_reg_493                                                       |   1|   0|    1|          0|
    |p_0_0_0_0_0511_21058_lcssa1084_fu_108                                    |   8|   0|    8|          0|
    |p_0_0_0_0_05191009_lcssa1031_fu_68                                       |   8|   0|    8|          0|
    |p_0_0_0_0_05191015_lcssa1040_fu_80                                       |   8|   0|    8|          0|
    |p_0_0_0_0_0_21061_lcssa1087_fu_112                                       |   8|   0|    8|          0|
    |p_0_1_0_0_01011_lcssa1034_fu_72                                          |   8|   0|    8|          0|
    |p_0_1_0_0_01017_lcssa1043_fu_84                                          |   8|   0|    8|          0|
    |p_0_1_0_0_01021_lcssa1046_fu_88                                          |   8|   0|    8|          0|
    |p_0_2_0_0_01013_lcssa1037_fu_76                                          |   8|   0|    8|          0|
    |p_lcssa10541072_fu_96                                                    |   8|   0|    8|          0|
    |p_lcssa10561078_fu_100                                                   |   8|   0|    8|          0|
    |p_lcssa10571081_fu_104                                                   |   8|   0|    8|          0|
    |p_lcssa1066_fu_92                                                        |   8|   0|    8|          0|
    |pixbuf_y_val_V_1_fu_120                                                  |   8|   0|    8|          0|
    |pixbuf_y_val_V_2_fu_124                                                  |   8|   0|    8|          0|
    |pixbuf_y_val_V_2_load_reg_510                                            |   8|   0|    8|          0|
    |pixbuf_y_val_V_3_fu_128                                                  |   8|   0|    8|          0|
    |pixbuf_y_val_V_3_load_reg_515                                            |   8|   0|    8|          0|
    |pixbuf_y_val_V_4_fu_132                                                  |   8|   0|    8|          0|
    |pixbuf_y_val_V_4_load_reg_520                                            |   8|   0|    8|          0|
    |pixbuf_y_val_V_fu_116                                                    |   8|   0|    8|          0|
    |select_ln1632_reg_488                                                    |   1|   0|    2|          1|
    |start_once_reg                                                           |   1|   0|    1|          0|
    |trunc_ln1597_reg_478                                                     |  15|   0|   15|          0|
    |y_2_reg_505                                                              |  15|   0|   15|          0|
    |y_fu_60                                                                  |  15|   0|   15|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    | 298|   0|  299|          1|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1|  return value|
|start_full_n                   |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1|  return value|
|start_out                      |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1|  return value|
|start_write                    |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1|  return value|
|stream_scaled_dout             |   in|   24|     ap_fifo|         stream_scaled|       pointer|
|stream_scaled_num_data_valid   |   in|    5|     ap_fifo|         stream_scaled|       pointer|
|stream_scaled_fifo_cap         |   in|    5|     ap_fifo|         stream_scaled|       pointer|
|stream_scaled_empty_n          |   in|    1|     ap_fifo|         stream_scaled|       pointer|
|stream_scaled_read             |  out|    1|     ap_fifo|         stream_scaled|       pointer|
|Height                         |   in|   16|     ap_none|                Height|       pointer|
|WidthOut                       |   in|   16|     ap_none|              WidthOut|       pointer|
|p_read                         |   in|    1|     ap_none|                p_read|        scalar|
|stream_out_422_din             |  out|   24|     ap_fifo|        stream_out_422|       pointer|
|stream_out_422_num_data_valid  |   in|    5|     ap_fifo|        stream_out_422|       pointer|
|stream_out_422_fifo_cap        |   in|    5|     ap_fifo|        stream_out_422|       pointer|
|stream_out_422_full_n          |   in|    1|     ap_fifo|        stream_out_422|       pointer|
|stream_out_422_write           |  out|    1|     ap_fifo|        stream_out_422|       pointer|
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%filt_res1 = alloca i32 1"   --->   Operation 9 'alloca' 'filt_res1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191009_lcssa1031 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_0_0_0_05191009_lcssa1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01011_lcssa1034 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_1_0_0_01011_lcssa1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_2_0_0_01013_lcssa1037 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_2_0_0_01013_lcssa1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191015_lcssa1040 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_0_0_05191015_lcssa1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01017_lcssa1043 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_1_0_0_01017_lcssa1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01021_lcssa1046 = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_1_0_0_01021_lcssa1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lcssa1066 = alloca i32 1"   --->   Operation 16 'alloca' 'p_lcssa1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lcssa10541072 = alloca i32 1"   --->   Operation 17 'alloca' 'p_lcssa10541072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_lcssa10561078 = alloca i32 1"   --->   Operation 18 'alloca' 'p_lcssa10561078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_lcssa10571081 = alloca i32 1"   --->   Operation 19 'alloca' 'p_lcssa10571081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21058_lcssa1084 = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_0_0_0_0511_21058_lcssa1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21061_lcssa1087 = alloca i32 1"   --->   Operation 21 'alloca' 'p_0_0_0_0_0_21061_lcssa1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V = alloca i32 1"   --->   Operation 22 'alloca' 'pixbuf_y_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_1 = alloca i32 1"   --->   Operation 23 'alloca' 'pixbuf_y_val_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2 = alloca i32 1"   --->   Operation 24 'alloca' 'pixbuf_y_val_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3 = alloca i32 1"   --->   Operation 25 'alloca' 'pixbuf_y_val_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4 = alloca i32 1"   --->   Operation 26 'alloca' 'pixbuf_y_val_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.05ns)   --->   "%p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 27 'read' 'p_read_3' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21060_loc = alloca i64 1"   --->   Operation 28 'alloca' 'p_0_0_0_0_0511_21060_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21063_loc = alloca i64 1"   --->   Operation 29 'alloca' 'p_0_0_0_0_0_21063_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5_loc = alloca i64 1"   --->   Operation 30 'alloca' 'pixbuf_y_val_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln1634 = store i15 0, i15 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 31 'store' 'store_ln1634' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%WidthOut_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %WidthOut" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 32 'read' 'WidthOut_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%select_ln1632_1 = select i1 %p_read_3, i16 0, i16 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 33 'select' 'select_ln1632_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.07ns) (out node of the LUT)   --->   "%loopWidth = add i16 %WidthOut_read, i16 %select_ln1632_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 34 'add' 'loopWidth' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln1597 = trunc i16 %loopWidth" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1597]   --->   Operation 35 'trunc' 'trunc_ln1597' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %WidthOut, void "   --->   Operation 36 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %Height, void "   --->   Operation 37 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_422, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_scaled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %Height" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1596]   --->   Operation 40 'read' 'loopHeight' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.99ns)   --->   "%select_ln1632 = select i1 %p_read_3, i2 0, i2 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 41 'select' 'select_ln1632' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.97ns)   --->   "%not_read16 = xor i1 %p_read_3, i1 1"   --->   Operation 42 'xor' 'not_read16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (2.42ns)   --->   "%cmp361000 = icmp_sgt  i16 %loopWidth, i16 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 43 'icmp' 'cmp361000' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1634 = br void %VITIS_LOOP_1636_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 44 'br' 'br_ln1634' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.42>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%y_1 = load i15 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 45 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1634 = zext i15 %y_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 46 'zext' 'zext_ln1634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (2.42ns)   --->   "%icmp_ln1634 = icmp_slt  i16 %zext_ln1634, i16 %loopHeight" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 47 'icmp' 'icmp_ln1634' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 0"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.94ns)   --->   "%y_2 = add i15 %y_1, i15 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 49 'add' 'y_2' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1634 = br i1 %icmp_ln1634, void %for.end455.loopexit, void %VITIS_LOOP_1636_2.split" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 50 'br' 'br_ln1634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln1610 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1610]   --->   Operation 51 'specloopname' 'specloopname_ln1610' <Predicate = (icmp_ln1634)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1636 = br i1 %cmp361000, void %for.inc453, void %for.body37.preheader" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 52 'br' 'br_ln1636' <Predicate = (icmp_ln1634)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2_load = load i8 %pixbuf_y_val_V_2"   --->   Operation 53 'load' 'pixbuf_y_val_V_2_load' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3_load = load i8 %pixbuf_y_val_V_3"   --->   Operation 54 'load' 'pixbuf_y_val_V_3_load' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4_load = load i8 %pixbuf_y_val_V_4"   --->   Operation 55 'load' 'pixbuf_y_val_V_4_load' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 56 'wait' 'empty' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln1792 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1792]   --->   Operation 57 'ret' 'ret_ln1792' <Predicate = (!icmp_ln1634)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191015_lcssa1040_load = load i8 %p_0_0_0_0_05191015_lcssa1040"   --->   Operation 58 'load' 'p_0_0_0_0_05191015_lcssa1040_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01017_lcssa1043_load = load i8 %p_0_1_0_0_01017_lcssa1043"   --->   Operation 59 'load' 'p_0_1_0_0_01017_lcssa1043_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01021_lcssa1046_load = load i8 %p_0_1_0_0_01021_lcssa1046"   --->   Operation 60 'load' 'p_0_1_0_0_01021_lcssa1046_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21058_lcssa1084_load = load i8 %p_0_0_0_0_0511_21058_lcssa1084"   --->   Operation 61 'load' 'p_0_0_0_0_0511_21058_lcssa1084_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21061_lcssa1087_load = load i8 %p_0_0_0_0_0_21061_lcssa1087"   --->   Operation 62 'load' 'p_0_0_0_0_0_21061_lcssa1087_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_load = load i8 %pixbuf_y_val_V"   --->   Operation 63 'load' 'pixbuf_y_val_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.90ns)   --->   "%call_ln1597 = call void @v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2, i8 %pixbuf_y_val_V_4_load, i8 %pixbuf_y_val_V_3_load, i8 %pixbuf_y_val_V_2_load, i8 %pixbuf_y_val_V_load, i8 %p_0_0_0_0_0_21061_lcssa1087_load, i8 %p_0_0_0_0_0511_21058_lcssa1084_load, i8 %p_0_1_0_0_01021_lcssa1046_load, i8 %p_0_1_0_0_01017_lcssa1043_load, i8 %p_0_0_0_0_05191015_lcssa1040_load, i15 %trunc_ln1597, i1 %not_read16, i2 %select_ln1632, i16 %WidthOut_read, i24 %stream_scaled, i24 %stream_out_422, i1 %p_read_3, i8 %pixbuf_y_val_V_4, i8 %pixbuf_y_val_V_3, i8 %pixbuf_y_val_V_2, i8 %pixbuf_y_val_V_1, i8 %pixbuf_y_val_V_5_loc, i8 %p_0_0_0_0_0_21063_loc, i8 %p_0_0_0_0_0511_21060_loc, i8 %p_lcssa10571081, i8 %p_lcssa10561078, i8 %p_lcssa10541072, i8 %p_lcssa1066, i8 %p_0_2_0_0_01013_lcssa1037, i8 %p_0_1_0_0_01011_lcssa1034, i8 %p_0_0_0_0_05191009_lcssa1031, i64 %filt_res1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1597]   --->   Operation 64 'call' 'call_ln1597' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln1597 = call void @v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2, i8 %pixbuf_y_val_V_4_load, i8 %pixbuf_y_val_V_3_load, i8 %pixbuf_y_val_V_2_load, i8 %pixbuf_y_val_V_load, i8 %p_0_0_0_0_0_21061_lcssa1087_load, i8 %p_0_0_0_0_0511_21058_lcssa1084_load, i8 %p_0_1_0_0_01021_lcssa1046_load, i8 %p_0_1_0_0_01017_lcssa1043_load, i8 %p_0_0_0_0_05191015_lcssa1040_load, i15 %trunc_ln1597, i1 %not_read16, i2 %select_ln1632, i16 %WidthOut_read, i24 %stream_scaled, i24 %stream_out_422, i1 %p_read_3, i8 %pixbuf_y_val_V_4, i8 %pixbuf_y_val_V_3, i8 %pixbuf_y_val_V_2, i8 %pixbuf_y_val_V_1, i8 %pixbuf_y_val_V_5_loc, i8 %p_0_0_0_0_0_21063_loc, i8 %p_0_0_0_0_0511_21060_loc, i8 %p_lcssa10571081, i8 %p_lcssa10561078, i8 %p_lcssa10541072, i8 %p_lcssa1066, i8 %p_0_2_0_0_01013_lcssa1037, i8 %p_0_1_0_0_01011_lcssa1034, i8 %p_0_0_0_0_05191009_lcssa1031, i64 %filt_res1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1597]   --->   Operation 65 'call' 'call_ln1597' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5_loc_load = load i8 %pixbuf_y_val_V_5_loc"   --->   Operation 66 'load' 'pixbuf_y_val_V_5_loc_load' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21063_loc_load = load i8 %p_0_0_0_0_0_21063_loc"   --->   Operation 67 'load' 'p_0_0_0_0_0_21063_loc_load' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21060_loc_load = load i8 %p_0_0_0_0_0511_21060_loc"   --->   Operation 68 'load' 'p_0_0_0_0_0511_21060_loc_load' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_5_loc_load, i8 %pixbuf_y_val_V"   --->   Operation 69 'store' 'store_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0_21063_loc_load, i8 %p_0_0_0_0_0_21061_lcssa1087"   --->   Operation 70 'store' 'store_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0511_21060_loc_load, i8 %p_0_0_0_0_0511_21058_lcssa1084"   --->   Operation 71 'store' 'store_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0_21063_loc_load, i8 %p_0_1_0_0_01021_lcssa1046"   --->   Operation 72 'store' 'store_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_0511_21060_loc_load, i8 %p_0_1_0_0_01017_lcssa1043"   --->   Operation 73 'store' 'store_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_5_loc_load, i8 %p_0_0_0_0_05191015_lcssa1040"   --->   Operation 74 'store' 'store_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc453"   --->   Operation 75 'br' 'br_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln1634 = store i15 %y_2, i15 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 76 'store' 'store_ln1634' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln1634 = br void %VITIS_LOOP_1636_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 77 'br' 'br_ln1634' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_scaled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WidthOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_422]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                                   (alloca           ) [ 01111111]
filt_res1                           (alloca           ) [ 00111111]
p_0_0_0_0_05191009_lcssa1031        (alloca           ) [ 00111111]
p_0_1_0_0_01011_lcssa1034           (alloca           ) [ 00111111]
p_0_2_0_0_01013_lcssa1037           (alloca           ) [ 00111111]
p_0_0_0_0_05191015_lcssa1040        (alloca           ) [ 00111111]
p_0_1_0_0_01017_lcssa1043           (alloca           ) [ 00111111]
p_0_1_0_0_01021_lcssa1046           (alloca           ) [ 00111111]
p_lcssa1066                         (alloca           ) [ 00111111]
p_lcssa10541072                     (alloca           ) [ 00111111]
p_lcssa10561078                     (alloca           ) [ 00111111]
p_lcssa10571081                     (alloca           ) [ 00111111]
p_0_0_0_0_0511_21058_lcssa1084      (alloca           ) [ 00111111]
p_0_0_0_0_0_21061_lcssa1087         (alloca           ) [ 00111111]
pixbuf_y_val_V                      (alloca           ) [ 00111111]
pixbuf_y_val_V_1                    (alloca           ) [ 00111111]
pixbuf_y_val_V_2                    (alloca           ) [ 00111111]
pixbuf_y_val_V_3                    (alloca           ) [ 00111111]
pixbuf_y_val_V_4                    (alloca           ) [ 00111111]
p_read_3                            (read             ) [ 00111111]
p_0_0_0_0_0511_21060_loc            (alloca           ) [ 00111111]
p_0_0_0_0_0_21063_loc               (alloca           ) [ 00111111]
pixbuf_y_val_V_5_loc                (alloca           ) [ 00111111]
store_ln1634                        (store            ) [ 00000000]
WidthOut_read                       (read             ) [ 00011111]
select_ln1632_1                     (select           ) [ 00000000]
loopWidth                           (add              ) [ 00010000]
trunc_ln1597                        (trunc            ) [ 00011111]
specstablecontent_ln0               (specstablecontent) [ 00000000]
specstablecontent_ln0               (specstablecontent) [ 00000000]
specinterface_ln0                   (specinterface    ) [ 00000000]
specinterface_ln0                   (specinterface    ) [ 00000000]
loopHeight                          (read             ) [ 00001111]
select_ln1632                       (select           ) [ 00001111]
not_read16                          (xor              ) [ 00001111]
cmp361000                           (icmp             ) [ 00001111]
br_ln1634                           (br               ) [ 00000000]
y_1                                 (load             ) [ 00000000]
zext_ln1634                         (zext             ) [ 00000000]
icmp_ln1634                         (icmp             ) [ 00001111]
speclooptripcount_ln0               (speclooptripcount) [ 00000000]
y_2                                 (add              ) [ 00000111]
br_ln1634                           (br               ) [ 00000000]
specloopname_ln1610                 (specloopname     ) [ 00000000]
br_ln1636                           (br               ) [ 00000000]
pixbuf_y_val_V_2_load               (load             ) [ 00000110]
pixbuf_y_val_V_3_load               (load             ) [ 00000110]
pixbuf_y_val_V_4_load               (load             ) [ 00000110]
empty                               (wait             ) [ 00000000]
ret_ln1792                          (ret              ) [ 00000000]
p_0_0_0_0_05191015_lcssa1040_load   (load             ) [ 00000010]
p_0_1_0_0_01017_lcssa1043_load      (load             ) [ 00000010]
p_0_1_0_0_01021_lcssa1046_load      (load             ) [ 00000010]
p_0_0_0_0_0511_21058_lcssa1084_load (load             ) [ 00000010]
p_0_0_0_0_0_21061_lcssa1087_load    (load             ) [ 00000010]
pixbuf_y_val_V_load                 (load             ) [ 00000010]
call_ln1597                         (call             ) [ 00000000]
pixbuf_y_val_V_5_loc_load           (load             ) [ 00000000]
p_0_0_0_0_0_21063_loc_load          (load             ) [ 00000000]
p_0_0_0_0_0511_21060_loc_load       (load             ) [ 00000000]
store_ln0                           (store            ) [ 00000000]
store_ln0                           (store            ) [ 00000000]
store_ln0                           (store            ) [ 00000000]
store_ln0                           (store            ) [ 00000000]
store_ln0                           (store            ) [ 00000000]
store_ln0                           (store            ) [ 00000000]
br_ln0                              (br               ) [ 00000000]
store_ln1634                        (store            ) [ 00000000]
br_ln1634                           (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_scaled">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_scaled"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="WidthOut">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthOut"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_422">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_422"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="y_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="filt_res1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filt_res1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_0_0_0_0_05191009_lcssa1031_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_05191009_lcssa1031/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_0_1_0_0_01011_lcssa1034_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01011_lcssa1034/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_0_2_0_0_01013_lcssa1037_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_01013_lcssa1037/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_0_0_0_05191015_lcssa1040_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_05191015_lcssa1040/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_0_1_0_0_01017_lcssa1043_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01017_lcssa1043/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_0_1_0_0_01021_lcssa1046_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01021_lcssa1046/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_lcssa1066_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa1066/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_lcssa10541072_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa10541072/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_lcssa10561078_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa10561078/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_lcssa10571081_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa10571081/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_0_0_0_0_0511_21058_lcssa1084_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0511_21058_lcssa1084/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_0_0_0_0_0_21061_lcssa1087_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0_21061_lcssa1087/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="pixbuf_y_val_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="pixbuf_y_val_V_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="pixbuf_y_val_V_2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pixbuf_y_val_V_3_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_3/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="pixbuf_y_val_V_4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_4/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_0_0_0_0_0511_21060_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0511_21060_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_0_0_0_0_0_21063_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0_21063_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pixbuf_y_val_V_5_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_5_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read_3_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="WidthOut_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthOut_read/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="loopHeight_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="2"/>
<pin id="169" dir="0" index="2" bw="8" slack="2"/>
<pin id="170" dir="0" index="3" bw="8" slack="2"/>
<pin id="171" dir="0" index="4" bw="8" slack="0"/>
<pin id="172" dir="0" index="5" bw="8" slack="0"/>
<pin id="173" dir="0" index="6" bw="8" slack="0"/>
<pin id="174" dir="0" index="7" bw="8" slack="0"/>
<pin id="175" dir="0" index="8" bw="8" slack="0"/>
<pin id="176" dir="0" index="9" bw="8" slack="0"/>
<pin id="177" dir="0" index="10" bw="15" slack="3"/>
<pin id="178" dir="0" index="11" bw="1" slack="2"/>
<pin id="179" dir="0" index="12" bw="2" slack="2"/>
<pin id="180" dir="0" index="13" bw="16" slack="3"/>
<pin id="181" dir="0" index="14" bw="24" slack="0"/>
<pin id="182" dir="0" index="15" bw="24" slack="0"/>
<pin id="183" dir="0" index="16" bw="1" slack="4"/>
<pin id="184" dir="0" index="17" bw="8" slack="4"/>
<pin id="185" dir="0" index="18" bw="8" slack="4"/>
<pin id="186" dir="0" index="19" bw="8" slack="4"/>
<pin id="187" dir="0" index="20" bw="8" slack="4"/>
<pin id="188" dir="0" index="21" bw="8" slack="4"/>
<pin id="189" dir="0" index="22" bw="8" slack="4"/>
<pin id="190" dir="0" index="23" bw="8" slack="4"/>
<pin id="191" dir="0" index="24" bw="8" slack="4"/>
<pin id="192" dir="0" index="25" bw="8" slack="4"/>
<pin id="193" dir="0" index="26" bw="8" slack="4"/>
<pin id="194" dir="0" index="27" bw="8" slack="4"/>
<pin id="195" dir="0" index="28" bw="8" slack="4"/>
<pin id="196" dir="0" index="29" bw="8" slack="4"/>
<pin id="197" dir="0" index="30" bw="8" slack="4"/>
<pin id="198" dir="0" index="31" bw="64" slack="4"/>
<pin id="199" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1597/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln1634_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="15" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1634/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln1632_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="0" index="2" bw="16" slack="0"/>
<pin id="212" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1632_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="loopWidth_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopWidth/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln1597_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1597/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln1632_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="2"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="0" index="2" bw="2" slack="0"/>
<pin id="229" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1632/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="not_read16_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="2"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_read16/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="cmp361000_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="1"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp361000/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="y_1_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="15" slack="3"/>
<pin id="244" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln1634_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="15" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1634/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln1634_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="1"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1634/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="y_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="15" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="pixbuf_y_val_V_2_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="3"/>
<pin id="262" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_2_load/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="pixbuf_y_val_V_3_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="3"/>
<pin id="265" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_3_load/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="pixbuf_y_val_V_4_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="3"/>
<pin id="268" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_4_load/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_0_0_0_0_05191015_lcssa1040_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="4"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_05191015_lcssa1040_load/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_0_1_0_0_01017_lcssa1043_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="4"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01017_lcssa1043_load/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_0_1_0_0_01021_lcssa1046_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="4"/>
<pin id="279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01021_lcssa1046_load/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_0_0_0_0_0511_21058_lcssa1084_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="4"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0511_21058_lcssa1084_load/5 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_0_0_0_0_0_21061_lcssa1087_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="4"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0_21061_lcssa1087_load/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="pixbuf_y_val_V_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="4"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_load/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="pixbuf_y_val_V_5_loc_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="6"/>
<pin id="295" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_5_loc_load/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_0_0_0_0_0_21063_loc_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="6"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0_21063_loc_load/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_0_0_0_0_0511_21060_loc_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="6"/>
<pin id="301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0511_21060_loc_load/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln0_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="6"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln0_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="8" slack="6"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln0_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="6"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln0_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="8" slack="6"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln0_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="6"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln0_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="6"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln1634_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="15" slack="3"/>
<pin id="334" dir="0" index="1" bw="15" slack="6"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1634/7 "/>
</bind>
</comp>

<comp id="336" class="1005" name="y_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="0"/>
<pin id="338" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="343" class="1005" name="filt_res1_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="4"/>
<pin id="345" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="filt_res1 "/>
</bind>
</comp>

<comp id="348" class="1005" name="p_0_0_0_0_05191009_lcssa1031_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="4"/>
<pin id="350" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_05191009_lcssa1031 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_0_1_0_0_01011_lcssa1034_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="4"/>
<pin id="355" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01011_lcssa1034 "/>
</bind>
</comp>

<comp id="358" class="1005" name="p_0_2_0_0_01013_lcssa1037_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="4"/>
<pin id="360" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_01013_lcssa1037 "/>
</bind>
</comp>

<comp id="363" class="1005" name="p_0_0_0_0_05191015_lcssa1040_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="4"/>
<pin id="365" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_05191015_lcssa1040 "/>
</bind>
</comp>

<comp id="369" class="1005" name="p_0_1_0_0_01017_lcssa1043_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="4"/>
<pin id="371" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01017_lcssa1043 "/>
</bind>
</comp>

<comp id="375" class="1005" name="p_0_1_0_0_01021_lcssa1046_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="4"/>
<pin id="377" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01021_lcssa1046 "/>
</bind>
</comp>

<comp id="381" class="1005" name="p_lcssa1066_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="4"/>
<pin id="383" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_lcssa1066 "/>
</bind>
</comp>

<comp id="386" class="1005" name="p_lcssa10541072_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="4"/>
<pin id="388" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_lcssa10541072 "/>
</bind>
</comp>

<comp id="391" class="1005" name="p_lcssa10561078_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="4"/>
<pin id="393" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_lcssa10561078 "/>
</bind>
</comp>

<comp id="396" class="1005" name="p_lcssa10571081_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="4"/>
<pin id="398" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_lcssa10571081 "/>
</bind>
</comp>

<comp id="401" class="1005" name="p_0_0_0_0_0511_21058_lcssa1084_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="4"/>
<pin id="403" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0511_21058_lcssa1084 "/>
</bind>
</comp>

<comp id="407" class="1005" name="p_0_0_0_0_0_21061_lcssa1087_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="4"/>
<pin id="409" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_21061_lcssa1087 "/>
</bind>
</comp>

<comp id="413" class="1005" name="pixbuf_y_val_V_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="4"/>
<pin id="415" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V "/>
</bind>
</comp>

<comp id="419" class="1005" name="pixbuf_y_val_V_1_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="4"/>
<pin id="421" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_1 "/>
</bind>
</comp>

<comp id="424" class="1005" name="pixbuf_y_val_V_2_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="3"/>
<pin id="426" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_2 "/>
</bind>
</comp>

<comp id="430" class="1005" name="pixbuf_y_val_V_3_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="3"/>
<pin id="432" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_3 "/>
</bind>
</comp>

<comp id="436" class="1005" name="pixbuf_y_val_V_4_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="3"/>
<pin id="438" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_4 "/>
</bind>
</comp>

<comp id="442" class="1005" name="p_read_3_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="450" class="1005" name="p_0_0_0_0_0511_21060_loc_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="4"/>
<pin id="452" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0511_21060_loc "/>
</bind>
</comp>

<comp id="456" class="1005" name="p_0_0_0_0_0_21063_loc_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="4"/>
<pin id="458" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_21063_loc "/>
</bind>
</comp>

<comp id="462" class="1005" name="pixbuf_y_val_V_5_loc_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="4"/>
<pin id="464" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_5_loc "/>
</bind>
</comp>

<comp id="468" class="1005" name="WidthOut_read_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="3"/>
<pin id="470" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="WidthOut_read "/>
</bind>
</comp>

<comp id="473" class="1005" name="loopWidth_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="1"/>
<pin id="475" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="478" class="1005" name="trunc_ln1597_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="15" slack="3"/>
<pin id="480" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1597 "/>
</bind>
</comp>

<comp id="483" class="1005" name="loopHeight_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="16" slack="1"/>
<pin id="485" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="488" class="1005" name="select_ln1632_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="2" slack="2"/>
<pin id="490" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1632 "/>
</bind>
</comp>

<comp id="493" class="1005" name="not_read16_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="2"/>
<pin id="495" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="not_read16 "/>
</bind>
</comp>

<comp id="498" class="1005" name="cmp361000_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="1"/>
<pin id="500" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp361000 "/>
</bind>
</comp>

<comp id="505" class="1005" name="y_2_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="15" slack="3"/>
<pin id="507" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="y_2 "/>
</bind>
</comp>

<comp id="510" class="1005" name="pixbuf_y_val_V_2_load_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="2"/>
<pin id="512" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_2_load "/>
</bind>
</comp>

<comp id="515" class="1005" name="pixbuf_y_val_V_3_load_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="2"/>
<pin id="517" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_3_load "/>
</bind>
</comp>

<comp id="520" class="1005" name="pixbuf_y_val_V_4_load_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="2"/>
<pin id="522" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_4_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="166" pin=14"/></net>

<net id="202"><net_src comp="8" pin="0"/><net_sink comp="166" pin=15"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="154" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="38" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="40" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="242" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="50" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="166" pin=9"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="166" pin=8"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="166" pin=7"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="166" pin=6"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="166" pin=5"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="166" pin=4"/></net>

<net id="306"><net_src comp="293" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="296" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="299" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="296" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="299" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="293" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="339"><net_src comp="60" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="346"><net_src comp="64" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="166" pin=31"/></net>

<net id="351"><net_src comp="68" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="166" pin=30"/></net>

<net id="356"><net_src comp="72" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="166" pin=29"/></net>

<net id="361"><net_src comp="76" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="166" pin=28"/></net>

<net id="366"><net_src comp="80" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="372"><net_src comp="84" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="378"><net_src comp="88" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="384"><net_src comp="92" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="166" pin=27"/></net>

<net id="389"><net_src comp="96" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="166" pin=26"/></net>

<net id="394"><net_src comp="100" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="166" pin=25"/></net>

<net id="399"><net_src comp="104" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="166" pin=24"/></net>

<net id="404"><net_src comp="108" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="410"><net_src comp="112" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="416"><net_src comp="116" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="422"><net_src comp="120" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="166" pin=20"/></net>

<net id="427"><net_src comp="124" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="166" pin=19"/></net>

<net id="433"><net_src comp="128" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="166" pin=18"/></net>

<net id="439"><net_src comp="132" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="166" pin=17"/></net>

<net id="445"><net_src comp="148" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="449"><net_src comp="442" pin="1"/><net_sink comp="166" pin=16"/></net>

<net id="453"><net_src comp="136" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="166" pin=23"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="459"><net_src comp="140" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="166" pin=22"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="465"><net_src comp="144" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="166" pin=21"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="471"><net_src comp="154" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="166" pin=13"/></net>

<net id="476"><net_src comp="215" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="481"><net_src comp="221" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="166" pin=10"/></net>

<net id="486"><net_src comp="160" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="491"><net_src comp="225" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="166" pin=12"/></net>

<net id="496"><net_src comp="232" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="166" pin=11"/></net>

<net id="501"><net_src comp="237" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="254" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="513"><net_src comp="260" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="166" pin=3"/></net>

<net id="518"><net_src comp="263" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="523"><net_src comp="266" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Height | {}
	Port: WidthOut | {}
	Port: stream_out_422 | {5 6 }
 - Input state : 
	Port: v_hcresampler_core.1 : stream_scaled | {5 6 }
	Port: v_hcresampler_core.1 : Height | {3 }
	Port: v_hcresampler_core.1 : WidthOut | {2 }
	Port: v_hcresampler_core.1 : p_read | {1 }
  - Chain level:
	State 1
		store_ln1634 : 1
	State 2
		loopWidth : 1
		trunc_ln1597 : 2
	State 3
	State 4
		zext_ln1634 : 1
		icmp_ln1634 : 2
		y_2 : 1
		br_ln1634 : 3
	State 5
		call_ln1597 : 1
	State 6
	State 7
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|---------|
| Operation|                       Functional Unit                      |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|---------|
|   call   | grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_1636_2_fu_166 |  1.588  |   223   |   326   |
|----------|------------------------------------------------------------|---------|---------|---------|
|    add   |                      loopWidth_fu_215                      |    0    |    0    |    23   |
|          |                         y_2_fu_254                         |    0    |    0    |    20   |
|----------|------------------------------------------------------------|---------|---------|---------|
|   icmp   |                      cmp361000_fu_237                      |    0    |    0    |    13   |
|          |                     icmp_ln1634_fu_249                     |    0    |    0    |    13   |
|----------|------------------------------------------------------------|---------|---------|---------|
|  select  |                   select_ln1632_1_fu_208                   |    0    |    0    |    16   |
|          |                    select_ln1632_fu_225                    |    0    |    0    |    2    |
|----------|------------------------------------------------------------|---------|---------|---------|
|    xor   |                      not_read16_fu_232                     |    0    |    0    |    2    |
|----------|------------------------------------------------------------|---------|---------|---------|
|          |                    p_read_3_read_fu_148                    |    0    |    0    |    0    |
|   read   |                  WidthOut_read_read_fu_154                 |    0    |    0    |    0    |
|          |                   loopHeight_read_fu_160                   |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|
|   trunc  |                     trunc_ln1597_fu_221                    |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|
|   zext   |                     zext_ln1634_fu_245                     |    0    |    0    |    0    |
|----------|------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                            |  1.588  |   223   |   415   |
|----------|------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|         WidthOut_read_reg_468        |   16   |
|           cmp361000_reg_498          |    1   |
|           filt_res1_reg_343          |   64   |
|          loopHeight_reg_483          |   16   |
|           loopWidth_reg_473          |   16   |
|          not_read16_reg_493          |    1   |
|p_0_0_0_0_0511_21058_lcssa1084_reg_401|    8   |
|   p_0_0_0_0_0511_21060_loc_reg_450   |    8   |
| p_0_0_0_0_05191009_lcssa1031_reg_348 |    8   |
| p_0_0_0_0_05191015_lcssa1040_reg_363 |    8   |
|  p_0_0_0_0_0_21061_lcssa1087_reg_407 |    8   |
|     p_0_0_0_0_0_21063_loc_reg_456    |    8   |
|   p_0_1_0_0_01011_lcssa1034_reg_353  |    8   |
|   p_0_1_0_0_01017_lcssa1043_reg_369  |    8   |
|   p_0_1_0_0_01021_lcssa1046_reg_375  |    8   |
|   p_0_2_0_0_01013_lcssa1037_reg_358  |    8   |
|        p_lcssa10541072_reg_386       |    8   |
|        p_lcssa10561078_reg_391       |    8   |
|        p_lcssa10571081_reg_396       |    8   |
|          p_lcssa1066_reg_381         |    8   |
|           p_read_3_reg_442           |    1   |
|       pixbuf_y_val_V_1_reg_419       |    8   |
|     pixbuf_y_val_V_2_load_reg_510    |    8   |
|       pixbuf_y_val_V_2_reg_424       |    8   |
|     pixbuf_y_val_V_3_load_reg_515    |    8   |
|       pixbuf_y_val_V_3_reg_430       |    8   |
|     pixbuf_y_val_V_4_load_reg_520    |    8   |
|       pixbuf_y_val_V_4_reg_436       |    8   |
|     pixbuf_y_val_V_5_loc_reg_462     |    8   |
|        pixbuf_y_val_V_reg_413        |    8   |
|         select_ln1632_reg_488        |    2   |
|         trunc_ln1597_reg_478         |   15   |
|              y_2_reg_505             |   15   |
|               y_reg_336              |   15   |
+--------------------------------------+--------+
|                 Total                |   346  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   223  |   415  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   346  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   569  |   415  |
+-----------+--------+--------+--------+
