[
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-18T15:20:16+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;m trying to cross-compile these with Ubuntu and got hit with missing headers left and right. Used the toolchain provided by the manufacturer and nothing seems to work. So I am wondering if there&#39;s a precompiled RISCV version for NSS and NSPR.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/floydhwung\"> /u/floydhwung </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1isf29n/help_needed_is_there_a_precompiled_binary_for_nss/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1isf29n/help_needed_is_there_a_precompiled_binary_for_nss/\">[comments]</a></span>",
        "id": 2140687,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1isf29n/help_needed_is_there_a_precompiled_binary_for_nss",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "[Help Needed] Is there a precompiled binary for NSS and NSPR on RISCV?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-18T10:58:39+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/archanox\"> /u/archanox </a> <br/> <span><a href=\"https://github.com/Glavo/JetBrains-IDE-Multiarch\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1isa4bc/jetbrains_ides_for_linux_riscv_64loongarch64/\">[comments]</a></span>",
        "id": 2138686,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1isa4bc/jetbrains_ides_for_linux_riscv_64loongarch64",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "JetBrains IDEs for Linux RISC-V 64/LoongArch64",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-18T01:43:11+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1is15im/fosdem_2025_riscv/\"> <img src=\"https://external-preview.redd.it/P3lyfhnClpqOXoYr5hnW1nzsKvn-H05FYkcfYIDxqrU.jpg?width=108&amp;crop=smart&amp;auto=webp&amp;s=e20724b837a14c3dc4539c2b1e94263a68911e9d\" alt=\"FOSDEM 2025 - RISC-V\" title=\"FOSDEM 2025 - RISC-V\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/3G6A5W338E\"> /u/3G6A5W338E </a> <br/> <span><a href=\"https://fosdem.org/2025/schedule/track/risc-v/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1is15im/fosdem_2025_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 2137286,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1is15im/fosdem_2025_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/P3lyfhnClpqOXoYr5hnW1nzsKvn-H05FYkcfYIDxqrU.jpg?width=108&crop=smart&auto=webp&s=e20724b837a14c3dc4539c2b1e94263a68911e9d",
        "title": "FOSDEM 2025 - RISC-V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": null,
        "bookmarked": false,
        "comments": [],
        "date_dead_since": null,
        "date_published": "2025-02-18T00:15:58+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>This is a corner of the &quot;RISC-V&quot; world I&#39;d not heard of.</p> <p><a href=\"https://opensecura.googlesource.com/hw/kelvin/+/HEAD/doc/overview.md\">https://opensecura.googlesource.com/hw/kelvin/+/HEAD/doc/overview.md</a></p> <p>So they take the basic RISCV (rv32im) architecture and stretch it in a few ways... including taking the C ISA space and using it for other stuff... and creating the &quot;Kelvin Core&quot;..</p> <p>This apparently started out with Google, and Ant Micro, and has now roped in Synaptics?</p> <p><a href=\"https://riscv.org/blog/2023/11/enabling-secure-open-source-ml-products-with-open-se-cura/\">https://riscv.org/blog/2023/11/enabling-secure-open-source-ml-products-with-open-se-cura/</a></p> <p><a href=\"https://www.eetimes.com/podcasts/what-the-google-and-synaptics-collaboration-means-for-edge-ai/\">https://www.eetimes.com/podcasts/what-the-google-and-synaptics-collaboration-means-for-edge-ai/</a></p> </div><!-- SC_ON --> &#",
        "id": 2137285,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1irzb6l/google_is_doingdid_some_strange_things_with_the",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Google is doing/did some strange things with the RISC-V architecture... Kelvin Core",
        "vote": 0
    }
]