Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue May 27 21:57:14 2025
| Host         : cccad4.doc.ic.ac.uk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
| Design       : calculate_value
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by default  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul_table_V_U/calculate_value_mbkb_rom_U/q0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by default  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             default
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (default rise@10.000ns - default rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 1.814ns (22.786%)  route 6.147ns (77.214%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ap_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.584     2.456    ap_clk_IBUF_BUFG
                         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ap_CS_fsm_reg[1]/Q
                         net (fo=278, unplaced)       0.595     3.529    mul_table_V_U/calculate_value_mbkb_rom_U/ap_CS_fsm_pp0_stage1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.824 r  mul_table_V_U/calculate_value_mbkb_rom_U/q0[4]_i_55/O
                         net (fo=118, unplaced)       1.215     5.039    mul_table_V_U/calculate_value_mbkb_rom_U/q0[4]_i_55_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     5.163 r  mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_258/O
                         net (fo=2, unplaced)         0.913     6.076    mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_258_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.200 r  mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_140/O
                         net (fo=1, unplaced)         0.902     7.102    mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_140_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     7.226 r  mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_91/O
                         net (fo=1, unplaced)         0.902     8.128    mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_91_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.252 r  mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_41/O
                         net (fo=1, unplaced)         0.419     8.671    mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_41_n_0
                         LUT3 (Prop_lut3_I1_O)        0.124     8.795 r  mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_15/O
                         net (fo=1, unplaced)         0.665     9.460    mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_15_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.584 r  mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_6/O
                         net (fo=1, unplaced)         0.000     9.584    mul_table_V_U/calculate_value_mbkb_rom_U/q0[13]_i_6_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.209     9.793 r  mul_table_V_U/calculate_value_mbkb_rom_U/q0_reg[13]_i_3/O
                         net (fo=1, unplaced)         0.000     9.793    mul_table_V_U/calculate_value_mbkb_rom_U/q0_reg[13]_i_3_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.088     9.881 r  mul_table_V_U/calculate_value_mbkb_rom_U/q0_reg[13]_i_1/O
                         net (fo=2, unplaced)         0.536    10.417    mul_table_V_U/calculate_value_mbkb_rom_U/p_0_out[13]
                         FDRE                                         r  mul_table_V_U/calculate_value_mbkb_rom_U/q0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock default rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    ap_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=36, unplaced)        0.439    12.128    mul_table_V_U/calculate_value_mbkb_rom_U/ap_clk_IBUF_BUFG
                         FDRE                                         r  mul_table_V_U/calculate_value_mbkb_rom_U/q0_reg[13]/C
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         FDRE (Setup_fdre_C_D)       -0.244    12.032    mul_table_V_U/calculate_value_mbkb_rom_U/q0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.032    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                  1.615    




