#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 13 19:48:11 2021
# Process ID: 3804
# Current directory: h:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.tmp/lcd_8_bits_ip_v1_0_project/lcd_8_bits_ip_v1_0_project.runs/synth_1
# Command line: vivado.exe -log lcd_8_bits_ip_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lcd_8_bits_ip_v1_0.tcl
# Log file: h:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.tmp/lcd_8_bits_ip_v1_0_project/lcd_8_bits_ip_v1_0_project.runs/synth_1/lcd_8_bits_ip_v1_0.vds
# Journal file: h:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.tmp/lcd_8_bits_ip_v1_0_project/lcd_8_bits_ip_v1_0_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lcd_8_bits_ip_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/GitR/hw-sw-codesign-projects/led_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is h:/gitr/hw-sw-codesign-projects/lab3_exerciselcd/lab3_exerciselcd.tmp/lcd_8_bits_ip_v1_0_project/lcd_8_bits_ip_v1_0_project.cache/ip 
Command: synth_design -top lcd_8_bits_ip_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9932 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 391.926 ; gain = 102.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lcd_8_bits_ip_v1_0' [h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0.vhd:49]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'lcd_8_bits_ip_v1_0_S_AXI' declared at 'h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0_S_AXI.vhd:5' bound to instance 'lcd_8_bits_ip_v1_0_S_AXI_inst' of component 'lcd_8_bits_ip_v1_0_S_AXI' [h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'lcd_8_bits_ip_v1_0_S_AXI' [h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0_S_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0_S_AXI.vhd:225]
INFO: [Synth 8-226] default block is never used [h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0_S_AXI.vhd:355]
WARNING: [Synth 8-614] signal 'input_data' is read in the process but is not in the sensitivity list [h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0_S_AXI.vhd:350]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0_S_AXI.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'lcd_8_bits_ip_v1_0_S_AXI' (1#1) [h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0_S_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'lcd_8_bits_ip_v1_0' (2#1) [h:/GitR/hw-sw-codesign-projects/lcd_8_bits_ip/ip_repo/lcd_8_bits_ip_1.0/hdl/lcd_8_bits_ip_v1_0.vhd:49]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 447.312 ; gain = 158.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 447.312 ; gain = 158.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 447.312 ; gain = 158.086
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 447.312 ; gain = 158.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lcd_8_bits_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design lcd_8_bits_ip_v1_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'lcd_8_bits_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'lcd_8_bits_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd_8_bits_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'lcd_8_bits_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'lcd_8_bits_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lcd_8_bits_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 614.035 ; gain = 324.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 614.035 ; gain = 324.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 614.035 ; gain = 324.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 614.035 ; gain = 324.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 614.035 ; gain = 324.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 614.035 ; gain = 324.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 614.035 ; gain = 324.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 614.035 ; gain = 324.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 614.035 ; gain = 324.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     9|
|4     |LUT3  |     1|
|5     |LUT4  |    18|
|6     |LUT5  |    21|
|7     |LUT6  |    13|
|8     |FDRE  |   146|
|9     |FDSE  |     3|
|10    |IBUF  |    47|
|11    |IOBUF |     8|
|12    |OBUF  |    44|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------+------+
|      |Instance                        |Module                   |Cells |
+------+--------------------------------+-------------------------+------+
|1     |top                             |                         |   312|
|2     |  lcd_8_bits_ip_v1_0_S_AXI_inst |lcd_8_bits_ip_v1_0_S_AXI |   212|
+------+--------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 614.035 ; gain = 324.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 614.035 ; gain = 324.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 614.035 ; gain = 324.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 720.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 720.160 ; gain = 437.555
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 720.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'h:/GitR/hw-sw-codesign-projects/lab3_exerciseLCD/lab3_exerciseLCD.tmp/lcd_8_bits_ip_v1_0_project/lcd_8_bits_ip_v1_0_project.runs/synth_1/lcd_8_bits_ip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lcd_8_bits_ip_v1_0_utilization_synth.rpt -pb lcd_8_bits_ip_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 13 19:48:50 2021...
