// Seed: 2385573968
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output wand id_2,
    input supply0 id_3,
    input tri id_4,
    output wor id_5,
    output supply1 id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wand id_9
);
  wire id_11;
  assign id_9 = 1 == 1;
  assign id_8 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    output supply0 id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wand id_6
);
  assign id_3 = 1 != id_6;
  tri1 id_8 = 1;
  wire id_9;
  wire id_10;
  module_0(
      id_6, id_5, id_4, id_6, id_5, id_0, id_1, id_1, id_1, id_1
  );
endmodule
