
*** Running vivado
    with args -log xadc_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xadc_wiz_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2016.3/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
source xadc_wiz_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 341.102 ; gain = 129.707
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [r:/work/FORTE/FPGA/fabric/vivado2/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0_axi_xadc' [r:/work/FORTE/FPGA/fabric/vivado2/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_axi_xadc.vhd:123]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0_xadc_core_drp' [r:/work/FORTE/FPGA/fabric/vivado2/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_xadc_core_drp.vhd:141]
INFO: [Synth 8-638] synthesizing module 'drp_to_axi4stream' [r:/work/FORTE/FPGA/fabric/vivado2/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_drp_to_axi_stream.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'drp_to_axi4stream' (1#1) [r:/work/FORTE/FPGA/fabric/vivado2/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_drp_to_axi_stream.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0_xadc_core_drp' (2#1) [r:/work/FORTE/FPGA/fabric/vivado2/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_xadc_core_drp.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0_axi_xadc' (3#1) [r:/work/FORTE/FPGA/fabric/vivado2/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0_axi_xadc.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0' (4#1) [r:/work/FORTE/FPGA/fabric/vivado2/project_1.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.vhd:81]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 378.520 ; gain = 167.125
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 378.520 ; gain = 167.125
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 786.926 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 786.926 ; gain = 575.531
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 786.926 ; gain = 575.531
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 786.926 ; gain = 575.531
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 786.926 ; gain = 575.531
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 786.926 ; gain = 575.531
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 786.926 ; gain = 575.531
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 786.926 ; gain = 575.531
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 787.617 ; gain = 576.223
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 787.617 ; gain = 576.223
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 787.617 ; gain = 576.223
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 787.617 ; gain = 576.223
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 787.617 ; gain = 576.223
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 787.617 ; gain = 576.223
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 787.617 ; gain = 576.223

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |FIFO18E1 |     2|
|3     |LUT1     |    17|
|4     |LUT2     |     6|
|5     |LUT3     |     1|
|6     |LUT4     |     9|
|7     |LUT5     |     9|
|8     |LUT6     |    28|
|9     |XADC     |     1|
|10    |FDCE     |    41|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 787.617 ; gain = 576.223
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 895.660 ; gain = 627.852
