AArch64 LB+rel+CAS+BIS
{
0:X1=x; 0:X3=y;
1:X1=x; 1:X3=y;
}
P0            | P1                ;
MOV W9, #1    | MOV W4, #0        ;
LDR W0, [X3]  | LDR W5, [X1]      ;
STLR W9, [X1] | ORR W10, W5, #1   ;
              | CAS W4, W10, [X3] ;
exists (1:X5=1 /\ 0:X0=1)
