=====
SETUP
-27.683
40.529
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_14_s0
40.529
=====
SETUP
-27.670
40.517
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_10_s0
40.517
=====
SETUP
-27.425
39.914
12.490
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/rd_cycle_7_s5
37.635
38.261
ramData_inst/n184_s2
39.092
39.914
ramData_inst/state_0_s1
39.914
=====
SETUP
-27.371
39.861
12.490
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/rd_cycle_7_s5
37.635
38.261
ramData_inst/n192_s3
38.762
39.861
ramData_inst/rd_cycle_0_s3
39.861
=====
SETUP
-27.358
40.205
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_7_s0
40.205
=====
SETUP
-27.358
40.205
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_9_s0
40.205
=====
SETUP
-27.358
40.205
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_15_s0
40.205
=====
SETUP
-27.354
40.201
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_13_s0
40.201
=====
SETUP
-27.350
40.197
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_12_s0
40.197
=====
SETUP
-27.268
40.114
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_4_s0
40.114
=====
SETUP
-27.268
40.114
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_11_s0
40.114
=====
SETUP
-27.268
40.114
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_20_s0
40.114
=====
SETUP
-27.242
40.089
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/rd_cycle_7_s5
37.635
38.261
ramData_inst/rd_cycle_7_s6
38.272
39.298
ramData_inst/rd_cycle_6_s0
40.089
=====
SETUP
-27.167
40.013
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/rd_cycle_7_s5
37.635
38.261
ramData_inst/rd_cycle_7_s6
38.272
39.298
ramData_inst/rd_cycle_1_s0
40.013
=====
SETUP
-27.167
40.013
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/rd_cycle_7_s5
37.635
38.261
ramData_inst/rd_cycle_7_s6
38.272
39.298
ramData_inst/rd_cycle_4_s0
40.013
=====
SETUP
-27.167
40.013
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/rd_cycle_7_s5
37.635
38.261
ramData_inst/rd_cycle_7_s6
38.272
39.298
ramData_inst/rd_cycle_5_s0
40.013
=====
SETUP
-27.167
40.013
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/rd_cycle_7_s5
37.635
38.261
ramData_inst/rd_cycle_7_s6
38.272
39.298
ramData_inst/rd_cycle_7_s0
40.013
=====
SETUP
-26.948
39.794
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_19_s0
39.794
=====
SETUP
-26.944
39.790
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_8_s0
39.790
=====
SETUP
-26.944
39.790
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/n586_s1
37.955
38.981
ramData_inst/addr1_16_s0
39.790
=====
SETUP
-26.923
39.770
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/wr_cycle_7_s3
37.955
38.981
ramData_inst/wr_cycle_0_s1
39.770
=====
SETUP
-26.923
39.770
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/wr_cycle_7_s3
37.955
38.981
ramData_inst/wr_cycle_1_s1
39.770
=====
SETUP
-26.883
39.730
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/wr_cycle_7_s3
37.955
38.981
ramData_inst/wr_cycle_6_s1
39.730
=====
SETUP
-26.883
39.730
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/wr_cycle_7_s3
37.955
38.981
ramData_inst/wr_cycle_7_s1
39.730
=====
SETUP
-26.860
39.707
12.846
clk_ibuf
0.000
2.088
cpu_1/MEMWB_RegWriteAddr_0_s0
2.332
2.790
cpu_1/control_bypass_ex/n17_s0
4.937
5.895
cpu_1/control_bypass_ex/n18_s0
5.895
5.952
cpu_1/control_bypass_ex/n19_s0
5.952
6.009
cpu_1/control_bypass_ex/n20_s0
6.009
6.066
cpu_1/control_bypass_ex/n21_s0
6.066
6.123
cpu_1/ALUInA_31_s7
8.001
8.626
cpu_1/ALUInA_28_s5
9.057
10.089
cpu_1/ALUInA_28_s3
12.021
12.647
cpu_1/ALUInA_28_s2
14.426
15.525
cpu_1/ALUInA_28_s6
17.162
17.984
cpu_1/cpu_alu/n60_s5
19.631
20.663
cpu_1/cpu_alu/n58_s3
20.674
21.496
cpu_1/data_addr_Z_17_s30
22.960
24.059
cpu_1/n2029_s9
25.529
26.628
cpu_1/n2029_s5
28.566
29.192
bu/n212_s13
31.140
32.172
bu/n212_s6
33.660
34.692
ramData_inst/n586_s3
35.546
36.172
ramData_inst/wr_cycle_7_s3
37.955
38.981
ramData_inst/wr_cycle_2_s1
39.707
=====
HOLD
-1.412
1.403
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.403
=====
HOLD
-1.412
1.403
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.403
=====
HOLD
-1.408
1.406
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.406
=====
HOLD
-1.408
1.406
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.406
=====
HOLD
-1.130
1.685
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.685
=====
HOLD
-1.129
1.685
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.685
=====
HOLD
-1.122
1.693
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.693
=====
HOLD
-1.122
1.693
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.693
=====
HOLD
-1.107
1.708
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.708
=====
HOLD
-0.881
1.934
2.815
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.934
=====
HOLD
-0.866
1.949
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.949
=====
HOLD
-0.824
1.990
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.990
=====
HOLD
-0.567
2.248
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.248
=====
HOLD
-0.563
2.252
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.252
=====
HOLD
-0.563
2.252
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.252
=====
HOLD
-0.522
2.292
2.815
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.292
=====
HOLD
0.558
1.086
0.527
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/c_state.INIT_CALIB_DONE_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_init/init_calib_s0
1.086
=====
HOLD
0.558
1.086
0.527
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/c_state.INIT_CALIB_DONE_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/init_calib_s0
1.086
=====
HOLD
0.560
1.087
0.527
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_done_0_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top0/u_psram_init/calib_0_s0
1.087
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_d_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_16_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q0_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_17_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q1_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_18_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q2_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q8_2_s0
1.084
=====
HOLD
0.570
1.084
0.515
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_39_s0
0.515
0.848
ramData_inst/psrams_Interface/u_psram_top1/u_psram_wd/data_lane_gen[0].u_psram_lane/q15_0_s0
1.084
