$comment
	File created using the following command:
		vcd file inverter.msim.vcd -direction
$end
$date
	Fri Jan 05 12:29:34 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module inv_vhd_vec_tst $end
$var wire 1 ! a [3] $end
$var wire 1 " a [2] $end
$var wire 1 # a [1] $end
$var wire 1 $ a [0] $end
$var wire 1 % y [3] $end
$var wire 1 & y [2] $end
$var wire 1 ' y [1] $end
$var wire 1 ( y [0] $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var wire 1 , devoe $end
$var wire 1 - devclrn $end
$var wire 1 . devpor $end
$var wire 1 / ww_devoe $end
$var wire 1 0 ww_devclrn $end
$var wire 1 1 ww_devpor $end
$var wire 1 2 ww_a [3] $end
$var wire 1 3 ww_a [2] $end
$var wire 1 4 ww_a [1] $end
$var wire 1 5 ww_a [0] $end
$var wire 1 6 ww_y [3] $end
$var wire 1 7 ww_y [2] $end
$var wire 1 8 ww_y [1] $end
$var wire 1 9 ww_y [0] $end
$var wire 1 : \a~combout\ [3] $end
$var wire 1 ; \a~combout\ [2] $end
$var wire 1 < \a~combout\ [1] $end
$var wire 1 = \a~combout\ [0] $end
$var wire 1 > \ALT_INV_a~combout\ [3] $end
$var wire 1 ? \ALT_INV_a~combout\ [2] $end
$var wire 1 @ \ALT_INV_a~combout\ [1] $end
$var wire 1 A \ALT_INV_a~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1*
x+
1,
1-
1.
1/
10
11
0!
0"
0#
0$
02
03
04
05
16
17
18
19
0:
0;
0<
0=
1>
1?
1@
1A
1%
1&
1'
1(
$end
#440000
1!
1"
1$
15
13
12
1:
1;
1=
0A
0?
0>
06
07
09
0(
0&
0%
#880000
0!
0"
0$
05
03
02
0:
0;
0=
1A
1?
1>
16
17
19
1(
1&
1%
#1100000
1!
1"
1$
1#
15
14
13
12
1:
1;
1<
1=
0A
0@
0?
0>
06
07
08
09
0(
0'
0&
0%
#1520000
0!
0"
0$
0#
05
04
03
02
0:
0;
0<
0=
1A
1@
1?
1>
16
17
18
19
1(
1'
1&
1%
#2000000
