vendor_name = ModelSim
source_file = 1, D:/Proyectos/Quartus/Tarea1-SO/Tarea1_SO.sv
source_file = 1, D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/meminit.qip
source_file = 1, D:/Proyectos/Quartus/Tarea1-SO/platform/synthesis/platform.v
source_file = 1, D:/Proyectos/Quartus/Tarea1-SO/platform.qsys
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/platform.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_avalon_sc_fifo.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_arbitrator.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_master_agent.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_master_translator.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_slave_agent.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_merlin_slave_translator.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_reset_controller.sdc
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_reset_controller.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/altera_reset_synchronizer.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0_cpu.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0_cpu_rf_ram_a.mif
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0_cpu_rf_ram_b.mif
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_cpu_0_cpu_test_bench.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_ram_0.hex
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_ram_0.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_rom_0.hex
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_rom_0.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_button_0.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_irq_mapper.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_demux.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_cmd_mux.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_router.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_router_001.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_demux.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_0_rsp_mux.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_demux.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_cmd_mux.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_router.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_router_001.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_mm_interconnect_1_rsp_mux.sv
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_segm_min_0.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_switches_0.v
source_file = 1, d:/proyectos/quartus/tarea1-so/db/ip/platform/submodules/platform_timer_0.v
source_file = 1, d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/programas/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_msi1.tdf
source_file = 1, D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_acm1.tdf
source_file = 1, D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ram_0.hex
source_file = 1, D:/Proyectos/Quartus/Tarea1-SO/db/altsyncram_ubm1.tdf
source_file = 1, D:/Proyectos/Quartus/Tarea1-SO/software/Tarea1-SO/mem_init/platform_ROM_0.hex
design_name = Tarea1_SO
instance = comp, \segm_min[0]~output , segm_min[0]~output, Tarea1_SO, 1
instance = comp, \segm_min[1]~output , segm_min[1]~output, Tarea1_SO, 1
instance = comp, \segm_min[2]~output , segm_min[2]~output, Tarea1_SO, 1
instance = comp, \segm_min[3]~output , segm_min[3]~output, Tarea1_SO, 1
instance = comp, \segm_min[4]~output , segm_min[4]~output, Tarea1_SO, 1
instance = comp, \segm_min[5]~output , segm_min[5]~output, Tarea1_SO, 1
instance = comp, \segm_min[6]~output , segm_min[6]~output, Tarea1_SO, 1
instance = comp, \segm_min[7]~output , segm_min[7]~output, Tarea1_SO, 1
instance = comp, \segm_min[8]~output , segm_min[8]~output, Tarea1_SO, 1
instance = comp, \segm_min[9]~output , segm_min[9]~output, Tarea1_SO, 1
instance = comp, \segm_min[10]~output , segm_min[10]~output, Tarea1_SO, 1
instance = comp, \segm_min[11]~output , segm_min[11]~output, Tarea1_SO, 1
instance = comp, \segm_min[12]~output , segm_min[12]~output, Tarea1_SO, 1
instance = comp, \segm_min[13]~output , segm_min[13]~output, Tarea1_SO, 1
instance = comp, \segm_ms[0]~output , segm_ms[0]~output, Tarea1_SO, 1
instance = comp, \segm_ms[1]~output , segm_ms[1]~output, Tarea1_SO, 1
instance = comp, \segm_ms[2]~output , segm_ms[2]~output, Tarea1_SO, 1
instance = comp, \segm_ms[3]~output , segm_ms[3]~output, Tarea1_SO, 1
instance = comp, \segm_ms[4]~output , segm_ms[4]~output, Tarea1_SO, 1
instance = comp, \segm_ms[5]~output , segm_ms[5]~output, Tarea1_SO, 1
instance = comp, \segm_ms[6]~output , segm_ms[6]~output, Tarea1_SO, 1
instance = comp, \segm_ms[7]~output , segm_ms[7]~output, Tarea1_SO, 1
instance = comp, \segm_ms[8]~output , segm_ms[8]~output, Tarea1_SO, 1
instance = comp, \segm_ms[9]~output , segm_ms[9]~output, Tarea1_SO, 1
instance = comp, \segm_ms[10]~output , segm_ms[10]~output, Tarea1_SO, 1
instance = comp, \segm_ms[11]~output , segm_ms[11]~output, Tarea1_SO, 1
instance = comp, \segm_ms[12]~output , segm_ms[12]~output, Tarea1_SO, 1
instance = comp, \segm_ms[13]~output , segm_ms[13]~output, Tarea1_SO, 1
instance = comp, \segm_s[0]~output , segm_s[0]~output, Tarea1_SO, 1
instance = comp, \segm_s[1]~output , segm_s[1]~output, Tarea1_SO, 1
instance = comp, \segm_s[2]~output , segm_s[2]~output, Tarea1_SO, 1
instance = comp, \segm_s[3]~output , segm_s[3]~output, Tarea1_SO, 1
instance = comp, \segm_s[4]~output , segm_s[4]~output, Tarea1_SO, 1
instance = comp, \segm_s[5]~output , segm_s[5]~output, Tarea1_SO, 1
instance = comp, \segm_s[6]~output , segm_s[6]~output, Tarea1_SO, 1
instance = comp, \segm_s[7]~output , segm_s[7]~output, Tarea1_SO, 1
instance = comp, \segm_s[8]~output , segm_s[8]~output, Tarea1_SO, 1
instance = comp, \segm_s[9]~output , segm_s[9]~output, Tarea1_SO, 1
instance = comp, \segm_s[10]~output , segm_s[10]~output, Tarea1_SO, 1
instance = comp, \segm_s[11]~output , segm_s[11]~output, Tarea1_SO, 1
instance = comp, \segm_s[12]~output , segm_s[12]~output, Tarea1_SO, 1
instance = comp, \segm_s[13]~output , segm_s[13]~output, Tarea1_SO, 1
instance = comp, \clk~input , clk~input, Tarea1_SO, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, Tarea1_SO, 1
instance = comp, \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Tarea1_SO, 1
instance = comp, \rst_n~input , rst_n~input, Tarea1_SO, 1
instance = comp, \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], Tarea1_SO, 1
instance = comp, \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], Tarea1_SO, 1
instance = comp, \plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , plat|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, Tarea1_SO, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[0] , plat|rst_controller|altera_reset_synchronizer_int_chain[0], Tarea1_SO, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[1] , plat|rst_controller|altera_reset_synchronizer_int_chain[1], Tarea1_SO, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[2] , plat|rst_controller|altera_reset_synchronizer_int_chain[2], Tarea1_SO, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain[3] , plat|rst_controller|r_sync_rst_chain[3], Tarea1_SO, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain~1 , plat|rst_controller|r_sync_rst_chain~1, Tarea1_SO, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE , plat|rst_controller|r_sync_rst_chain[2]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, Tarea1_SO, 1
instance = comp, \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, Tarea1_SO, 1
instance = comp, \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], Tarea1_SO, 1
instance = comp, \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], Tarea1_SO, 1
instance = comp, \plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , plat|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, Tarea1_SO, 1
instance = comp, \plat|rst_controller|always2~0 , plat|rst_controller|always2~0, Tarea1_SO, 1
instance = comp, \plat|rst_controller|r_early_rst~DUPLICATE , plat|rst_controller|r_early_rst~DUPLICATE, Tarea1_SO, 1
instance = comp, \~GND , ~GND, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder , plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~feeder, Tarea1_SO, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain[2] , plat|rst_controller|r_sync_rst_chain[2], Tarea1_SO, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain~0 , plat|rst_controller|r_sync_rst_chain~0, Tarea1_SO, 1
instance = comp, \plat|rst_controller|r_sync_rst_chain[1] , plat|rst_controller|r_sync_rst_chain[1], Tarea1_SO, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[3] , plat|rst_controller|altera_reset_synchronizer_int_chain[3], Tarea1_SO, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0 , plat|rst_controller|altera_reset_synchronizer_int_chain[4]~0, Tarea1_SO, 1
instance = comp, \plat|rst_controller|altera_reset_synchronizer_int_chain[4] , plat|rst_controller|altera_reset_synchronizer_int_chain[4], Tarea1_SO, 1
instance = comp, \plat|rst_controller|WideOr0~0 , plat|rst_controller|WideOr0~0, Tarea1_SO, 1
instance = comp, \plat|rst_controller|r_sync_rst , plat|rst_controller|r_sync_rst, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE , plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1 , plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_1|rom_0_s1_agent_rsp_fifo|mem_used[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~0 , plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted , plat|mm_interconnect_1|cpu_0_instruction_master_translator|read_accepted, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_1|rom_0_s1_translator|read_latency_shift_reg[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[14] , plat|cpu_0|cpu|D_iw[14], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[8]~feeder , plat|cpu_0|cpu|E_src2[8]~feeder, Tarea1_SO, 1
instance = comp, \button~input , button~input, Tarea1_SO, 1
instance = comp, \plat|button_0|d1_data_in , plat|button_0|d1_data_in, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[13]~DUPLICATE , plat|cpu_0|cpu|D_iw[13]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[10]~feeder , plat|cpu_0|cpu|E_src2[10]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[15]~DUPLICATE , plat|cpu_0|cpu|D_iw[15]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[4]~DUPLICATE , plat|cpu_0|cpu|D_iw[4]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|rom_0|the_altsyncram|auto_generated|ram_block1a0 , plat|rom_0|the_altsyncram|auto_generated|ram_block1a0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~1 , plat|cpu_0|cpu|F_iw~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[1]~DUPLICATE , plat|cpu_0|cpu|D_iw[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[3] , plat|cpu_0|cpu|D_iw[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_jmp_direct~0 , plat|cpu_0|cpu|D_ctrl_jmp_direct~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_jmp_direct , plat|cpu_0|cpu|R_ctrl_jmp_direct, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1~1 , plat|cpu_0|cpu|R_src1~1, Tarea1_SO, 1
instance = comp, \plat|rom_0|the_altsyncram|auto_generated|ram_block1a5 , plat|rom_0|the_altsyncram|auto_generated|ram_block1a5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~3 , plat|cpu_0|cpu|F_iw~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[11] , plat|cpu_0|cpu|D_iw[11], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[1] , plat|cpu_0|cpu|D_iw[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_b_is_dst~0 , plat|cpu_0|cpu|D_ctrl_b_is_dst~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[18] , plat|cpu_0|cpu|D_iw[18], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[23] , plat|cpu_0|cpu|D_iw[23], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_dst_regnum[1]~0 , plat|cpu_0|cpu|D_dst_regnum[1]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~9 , plat|cpu_0|cpu|Equal0~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_dst_regnum[1]~1 , plat|cpu_0|cpu|D_dst_regnum[1]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_dst_regnum[1] , plat|cpu_0|cpu|R_dst_regnum[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[24] , plat|cpu_0|cpu|D_iw[24], Tarea1_SO, 1
instance = comp, \plat|rom_0|the_altsyncram|auto_generated|ram_block1a6 , plat|rom_0|the_altsyncram|auto_generated|ram_block1a6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~11 , plat|cpu_0|cpu|F_iw~11, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[19] , plat|cpu_0|cpu|D_iw[19], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_dst_regnum[2]~6 , plat|cpu_0|cpu|D_dst_regnum[2]~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_dst_regnum[2]~7 , plat|cpu_0|cpu|D_dst_regnum[2]~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_dst_regnum[2] , plat|cpu_0|cpu|R_dst_regnum[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_dst_regnum[3] , plat|cpu_0|cpu|R_dst_regnum[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~12 , plat|cpu_0|cpu|F_iw~12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[21] , plat|cpu_0|cpu|D_iw[21], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[26] , plat|cpu_0|cpu|D_iw[26], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_dst_regnum[4]~2 , plat|cpu_0|cpu|D_dst_regnum[4]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_dst_regnum[4]~3 , plat|cpu_0|cpu|D_dst_regnum[4]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_dst_regnum[4] , plat|cpu_0|cpu|R_dst_regnum[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[27] , plat|cpu_0|cpu|D_iw[27], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[28] , plat|cpu_0|cpu|D_iw[28], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[29] , plat|cpu_0|cpu|D_iw[29], Tarea1_SO, 1
instance = comp, \plat|rom_0|the_altsyncram|auto_generated|ram_block1a30 , plat|rom_0|the_altsyncram|auto_generated|ram_block1a30, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[30] , plat|cpu_0|cpu|D_iw[30], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[31]~feeder , plat|cpu_0|cpu|D_iw[31]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[31] , plat|cpu_0|cpu|D_iw[31], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[22] , plat|cpu_0|cpu|D_iw[22], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[25] , plat|cpu_0|cpu|D_iw[25], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~3 , plat|cpu_0|cpu|Equal62~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_op_rdctl , plat|cpu_0|cpu|D_op_rdctl, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE , plat|cpu_0|cpu|R_ctrl_rd_ctl_reg~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~1 , plat|cpu_0|cpu|Equal0~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~4 , plat|cpu_0|cpu|Equal62~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~5 , plat|cpu_0|cpu|Equal62~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_alu_force_xor~3 , plat|cpu_0|cpu|D_ctrl_alu_force_xor~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_br_cmp~0 , plat|cpu_0|cpu|D_ctrl_br_cmp~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~7 , plat|cpu_0|cpu|Equal0~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_br_nxt~0 , plat|cpu_0|cpu|R_ctrl_br_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~2 , plat|cpu_0|cpu|Equal0~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~6 , plat|cpu_0|cpu|Equal0~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~5 , plat|cpu_0|cpu|Equal0~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~8 , plat|cpu_0|cpu|Equal0~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_br_cmp~1 , plat|cpu_0|cpu|D_ctrl_br_cmp~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_br_cmp~2 , plat|cpu_0|cpu|D_ctrl_br_cmp~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_br_cmp , plat|cpu_0|cpu|R_ctrl_br_cmp, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_new_inst , plat|cpu_0|cpu|E_new_inst, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_read , plat|cpu_0|cpu|d_read, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[5]~feeder , plat|cpu_0|cpu|E_src2[5]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_shift_rot_right~0 , plat|cpu_0|cpu|D_ctrl_shift_rot_right~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_shift_rot_right~1 , plat|cpu_0|cpu|D_ctrl_shift_rot_right~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_shift_rot_right , plat|cpu_0|cpu|R_ctrl_shift_rot_right, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_br , plat|cpu_0|cpu|R_ctrl_br, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~4 , plat|cpu_0|cpu|Equal0~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_br_uncond , plat|cpu_0|cpu|R_ctrl_br_uncond, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_logic_op_raw[1]~0 , plat|cpu_0|cpu|D_logic_op_raw[1]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_compare_op[1] , plat|cpu_0|cpu|R_compare_op[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_logic_op_raw[0]~1 , plat|cpu_0|cpu|D_logic_op_raw[0]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_compare_op[0] , plat|cpu_0|cpu|R_compare_op[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_hi_imm16~0 , plat|cpu_0|cpu|D_ctrl_hi_imm16~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_hi_imm16 , plat|cpu_0|cpu|R_ctrl_hi_imm16, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[5]~feeder , plat|cpu_0|cpu|d_writedata[5]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[5] , plat|cpu_0|cpu|d_writedata[5], Tarea1_SO, 1
instance = comp, \plat|button_0|read_mux_out~0 , plat|button_0|read_mux_out~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|segm_min_0|always0~0 , plat|segm_min_0|always0~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_write , plat|cpu_0|cpu|d_write, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0 , plat|mm_interconnect_0|cpu_0_data_master_translator|uav_write~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[10]~feeder , plat|cpu_0|cpu|D_iw[10]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[10] , plat|cpu_0|cpu|D_iw[10], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[4]~DUPLICATE , plat|cpu_0|cpu|F_pc[4]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~45 , plat|cpu_0|cpu|Add0~45, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~49 , plat|cpu_0|cpu|Add0~49, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~41 , plat|cpu_0|cpu|Add0~41, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~37 , plat|cpu_0|cpu|Add0~37, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~1 , plat|cpu_0|cpu|Add0~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_rd_ctl_reg , plat|cpu_0|cpu|R_ctrl_rd_ctl_reg, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result~1 , plat|cpu_0|cpu|E_alu_result~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[6] , plat|cpu_0|cpu|W_alu_result[6], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest , plat|mm_interconnect_0|cpu_0_data_master_agent|hold_waitrequest, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~0 , plat|mm_interconnect_0|cmd_demux|sink_ready~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0] , plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0 , plat|mm_interconnect_0|cpu_0_data_master_agent|always2~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0 , plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[11]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[11]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_alu_force_xor~0 , plat|cpu_0|cpu|D_ctrl_alu_force_xor~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_alu_force_xor~1 , plat|cpu_0|cpu|D_ctrl_alu_force_xor~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_alu_force_xor~2 , plat|cpu_0|cpu|D_ctrl_alu_force_xor~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_logic_op[0]~1 , plat|cpu_0|cpu|D_logic_op[0]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE , plat|cpu_0|cpu|R_logic_op[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_logic_op[1]~0 , plat|cpu_0|cpu|D_logic_op[1]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE , plat|cpu_0|cpu|R_logic_op[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~10 , plat|cpu_0|cpu|F_iw~10, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[17] , plat|cpu_0|cpu|D_iw[17], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[11]~feeder , plat|cpu_0|cpu|E_src2[11]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[9]~feeder , plat|cpu_0|cpu|d_writedata[9]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_exception~6 , plat|cpu_0|cpu|D_ctrl_exception~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~11 , plat|cpu_0|cpu|Equal0~11, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[0] , plat|cpu_0|cpu|D_iw[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~12 , plat|cpu_0|cpu|Equal0~12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_exception~4 , plat|cpu_0|cpu|D_ctrl_exception~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_exception~1 , plat|cpu_0|cpu|D_ctrl_exception~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_retaddr~2 , plat|cpu_0|cpu|D_ctrl_retaddr~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_force_src2_zero~0 , plat|cpu_0|cpu|D_ctrl_force_src2_zero~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~7 , plat|cpu_0|cpu|Equal62~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_retaddr~0 , plat|cpu_0|cpu|D_ctrl_retaddr~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~10 , plat|cpu_0|cpu|Equal0~10, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_retaddr~3 , plat|cpu_0|cpu|D_ctrl_retaddr~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_retaddr~1 , plat|cpu_0|cpu|D_ctrl_retaddr~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_retaddr , plat|cpu_0|cpu|R_ctrl_retaddr, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1~0 , plat|cpu_0|cpu|R_src1~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~29 , plat|cpu_0|cpu|Add0~29, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[5] , plat|cpu_0|cpu|F_pc[5], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~25 , plat|cpu_0|cpu|Add0~25, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[6]~DUPLICATE , plat|cpu_0|cpu|F_pc[6]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~5 , plat|cpu_0|cpu|Add0~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~21 , plat|cpu_0|cpu|Add0~21, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_align_cycle[0] , plat|cpu_0|cpu|av_ld_align_cycle[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_aligning_data_nxt~0 , plat|cpu_0|cpu|av_ld_aligning_data_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1 , plat|cpu_0|cpu|av_ld_align_cycle_nxt[0]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE , plat|cpu_0|cpu|av_ld_align_cycle[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_align_cycle_nxt[1]~0 , plat|cpu_0|cpu|av_ld_align_cycle_nxt[1]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_align_cycle[1] , plat|cpu_0|cpu|av_ld_align_cycle[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_mem32~0 , plat|cpu_0|cpu|D_ctrl_mem32~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_mem16~0 , plat|cpu_0|cpu|D_ctrl_mem16~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_mem16~1 , plat|cpu_0|cpu|D_ctrl_mem16~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_aligning_data_nxt~1 , plat|cpu_0|cpu|av_ld_aligning_data_nxt~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_aligning_data , plat|cpu_0|cpu|av_ld_aligning_data, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[27]~26 , plat|cpu_0|cpu|E_shift_rot_result_nxt[27]~26, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[12]~feeder , plat|cpu_0|cpu|E_src2[12]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[13]~feeder , plat|cpu_0|cpu|d_writedata[13]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_ld_signed~0 , plat|cpu_0|cpu|D_ctrl_ld_signed~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_ld_signed , plat|cpu_0|cpu|R_ctrl_ld_signed, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE , plat|cpu_0|cpu|W_alu_result[4]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|Equal4~0 , plat|mm_interconnect_0|router|Equal4~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[13]~feeder , plat|cpu_0|cpu|E_src2[13]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0 , plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1 , plat|cpu_0|cpu|D_ctrl_src_imm5_shift_rot~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot , plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~13 , plat|cpu_0|cpu|Equal62~13, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~12 , plat|cpu_0|cpu|Equal62~12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~13 , plat|cpu_0|cpu|Equal0~13, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_force_src2_zero~2 , plat|cpu_0|cpu|D_ctrl_force_src2_zero~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~6 , plat|cpu_0|cpu|Equal62~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , plat|cpu_0|cpu|D_ctrl_implicit_dst_eretaddr~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~10 , plat|cpu_0|cpu|Equal62~10, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~11 , plat|cpu_0|cpu|Equal62~11, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_force_src2_zero~1 , plat|cpu_0|cpu|D_ctrl_force_src2_zero~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_force_src2_zero~3 , plat|cpu_0|cpu|D_ctrl_force_src2_zero~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE , plat|cpu_0|cpu|R_ctrl_force_src2_zero~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[7]~0 , plat|cpu_0|cpu|E_src2[7]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[13]~DUPLICATE , plat|cpu_0|cpu|E_src2[13]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[11]~DUPLICATE , plat|cpu_0|cpu|E_src2[11]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[6]~DUPLICATE , plat|cpu_0|cpu|D_iw[6]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_logic_op[0] , plat|cpu_0|cpu|R_logic_op[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_logic_op[1] , plat|cpu_0|cpu|R_logic_op[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[9] , plat|cpu_0|cpu|D_iw[9], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_sub~DUPLICATE , plat|cpu_0|cpu|E_alu_sub~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_mem8~0 , plat|cpu_0|cpu|D_ctrl_mem8~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_mem8~1 , plat|cpu_0|cpu|D_ctrl_mem8~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE , plat|cpu_0|cpu|W_alu_result[7]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE , plat|cpu_0|cpu|W_alu_result[5]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[9]~1 , plat|cpu_0|cpu|E_logic_result[9]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[9]~2 , plat|cpu_0|cpu|E_alu_result[9]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[9] , plat|cpu_0|cpu|W_alu_result[9], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[29]~0 , plat|cpu_0|cpu|E_src1[29]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[0]~DUPLICATE , plat|cpu_0|cpu|E_src1[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_lo[0]~5 , plat|cpu_0|cpu|R_src2_lo[0]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[0] , plat|cpu_0|cpu|E_src2[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~70 , plat|cpu_0|cpu|Add2~70, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~61 , plat|cpu_0|cpu|Add2~61, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[1] , plat|cpu_0|cpu|E_src1[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_force_src2_zero , plat|cpu_0|cpu|R_ctrl_force_src2_zero, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[7] , plat|cpu_0|cpu|D_iw[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_lo[1]~4 , plat|cpu_0|cpu|R_src2_lo[1]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[1] , plat|cpu_0|cpu|E_src2[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~53 , plat|cpu_0|cpu|Add2~53, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_mem_byte_en[3]~3 , plat|cpu_0|cpu|E_mem_byte_en[3]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_byteenable[3] , plat|cpu_0|cpu|d_byteenable[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , plat|cpu_0|cpu|platform_CPU_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_st_data[31]~7 , plat|cpu_0|cpu|E_st_data[31]~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[31] , plat|cpu_0|cpu|d_writedata[31], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a30 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a30, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~6 , plat|mm_interconnect_0|rsp_mux|src_payload~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[0]~DUPLICATE , plat|cpu_0|cpu|E_src2[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[0]~29 , plat|cpu_0|cpu|E_logic_result[0]~29, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[0]~14 , plat|cpu_0|cpu|E_alu_result[0]~14, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[0] , plat|cpu_0|cpu|W_alu_result[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_rshift8~0 , plat|cpu_0|cpu|av_ld_rshift8~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[7]~DUPLICATE , plat|cpu_0|cpu|av_ld_byte3_data[7]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[31] , plat|cpu_0|cpu|E_src1[31], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_logic~2 , plat|cpu_0|cpu|D_ctrl_logic~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_use_imm~1 , plat|cpu_0|cpu|R_src2_use_imm~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_unsigned_lo_imm16~0 , plat|cpu_0|cpu|D_ctrl_unsigned_lo_imm16~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_unsigned_lo_imm16 , plat|cpu_0|cpu|R_ctrl_unsigned_lo_imm16, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi~1 , plat|cpu_0|cpu|R_src2_hi~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[15]~2 , plat|cpu_0|cpu|R_src2_hi[15]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[31] , plat|cpu_0|cpu|E_src2[31], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[31]~16 , plat|cpu_0|cpu|E_logic_result[31]~16, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~14 , plat|cpu_0|cpu|Equal0~14, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~2 , plat|cpu_0|cpu|Equal62~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~3 , plat|cpu_0|cpu|Equal0~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_invert_arith_src_msb~0 , plat|cpu_0|cpu|E_invert_arith_src_msb~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_invert_arith_src_msb~1 , plat|cpu_0|cpu|E_invert_arith_src_msb~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_invert_arith_src_msb , plat|cpu_0|cpu|E_invert_arith_src_msb, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~9 , plat|cpu_0|cpu|F_iw~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[20] , plat|cpu_0|cpu|D_iw[20], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[14]~15 , plat|cpu_0|cpu|R_src2_hi[14]~15, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[30] , plat|cpu_0|cpu|E_src2[30], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[30] , plat|cpu_0|cpu|E_src1[30], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[13]~16 , plat|cpu_0|cpu|R_src2_hi[13]~16, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[29] , plat|cpu_0|cpu|E_src2[29], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[29] , plat|cpu_0|cpu|E_src1[29], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[12]~9 , plat|cpu_0|cpu|R_src2_hi[12]~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[28] , plat|cpu_0|cpu|E_src2[28], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[28] , plat|cpu_0|cpu|E_src1[28], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[10]~13 , plat|cpu_0|cpu|R_src2_hi[10]~13, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[26] , plat|cpu_0|cpu|E_src2[26], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[26] , plat|cpu_0|cpu|E_src1[26], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[8]~11 , plat|cpu_0|cpu|R_src2_hi[8]~11, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[24] , plat|cpu_0|cpu|E_src2[24], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[23] , plat|cpu_0|cpu|E_src1[23], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[6]~7 , plat|cpu_0|cpu|R_src2_hi[6]~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[22] , plat|cpu_0|cpu|E_src2[22], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[21]~DUPLICATE , plat|cpu_0|cpu|E_src1[21]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[5]~8 , plat|cpu_0|cpu|R_src2_hi[5]~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[21] , plat|cpu_0|cpu|E_src2[21], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[19] , plat|cpu_0|cpu|E_src1[19], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[2]~4 , plat|cpu_0|cpu|R_src2_hi[2]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[18] , plat|cpu_0|cpu|E_src2[18], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[1]~5 , plat|cpu_0|cpu|R_src2_hi[1]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[17] , plat|cpu_0|cpu|E_src2[17], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[16] , plat|cpu_0|cpu|E_src1[16], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[15]~feeder , plat|cpu_0|cpu|E_src2[15]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[15] , plat|cpu_0|cpu|E_src2[15], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[15] , plat|cpu_0|cpu|E_src1[15], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[14]~feeder , plat|cpu_0|cpu|E_src2[14]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[14] , plat|cpu_0|cpu|E_src2[14], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~33 , plat|cpu_0|cpu|Add2~33, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~9 , plat|cpu_0|cpu|Add2~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc_no_crst_nxt[12]~0 , plat|cpu_0|cpu|F_pc_no_crst_nxt[12]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[12] , plat|cpu_0|cpu|F_pc[12], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~17 , plat|cpu_0|cpu|Add0~17, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[9]~DUPLICATE , plat|cpu_0|cpu|F_pc[9]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~13 , plat|cpu_0|cpu|Add0~13, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~33 , plat|cpu_0|cpu|Add0~33, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add0~9 , plat|cpu_0|cpu|Add0~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[14]~4 , plat|cpu_0|cpu|R_src1[14]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[14]~DUPLICATE , plat|cpu_0|cpu|E_src1[14]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~81 , plat|cpu_0|cpu|Add2~81, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~101 , plat|cpu_0|cpu|Add2~101, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~97 , plat|cpu_0|cpu|Add2~97, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~93 , plat|cpu_0|cpu|Add2~93, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~89 , plat|cpu_0|cpu|Add2~89, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~85 , plat|cpu_0|cpu|Add2~85, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~109 , plat|cpu_0|cpu|Add2~109, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~105 , plat|cpu_0|cpu|Add2~105, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~125 , plat|cpu_0|cpu|Add2~125, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~121 , plat|cpu_0|cpu|Add2~121, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~133 , plat|cpu_0|cpu|Add2~133, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~129 , plat|cpu_0|cpu|Add2~129, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~117 , plat|cpu_0|cpu|Add2~117, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~113 , plat|cpu_0|cpu|Add2~113, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~77 , plat|cpu_0|cpu|Add2~77, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~73 , plat|cpu_0|cpu|Add2~73, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~65 , plat|cpu_0|cpu|Add2~65, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[31]~18 , plat|cpu_0|cpu|E_alu_result[31]~18, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[31] , plat|cpu_0|cpu|W_alu_result[31], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[31]~16 , plat|cpu_0|cpu|W_rf_wr_data[31]~16, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_st_data[30]~8 , plat|cpu_0|cpu|E_st_data[30]~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[30] , plat|cpu_0|cpu|d_writedata[30], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~7 , plat|mm_interconnect_0|rsp_mux|src_payload~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[6] , plat|cpu_0|cpu|av_ld_byte3_data[6], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[30]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[30]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[30]~30 , plat|cpu_0|cpu|E_logic_result[30]~30, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[30]~31 , plat|cpu_0|cpu|E_alu_result[30]~31, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[30] , plat|cpu_0|cpu|W_alu_result[30], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[30]~29 , plat|cpu_0|cpu|W_rf_wr_data[30]~29, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[8]~8 , plat|cpu_0|cpu|R_src1[8]~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[8]~DUPLICATE , plat|cpu_0|cpu|E_src1[8]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[8]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[8]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[8] , plat|cpu_0|cpu|E_src1[8], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[8]~6 , plat|cpu_0|cpu|E_logic_result[8]~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[8]~7 , plat|cpu_0|cpu|E_alu_result[8]~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[8] , plat|cpu_0|cpu|W_alu_result[8], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_st_data[29]~6 , plat|cpu_0|cpu|E_st_data[29]~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[29] , plat|cpu_0|cpu|d_writedata[29], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a28 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a28, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~5 , plat|mm_interconnect_0|rsp_mux|src_payload~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[5] , plat|cpu_0|cpu|av_ld_byte3_data[5], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[29]~31 , plat|cpu_0|cpu|E_logic_result[29]~31, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[29]~32 , plat|cpu_0|cpu|E_alu_result[29]~32, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[29] , plat|cpu_0|cpu|W_alu_result[29], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[29]~30 , plat|cpu_0|cpu|W_rf_wr_data[29]~30, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_st_data[28]~5 , plat|cpu_0|cpu|E_st_data[28]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[28] , plat|cpu_0|cpu|d_writedata[28], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~4 , plat|mm_interconnect_0|rsp_mux|src_payload~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[4] , plat|cpu_0|cpu|av_ld_byte3_data[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[28]~23 , plat|cpu_0|cpu|E_logic_result[28]~23, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[28]~25 , plat|cpu_0|cpu|E_alu_result[28]~25, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[28] , plat|cpu_0|cpu|W_alu_result[28], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[28]~23 , plat|cpu_0|cpu|W_rf_wr_data[28]~23, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[11]~10 , plat|cpu_0|cpu|R_src2_hi[11]~10, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[27] , plat|cpu_0|cpu|E_src2[27], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[27]~24 , plat|cpu_0|cpu|E_logic_result[27]~24, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[27]~26 , plat|cpu_0|cpu|E_alu_result[27]~26, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[27] , plat|cpu_0|cpu|W_alu_result[27], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_st_data[27]~4 , plat|cpu_0|cpu|E_st_data[27]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[27] , plat|cpu_0|cpu|d_writedata[27], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a26 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a26, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~3 , plat|mm_interconnect_0|rsp_mux|src_payload~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[3]~DUPLICATE , plat|cpu_0|cpu|av_ld_byte3_data[3]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[27]~24 , plat|cpu_0|cpu|W_rf_wr_data[27]~24, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_st_data[26]~3 , plat|cpu_0|cpu|E_st_data[26]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[26] , plat|cpu_0|cpu|d_writedata[26], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~2 , plat|mm_interconnect_0|rsp_mux|src_payload~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[2] , plat|cpu_0|cpu|av_ld_byte3_data[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[26]~27 , plat|cpu_0|cpu|E_logic_result[26]~27, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[26]~29 , plat|cpu_0|cpu|E_alu_result[26]~29, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[26] , plat|cpu_0|cpu|W_alu_result[26], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[26]~27 , plat|cpu_0|cpu|W_rf_wr_data[26]~27, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[9]~14 , plat|cpu_0|cpu|R_src2_hi[9]~14, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[25]~feeder , plat|cpu_0|cpu|E_src2[25]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[25] , plat|cpu_0|cpu|E_src2[25], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[25]~28 , plat|cpu_0|cpu|E_logic_result[25]~28, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[25]~30 , plat|cpu_0|cpu|E_alu_result[25]~30, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[25] , plat|cpu_0|cpu|W_alu_result[25], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_st_data[24]~1 , plat|cpu_0|cpu|E_st_data[24]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[24] , plat|cpu_0|cpu|d_writedata[24], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_st_data[25]~2 , plat|cpu_0|cpu|E_st_data[25]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[25] , plat|cpu_0|cpu|d_writedata[25], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a24 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a24, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~1 , plat|mm_interconnect_0|rsp_mux|src_payload~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[1] , plat|cpu_0|cpu|av_ld_byte3_data[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[25]~28 , plat|cpu_0|cpu|W_rf_wr_data[25]~28, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[24] , plat|cpu_0|cpu|E_src1[24], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[24]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[24]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[24]~25 , plat|cpu_0|cpu|E_logic_result[24]~25, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[24]~27 , plat|cpu_0|cpu|E_alu_result[24]~27, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[24] , plat|cpu_0|cpu|W_alu_result[24], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_payload~0 , plat|mm_interconnect_0|rsp_mux|src_payload~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE , plat|cpu_0|cpu|av_ld_byte3_data[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[24]~25 , plat|cpu_0|cpu|W_rf_wr_data[24]~25, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[7]~12 , plat|cpu_0|cpu|R_src2_hi[7]~12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[23] , plat|cpu_0|cpu|E_src2[23], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[23]~26 , plat|cpu_0|cpu|E_logic_result[23]~26, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[23]~28 , plat|cpu_0|cpu|E_alu_result[23]~28, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[23] , plat|cpu_0|cpu|W_alu_result[23], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[7] , plat|cpu_0|cpu|av_ld_byte3_data[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[22]~feeder , plat|cpu_0|cpu|d_writedata[22]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_st_data[23]~0 , plat|cpu_0|cpu|E_st_data[23]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[22] , plat|cpu_0|cpu|d_writedata[22], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_mem_byte_en[2]~2 , plat|cpu_0|cpu|E_mem_byte_en[2]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_byteenable[2] , plat|cpu_0|cpu|d_byteenable[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[23]~feeder , plat|cpu_0|cpu|d_writedata[23]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[23] , plat|cpu_0|cpu|d_writedata[23], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a22 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a22, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data_nxt[7]~7 , plat|cpu_0|cpu|av_ld_byte2_data_nxt[7]~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data[7] , plat|cpu_0|cpu|av_ld_byte2_data[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[23]~26 , plat|cpu_0|cpu|W_rf_wr_data[23]~26, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[22] , plat|cpu_0|cpu|E_src1[22], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[22]~21 , plat|cpu_0|cpu|E_logic_result[22]~21, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[22]~23 , plat|cpu_0|cpu|E_alu_result[22]~23, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[22] , plat|cpu_0|cpu|W_alu_result[22], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data_nxt[6]~6 , plat|cpu_0|cpu|av_ld_byte2_data_nxt[6]~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data[6] , plat|cpu_0|cpu|av_ld_byte2_data[6], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[22]~21 , plat|cpu_0|cpu|W_rf_wr_data[22]~21, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[21] , plat|cpu_0|cpu|E_src1[21], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[21]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[21]~22 , plat|cpu_0|cpu|E_logic_result[21]~22, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[21]~24 , plat|cpu_0|cpu|E_alu_result[21]~24, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[21] , plat|cpu_0|cpu|W_alu_result[21], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[20]~feeder , plat|cpu_0|cpu|d_writedata[20]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[20] , plat|cpu_0|cpu|d_writedata[20], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[21]~feeder , plat|cpu_0|cpu|d_writedata[21]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[21] , plat|cpu_0|cpu|d_writedata[21], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a20 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a20, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5 , plat|cpu_0|cpu|av_ld_byte2_data_nxt[5]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data[5]~DUPLICATE , plat|cpu_0|cpu|av_ld_byte2_data[5]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[21]~22 , plat|cpu_0|cpu|W_rf_wr_data[21]~22, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[20] , plat|cpu_0|cpu|E_src1[20], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[20]~17 , plat|cpu_0|cpu|E_alu_result[20]~17, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[20] , plat|cpu_0|cpu|W_alu_result[20], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data_nxt[4]~4 , plat|cpu_0|cpu|av_ld_byte2_data_nxt[4]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data[4] , plat|cpu_0|cpu|av_ld_byte2_data[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[20]~15 , plat|cpu_0|cpu|W_rf_wr_data[20]~15, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[3]~3 , plat|cpu_0|cpu|R_src2_hi[3]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[19] , plat|cpu_0|cpu|E_src2[19], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[19]~17 , plat|cpu_0|cpu|E_logic_result[19]~17, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[19]~19 , plat|cpu_0|cpu|E_alu_result[19]~19, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[19] , plat|cpu_0|cpu|W_alu_result[19], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[19]~17 , plat|cpu_0|cpu|W_rf_wr_data[19]~17, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[18] , plat|cpu_0|cpu|E_src1[18], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[18]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[18]~18 , plat|cpu_0|cpu|E_logic_result[18]~18, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[18]~20 , plat|cpu_0|cpu|E_alu_result[18]~20, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[18] , plat|cpu_0|cpu|W_alu_result[18], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[18]~feeder , plat|cpu_0|cpu|d_writedata[18]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[18] , plat|cpu_0|cpu|d_writedata[18], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[19]~feeder , plat|cpu_0|cpu|d_writedata[19]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[19] , plat|cpu_0|cpu|d_writedata[19], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a18 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a18, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data_nxt[2]~2 , plat|cpu_0|cpu|av_ld_byte2_data_nxt[2]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data[2] , plat|cpu_0|cpu|av_ld_byte2_data[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[18]~18 , plat|cpu_0|cpu|W_rf_wr_data[18]~18, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[17] , plat|cpu_0|cpu|E_src1[17], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[17]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[17]~19 , plat|cpu_0|cpu|E_logic_result[17]~19, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[17]~21 , plat|cpu_0|cpu|E_alu_result[17]~21, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[17] , plat|cpu_0|cpu|W_alu_result[17], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE , plat|cpu_0|cpu|av_ld_byte3_data[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[16]~feeder , plat|cpu_0|cpu|d_writedata[16]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[16] , plat|cpu_0|cpu|d_writedata[16], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[17]~feeder , plat|cpu_0|cpu|d_writedata[17]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[17] , plat|cpu_0|cpu|d_writedata[17], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a16 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a16, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data_nxt[1]~1 , plat|cpu_0|cpu|av_ld_byte2_data_nxt[1]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data[1] , plat|cpu_0|cpu|av_ld_byte2_data[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[17]~19 , plat|cpu_0|cpu|W_rf_wr_data[17]~19, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[0]~6 , plat|cpu_0|cpu|R_src2_hi[0]~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[16] , plat|cpu_0|cpu|E_src2[16], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[16]~20 , plat|cpu_0|cpu|E_logic_result[16]~20, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[16]~22 , plat|cpu_0|cpu|E_alu_result[16]~22, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[16] , plat|cpu_0|cpu|W_alu_result[16], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[0] , plat|cpu_0|cpu|av_ld_byte3_data[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0 , plat|cpu_0|cpu|av_ld_byte2_data_nxt[0]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data[0] , plat|cpu_0|cpu|av_ld_byte2_data[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[16]~20 , plat|cpu_0|cpu|W_rf_wr_data[16]~20, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[9]~3 , plat|cpu_0|cpu|R_src1[9]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[9] , plat|cpu_0|cpu|E_src1[9], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[7]~9 , plat|cpu_0|cpu|R_src1[7]~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[7] , plat|cpu_0|cpu|E_src1[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[5] , plat|cpu_0|cpu|E_src2[5], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[9]~DUPLICATE , plat|cpu_0|cpu|D_iw[9]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[5]~11 , plat|cpu_0|cpu|R_src1[5]~11, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[5] , plat|cpu_0|cpu|E_src1[5], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_lo[4]~1 , plat|cpu_0|cpu|R_src2_lo[4]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[4] , plat|cpu_0|cpu|E_src2[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[3] , plat|cpu_0|cpu|E_src1[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_lo[2]~2 , plat|cpu_0|cpu|R_src2_lo[2]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[2] , plat|cpu_0|cpu|E_src2[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[2]~13 , plat|cpu_0|cpu|R_src1[2]~13, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[2] , plat|cpu_0|cpu|E_src1[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~45 , plat|cpu_0|cpu|Add2~45, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~49 , plat|cpu_0|cpu|Add2~49, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~41 , plat|cpu_0|cpu|Add2~41, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~37 , plat|cpu_0|cpu|Add2~37, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~1 , plat|cpu_0|cpu|Add2~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~29 , plat|cpu_0|cpu|Add2~29, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~25 , plat|cpu_0|cpu|Add2~25, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~5 , plat|cpu_0|cpu|Add2~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~21 , plat|cpu_0|cpu|Add2~21, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~17 , plat|cpu_0|cpu|Add2~17, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~13 , plat|cpu_0|cpu|Add2~13, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[11]~feeder , plat|cpu_0|cpu|F_pc[11]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[11] , plat|cpu_0|cpu|F_pc[11], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[13]~10 , plat|cpu_0|cpu|R_src1[13]~10, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[13] , plat|cpu_0|cpu|E_src1[13], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[13]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[13]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[13] , plat|cpu_0|cpu|E_src2[13], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[13]~8 , plat|cpu_0|cpu|E_logic_result[13]~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[13]~9 , plat|cpu_0|cpu|E_alu_result[13]~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[13] , plat|cpu_0|cpu|W_alu_result[13], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|Equal0~1 , plat|mm_interconnect_0|router|Equal0~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|Equal4~1 , plat|mm_interconnect_0|router|Equal4~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|src_channel[1]~0 , plat|mm_interconnect_0|router|src_channel[1]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|Equal0~2 , plat|mm_interconnect_0|router|Equal0~2, Tarea1_SO, 1
instance = comp, \plat|ram_0|wren~0 , plat|ram_0|wren~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[14]~feeder , plat|cpu_0|cpu|d_writedata[14]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[14] , plat|cpu_0|cpu|d_writedata[14], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_mem_byte_en[1]~1 , plat|cpu_0|cpu|E_mem_byte_en[1]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_byteenable[1] , plat|cpu_0|cpu|d_byteenable[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[15]~feeder , plat|cpu_0|cpu|d_writedata[15]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[15] , plat|cpu_0|cpu|d_writedata[15], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a14 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a14, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[7]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte0_data[7]~0 , plat|cpu_0|cpu|av_ld_byte0_data[7]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_en~0 , plat|cpu_0|cpu|av_ld_byte1_data_en~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE , plat|cpu_0|cpu|av_ld_byte1_data[7]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[15]~DUPLICATE , plat|cpu_0|cpu|E_src2[15]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[15]~13 , plat|cpu_0|cpu|E_logic_result[15]~13, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[15]~16 , plat|cpu_0|cpu|E_alu_result[15]~16, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[15] , plat|cpu_0|cpu|W_alu_result[15], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[15]~14 , plat|cpu_0|cpu|W_rf_wr_data[15]~14, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[7] , plat|cpu_0|cpu|d_writedata[7], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[7] , plat|segm_min_0|data_out[7], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[7] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[7], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[7]~feeder , plat|segm_s_0|data_out[7]~feeder, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE , plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|segm_s_0|always0~0 , plat|segm_s_0|always0~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE , plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|segm_s_0|always0~3 , plat|segm_s_0|always0~3, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE , plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0 , plat|mm_interconnect_0|segm_s_0_s1_translator|av_waitrequest_generated~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~1 , plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[0] , plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0 , plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1] , plat|mm_interconnect_0|segm_s_0_s1_translator|wait_latency_counter[1], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|always0~1 , plat|segm_s_0|always0~1, Tarea1_SO, 1
instance = comp, \plat|segm_s_0|always0~2 , plat|segm_s_0|always0~2, Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[7] , plat|segm_s_0|data_out[7], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[7] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[7], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|always0~3 , plat|segm_ms_0|always0~3, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0 , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_waitrequest_generated~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~1 , plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[0] , plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1] , plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0 , plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE , plat|mm_interconnect_0|segm_ms_0_s1_translator|wait_latency_counter[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|always0~1 , plat|segm_ms_0|always0~1, Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|always0~0 , plat|segm_ms_0|always0~0, Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|always0~2 , plat|segm_ms_0|always0~2, Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[7] , plat|segm_ms_0|data_out[7], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[7] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[7], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[7]~9 , plat|mm_interconnect_0|rsp_mux|src_data[7]~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_mem_byte_en~0 , plat|cpu_0|cpu|E_mem_byte_en~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_byteenable[0] , plat|cpu_0|cpu|d_byteenable[0], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a6 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a6, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[7] , plat|mm_interconnect_0|rsp_mux|src_data[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte0_data[7] , plat|cpu_0|cpu|av_ld_byte0_data[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data[7] , plat|cpu_0|cpu|av_ld_byte1_data[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_fill_bit~0 , plat|cpu_0|cpu|av_fill_bit~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[6]~0 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[6]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data[6] , plat|cpu_0|cpu|av_ld_byte1_data[6], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[14]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[14]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[14] , plat|cpu_0|cpu|E_src1[14], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[14]~2 , plat|cpu_0|cpu|E_logic_result[14]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[14]~3 , plat|cpu_0|cpu|E_alu_result[14]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[14] , plat|cpu_0|cpu|W_alu_result[14], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[14]~13 , plat|cpu_0|cpu|W_rf_wr_data[14]~13, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[13] , plat|cpu_0|cpu|d_writedata[13], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[13] , plat|segm_min_0|data_out[13], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[13] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[13], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[13]~feeder , plat|segm_s_0|data_out[13]~feeder, Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[13] , plat|segm_s_0|data_out[13], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[13] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[13], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[13] , plat|segm_ms_0|data_out[13], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[13] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[13], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data[5] , plat|cpu_0|cpu|av_ld_byte2_data[5], Tarea1_SO, 1
instance = comp, \plat|rst_controller|r_early_rst , plat|rst_controller|r_early_rst, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[12]~feeder , plat|cpu_0|cpu|d_writedata[12]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[12] , plat|cpu_0|cpu|d_writedata[12], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a12 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~8 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[5]~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data[5] , plat|cpu_0|cpu|av_ld_byte1_data[5], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[13]~12 , plat|cpu_0|cpu|W_rf_wr_data[13]~12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[12] , plat|cpu_0|cpu|E_src2[12], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[10]~feeder , plat|cpu_0|cpu|F_pc[10]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[10] , plat|cpu_0|cpu|F_pc[10], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[12]~5 , plat|cpu_0|cpu|R_src1[12]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[12] , plat|cpu_0|cpu|E_src1[12], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[12]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[12]~3 , plat|cpu_0|cpu|E_logic_result[12]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[12]~4 , plat|cpu_0|cpu|E_alu_result[12]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[12] , plat|cpu_0|cpu|W_alu_result[12], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[12] , plat|segm_s_0|data_out[12], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[12] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[12], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[12] , plat|segm_min_0|data_out[12], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12]~feeder , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12]~feeder, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[12], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[12]~feeder , plat|segm_ms_0|data_out[12]~feeder, Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[12] , plat|segm_ms_0|data_out[12], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[12] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[12], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~12 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[4]~12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data[4] , plat|cpu_0|cpu|av_ld_byte1_data[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[12]~11 , plat|cpu_0|cpu|W_rf_wr_data[12]~11, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[27] , plat|cpu_0|cpu|E_src1[27], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[27] , plat|cpu_0|cpu|E_shift_rot_result[27], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[28]~25 , plat|cpu_0|cpu|E_shift_rot_result_nxt[28]~25, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[28] , plat|cpu_0|cpu|E_shift_rot_result[28], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[29]~31 , plat|cpu_0|cpu|E_shift_rot_result_nxt[29]~31, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[29] , plat|cpu_0|cpu|E_shift_rot_result[29], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19 , plat|cpu_0|cpu|E_shift_rot_result_nxt[30]~19, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[30] , plat|cpu_0|cpu|E_shift_rot_result[30], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[31]~17 , plat|cpu_0|cpu|E_shift_rot_result_nxt[31]~17, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[31] , plat|cpu_0|cpu|E_shift_rot_result[31], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_shift_rot~0 , plat|cpu_0|cpu|D_ctrl_shift_rot~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~0 , plat|cpu_0|cpu|Equal62~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_shift_logical~0 , plat|cpu_0|cpu|D_ctrl_shift_logical~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_shift_logical , plat|cpu_0|cpu|R_ctrl_shift_logical, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[0] , plat|cpu_0|cpu|E_src1[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[0] , plat|cpu_0|cpu|E_shift_rot_result[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~1 , plat|cpu_0|cpu|Equal62~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_rot_right_nxt , plat|cpu_0|cpu|R_ctrl_rot_right_nxt, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_rot_right , plat|cpu_0|cpu|R_ctrl_rot_right, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_fill_bit~0 , plat|cpu_0|cpu|E_shift_rot_fill_bit~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15 , plat|cpu_0|cpu|E_shift_rot_result_nxt[0]~15, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[1]~14 , plat|cpu_0|cpu|E_shift_rot_result_nxt[1]~14, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[1] , plat|cpu_0|cpu|E_shift_rot_result[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[1]~DUPLICATE , plat|cpu_0|cpu|E_src2[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[1]~14 , plat|cpu_0|cpu|E_logic_result[1]~14, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[1]~15 , plat|cpu_0|cpu|E_alu_result[1]~15, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE , plat|cpu_0|cpu|W_alu_result[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|LessThan0~0 , plat|cpu_0|cpu|LessThan0~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte3_data[3] , plat|cpu_0|cpu|av_ld_byte3_data[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data_nxt[3]~3 , plat|cpu_0|cpu|av_ld_byte2_data_nxt[3]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data[3] , plat|cpu_0|cpu|av_ld_byte2_data[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[11]~feeder , plat|cpu_0|cpu|d_writedata[11]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[11] , plat|cpu_0|cpu|d_writedata[11], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[11] , plat|segm_s_0|data_out[11], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11]~feeder , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11]~feeder, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[11], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[11] , plat|segm_min_0|data_out[11], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11]~feeder , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11]~feeder, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[11], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[11]~feeder , plat|segm_ms_0|data_out[11]~feeder, Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[11] , plat|segm_ms_0|data_out[11], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[11] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[11], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[10]~feeder , plat|cpu_0|cpu|d_writedata[10]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[10] , plat|cpu_0|cpu|d_writedata[10], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a10 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a10, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[3]~16, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data[3]~DUPLICATE , plat|cpu_0|cpu|av_ld_byte1_data[3]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[11]~10 , plat|cpu_0|cpu|W_rf_wr_data[11]~10, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[10]~7 , plat|cpu_0|cpu|R_src1[10]~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[10]~DUPLICATE , plat|cpu_0|cpu|E_src1[10]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[10]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[10]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[10] , plat|cpu_0|cpu|E_src1[10], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[10]~5 , plat|cpu_0|cpu|E_logic_result[10]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[10]~6 , plat|cpu_0|cpu|E_alu_result[10]~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[10] , plat|cpu_0|cpu|W_alu_result[10], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[10] , plat|segm_s_0|data_out[10], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[10] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[10], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[10] , plat|segm_min_0|data_out[10], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[10] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[10], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[10] , plat|segm_ms_0|data_out[10], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[10] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[10], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~20 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[2]~20, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data[2] , plat|cpu_0|cpu|av_ld_byte1_data[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[10]~9 , plat|cpu_0|cpu|W_rf_wr_data[10]~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[9] , plat|cpu_0|cpu|d_writedata[9], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[9] , plat|segm_s_0|data_out[9], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9]~feeder , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9]~feeder, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[9], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[9]~feeder , plat|segm_ms_0|data_out[9]~feeder, Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[9] , plat|segm_ms_0|data_out[9], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[9] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[9], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[9] , plat|segm_min_0|data_out[9], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9]~feeder , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9]~feeder, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[9], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[8]~feeder , plat|cpu_0|cpu|d_writedata[8]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[8] , plat|cpu_0|cpu|d_writedata[8], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a8 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~24 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[1]~24, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data[1] , plat|cpu_0|cpu|av_ld_byte1_data[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[9]~8 , plat|cpu_0|cpu|W_rf_wr_data[9]~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[11] , plat|cpu_0|cpu|E_src2[11], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[11]~4 , plat|cpu_0|cpu|E_logic_result[11]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[11]~5 , plat|cpu_0|cpu|E_alu_result[11]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[11] , plat|cpu_0|cpu|W_alu_result[11], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|Equal0~0 , plat|mm_interconnect_0|router|Equal0~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|Equal1~0 , plat|mm_interconnect_0|router|Equal1~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|always1~1 , plat|mm_interconnect_0|router|always1~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0 , plat|mm_interconnect_0|switches_0_s1_agent|m0_write~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~2 , plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~2, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1] , plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1 , plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[1]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3 , plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter~3, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE , plat|mm_interconnect_0|switches_0_s1_translator|wait_latency_counter[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|Equal0~3 , plat|mm_interconnect_0|router|Equal0~3, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1 , plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~2 , plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg~2, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|switches_0_s1_translator|read_latency_shift_reg[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0]~1 , plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|switches_0_s1_agent_rsp_fifo|mem_used[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~6 , plat|mm_interconnect_0|cmd_demux|sink_ready~6, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0 , plat|mm_interconnect_0|ram_0_s1_agent|cp_ready~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE , plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~1 , plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|button_0_s1_translator|read_latency_shift_reg[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0]~1 , plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|button_0_s1_agent_rsp_fifo|mem_used[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~2 , plat|mm_interconnect_0|cmd_demux|sink_ready~2, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0 , plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1] , plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~1 , plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[0] , plat|mm_interconnect_0|button_0_s1_translator|wait_latency_counter[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~3 , plat|mm_interconnect_0|cmd_demux|sink_ready~3, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|src_channel[1]~1 , plat|mm_interconnect_0|router|src_channel[1]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 , plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE , plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1 , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], Tarea1_SO, 1
instance = comp, \plat|timer_0|period_l_wr_strobe~0 , plat|timer_0|period_l_wr_strobe~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0 , plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1 , plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , plat|mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~1 , plat|mm_interconnect_0|cmd_demux|sink_ready~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~5 , plat|mm_interconnect_0|cmd_demux|sink_ready~5, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|sink_ready~4 , plat|mm_interconnect_0|cmd_demux|sink_ready~4, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|WideOr0~0 , plat|mm_interconnect_0|cmd_demux|WideOr0~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0 , plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted , plat|mm_interconnect_0|cpu_0_data_master_translator|read_accepted, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|always1~0 , plat|mm_interconnect_0|router|always1~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|src_channel[0]~2 , plat|mm_interconnect_0|router|src_channel[0]~2, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1 , plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|ram_0_s1_agent_rsp_fifo|mem_used[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1 , plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|ram_0_s1_translator|read_latency_shift_reg[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte2_data[0]~DUPLICATE , plat|cpu_0|cpu|av_ld_byte2_data[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[8] , plat|segm_s_0|data_out[8], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[8] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[8], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[8] , plat|segm_ms_0|data_out[8], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[8] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[8], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[8] , plat|segm_min_0|data_out[8], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[8] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[8], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~28 , plat|cpu_0|cpu|av_ld_byte1_data_nxt[0]~28, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data[0] , plat|cpu_0|cpu|av_ld_byte1_data[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[8]~7 , plat|cpu_0|cpu|W_rf_wr_data[8]~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[25] , plat|cpu_0|cpu|E_src1[25], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[25]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[26]~29 , plat|cpu_0|cpu|E_shift_rot_result_nxt[26]~29, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[26] , plat|cpu_0|cpu|E_shift_rot_result[26], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30 , plat|cpu_0|cpu|E_shift_rot_result_nxt[25]~30, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[25] , plat|cpu_0|cpu|E_shift_rot_result[25], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27 , plat|cpu_0|cpu|E_shift_rot_result_nxt[24]~27, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[24] , plat|cpu_0|cpu|E_shift_rot_result[24], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[22] , plat|cpu_0|cpu|E_shift_rot_result[22], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[23]~28 , plat|cpu_0|cpu|E_shift_rot_result_nxt[23]~28, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[23] , plat|cpu_0|cpu|E_shift_rot_result[23], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23 , plat|cpu_0|cpu|E_shift_rot_result_nxt[22]~23, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[22]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24 , plat|cpu_0|cpu|E_shift_rot_result_nxt[21]~24, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[21] , plat|cpu_0|cpu|E_shift_rot_result[21], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[20]~21 , plat|cpu_0|cpu|E_shift_rot_result_nxt[20]~21, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[20] , plat|cpu_0|cpu|E_shift_rot_result[20], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[19]~22 , plat|cpu_0|cpu|E_shift_rot_result_nxt[19]~22, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[19] , plat|cpu_0|cpu|E_shift_rot_result[19], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20 , plat|cpu_0|cpu|E_shift_rot_result_nxt[18]~20, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[18] , plat|cpu_0|cpu|E_shift_rot_result[18], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[16] , plat|cpu_0|cpu|E_shift_rot_result[16], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18 , plat|cpu_0|cpu|E_shift_rot_result_nxt[17]~18, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[17] , plat|cpu_0|cpu|E_shift_rot_result[17], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[15] , plat|cpu_0|cpu|E_shift_rot_result[15], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16 , plat|cpu_0|cpu|E_shift_rot_result_nxt[16]~16, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[16]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13 , plat|cpu_0|cpu|E_shift_rot_result_nxt[15]~13, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[15]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2 , plat|cpu_0|cpu|E_shift_rot_result_nxt[14]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[14] , plat|cpu_0|cpu|E_shift_rot_result[14], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8 , plat|cpu_0|cpu|E_shift_rot_result_nxt[13]~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[13] , plat|cpu_0|cpu|E_shift_rot_result[13], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3 , plat|cpu_0|cpu|E_shift_rot_result_nxt[12]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[12] , plat|cpu_0|cpu|E_shift_rot_result[12], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4 , plat|cpu_0|cpu|E_shift_rot_result_nxt[11]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[11] , plat|cpu_0|cpu|E_shift_rot_result[11], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5 , plat|cpu_0|cpu|E_shift_rot_result_nxt[10]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[10] , plat|cpu_0|cpu|E_shift_rot_result[10], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[9]~1 , plat|cpu_0|cpu|E_shift_rot_result_nxt[9]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[9] , plat|cpu_0|cpu|E_shift_rot_result[9], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6 , plat|cpu_0|cpu|E_shift_rot_result_nxt[8]~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[8] , plat|cpu_0|cpu|E_shift_rot_result[8], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[7]~7 , plat|cpu_0|cpu|E_shift_rot_result_nxt[7]~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[7] , plat|cpu_0|cpu|E_shift_rot_result[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[7]~7 , plat|cpu_0|cpu|E_logic_result[7]~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[7]~8 , plat|cpu_0|cpu|E_alu_result[7]~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[7] , plat|cpu_0|cpu|W_alu_result[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[7]~6 , plat|cpu_0|cpu|W_rf_wr_data[7]~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[6] , plat|cpu_0|cpu|d_writedata[6], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[6] , plat|segm_min_0|data_out[6], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6]~feeder , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6]~feeder, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[6], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[6] , plat|segm_ms_0|data_out[6], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[6] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[6], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[6] , plat|segm_s_0|data_out[6], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6]~feeder , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6]~feeder, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[6], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[6]~8 , plat|mm_interconnect_0|rsp_mux|src_data[6]~8, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[6] , plat|mm_interconnect_0|rsp_mux|src_data[6], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte0_data[6] , plat|cpu_0|cpu|av_ld_byte0_data[6], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[6]~5 , plat|cpu_0|cpu|W_rf_wr_data[6]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[6]~2 , plat|cpu_0|cpu|R_src1[6]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[6] , plat|cpu_0|cpu|E_src1[6], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[6] , plat|cpu_0|cpu|E_shift_rot_result[6], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[5]~9 , plat|cpu_0|cpu|E_shift_rot_result_nxt[5]~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[5] , plat|cpu_0|cpu|E_shift_rot_result[5], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0 , plat|cpu_0|cpu|E_shift_rot_result_nxt[6]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[6]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[6]~0 , plat|cpu_0|cpu|E_logic_result[6]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[6]~0 , plat|cpu_0|cpu|E_alu_result[6]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE , plat|cpu_0|cpu|W_alu_result[6]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|Equal1~1 , plat|mm_interconnect_0|router|Equal1~1, Tarea1_SO, 1
instance = comp, \plat|segm_min_0|always0~1 , plat|segm_min_0|always0~1, Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[5] , plat|segm_min_0|data_out[5], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[5] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[5], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[5] , plat|segm_ms_0|data_out[5], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[5] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[5], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[5]~feeder , plat|segm_s_0|data_out[5]~feeder, Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[5] , plat|segm_s_0|data_out[5], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[5] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[5], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[5]~7 , plat|mm_interconnect_0|rsp_mux|src_data[5]~7, Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a4 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a4, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[5] , plat|mm_interconnect_0|rsp_mux|src_data[5], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte0_data[5] , plat|cpu_0|cpu|av_ld_byte0_data[5], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[5]~4 , plat|cpu_0|cpu|W_rf_wr_data[5]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[4]~feeder , plat|cpu_0|cpu|d_writedata[4]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[4] , plat|cpu_0|cpu|d_writedata[4], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[4]~DUPLICATE , plat|segm_min_0|data_out[4]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[4] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[4], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[4] , plat|segm_ms_0|data_out[4], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[4] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[4], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[4]~feeder , plat|segm_s_0|data_out[4]~feeder, Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[4] , plat|segm_s_0|data_out[4], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[4] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[4], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[4]~6 , plat|mm_interconnect_0|rsp_mux|src_data[4]~6, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[4] , plat|mm_interconnect_0|rsp_mux|src_data[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte0_data[4] , plat|cpu_0|cpu|av_ld_byte0_data[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[4]~3 , plat|cpu_0|cpu|W_rf_wr_data[4]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_hi[4]~0 , plat|cpu_0|cpu|R_src2_hi[4]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[20] , plat|cpu_0|cpu|E_src2[20], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[20]~15 , plat|cpu_0|cpu|E_logic_result[20]~15, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal127~0 , plat|cpu_0|cpu|Equal127~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal127~1 , plat|cpu_0|cpu|Equal127~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[2]~11 , plat|cpu_0|cpu|E_logic_result[2]~11, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[4]~10 , plat|cpu_0|cpu|E_logic_result[4]~10, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal127~2 , plat|cpu_0|cpu|Equal127~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal127~3 , plat|cpu_0|cpu|Equal127~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[3]~DUPLICATE , plat|cpu_0|cpu|E_src2[3]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[3]~12 , plat|cpu_0|cpu|E_logic_result[3]~12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal127~5 , plat|cpu_0|cpu|Equal127~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal127~4 , plat|cpu_0|cpu|Equal127~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal127~6 , plat|cpu_0|cpu|Equal127~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal127~7 , plat|cpu_0|cpu|Equal127~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add2~57 , plat|cpu_0|cpu|Add2~57, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_cmp_result~0 , plat|cpu_0|cpu|E_cmp_result~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_cmp_result~DUPLICATE , plat|cpu_0|cpu|W_cmp_result~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~9 , plat|cpu_0|cpu|Equal62~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0 , plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~1 , plat|cpu_0|cpu|D_ctrl_uncond_cti_non_br~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_uncond_cti_non_br , plat|cpu_0|cpu|R_ctrl_uncond_cti_non_br, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc_sel_nxt~0 , plat|cpu_0|cpu|F_pc_sel_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc_sel_nxt.10~1 , plat|cpu_0|cpu|F_pc_sel_nxt.10~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[1]~DUPLICATE , plat|cpu_0|cpu|F_pc[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[3]~14 , plat|cpu_0|cpu|R_src1[3]~14, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[3]~DUPLICATE , plat|cpu_0|cpu|E_src1[3]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[3]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11 , plat|cpu_0|cpu|E_shift_rot_result_nxt[2]~11, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[2] , plat|cpu_0|cpu|E_shift_rot_result[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12 , plat|cpu_0|cpu|E_shift_rot_result_nxt[3]~12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[3] , plat|cpu_0|cpu|E_shift_rot_result[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result_nxt[4]~10 , plat|cpu_0|cpu|E_shift_rot_result_nxt[4]~10, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[4] , plat|cpu_0|cpu|E_shift_rot_result[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[4]~11 , plat|cpu_0|cpu|E_alu_result[4]~11, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[4] , plat|cpu_0|cpu|W_alu_result[4], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0]~1 , plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|segm_ms_0_s1_agent_rsp_fifo|mem_used[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~1 , plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|segm_ms_0_s1_translator|read_latency_shift_reg[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[3] , plat|cpu_0|cpu|d_writedata[3], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[3]~feeder , plat|segm_ms_0|data_out[3]~feeder, Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[3] , plat|segm_ms_0|data_out[3], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[3] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[3], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[3] , plat|segm_s_0|data_out[3], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3]~feeder , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3]~feeder, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[3], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[3]~5 , plat|mm_interconnect_0|rsp_mux|src_data[3]~5, Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[3] , plat|segm_min_0|data_out[3], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[3] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[2] , plat|cpu_0|cpu|d_writedata[2], Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a2 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a2, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[3] , plat|mm_interconnect_0|rsp_mux|src_data[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte1_data[3] , plat|cpu_0|cpu|av_ld_byte1_data[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte0_data[3] , plat|cpu_0|cpu|av_ld_byte0_data[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[3]~2 , plat|cpu_0|cpu|W_rf_wr_data[3]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[5]~DUPLICATE , plat|cpu_0|cpu|E_src2[5]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_logic_result[5]~9 , plat|cpu_0|cpu|E_logic_result[5]~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[5]~10 , plat|cpu_0|cpu|E_alu_result[5]~10, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[5] , plat|cpu_0|cpu|W_alu_result[5], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|router|Equal2~0 , plat|mm_interconnect_0|router|Equal2~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0]~1 , plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|segm_s_0_s1_agent_rsp_fifo|mem_used[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~1 , plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|segm_s_0_s1_translator|read_latency_shift_reg[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|WideOr1~0 , plat|mm_interconnect_0|rsp_mux|WideOr1~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|WideOr1 , plat|mm_interconnect_0|rsp_mux|WideOr1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_read_nxt , plat|cpu_0|cpu|d_read_nxt, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_read~DUPLICATE , plat|cpu_0|cpu|d_read~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0 , plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer , plat|mm_interconnect_0|cpu_0_data_master_translator|end_begintransfer, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1 , plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|WideOr0~1 , plat|mm_interconnect_0|cmd_demux|WideOr0~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cmd_demux|WideOr0 , plat|mm_interconnect_0|cmd_demux|WideOr0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0 , plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted , plat|mm_interconnect_0|cpu_0_data_master_translator|write_accepted, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0 , plat|mm_interconnect_0|cpu_0_data_master_translator|av_waitrequest~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_st~0 , plat|cpu_0|cpu|D_ctrl_st~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_st , plat|cpu_0|cpu|R_ctrl_st, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_write_nxt~0 , plat|cpu_0|cpu|d_write_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_st_stall , plat|cpu_0|cpu|E_st_stall, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_write~DUPLICATE , plat|cpu_0|cpu|d_write~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0 , plat|mm_interconnect_0|segm_min_0_s1_agent|m0_write~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0 , plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~2 , plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~2, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0] , plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~1 , plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[1] , plat|mm_interconnect_0|segm_min_0_s1_translator|wait_latency_counter[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0 , plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0]~1 , plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0] , plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0 , plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1] , plat|mm_interconnect_0|segm_min_0_s1_agent_rsp_fifo|mem_used[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1 , plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|segm_min_0_s1_translator|read_latency_shift_reg[0], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[2] , plat|segm_s_0|data_out[2], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[2] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[2], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[2] , plat|segm_ms_0|data_out[2], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[2] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[2], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[2]~4 , plat|mm_interconnect_0|rsp_mux|src_data[2]~4, Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[2] , plat|segm_min_0|data_out[2], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[2] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[2], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[2] , plat|mm_interconnect_0|rsp_mux|src_data[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte0_data[2] , plat|cpu_0|cpu|av_ld_byte0_data[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[2]~1 , plat|cpu_0|cpu|W_rf_wr_data[2]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[1] , plat|cpu_0|cpu|d_writedata[1], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[1] , plat|segm_ms_0|data_out[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[1] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[1]~3 , plat|mm_interconnect_0|rsp_mux|src_data[1]~3, Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[1] , plat|segm_min_0|data_out[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[1] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , plat|mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], Tarea1_SO, 1
instance = comp, \switches[1]~input , switches[1]~input, Tarea1_SO, 1
instance = comp, \plat|switches_0|readdata[1] , plat|switches_0|readdata[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre[1] , plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre[1], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[1] , plat|segm_s_0|data_out[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[1] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[1], Tarea1_SO, 1
instance = comp, \plat|timer_0|counter_is_running~feeder , plat|timer_0|counter_is_running~feeder, Tarea1_SO, 1
instance = comp, \plat|timer_0|counter_is_running , plat|timer_0|counter_is_running, Tarea1_SO, 1
instance = comp, \plat|timer_0|read_mux_out[1]~1 , plat|timer_0|read_mux_out[1]~1, Tarea1_SO, 1
instance = comp, \plat|timer_0|readdata[1] , plat|timer_0|readdata[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[1]~2 , plat|mm_interconnect_0|rsp_mux|src_data[1]~2, Tarea1_SO, 1
instance = comp, \plat|ram_0|the_altsyncram|auto_generated|ram_block1a0 , plat|ram_0|the_altsyncram|auto_generated|ram_block1a0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[1] , plat|mm_interconnect_0|rsp_mux|src_data[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte0_data[1] , plat|cpu_0|cpu|av_ld_byte0_data[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[10]~DUPLICATE , plat|cpu_0|cpu|D_iw[10]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_control_rd_data[1]~0 , plat|cpu_0|cpu|E_control_rd_data[1]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~14 , plat|cpu_0|cpu|Equal62~14, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_op_wrctl , plat|cpu_0|cpu|D_op_wrctl, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_wrctl_inst , plat|cpu_0|cpu|R_ctrl_wrctl_inst, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[8]~DUPLICATE , plat|cpu_0|cpu|D_iw[8]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[6] , plat|cpu_0|cpu|D_iw[6], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal133~0 , plat|cpu_0|cpu|Equal133~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_ienable_reg_nxt~0 , plat|cpu_0|cpu|W_ienable_reg_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_ienable_reg[1] , plat|cpu_0|cpu|W_ienable_reg[1], Tarea1_SO, 1
instance = comp, \plat|button_0|always1~0 , plat|button_0|always1~0, Tarea1_SO, 1
instance = comp, \plat|button_0|irq_mask~0 , plat|button_0|irq_mask~0, Tarea1_SO, 1
instance = comp, \plat|button_0|irq_mask , plat|button_0|irq_mask, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_ipending_reg_nxt~0 , plat|cpu_0|cpu|W_ipending_reg_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_ipending_reg[1] , plat|cpu_0|cpu|W_ipending_reg[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_control_rd_data[1]~2 , plat|cpu_0|cpu|E_control_rd_data[1]~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_control_rd_data[1] , plat|cpu_0|cpu|W_control_rd_data[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[1] , plat|cpu_0|cpu|W_alu_result[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[1]~0 , plat|cpu_0|cpu|W_rf_wr_data[1]~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[11]~6 , plat|cpu_0|cpu|R_src1[11]~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[11] , plat|cpu_0|cpu|E_src1[11], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[9]~feeder , plat|cpu_0|cpu|F_pc[9]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[9] , plat|cpu_0|cpu|F_pc[9], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~8 , plat|cpu_0|cpu|F_iw~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[5] , plat|cpu_0|cpu|D_iw[5], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_exception~5 , plat|cpu_0|cpu|D_ctrl_exception~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_exception~0 , plat|cpu_0|cpu|D_ctrl_exception~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_dst_regnum[0]~8 , plat|cpu_0|cpu|D_dst_regnum[0]~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_dst_regnum[0]~9 , plat|cpu_0|cpu|D_dst_regnum[0]~9, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_dst_regnum[0] , plat|cpu_0|cpu|R_dst_regnum[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[10] , plat|cpu_0|cpu|E_src2[10], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[8]~feeder , plat|cpu_0|cpu|F_pc[8]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[8] , plat|cpu_0|cpu|F_pc[8], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~6 , plat|cpu_0|cpu|F_iw~6, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[15] , plat|cpu_0|cpu|D_iw[15], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[9]~feeder , plat|cpu_0|cpu|E_src2[9]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[9] , plat|cpu_0|cpu|E_src2[9], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[7]~feeder , plat|cpu_0|cpu|F_pc[7]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[7] , plat|cpu_0|cpu|F_pc[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~7 , plat|cpu_0|cpu|F_iw~7, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[16] , plat|cpu_0|cpu|D_iw[16], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_shift_rot~1 , plat|cpu_0|cpu|D_ctrl_shift_rot~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_shift_rot~2 , plat|cpu_0|cpu|D_ctrl_shift_rot~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_shift_rot , plat|cpu_0|cpu|R_ctrl_shift_rot, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_result[2]~DUPLICATE , plat|cpu_0|cpu|E_shift_rot_result[2]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[2]~12 , plat|cpu_0|cpu|E_alu_result[2]~12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[2] , plat|cpu_0|cpu|W_alu_result[2], Tarea1_SO, 1
instance = comp, \plat|button_0|d2_data_in , plat|button_0|d2_data_in, Tarea1_SO, 1
instance = comp, \plat|button_0|edge_capture~0 , plat|button_0|edge_capture~0, Tarea1_SO, 1
instance = comp, \plat|button_0|edge_capture , plat|button_0|edge_capture, Tarea1_SO, 1
instance = comp, \plat|button_0|read_mux_out~1 , plat|button_0|read_mux_out~1, Tarea1_SO, 1
instance = comp, \plat|button_0|readdata[0] , plat|button_0|readdata[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|button_0_s1_translator|av_readdata_pre[0] , plat|mm_interconnect_0|button_0_s1_translator|av_readdata_pre[0], Tarea1_SO, 1
instance = comp, \plat|segm_s_0|data_out[0] , plat|segm_s_0|data_out[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[0] , plat|mm_interconnect_0|segm_s_0_s1_translator|av_readdata_pre[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[0]~1 , plat|mm_interconnect_0|rsp_mux|src_data[0]~1, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[0] , plat|mm_interconnect_0|segm_min_0_s1_translator|av_readdata_pre[0], Tarea1_SO, 1
instance = comp, \plat|timer_0|force_reload~0 , plat|timer_0|force_reload~0, Tarea1_SO, 1
instance = comp, \plat|timer_0|force_reload~1 , plat|timer_0|force_reload~1, Tarea1_SO, 1
instance = comp, \plat|timer_0|force_reload , plat|timer_0|force_reload, Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~21 , plat|timer_0|Add0~21, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~5 , plat|timer_0|internal_counter~5, Tarea1_SO, 1
instance = comp, \plat|timer_0|counter_is_running~DUPLICATE , plat|timer_0|counter_is_running~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|timer_0|always0~0 , plat|timer_0|always0~0, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[0] , plat|timer_0|internal_counter[0], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~17 , plat|timer_0|Add0~17, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~4 , plat|timer_0|internal_counter~4, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[1] , plat|timer_0|internal_counter[1], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~13 , plat|timer_0|Add0~13, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~3 , plat|timer_0|internal_counter~3, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[2] , plat|timer_0|internal_counter[2], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~9 , plat|timer_0|Add0~9, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~2 , plat|timer_0|internal_counter~2, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[3] , plat|timer_0|internal_counter[3], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~5 , plat|timer_0|Add0~5, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~1 , plat|timer_0|internal_counter~1, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[4] , plat|timer_0|internal_counter[4], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~61 , plat|timer_0|Add0~61, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~15 , plat|timer_0|internal_counter~15, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[5] , plat|timer_0|internal_counter[5], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~57 , plat|timer_0|Add0~57, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~14 , plat|timer_0|internal_counter~14, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[6] , plat|timer_0|internal_counter[6], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~53 , plat|timer_0|Add0~53, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~13 , plat|timer_0|internal_counter~13, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[7]~feeder , plat|timer_0|internal_counter[7]~feeder, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[7]~DUPLICATE , plat|timer_0|internal_counter[7]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~49 , plat|timer_0|Add0~49, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~12 , plat|timer_0|internal_counter~12, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[8] , plat|timer_0|internal_counter[8], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~45 , plat|timer_0|Add0~45, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~11 , plat|timer_0|internal_counter~11, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[9] , plat|timer_0|internal_counter[9], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~1 , plat|timer_0|Add0~1, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~0 , plat|timer_0|internal_counter~0, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[10] , plat|timer_0|internal_counter[10], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~41 , plat|timer_0|Add0~41, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~10 , plat|timer_0|internal_counter~10, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[11] , plat|timer_0|internal_counter[11], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~37 , plat|timer_0|Add0~37, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~9 , plat|timer_0|internal_counter~9, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[12] , plat|timer_0|internal_counter[12], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~33 , plat|timer_0|Add0~33, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~8 , plat|timer_0|internal_counter~8, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[13] , plat|timer_0|internal_counter[13], Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~29 , plat|timer_0|Add0~29, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~7 , plat|timer_0|internal_counter~7, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[14]~DUPLICATE , plat|timer_0|internal_counter[14]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|timer_0|Add0~25 , plat|timer_0|Add0~25, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter~6 , plat|timer_0|internal_counter~6, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[15] , plat|timer_0|internal_counter[15], Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[14] , plat|timer_0|internal_counter[14], Tarea1_SO, 1
instance = comp, \plat|timer_0|Equal0~1 , plat|timer_0|Equal0~1, Tarea1_SO, 1
instance = comp, \plat|timer_0|Equal0~0 , plat|timer_0|Equal0~0, Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[7] , plat|timer_0|internal_counter[7], Tarea1_SO, 1
instance = comp, \plat|timer_0|internal_counter[9]~DUPLICATE , plat|timer_0|internal_counter[9]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|timer_0|Equal0~2 , plat|timer_0|Equal0~2, Tarea1_SO, 1
instance = comp, \plat|timer_0|Equal0~3 , plat|timer_0|Equal0~3, Tarea1_SO, 1
instance = comp, \plat|timer_0|delayed_unxcounter_is_zeroxx0 , plat|timer_0|delayed_unxcounter_is_zeroxx0, Tarea1_SO, 1
instance = comp, \plat|timer_0|timeout_occurred~0 , plat|timer_0|timeout_occurred~0, Tarea1_SO, 1
instance = comp, \plat|timer_0|timeout_occurred , plat|timer_0|timeout_occurred, Tarea1_SO, 1
instance = comp, \plat|timer_0|read_mux_out[0]~0 , plat|timer_0|read_mux_out[0]~0, Tarea1_SO, 1
instance = comp, \plat|timer_0|readdata[0] , plat|timer_0|readdata[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , plat|mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[0]~feeder , plat|segm_ms_0|data_out[0]~feeder, Tarea1_SO, 1
instance = comp, \plat|segm_ms_0|data_out[0] , plat|segm_ms_0|data_out[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[0] , plat|mm_interconnect_0|segm_ms_0_s1_translator|av_readdata_pre[0], Tarea1_SO, 1
instance = comp, \switches[0]~input , switches[0]~input, Tarea1_SO, 1
instance = comp, \plat|switches_0|readdata[0]~feeder , plat|switches_0|readdata[0]~feeder, Tarea1_SO, 1
instance = comp, \plat|switches_0|readdata[0] , plat|switches_0|readdata[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre[0] , plat|mm_interconnect_0|switches_0_s1_translator|av_readdata_pre[0], Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[0]~0 , plat|mm_interconnect_0|rsp_mux|src_data[0]~0, Tarea1_SO, 1
instance = comp, \plat|mm_interconnect_0|rsp_mux|src_data[0] , plat|mm_interconnect_0|rsp_mux|src_data[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_byte0_data[0] , plat|cpu_0|cpu|av_ld_byte0_data[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal134~0 , plat|cpu_0|cpu|Equal134~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_ipending_reg[0] , plat|cpu_0|cpu|W_ipending_reg[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_ienable_reg[0] , plat|cpu_0|cpu|W_ienable_reg[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_control_rd_data[0]~1 , plat|cpu_0|cpu|E_control_rd_data[0]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal133~1 , plat|cpu_0|cpu|Equal133~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_exception~2 , plat|cpu_0|cpu|D_ctrl_exception~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_exception~3 , plat|cpu_0|cpu|D_ctrl_exception~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_exception , plat|cpu_0|cpu|R_ctrl_exception, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal132~0 , plat|cpu_0|cpu|Equal132~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0 , plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_bstatus_reg_inst_nxt~0 , plat|cpu_0|cpu|W_bstatus_reg_inst_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_bstatus_reg , plat|cpu_0|cpu|W_bstatus_reg, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~1 , plat|cpu_0|cpu|W_status_reg_pie_inst_nxt~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_status_reg_pie , plat|cpu_0|cpu|W_status_reg_pie, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_estatus_reg_inst_nxt~0 , plat|cpu_0|cpu|W_estatus_reg_inst_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_estatus_reg , plat|cpu_0|cpu|W_estatus_reg, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_control_rd_data[0]~3 , plat|cpu_0|cpu|E_control_rd_data[0]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_control_rd_data[0] , plat|cpu_0|cpu|W_control_rd_data[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_cmp_result , plat|cpu_0|cpu|W_cmp_result, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wr_data[0]~31 , plat|cpu_0|cpu|W_rf_wr_data[0]~31, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[8] , plat|cpu_0|cpu|E_src2[8], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[6]~feeder , plat|cpu_0|cpu|F_pc[6]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[6] , plat|cpu_0|cpu|F_pc[6], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~4 , plat|cpu_0|cpu|F_iw~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[13] , plat|cpu_0|cpu|D_iw[13], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[7]~feeder , plat|cpu_0|cpu|E_src2[7]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[7] , plat|cpu_0|cpu|E_src2[7], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[5]~feeder , plat|cpu_0|cpu|F_pc[5]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[5]~DUPLICATE , plat|cpu_0|cpu|F_pc[5]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[12] , plat|cpu_0|cpu|D_iw[12], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[6]~feeder , plat|cpu_0|cpu|E_src2[6]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[6] , plat|cpu_0|cpu|E_src2[6], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[4]~feeder , plat|cpu_0|cpu|F_pc[4]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[4] , plat|cpu_0|cpu|F_pc[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~5 , plat|cpu_0|cpu|F_iw~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[14]~DUPLICATE , plat|cpu_0|cpu|D_iw[14]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal62~8 , plat|cpu_0|cpu|Equal62~8, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_break_nxt , plat|cpu_0|cpu|R_ctrl_break_nxt, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_break , plat|cpu_0|cpu|R_ctrl_break, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_exception~DUPLICATE , plat|cpu_0|cpu|R_ctrl_exception~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc_sel_nxt.10~0 , plat|cpu_0|cpu|F_pc_sel_nxt.10~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc_no_crst_nxt[3]~1 , plat|cpu_0|cpu|F_pc_no_crst_nxt[3]~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[3] , plat|cpu_0|cpu|F_pc[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[8] , plat|cpu_0|cpu|D_iw[8], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src1[4]~12 , plat|cpu_0|cpu|R_src1[4]~12, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src1[4] , plat|cpu_0|cpu|E_src1[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[2]~feeder , plat|cpu_0|cpu|F_pc[2]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[2] , plat|cpu_0|cpu|F_pc[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~2 , plat|cpu_0|cpu|F_iw~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[3]~DUPLICATE , plat|cpu_0|cpu|D_iw[3]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_logic~0 , plat|cpu_0|cpu|D_ctrl_logic~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_logic~1 , plat|cpu_0|cpu|D_ctrl_logic~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_logic , plat|cpu_0|cpu|R_ctrl_logic, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_result[3]~13 , plat|cpu_0|cpu|E_alu_result[3]~13, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_alu_result[3] , plat|cpu_0|cpu|W_alu_result[3], Tarea1_SO, 1
instance = comp, \plat|timer_0|control_register~0 , plat|timer_0|control_register~0, Tarea1_SO, 1
instance = comp, \plat|timer_0|control_register , plat|timer_0|control_register, Tarea1_SO, 1
instance = comp, \plat|timer_0|timeout_occurred~DUPLICATE , plat|timer_0|timeout_occurred~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_ipending_reg_nxt~1 , plat|cpu_0|cpu|W_ipending_reg_nxt~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_ipending_reg[0]~DUPLICATE , plat|cpu_0|cpu|W_ipending_reg[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|intr_req~0 , plat|cpu_0|cpu|intr_req~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_iw~0 , plat|cpu_0|cpu|F_iw~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[4] , plat|cpu_0|cpu|D_iw[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_ld~0 , plat|cpu_0|cpu|D_ctrl_ld~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_ld , plat|cpu_0|cpu|R_ctrl_ld, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_waiting_for_data , plat|cpu_0|cpu|av_ld_waiting_for_data, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0 , plat|cpu_0|cpu|av_ld_waiting_for_data_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_stall~0 , plat|cpu_0|cpu|E_stall~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_valid_from_R~0 , plat|cpu_0|cpu|E_valid_from_R~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_valid_from_R , plat|cpu_0|cpu|E_valid_from_R, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_cnt[0]~feeder , plat|cpu_0|cpu|E_shift_rot_cnt[0]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_cnt[0]~_wirecell , plat|cpu_0|cpu|E_shift_rot_cnt[0]~_wirecell, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_cnt[0] , plat|cpu_0|cpu|E_shift_rot_cnt[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add3~3 , plat|cpu_0|cpu|Add3~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_cnt[1] , plat|cpu_0|cpu|E_shift_rot_cnt[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add3~2 , plat|cpu_0|cpu|Add3~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_cnt[2] , plat|cpu_0|cpu|E_shift_rot_cnt[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add3~1 , plat|cpu_0|cpu|Add3~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_cnt[3] , plat|cpu_0|cpu|E_shift_rot_cnt[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_stall~1 , plat|cpu_0|cpu|E_stall~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Add3~0 , plat|cpu_0|cpu|Add3~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_shift_rot_cnt[4] , plat|cpu_0|cpu|E_shift_rot_cnt[4], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_stall~2 , plat|cpu_0|cpu|E_stall~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_valid~0 , plat|cpu_0|cpu|W_valid~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_valid , plat|cpu_0|cpu|W_valid, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|i_read_nxt~0 , plat|cpu_0|cpu|i_read_nxt~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|i_read , plat|cpu_0|cpu|i_read, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_valid~0 , plat|cpu_0|cpu|F_valid~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_valid , plat|cpu_0|cpu|D_valid, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_valid , plat|cpu_0|cpu|R_valid, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_use_imm~5 , plat|cpu_0|cpu|R_src2_use_imm~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_use_imm~0 , plat|cpu_0|cpu|R_src2_use_imm~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_use_imm , plat|cpu_0|cpu|R_src2_use_imm, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE , plat|cpu_0|cpu|R_ctrl_src_imm5_shift_rot~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_lo~0 , plat|cpu_0|cpu|R_src2_lo~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_src2_lo[3]~3 , plat|cpu_0|cpu|R_src2_lo[3]~3, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_src2[3] , plat|cpu_0|cpu|E_src2[3], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[1]~feeder , plat|cpu_0|cpu|F_pc[1]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[1] , plat|cpu_0|cpu|F_pc[1], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[0]~DUPLICATE , plat|cpu_0|cpu|D_iw[0]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_alu_subtract~2 , plat|cpu_0|cpu|D_ctrl_alu_subtract~2, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_alu_subtract~0 , plat|cpu_0|cpu|D_ctrl_alu_subtract~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_ctrl_alu_subtract~1 , plat|cpu_0|cpu|D_ctrl_alu_subtract~1, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_sub~0 , plat|cpu_0|cpu|E_alu_sub~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|E_alu_sub , plat|cpu_0|cpu|E_alu_sub, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[0]~feeder , plat|cpu_0|cpu|F_pc[0]~feeder, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|F_pc[0] , plat|cpu_0|cpu|F_pc[0], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_iw[2] , plat|cpu_0|cpu|D_iw[2], Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|Equal0~0 , plat|cpu_0|cpu|Equal0~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_dst_regnum[3]~4 , plat|cpu_0|cpu|D_dst_regnum[3]~4, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_dst_regnum[3]~5 , plat|cpu_0|cpu|D_dst_regnum[3]~5, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_wr_dst_reg~0 , plat|cpu_0|cpu|D_wr_dst_reg~0, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|D_wr_dst_reg , plat|cpu_0|cpu|D_wr_dst_reg, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|R_wr_dst_reg , plat|cpu_0|cpu|R_wr_dst_reg, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|W_rf_wren , plat|cpu_0|cpu|W_rf_wren, Tarea1_SO, 1
instance = comp, \plat|cpu_0|cpu|d_writedata[0] , plat|cpu_0|cpu|d_writedata[0], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[0] , plat|segm_min_0|data_out[0], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[1]~DUPLICATE , plat|segm_min_0|data_out[1]~DUPLICATE, Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[4] , plat|segm_min_0|data_out[4], Tarea1_SO, 1
instance = comp, \plat|segm_min_0|data_out[8]~DUPLICATE , plat|segm_min_0|data_out[8]~DUPLICATE, Tarea1_SO, 1
