# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab2_Group5/Step2.vhd" \

# Do not sort compile order
nosort
