.TH "CMSIS_CoreDebug" 3 "Sun Apr 16 2017" "STM32_CMSIS" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_CoreDebug \- Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor\&. Therefore they are not covered by the Cortex-M0 header file\&.  

.SH SYNOPSIS
.br
.PP
.SS "Classes"

.in +1c
.ti -1c
.RI "struct \fBCoreDebug_Type\fP"
.br
.RI "Structure type to access the Core Debug Register (CoreDebug)\&. "
.in -1c
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << CoreDebug_DHCSR_S_HALT_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << CoreDebug_DHCSR_C_STEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << CoreDebug_DHCSR_C_HALT_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << CoreDebug_DCRSR_REGWnR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << CoreDebug_DEMCR_TRCENA_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << CoreDebug_DEMCR_MON_REQ_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << CoreDebug_DEMCR_MON_STEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << CoreDebug_DEMCR_MON_PEND_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << CoreDebug_DEMCR_MON_EN_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << CoreDebug_DHCSR_S_HALT_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << CoreDebug_DHCSR_C_STEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << CoreDebug_DHCSR_C_HALT_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << CoreDebug_DCRSR_REGWnR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << CoreDebug_DEMCR_TRCENA_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << CoreDebug_DEMCR_MON_REQ_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << CoreDebug_DEMCR_MON_STEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << CoreDebug_DEMCR_MON_PEND_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << CoreDebug_DEMCR_MON_EN_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << CoreDebug_DHCSR_S_HALT_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << CoreDebug_DHCSR_C_STEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << CoreDebug_DHCSR_C_HALT_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << CoreDebug_DCRSR_REGWnR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << CoreDebug_DEMCR_TRCENA_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << CoreDebug_DEMCR_MON_REQ_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << CoreDebug_DEMCR_MON_STEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << CoreDebug_DEMCR_MON_PEND_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << CoreDebug_DEMCR_MON_EN_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_DBGKEY_Msk\fP   (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESET_ST_Msk\fP   (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RETIRE_ST_Msk\fP   (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_LOCKUP_Msk\fP   (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SLEEP_Msk\fP   (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_HALT_Msk\fP   (1UL << CoreDebug_DHCSR_S_HALT_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_REGRDY_Msk\fP   (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_SNAPSTALL_Msk\fP   (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_MASKINTS_Msk\fP   (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_STEP_Msk\fP   (1UL << CoreDebug_DHCSR_C_STEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_HALT_Msk\fP   (1UL << CoreDebug_DHCSR_C_HALT_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_DEBUGEN_Msk\fP   (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGWnR_Msk\fP   (1UL << CoreDebug_DCRSR_REGWnR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DCRSR_REGSEL_Msk\fP   (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_TRCENA_Msk\fP   (1UL << CoreDebug_DEMCR_TRCENA_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_REQ_Msk\fP   (1UL << CoreDebug_DEMCR_MON_REQ_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_STEP_Msk\fP   (1UL << CoreDebug_DEMCR_MON_STEP_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_PEND_Msk\fP   (1UL << CoreDebug_DEMCR_MON_PEND_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_MON_EN_Msk\fP   (1UL << CoreDebug_DEMCR_MON_EN_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_HARDERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_INTERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_BUSERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_STATERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CHKERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_NOCPERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_MMERR_Msk\fP   (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DEMCR_VC_CORERESET_Msk\fP   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor\&. Therefore they are not covered by the Cortex-M0 header file\&. 

SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor\&. Therefore they are not covered by the SC000 header file\&.
.PP
Type definitions for the Core Debug Registers\&.
.PP
Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor\&. Therefore they are not covered by the Cortex-M0+ header file\&.
.SH "Macro Definition Documentation"
.PP 
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)"
CoreDebug DCRSR: REGSEL Mask 
.PP
Definition at line 1267 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)"
CoreDebug DCRSR: REGSEL Mask 
.PP
Definition at line 1293 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)"
CoreDebug DCRSR: REGSEL Mask 
.PP
Definition at line 1462 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Msk   (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)"
CoreDebug DCRSR: REGSEL Mask 
.PP
Definition at line 1670 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position 
.PP
Definition at line 1266 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position 
.PP
Definition at line 1292 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position 
.PP
Definition at line 1461 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DCRSR_REGSEL_Pos   0U"
CoreDebug DCRSR: REGSEL Position 
.PP
Definition at line 1669 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << CoreDebug_DCRSR_REGWnR_Pos)"
CoreDebug DCRSR: REGWnR Mask 
.PP
Definition at line 1264 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << CoreDebug_DCRSR_REGWnR_Pos)"
CoreDebug DCRSR: REGWnR Mask 
.PP
Definition at line 1290 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << CoreDebug_DCRSR_REGWnR_Pos)"
CoreDebug DCRSR: REGWnR Mask 
.PP
Definition at line 1459 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Msk   (1UL << CoreDebug_DCRSR_REGWnR_Pos)"
CoreDebug DCRSR: REGWnR Mask 
.PP
Definition at line 1667 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position 
.PP
Definition at line 1263 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position 
.PP
Definition at line 1289 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position 
.PP
Definition at line 1458 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DCRSR_REGWnR_Pos   16U"
CoreDebug DCRSR: REGWnR Position 
.PP
Definition at line 1666 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << CoreDebug_DEMCR_MON_EN_Pos)"
CoreDebug DEMCR: MON_EN Mask 
.PP
Definition at line 1283 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << CoreDebug_DEMCR_MON_EN_Pos)"
CoreDebug DEMCR: MON_EN Mask 
.PP
Definition at line 1309 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << CoreDebug_DEMCR_MON_EN_Pos)"
CoreDebug DEMCR: MON_EN Mask 
.PP
Definition at line 1478 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Msk   (1UL << CoreDebug_DEMCR_MON_EN_Pos)"
CoreDebug DEMCR: MON_EN Mask 
.PP
Definition at line 1686 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position 
.PP
Definition at line 1282 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position 
.PP
Definition at line 1308 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position 
.PP
Definition at line 1477 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_EN_Pos   16U"
CoreDebug DEMCR: MON_EN Position 
.PP
Definition at line 1685 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << CoreDebug_DEMCR_MON_PEND_Pos)"
CoreDebug DEMCR: MON_PEND Mask 
.PP
Definition at line 1280 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << CoreDebug_DEMCR_MON_PEND_Pos)"
CoreDebug DEMCR: MON_PEND Mask 
.PP
Definition at line 1306 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << CoreDebug_DEMCR_MON_PEND_Pos)"
CoreDebug DEMCR: MON_PEND Mask 
.PP
Definition at line 1475 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Msk   (1UL << CoreDebug_DEMCR_MON_PEND_Pos)"
CoreDebug DEMCR: MON_PEND Mask 
.PP
Definition at line 1683 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position 
.PP
Definition at line 1279 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position 
.PP
Definition at line 1305 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position 
.PP
Definition at line 1474 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_PEND_Pos   17U"
CoreDebug DEMCR: MON_PEND Position 
.PP
Definition at line 1682 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << CoreDebug_DEMCR_MON_REQ_Pos)"
CoreDebug DEMCR: MON_REQ Mask 
.PP
Definition at line 1274 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << CoreDebug_DEMCR_MON_REQ_Pos)"
CoreDebug DEMCR: MON_REQ Mask 
.PP
Definition at line 1300 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << CoreDebug_DEMCR_MON_REQ_Pos)"
CoreDebug DEMCR: MON_REQ Mask 
.PP
Definition at line 1469 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Msk   (1UL << CoreDebug_DEMCR_MON_REQ_Pos)"
CoreDebug DEMCR: MON_REQ Mask 
.PP
Definition at line 1677 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position 
.PP
Definition at line 1273 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position 
.PP
Definition at line 1299 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position 
.PP
Definition at line 1468 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_REQ_Pos   19U"
CoreDebug DEMCR: MON_REQ Position 
.PP
Definition at line 1676 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << CoreDebug_DEMCR_MON_STEP_Pos)"
CoreDebug DEMCR: MON_STEP Mask 
.PP
Definition at line 1277 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << CoreDebug_DEMCR_MON_STEP_Pos)"
CoreDebug DEMCR: MON_STEP Mask 
.PP
Definition at line 1303 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << CoreDebug_DEMCR_MON_STEP_Pos)"
CoreDebug DEMCR: MON_STEP Mask 
.PP
Definition at line 1472 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Msk   (1UL << CoreDebug_DEMCR_MON_STEP_Pos)"
CoreDebug DEMCR: MON_STEP Mask 
.PP
Definition at line 1680 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position 
.PP
Definition at line 1276 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position 
.PP
Definition at line 1302 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position 
.PP
Definition at line 1471 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_MON_STEP_Pos   18U"
CoreDebug DEMCR: MON_STEP Position 
.PP
Definition at line 1679 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << CoreDebug_DEMCR_TRCENA_Pos)"
CoreDebug DEMCR: TRCENA Mask 
.PP
Definition at line 1271 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << CoreDebug_DEMCR_TRCENA_Pos)"
CoreDebug DEMCR: TRCENA Mask 
.PP
Definition at line 1297 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << CoreDebug_DEMCR_TRCENA_Pos)"
CoreDebug DEMCR: TRCENA Mask 
.PP
Definition at line 1466 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Msk   (1UL << CoreDebug_DEMCR_TRCENA_Pos)"
CoreDebug DEMCR: TRCENA Mask 
.PP
Definition at line 1674 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position 
.PP
Definition at line 1270 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position 
.PP
Definition at line 1296 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position 
.PP
Definition at line 1465 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_TRCENA_Pos   24U"
CoreDebug DEMCR: TRCENA Position 
.PP
Definition at line 1673 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)"
CoreDebug DEMCR: VC_BUSERR Mask 
.PP
Definition at line 1292 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)"
CoreDebug DEMCR: VC_BUSERR Mask 
.PP
Definition at line 1318 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)"
CoreDebug DEMCR: VC_BUSERR Mask 
.PP
Definition at line 1487 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Msk   (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)"
CoreDebug DEMCR: VC_BUSERR Mask 
.PP
Definition at line 1695 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position 
.PP
Definition at line 1291 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position 
.PP
Definition at line 1317 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position 
.PP
Definition at line 1486 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_BUSERR_Pos   8U"
CoreDebug DEMCR: VC_BUSERR Position 
.PP
Definition at line 1694 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)"
CoreDebug DEMCR: VC_CHKERR Mask 
.PP
Definition at line 1298 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)"
CoreDebug DEMCR: VC_CHKERR Mask 
.PP
Definition at line 1324 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)"
CoreDebug DEMCR: VC_CHKERR Mask 
.PP
Definition at line 1493 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Msk   (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)"
CoreDebug DEMCR: VC_CHKERR Mask 
.PP
Definition at line 1701 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position 
.PP
Definition at line 1297 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position 
.PP
Definition at line 1323 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position 
.PP
Definition at line 1492 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CHKERR_Pos   6U"
CoreDebug DEMCR: VC_CHKERR Position 
.PP
Definition at line 1700 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)"
CoreDebug DEMCR: VC_CORERESET Mask 
.PP
Definition at line 1307 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)"
CoreDebug DEMCR: VC_CORERESET Mask 
.PP
Definition at line 1333 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)"
CoreDebug DEMCR: VC_CORERESET Mask 
.PP
Definition at line 1502 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)"
CoreDebug DEMCR: VC_CORERESET Mask 
.PP
Definition at line 1710 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position 
.PP
Definition at line 1306 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position 
.PP
Definition at line 1332 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position 
.PP
Definition at line 1501 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_CORERESET_Pos   0U"
CoreDebug DEMCR: VC_CORERESET Position 
.PP
Definition at line 1709 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)"
CoreDebug DEMCR: VC_HARDERR Mask 
.PP
Definition at line 1286 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)"
CoreDebug DEMCR: VC_HARDERR Mask 
.PP
Definition at line 1312 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)"
CoreDebug DEMCR: VC_HARDERR Mask 
.PP
Definition at line 1481 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Msk   (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)"
CoreDebug DEMCR: VC_HARDERR Mask 
.PP
Definition at line 1689 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position 
.PP
Definition at line 1285 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position 
.PP
Definition at line 1311 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position 
.PP
Definition at line 1480 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_HARDERR_Pos   10U"
CoreDebug DEMCR: VC_HARDERR Position 
.PP
Definition at line 1688 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)"
CoreDebug DEMCR: VC_INTERR Mask 
.PP
Definition at line 1289 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)"
CoreDebug DEMCR: VC_INTERR Mask 
.PP
Definition at line 1315 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)"
CoreDebug DEMCR: VC_INTERR Mask 
.PP
Definition at line 1484 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Msk   (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)"
CoreDebug DEMCR: VC_INTERR Mask 
.PP
Definition at line 1692 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position 
.PP
Definition at line 1288 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position 
.PP
Definition at line 1314 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position 
.PP
Definition at line 1483 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_INTERR_Pos   9U"
CoreDebug DEMCR: VC_INTERR Position 
.PP
Definition at line 1691 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)"
CoreDebug DEMCR: VC_MMERR Mask 
.PP
Definition at line 1304 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)"
CoreDebug DEMCR: VC_MMERR Mask 
.PP
Definition at line 1330 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)"
CoreDebug DEMCR: VC_MMERR Mask 
.PP
Definition at line 1499 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Msk   (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)"
CoreDebug DEMCR: VC_MMERR Mask 
.PP
Definition at line 1707 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position 
.PP
Definition at line 1303 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position 
.PP
Definition at line 1329 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position 
.PP
Definition at line 1498 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_MMERR_Pos   4U"
CoreDebug DEMCR: VC_MMERR Position 
.PP
Definition at line 1706 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)"
CoreDebug DEMCR: VC_NOCPERR Mask 
.PP
Definition at line 1301 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)"
CoreDebug DEMCR: VC_NOCPERR Mask 
.PP
Definition at line 1327 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)"
CoreDebug DEMCR: VC_NOCPERR Mask 
.PP
Definition at line 1496 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Msk   (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)"
CoreDebug DEMCR: VC_NOCPERR Mask 
.PP
Definition at line 1704 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position 
.PP
Definition at line 1300 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position 
.PP
Definition at line 1326 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position 
.PP
Definition at line 1495 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_NOCPERR_Pos   5U"
CoreDebug DEMCR: VC_NOCPERR Position 
.PP
Definition at line 1703 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)"
CoreDebug DEMCR: VC_STATERR Mask 
.PP
Definition at line 1295 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)"
CoreDebug DEMCR: VC_STATERR Mask 
.PP
Definition at line 1321 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)"
CoreDebug DEMCR: VC_STATERR Mask 
.PP
Definition at line 1490 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Msk   (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)"
CoreDebug DEMCR: VC_STATERR Mask 
.PP
Definition at line 1698 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position 
.PP
Definition at line 1294 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position 
.PP
Definition at line 1320 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position 
.PP
Definition at line 1489 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DEMCR_VC_STATERR_Pos   7U"
CoreDebug DEMCR: VC_STATERR Position 
.PP
Definition at line 1697 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)"
CoreDebug DHCSR: C_DEBUGEN Mask 
.PP
Definition at line 1260 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)"
CoreDebug DHCSR: C_DEBUGEN Mask 
.PP
Definition at line 1286 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)"
CoreDebug DHCSR: C_DEBUGEN Mask 
.PP
Definition at line 1455 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Msk   (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)"
CoreDebug DHCSR: C_DEBUGEN Mask 
.PP
Definition at line 1663 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position 
.PP
Definition at line 1259 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position 
.PP
Definition at line 1285 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position 
.PP
Definition at line 1454 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_C_DEBUGEN_Pos   0U"
CoreDebug DHCSR: C_DEBUGEN Position 
.PP
Definition at line 1662 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << CoreDebug_DHCSR_C_HALT_Pos)"
CoreDebug DHCSR: C_HALT Mask 
.PP
Definition at line 1257 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << CoreDebug_DHCSR_C_HALT_Pos)"
CoreDebug DHCSR: C_HALT Mask 
.PP
Definition at line 1283 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << CoreDebug_DHCSR_C_HALT_Pos)"
CoreDebug DHCSR: C_HALT Mask 
.PP
Definition at line 1452 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Msk   (1UL << CoreDebug_DHCSR_C_HALT_Pos)"
CoreDebug DHCSR: C_HALT Mask 
.PP
Definition at line 1660 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position 
.PP
Definition at line 1256 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position 
.PP
Definition at line 1282 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position 
.PP
Definition at line 1451 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_C_HALT_Pos   1U"
CoreDebug DHCSR: C_HALT Position 
.PP
Definition at line 1659 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)"
CoreDebug DHCSR: C_MASKINTS Mask 
.PP
Definition at line 1251 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)"
CoreDebug DHCSR: C_MASKINTS Mask 
.PP
Definition at line 1277 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)"
CoreDebug DHCSR: C_MASKINTS Mask 
.PP
Definition at line 1446 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Msk   (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)"
CoreDebug DHCSR: C_MASKINTS Mask 
.PP
Definition at line 1654 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position 
.PP
Definition at line 1250 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position 
.PP
Definition at line 1276 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position 
.PP
Definition at line 1445 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_C_MASKINTS_Pos   3U"
CoreDebug DHCSR: C_MASKINTS Position 
.PP
Definition at line 1653 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)"
CoreDebug DHCSR: C_SNAPSTALL Mask 
.PP
Definition at line 1248 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)"
CoreDebug DHCSR: C_SNAPSTALL Mask 
.PP
Definition at line 1274 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)"
CoreDebug DHCSR: C_SNAPSTALL Mask 
.PP
Definition at line 1443 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Msk   (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)"
CoreDebug DHCSR: C_SNAPSTALL Mask 
.PP
Definition at line 1651 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position 
.PP
Definition at line 1247 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position 
.PP
Definition at line 1273 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position 
.PP
Definition at line 1442 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_C_SNAPSTALL_Pos   5U"
CoreDebug DHCSR: C_SNAPSTALL Position 
.PP
Definition at line 1650 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << CoreDebug_DHCSR_C_STEP_Pos)"
CoreDebug DHCSR: C_STEP Mask 
.PP
Definition at line 1254 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << CoreDebug_DHCSR_C_STEP_Pos)"
CoreDebug DHCSR: C_STEP Mask 
.PP
Definition at line 1280 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << CoreDebug_DHCSR_C_STEP_Pos)"
CoreDebug DHCSR: C_STEP Mask 
.PP
Definition at line 1449 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Msk   (1UL << CoreDebug_DHCSR_C_STEP_Pos)"
CoreDebug DHCSR: C_STEP Mask 
.PP
Definition at line 1657 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position 
.PP
Definition at line 1253 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position 
.PP
Definition at line 1279 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position 
.PP
Definition at line 1448 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_C_STEP_Pos   2U"
CoreDebug DHCSR: C_STEP Position 
.PP
Definition at line 1656 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)"
CoreDebug DHCSR: DBGKEY Mask 
.PP
Definition at line 1227 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)"
CoreDebug DHCSR: DBGKEY Mask 
.PP
Definition at line 1253 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)"
CoreDebug DHCSR: DBGKEY Mask 
.PP
Definition at line 1422 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Msk   (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)"
CoreDebug DHCSR: DBGKEY Mask 
.PP
Definition at line 1630 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position 
.PP
Definition at line 1226 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position 
.PP
Definition at line 1252 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position 
.PP
Definition at line 1421 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_DBGKEY_Pos   16U"
CoreDebug DHCSR: DBGKEY Position 
.PP
Definition at line 1629 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << CoreDebug_DHCSR_S_HALT_Pos)"
CoreDebug DHCSR: S_HALT Mask 
.PP
Definition at line 1242 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << CoreDebug_DHCSR_S_HALT_Pos)"
CoreDebug DHCSR: S_HALT Mask 
.PP
Definition at line 1268 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << CoreDebug_DHCSR_S_HALT_Pos)"
CoreDebug DHCSR: S_HALT Mask 
.PP
Definition at line 1437 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Msk   (1UL << CoreDebug_DHCSR_S_HALT_Pos)"
CoreDebug DHCSR: S_HALT Mask 
.PP
Definition at line 1645 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position 
.PP
Definition at line 1241 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position 
.PP
Definition at line 1267 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position 
.PP
Definition at line 1436 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_HALT_Pos   17U"
CoreDebug DHCSR: S_HALT Position 
.PP
Definition at line 1644 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)"
CoreDebug DHCSR: S_LOCKUP Mask 
.PP
Definition at line 1236 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)"
CoreDebug DHCSR: S_LOCKUP Mask 
.PP
Definition at line 1262 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)"
CoreDebug DHCSR: S_LOCKUP Mask 
.PP
Definition at line 1431 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Msk   (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)"
CoreDebug DHCSR: S_LOCKUP Mask 
.PP
Definition at line 1639 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position 
.PP
Definition at line 1235 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position 
.PP
Definition at line 1261 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position 
.PP
Definition at line 1430 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_LOCKUP_Pos   19U"
CoreDebug DHCSR: S_LOCKUP Position 
.PP
Definition at line 1638 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)"
CoreDebug DHCSR: S_REGRDY Mask 
.PP
Definition at line 1245 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)"
CoreDebug DHCSR: S_REGRDY Mask 
.PP
Definition at line 1271 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)"
CoreDebug DHCSR: S_REGRDY Mask 
.PP
Definition at line 1440 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Msk   (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)"
CoreDebug DHCSR: S_REGRDY Mask 
.PP
Definition at line 1648 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position 
.PP
Definition at line 1244 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position 
.PP
Definition at line 1270 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position 
.PP
Definition at line 1439 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_REGRDY_Pos   16U"
CoreDebug DHCSR: S_REGRDY Position 
.PP
Definition at line 1647 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)"
CoreDebug DHCSR: S_RESET_ST Mask 
.PP
Definition at line 1230 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)"
CoreDebug DHCSR: S_RESET_ST Mask 
.PP
Definition at line 1256 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)"
CoreDebug DHCSR: S_RESET_ST Mask 
.PP
Definition at line 1425 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)"
CoreDebug DHCSR: S_RESET_ST Mask 
.PP
Definition at line 1633 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position 
.PP
Definition at line 1229 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position 
.PP
Definition at line 1255 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position 
.PP
Definition at line 1424 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RESET_ST_Pos   25U"
CoreDebug DHCSR: S_RESET_ST Position 
.PP
Definition at line 1632 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)"
CoreDebug DHCSR: S_RETIRE_ST Mask 
.PP
Definition at line 1233 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)"
CoreDebug DHCSR: S_RETIRE_ST Mask 
.PP
Definition at line 1259 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)"
CoreDebug DHCSR: S_RETIRE_ST Mask 
.PP
Definition at line 1428 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Msk   (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)"
CoreDebug DHCSR: S_RETIRE_ST Mask 
.PP
Definition at line 1636 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position 
.PP
Definition at line 1232 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position 
.PP
Definition at line 1258 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position 
.PP
Definition at line 1427 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_RETIRE_ST_Pos   24U"
CoreDebug DHCSR: S_RETIRE_ST Position 
.PP
Definition at line 1635 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)"
CoreDebug DHCSR: S_SLEEP Mask 
.PP
Definition at line 1239 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)"
CoreDebug DHCSR: S_SLEEP Mask 
.PP
Definition at line 1265 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)"
CoreDebug DHCSR: S_SLEEP Mask 
.PP
Definition at line 1434 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Msk   (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)"
CoreDebug DHCSR: S_SLEEP Mask 
.PP
Definition at line 1642 of file core_cm7\&.h\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position 
.PP
Definition at line 1238 of file core_sc300\&.h\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position 
.PP
Definition at line 1264 of file core_cm3\&.h\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position 
.PP
Definition at line 1433 of file core_cm4\&.h\&.
.SS "#define CoreDebug_DHCSR_S_SLEEP_Pos   18U"
CoreDebug DHCSR: S_SLEEP Position 
.PP
Definition at line 1641 of file core_cm7\&.h\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for STM32_CMSIS from the source code\&.
