Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Nov 15 11:02:31 2021
| Host         : AELAB-RG1OCO4RM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PL_SPI_DDS_v1_0_control_sets_placed.rpt
| Design       : PL_SPI_DDS_v1_0
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |    35 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             362 |          152 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            7 |
| Yes          | No                    | No                     |              24 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             351 |           94 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                        Enable Signal                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0      |                                                           |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Byte[0]              |                                                           |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_i_1_n_0         |                                                           |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI                |                                                           |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_arready0                  | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              3 |         1.50 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready0                  | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              3 |         3.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0 |                                                           |                2 |              4 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0      | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0     |                1 |              4 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0           | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                 |                2 |              7 |         3.50 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[0]                     | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0          |                1 |              7 |         7.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_2_n_0    | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0   |                2 |              7 |         3.50 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                 |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0           | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0           | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                 |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0           | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0           | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0           | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0           | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[15]                    | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[23]                    | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[31]                    | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_2_n_0         | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_1_n_0        |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG |                                                            | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                7 |              8 |         1.14 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX23_out                |                                                           |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0          | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0      |                                                           |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt             | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0 |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[4]          | PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Update                 |                8 |             32 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg_rden__0               | PL_SPI_DDS_v1_0_S00_AXI_inst/axi_wready_i_1_n_0           |               17 |             32 |         1.88 |
|  s00_axi_aclk_IBUF_BUFG |                                                            |                                                           |              152 |            362 |         2.38 |
+-------------------------+------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


