D:/Mostafa/CMP3/CA/RISK-Processor/Execution_Stage.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Mostafa/CMP3/CA/RISK-Processor/Execution_Stage.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): D:/Mostafa/CMP3/CA/RISK-Processor/Execution_Stage.vhd(2): (vcom-1491) Empty source files.

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/WriteBack_Stage.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Mostafa/CMP3/CA/RISK-Processor/WriteBack_Stage.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): D:/Mostafa/CMP3/CA/RISK-Processor/WriteBack_Stage.vhd(2): (vcom-1491) Empty source files.

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/Adder.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Mostafa/CMP3/CA/RISK-Processor/Adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity adder
-- Compiling architecture a_Adder of adder

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/Decoding_Stage.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Mostafa/CMP3/CA/RISK-Processor/Decoding_Stage.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): D:/Mostafa/CMP3/CA/RISK-Processor/Decoding_Stage.vhd(2): (vcom-1491) Empty source files.

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/Control_Unit.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Mostafa/CMP3/CA/RISK-Processor/Control_Unit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): D:/Mostafa/CMP3/CA/RISK-Processor/Control_Unit.vhd(2): (vcom-1491) Empty source files.

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/memory.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Mostafa/CMP3/CA/RISK-Processor/memory.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): D:/Mostafa/CMP3/CA/RISK-Processor/memory.vhd(2): (vcom-1491) Empty source files.

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/edc-mux-pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none D:/Mostafa/CMP3/CA/RISK-Processor/edc-mux-pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling package edc_mux_pkg

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/mux.vhd {0 {vcom -work work -2002 -explicit -stats=none {D:\Mostafa\CMP3\CA\RISK-Processor\mux.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): D:\Mostafa\CMP3\CA\RISK-Processor\mux.vhd(1): (vcom-1491) Empty source files.

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/alu.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Mostafa/CMP3/CA/RISK-Processor/alu.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): D:/Mostafa/CMP3/CA/RISK-Processor/alu.vhd(2): (vcom-1491) Empty source files.

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/Fetching_Stage.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Mostafa/CMP3/CA/RISK-Processor/Fetching_Stage.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): D:/Mostafa/CMP3/CA/RISK-Processor/Fetching_Stage.vhd(2): (vcom-1491) Empty source files.

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/Memory_Stage.vhd {0 {vcom -work work -2002 -explicit -stats=none D:/Mostafa/CMP3/CA/RISK-Processor/Memory_Stage.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): D:/Mostafa/CMP3/CA/RISK-Processor/Memory_Stage.vhd(2): (vcom-1491) Empty source files.

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/Register_File.vhd {0 {vcom -work work -2002 -explicit -stats=none {D:\Mostafa\CMP3\CA\RISK-Processor\Register_File.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): D:\Mostafa\CMP3\CA\RISK-Processor\Register_File.vhd(2): (vcom-1491) Empty source files.

} {} {}} D:/Mostafa/CMP3/CA/RISK-Processor/register.vhd {1 {vcom -work work -2002 -explicit -stats=none {D:\Mostafa\CMP3\CA\RISK-Processor\register.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity dff
-- Compiling architecture a_Dff of dff

} {} {}}
