// Seed: 3549560473
module module_0 (
    input tri id_0,
    output tri id_1,
    input uwire id_2,
    input uwire id_3,
    input wire id_4,
    output supply1 id_5,
    input supply1 id_6,
    input tri0 id_7
);
  integer id_9 = 1;
  always_latch if (id_7) @(1 or negedge id_2);
  tri1 id_10 = 1'd0;
  wire id_11;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wire id_3
);
  assign id_0 = 1'b0;
  module_0(
      id_1, id_2, id_1, id_1, id_1, id_3, id_1, id_1
  );
endmodule
