/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* dynports =  1  *)
(* src = "dut.sv:4.1-25.10" *)
module top(clk, a, b, c, set);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  (* force_downto = 32'd1 *)
  (* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.23-270.24" *)
  (* unused_bits = "1 2 3" *)
  wire [6:0] _41_;
  (* force_downto = 32'd1 *)
  (* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.26-270.27" *)
  wire [6:0] _42_;
  (* src = "dut.sv:4.16-4.17" *)
  input [3:0] a;
  wire [3:0] a;
  (* src = "dut.sv:4.18-4.19" *)
  input [2:0] b;
  wire [2:0] b;
  (* src = "dut.sv:4.20-4.21" *)
  output [6:0] c;
  wire [6:0] c;
  (* src = "dut.sv:4.12-4.15" *)
  input clk;
  wire clk;
  (* \reg  = 32'd1 *)
  (* src = "dut.sv:12.33-12.42" *)
  wire [6:0] reg_tmp_c;
  (* src = "dut.sv:4.22-4.25" *)
  input set;
  wire set;
  \$_AND_  _43_ (
    .A(b[1]),
    .B(a[0]),
    .Y(_00_)
  );
  \$_NAND_  _44_ (
    .A(b[0]),
    .B(a[1]),
    .Y(_01_)
  );
  \$_XOR_  _45_ (
    .A(_01_),
    .B(_00_),
    .Y(_02_)
  );
  \$_XNOR_  _46_ (
    .A(_02_),
    .B(reg_tmp_c[1]),
    .Y(_03_)
  );
  \$_NAND_  _47_ (
    .A(b[0]),
    .B(a[0]),
    .Y(_04_)
  );
  \$_ORNOT_  _48_ (
    .A(_04_),
    .B(reg_tmp_c[0]),
    .Y(_05_)
  );
  \$_XNOR_  _49_ (
    .A(_05_),
    .B(_03_),
    .Y(_42_[1])
  );
  \$_NAND_  _50_ (
    .A(b[2]),
    .B(a[0]),
    .Y(_06_)
  );
  \$_NAND_  _51_ (
    .A(b[1]),
    .B(a[1]),
    .Y(_07_)
  );
  \$_XOR_  _52_ (
    .A(_07_),
    .B(_06_),
    .Y(_08_)
  );
  \$_AND_  _53_ (
    .A(b[0]),
    .B(a[2]),
    .Y(_09_)
  );
  \$_XOR_  _54_ (
    .A(_09_),
    .B(_08_),
    .Y(_10_)
  );
  \$_ORNOT_  _55_ (
    .A(_01_),
    .B(_00_),
    .Y(_11_)
  );
  \$_XOR_  _56_ (
    .A(_11_),
    .B(_10_),
    .Y(_12_)
  );
  \$_XOR_  _57_ (
    .A(_12_),
    .B(reg_tmp_c[2]),
    .Y(_13_)
  );
  \$_ANDNOT_  _58_ (
    .A(reg_tmp_c[1]),
    .B(_02_),
    .Y(_14_)
  );
  \$_ANDNOT_  _59_ (
    .A(_03_),
    .B(_05_),
    .Y(_15_)
  );
  \$_NOR_  _60_ (
    .A(_15_),
    .B(_14_),
    .Y(_16_)
  );
  \$_XOR_  _61_ (
    .A(_16_),
    .B(_13_),
    .Y(_42_[2])
  );
  \$_AND_  _62_ (
    .A(a[1]),
    .B(b[2]),
    .Y(_17_)
  );
  \$_AND_  _63_ (
    .A(a[2]),
    .B(b[1]),
    .Y(_18_)
  );
  \$_XOR_  _64_ (
    .A(_18_),
    .B(_17_),
    .Y(_19_)
  );
  \$_AND_  _65_ (
    .A(a[3]),
    .B(b[0]),
    .Y(_20_)
  );
  \$_XOR_  _66_ (
    .A(_20_),
    .B(_19_),
    .Y(_21_)
  );
  \$_OR_  _67_ (
    .A(_07_),
    .B(_06_),
    .Y(_22_)
  );
  \$_AND_  _68_ (
    .A(_09_),
    .B(_08_),
    .Y(_23_)
  );
  \$_ANDNOT_  _69_ (
    .A(_22_),
    .B(_23_),
    .Y(_24_)
  );
  \$_XOR_  _70_ (
    .A(_24_),
    .B(_21_),
    .Y(_25_)
  );
  \$_ANDNOT_  _71_ (
    .A(_10_),
    .B(_11_),
    .Y(_26_)
  );
  \$_XOR_  _72_ (
    .A(_26_),
    .B(_25_),
    .Y(_27_)
  );
  \$_XOR_  _73_ (
    .A(_27_),
    .B(reg_tmp_c[3]),
    .Y(_28_)
  );
  \$_ORNOT_  _74_ (
    .A(_12_),
    .B(reg_tmp_c[2]),
    .Y(_29_)
  );
  \$_NOR_  _75_ (
    .A(_16_),
    .B(_13_),
    .Y(_30_)
  );
  \$_ANDNOT_  _76_ (
    .A(_29_),
    .B(_30_),
    .Y(_31_)
  );
  \$_XOR_  _77_ (
    .A(_31_),
    .B(_28_),
    .Y(_42_[3])
  );
  \$_ANDNOT_  _78_ (
    .A(reg_tmp_c[3]),
    .B(_27_),
    .Y(_32_)
  );
  \$_OR_  _79_ (
    .A(_29_),
    .B(_28_),
    .Y(_33_)
  );
  \$_ANDNOT_  _80_ (
    .A(_33_),
    .B(_32_),
    .Y(_34_)
  );
  \$_NOR_  _81_ (
    .A(_28_),
    .B(_13_),
    .Y(_35_)
  );
  \$_ANDNOT_  _82_ (
    .A(_35_),
    .B(_16_),
    .Y(_36_)
  );
  \$_ANDNOT_  _83_ (
    .A(_34_),
    .B(_36_),
    .Y(_37_)
  );
  \$_XNOR_  _84_ (
    .A(_37_),
    .B(reg_tmp_c[4]),
    .Y(_42_[4])
  );
  \$_ANDNOT_  _85_ (
    .A(reg_tmp_c[4]),
    .B(_37_),
    .Y(_38_)
  );
  \$_XOR_  _86_ (
    .A(_38_),
    .B(reg_tmp_c[5]),
    .Y(_42_[5])
  );
  \$_NAND_  _87_ (
    .A(reg_tmp_c[5]),
    .B(reg_tmp_c[4]),
    .Y(_39_)
  );
  \$_NOR_  _88_ (
    .A(_39_),
    .B(_37_),
    .Y(_40_)
  );
  \$_XOR_  _89_ (
    .A(_40_),
    .B(reg_tmp_c[6]),
    .Y(_42_[6])
  );
  \$_XNOR_  _90_ (
    .A(_04_),
    .B(reg_tmp_c[0]),
    .Y(_41_[0])
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.1-24.4" *)
  \$_SDFF_PP0_  \reg_tmp_c_reg[0]  /* _91_ */ (
    .C(clk),
    .D(_41_[0]),
    .Q(reg_tmp_c[0]),
    .R(set)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.1-24.4" *)
  \$_SDFF_PP0_  \reg_tmp_c_reg[1]  /* _92_ */ (
    .C(clk),
    .D(_42_[1]),
    .Q(reg_tmp_c[1]),
    .R(set)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.1-24.4" *)
  \$_SDFF_PP0_  \reg_tmp_c_reg[2]  /* _93_ */ (
    .C(clk),
    .D(_42_[2]),
    .Q(reg_tmp_c[2]),
    .R(set)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.1-24.4" *)
  \$_SDFF_PP0_  \reg_tmp_c_reg[3]  /* _94_ */ (
    .C(clk),
    .D(_42_[3]),
    .Q(reg_tmp_c[3]),
    .R(set)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.1-24.4" *)
  \$_SDFF_PP0_  \reg_tmp_c_reg[4]  /* _95_ */ (
    .C(clk),
    .D(_42_[4]),
    .Q(reg_tmp_c[4]),
    .R(set)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.1-24.4" *)
  \$_SDFF_PP0_  \reg_tmp_c_reg[5]  /* _96_ */ (
    .C(clk),
    .D(_42_[5]),
    .Q(reg_tmp_c[5]),
    .R(set)
  );
  (* \always_ff  = 32'd1 *)
  (* src = "dut.sv:14.1-24.4" *)
  \$_SDFF_PP0_  \reg_tmp_c_reg[6]  /* _97_ */ (
    .C(clk),
    .D(_42_[6]),
    .Q(reg_tmp_c[6]),
    .R(set)
  );
  assign _41_[6:4] = reg_tmp_c[6:4];
  assign _42_[0] = _41_[0];
  assign c = reg_tmp_c;
endmodule
