
AT32UC3C_BasicPrj.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         000002f0  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .exception    00000200  80002400  80002400  00002800  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000001f8  80002600  80002600  00002a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  5 .bss          000001c8  00000008  00000008  00000000  2**2
                  ALLOC
  6 .heap         0000ee30  000001d0  000001d0  00000000  2**0
                  ALLOC
  7 .comment      00000030  00000000  00000000  00002bf8  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000200  00000000  00000000  00002c28  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00000448  00000000  00000000  00002e28  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00001b1b  00000000  00000000  00003270  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000061c  00000000  00000000  00004d8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000023ad  00000000  00000000  000053a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000002f8  00000000  00000000  00007754  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000d73  00000000  00000000  00007a4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000004c5  00000000  00000000  000087bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 0052f5f2  00000000  00000000  00008c84  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 18 .debug_ranges 000001b0  00000000  00000000  00538278  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf dd 50 	sub	pc,pc,-8880

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf fd 54 	sub	pc,pc,-684

Disassembly of section .text:

80002008 <board_init>:
80002008:	d4 01       	pushm	lr
8000200a:	30 4b       	mov	r11,4
		MREPEAT(AT45DBX_MEM_CNT, AT45DBX_ENABLE_NPCS_PIN, ~)
#  undef AT45DBX_ENABLE_NPCS_PIN
	};

	// Assign I/Os to SPI.
	gpio_enable_module(AT45DBX_SPI_GPIO_MAP,
8000200c:	49 8c       	lddpc	r12,8000206c <board_init+0x64>
8000200e:	f0 1f 00 19 	mcall	80002070 <board_init+0x68>
		{SD_MMC_SPI_MOSI_PIN, SD_MMC_SPI_MOSI_FUNCTION},
		{SD_MMC_SPI_NPCS_PIN, SD_MMC_SPI_NPCS_FUNCTION},
	};

	// Assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
80002012:	30 4b       	mov	r11,4
80002014:	49 8c       	lddpc	r12,80002074 <board_init+0x6c>
80002016:	f0 1f 00 17 	mcall	80002070 <board_init+0x68>

	// Configure SD/MMC card detect and write protect pins
#  define SD_MMC_CONFIGURE_CD_WP_PIN(slot, unused) \
	gpio_configure_pin(SD_MMC_##slot##_CD_GPIO,GPIO_DIR_INPUT); \
	gpio_configure_pin(SD_MMC_##slot##_WP_GPIO,GPIO_DIR_INPUT);
	MREPEAT(SD_MMC_SPI_MEM_CNT, SD_MMC_CONFIGURE_CD_WP_PIN, ~)
8000201a:	30 0b       	mov	r11,0
8000201c:	31 cc       	mov	r12,28
8000201e:	f0 1f 00 17 	mcall	80002078 <board_init+0x70>
80002022:	30 0b       	mov	r11,0
80002024:	37 ec       	mov	r12,126
80002026:	f0 1f 00 15 	mcall	80002078 <board_init+0x70>
#  undef SD_MMC_CONFIGURE_CD_WP_PIN
	
#endif
	// Configure the pins connected to LEDs as output and set their default
	// initial state to high (LEDs off).
	gpio_configure_pin(LED0_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000202a:	30 3b       	mov	r11,3
8000202c:	30 8c       	mov	r12,8
8000202e:	f0 1f 00 13 	mcall	80002078 <board_init+0x70>
	gpio_configure_pin(LED1_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002032:	30 3b       	mov	r11,3
80002034:	37 7c       	mov	r12,119
80002036:	f0 1f 00 11 	mcall	80002078 <board_init+0x70>
	gpio_configure_pin(LED2_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000203a:	30 3b       	mov	r11,3
8000203c:	34 dc       	mov	r12,77
8000203e:	f0 1f 00 0f 	mcall	80002078 <board_init+0x70>
	gpio_configure_pin(LED3_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002042:	30 3b       	mov	r11,3
80002044:	37 6c       	mov	r12,118
80002046:	f0 1f 00 0d 	mcall	80002078 <board_init+0x70>

	// Configure the pin connected to the button 0 and 1 button as input.
	gpio_configure_pin(GPIO_PUSH_BUTTON_0,GPIO_DIR_INPUT);
8000204a:	30 0b       	mov	r11,0
8000204c:	30 ec       	mov	r12,14
8000204e:	f0 1f 00 0b 	mcall	80002078 <board_init+0x70>
	gpio_configure_pin(GPIO_PUSH_BUTTON_1,GPIO_DIR_INPUT);
80002052:	30 0b       	mov	r11,0
80002054:	31 dc       	mov	r12,29
80002056:	f0 1f 00 09 	mcall	80002078 <board_init+0x70>
	// USART GPIO pin configuration.
	static const gpio_map_t COMPORT_GPIO_MAP = {
		{USART_RXD_PIN, USART_RXD_FUNCTION},
		{USART_TXD_PIN, USART_TXD_FUNCTION},
	};
	gpio_enable_module(COMPORT_GPIO_MAP,
8000205a:	30 2b       	mov	r11,2
8000205c:	48 8c       	lddpc	r12,8000207c <board_init+0x74>
8000205e:	f0 1f 00 05 	mcall	80002070 <board_init+0x68>
		{AVR32_TWIMS0_TWD_0_0_PIN, AVR32_TWIMS0_TWD_0_0_FUNCTION},
		{AVR32_TWIMS0_TWCK_0_0_PIN, AVR32_TWIMS0_TWCK_0_0_FUNCTION},
	};

	// TWI gpio pins configuration
	gpio_enable_module(TWI_GPIO_MAP,
80002062:	30 2b       	mov	r11,2
80002064:	48 7c       	lddpc	r12,80002080 <board_init+0x78>
80002066:	f0 1f 00 03 	mcall	80002070 <board_init+0x68>
			sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
#endif
}
8000206a:	d8 02       	popm	pc
8000206c:	80 00       	ld.sh	r0,r0[0x0]
8000206e:	26 40       	sub	r0,100
80002070:	80 00       	ld.sh	r0,r0[0x0]
80002072:	21 18       	sub	r8,17
80002074:	80 00       	ld.sh	r0,r0[0x0]
80002076:	26 00       	sub	r0,96
80002078:	80 00       	ld.sh	r0,r0[0x0]
8000207a:	21 48       	sub	r8,20
8000207c:	80 00       	ld.sh	r0,r0[0x0]
8000207e:	26 20       	sub	r0,98
80002080:	80 00       	ld.sh	r0,r0[0x0]
80002082:	26 30       	sub	r0,99

80002084 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002084:	f8 08 16 05 	lsr	r8,r12,0x5
80002088:	a9 78       	lsl	r8,0x9
8000208a:	e0 28 e0 00 	sub	r8,57344

	/* Enable the correct function. */
	switch (function) {
8000208e:	58 7b       	cp.w	r11,7
80002090:	e0 8b 00 05 	brhi	8000209a <gpio_enable_module_pin+0x16>
80002094:	4a 09       	lddpc	r9,80002114 <gpio_enable_module_pin+0x90>
80002096:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
8000209a:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000209c:	30 19       	mov	r9,1
8000209e:	f2 0c 09 49 	lsl	r9,r9,r12
800020a2:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800020a4:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800020a6:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800020a8:	c3 18       	rjmp	8000210a <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800020aa:	30 19       	mov	r9,1
800020ac:	f2 0c 09 49 	lsl	r9,r9,r12
800020b0:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800020b2:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800020b4:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800020b6:	c2 a8       	rjmp	8000210a <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800020b8:	30 19       	mov	r9,1
800020ba:	f2 0c 09 49 	lsl	r9,r9,r12
800020be:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800020c0:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800020c2:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800020c4:	c2 38       	rjmp	8000210a <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800020c6:	30 19       	mov	r9,1
800020c8:	f2 0c 09 49 	lsl	r9,r9,r12
800020cc:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800020ce:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800020d0:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800020d2:	c1 c8       	rjmp	8000210a <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800020d4:	30 19       	mov	r9,1
800020d6:	f2 0c 09 49 	lsl	r9,r9,r12
800020da:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800020dc:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800020de:	91 d9       	st.w	r8[0x34],r9
		break;
800020e0:	c1 58       	rjmp	8000210a <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800020e2:	30 19       	mov	r9,1
800020e4:	f2 0c 09 49 	lsl	r9,r9,r12
800020e8:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800020ea:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800020ec:	91 d9       	st.w	r8[0x34],r9
		break;
800020ee:	c0 e8       	rjmp	8000210a <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800020f0:	30 19       	mov	r9,1
800020f2:	f2 0c 09 49 	lsl	r9,r9,r12
800020f6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800020f8:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
800020fa:	91 d9       	st.w	r8[0x34],r9
		break;
800020fc:	c0 78       	rjmp	8000210a <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800020fe:	30 19       	mov	r9,1
80002100:	f2 0c 09 49 	lsl	r9,r9,r12
80002104:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002106:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002108:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000210a:	30 19       	mov	r9,1
8000210c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002110:	91 2c       	st.w	r8[0x8],r12
80002112:	5e fd       	retal	0
80002114:	80 00       	ld.sh	r0,r0[0x0]
80002116:	26 60       	sub	r0,102

80002118 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002118:	d4 21       	pushm	r4-r7,lr
8000211a:	18 97       	mov	r7,r12
8000211c:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000211e:	58 0b       	cp.w	r11,0
80002120:	c0 31       	brne	80002126 <gpio_enable_module+0xe>
80002122:	30 05       	mov	r5,0
80002124:	c0 d8       	rjmp	8000213e <gpio_enable_module+0x26>
80002126:	30 06       	mov	r6,0
80002128:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000212a:	6e 1b       	ld.w	r11,r7[0x4]
8000212c:	6e 0c       	ld.w	r12,r7[0x0]
8000212e:	f0 1f 00 06 	mcall	80002144 <gpio_enable_module+0x2c>
80002132:	18 45       	or	r5,r12
		gpiomap++;
80002134:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002136:	2f f6       	sub	r6,-1
80002138:	0c 34       	cp.w	r4,r6
8000213a:	fe 9b ff f8 	brhi	8000212a <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000213e:	0a 9c       	mov	r12,r5
80002140:	d8 22       	popm	r4-r7,pc
80002142:	00 00       	add	r0,r0
80002144:	80 00       	ld.sh	r0,r0[0x0]
80002146:	20 84       	sub	r4,8

80002148 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002148:	f8 08 16 05 	lsr	r8,r12,0x5
8000214c:	a9 78       	lsl	r8,0x9
8000214e:	e0 28 e0 00 	sub	r8,57344

	/* Both pull-up and pull-down set means buskeeper */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_PULL_DOWN) {
80002152:	16 99       	mov	r9,r11
80002154:	e2 19 00 08 	andl	r9,0x8,COH
80002158:	c0 70       	breq	80002166 <gpio_configure_pin+0x1e>
		gpio_port->pders = 1 << (pin & 0x1F);
8000215a:	30 19       	mov	r9,1
8000215c:	f2 0c 09 49 	lsl	r9,r9,r12
80002160:	f1 49 00 84 	st.w	r8[132],r9
80002164:	c0 68       	rjmp	80002170 <gpio_configure_pin+0x28>
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
80002166:	30 19       	mov	r9,1
80002168:	f2 0c 09 49 	lsl	r9,r9,r12
8000216c:	f1 49 00 88 	st.w	r8[136],r9
	}

#endif
	if (flags & GPIO_PULL_UP) {
80002170:	16 99       	mov	r9,r11
80002172:	e2 19 00 04 	andl	r9,0x4,COH
80002176:	c0 70       	breq	80002184 <gpio_configure_pin+0x3c>
		gpio_port->puers = 1 << (pin & 0x1F);
80002178:	30 19       	mov	r9,1
8000217a:	f2 0c 09 49 	lsl	r9,r9,r12
8000217e:	f1 49 00 74 	st.w	r8[116],r9
80002182:	c0 68       	rjmp	8000218e <gpio_configure_pin+0x46>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
80002184:	30 19       	mov	r9,1
80002186:	f2 0c 09 49 	lsl	r9,r9,r12
8000218a:	f1 49 00 78 	st.w	r8[120],r9
	}

	/* Enable open-drain mode if requested */
#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	if (flags & GPIO_OPEN_DRAIN) {
8000218e:	16 99       	mov	r9,r11
80002190:	e2 19 00 40 	andl	r9,0x40,COH
80002194:	c0 70       	breq	800021a2 <gpio_configure_pin+0x5a>
		gpio_port->odmers = 1 << (pin & 0x1F);
80002196:	30 19       	mov	r9,1
80002198:	f2 0c 09 49 	lsl	r9,r9,r12
8000219c:	f1 49 00 e4 	st.w	r8[228],r9
800021a0:	c0 68       	rjmp	800021ac <gpio_configure_pin+0x64>
	} else {
		gpio_port->odmerc = 1 << (pin & 0x1F);
800021a2:	30 19       	mov	r9,1
800021a4:	f2 0c 09 49 	lsl	r9,r9,r12
800021a8:	f1 49 00 e8 	st.w	r8[232],r9
#endif

#if defined(AVR32_GPIO_200_H_INCLUDED) || defined(AVR32_GPIO_210_H_INCLUDED) ||	\
	defined(AVR32_GPIO_212_H_INCLUDED)
	/* Select drive strength */
	if (flags & GPIO_DRIVE_LOW) {
800021ac:	16 99       	mov	r9,r11
800021ae:	e2 19 00 10 	andl	r9,0x10,COH
800021b2:	c0 70       	breq	800021c0 <gpio_configure_pin+0x78>
		gpio_port->odcr0s = 1 << (pin & 0x1F);
800021b4:	30 19       	mov	r9,1
800021b6:	f2 0c 09 49 	lsl	r9,r9,r12
800021ba:	f1 49 01 04 	st.w	r8[260],r9
800021be:	c0 68       	rjmp	800021ca <gpio_configure_pin+0x82>
	} else {
		gpio_port->odcr0c = 1 << (pin & 0x1F);
800021c0:	30 19       	mov	r9,1
800021c2:	f2 0c 09 49 	lsl	r9,r9,r12
800021c6:	f1 49 01 08 	st.w	r8[264],r9
	}

	if (flags & GPIO_DRIVE_HIGH) {
800021ca:	16 99       	mov	r9,r11
800021cc:	e2 19 00 20 	andl	r9,0x20,COH
800021d0:	c0 70       	breq	800021de <gpio_configure_pin+0x96>
		gpio_port->odcr1s = 1 << (pin & 0x1F);
800021d2:	30 19       	mov	r9,1
800021d4:	f2 0c 09 49 	lsl	r9,r9,r12
800021d8:	f1 49 01 14 	st.w	r8[276],r9
800021dc:	c0 68       	rjmp	800021e8 <gpio_configure_pin+0xa0>
	} else {
		gpio_port->odcr1c = 1 << (pin & 0x1F);
800021de:	30 19       	mov	r9,1
800021e0:	f2 0c 09 49 	lsl	r9,r9,r12
800021e4:	f1 49 01 18 	st.w	r8[280],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800021e8:	16 99       	mov	r9,r11
800021ea:	e2 19 00 80 	andl	r9,0x80,COH
800021ee:	c2 40       	breq	80002236 <gpio_configure_pin+0xee>
		if (flags & GPIO_BOTHEDGES) {
800021f0:	16 99       	mov	r9,r11
800021f2:	e2 19 01 80 	andl	r9,0x180,COH
800021f6:	c0 90       	breq	80002208 <gpio_configure_pin+0xc0>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800021f8:	30 19       	mov	r9,1
800021fa:	f2 0c 09 49 	lsl	r9,r9,r12
800021fe:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002202:	f1 49 00 b8 	st.w	r8[184],r9
80002206:	c1 88       	rjmp	80002236 <gpio_configure_pin+0xee>
		} else if (flags & GPIO_RISING) {
80002208:	16 99       	mov	r9,r11
8000220a:	e2 19 02 80 	andl	r9,0x280,COH
8000220e:	c0 90       	breq	80002220 <gpio_configure_pin+0xd8>
			gpio_port->imr0s = 1 << (pin & 0x1F);
80002210:	30 19       	mov	r9,1
80002212:	f2 0c 09 49 	lsl	r9,r9,r12
80002216:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
8000221a:	f1 49 00 b8 	st.w	r8[184],r9
8000221e:	c0 c8       	rjmp	80002236 <gpio_configure_pin+0xee>
		} else if (flags & GPIO_FALLING) {
80002220:	16 99       	mov	r9,r11
80002222:	e2 19 03 80 	andl	r9,0x380,COH
80002226:	c0 80       	breq	80002236 <gpio_configure_pin+0xee>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002228:	30 19       	mov	r9,1
8000222a:	f2 0c 09 49 	lsl	r9,r9,r12
8000222e:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
80002232:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002236:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
8000223a:	c1 50       	breq	80002264 <gpio_configure_pin+0x11c>
		if (flags & GPIO_INIT_HIGH) {
8000223c:	e2 1b 00 02 	andl	r11,0x2,COH
80002240:	c0 70       	breq	8000224e <gpio_configure_pin+0x106>
			gpio_port->ovrs = 1 << (pin & 0x1F);
80002242:	30 19       	mov	r9,1
80002244:	f2 0c 09 49 	lsl	r9,r9,r12
80002248:	f1 49 00 54 	st.w	r8[84],r9
8000224c:	c0 68       	rjmp	80002258 <gpio_configure_pin+0x110>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
8000224e:	30 19       	mov	r9,1
80002250:	f2 0c 09 49 	lsl	r9,r9,r12
80002254:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002258:	30 19       	mov	r9,1
8000225a:	f2 0c 09 49 	lsl	r9,r9,r12
8000225e:	f1 49 00 44 	st.w	r8[68],r9
80002262:	c0 68       	rjmp	8000226e <gpio_configure_pin+0x126>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
80002264:	30 19       	mov	r9,1
80002266:	f2 0c 09 49 	lsl	r9,r9,r12
8000226a:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000226e:	30 19       	mov	r9,1
80002270:	f2 0c 09 4c 	lsl	r12,r9,r12
80002274:	91 1c       	st.w	r8[0x4],r12
}
80002276:	5e fc       	retal	r12

80002278 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002278:	fe 78 00 00 	mov	r8,-65536
8000227c:	e0 69 00 83 	mov	r9,131
80002280:	f2 0c 01 0c 	sub	r12,r9,r12
80002284:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002288:	f2 ca ff c0 	sub	r10,r9,-64
8000228c:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002290:	58 08       	cp.w	r8,0
80002292:	c0 21       	brne	80002296 <_get_interrupt_handler+0x1e>
80002294:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002296:	f0 08 12 00 	clz	r8,r8
8000229a:	48 5a       	lddpc	r10,800022ac <_get_interrupt_handler+0x34>
8000229c:	f4 09 00 39 	add	r9,r10,r9<<0x3
800022a0:	f0 08 11 1f 	rsub	r8,r8,31
800022a4:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
800022a6:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
800022aa:	5e fc       	retal	r12
800022ac:	80 00       	ld.sh	r0,r0[0x0]
800022ae:	26 80       	sub	r0,104

800022b0 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
800022b0:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
800022b4:	fe c0 fe b4 	sub	r0,pc,-332

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
800022b8:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
800022bc:	d5 53       	csrf	0x15
  cp      r0, r1
800022be:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
800022c0:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
800022c2:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
800022c4:	c0 72       	brcc	800022d2 <idata_load_loop_end>
  st.d    r0++, r4
800022c6:	fe c2 fa ce 	sub	r2,pc,-1330

800022ca <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
800022ca:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
800022cc:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
800022ce:	02 30       	cp.w	r0,r1
  cp      r0, r1
800022d0:	cf d3       	brcs	800022ca <idata_load_loop>

800022d2 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
800022d2:	30 80       	mov	r0,8
  mov     r2, 0
800022d4:	e0 61 01 d0 	mov	r1,464
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
800022d8:	02 30       	cp.w	r0,r1
  cp      r0, r1
800022da:	c0 62       	brcc	800022e6 <udata_clear_loop_end>
  brlo    udata_clear_loop
800022dc:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
800022de:	30 03       	mov	r3,0

800022e0 <udata_clear_loop>:
800022e0:	a1 22       	st.d	r0++,r2
800022e2:	02 30       	cp.w	r0,r1
800022e4:	cf e3       	brcs	800022e0 <udata_clear_loop>

800022e6 <udata_clear_loop_end>:
800022e6:	fe cf ff fa 	sub	pc,pc,-6
800022ea:	d7 03       	nop

800022ec <main>:
800022ec:	d4 01       	pushm	lr
800022ee:	f0 1f 00 02 	mcall	800022f4 <main+0x8>
800022f2:	d8 0a       	popm	pc,r12=0
800022f4:	80 00       	ld.sh	r0,r0[0x0]
800022f6:	20 08       	sub	r8,0

Disassembly of section .exception:

80002400 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80002400:	c0 08       	rjmp	80002400 <_evba>
	...

80002404 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80002404:	c0 08       	rjmp	80002404 <_handle_TLB_Multiple_Hit>
	...

80002408 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80002408:	c0 08       	rjmp	80002408 <_handle_Bus_Error_Data_Fetch>
	...

8000240c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000240c:	c0 08       	rjmp	8000240c <_handle_Bus_Error_Instruction_Fetch>
	...

80002410 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80002410:	c0 08       	rjmp	80002410 <_handle_NMI>
	...

80002414 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80002414:	c0 08       	rjmp	80002414 <_handle_Instruction_Address>
	...

80002418 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80002418:	c0 08       	rjmp	80002418 <_handle_ITLB_Protection>
	...

8000241c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000241c:	c0 08       	rjmp	8000241c <_handle_Breakpoint>
	...

80002420 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80002420:	c0 08       	rjmp	80002420 <_handle_Illegal_Opcode>
	...

80002424 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80002424:	c0 08       	rjmp	80002424 <_handle_Unimplemented_Instruction>
	...

80002428 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80002428:	c0 08       	rjmp	80002428 <_handle_Privilege_Violation>
	...

8000242c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000242c:	c0 08       	rjmp	8000242c <_handle_Floating_Point>
	...

80002430 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80002430:	c0 08       	rjmp	80002430 <_handle_Coprocessor_Absent>
	...

80002434 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80002434:	c0 08       	rjmp	80002434 <_handle_Data_Address_Read>
	...

80002438 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80002438:	c0 08       	rjmp	80002438 <_handle_Data_Address_Write>
	...

8000243c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000243c:	c0 08       	rjmp	8000243c <_handle_DTLB_Protection_Read>
	...

80002440 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80002440:	c0 08       	rjmp	80002440 <_handle_DTLB_Protection_Write>
	...

80002444 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80002444:	c0 08       	rjmp	80002444 <_handle_DTLB_Modified>
	...

80002450 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80002450:	c0 08       	rjmp	80002450 <_handle_ITLB_Miss>
	...

80002460 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80002460:	c0 08       	rjmp	80002460 <_handle_DTLB_Miss_Read>
	...

80002470 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80002470:	c0 08       	rjmp	80002470 <_handle_DTLB_Miss_Write>
	...

80002500 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80002500:	c0 08       	rjmp	80002500 <_handle_Supervisor_Call>
80002502:	d7 03       	nop

80002504 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002504:	30 0c       	mov	r12,0
80002506:	cb 9e       	rcall	80002278 <_get_interrupt_handler>
80002508:	58 0c       	cp.w	r12,0
8000250a:	f8 0f 17 10 	movne	pc,r12
8000250e:	d6 03       	rete

80002510 <_int1>:
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80002510:	30 1c       	mov	r12,1
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002512:	cb 3e       	rcall	80002278 <_get_interrupt_handler>
80002514:	58 0c       	cp.w	r12,0
80002516:	f8 0f 17 10 	movne	pc,r12
8000251a:	d6 03       	rete

8000251c <_int2>:
8000251c:	30 2c       	mov	r12,2
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000251e:	ca de       	rcall	80002278 <_get_interrupt_handler>
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80002520:	58 0c       	cp.w	r12,0
80002522:	f8 0f 17 10 	movne	pc,r12
80002526:	d6 03       	rete

80002528 <_int3>:
80002528:	30 3c       	mov	r12,3
8000252a:	ca 7e       	rcall	80002278 <_get_interrupt_handler>
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000252c:	58 0c       	cp.w	r12,0
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000252e:	f8 0f 17 10 	movne	pc,r12
80002532:	d6 03       	rete
80002534:	d7 03       	nop
80002536:	d7 03       	nop
80002538:	d7 03       	nop
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000253a:	d7 03       	nop
8000253c:	d7 03       	nop
8000253e:	d7 03       	nop
80002540:	d7 03       	nop
80002542:	d7 03       	nop
80002544:	d7 03       	nop
80002546:	d7 03       	nop
80002548:	d7 03       	nop
8000254a:	d7 03       	nop
8000254c:	d7 03       	nop
8000254e:	d7 03       	nop
80002550:	d7 03       	nop
80002552:	d7 03       	nop
80002554:	d7 03       	nop
80002556:	d7 03       	nop
80002558:	d7 03       	nop
8000255a:	d7 03       	nop
8000255c:	d7 03       	nop
8000255e:	d7 03       	nop
80002560:	d7 03       	nop
80002562:	d7 03       	nop
80002564:	d7 03       	nop
80002566:	d7 03       	nop
80002568:	d7 03       	nop
8000256a:	d7 03       	nop
8000256c:	d7 03       	nop
8000256e:	d7 03       	nop
80002570:	d7 03       	nop
80002572:	d7 03       	nop
80002574:	d7 03       	nop
80002576:	d7 03       	nop
80002578:	d7 03       	nop
8000257a:	d7 03       	nop
8000257c:	d7 03       	nop
8000257e:	d7 03       	nop
80002580:	d7 03       	nop
80002582:	d7 03       	nop
80002584:	d7 03       	nop
80002586:	d7 03       	nop
80002588:	d7 03       	nop
8000258a:	d7 03       	nop
8000258c:	d7 03       	nop
8000258e:	d7 03       	nop
80002590:	d7 03       	nop
80002592:	d7 03       	nop
80002594:	d7 03       	nop
80002596:	d7 03       	nop
80002598:	d7 03       	nop
8000259a:	d7 03       	nop
8000259c:	d7 03       	nop
8000259e:	d7 03       	nop
800025a0:	d7 03       	nop
800025a2:	d7 03       	nop
800025a4:	d7 03       	nop
800025a6:	d7 03       	nop
800025a8:	d7 03       	nop
800025aa:	d7 03       	nop
800025ac:	d7 03       	nop
800025ae:	d7 03       	nop
800025b0:	d7 03       	nop
800025b2:	d7 03       	nop
800025b4:	d7 03       	nop
800025b6:	d7 03       	nop
800025b8:	d7 03       	nop
800025ba:	d7 03       	nop
800025bc:	d7 03       	nop
800025be:	d7 03       	nop
800025c0:	d7 03       	nop
800025c2:	d7 03       	nop
800025c4:	d7 03       	nop
800025c6:	d7 03       	nop
800025c8:	d7 03       	nop
800025ca:	d7 03       	nop
800025cc:	d7 03       	nop
800025ce:	d7 03       	nop
800025d0:	d7 03       	nop
800025d2:	d7 03       	nop
800025d4:	d7 03       	nop
800025d6:	d7 03       	nop
800025d8:	d7 03       	nop
800025da:	d7 03       	nop
800025dc:	d7 03       	nop
800025de:	d7 03       	nop
800025e0:	d7 03       	nop
800025e2:	d7 03       	nop
800025e4:	d7 03       	nop
800025e6:	d7 03       	nop
800025e8:	d7 03       	nop
800025ea:	d7 03       	nop
800025ec:	d7 03       	nop
800025ee:	d7 03       	nop
800025f0:	d7 03       	nop
800025f2:	d7 03       	nop
800025f4:	d7 03       	nop
800025f6:	d7 03       	nop
800025f8:	d7 03       	nop
800025fa:	d7 03       	nop
800025fc:	d7 03       	nop
800025fe:	d7 03       	nop
