// Seed: 3992036278
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3
);
  assign id_3 = id_0;
endmodule
module module_3 (
    output supply1 id_0,
    input tri id_1,
    input uwire id_2,
    input tri0 id_3
);
  wire id_5;
  assign id_5 = 1'b0 == id_1;
  module_2(
      id_3, id_3, id_2, id_0
  ); id_6(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(id_0), .id_4(id_1)
  );
  bufif0 (id_0, id_1, id_2);
endmodule
