0.7
2020.2
May  7 2023
15:10:42
/home/pin_34_11/mpsis_semester6/lab_01.tb_fulladder.sv,1771160889,systemVerilog,,,,lab_01_tb_fulladder,,uvm,,,,,,
/home/pin_34_11/mpsis_semester6/lab_01.tb_fulladder32.sv,1771266477,systemVerilog,,,,lab_01_tb_fulladder32,,uvm,,,,,,
/home/pin_34_11/mpsis_semester6/lab_01.tb_fulladder4.sv,1771160889,systemVerilog,,,,lab_01_tb_fulladder4,,uvm,,,,,,
/home/pin_34_11/mpsis_semester6/mpsis.sim/sim_1/behav/xsim/glbl.v,1771160889,verilog,,,,glbl,,uvm,,,,,,
/home/pin_34_11/mpsis_semester6/mpsis.srcs/sources_1/new/fulladder.sv,1771160889,systemVerilog,,/home/pin_34_11/mpsis_semester6/mpsis.srcs/sources_1/new/fulladder32.sv,,fulladder,,uvm,,,,,,
/home/pin_34_11/mpsis_semester6/mpsis.srcs/sources_1/new/fulladder32.sv,1771266725,systemVerilog,,/home/pin_34_11/mpsis_semester6/mpsis.srcs/sources_1/new/fulladder4.sv,,fulladder32,,uvm,,,,,,
/home/pin_34_11/mpsis_semester6/mpsis.srcs/sources_1/new/fulladder4.sv,1771160889,systemVerilog,,/home/pin_34_11/mpsis_semester6/lab_01.tb_fulladder32.sv,,fulladder4,,uvm,,,,,,
