
*** Running vivado
    with args -log design_1_mul16_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mul16_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_mul16_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/micha/DLIC_2020_hw4_Mul16/DLIC_2020_hw4_Mul16.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_mul16_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12144 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:01:49 . Memory (MB): peak = 733.137 ; gain = 177.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mul16_0_0' [c:/Users/micha/DLIC_2020_hw4/DLIC_2020_hw4.srcs/sources_1/bd/design_1/ip/design_1_mul16_0_0/synth/design_1_mul16_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mul16' [c:/Users/micha/DLIC_2020_hw4/DLIC_2020_hw4.srcs/sources_1/bd/design_1/ipshared/27c4/mul16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mul16' (1#1) [c:/Users/micha/DLIC_2020_hw4/DLIC_2020_hw4.srcs/sources_1/bd/design_1/ipshared/27c4/mul16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mul16_0_0' (2#1) [c:/Users/micha/DLIC_2020_hw4/DLIC_2020_hw4.srcs/sources_1/bd/design_1/ip/design_1_mul16_0_0/synth/design_1_mul16_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:03:54 . Memory (MB): peak = 800.789 ; gain = 244.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:04:20 . Memory (MB): peak = 800.789 ; gain = 244.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:04:20 . Memory (MB): peak = 800.789 ; gain = 244.836
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 905.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 906.094 ; gain = 1.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:06:10 . Memory (MB): peak = 906.094 ; gain = 350.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:06:11 . Memory (MB): peak = 906.094 ; gain = 350.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:06:11 . Memory (MB): peak = 906.094 ; gain = 350.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:06:16 . Memory (MB): peak = 906.094 ; gain = 350.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mul16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP inst/W_data, operation Mode is: A*B.
DSP Report: operator inst/W_data is absorbed into DSP inst/W_data.
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port R_req driven by constant 1
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_mul16_0_0 has port addr[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:06:41 . Memory (MB): peak = 906.094 ; gain = 350.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul16       | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/micha/DLIC_2020_hw4/DLIC_2020_hw4.srcs/sources_1/bd/design_1/ipshared/27c4/mul16.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/micha/DLIC_2020_hw4/DLIC_2020_hw4.srcs/sources_1/bd/design_1/ipshared/27c4/mul16.v:18]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:07:08 . Memory (MB): peak = 935.559 ; gain = 379.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:07:10 . Memory (MB): peak = 935.559 ; gain = 379.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/micha/DLIC_2020_hw4/DLIC_2020_hw4.srcs/sources_1/bd/design_1/ipshared/27c4/mul16.v:18]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/Users/micha/DLIC_2020_hw4/DLIC_2020_hw4.srcs/sources_1/bd/design_1/ipshared/27c4/mul16.v:18]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:07:19 . Memory (MB): peak = 945.090 ; gain = 389.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:07:33 . Memory (MB): peak = 959.906 ; gain = 403.953
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:07:34 . Memory (MB): peak = 959.906 ; gain = 403.953
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:07:36 . Memory (MB): peak = 959.906 ; gain = 403.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:07:36 . Memory (MB): peak = 959.906 ; gain = 403.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:07:36 . Memory (MB): peak = 959.906 ; gain = 403.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:07:36 . Memory (MB): peak = 959.906 ; gain = 403.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |     2|
|3     |LUT2    |     2|
|4     |FDCE    |    34|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    39|
|2     |  inst   |mul16  |    39|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:07:37 . Memory (MB): peak = 959.906 ; gain = 403.953
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:06:05 . Memory (MB): peak = 959.906 ; gain = 298.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:07:43 . Memory (MB): peak = 959.906 ; gain = 403.953
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 959.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:09:41 . Memory (MB): peak = 959.906 ; gain = 664.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 959.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/DLIC_2020_hw4/DLIC_2020_hw4.runs/design_1_mul16_0_0_synth_1/design_1_mul16_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 959.906 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mul16_0_0, cache-ID = 070f4449d8d5f423
config_ip_cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 959.906 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 959.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/micha/DLIC_2020_hw4/DLIC_2020_hw4.runs/design_1_mul16_0_0_synth_1/design_1_mul16_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 959.906 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_mul16_0_0_utilization_synth.rpt -pb design_1_mul16_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  9 17:02:12 2020...
