`timescale 1ns/1ns
module	pad_test;
	reg	sclk, rst_n;
	reg	data_in;
	reg	[0:0] mem1x185 [184:1];
	wire	flag;
	
initial	begin
	sclk = 0;
	rst_n = 0;
	#100
	rst_n = 1;
end

initial	begin
	data_in = 0;
	#150
	read_data();
end

always #10 sclk <= ~sclk;

pad_test pad_test_inst(
		.sclk					(sclk),			
		.rst_n				(rst_n),
		.data_pad			(data_in),
		.flag					(flag)
);

task read_data();
	integer i;
	begin
			for(i=0; i<185; i=i+1)
			begin
				@(posedge sclk)
				data_in <= mem1x85[i[7::0]];
			end
	end
endtask
endmodule
