// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module clusterOp2_sin_or_cos_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        t_in,
        do_cos,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] t_in;
input  [0:0] do_cos;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_pp0_stage0_subdone;
wire   [3:0] ref_4oPi_table_256_V_address0;
reg    ref_4oPi_table_256_V_ce0;
wire   [255:0] ref_4oPi_table_256_V_q0;
wire   [7:0] fourth_order_double_sin_cos_K0_V_address0;
reg    fourth_order_double_sin_cos_K0_V_ce0;
wire   [58:0] fourth_order_double_sin_cos_K0_V_q0;
wire   [7:0] fourth_order_double_sin_cos_K1_V_address0;
reg    fourth_order_double_sin_cos_K1_V_ce0;
wire   [51:0] fourth_order_double_sin_cos_K1_V_q0;
wire   [7:0] fourth_order_double_sin_cos_K2_V_address0;
reg    fourth_order_double_sin_cos_K2_V_ce0;
wire   [43:0] fourth_order_double_sin_cos_K2_V_q0;
wire   [7:0] fourth_order_double_sin_cos_K3_V_address0;
reg    fourth_order_double_sin_cos_K3_V_ce0;
wire   [32:0] fourth_order_double_sin_cos_K3_V_q0;
wire   [7:0] fourth_order_double_sin_cos_K4_V_address0;
reg    fourth_order_double_sin_cos_K4_V_ce0;
wire   [24:0] fourth_order_double_sin_cos_K4_V_q0;
reg   [0:0] do_cos_read_reg_1476;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] do_cos_read_reg_1476_pp0_iter1_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter2_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter3_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter4_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter5_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter6_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter7_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter8_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter9_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter10_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter11_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter12_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter13_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter14_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter15_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter16_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter17_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter18_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter19_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter20_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter21_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter22_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter23_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter24_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter25_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter26_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter27_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter28_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter29_reg;
reg   [0:0] do_cos_read_reg_1476_pp0_iter30_reg;
reg   [0:0] p_Result_103_reg_1484;
reg   [0:0] p_Result_103_reg_1484_pp0_iter1_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter2_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter3_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter4_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter5_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter6_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter7_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter8_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter9_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter10_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter11_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter12_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter13_reg;
reg   [0:0] p_Result_103_reg_1484_pp0_iter14_reg;
wire   [10:0] din_exp_V_fu_316_p4;
reg   [10:0] din_exp_V_reg_1490;
reg   [10:0] din_exp_V_reg_1490_pp0_iter1_reg;
reg   [10:0] din_exp_V_reg_1490_pp0_iter2_reg;
reg   [10:0] din_exp_V_reg_1490_pp0_iter3_reg;
reg   [10:0] din_exp_V_reg_1490_pp0_iter4_reg;
reg   [10:0] din_exp_V_reg_1490_pp0_iter5_reg;
reg   [10:0] din_exp_V_reg_1490_pp0_iter6_reg;
reg   [10:0] din_exp_V_reg_1490_pp0_iter7_reg;
reg   [10:0] din_exp_V_reg_1490_pp0_iter8_reg;
wire   [0:0] closepath_fu_330_p2;
reg   [0:0] closepath_reg_1497;
reg   [0:0] closepath_reg_1497_pp0_iter1_reg;
reg   [0:0] closepath_reg_1497_pp0_iter2_reg;
reg   [0:0] closepath_reg_1497_pp0_iter3_reg;
reg   [0:0] closepath_reg_1497_pp0_iter4_reg;
reg   [0:0] closepath_reg_1497_pp0_iter5_reg;
reg   [0:0] closepath_reg_1497_pp0_iter6_reg;
reg   [0:0] closepath_reg_1497_pp0_iter7_reg;
reg   [0:0] closepath_reg_1497_pp0_iter8_reg;
wire   [51:0] p_Result_104_fu_336_p1;
reg   [51:0] p_Result_104_reg_1504;
reg   [51:0] p_Result_104_reg_1504_pp0_iter1_reg;
reg   [51:0] p_Result_104_reg_1504_pp0_iter2_reg;
wire   [6:0] trunc_ln628_fu_369_p1;
reg   [6:0] trunc_ln628_reg_1514;
reg   [6:0] trunc_ln628_reg_1514_pp0_iter1_reg;
wire   [0:0] icmp_ln1019_1_fu_373_p2;
reg   [0:0] icmp_ln1019_1_reg_1519;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter1_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter2_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter3_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter4_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter5_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter6_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter7_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter8_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter9_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter10_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter11_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter12_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter13_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter14_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter15_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter16_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter17_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter18_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter19_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter20_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter21_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter22_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter23_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter24_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter25_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter26_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter27_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter28_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter29_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter30_reg;
reg   [0:0] icmp_ln1019_1_reg_1519_pp0_iter31_reg;
reg   [255:0] table_256_V_reg_1525;
reg  signed [169:0] Med_V_reg_1530;
wire   [169:0] grp_fu_408_p2;
reg   [169:0] ret_V_5_reg_1540;
reg   [123:0] Mx_bits_V_reg_1545;
reg   [2:0] k_V_reg_1551;
reg   [2:0] k_V_reg_1551_pp0_iter8_reg;
wire   [123:0] Mx_bits_V_3_fu_456_p3;
reg   [123:0] Mx_bits_V_3_reg_1556;
wire   [6:0] Mx_zeros_fu_511_p1;
reg   [6:0] Mx_zeros_reg_1561;
wire   [2:0] k_V_1_fu_527_p3;
reg   [2:0] k_V_1_reg_1567;
reg   [2:0] k_V_1_reg_1567_pp0_iter10_reg;
reg   [2:0] k_V_1_reg_1567_pp0_iter11_reg;
reg   [2:0] k_V_1_reg_1567_pp0_iter12_reg;
reg   [2:0] k_V_1_reg_1567_pp0_iter13_reg;
reg   [62:0] Mx_V_reg_1573;
reg   [62:0] Mx_V_reg_1573_pp0_iter10_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter11_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter12_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter13_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter14_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter15_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter16_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter17_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter18_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter19_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter20_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter21_reg;
reg   [62:0] Mx_V_reg_1573_pp0_iter22_reg;
wire  signed [10:0] Ex_V_3_fu_554_p2;
reg  signed [10:0] Ex_V_3_reg_1580;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter10_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter11_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter12_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter13_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter14_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter15_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter16_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter17_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter18_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter19_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter20_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter21_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter22_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter23_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter24_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter25_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter26_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter27_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter28_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter29_reg;
reg  signed [10:0] Ex_V_3_reg_1580_pp0_iter30_reg;
reg   [0:0] isNeg_reg_1586;
wire   [0:0] icmp_ln1019_fu_568_p2;
reg   [0:0] icmp_ln1019_reg_1592;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter10_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter11_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter12_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter13_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter14_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter15_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter16_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter17_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter18_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter19_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter20_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter21_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter22_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter23_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter24_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter25_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter26_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter27_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter28_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter29_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter30_reg;
reg   [0:0] icmp_ln1019_reg_1592_pp0_iter31_reg;
wire   [0:0] icmp_ln1019_2_fu_573_p2;
reg   [0:0] icmp_ln1019_2_reg_1598;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter10_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter11_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter12_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter13_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter14_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter15_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter16_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter17_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter18_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter19_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter20_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter21_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter22_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter23_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter24_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter25_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter26_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter27_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter28_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter29_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter30_reg;
reg   [0:0] icmp_ln1019_2_reg_1598_pp0_iter31_reg;
reg   [6:0] tmp_31_reg_1606;
reg   [6:0] tmp_31_reg_1606_pp0_iter11_reg;
reg   [6:0] tmp_31_reg_1606_pp0_iter12_reg;
reg   [6:0] tmp_31_reg_1606_pp0_iter13_reg;
wire   [55:0] B_V_fu_629_p1;
reg   [55:0] B_V_reg_1611;
reg   [55:0] B_V_reg_1611_pp0_iter11_reg;
reg   [55:0] B_V_reg_1611_pp0_iter12_reg;
reg   [55:0] B_V_reg_1611_pp0_iter13_reg;
reg   [55:0] B_V_reg_1611_pp0_iter14_reg;
reg   [55:0] B_V_reg_1611_pp0_iter15_reg;
reg   [48:0] B_trunc_reg_1616;
wire   [97:0] zext_ln1271_fu_643_p1;
reg   [97:0] zext_ln1271_reg_1621;
reg   [97:0] zext_ln1271_reg_1621_pp0_iter12_reg;
reg   [97:0] zext_ln1271_reg_1621_pp0_iter13_reg;
reg   [97:0] zext_ln1271_reg_1621_pp0_iter14_reg;
reg   [97:0] zext_ln1271_reg_1621_pp0_iter15_reg;
wire   [0:0] cos_basis_fu_679_p3;
reg   [0:0] cos_basis_reg_1628;
reg   [0:0] cos_basis_reg_1628_pp0_iter15_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter16_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter17_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter18_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter19_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter20_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter21_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter22_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter23_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter24_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter25_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter26_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter27_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter28_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter29_reg;
reg   [0:0] cos_basis_reg_1628_pp0_iter30_reg;
wire   [63:0] zext_ln541_fu_700_p1;
reg   [63:0] zext_ln541_reg_1634;
reg   [63:0] zext_ln541_reg_1634_pp0_iter15_reg;
reg   [63:0] zext_ln541_reg_1634_pp0_iter16_reg;
reg   [63:0] zext_ln541_reg_1634_pp0_iter17_reg;
reg   [63:0] zext_ln541_reg_1634_pp0_iter18_reg;
wire   [0:0] results_sign_V_3_fu_801_p2;
reg   [0:0] results_sign_V_3_reg_1651;
reg   [48:0] B_squared_V_reg_1656;
reg  signed [51:0] fourth_order_double_sin_cos_K1_V_load_reg_1662;
reg  signed [43:0] fourth_order_double_sin_cos_K2_V_load_reg_1667;
wire   [0:0] and_ln300_fu_817_p2;
reg   [0:0] and_ln300_reg_1672;
reg   [0:0] and_ln300_reg_1672_pp0_iter16_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter17_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter18_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter19_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter20_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter21_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter22_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter23_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter24_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter25_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter26_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter27_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter28_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter29_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter30_reg;
reg   [0:0] and_ln300_reg_1672_pp0_iter31_reg;
wire   [0:0] results_sign_V_4_fu_831_p3;
reg   [0:0] results_sign_V_4_reg_1678;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter16_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter17_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter18_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter19_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter20_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter21_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter22_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter23_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter24_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter25_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter26_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter27_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter28_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter29_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter30_reg;
reg   [0:0] results_sign_V_4_reg_1678_pp0_iter31_reg;
wire   [97:0] zext_ln818_fu_838_p1;
reg   [58:0] fourth_order_double_sin_cos_K0_V_load_reg_1725;
reg   [55:0] rhs_1_reg_1730;
reg   [47:0] rhs_2_reg_1735;
reg   [41:0] trunc_ln1_reg_1740;
reg   [32:0] fourth_order_double_sin_cos_K3_V_load_reg_1745;
reg   [34:0] trunc_ln1270_1_reg_1750;
reg   [24:0] fourth_order_double_sin_cos_K4_V_load_reg_1755;
wire   [63:0] ret_V_7_fu_963_p2;
reg   [63:0] ret_V_7_reg_1780;
reg   [63:0] ret_V_7_reg_1780_pp0_iter22_reg;
reg   [28:0] rhs_4_reg_1785;
reg   [36:0] trunc_ln2_reg_1790;
wire   [62:0] Mx_V_2_fu_989_p3;
reg   [62:0] Mx_V_2_reg_1795;
wire   [63:0] ret_V_fu_1006_p2;
reg  signed [63:0] ret_V_reg_1800;
reg   [62:0] result_V_reg_1815;
reg   [15:0] tmp_32_reg_1821;
reg   [15:0] tmp_50_1_reg_1826;
reg   [15:0] tmp_50_1_reg_1826_pp0_iter29_reg;
reg   [15:0] tmp_50_2_reg_1831;
reg   [15:0] tmp_50_2_reg_1831_pp0_iter29_reg;
reg   [14:0] tmp_33_reg_1836;
reg   [14:0] tmp_33_reg_1836_pp0_iter29_reg;
reg   [14:0] tmp_33_reg_1836_pp0_iter30_reg;
reg   [31:0] tmp_34_fu_1091_p3;
reg   [31:0] tmp_34_reg_1841;
reg   [31:0] tmp_34_reg_1841_pp0_iter30_reg;
wire   [62:0] shl_ln1454_fu_1103_p2;
reg   [62:0] shl_ln1454_reg_1847;
reg   [62:0] shl_ln1454_reg_1847_pp0_iter30_reg;
reg   [62:0] shl_ln1454_reg_1847_pp0_iter31_reg;
wire   [0:0] icmp_ln1653_fu_1108_p2;
reg   [0:0] icmp_ln1653_reg_1853;
reg   [0:0] icmp_ln1653_reg_1853_pp0_iter30_reg;
reg   [31:0] tmp_51_2_fu_1155_p3;
reg   [31:0] tmp_51_2_reg_1858;
wire   [0:0] icmp_ln453_fu_1163_p2;
reg   [0:0] icmp_ln453_reg_1863;
reg   [0:0] icmp_ln453_reg_1863_pp0_iter31_reg;
wire   [31:0] add_ln451_fu_1168_p2;
reg   [31:0] add_ln451_reg_1871;
wire   [62:0] shl_ln1454_1_fu_1178_p2;
reg   [62:0] shl_ln1454_1_reg_1876;
reg   [62:0] shl_ln1454_1_reg_1876_pp0_iter31_reg;
wire   [0:0] icmp_ln453_1_fu_1183_p2;
reg   [0:0] icmp_ln453_1_reg_1882;
wire   [31:0] add_ln451_1_fu_1189_p2;
reg   [31:0] add_ln451_1_reg_1888;
wire   [0:0] icmp_ln453_2_fu_1195_p2;
reg   [0:0] icmp_ln453_2_reg_1894;
reg   [31:0] tmp_51_3_fu_1224_p3;
reg   [31:0] tmp_51_3_reg_1899;
wire   [62:0] shl_ln1454_2_fu_1239_p2;
reg   [62:0] shl_ln1454_2_reg_1904;
wire   [0:0] and_ln453_2_fu_1263_p2;
reg   [0:0] and_ln453_2_reg_1910;
wire   [0:0] or_ln453_fu_1275_p2;
reg   [0:0] or_ln453_reg_1915;
wire   [0:0] or_ln462_fu_1318_p2;
reg   [0:0] or_ln462_reg_1920;
wire   [10:0] results_exp_V_fu_1354_p3;
reg   [10:0] results_exp_V_reg_1925;
wire   [63:0] zext_ln668_fu_364_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] data_V_fu_304_p1;
wire   [10:0] add_ln214_fu_340_p2;
wire   [10:0] addr_fu_346_p3;
wire   [3:0] tmp_fu_354_p4;
wire   [51:0] din_sig_V_fu_326_p1;
wire   [255:0] zext_ln930_fu_379_p1;
wire   [255:0] r_V_15_fu_382_p2;
wire   [52:0] p_Result_105_fu_397_p3;
wire   [52:0] grp_fu_408_p1;
wire   [0:0] tmp_44_fu_433_p3;
wire   [0:0] xor_ln1027_fu_440_p2;
wire   [0:0] p_Result_s_fu_445_p2;
wire   [123:0] Mx_bits_V_1_fu_451_p2;
wire   [60:0] tmp_s_fu_463_p4;
wire   [61:0] p_Result_106_fu_473_p3;
reg   [61:0] p_Result_5_fu_481_p4;
wire   [62:0] p_Result_107_fu_491_p3;
wire  signed [63:0] sext_ln1204_fu_499_p1;
reg   [63:0] tmp_29_fu_503_p3;
wire   [10:0] Ex_V_fu_515_p2;
wire   [123:0] zext_ln1454_fu_536_p1;
wire   [123:0] r_fu_539_p2;
wire   [10:0] select_ln482_fu_520_p3;
wire   [10:0] zext_ln841_fu_533_p1;
wire  signed [11:0] sext_ln1535_fu_578_p1;
wire   [11:0] sub_ln1512_fu_581_p2;
wire   [11:0] ush_fu_587_p3;
wire  signed [31:0] sext_ln1488_fu_594_p1;
wire   [62:0] zext_ln1488_fu_598_p1;
wire   [62:0] r_V_fu_602_p2;
wire   [62:0] r_V_2_fu_607_p2;
wire   [62:0] r_V_16_fu_612_p3;
wire   [48:0] grp_fu_646_p0;
wire   [48:0] grp_fu_646_p1;
wire   [0:0] tmp_30_fu_652_p10;
wire   [0:0] xor_ln271_fu_673_p2;
wire   [0:0] sin_basis_fu_686_p3;
wire   [7:0] p_Result_108_fu_693_p3;
wire   [3:0] p_Result_109_fu_706_p3;
wire   [0:0] tmp_39_fu_712_p18;
wire   [0:0] tmp_40_fu_750_p18;
wire   [0:0] results_sign_V_fu_788_p3;
wire   [0:0] xor_ln311_fu_796_p2;
wire   [97:0] grp_fu_646_p2;
wire   [0:0] xor_ln307_fu_821_p2;
wire   [0:0] results_sign_V_2_fu_826_p2;
wire   [48:0] grp_fu_841_p0;
wire   [48:0] grp_fu_841_p1;
wire   [48:0] grp_fu_846_p0;
wire   [48:0] grp_fu_846_p1;
wire   [55:0] grp_fu_858_p0;
wire   [48:0] grp_fu_870_p0;
wire   [107:0] grp_fu_858_p2;
wire   [92:0] grp_fu_870_p2;
wire   [97:0] grp_fu_841_p2;
wire   [97:0] grp_fu_846_p2;
wire   [41:0] grp_fu_929_p0;
wire   [32:0] grp_fu_929_p1;
wire   [34:0] grp_fu_941_p0;
wire   [24:0] grp_fu_941_p1;
wire   [62:0] t1_V_fu_916_p3;
wire  signed [63:0] sext_ln813_fu_947_p1;
wire  signed [63:0] sext_ln813_1_fu_951_p1;
wire   [63:0] ret_V_6_fu_954_p2;
wire  signed [63:0] sext_ln1347_fu_960_p1;
wire   [59:0] grp_fu_941_p2;
wire   [74:0] grp_fu_929_p2;
wire   [63:0] zext_ln1347_fu_995_p1;
wire   [63:0] ret_V_8_fu_998_p2;
wire   [63:0] zext_ln1347_1_fu_1003_p1;
wire   [62:0] grp_fu_1018_p1;
wire   [125:0] grp_fu_1018_p2;
wire   [31:0] p_Result_s_101_fu_1074_p3;
reg   [31:0] p_Result_2_fu_1081_p4;
wire   [62:0] zext_ln1488_1_fu_1099_p1;
wire   [31:0] p_Result_186_1_fu_1113_p3;
reg   [31:0] p_Result_206_1_fu_1127_p4;
wire   [31:0] p_Result_186_2_fu_1120_p3;
reg   [31:0] p_Result_206_2_fu_1145_p4;
reg   [31:0] tmp_51_1_fu_1137_p3;
wire   [62:0] zext_ln1488_2_fu_1174_p1;
wire   [31:0] p_Result_1_fu_1207_p3;
reg   [31:0] p_Result_206_3_fu_1214_p4;
wire   [10:0] Ex_V_4_fu_1201_p3;
wire   [62:0] zext_ln1488_3_fu_1236_p1;
wire   [0:0] xor_ln453_fu_1249_p2;
wire   [0:0] and_ln453_1_fu_1259_p2;
wire   [31:0] add_ln451_2_fu_1244_p2;
wire   [0:0] and_ln453_fu_1254_p2;
wire   [31:0] select_ln453_fu_1268_p3;
wire   [31:0] select_ln453_1_fu_1281_p3;
wire  signed [11:0] sext_ln186_fu_1232_p1;
wire   [11:0] add_ln461_fu_1294_p2;
wire  signed [31:0] sext_ln461_fu_1300_p1;
wire   [31:0] select_ln453_2_fu_1286_p3;
wire   [31:0] newexp_fu_1304_p2;
wire   [0:0] tmp_46_fu_1310_p3;
wire   [0:0] or_ln311_fu_1341_p2;
wire   [10:0] select_ln311_fu_1334_p3;
wire   [10:0] empty_fu_1323_p1;
wire   [10:0] select_ln288_fu_1327_p3;
wire   [10:0] results_exp_V_1_fu_1346_p3;
wire   [62:0] zext_ln1488_4_fu_1361_p1;
wire   [62:0] shl_ln1454_3_fu_1364_p2;
wire   [51:0] tmp_35_fu_1369_p4;
wire   [51:0] tmp_36_fu_1379_p4;
wire   [51:0] tmp_37_fu_1395_p4;
wire   [51:0] tmp_38_fu_1404_p4;
wire   [51:0] select_ln453_3_fu_1388_p3;
wire   [51:0] select_ln453_4_fu_1413_p3;
wire   [0:0] and_ln300_1_fu_1427_p2;
wire   [0:0] xor_ln300_fu_1431_p2;
wire   [51:0] select_ln453_5_fu_1420_p3;
wire   [0:0] or_ln300_fu_1445_p2;
wire   [51:0] select_ln300_3_fu_1437_p3;
wire   [51:0] select_ln300_fu_1449_p3;
wire   [51:0] results_sig_V_fu_1456_p3;
wire   [63:0] p_Result_110_fu_1464_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to31;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [125:0] grp_fu_1018_p10;
wire   [169:0] grp_fu_408_p10;
wire   [107:0] grp_fu_858_p00;
wire   [92:0] grp_fu_870_p00;
wire   [74:0] grp_fu_929_p00;
wire   [74:0] grp_fu_929_p10;
wire   [59:0] grp_fu_941_p00;
wire   [59:0] grp_fu_941_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
end

clusterOp2_sin_or_cos_double_s_ref_4oPi_table_256_V_ROM_AUTO_1R #(
    .DataWidth( 256 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
ref_4oPi_table_256_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ref_4oPi_table_256_V_address0),
    .ce0(ref_4oPi_table_256_V_ce0),
    .q0(ref_4oPi_table_256_V_q0)
);

clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K0_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 59 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fourth_order_double_sin_cos_K0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fourth_order_double_sin_cos_K0_V_address0),
    .ce0(fourth_order_double_sin_cos_K0_V_ce0),
    .q0(fourth_order_double_sin_cos_K0_V_q0)
);

clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K1_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 52 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fourth_order_double_sin_cos_K1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fourth_order_double_sin_cos_K1_V_address0),
    .ce0(fourth_order_double_sin_cos_K1_V_ce0),
    .q0(fourth_order_double_sin_cos_K1_V_q0)
);

clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K2_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 44 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fourth_order_double_sin_cos_K2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fourth_order_double_sin_cos_K2_V_address0),
    .ce0(fourth_order_double_sin_cos_K2_V_ce0),
    .q0(fourth_order_double_sin_cos_K2_V_q0)
);

clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K3_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 33 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fourth_order_double_sin_cos_K3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fourth_order_double_sin_cos_K3_V_address0),
    .ce0(fourth_order_double_sin_cos_K3_V_ce0),
    .q0(fourth_order_double_sin_cos_K3_V_q0)
);

clusterOp2_sin_or_cos_double_s_fourth_order_double_sin_cos_K4_V_ROM_1P_LUTRAM_1R #(
    .DataWidth( 25 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
fourth_order_double_sin_cos_K4_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fourth_order_double_sin_cos_K4_V_address0),
    .ce0(fourth_order_double_sin_cos_K4_V_ce0),
    .q0(fourth_order_double_sin_cos_K4_V_q0)
);

clusterOp2_mul_170s_53ns_170_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 170 ),
    .din1_WIDTH( 53 ),
    .dout_WIDTH( 170 ))
mul_170s_53ns_170_5_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(Med_V_reg_1530),
    .din1(grp_fu_408_p1),
    .ce(1'b1),
    .dout(grp_fu_408_p2)
);

clusterOp2_mul_49ns_49ns_98_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
mul_49ns_49ns_98_5_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_646_p0),
    .din1(grp_fu_646_p1),
    .ce(1'b1),
    .dout(grp_fu_646_p2)
);

clusterOp2_mux_83_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 1 ))
mux_83_1_1_1_U12(
    .din0(1'd0),
    .din1(1'd1),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd0),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(k_V_1_reg_1567_pp0_iter13_reg),
    .dout(tmp_30_fu_652_p10)
);

clusterOp2_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
mux_164_1_1_1_U13(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd0),
    .din3(1'd1),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd1),
    .din7(1'd0),
    .din8(1'd0),
    .din9(1'd1),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd1),
    .din13(1'd0),
    .din14(1'd0),
    .din15(1'd0),
    .din16(p_Result_109_fu_706_p3),
    .dout(tmp_39_fu_712_p18)
);

clusterOp2_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
mux_164_1_1_1_U14(
    .din0(1'd0),
    .din1(1'd0),
    .din2(1'd1),
    .din3(1'd0),
    .din4(1'd1),
    .din5(1'd1),
    .din6(1'd0),
    .din7(1'd1),
    .din8(1'd1),
    .din9(1'd0),
    .din10(1'd1),
    .din11(1'd1),
    .din12(1'd0),
    .din13(1'd1),
    .din14(1'd0),
    .din15(1'd0),
    .din16(p_Result_109_fu_706_p3),
    .dout(tmp_40_fu_750_p18)
);

clusterOp2_mul_49ns_49ns_98_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
mul_49ns_49ns_98_5_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_841_p0),
    .din1(grp_fu_841_p1),
    .ce(1'b1),
    .dout(grp_fu_841_p2)
);

clusterOp2_mul_49ns_49ns_98_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 49 ),
    .dout_WIDTH( 98 ))
mul_49ns_49ns_98_5_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_846_p0),
    .din1(grp_fu_846_p1),
    .ce(1'b1),
    .dout(grp_fu_846_p2)
);

clusterOp2_mul_56ns_52s_108_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 56 ),
    .din1_WIDTH( 52 ),
    .dout_WIDTH( 108 ))
mul_56ns_52s_108_5_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_858_p0),
    .din1(fourth_order_double_sin_cos_K1_V_load_reg_1662),
    .ce(1'b1),
    .dout(grp_fu_858_p2)
);

clusterOp2_mul_49ns_44s_93_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 49 ),
    .din1_WIDTH( 44 ),
    .dout_WIDTH( 93 ))
mul_49ns_44s_93_5_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_870_p0),
    .din1(fourth_order_double_sin_cos_K2_V_load_reg_1667),
    .ce(1'b1),
    .dout(grp_fu_870_p2)
);

clusterOp2_mul_42ns_33ns_75_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 42 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 75 ))
mul_42ns_33ns_75_2_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_929_p0),
    .din1(grp_fu_929_p1),
    .ce(1'b1),
    .dout(grp_fu_929_p2)
);

clusterOp2_mul_35ns_25ns_60_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 35 ),
    .din1_WIDTH( 25 ),
    .dout_WIDTH( 60 ))
mul_35ns_25ns_60_2_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_941_p0),
    .din1(grp_fu_941_p1),
    .ce(1'b1),
    .dout(grp_fu_941_p2)
);

clusterOp2_mul_64s_63ns_126_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 63 ),
    .dout_WIDTH( 126 ))
mul_64s_63ns_126_5_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ret_V_reg_1800),
    .din1(grp_fu_1018_p1),
    .ce(1'b1),
    .dout(grp_fu_1018_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        B_V_reg_1611 <= B_V_fu_629_p1;
        B_V_reg_1611_pp0_iter11_reg <= B_V_reg_1611;
        B_V_reg_1611_pp0_iter12_reg <= B_V_reg_1611_pp0_iter11_reg;
        B_V_reg_1611_pp0_iter13_reg <= B_V_reg_1611_pp0_iter12_reg;
        B_V_reg_1611_pp0_iter14_reg <= B_V_reg_1611_pp0_iter13_reg;
        B_V_reg_1611_pp0_iter15_reg <= B_V_reg_1611_pp0_iter14_reg;
        B_squared_V_reg_1656 <= {{grp_fu_646_p2[97:49]}};
        B_trunc_reg_1616 <= {{r_V_16_fu_612_p3[55:7]}};
        Ex_V_3_reg_1580 <= Ex_V_3_fu_554_p2;
        Ex_V_3_reg_1580_pp0_iter10_reg <= Ex_V_3_reg_1580;
        Ex_V_3_reg_1580_pp0_iter11_reg <= Ex_V_3_reg_1580_pp0_iter10_reg;
        Ex_V_3_reg_1580_pp0_iter12_reg <= Ex_V_3_reg_1580_pp0_iter11_reg;
        Ex_V_3_reg_1580_pp0_iter13_reg <= Ex_V_3_reg_1580_pp0_iter12_reg;
        Ex_V_3_reg_1580_pp0_iter14_reg <= Ex_V_3_reg_1580_pp0_iter13_reg;
        Ex_V_3_reg_1580_pp0_iter15_reg <= Ex_V_3_reg_1580_pp0_iter14_reg;
        Ex_V_3_reg_1580_pp0_iter16_reg <= Ex_V_3_reg_1580_pp0_iter15_reg;
        Ex_V_3_reg_1580_pp0_iter17_reg <= Ex_V_3_reg_1580_pp0_iter16_reg;
        Ex_V_3_reg_1580_pp0_iter18_reg <= Ex_V_3_reg_1580_pp0_iter17_reg;
        Ex_V_3_reg_1580_pp0_iter19_reg <= Ex_V_3_reg_1580_pp0_iter18_reg;
        Ex_V_3_reg_1580_pp0_iter20_reg <= Ex_V_3_reg_1580_pp0_iter19_reg;
        Ex_V_3_reg_1580_pp0_iter21_reg <= Ex_V_3_reg_1580_pp0_iter20_reg;
        Ex_V_3_reg_1580_pp0_iter22_reg <= Ex_V_3_reg_1580_pp0_iter21_reg;
        Ex_V_3_reg_1580_pp0_iter23_reg <= Ex_V_3_reg_1580_pp0_iter22_reg;
        Ex_V_3_reg_1580_pp0_iter24_reg <= Ex_V_3_reg_1580_pp0_iter23_reg;
        Ex_V_3_reg_1580_pp0_iter25_reg <= Ex_V_3_reg_1580_pp0_iter24_reg;
        Ex_V_3_reg_1580_pp0_iter26_reg <= Ex_V_3_reg_1580_pp0_iter25_reg;
        Ex_V_3_reg_1580_pp0_iter27_reg <= Ex_V_3_reg_1580_pp0_iter26_reg;
        Ex_V_3_reg_1580_pp0_iter28_reg <= Ex_V_3_reg_1580_pp0_iter27_reg;
        Ex_V_3_reg_1580_pp0_iter29_reg <= Ex_V_3_reg_1580_pp0_iter28_reg;
        Ex_V_3_reg_1580_pp0_iter30_reg <= Ex_V_3_reg_1580_pp0_iter29_reg;
        Med_V_reg_1530 <= {{r_V_15_fu_382_p2[255:86]}};
        Mx_V_2_reg_1795 <= Mx_V_2_fu_989_p3;
        Mx_V_reg_1573 <= {{r_fu_539_p2[123:61]}};
        Mx_V_reg_1573_pp0_iter10_reg <= Mx_V_reg_1573;
        Mx_V_reg_1573_pp0_iter11_reg <= Mx_V_reg_1573_pp0_iter10_reg;
        Mx_V_reg_1573_pp0_iter12_reg <= Mx_V_reg_1573_pp0_iter11_reg;
        Mx_V_reg_1573_pp0_iter13_reg <= Mx_V_reg_1573_pp0_iter12_reg;
        Mx_V_reg_1573_pp0_iter14_reg <= Mx_V_reg_1573_pp0_iter13_reg;
        Mx_V_reg_1573_pp0_iter15_reg <= Mx_V_reg_1573_pp0_iter14_reg;
        Mx_V_reg_1573_pp0_iter16_reg <= Mx_V_reg_1573_pp0_iter15_reg;
        Mx_V_reg_1573_pp0_iter17_reg <= Mx_V_reg_1573_pp0_iter16_reg;
        Mx_V_reg_1573_pp0_iter18_reg <= Mx_V_reg_1573_pp0_iter17_reg;
        Mx_V_reg_1573_pp0_iter19_reg <= Mx_V_reg_1573_pp0_iter18_reg;
        Mx_V_reg_1573_pp0_iter20_reg <= Mx_V_reg_1573_pp0_iter19_reg;
        Mx_V_reg_1573_pp0_iter21_reg <= Mx_V_reg_1573_pp0_iter20_reg;
        Mx_V_reg_1573_pp0_iter22_reg <= Mx_V_reg_1573_pp0_iter21_reg;
        Mx_bits_V_3_reg_1556 <= Mx_bits_V_3_fu_456_p3;
        Mx_bits_V_reg_1545 <= {{grp_fu_408_p2[166:43]}};
        Mx_zeros_reg_1561 <= Mx_zeros_fu_511_p1;
        add_ln451_1_reg_1888 <= add_ln451_1_fu_1189_p2;
        add_ln451_reg_1871 <= add_ln451_fu_1168_p2;
        and_ln300_reg_1672 <= and_ln300_fu_817_p2;
        and_ln300_reg_1672_pp0_iter16_reg <= and_ln300_reg_1672;
        and_ln300_reg_1672_pp0_iter17_reg <= and_ln300_reg_1672_pp0_iter16_reg;
        and_ln300_reg_1672_pp0_iter18_reg <= and_ln300_reg_1672_pp0_iter17_reg;
        and_ln300_reg_1672_pp0_iter19_reg <= and_ln300_reg_1672_pp0_iter18_reg;
        and_ln300_reg_1672_pp0_iter20_reg <= and_ln300_reg_1672_pp0_iter19_reg;
        and_ln300_reg_1672_pp0_iter21_reg <= and_ln300_reg_1672_pp0_iter20_reg;
        and_ln300_reg_1672_pp0_iter22_reg <= and_ln300_reg_1672_pp0_iter21_reg;
        and_ln300_reg_1672_pp0_iter23_reg <= and_ln300_reg_1672_pp0_iter22_reg;
        and_ln300_reg_1672_pp0_iter24_reg <= and_ln300_reg_1672_pp0_iter23_reg;
        and_ln300_reg_1672_pp0_iter25_reg <= and_ln300_reg_1672_pp0_iter24_reg;
        and_ln300_reg_1672_pp0_iter26_reg <= and_ln300_reg_1672_pp0_iter25_reg;
        and_ln300_reg_1672_pp0_iter27_reg <= and_ln300_reg_1672_pp0_iter26_reg;
        and_ln300_reg_1672_pp0_iter28_reg <= and_ln300_reg_1672_pp0_iter27_reg;
        and_ln300_reg_1672_pp0_iter29_reg <= and_ln300_reg_1672_pp0_iter28_reg;
        and_ln300_reg_1672_pp0_iter30_reg <= and_ln300_reg_1672_pp0_iter29_reg;
        and_ln300_reg_1672_pp0_iter31_reg <= and_ln300_reg_1672_pp0_iter30_reg;
        and_ln453_2_reg_1910 <= and_ln453_2_fu_1263_p2;
        closepath_reg_1497_pp0_iter2_reg <= closepath_reg_1497_pp0_iter1_reg;
        closepath_reg_1497_pp0_iter3_reg <= closepath_reg_1497_pp0_iter2_reg;
        closepath_reg_1497_pp0_iter4_reg <= closepath_reg_1497_pp0_iter3_reg;
        closepath_reg_1497_pp0_iter5_reg <= closepath_reg_1497_pp0_iter4_reg;
        closepath_reg_1497_pp0_iter6_reg <= closepath_reg_1497_pp0_iter5_reg;
        closepath_reg_1497_pp0_iter7_reg <= closepath_reg_1497_pp0_iter6_reg;
        closepath_reg_1497_pp0_iter8_reg <= closepath_reg_1497_pp0_iter7_reg;
        cos_basis_reg_1628 <= cos_basis_fu_679_p3;
        cos_basis_reg_1628_pp0_iter15_reg <= cos_basis_reg_1628;
        cos_basis_reg_1628_pp0_iter16_reg <= cos_basis_reg_1628_pp0_iter15_reg;
        cos_basis_reg_1628_pp0_iter17_reg <= cos_basis_reg_1628_pp0_iter16_reg;
        cos_basis_reg_1628_pp0_iter18_reg <= cos_basis_reg_1628_pp0_iter17_reg;
        cos_basis_reg_1628_pp0_iter19_reg <= cos_basis_reg_1628_pp0_iter18_reg;
        cos_basis_reg_1628_pp0_iter20_reg <= cos_basis_reg_1628_pp0_iter19_reg;
        cos_basis_reg_1628_pp0_iter21_reg <= cos_basis_reg_1628_pp0_iter20_reg;
        cos_basis_reg_1628_pp0_iter22_reg <= cos_basis_reg_1628_pp0_iter21_reg;
        cos_basis_reg_1628_pp0_iter23_reg <= cos_basis_reg_1628_pp0_iter22_reg;
        cos_basis_reg_1628_pp0_iter24_reg <= cos_basis_reg_1628_pp0_iter23_reg;
        cos_basis_reg_1628_pp0_iter25_reg <= cos_basis_reg_1628_pp0_iter24_reg;
        cos_basis_reg_1628_pp0_iter26_reg <= cos_basis_reg_1628_pp0_iter25_reg;
        cos_basis_reg_1628_pp0_iter27_reg <= cos_basis_reg_1628_pp0_iter26_reg;
        cos_basis_reg_1628_pp0_iter28_reg <= cos_basis_reg_1628_pp0_iter27_reg;
        cos_basis_reg_1628_pp0_iter29_reg <= cos_basis_reg_1628_pp0_iter28_reg;
        cos_basis_reg_1628_pp0_iter30_reg <= cos_basis_reg_1628_pp0_iter29_reg;
        din_exp_V_reg_1490_pp0_iter2_reg <= din_exp_V_reg_1490_pp0_iter1_reg;
        din_exp_V_reg_1490_pp0_iter3_reg <= din_exp_V_reg_1490_pp0_iter2_reg;
        din_exp_V_reg_1490_pp0_iter4_reg <= din_exp_V_reg_1490_pp0_iter3_reg;
        din_exp_V_reg_1490_pp0_iter5_reg <= din_exp_V_reg_1490_pp0_iter4_reg;
        din_exp_V_reg_1490_pp0_iter6_reg <= din_exp_V_reg_1490_pp0_iter5_reg;
        din_exp_V_reg_1490_pp0_iter7_reg <= din_exp_V_reg_1490_pp0_iter6_reg;
        din_exp_V_reg_1490_pp0_iter8_reg <= din_exp_V_reg_1490_pp0_iter7_reg;
        do_cos_read_reg_1476_pp0_iter10_reg <= do_cos_read_reg_1476_pp0_iter9_reg;
        do_cos_read_reg_1476_pp0_iter11_reg <= do_cos_read_reg_1476_pp0_iter10_reg;
        do_cos_read_reg_1476_pp0_iter12_reg <= do_cos_read_reg_1476_pp0_iter11_reg;
        do_cos_read_reg_1476_pp0_iter13_reg <= do_cos_read_reg_1476_pp0_iter12_reg;
        do_cos_read_reg_1476_pp0_iter14_reg <= do_cos_read_reg_1476_pp0_iter13_reg;
        do_cos_read_reg_1476_pp0_iter15_reg <= do_cos_read_reg_1476_pp0_iter14_reg;
        do_cos_read_reg_1476_pp0_iter16_reg <= do_cos_read_reg_1476_pp0_iter15_reg;
        do_cos_read_reg_1476_pp0_iter17_reg <= do_cos_read_reg_1476_pp0_iter16_reg;
        do_cos_read_reg_1476_pp0_iter18_reg <= do_cos_read_reg_1476_pp0_iter17_reg;
        do_cos_read_reg_1476_pp0_iter19_reg <= do_cos_read_reg_1476_pp0_iter18_reg;
        do_cos_read_reg_1476_pp0_iter20_reg <= do_cos_read_reg_1476_pp0_iter19_reg;
        do_cos_read_reg_1476_pp0_iter21_reg <= do_cos_read_reg_1476_pp0_iter20_reg;
        do_cos_read_reg_1476_pp0_iter22_reg <= do_cos_read_reg_1476_pp0_iter21_reg;
        do_cos_read_reg_1476_pp0_iter23_reg <= do_cos_read_reg_1476_pp0_iter22_reg;
        do_cos_read_reg_1476_pp0_iter24_reg <= do_cos_read_reg_1476_pp0_iter23_reg;
        do_cos_read_reg_1476_pp0_iter25_reg <= do_cos_read_reg_1476_pp0_iter24_reg;
        do_cos_read_reg_1476_pp0_iter26_reg <= do_cos_read_reg_1476_pp0_iter25_reg;
        do_cos_read_reg_1476_pp0_iter27_reg <= do_cos_read_reg_1476_pp0_iter26_reg;
        do_cos_read_reg_1476_pp0_iter28_reg <= do_cos_read_reg_1476_pp0_iter27_reg;
        do_cos_read_reg_1476_pp0_iter29_reg <= do_cos_read_reg_1476_pp0_iter28_reg;
        do_cos_read_reg_1476_pp0_iter2_reg <= do_cos_read_reg_1476_pp0_iter1_reg;
        do_cos_read_reg_1476_pp0_iter30_reg <= do_cos_read_reg_1476_pp0_iter29_reg;
        do_cos_read_reg_1476_pp0_iter3_reg <= do_cos_read_reg_1476_pp0_iter2_reg;
        do_cos_read_reg_1476_pp0_iter4_reg <= do_cos_read_reg_1476_pp0_iter3_reg;
        do_cos_read_reg_1476_pp0_iter5_reg <= do_cos_read_reg_1476_pp0_iter4_reg;
        do_cos_read_reg_1476_pp0_iter6_reg <= do_cos_read_reg_1476_pp0_iter5_reg;
        do_cos_read_reg_1476_pp0_iter7_reg <= do_cos_read_reg_1476_pp0_iter6_reg;
        do_cos_read_reg_1476_pp0_iter8_reg <= do_cos_read_reg_1476_pp0_iter7_reg;
        do_cos_read_reg_1476_pp0_iter9_reg <= do_cos_read_reg_1476_pp0_iter8_reg;
        fourth_order_double_sin_cos_K0_V_load_reg_1725 <= fourth_order_double_sin_cos_K0_V_q0;
        fourth_order_double_sin_cos_K1_V_load_reg_1662 <= fourth_order_double_sin_cos_K1_V_q0;
        fourth_order_double_sin_cos_K2_V_load_reg_1667 <= fourth_order_double_sin_cos_K2_V_q0;
        fourth_order_double_sin_cos_K3_V_load_reg_1745 <= fourth_order_double_sin_cos_K3_V_q0;
        fourth_order_double_sin_cos_K4_V_load_reg_1755 <= fourth_order_double_sin_cos_K4_V_q0;
        icmp_ln1019_1_reg_1519_pp0_iter10_reg <= icmp_ln1019_1_reg_1519_pp0_iter9_reg;
        icmp_ln1019_1_reg_1519_pp0_iter11_reg <= icmp_ln1019_1_reg_1519_pp0_iter10_reg;
        icmp_ln1019_1_reg_1519_pp0_iter12_reg <= icmp_ln1019_1_reg_1519_pp0_iter11_reg;
        icmp_ln1019_1_reg_1519_pp0_iter13_reg <= icmp_ln1019_1_reg_1519_pp0_iter12_reg;
        icmp_ln1019_1_reg_1519_pp0_iter14_reg <= icmp_ln1019_1_reg_1519_pp0_iter13_reg;
        icmp_ln1019_1_reg_1519_pp0_iter15_reg <= icmp_ln1019_1_reg_1519_pp0_iter14_reg;
        icmp_ln1019_1_reg_1519_pp0_iter16_reg <= icmp_ln1019_1_reg_1519_pp0_iter15_reg;
        icmp_ln1019_1_reg_1519_pp0_iter17_reg <= icmp_ln1019_1_reg_1519_pp0_iter16_reg;
        icmp_ln1019_1_reg_1519_pp0_iter18_reg <= icmp_ln1019_1_reg_1519_pp0_iter17_reg;
        icmp_ln1019_1_reg_1519_pp0_iter19_reg <= icmp_ln1019_1_reg_1519_pp0_iter18_reg;
        icmp_ln1019_1_reg_1519_pp0_iter20_reg <= icmp_ln1019_1_reg_1519_pp0_iter19_reg;
        icmp_ln1019_1_reg_1519_pp0_iter21_reg <= icmp_ln1019_1_reg_1519_pp0_iter20_reg;
        icmp_ln1019_1_reg_1519_pp0_iter22_reg <= icmp_ln1019_1_reg_1519_pp0_iter21_reg;
        icmp_ln1019_1_reg_1519_pp0_iter23_reg <= icmp_ln1019_1_reg_1519_pp0_iter22_reg;
        icmp_ln1019_1_reg_1519_pp0_iter24_reg <= icmp_ln1019_1_reg_1519_pp0_iter23_reg;
        icmp_ln1019_1_reg_1519_pp0_iter25_reg <= icmp_ln1019_1_reg_1519_pp0_iter24_reg;
        icmp_ln1019_1_reg_1519_pp0_iter26_reg <= icmp_ln1019_1_reg_1519_pp0_iter25_reg;
        icmp_ln1019_1_reg_1519_pp0_iter27_reg <= icmp_ln1019_1_reg_1519_pp0_iter26_reg;
        icmp_ln1019_1_reg_1519_pp0_iter28_reg <= icmp_ln1019_1_reg_1519_pp0_iter27_reg;
        icmp_ln1019_1_reg_1519_pp0_iter29_reg <= icmp_ln1019_1_reg_1519_pp0_iter28_reg;
        icmp_ln1019_1_reg_1519_pp0_iter2_reg <= icmp_ln1019_1_reg_1519_pp0_iter1_reg;
        icmp_ln1019_1_reg_1519_pp0_iter30_reg <= icmp_ln1019_1_reg_1519_pp0_iter29_reg;
        icmp_ln1019_1_reg_1519_pp0_iter31_reg <= icmp_ln1019_1_reg_1519_pp0_iter30_reg;
        icmp_ln1019_1_reg_1519_pp0_iter3_reg <= icmp_ln1019_1_reg_1519_pp0_iter2_reg;
        icmp_ln1019_1_reg_1519_pp0_iter4_reg <= icmp_ln1019_1_reg_1519_pp0_iter3_reg;
        icmp_ln1019_1_reg_1519_pp0_iter5_reg <= icmp_ln1019_1_reg_1519_pp0_iter4_reg;
        icmp_ln1019_1_reg_1519_pp0_iter6_reg <= icmp_ln1019_1_reg_1519_pp0_iter5_reg;
        icmp_ln1019_1_reg_1519_pp0_iter7_reg <= icmp_ln1019_1_reg_1519_pp0_iter6_reg;
        icmp_ln1019_1_reg_1519_pp0_iter8_reg <= icmp_ln1019_1_reg_1519_pp0_iter7_reg;
        icmp_ln1019_1_reg_1519_pp0_iter9_reg <= icmp_ln1019_1_reg_1519_pp0_iter8_reg;
        icmp_ln1019_2_reg_1598 <= icmp_ln1019_2_fu_573_p2;
        icmp_ln1019_2_reg_1598_pp0_iter10_reg <= icmp_ln1019_2_reg_1598;
        icmp_ln1019_2_reg_1598_pp0_iter11_reg <= icmp_ln1019_2_reg_1598_pp0_iter10_reg;
        icmp_ln1019_2_reg_1598_pp0_iter12_reg <= icmp_ln1019_2_reg_1598_pp0_iter11_reg;
        icmp_ln1019_2_reg_1598_pp0_iter13_reg <= icmp_ln1019_2_reg_1598_pp0_iter12_reg;
        icmp_ln1019_2_reg_1598_pp0_iter14_reg <= icmp_ln1019_2_reg_1598_pp0_iter13_reg;
        icmp_ln1019_2_reg_1598_pp0_iter15_reg <= icmp_ln1019_2_reg_1598_pp0_iter14_reg;
        icmp_ln1019_2_reg_1598_pp0_iter16_reg <= icmp_ln1019_2_reg_1598_pp0_iter15_reg;
        icmp_ln1019_2_reg_1598_pp0_iter17_reg <= icmp_ln1019_2_reg_1598_pp0_iter16_reg;
        icmp_ln1019_2_reg_1598_pp0_iter18_reg <= icmp_ln1019_2_reg_1598_pp0_iter17_reg;
        icmp_ln1019_2_reg_1598_pp0_iter19_reg <= icmp_ln1019_2_reg_1598_pp0_iter18_reg;
        icmp_ln1019_2_reg_1598_pp0_iter20_reg <= icmp_ln1019_2_reg_1598_pp0_iter19_reg;
        icmp_ln1019_2_reg_1598_pp0_iter21_reg <= icmp_ln1019_2_reg_1598_pp0_iter20_reg;
        icmp_ln1019_2_reg_1598_pp0_iter22_reg <= icmp_ln1019_2_reg_1598_pp0_iter21_reg;
        icmp_ln1019_2_reg_1598_pp0_iter23_reg <= icmp_ln1019_2_reg_1598_pp0_iter22_reg;
        icmp_ln1019_2_reg_1598_pp0_iter24_reg <= icmp_ln1019_2_reg_1598_pp0_iter23_reg;
        icmp_ln1019_2_reg_1598_pp0_iter25_reg <= icmp_ln1019_2_reg_1598_pp0_iter24_reg;
        icmp_ln1019_2_reg_1598_pp0_iter26_reg <= icmp_ln1019_2_reg_1598_pp0_iter25_reg;
        icmp_ln1019_2_reg_1598_pp0_iter27_reg <= icmp_ln1019_2_reg_1598_pp0_iter26_reg;
        icmp_ln1019_2_reg_1598_pp0_iter28_reg <= icmp_ln1019_2_reg_1598_pp0_iter27_reg;
        icmp_ln1019_2_reg_1598_pp0_iter29_reg <= icmp_ln1019_2_reg_1598_pp0_iter28_reg;
        icmp_ln1019_2_reg_1598_pp0_iter30_reg <= icmp_ln1019_2_reg_1598_pp0_iter29_reg;
        icmp_ln1019_2_reg_1598_pp0_iter31_reg <= icmp_ln1019_2_reg_1598_pp0_iter30_reg;
        icmp_ln1019_reg_1592 <= icmp_ln1019_fu_568_p2;
        icmp_ln1019_reg_1592_pp0_iter10_reg <= icmp_ln1019_reg_1592;
        icmp_ln1019_reg_1592_pp0_iter11_reg <= icmp_ln1019_reg_1592_pp0_iter10_reg;
        icmp_ln1019_reg_1592_pp0_iter12_reg <= icmp_ln1019_reg_1592_pp0_iter11_reg;
        icmp_ln1019_reg_1592_pp0_iter13_reg <= icmp_ln1019_reg_1592_pp0_iter12_reg;
        icmp_ln1019_reg_1592_pp0_iter14_reg <= icmp_ln1019_reg_1592_pp0_iter13_reg;
        icmp_ln1019_reg_1592_pp0_iter15_reg <= icmp_ln1019_reg_1592_pp0_iter14_reg;
        icmp_ln1019_reg_1592_pp0_iter16_reg <= icmp_ln1019_reg_1592_pp0_iter15_reg;
        icmp_ln1019_reg_1592_pp0_iter17_reg <= icmp_ln1019_reg_1592_pp0_iter16_reg;
        icmp_ln1019_reg_1592_pp0_iter18_reg <= icmp_ln1019_reg_1592_pp0_iter17_reg;
        icmp_ln1019_reg_1592_pp0_iter19_reg <= icmp_ln1019_reg_1592_pp0_iter18_reg;
        icmp_ln1019_reg_1592_pp0_iter20_reg <= icmp_ln1019_reg_1592_pp0_iter19_reg;
        icmp_ln1019_reg_1592_pp0_iter21_reg <= icmp_ln1019_reg_1592_pp0_iter20_reg;
        icmp_ln1019_reg_1592_pp0_iter22_reg <= icmp_ln1019_reg_1592_pp0_iter21_reg;
        icmp_ln1019_reg_1592_pp0_iter23_reg <= icmp_ln1019_reg_1592_pp0_iter22_reg;
        icmp_ln1019_reg_1592_pp0_iter24_reg <= icmp_ln1019_reg_1592_pp0_iter23_reg;
        icmp_ln1019_reg_1592_pp0_iter25_reg <= icmp_ln1019_reg_1592_pp0_iter24_reg;
        icmp_ln1019_reg_1592_pp0_iter26_reg <= icmp_ln1019_reg_1592_pp0_iter25_reg;
        icmp_ln1019_reg_1592_pp0_iter27_reg <= icmp_ln1019_reg_1592_pp0_iter26_reg;
        icmp_ln1019_reg_1592_pp0_iter28_reg <= icmp_ln1019_reg_1592_pp0_iter27_reg;
        icmp_ln1019_reg_1592_pp0_iter29_reg <= icmp_ln1019_reg_1592_pp0_iter28_reg;
        icmp_ln1019_reg_1592_pp0_iter30_reg <= icmp_ln1019_reg_1592_pp0_iter29_reg;
        icmp_ln1019_reg_1592_pp0_iter31_reg <= icmp_ln1019_reg_1592_pp0_iter30_reg;
        icmp_ln1653_reg_1853 <= icmp_ln1653_fu_1108_p2;
        icmp_ln1653_reg_1853_pp0_iter30_reg <= icmp_ln1653_reg_1853;
        icmp_ln453_1_reg_1882 <= icmp_ln453_1_fu_1183_p2;
        icmp_ln453_2_reg_1894 <= icmp_ln453_2_fu_1195_p2;
        icmp_ln453_reg_1863 <= icmp_ln453_fu_1163_p2;
        icmp_ln453_reg_1863_pp0_iter31_reg <= icmp_ln453_reg_1863;
        isNeg_reg_1586 <= Ex_V_3_fu_554_p2[32'd10];
        k_V_1_reg_1567 <= k_V_1_fu_527_p3;
        k_V_1_reg_1567_pp0_iter10_reg <= k_V_1_reg_1567;
        k_V_1_reg_1567_pp0_iter11_reg <= k_V_1_reg_1567_pp0_iter10_reg;
        k_V_1_reg_1567_pp0_iter12_reg <= k_V_1_reg_1567_pp0_iter11_reg;
        k_V_1_reg_1567_pp0_iter13_reg <= k_V_1_reg_1567_pp0_iter12_reg;
        k_V_reg_1551_pp0_iter8_reg <= k_V_reg_1551;
        or_ln453_reg_1915 <= or_ln453_fu_1275_p2;
        or_ln462_reg_1920 <= or_ln462_fu_1318_p2;
        p_Result_103_reg_1484_pp0_iter10_reg <= p_Result_103_reg_1484_pp0_iter9_reg;
        p_Result_103_reg_1484_pp0_iter11_reg <= p_Result_103_reg_1484_pp0_iter10_reg;
        p_Result_103_reg_1484_pp0_iter12_reg <= p_Result_103_reg_1484_pp0_iter11_reg;
        p_Result_103_reg_1484_pp0_iter13_reg <= p_Result_103_reg_1484_pp0_iter12_reg;
        p_Result_103_reg_1484_pp0_iter14_reg <= p_Result_103_reg_1484_pp0_iter13_reg;
        p_Result_103_reg_1484_pp0_iter2_reg <= p_Result_103_reg_1484_pp0_iter1_reg;
        p_Result_103_reg_1484_pp0_iter3_reg <= p_Result_103_reg_1484_pp0_iter2_reg;
        p_Result_103_reg_1484_pp0_iter4_reg <= p_Result_103_reg_1484_pp0_iter3_reg;
        p_Result_103_reg_1484_pp0_iter5_reg <= p_Result_103_reg_1484_pp0_iter4_reg;
        p_Result_103_reg_1484_pp0_iter6_reg <= p_Result_103_reg_1484_pp0_iter5_reg;
        p_Result_103_reg_1484_pp0_iter7_reg <= p_Result_103_reg_1484_pp0_iter6_reg;
        p_Result_103_reg_1484_pp0_iter8_reg <= p_Result_103_reg_1484_pp0_iter7_reg;
        p_Result_103_reg_1484_pp0_iter9_reg <= p_Result_103_reg_1484_pp0_iter8_reg;
        p_Result_104_reg_1504_pp0_iter2_reg <= p_Result_104_reg_1504_pp0_iter1_reg;
        result_V_reg_1815 <= {{grp_fu_1018_p2[125:63]}};
        results_exp_V_reg_1925 <= results_exp_V_fu_1354_p3;
        results_sign_V_3_reg_1651 <= results_sign_V_3_fu_801_p2;
        results_sign_V_4_reg_1678 <= results_sign_V_4_fu_831_p3;
        results_sign_V_4_reg_1678_pp0_iter16_reg <= results_sign_V_4_reg_1678;
        results_sign_V_4_reg_1678_pp0_iter17_reg <= results_sign_V_4_reg_1678_pp0_iter16_reg;
        results_sign_V_4_reg_1678_pp0_iter18_reg <= results_sign_V_4_reg_1678_pp0_iter17_reg;
        results_sign_V_4_reg_1678_pp0_iter19_reg <= results_sign_V_4_reg_1678_pp0_iter18_reg;
        results_sign_V_4_reg_1678_pp0_iter20_reg <= results_sign_V_4_reg_1678_pp0_iter19_reg;
        results_sign_V_4_reg_1678_pp0_iter21_reg <= results_sign_V_4_reg_1678_pp0_iter20_reg;
        results_sign_V_4_reg_1678_pp0_iter22_reg <= results_sign_V_4_reg_1678_pp0_iter21_reg;
        results_sign_V_4_reg_1678_pp0_iter23_reg <= results_sign_V_4_reg_1678_pp0_iter22_reg;
        results_sign_V_4_reg_1678_pp0_iter24_reg <= results_sign_V_4_reg_1678_pp0_iter23_reg;
        results_sign_V_4_reg_1678_pp0_iter25_reg <= results_sign_V_4_reg_1678_pp0_iter24_reg;
        results_sign_V_4_reg_1678_pp0_iter26_reg <= results_sign_V_4_reg_1678_pp0_iter25_reg;
        results_sign_V_4_reg_1678_pp0_iter27_reg <= results_sign_V_4_reg_1678_pp0_iter26_reg;
        results_sign_V_4_reg_1678_pp0_iter28_reg <= results_sign_V_4_reg_1678_pp0_iter27_reg;
        results_sign_V_4_reg_1678_pp0_iter29_reg <= results_sign_V_4_reg_1678_pp0_iter28_reg;
        results_sign_V_4_reg_1678_pp0_iter30_reg <= results_sign_V_4_reg_1678_pp0_iter29_reg;
        results_sign_V_4_reg_1678_pp0_iter31_reg <= results_sign_V_4_reg_1678_pp0_iter30_reg;
        ret_V_5_reg_1540 <= grp_fu_408_p2;
        ret_V_7_reg_1780 <= ret_V_7_fu_963_p2;
        ret_V_7_reg_1780_pp0_iter22_reg <= ret_V_7_reg_1780;
        ret_V_reg_1800 <= ret_V_fu_1006_p2;
        rhs_1_reg_1730 <= {{grp_fu_858_p2[107:52]}};
        rhs_2_reg_1735 <= {{grp_fu_870_p2[92:45]}};
        rhs_4_reg_1785 <= {{grp_fu_941_p2[59:31]}};
        shl_ln1454_1_reg_1876 <= shl_ln1454_1_fu_1178_p2;
        shl_ln1454_1_reg_1876_pp0_iter31_reg <= shl_ln1454_1_reg_1876;
        shl_ln1454_2_reg_1904 <= shl_ln1454_2_fu_1239_p2;
        shl_ln1454_reg_1847 <= shl_ln1454_fu_1103_p2;
        shl_ln1454_reg_1847_pp0_iter30_reg <= shl_ln1454_reg_1847;
        shl_ln1454_reg_1847_pp0_iter31_reg <= shl_ln1454_reg_1847_pp0_iter30_reg;
        tmp_31_reg_1606 <= {{r_V_16_fu_612_p3[62:56]}};
        tmp_31_reg_1606_pp0_iter11_reg <= tmp_31_reg_1606;
        tmp_31_reg_1606_pp0_iter12_reg <= tmp_31_reg_1606_pp0_iter11_reg;
        tmp_31_reg_1606_pp0_iter13_reg <= tmp_31_reg_1606_pp0_iter12_reg;
        tmp_32_reg_1821 <= {{grp_fu_1018_p2[125:110]}};
        tmp_33_reg_1836 <= {{grp_fu_1018_p2[77:63]}};
        tmp_33_reg_1836_pp0_iter29_reg <= tmp_33_reg_1836;
        tmp_33_reg_1836_pp0_iter30_reg <= tmp_33_reg_1836_pp0_iter29_reg;
        tmp_34_reg_1841 <= tmp_34_fu_1091_p3;
        tmp_34_reg_1841_pp0_iter30_reg <= tmp_34_reg_1841;
        tmp_50_1_reg_1826 <= {{grp_fu_1018_p2[109:94]}};
        tmp_50_1_reg_1826_pp0_iter29_reg <= tmp_50_1_reg_1826;
        tmp_50_2_reg_1831 <= {{grp_fu_1018_p2[93:78]}};
        tmp_50_2_reg_1831_pp0_iter29_reg <= tmp_50_2_reg_1831;
        tmp_51_2_reg_1858 <= tmp_51_2_fu_1155_p3;
        tmp_51_3_reg_1899 <= tmp_51_3_fu_1224_p3;
        trunc_ln1270_1_reg_1750 <= {{grp_fu_846_p2[97:63]}};
        trunc_ln1_reg_1740 <= {{grp_fu_841_p2[97:56]}};
        trunc_ln2_reg_1790 <= {{grp_fu_929_p2[74:38]}};
        zext_ln1271_reg_1621[48 : 0] <= zext_ln1271_fu_643_p1[48 : 0];
        zext_ln1271_reg_1621_pp0_iter12_reg[48 : 0] <= zext_ln1271_reg_1621[48 : 0];
        zext_ln1271_reg_1621_pp0_iter13_reg[48 : 0] <= zext_ln1271_reg_1621_pp0_iter12_reg[48 : 0];
        zext_ln1271_reg_1621_pp0_iter14_reg[48 : 0] <= zext_ln1271_reg_1621_pp0_iter13_reg[48 : 0];
        zext_ln1271_reg_1621_pp0_iter15_reg[48 : 0] <= zext_ln1271_reg_1621_pp0_iter14_reg[48 : 0];
        zext_ln541_reg_1634[7 : 0] <= zext_ln541_fu_700_p1[7 : 0];
        zext_ln541_reg_1634_pp0_iter15_reg[7 : 0] <= zext_ln541_reg_1634[7 : 0];
        zext_ln541_reg_1634_pp0_iter16_reg[7 : 0] <= zext_ln541_reg_1634_pp0_iter15_reg[7 : 0];
        zext_ln541_reg_1634_pp0_iter17_reg[7 : 0] <= zext_ln541_reg_1634_pp0_iter16_reg[7 : 0];
        zext_ln541_reg_1634_pp0_iter18_reg[7 : 0] <= zext_ln541_reg_1634_pp0_iter17_reg[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        closepath_reg_1497 <= closepath_fu_330_p2;
        closepath_reg_1497_pp0_iter1_reg <= closepath_reg_1497;
        din_exp_V_reg_1490 <= {{data_V_fu_304_p1[62:52]}};
        din_exp_V_reg_1490_pp0_iter1_reg <= din_exp_V_reg_1490;
        do_cos_read_reg_1476 <= do_cos;
        do_cos_read_reg_1476_pp0_iter1_reg <= do_cos_read_reg_1476;
        icmp_ln1019_1_reg_1519 <= icmp_ln1019_1_fu_373_p2;
        icmp_ln1019_1_reg_1519_pp0_iter1_reg <= icmp_ln1019_1_reg_1519;
        p_Result_103_reg_1484 <= data_V_fu_304_p1[32'd63];
        p_Result_103_reg_1484_pp0_iter1_reg <= p_Result_103_reg_1484;
        p_Result_104_reg_1504 <= p_Result_104_fu_336_p1;
        p_Result_104_reg_1504_pp0_iter1_reg <= p_Result_104_reg_1504;
        table_256_V_reg_1525 <= ref_4oPi_table_256_V_q0;
        trunc_ln628_reg_1514 <= trunc_ln628_fu_369_p1;
        trunc_ln628_reg_1514_pp0_iter1_reg <= trunc_ln628_reg_1514;
    end
end

always @ (posedge ap_clk) begin
    if (((closepath_reg_1497_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_V_reg_1551 <= {{grp_fu_408_p2[169:167]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0_0to31 = 1'b1;
    end else begin
        ap_idle_pp0_0to31 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to31 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fourth_order_double_sin_cos_K0_V_ce0 = 1'b1;
    end else begin
        fourth_order_double_sin_cos_K0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fourth_order_double_sin_cos_K1_V_ce0 = 1'b1;
    end else begin
        fourth_order_double_sin_cos_K1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fourth_order_double_sin_cos_K2_V_ce0 = 1'b1;
    end else begin
        fourth_order_double_sin_cos_K2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fourth_order_double_sin_cos_K3_V_ce0 = 1'b1;
    end else begin
        fourth_order_double_sin_cos_K3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fourth_order_double_sin_cos_K4_V_ce0 = 1'b1;
    end else begin
        fourth_order_double_sin_cos_K4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ref_4oPi_table_256_V_ce0 = 1'b1;
    end else begin
        ref_4oPi_table_256_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_V_fu_629_p1 = r_V_16_fu_612_p3[55:0];

assign Ex_V_3_fu_554_p2 = (select_ln482_fu_520_p3 - zext_ln841_fu_533_p1);

assign Ex_V_4_fu_1201_p3 = ((cos_basis_reg_1628_pp0_iter30_reg[0:0] == 1'b1) ? 11'd0 : Ex_V_3_reg_1580_pp0_iter30_reg);

assign Ex_V_fu_515_p2 = ($signed(din_exp_V_reg_1490_pp0_iter8_reg) + $signed(11'd1027));

assign Mx_V_2_fu_989_p3 = ((cos_basis_reg_1628_pp0_iter22_reg[0:0] == 1'b1) ? 63'd9223372036854775807 : Mx_V_reg_1573_pp0_iter22_reg);

assign Mx_bits_V_1_fu_451_p2 = (124'd0 - Mx_bits_V_reg_1545);

assign Mx_bits_V_3_fu_456_p3 = ((p_Result_s_fu_445_p2[0:0] == 1'b1) ? Mx_bits_V_1_fu_451_p2 : Mx_bits_V_reg_1545);

assign Mx_zeros_fu_511_p1 = tmp_29_fu_503_p3[6:0];

assign add_ln214_fu_340_p2 = ($signed(din_exp_V_fu_316_p4) + $signed(11'd1101));

assign add_ln451_1_fu_1189_p2 = (tmp_51_2_fu_1155_p3 + add_ln451_fu_1168_p2);

assign add_ln451_2_fu_1244_p2 = (tmp_51_3_fu_1224_p3 + add_ln451_1_reg_1888);

assign add_ln451_fu_1168_p2 = (tmp_51_1_fu_1137_p3 + 32'd16);

assign add_ln461_fu_1294_p2 = ($signed(sext_ln186_fu_1232_p1) + $signed(12'd1023));

assign addr_fu_346_p3 = ((closepath_fu_330_p2[0:0] == 1'b1) ? 11'd74 : add_ln214_fu_340_p2);

assign and_ln300_1_fu_1427_p2 = (icmp_ln1019_reg_1592_pp0_iter31_reg & icmp_ln1019_1_reg_1519_pp0_iter31_reg);

assign and_ln300_fu_817_p2 = (icmp_ln1019_reg_1592_pp0_iter14_reg & icmp_ln1019_1_reg_1519_pp0_iter14_reg);

assign and_ln453_1_fu_1259_p2 = (icmp_ln453_2_reg_1894 & icmp_ln453_1_reg_1882);

assign and_ln453_2_fu_1263_p2 = (icmp_ln453_reg_1863 & and_ln453_1_fu_1259_p2);

assign and_ln453_fu_1254_p2 = (xor_ln453_fu_1249_p2 & icmp_ln453_reg_1863);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = p_Result_110_fu_1464_p4;

assign closepath_fu_330_p2 = ((din_exp_V_fu_316_p4 < 11'd1022) ? 1'b1 : 1'b0);

assign cos_basis_fu_679_p3 = ((do_cos_read_reg_1476_pp0_iter13_reg[0:0] == 1'b1) ? xor_ln271_fu_673_p2 : tmp_30_fu_652_p10);

assign data_V_fu_304_p1 = t_in;

assign din_exp_V_fu_316_p4 = {{data_V_fu_304_p1[62:52]}};

assign din_sig_V_fu_326_p1 = data_V_fu_304_p1[51:0];

assign empty_fu_1323_p1 = newexp_fu_1304_p2[10:0];

assign fourth_order_double_sin_cos_K0_V_address0 = zext_ln541_reg_1634_pp0_iter18_reg;

assign fourth_order_double_sin_cos_K1_V_address0 = zext_ln541_fu_700_p1;

assign fourth_order_double_sin_cos_K2_V_address0 = zext_ln541_fu_700_p1;

assign fourth_order_double_sin_cos_K3_V_address0 = zext_ln541_reg_1634_pp0_iter18_reg;

assign fourth_order_double_sin_cos_K4_V_address0 = zext_ln541_reg_1634_pp0_iter18_reg;

assign grp_fu_1018_p1 = grp_fu_1018_p10;

assign grp_fu_1018_p10 = Mx_V_2_reg_1795;

assign grp_fu_408_p1 = grp_fu_408_p10;

assign grp_fu_408_p10 = p_Result_105_fu_397_p3;

assign grp_fu_646_p0 = zext_ln1271_fu_643_p1;

assign grp_fu_646_p1 = zext_ln1271_fu_643_p1;

assign grp_fu_841_p0 = zext_ln818_fu_838_p1;

assign grp_fu_841_p1 = zext_ln1271_reg_1621_pp0_iter15_reg;

assign grp_fu_846_p0 = zext_ln818_fu_838_p1;

assign grp_fu_846_p1 = zext_ln818_fu_838_p1;

assign grp_fu_858_p0 = grp_fu_858_p00;

assign grp_fu_858_p00 = B_V_reg_1611_pp0_iter15_reg;

assign grp_fu_870_p0 = grp_fu_870_p00;

assign grp_fu_870_p00 = B_squared_V_reg_1656;

assign grp_fu_929_p0 = grp_fu_929_p00;

assign grp_fu_929_p00 = trunc_ln1_reg_1740;

assign grp_fu_929_p1 = grp_fu_929_p10;

assign grp_fu_929_p10 = fourth_order_double_sin_cos_K3_V_load_reg_1745;

assign grp_fu_941_p0 = grp_fu_941_p00;

assign grp_fu_941_p00 = trunc_ln1270_1_reg_1750;

assign grp_fu_941_p1 = grp_fu_941_p10;

assign grp_fu_941_p10 = fourth_order_double_sin_cos_K4_V_load_reg_1755;

assign icmp_ln1019_1_fu_373_p2 = ((din_sig_V_fu_326_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln1019_2_fu_573_p2 = ((din_exp_V_reg_1490_pp0_iter8_reg == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln1019_fu_568_p2 = ((din_exp_V_reg_1490_pp0_iter8_reg == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln1653_fu_1108_p2 = ((result_V_reg_1815 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln453_1_fu_1183_p2 = ((tmp_51_1_fu_1137_p3 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln453_2_fu_1195_p2 = ((tmp_51_2_fu_1155_p3 == 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln453_fu_1163_p2 = ((tmp_34_reg_1841 == 32'd16) ? 1'b1 : 1'b0);

assign k_V_1_fu_527_p3 = ((closepath_reg_1497_pp0_iter8_reg[0:0] == 1'b1) ? 3'd0 : k_V_reg_1551_pp0_iter8_reg);

assign newexp_fu_1304_p2 = ($signed(sext_ln461_fu_1300_p1) - $signed(select_ln453_2_fu_1286_p3));

assign or_ln300_fu_1445_p2 = (icmp_ln1019_2_reg_1598_pp0_iter31_reg | and_ln300_reg_1672_pp0_iter31_reg);

assign or_ln311_fu_1341_p2 = (or_ln462_fu_1318_p2 | icmp_ln1019_2_reg_1598_pp0_iter30_reg);

assign or_ln453_fu_1275_p2 = (and_ln453_fu_1254_p2 | and_ln453_2_fu_1263_p2);

assign or_ln462_fu_1318_p2 = (tmp_46_fu_1310_p3 | icmp_ln1653_reg_1853_pp0_iter30_reg);

assign p_Result_104_fu_336_p1 = data_V_fu_304_p1[51:0];

assign p_Result_105_fu_397_p3 = {{1'd1}, {p_Result_104_reg_1504_pp0_iter2_reg}};

assign p_Result_106_fu_473_p3 = {{tmp_s_fu_463_p4}, {1'd1}};

assign p_Result_107_fu_491_p3 = {{1'd1}, {p_Result_5_fu_481_p4}};

assign p_Result_108_fu_693_p3 = {{sin_basis_fu_686_p3}, {tmp_31_reg_1606_pp0_iter13_reg}};

assign p_Result_109_fu_706_p3 = {{p_Result_103_reg_1484_pp0_iter13_reg}, {k_V_1_reg_1567_pp0_iter13_reg}};

assign p_Result_110_fu_1464_p4 = {{{results_sign_V_4_reg_1678_pp0_iter31_reg}, {results_exp_V_reg_1925}}, {results_sig_V_fu_1456_p3}};

assign p_Result_186_1_fu_1113_p3 = {{tmp_50_1_reg_1826_pp0_iter29_reg}, {16'd32768}};

assign p_Result_186_2_fu_1120_p3 = {{tmp_50_2_reg_1831_pp0_iter29_reg}, {16'd32768}};

assign p_Result_1_fu_1207_p3 = {{tmp_33_reg_1836_pp0_iter30_reg}, {17'd65536}};

integer ap_tvar_int_0;

always @ (p_Result_186_1_fu_1113_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            p_Result_206_1_fu_1127_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_206_1_fu_1127_p4[ap_tvar_int_0] = p_Result_186_1_fu_1113_p3[31 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (p_Result_186_2_fu_1120_p3) begin
    for (ap_tvar_int_1 = 32 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 31 - 0) begin
            p_Result_206_2_fu_1145_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            p_Result_206_2_fu_1145_p4[ap_tvar_int_1] = p_Result_186_2_fu_1120_p3[31 - ap_tvar_int_1];
        end
    end
end

integer ap_tvar_int_2;

always @ (p_Result_1_fu_1207_p3) begin
    for (ap_tvar_int_2 = 32 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 31 - 0) begin
            p_Result_206_3_fu_1214_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            p_Result_206_3_fu_1214_p4[ap_tvar_int_2] = p_Result_1_fu_1207_p3[31 - ap_tvar_int_2];
        end
    end
end

integer ap_tvar_int_3;

always @ (p_Result_s_101_fu_1074_p3) begin
    for (ap_tvar_int_3 = 32 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 31 - 0) begin
            p_Result_2_fu_1081_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            p_Result_2_fu_1081_p4[ap_tvar_int_3] = p_Result_s_101_fu_1074_p3[31 - ap_tvar_int_3];
        end
    end
end

integer ap_tvar_int_4;

always @ (p_Result_106_fu_473_p3) begin
    for (ap_tvar_int_4 = 62 - 1; ap_tvar_int_4 >= 0; ap_tvar_int_4 = ap_tvar_int_4 - 1) begin
        if (ap_tvar_int_4 > 61 - 0) begin
            p_Result_5_fu_481_p4[ap_tvar_int_4] = 1'b0;
        end else begin
            p_Result_5_fu_481_p4[ap_tvar_int_4] = p_Result_106_fu_473_p3[61 - ap_tvar_int_4];
        end
    end
end

assign p_Result_s_101_fu_1074_p3 = {{tmp_32_reg_1821}, {16'd32768}};

assign p_Result_s_fu_445_p2 = (xor_ln1027_fu_440_p2 & tmp_44_fu_433_p3);

assign r_V_15_fu_382_p2 = table_256_V_reg_1525 << zext_ln930_fu_379_p1;

assign r_V_16_fu_612_p3 = ((isNeg_reg_1586[0:0] == 1'b1) ? r_V_fu_602_p2 : r_V_2_fu_607_p2);

assign r_V_2_fu_607_p2 = Mx_V_reg_1573 << zext_ln1488_fu_598_p1;

assign r_V_fu_602_p2 = Mx_V_reg_1573 >> zext_ln1488_fu_598_p1;

assign r_fu_539_p2 = Mx_bits_V_3_reg_1556 << zext_ln1454_fu_536_p1;

assign ref_4oPi_table_256_V_address0 = zext_ln668_fu_364_p1;

assign results_exp_V_1_fu_1346_p3 = ((or_ln311_fu_1341_p2[0:0] == 1'b1) ? select_ln311_fu_1334_p3 : empty_fu_1323_p1);

assign results_exp_V_fu_1354_p3 = ((and_ln300_reg_1672_pp0_iter30_reg[0:0] == 1'b1) ? select_ln288_fu_1327_p3 : results_exp_V_1_fu_1346_p3);

assign results_sig_V_fu_1456_p3 = ((or_ln300_fu_1445_p2[0:0] == 1'b1) ? select_ln300_3_fu_1437_p3 : select_ln300_fu_1449_p3);

assign results_sign_V_2_fu_826_p2 = (xor_ln307_fu_821_p2 & p_Result_103_reg_1484_pp0_iter14_reg);

assign results_sign_V_3_fu_801_p2 = (xor_ln311_fu_796_p2 & results_sign_V_fu_788_p3);

assign results_sign_V_4_fu_831_p3 = ((and_ln300_fu_817_p2[0:0] == 1'b1) ? results_sign_V_2_fu_826_p2 : results_sign_V_3_reg_1651);

assign results_sign_V_fu_788_p3 = ((cos_basis_fu_679_p3[0:0] == 1'b1) ? tmp_39_fu_712_p18 : tmp_40_fu_750_p18);

assign ret_V_6_fu_954_p2 = ($signed(sext_ln813_fu_947_p1) + $signed(sext_ln813_1_fu_951_p1));

assign ret_V_7_fu_963_p2 = ($signed(ret_V_6_fu_954_p2) + $signed(sext_ln1347_fu_960_p1));

assign ret_V_8_fu_998_p2 = (ret_V_7_reg_1780_pp0_iter22_reg + zext_ln1347_fu_995_p1);

assign ret_V_fu_1006_p2 = (ret_V_8_fu_998_p2 + zext_ln1347_1_fu_1003_p1);

assign select_ln288_fu_1327_p3 = ((do_cos_read_reg_1476_pp0_iter30_reg[0:0] == 1'b1) ? 11'd1023 : 11'd0);

assign select_ln300_3_fu_1437_p3 = ((xor_ln300_fu_1431_p2[0:0] == 1'b1) ? 52'd4503599627370495 : 52'd0);

assign select_ln300_fu_1449_p3 = ((or_ln462_reg_1920[0:0] == 1'b1) ? 52'd0 : select_ln453_5_fu_1420_p3);

assign select_ln311_fu_1334_p3 = ((icmp_ln1019_2_reg_1598_pp0_iter30_reg[0:0] == 1'b1) ? 11'd2047 : 11'd0);

assign select_ln453_1_fu_1281_p3 = ((icmp_ln453_reg_1863[0:0] == 1'b1) ? add_ln451_1_reg_1888 : tmp_34_reg_1841_pp0_iter30_reg);

assign select_ln453_2_fu_1286_p3 = ((or_ln453_fu_1275_p2[0:0] == 1'b1) ? select_ln453_fu_1268_p3 : select_ln453_1_fu_1281_p3);

assign select_ln453_3_fu_1388_p3 = ((and_ln453_2_reg_1910[0:0] == 1'b1) ? tmp_35_fu_1369_p4 : tmp_36_fu_1379_p4);

assign select_ln453_4_fu_1413_p3 = ((icmp_ln453_reg_1863_pp0_iter31_reg[0:0] == 1'b1) ? tmp_37_fu_1395_p4 : tmp_38_fu_1404_p4);

assign select_ln453_5_fu_1420_p3 = ((or_ln453_reg_1915[0:0] == 1'b1) ? select_ln453_3_fu_1388_p3 : select_ln453_4_fu_1413_p3);

assign select_ln453_fu_1268_p3 = ((and_ln453_2_fu_1263_p2[0:0] == 1'b1) ? add_ln451_2_fu_1244_p2 : add_ln451_reg_1871);

assign select_ln482_fu_520_p3 = ((closepath_reg_1497_pp0_iter8_reg[0:0] == 1'b1) ? Ex_V_fu_515_p2 : 11'd0);

assign sext_ln1204_fu_499_p1 = $signed(p_Result_107_fu_491_p3);

assign sext_ln1347_fu_960_p1 = $signed(rhs_2_reg_1735);

assign sext_ln1488_fu_594_p1 = $signed(ush_fu_587_p3);

assign sext_ln1535_fu_578_p1 = Ex_V_3_reg_1580;

assign sext_ln186_fu_1232_p1 = $signed(Ex_V_4_fu_1201_p3);

assign sext_ln461_fu_1300_p1 = $signed(add_ln461_fu_1294_p2);

assign sext_ln813_1_fu_951_p1 = $signed(rhs_1_reg_1730);

assign sext_ln813_fu_947_p1 = $signed(t1_V_fu_916_p3);

assign shl_ln1454_1_fu_1178_p2 = shl_ln1454_reg_1847 << zext_ln1488_2_fu_1174_p1;

assign shl_ln1454_2_fu_1239_p2 = shl_ln1454_1_reg_1876 << zext_ln1488_3_fu_1236_p1;

assign shl_ln1454_3_fu_1364_p2 = shl_ln1454_2_reg_1904 << zext_ln1488_4_fu_1361_p1;

assign shl_ln1454_fu_1103_p2 = result_V_reg_1815 << zext_ln1488_1_fu_1099_p1;

assign sin_basis_fu_686_p3 = ((do_cos_read_reg_1476_pp0_iter13_reg[0:0] == 1'b1) ? tmp_30_fu_652_p10 : xor_ln271_fu_673_p2);

assign sub_ln1512_fu_581_p2 = ($signed(12'd0) - $signed(sext_ln1535_fu_578_p1));

assign t1_V_fu_916_p3 = {{fourth_order_double_sin_cos_K0_V_load_reg_1725}, {4'd0}};


always @ (sext_ln1204_fu_499_p1) begin
    if (sext_ln1204_fu_499_p1[0] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd0;
    end else if (sext_ln1204_fu_499_p1[1] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd1;
    end else if (sext_ln1204_fu_499_p1[2] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd2;
    end else if (sext_ln1204_fu_499_p1[3] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd3;
    end else if (sext_ln1204_fu_499_p1[4] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd4;
    end else if (sext_ln1204_fu_499_p1[5] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd5;
    end else if (sext_ln1204_fu_499_p1[6] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd6;
    end else if (sext_ln1204_fu_499_p1[7] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd7;
    end else if (sext_ln1204_fu_499_p1[8] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd8;
    end else if (sext_ln1204_fu_499_p1[9] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd9;
    end else if (sext_ln1204_fu_499_p1[10] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd10;
    end else if (sext_ln1204_fu_499_p1[11] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd11;
    end else if (sext_ln1204_fu_499_p1[12] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd12;
    end else if (sext_ln1204_fu_499_p1[13] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd13;
    end else if (sext_ln1204_fu_499_p1[14] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd14;
    end else if (sext_ln1204_fu_499_p1[15] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd15;
    end else if (sext_ln1204_fu_499_p1[16] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd16;
    end else if (sext_ln1204_fu_499_p1[17] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd17;
    end else if (sext_ln1204_fu_499_p1[18] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd18;
    end else if (sext_ln1204_fu_499_p1[19] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd19;
    end else if (sext_ln1204_fu_499_p1[20] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd20;
    end else if (sext_ln1204_fu_499_p1[21] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd21;
    end else if (sext_ln1204_fu_499_p1[22] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd22;
    end else if (sext_ln1204_fu_499_p1[23] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd23;
    end else if (sext_ln1204_fu_499_p1[24] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd24;
    end else if (sext_ln1204_fu_499_p1[25] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd25;
    end else if (sext_ln1204_fu_499_p1[26] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd26;
    end else if (sext_ln1204_fu_499_p1[27] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd27;
    end else if (sext_ln1204_fu_499_p1[28] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd28;
    end else if (sext_ln1204_fu_499_p1[29] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd29;
    end else if (sext_ln1204_fu_499_p1[30] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd30;
    end else if (sext_ln1204_fu_499_p1[31] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd31;
    end else if (sext_ln1204_fu_499_p1[32] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd32;
    end else if (sext_ln1204_fu_499_p1[33] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd33;
    end else if (sext_ln1204_fu_499_p1[34] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd34;
    end else if (sext_ln1204_fu_499_p1[35] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd35;
    end else if (sext_ln1204_fu_499_p1[36] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd36;
    end else if (sext_ln1204_fu_499_p1[37] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd37;
    end else if (sext_ln1204_fu_499_p1[38] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd38;
    end else if (sext_ln1204_fu_499_p1[39] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd39;
    end else if (sext_ln1204_fu_499_p1[40] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd40;
    end else if (sext_ln1204_fu_499_p1[41] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd41;
    end else if (sext_ln1204_fu_499_p1[42] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd42;
    end else if (sext_ln1204_fu_499_p1[43] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd43;
    end else if (sext_ln1204_fu_499_p1[44] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd44;
    end else if (sext_ln1204_fu_499_p1[45] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd45;
    end else if (sext_ln1204_fu_499_p1[46] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd46;
    end else if (sext_ln1204_fu_499_p1[47] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd47;
    end else if (sext_ln1204_fu_499_p1[48] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd48;
    end else if (sext_ln1204_fu_499_p1[49] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd49;
    end else if (sext_ln1204_fu_499_p1[50] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd50;
    end else if (sext_ln1204_fu_499_p1[51] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd51;
    end else if (sext_ln1204_fu_499_p1[52] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd52;
    end else if (sext_ln1204_fu_499_p1[53] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd53;
    end else if (sext_ln1204_fu_499_p1[54] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd54;
    end else if (sext_ln1204_fu_499_p1[55] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd55;
    end else if (sext_ln1204_fu_499_p1[56] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd56;
    end else if (sext_ln1204_fu_499_p1[57] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd57;
    end else if (sext_ln1204_fu_499_p1[58] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd58;
    end else if (sext_ln1204_fu_499_p1[59] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd59;
    end else if (sext_ln1204_fu_499_p1[60] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd60;
    end else if (sext_ln1204_fu_499_p1[61] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd61;
    end else if (sext_ln1204_fu_499_p1[62] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd62;
    end else if (sext_ln1204_fu_499_p1[63] == 1'b1) begin
        tmp_29_fu_503_p3 = 64'd63;
    end else begin
        tmp_29_fu_503_p3 = 64'd64;
    end
end


always @ (p_Result_2_fu_1081_p4) begin
    if (p_Result_2_fu_1081_p4[0] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd0;
    end else if (p_Result_2_fu_1081_p4[1] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd1;
    end else if (p_Result_2_fu_1081_p4[2] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd2;
    end else if (p_Result_2_fu_1081_p4[3] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd3;
    end else if (p_Result_2_fu_1081_p4[4] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd4;
    end else if (p_Result_2_fu_1081_p4[5] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd5;
    end else if (p_Result_2_fu_1081_p4[6] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd6;
    end else if (p_Result_2_fu_1081_p4[7] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd7;
    end else if (p_Result_2_fu_1081_p4[8] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd8;
    end else if (p_Result_2_fu_1081_p4[9] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd9;
    end else if (p_Result_2_fu_1081_p4[10] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd10;
    end else if (p_Result_2_fu_1081_p4[11] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd11;
    end else if (p_Result_2_fu_1081_p4[12] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd12;
    end else if (p_Result_2_fu_1081_p4[13] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd13;
    end else if (p_Result_2_fu_1081_p4[14] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd14;
    end else if (p_Result_2_fu_1081_p4[15] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd15;
    end else if (p_Result_2_fu_1081_p4[16] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd16;
    end else if (p_Result_2_fu_1081_p4[17] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd17;
    end else if (p_Result_2_fu_1081_p4[18] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd18;
    end else if (p_Result_2_fu_1081_p4[19] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd19;
    end else if (p_Result_2_fu_1081_p4[20] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd20;
    end else if (p_Result_2_fu_1081_p4[21] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd21;
    end else if (p_Result_2_fu_1081_p4[22] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd22;
    end else if (p_Result_2_fu_1081_p4[23] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd23;
    end else if (p_Result_2_fu_1081_p4[24] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd24;
    end else if (p_Result_2_fu_1081_p4[25] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd25;
    end else if (p_Result_2_fu_1081_p4[26] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd26;
    end else if (p_Result_2_fu_1081_p4[27] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd27;
    end else if (p_Result_2_fu_1081_p4[28] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd28;
    end else if (p_Result_2_fu_1081_p4[29] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd29;
    end else if (p_Result_2_fu_1081_p4[30] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd30;
    end else if (p_Result_2_fu_1081_p4[31] == 1'b1) begin
        tmp_34_fu_1091_p3 = 32'd31;
    end else begin
        tmp_34_fu_1091_p3 = 32'd32;
    end
end

assign tmp_35_fu_1369_p4 = {{shl_ln1454_3_fu_1364_p2[61:10]}};

assign tmp_36_fu_1379_p4 = {{shl_ln1454_1_reg_1876_pp0_iter31_reg[61:10]}};

assign tmp_37_fu_1395_p4 = {{shl_ln1454_2_reg_1904[61:10]}};

assign tmp_38_fu_1404_p4 = {{shl_ln1454_reg_1847_pp0_iter31_reg[61:10]}};

assign tmp_44_fu_433_p3 = ret_V_5_reg_1540[32'd167];

assign tmp_46_fu_1310_p3 = newexp_fu_1304_p2[32'd31];


always @ (p_Result_206_1_fu_1127_p4) begin
    if (p_Result_206_1_fu_1127_p4[0] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd0;
    end else if (p_Result_206_1_fu_1127_p4[1] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd1;
    end else if (p_Result_206_1_fu_1127_p4[2] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd2;
    end else if (p_Result_206_1_fu_1127_p4[3] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd3;
    end else if (p_Result_206_1_fu_1127_p4[4] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd4;
    end else if (p_Result_206_1_fu_1127_p4[5] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd5;
    end else if (p_Result_206_1_fu_1127_p4[6] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd6;
    end else if (p_Result_206_1_fu_1127_p4[7] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd7;
    end else if (p_Result_206_1_fu_1127_p4[8] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd8;
    end else if (p_Result_206_1_fu_1127_p4[9] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd9;
    end else if (p_Result_206_1_fu_1127_p4[10] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd10;
    end else if (p_Result_206_1_fu_1127_p4[11] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd11;
    end else if (p_Result_206_1_fu_1127_p4[12] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd12;
    end else if (p_Result_206_1_fu_1127_p4[13] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd13;
    end else if (p_Result_206_1_fu_1127_p4[14] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd14;
    end else if (p_Result_206_1_fu_1127_p4[15] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd15;
    end else if (p_Result_206_1_fu_1127_p4[16] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd16;
    end else if (p_Result_206_1_fu_1127_p4[17] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd17;
    end else if (p_Result_206_1_fu_1127_p4[18] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd18;
    end else if (p_Result_206_1_fu_1127_p4[19] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd19;
    end else if (p_Result_206_1_fu_1127_p4[20] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd20;
    end else if (p_Result_206_1_fu_1127_p4[21] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd21;
    end else if (p_Result_206_1_fu_1127_p4[22] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd22;
    end else if (p_Result_206_1_fu_1127_p4[23] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd23;
    end else if (p_Result_206_1_fu_1127_p4[24] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd24;
    end else if (p_Result_206_1_fu_1127_p4[25] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd25;
    end else if (p_Result_206_1_fu_1127_p4[26] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd26;
    end else if (p_Result_206_1_fu_1127_p4[27] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd27;
    end else if (p_Result_206_1_fu_1127_p4[28] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd28;
    end else if (p_Result_206_1_fu_1127_p4[29] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd29;
    end else if (p_Result_206_1_fu_1127_p4[30] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd30;
    end else if (p_Result_206_1_fu_1127_p4[31] == 1'b1) begin
        tmp_51_1_fu_1137_p3 = 32'd31;
    end else begin
        tmp_51_1_fu_1137_p3 = 32'd32;
    end
end


always @ (p_Result_206_2_fu_1145_p4) begin
    if (p_Result_206_2_fu_1145_p4[0] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd0;
    end else if (p_Result_206_2_fu_1145_p4[1] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd1;
    end else if (p_Result_206_2_fu_1145_p4[2] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd2;
    end else if (p_Result_206_2_fu_1145_p4[3] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd3;
    end else if (p_Result_206_2_fu_1145_p4[4] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd4;
    end else if (p_Result_206_2_fu_1145_p4[5] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd5;
    end else if (p_Result_206_2_fu_1145_p4[6] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd6;
    end else if (p_Result_206_2_fu_1145_p4[7] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd7;
    end else if (p_Result_206_2_fu_1145_p4[8] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd8;
    end else if (p_Result_206_2_fu_1145_p4[9] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd9;
    end else if (p_Result_206_2_fu_1145_p4[10] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd10;
    end else if (p_Result_206_2_fu_1145_p4[11] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd11;
    end else if (p_Result_206_2_fu_1145_p4[12] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd12;
    end else if (p_Result_206_2_fu_1145_p4[13] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd13;
    end else if (p_Result_206_2_fu_1145_p4[14] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd14;
    end else if (p_Result_206_2_fu_1145_p4[15] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd15;
    end else if (p_Result_206_2_fu_1145_p4[16] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd16;
    end else if (p_Result_206_2_fu_1145_p4[17] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd17;
    end else if (p_Result_206_2_fu_1145_p4[18] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd18;
    end else if (p_Result_206_2_fu_1145_p4[19] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd19;
    end else if (p_Result_206_2_fu_1145_p4[20] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd20;
    end else if (p_Result_206_2_fu_1145_p4[21] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd21;
    end else if (p_Result_206_2_fu_1145_p4[22] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd22;
    end else if (p_Result_206_2_fu_1145_p4[23] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd23;
    end else if (p_Result_206_2_fu_1145_p4[24] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd24;
    end else if (p_Result_206_2_fu_1145_p4[25] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd25;
    end else if (p_Result_206_2_fu_1145_p4[26] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd26;
    end else if (p_Result_206_2_fu_1145_p4[27] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd27;
    end else if (p_Result_206_2_fu_1145_p4[28] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd28;
    end else if (p_Result_206_2_fu_1145_p4[29] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd29;
    end else if (p_Result_206_2_fu_1145_p4[30] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd30;
    end else if (p_Result_206_2_fu_1145_p4[31] == 1'b1) begin
        tmp_51_2_fu_1155_p3 = 32'd31;
    end else begin
        tmp_51_2_fu_1155_p3 = 32'd32;
    end
end


always @ (p_Result_206_3_fu_1214_p4) begin
    if (p_Result_206_3_fu_1214_p4[0] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd0;
    end else if (p_Result_206_3_fu_1214_p4[1] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd1;
    end else if (p_Result_206_3_fu_1214_p4[2] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd2;
    end else if (p_Result_206_3_fu_1214_p4[3] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd3;
    end else if (p_Result_206_3_fu_1214_p4[4] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd4;
    end else if (p_Result_206_3_fu_1214_p4[5] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd5;
    end else if (p_Result_206_3_fu_1214_p4[6] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd6;
    end else if (p_Result_206_3_fu_1214_p4[7] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd7;
    end else if (p_Result_206_3_fu_1214_p4[8] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd8;
    end else if (p_Result_206_3_fu_1214_p4[9] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd9;
    end else if (p_Result_206_3_fu_1214_p4[10] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd10;
    end else if (p_Result_206_3_fu_1214_p4[11] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd11;
    end else if (p_Result_206_3_fu_1214_p4[12] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd12;
    end else if (p_Result_206_3_fu_1214_p4[13] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd13;
    end else if (p_Result_206_3_fu_1214_p4[14] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd14;
    end else if (p_Result_206_3_fu_1214_p4[15] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd15;
    end else if (p_Result_206_3_fu_1214_p4[16] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd16;
    end else if (p_Result_206_3_fu_1214_p4[17] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd17;
    end else if (p_Result_206_3_fu_1214_p4[18] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd18;
    end else if (p_Result_206_3_fu_1214_p4[19] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd19;
    end else if (p_Result_206_3_fu_1214_p4[20] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd20;
    end else if (p_Result_206_3_fu_1214_p4[21] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd21;
    end else if (p_Result_206_3_fu_1214_p4[22] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd22;
    end else if (p_Result_206_3_fu_1214_p4[23] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd23;
    end else if (p_Result_206_3_fu_1214_p4[24] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd24;
    end else if (p_Result_206_3_fu_1214_p4[25] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd25;
    end else if (p_Result_206_3_fu_1214_p4[26] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd26;
    end else if (p_Result_206_3_fu_1214_p4[27] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd27;
    end else if (p_Result_206_3_fu_1214_p4[28] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd28;
    end else if (p_Result_206_3_fu_1214_p4[29] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd29;
    end else if (p_Result_206_3_fu_1214_p4[30] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd30;
    end else if (p_Result_206_3_fu_1214_p4[31] == 1'b1) begin
        tmp_51_3_fu_1224_p3 = 32'd31;
    end else begin
        tmp_51_3_fu_1224_p3 = 32'd32;
    end
end

assign tmp_fu_354_p4 = {{addr_fu_346_p3[10:7]}};

assign tmp_s_fu_463_p4 = {{Mx_bits_V_3_fu_456_p3[123:63]}};

assign trunc_ln628_fu_369_p1 = addr_fu_346_p3[6:0];

assign ush_fu_587_p3 = ((isNeg_reg_1586[0:0] == 1'b1) ? sub_ln1512_fu_581_p2 : sext_ln1535_fu_578_p1);

assign xor_ln1027_fu_440_p2 = (closepath_reg_1497_pp0_iter7_reg ^ 1'd1);

assign xor_ln271_fu_673_p2 = (tmp_30_fu_652_p10 ^ 1'd1);

assign xor_ln300_fu_1431_p2 = (1'd1 ^ and_ln300_1_fu_1427_p2);

assign xor_ln307_fu_821_p2 = (do_cos_read_reg_1476_pp0_iter14_reg ^ 1'd1);

assign xor_ln311_fu_796_p2 = (icmp_ln1019_2_reg_1598_pp0_iter13_reg ^ 1'd1);

assign xor_ln453_fu_1249_p2 = (icmp_ln453_1_reg_1882 ^ 1'd1);

assign zext_ln1271_fu_643_p1 = B_trunc_reg_1616;

assign zext_ln1347_1_fu_1003_p1 = rhs_4_reg_1785;

assign zext_ln1347_fu_995_p1 = trunc_ln2_reg_1790;

assign zext_ln1454_fu_536_p1 = Mx_zeros_reg_1561;

assign zext_ln1488_1_fu_1099_p1 = tmp_34_fu_1091_p3;

assign zext_ln1488_2_fu_1174_p1 = tmp_51_1_fu_1137_p3;

assign zext_ln1488_3_fu_1236_p1 = tmp_51_2_reg_1858;

assign zext_ln1488_4_fu_1361_p1 = tmp_51_3_reg_1899;

assign zext_ln1488_fu_598_p1 = $unsigned(sext_ln1488_fu_594_p1);

assign zext_ln541_fu_700_p1 = p_Result_108_fu_693_p3;

assign zext_ln668_fu_364_p1 = tmp_fu_354_p4;

assign zext_ln818_fu_838_p1 = B_squared_V_reg_1656;

assign zext_ln841_fu_533_p1 = Mx_zeros_reg_1561;

assign zext_ln930_fu_379_p1 = trunc_ln628_reg_1514_pp0_iter1_reg;

always @ (posedge ap_clk) begin
    zext_ln1271_reg_1621[97:49] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln1271_reg_1621_pp0_iter12_reg[97:49] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln1271_reg_1621_pp0_iter13_reg[97:49] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln1271_reg_1621_pp0_iter14_reg[97:49] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln1271_reg_1621_pp0_iter15_reg[97:49] <= 49'b0000000000000000000000000000000000000000000000000;
    zext_ln541_reg_1634[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_1634_pp0_iter15_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_1634_pp0_iter16_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_1634_pp0_iter17_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln541_reg_1634_pp0_iter18_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //clusterOp2_sin_or_cos_double_s
