// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module NN_conv2_Pipeline_F21 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        filter_2D_99,
        filter_2D_98,
        filter_2D_97,
        filter_2D_96,
        filter_2D_95,
        filter_2D_94,
        filter_2D_93,
        filter_2D_92,
        filter_2D_91,
        filter_2D_90,
        filter_2D_89,
        filter_2D_88,
        filter_2D_87,
        filter_2D_86,
        filter_2D_85,
        filter_2D_84,
        filter_2D_83,
        filter_2D_82,
        filter_2D_81,
        filter_2D_80,
        filter_2D_79,
        filter_2D_78,
        filter_2D_77,
        filter_2D_76,
        filter_2D_75,
        phi_mul317,
        filter_local_load_3,
        filter_local_5_load_2,
        filter_local_10_load_1,
        filter_local_15_load_1,
        filter_local_20_load_1,
        filter_local_1_address0,
        filter_local_1_ce0,
        filter_local_1_q0,
        filter_local_6_address0,
        filter_local_6_ce0,
        filter_local_6_q0,
        filter_local_11_address0,
        filter_local_11_ce0,
        filter_local_11_q0,
        filter_local_16_address0,
        filter_local_16_ce0,
        filter_local_16_q0,
        filter_local_21_address0,
        filter_local_21_ce0,
        filter_local_21_q0,
        filter_local_2_address0,
        filter_local_2_ce0,
        filter_local_2_q0,
        filter_local_7_address0,
        filter_local_7_ce0,
        filter_local_7_q0,
        filter_local_12_address0,
        filter_local_12_ce0,
        filter_local_12_q0,
        filter_local_17_address0,
        filter_local_17_ce0,
        filter_local_17_q0,
        filter_local_22_address0,
        filter_local_22_ce0,
        filter_local_22_q0,
        filter_local_3_address0,
        filter_local_3_ce0,
        filter_local_3_q0,
        filter_local_8_address0,
        filter_local_8_ce0,
        filter_local_8_q0,
        filter_local_13_address0,
        filter_local_13_ce0,
        filter_local_13_q0,
        filter_local_18_address0,
        filter_local_18_ce0,
        filter_local_18_q0,
        filter_local_23_address0,
        filter_local_23_ce0,
        filter_local_23_q0,
        filter_local_4_address0,
        filter_local_4_ce0,
        filter_local_4_q0,
        filter_local_9_address0,
        filter_local_9_ce0,
        filter_local_9_q0,
        filter_local_14_address0,
        filter_local_14_ce0,
        filter_local_14_q0,
        filter_local_19_address0,
        filter_local_19_ce0,
        filter_local_19_q0,
        filter_local_24_address0,
        filter_local_24_ce0,
        filter_local_24_q0,
        filter_2D_179_out,
        filter_2D_179_out_ap_vld,
        filter_2D_178_out,
        filter_2D_178_out_ap_vld,
        filter_2D_177_out,
        filter_2D_177_out_ap_vld,
        filter_2D_176_out,
        filter_2D_176_out_ap_vld,
        filter_2D_175_out,
        filter_2D_175_out_ap_vld,
        filter_2D_174_out,
        filter_2D_174_out_ap_vld,
        filter_2D_173_out,
        filter_2D_173_out_ap_vld,
        filter_2D_172_out,
        filter_2D_172_out_ap_vld,
        filter_2D_171_out,
        filter_2D_171_out_ap_vld,
        filter_2D_170_out,
        filter_2D_170_out_ap_vld,
        filter_2D_169_out,
        filter_2D_169_out_ap_vld,
        filter_2D_168_out,
        filter_2D_168_out_ap_vld,
        filter_2D_167_out,
        filter_2D_167_out_ap_vld,
        filter_2D_166_out,
        filter_2D_166_out_ap_vld,
        filter_2D_165_out,
        filter_2D_165_out_ap_vld,
        filter_2D_164_out,
        filter_2D_164_out_ap_vld,
        filter_2D_163_out,
        filter_2D_163_out_ap_vld,
        filter_2D_162_out,
        filter_2D_162_out_ap_vld,
        filter_2D_161_out,
        filter_2D_161_out_ap_vld,
        filter_2D_160_out,
        filter_2D_160_out_ap_vld,
        filter_2D_159_out,
        filter_2D_159_out_ap_vld,
        filter_2D_158_out,
        filter_2D_158_out_ap_vld,
        filter_2D_157_out,
        filter_2D_157_out_ap_vld,
        filter_2D_156_out,
        filter_2D_156_out_ap_vld,
        filter_2D_155_out,
        filter_2D_155_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] filter_2D_99;
input  [31:0] filter_2D_98;
input  [31:0] filter_2D_97;
input  [31:0] filter_2D_96;
input  [31:0] filter_2D_95;
input  [31:0] filter_2D_94;
input  [31:0] filter_2D_93;
input  [31:0] filter_2D_92;
input  [31:0] filter_2D_91;
input  [31:0] filter_2D_90;
input  [31:0] filter_2D_89;
input  [31:0] filter_2D_88;
input  [31:0] filter_2D_87;
input  [31:0] filter_2D_86;
input  [31:0] filter_2D_85;
input  [31:0] filter_2D_84;
input  [31:0] filter_2D_83;
input  [31:0] filter_2D_82;
input  [31:0] filter_2D_81;
input  [31:0] filter_2D_80;
input  [31:0] filter_2D_79;
input  [31:0] filter_2D_78;
input  [31:0] filter_2D_77;
input  [31:0] filter_2D_76;
input  [31:0] filter_2D_75;
input  [10:0] phi_mul317;
input  [31:0] filter_local_load_3;
input  [31:0] filter_local_5_load_2;
input  [31:0] filter_local_10_load_1;
input  [31:0] filter_local_15_load_1;
input  [31:0] filter_local_20_load_1;
output  [5:0] filter_local_1_address0;
output   filter_local_1_ce0;
input  [31:0] filter_local_1_q0;
output  [5:0] filter_local_6_address0;
output   filter_local_6_ce0;
input  [31:0] filter_local_6_q0;
output  [5:0] filter_local_11_address0;
output   filter_local_11_ce0;
input  [31:0] filter_local_11_q0;
output  [5:0] filter_local_16_address0;
output   filter_local_16_ce0;
input  [31:0] filter_local_16_q0;
output  [5:0] filter_local_21_address0;
output   filter_local_21_ce0;
input  [31:0] filter_local_21_q0;
output  [5:0] filter_local_2_address0;
output   filter_local_2_ce0;
input  [31:0] filter_local_2_q0;
output  [5:0] filter_local_7_address0;
output   filter_local_7_ce0;
input  [31:0] filter_local_7_q0;
output  [5:0] filter_local_12_address0;
output   filter_local_12_ce0;
input  [31:0] filter_local_12_q0;
output  [5:0] filter_local_17_address0;
output   filter_local_17_ce0;
input  [31:0] filter_local_17_q0;
output  [5:0] filter_local_22_address0;
output   filter_local_22_ce0;
input  [31:0] filter_local_22_q0;
output  [5:0] filter_local_3_address0;
output   filter_local_3_ce0;
input  [31:0] filter_local_3_q0;
output  [5:0] filter_local_8_address0;
output   filter_local_8_ce0;
input  [31:0] filter_local_8_q0;
output  [5:0] filter_local_13_address0;
output   filter_local_13_ce0;
input  [31:0] filter_local_13_q0;
output  [5:0] filter_local_18_address0;
output   filter_local_18_ce0;
input  [31:0] filter_local_18_q0;
output  [5:0] filter_local_23_address0;
output   filter_local_23_ce0;
input  [31:0] filter_local_23_q0;
output  [5:0] filter_local_4_address0;
output   filter_local_4_ce0;
input  [31:0] filter_local_4_q0;
output  [5:0] filter_local_9_address0;
output   filter_local_9_ce0;
input  [31:0] filter_local_9_q0;
output  [5:0] filter_local_14_address0;
output   filter_local_14_ce0;
input  [31:0] filter_local_14_q0;
output  [5:0] filter_local_19_address0;
output   filter_local_19_ce0;
input  [31:0] filter_local_19_q0;
output  [5:0] filter_local_24_address0;
output   filter_local_24_ce0;
input  [31:0] filter_local_24_q0;
output  [31:0] filter_2D_179_out;
output   filter_2D_179_out_ap_vld;
output  [31:0] filter_2D_178_out;
output   filter_2D_178_out_ap_vld;
output  [31:0] filter_2D_177_out;
output   filter_2D_177_out_ap_vld;
output  [31:0] filter_2D_176_out;
output   filter_2D_176_out_ap_vld;
output  [31:0] filter_2D_175_out;
output   filter_2D_175_out_ap_vld;
output  [31:0] filter_2D_174_out;
output   filter_2D_174_out_ap_vld;
output  [31:0] filter_2D_173_out;
output   filter_2D_173_out_ap_vld;
output  [31:0] filter_2D_172_out;
output   filter_2D_172_out_ap_vld;
output  [31:0] filter_2D_171_out;
output   filter_2D_171_out_ap_vld;
output  [31:0] filter_2D_170_out;
output   filter_2D_170_out_ap_vld;
output  [31:0] filter_2D_169_out;
output   filter_2D_169_out_ap_vld;
output  [31:0] filter_2D_168_out;
output   filter_2D_168_out_ap_vld;
output  [31:0] filter_2D_167_out;
output   filter_2D_167_out_ap_vld;
output  [31:0] filter_2D_166_out;
output   filter_2D_166_out_ap_vld;
output  [31:0] filter_2D_165_out;
output   filter_2D_165_out_ap_vld;
output  [31:0] filter_2D_164_out;
output   filter_2D_164_out_ap_vld;
output  [31:0] filter_2D_163_out;
output   filter_2D_163_out_ap_vld;
output  [31:0] filter_2D_162_out;
output   filter_2D_162_out_ap_vld;
output  [31:0] filter_2D_161_out;
output   filter_2D_161_out_ap_vld;
output  [31:0] filter_2D_160_out;
output   filter_2D_160_out_ap_vld;
output  [31:0] filter_2D_159_out;
output   filter_2D_159_out_ap_vld;
output  [31:0] filter_2D_158_out;
output   filter_2D_158_out_ap_vld;
output  [31:0] filter_2D_157_out;
output   filter_2D_157_out_ap_vld;
output  [31:0] filter_2D_156_out;
output   filter_2D_156_out_ap_vld;
output  [31:0] filter_2D_155_out;
output   filter_2D_155_out_ap_vld;

reg ap_idle;
reg filter_2D_179_out_ap_vld;
reg filter_2D_178_out_ap_vld;
reg filter_2D_177_out_ap_vld;
reg filter_2D_176_out_ap_vld;
reg filter_2D_175_out_ap_vld;
reg filter_2D_174_out_ap_vld;
reg filter_2D_173_out_ap_vld;
reg filter_2D_172_out_ap_vld;
reg filter_2D_171_out_ap_vld;
reg filter_2D_170_out_ap_vld;
reg filter_2D_169_out_ap_vld;
reg filter_2D_168_out_ap_vld;
reg filter_2D_167_out_ap_vld;
reg filter_2D_166_out_ap_vld;
reg filter_2D_165_out_ap_vld;
reg filter_2D_164_out_ap_vld;
reg filter_2D_163_out_ap_vld;
reg filter_2D_162_out_ap_vld;
reg filter_2D_161_out_ap_vld;
reg filter_2D_160_out_ap_vld;
reg filter_2D_159_out_ap_vld;
reg filter_2D_158_out_ap_vld;
reg filter_2D_157_out_ap_vld;
reg filter_2D_156_out_ap_vld;
reg filter_2D_155_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln186_fu_1072_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] ii_3_load_fu_1069_p1;
reg   [2:0] ii_3_reg_1804;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln189_fu_1170_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln189_1_fu_1205_p1;
wire   [63:0] zext_ln189_2_fu_1240_p1;
wire   [63:0] zext_ln189_3_fu_1275_p1;
reg   [2:0] ii_fu_214;
wire   [2:0] add_ln186_fu_1078_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_ii_3;
reg   [31:0] filter_2D_fu_218;
wire   [31:0] filter_2D_29_fu_1116_p13;
reg   [31:0] filter_2D_1_fu_222;
wire   [31:0] filter_2D_25_fu_1314_p13;
reg   [31:0] filter_2D_2_fu_226;
wire   [31:0] filter_2D_26_fu_1341_p13;
reg   [31:0] filter_2D_3_fu_230;
wire   [31:0] filter_2D_27_fu_1368_p13;
reg   [31:0] filter_2D_4_fu_234;
wire   [31:0] filter_2D_28_fu_1395_p13;
reg   [31:0] filter_2D_5_fu_238;
reg   [31:0] filter_2D_6_fu_242;
reg   [31:0] filter_2D_7_fu_246;
reg   [31:0] filter_2D_8_fu_250;
reg   [31:0] filter_2D_9_fu_254;
reg   [31:0] filter_2D_10_fu_258;
reg   [31:0] filter_2D_11_fu_262;
reg   [31:0] filter_2D_12_fu_266;
reg   [31:0] filter_2D_13_fu_270;
reg   [31:0] filter_2D_14_fu_274;
reg   [31:0] filter_2D_15_fu_278;
reg   [31:0] filter_2D_16_fu_282;
reg   [31:0] filter_2D_17_fu_286;
reg   [31:0] filter_2D_18_fu_290;
reg   [31:0] filter_2D_19_fu_294;
reg   [31:0] filter_2D_20_fu_298;
reg   [31:0] filter_2D_21_fu_302;
reg   [31:0] filter_2D_22_fu_306;
reg   [31:0] filter_2D_23_fu_310;
reg   [31:0] filter_2D_24_fu_314;
wire    ap_block_pp0_stage0_01001;
reg    filter_local_1_ce0_local;
reg    filter_local_6_ce0_local;
reg    filter_local_11_ce0_local;
reg    filter_local_16_ce0_local;
reg    filter_local_21_ce0_local;
reg    filter_local_2_ce0_local;
reg    filter_local_7_ce0_local;
reg    filter_local_12_ce0_local;
reg    filter_local_17_ce0_local;
reg    filter_local_22_ce0_local;
reg    filter_local_3_ce0_local;
reg    filter_local_8_ce0_local;
reg    filter_local_13_ce0_local;
reg    filter_local_18_ce0_local;
reg    filter_local_23_ce0_local;
reg    filter_local_4_ce0_local;
reg    filter_local_9_ce0_local;
reg    filter_local_14_ce0_local;
reg    filter_local_19_ce0_local;
reg    filter_local_24_ce0_local;
wire   [4:0] tmp_fu_1088_p3;
wire   [5:0] p_shl_fu_1096_p1;
wire   [5:0] zext_ln186_fu_1084_p1;
wire   [5:0] empty_fu_1100_p2;
wire   [10:0] p_cast9_fu_1106_p1;
wire   [31:0] filter_2D_29_fu_1116_p11;
wire   [10:0] empty_456_fu_1110_p2;
wire   [10:0] add_ln189_fu_1144_p2;
wire   [10:0] mul_ln189_fu_1154_p0;
wire   [12:0] mul_ln189_fu_1154_p1;
wire   [22:0] mul_ln189_fu_1154_p2;
wire   [6:0] tmp_167_fu_1160_p4;
wire   [10:0] add_ln189_1_fu_1179_p2;
wire   [10:0] mul_ln189_1_fu_1189_p0;
wire   [12:0] mul_ln189_1_fu_1189_p1;
wire   [22:0] mul_ln189_1_fu_1189_p2;
wire   [6:0] tmp_168_fu_1195_p4;
wire   [10:0] add_ln189_2_fu_1214_p2;
wire   [10:0] mul_ln189_2_fu_1224_p0;
wire   [12:0] mul_ln189_2_fu_1224_p1;
wire   [22:0] mul_ln189_2_fu_1224_p2;
wire   [6:0] tmp_169_fu_1230_p4;
wire   [10:0] add_ln189_3_fu_1249_p2;
wire   [10:0] mul_ln189_3_fu_1259_p0;
wire   [12:0] mul_ln189_3_fu_1259_p1;
wire   [22:0] mul_ln189_3_fu_1259_p2;
wire   [6:0] tmp_170_fu_1265_p4;
wire   [31:0] filter_2D_25_fu_1314_p11;
wire   [31:0] filter_2D_26_fu_1341_p11;
wire   [31:0] filter_2D_27_fu_1368_p11;
wire   [31:0] filter_2D_28_fu_1395_p11;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [22:0] mul_ln189_1_fu_1189_p00;
wire   [22:0] mul_ln189_2_fu_1224_p00;
wire   [22:0] mul_ln189_3_fu_1259_p00;
wire   [22:0] mul_ln189_fu_1154_p00;
reg    ap_condition_821;
reg    ap_condition_825;
reg    ap_condition_833;
reg    ap_condition_838;
reg    ap_condition_841;
reg    ap_condition_845;
wire   [2:0] filter_2D_29_fu_1116_p1;
wire   [2:0] filter_2D_29_fu_1116_p3;
wire   [2:0] filter_2D_29_fu_1116_p5;
wire   [2:0] filter_2D_29_fu_1116_p7;
wire  signed [2:0] filter_2D_29_fu_1116_p9;
wire   [2:0] filter_2D_25_fu_1314_p1;
wire   [2:0] filter_2D_25_fu_1314_p3;
wire   [2:0] filter_2D_25_fu_1314_p5;
wire   [2:0] filter_2D_25_fu_1314_p7;
wire  signed [2:0] filter_2D_25_fu_1314_p9;
wire   [2:0] filter_2D_26_fu_1341_p1;
wire   [2:0] filter_2D_26_fu_1341_p3;
wire   [2:0] filter_2D_26_fu_1341_p5;
wire   [2:0] filter_2D_26_fu_1341_p7;
wire  signed [2:0] filter_2D_26_fu_1341_p9;
wire   [2:0] filter_2D_27_fu_1368_p1;
wire   [2:0] filter_2D_27_fu_1368_p3;
wire   [2:0] filter_2D_27_fu_1368_p5;
wire   [2:0] filter_2D_27_fu_1368_p7;
wire  signed [2:0] filter_2D_27_fu_1368_p9;
wire   [2:0] filter_2D_28_fu_1395_p1;
wire   [2:0] filter_2D_28_fu_1395_p3;
wire   [2:0] filter_2D_28_fu_1395_p5;
wire   [2:0] filter_2D_28_fu_1395_p7;
wire  signed [2:0] filter_2D_28_fu_1395_p9;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ii_fu_214 = 3'd0;
#0 filter_2D_fu_218 = 32'd0;
#0 filter_2D_1_fu_222 = 32'd0;
#0 filter_2D_2_fu_226 = 32'd0;
#0 filter_2D_3_fu_230 = 32'd0;
#0 filter_2D_4_fu_234 = 32'd0;
#0 filter_2D_5_fu_238 = 32'd0;
#0 filter_2D_6_fu_242 = 32'd0;
#0 filter_2D_7_fu_246 = 32'd0;
#0 filter_2D_8_fu_250 = 32'd0;
#0 filter_2D_9_fu_254 = 32'd0;
#0 filter_2D_10_fu_258 = 32'd0;
#0 filter_2D_11_fu_262 = 32'd0;
#0 filter_2D_12_fu_266 = 32'd0;
#0 filter_2D_13_fu_270 = 32'd0;
#0 filter_2D_14_fu_274 = 32'd0;
#0 filter_2D_15_fu_278 = 32'd0;
#0 filter_2D_16_fu_282 = 32'd0;
#0 filter_2D_17_fu_286 = 32'd0;
#0 filter_2D_18_fu_290 = 32'd0;
#0 filter_2D_19_fu_294 = 32'd0;
#0 filter_2D_20_fu_298 = 32'd0;
#0 filter_2D_21_fu_302 = 32'd0;
#0 filter_2D_22_fu_306 = 32'd0;
#0 filter_2D_23_fu_310 = 32'd0;
#0 filter_2D_24_fu_314 = 32'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) NN_sparsemux_11_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_11_3_32_1_1_U9453(
    .din0(filter_local_load_3),
    .din1(filter_local_5_load_2),
    .din2(filter_local_10_load_1),
    .din3(filter_local_15_load_1),
    .din4(filter_local_20_load_1),
    .def(filter_2D_29_fu_1116_p11),
    .sel(ap_sig_allocacmp_ii_3),
    .dout(filter_2D_29_fu_1116_p13)
);

NN_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U9454(
    .din0(mul_ln189_fu_1154_p0),
    .din1(mul_ln189_fu_1154_p1),
    .dout(mul_ln189_fu_1154_p2)
);

NN_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U9455(
    .din0(mul_ln189_1_fu_1189_p0),
    .din1(mul_ln189_1_fu_1189_p1),
    .dout(mul_ln189_1_fu_1189_p2)
);

NN_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U9456(
    .din0(mul_ln189_2_fu_1224_p0),
    .din1(mul_ln189_2_fu_1224_p1),
    .dout(mul_ln189_2_fu_1224_p2)
);

NN_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U9457(
    .din0(mul_ln189_3_fu_1259_p0),
    .din1(mul_ln189_3_fu_1259_p1),
    .dout(mul_ln189_3_fu_1259_p2)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_11_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_11_3_32_1_1_U9458(
    .din0(filter_local_1_q0),
    .din1(filter_local_6_q0),
    .din2(filter_local_11_q0),
    .din3(filter_local_16_q0),
    .din4(filter_local_21_q0),
    .def(filter_2D_25_fu_1314_p11),
    .sel(ii_3_reg_1804),
    .dout(filter_2D_25_fu_1314_p13)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_11_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_11_3_32_1_1_U9459(
    .din0(filter_local_2_q0),
    .din1(filter_local_7_q0),
    .din2(filter_local_12_q0),
    .din3(filter_local_17_q0),
    .din4(filter_local_22_q0),
    .def(filter_2D_26_fu_1341_p11),
    .sel(ii_3_reg_1804),
    .dout(filter_2D_26_fu_1341_p13)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_11_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_11_3_32_1_1_U9460(
    .din0(filter_local_3_q0),
    .din1(filter_local_8_q0),
    .din2(filter_local_13_q0),
    .din3(filter_local_18_q0),
    .din4(filter_local_23_q0),
    .def(filter_2D_27_fu_1368_p11),
    .sel(ii_3_reg_1804),
    .dout(filter_2D_27_fu_1368_p13)
);

(* dissolve_hierarchy = "yes" *) NN_sparsemux_11_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_11_3_32_1_1_U9461(
    .din0(filter_local_4_q0),
    .din1(filter_local_9_q0),
    .din2(filter_local_14_q0),
    .din3(filter_local_19_q0),
    .din4(filter_local_24_q0),
    .def(filter_2D_28_fu_1395_p11),
    .sel(ii_3_reg_1804),
    .dout(filter_2D_28_fu_1395_p13)
);

NN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_821)) begin
            filter_2D_10_fu_258 <= filter_2D_29_fu_1116_p13;
        end else if ((ap_loop_init == 1'b1)) begin
            filter_2D_10_fu_258 <= filter_2D_85;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_11_fu_262 <= filter_2D_86;
        end else if (((ii_3_reg_1804 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_11_fu_262 <= filter_2D_25_fu_1314_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_12_fu_266 <= filter_2D_87;
        end else if (((ii_3_reg_1804 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_12_fu_266 <= filter_2D_26_fu_1341_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_13_fu_270 <= filter_2D_88;
        end else if (((ii_3_reg_1804 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_13_fu_270 <= filter_2D_27_fu_1368_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_14_fu_274 <= filter_2D_89;
        end else if (((ii_3_reg_1804 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_14_fu_274 <= filter_2D_28_fu_1395_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_825)) begin
            filter_2D_15_fu_278 <= filter_2D_29_fu_1116_p13;
        end else if ((ap_loop_init == 1'b1)) begin
            filter_2D_15_fu_278 <= filter_2D_90;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_16_fu_282 <= filter_2D_91;
        end else if (((ii_3_reg_1804 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_16_fu_282 <= filter_2D_25_fu_1314_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_17_fu_286 <= filter_2D_92;
        end else if (((ii_3_reg_1804 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_17_fu_286 <= filter_2D_26_fu_1341_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_18_fu_290 <= filter_2D_93;
        end else if (((ii_3_reg_1804 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_18_fu_290 <= filter_2D_27_fu_1368_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_19_fu_294 <= filter_2D_94;
        end else if (((ii_3_reg_1804 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_19_fu_294 <= filter_2D_28_fu_1395_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_1_fu_222 <= filter_2D_76;
        end else if (((ii_3_reg_1804 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_1_fu_222 <= filter_2D_25_fu_1314_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_833)) begin
            filter_2D_20_fu_298 <= filter_2D_29_fu_1116_p13;
        end else if ((ap_loop_init == 1'b1)) begin
            filter_2D_20_fu_298 <= filter_2D_95;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_21_fu_302 <= filter_2D_96;
        end else if ((1'b1 == ap_condition_838)) begin
            filter_2D_21_fu_302 <= filter_2D_25_fu_1314_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_22_fu_306 <= filter_2D_97;
        end else if ((1'b1 == ap_condition_838)) begin
            filter_2D_22_fu_306 <= filter_2D_26_fu_1341_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_23_fu_310 <= filter_2D_98;
        end else if ((1'b1 == ap_condition_838)) begin
            filter_2D_23_fu_310 <= filter_2D_27_fu_1368_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_24_fu_314 <= filter_2D_99;
        end else if ((1'b1 == ap_condition_838)) begin
            filter_2D_24_fu_314 <= filter_2D_28_fu_1395_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_2_fu_226 <= filter_2D_77;
        end else if (((ii_3_reg_1804 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_2_fu_226 <= filter_2D_26_fu_1341_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_3_fu_230 <= filter_2D_78;
        end else if (((ii_3_reg_1804 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_3_fu_230 <= filter_2D_27_fu_1368_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_4_fu_234 <= filter_2D_79;
        end else if (((ii_3_reg_1804 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_4_fu_234 <= filter_2D_28_fu_1395_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_841)) begin
            filter_2D_5_fu_238 <= filter_2D_29_fu_1116_p13;
        end else if ((ap_loop_init == 1'b1)) begin
            filter_2D_5_fu_238 <= filter_2D_80;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_6_fu_242 <= filter_2D_81;
        end else if (((ii_3_reg_1804 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_6_fu_242 <= filter_2D_25_fu_1314_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_7_fu_246 <= filter_2D_82;
        end else if (((ii_3_reg_1804 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_7_fu_246 <= filter_2D_26_fu_1341_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_8_fu_250 <= filter_2D_83;
        end else if (((ii_3_reg_1804 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_8_fu_250 <= filter_2D_27_fu_1368_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            filter_2D_9_fu_254 <= filter_2D_84;
        end else if (((ii_3_reg_1804 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            filter_2D_9_fu_254 <= filter_2D_28_fu_1395_p13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_845)) begin
            filter_2D_fu_218 <= filter_2D_29_fu_1116_p13;
        end else if ((ap_loop_init == 1'b1)) begin
            filter_2D_fu_218 <= filter_2D_75;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln186_fu_1072_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            ii_fu_214 <= add_ln186_fu_1078_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ii_fu_214 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ii_3_reg_1804 <= ap_sig_allocacmp_ii_3;
    end
end

always @ (*) begin
    if (((icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_ii_3 = 3'd0;
    end else begin
        ap_sig_allocacmp_ii_3 = ii_fu_214;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_155_out_ap_vld = 1'b1;
    end else begin
        filter_2D_155_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_156_out_ap_vld = 1'b1;
    end else begin
        filter_2D_156_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_157_out_ap_vld = 1'b1;
    end else begin
        filter_2D_157_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_158_out_ap_vld = 1'b1;
    end else begin
        filter_2D_158_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_159_out_ap_vld = 1'b1;
    end else begin
        filter_2D_159_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_160_out_ap_vld = 1'b1;
    end else begin
        filter_2D_160_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_161_out_ap_vld = 1'b1;
    end else begin
        filter_2D_161_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_162_out_ap_vld = 1'b1;
    end else begin
        filter_2D_162_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_163_out_ap_vld = 1'b1;
    end else begin
        filter_2D_163_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_164_out_ap_vld = 1'b1;
    end else begin
        filter_2D_164_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_165_out_ap_vld = 1'b1;
    end else begin
        filter_2D_165_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_166_out_ap_vld = 1'b1;
    end else begin
        filter_2D_166_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_167_out_ap_vld = 1'b1;
    end else begin
        filter_2D_167_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_168_out_ap_vld = 1'b1;
    end else begin
        filter_2D_168_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_169_out_ap_vld = 1'b1;
    end else begin
        filter_2D_169_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_170_out_ap_vld = 1'b1;
    end else begin
        filter_2D_170_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_171_out_ap_vld = 1'b1;
    end else begin
        filter_2D_171_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_172_out_ap_vld = 1'b1;
    end else begin
        filter_2D_172_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_173_out_ap_vld = 1'b1;
    end else begin
        filter_2D_173_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_174_out_ap_vld = 1'b1;
    end else begin
        filter_2D_174_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_175_out_ap_vld = 1'b1;
    end else begin
        filter_2D_175_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_176_out_ap_vld = 1'b1;
    end else begin
        filter_2D_176_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_177_out_ap_vld = 1'b1;
    end else begin
        filter_2D_177_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_178_out_ap_vld = 1'b1;
    end else begin
        filter_2D_178_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln186_fu_1072_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_2D_179_out_ap_vld = 1'b1;
    end else begin
        filter_2D_179_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_11_ce0_local = 1'b1;
    end else begin
        filter_local_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_12_ce0_local = 1'b1;
    end else begin
        filter_local_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_13_ce0_local = 1'b1;
    end else begin
        filter_local_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_14_ce0_local = 1'b1;
    end else begin
        filter_local_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_16_ce0_local = 1'b1;
    end else begin
        filter_local_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_17_ce0_local = 1'b1;
    end else begin
        filter_local_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_18_ce0_local = 1'b1;
    end else begin
        filter_local_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_19_ce0_local = 1'b1;
    end else begin
        filter_local_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_1_ce0_local = 1'b1;
    end else begin
        filter_local_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_21_ce0_local = 1'b1;
    end else begin
        filter_local_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_22_ce0_local = 1'b1;
    end else begin
        filter_local_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_23_ce0_local = 1'b1;
    end else begin
        filter_local_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_24_ce0_local = 1'b1;
    end else begin
        filter_local_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_2_ce0_local = 1'b1;
    end else begin
        filter_local_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_3_ce0_local = 1'b1;
    end else begin
        filter_local_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_4_ce0_local = 1'b1;
    end else begin
        filter_local_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_6_ce0_local = 1'b1;
    end else begin
        filter_local_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_7_ce0_local = 1'b1;
    end else begin
        filter_local_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_8_ce0_local = 1'b1;
    end else begin
        filter_local_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        filter_local_9_ce0_local = 1'b1;
    end else begin
        filter_local_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln186_fu_1078_p2 = (ap_sig_allocacmp_ii_3 + 3'd1);

assign add_ln189_1_fu_1179_p2 = (empty_456_fu_1110_p2 + 11'd2);

assign add_ln189_2_fu_1214_p2 = (empty_456_fu_1110_p2 + 11'd3);

assign add_ln189_3_fu_1249_p2 = (empty_456_fu_1110_p2 + 11'd4);

assign add_ln189_fu_1144_p2 = (empty_456_fu_1110_p2 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_821 = ((icmp_ln186_fu_1072_p2 == 1'd0) & (ii_3_load_fu_1069_p1 == 3'd2) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_825 = ((icmp_ln186_fu_1072_p2 == 1'd0) & (ii_3_load_fu_1069_p1 == 3'd3) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_833 = (~(ii_3_load_fu_1069_p1 == 3'd3) & ~(ii_3_load_fu_1069_p1 == 3'd2) & ~(ii_3_load_fu_1069_p1 == 3'd1) & ~(ii_3_load_fu_1069_p1 == 3'd0) & (icmp_ln186_fu_1072_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_838 = (~(ii_3_reg_1804 == 3'd3) & ~(ii_3_reg_1804 == 3'd2) & ~(ii_3_reg_1804 == 3'd1) & ~(ii_3_reg_1804 == 3'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_841 = ((icmp_ln186_fu_1072_p2 == 1'd0) & (ii_3_load_fu_1069_p1 == 3'd1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_845 = ((icmp_ln186_fu_1072_p2 == 1'd0) & (ii_3_load_fu_1069_p1 == 3'd0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign empty_456_fu_1110_p2 = (p_cast9_fu_1106_p1 + phi_mul317);

assign empty_fu_1100_p2 = (p_shl_fu_1096_p1 + zext_ln186_fu_1084_p1);

assign filter_2D_155_out = filter_2D_fu_218;

assign filter_2D_156_out = filter_2D_1_fu_222;

assign filter_2D_157_out = filter_2D_2_fu_226;

assign filter_2D_158_out = filter_2D_3_fu_230;

assign filter_2D_159_out = filter_2D_4_fu_234;

assign filter_2D_160_out = filter_2D_5_fu_238;

assign filter_2D_161_out = filter_2D_6_fu_242;

assign filter_2D_162_out = filter_2D_7_fu_246;

assign filter_2D_163_out = filter_2D_8_fu_250;

assign filter_2D_164_out = filter_2D_9_fu_254;

assign filter_2D_165_out = filter_2D_10_fu_258;

assign filter_2D_166_out = filter_2D_11_fu_262;

assign filter_2D_167_out = filter_2D_12_fu_266;

assign filter_2D_168_out = filter_2D_13_fu_270;

assign filter_2D_169_out = filter_2D_14_fu_274;

assign filter_2D_170_out = filter_2D_15_fu_278;

assign filter_2D_171_out = filter_2D_16_fu_282;

assign filter_2D_172_out = filter_2D_17_fu_286;

assign filter_2D_173_out = filter_2D_18_fu_290;

assign filter_2D_174_out = filter_2D_19_fu_294;

assign filter_2D_175_out = filter_2D_20_fu_298;

assign filter_2D_176_out = filter_2D_21_fu_302;

assign filter_2D_177_out = filter_2D_22_fu_306;

assign filter_2D_178_out = filter_2D_23_fu_310;

assign filter_2D_179_out = filter_2D_24_fu_314;

assign filter_2D_25_fu_1314_p11 = 'bx;

assign filter_2D_26_fu_1341_p11 = 'bx;

assign filter_2D_27_fu_1368_p11 = 'bx;

assign filter_2D_28_fu_1395_p11 = 'bx;

assign filter_2D_29_fu_1116_p11 = 'bx;

assign filter_local_11_address0 = zext_ln189_fu_1170_p1;

assign filter_local_11_ce0 = filter_local_11_ce0_local;

assign filter_local_12_address0 = zext_ln189_1_fu_1205_p1;

assign filter_local_12_ce0 = filter_local_12_ce0_local;

assign filter_local_13_address0 = zext_ln189_2_fu_1240_p1;

assign filter_local_13_ce0 = filter_local_13_ce0_local;

assign filter_local_14_address0 = zext_ln189_3_fu_1275_p1;

assign filter_local_14_ce0 = filter_local_14_ce0_local;

assign filter_local_16_address0 = zext_ln189_fu_1170_p1;

assign filter_local_16_ce0 = filter_local_16_ce0_local;

assign filter_local_17_address0 = zext_ln189_1_fu_1205_p1;

assign filter_local_17_ce0 = filter_local_17_ce0_local;

assign filter_local_18_address0 = zext_ln189_2_fu_1240_p1;

assign filter_local_18_ce0 = filter_local_18_ce0_local;

assign filter_local_19_address0 = zext_ln189_3_fu_1275_p1;

assign filter_local_19_ce0 = filter_local_19_ce0_local;

assign filter_local_1_address0 = zext_ln189_fu_1170_p1;

assign filter_local_1_ce0 = filter_local_1_ce0_local;

assign filter_local_21_address0 = zext_ln189_fu_1170_p1;

assign filter_local_21_ce0 = filter_local_21_ce0_local;

assign filter_local_22_address0 = zext_ln189_1_fu_1205_p1;

assign filter_local_22_ce0 = filter_local_22_ce0_local;

assign filter_local_23_address0 = zext_ln189_2_fu_1240_p1;

assign filter_local_23_ce0 = filter_local_23_ce0_local;

assign filter_local_24_address0 = zext_ln189_3_fu_1275_p1;

assign filter_local_24_ce0 = filter_local_24_ce0_local;

assign filter_local_2_address0 = zext_ln189_1_fu_1205_p1;

assign filter_local_2_ce0 = filter_local_2_ce0_local;

assign filter_local_3_address0 = zext_ln189_2_fu_1240_p1;

assign filter_local_3_ce0 = filter_local_3_ce0_local;

assign filter_local_4_address0 = zext_ln189_3_fu_1275_p1;

assign filter_local_4_ce0 = filter_local_4_ce0_local;

assign filter_local_6_address0 = zext_ln189_fu_1170_p1;

assign filter_local_6_ce0 = filter_local_6_ce0_local;

assign filter_local_7_address0 = zext_ln189_1_fu_1205_p1;

assign filter_local_7_ce0 = filter_local_7_ce0_local;

assign filter_local_8_address0 = zext_ln189_2_fu_1240_p1;

assign filter_local_8_ce0 = filter_local_8_ce0_local;

assign filter_local_9_address0 = zext_ln189_3_fu_1275_p1;

assign filter_local_9_ce0 = filter_local_9_ce0_local;

assign icmp_ln186_fu_1072_p2 = ((ap_sig_allocacmp_ii_3 == 3'd5) ? 1'b1 : 1'b0);

assign ii_3_load_fu_1069_p1 = ap_sig_allocacmp_ii_3;

assign mul_ln189_1_fu_1189_p0 = mul_ln189_1_fu_1189_p00;

assign mul_ln189_1_fu_1189_p00 = add_ln189_1_fu_1179_p2;

assign mul_ln189_1_fu_1189_p1 = 23'd2622;

assign mul_ln189_2_fu_1224_p0 = mul_ln189_2_fu_1224_p00;

assign mul_ln189_2_fu_1224_p00 = add_ln189_2_fu_1214_p2;

assign mul_ln189_2_fu_1224_p1 = 23'd2622;

assign mul_ln189_3_fu_1259_p0 = mul_ln189_3_fu_1259_p00;

assign mul_ln189_3_fu_1259_p00 = add_ln189_3_fu_1249_p2;

assign mul_ln189_3_fu_1259_p1 = 23'd2622;

assign mul_ln189_fu_1154_p0 = mul_ln189_fu_1154_p00;

assign mul_ln189_fu_1154_p00 = add_ln189_fu_1144_p2;

assign mul_ln189_fu_1154_p1 = 23'd2622;

assign p_cast9_fu_1106_p1 = empty_fu_1100_p2;

assign p_shl_fu_1096_p1 = tmp_fu_1088_p3;

assign tmp_167_fu_1160_p4 = {{mul_ln189_fu_1154_p2[22:16]}};

assign tmp_168_fu_1195_p4 = {{mul_ln189_1_fu_1189_p2[22:16]}};

assign tmp_169_fu_1230_p4 = {{mul_ln189_2_fu_1224_p2[22:16]}};

assign tmp_170_fu_1265_p4 = {{mul_ln189_3_fu_1259_p2[22:16]}};

assign tmp_fu_1088_p3 = {{ap_sig_allocacmp_ii_3}, {2'd0}};

assign zext_ln186_fu_1084_p1 = ap_sig_allocacmp_ii_3;

assign zext_ln189_1_fu_1205_p1 = tmp_168_fu_1195_p4;

assign zext_ln189_2_fu_1240_p1 = tmp_169_fu_1230_p4;

assign zext_ln189_3_fu_1275_p1 = tmp_170_fu_1265_p4;

assign zext_ln189_fu_1170_p1 = tmp_167_fu_1160_p4;

endmodule //NN_conv2_Pipeline_F21
