# PicoRV32 Physical Design using OpenLane (Sky130)

## ğŸ“Œ Project Overview

This project demonstrates the complete RTL-to-GDSII physical design flow of the PicoRV32 RISC-V core using the OpenLane ASIC flow with the Sky130 PDK.

The design was taken from RTL, synthesized, floorplanned, placed, clock-tree synthesized, routed, and taken through full signoff to generate the final GDSII layout.

---

## ğŸ› ï¸ Tools Used

- OpenLane
- OpenROAD
- Magic
- KLayout
- Sky130 PDK

---

## ğŸ”„ Design Flow

The following stages were completed:

1. RTL Synthesis
2. Floorplanning
3. Placement
4. Clock Tree Synthesis (CTS)
5. Routing
6. Signoff (DRC/LVS)
7. GDSII Generation

---

## ğŸ“‚ Project Structure
picorv32-openlane-physical-design/
â”‚
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ picorv32.v
â”‚
â”œâ”€â”€ gds/
â”‚   â”œâ”€â”€ picorv32.gds
â”‚   â”œâ”€â”€ picorv32.lib
â”‚   â”œâ”€â”€ picorv32.lyp
â”‚   â””â”€â”€ picorv32.sdf
â”‚
â”œâ”€â”€ reports/
â”‚   â””â”€â”€ timing_summary.txt   (we will create this cleanly)
â”‚
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ 01_synthesis_floorplan_placement.png
â”‚   â”œâ”€â”€ 02_routing_stage.png
â”‚   â””â”€â”€ 03_final_gds_layout.png
â”‚
â”œâ”€â”€ config.json
â”‚
â””â”€â”€ README.md
---

## ğŸ“Š Results Summary

- Technology Node: Sky130 (130nm)
- Flow: OpenLane RTL-to-GDSII
- Signoff: Completed
- Final GDS generated successfully

---

## ğŸ–¼ï¸ Design Screenshots

### Synthesis, Floorplan & Placement
![Synthesis Floorplan Placement](docs/01_synthesis_floorplan_placement.png)

### Routing Stage
![Routing Stage](docs/routing_stage.png)

### Final GDS Layout
![GDS Layout](docs/gds_layout.png)

---

## ğŸ¯ Conclusion

This project demonstrates hands-on experience with the complete ASIC physical design flow using industry-standard open-source tools.

It includes RTL analysis, timing verification, physical implementation, and final GDSII generation.

---

## ğŸ‘©â€ğŸ’» Author

Rajyalakshmi  
VLSI Physical Design Enthusiast
