

================================================================
== Vitis HLS Report for 'compute_output_buffer_1d_array_array_ap_fixed_17_9_5_3_0_7u_config4_s'
================================================================
* Date:           Wed Feb 11 16:57:54 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.562 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  15.000 ns|  15.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_elem_0_0_0_0_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %in_elem_0_0_0_0_0_val"   --->   Operation 5 'read' 'in_elem_0_0_0_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 6 'load' 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 7 'load' 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 8 'load' 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8 = load i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 9 'load' 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 10 'store' 'store_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 11 'store' 'store_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_7, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 12 'store' 'store_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln167 = store i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_8, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1" [firmware/nnet_utils/nnet_conv_stream.h:167->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 13 'store' 'store_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%store_ln176 = store i12 %in_elem_0_0_0_0_0_val_read, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [firmware/nnet_utils/nnet_conv_stream.h:176->firmware/nnet_utils/nnet_conv_stream.h:347]   --->   Operation 14 'store' 'store_ln176' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i119 %layer4_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 16 'load' 'sX_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.01ns)   --->   "%icmp_ln350 = icmp_eq  i32 %sX_1_load, i32 4" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 17 'icmp' 'icmp_ln350' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 18 'load' 'pX_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %pX_1_load, i32 2, i32 31" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 19 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln350_1 = icmp_sgt  i30 %tmp_1, i30 0" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 20 'icmp' 'icmp_ln350_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.28ns)   --->   "%and_ln350 = and i1 %icmp_ln350, i1 %icmp_ln350_1" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 21 'and' 'and_ln350' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %and_ln350, void %if.end, void %if.then" [firmware/nnet_utils/nnet_conv_stream.h:350]   --->   Operation 22 'br' 'br_ln350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%tmp = call i119 @dense_latency<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<17, 9, 5, 3, 0>, config4_mult>, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 23 'call' 'tmp' <Predicate = (and_ln350)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (1.01ns)   --->   "%add_ln369 = add i32 %pX_1_load, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:369]   --->   Operation 24 'add' 'add_ln369' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.01ns)   --->   "%icmp_ln369 = icmp_eq  i32 %add_ln369, i32 256" [firmware/nnet_utils/nnet_conv_stream.h:369]   --->   Operation 25 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void %if.else, void %if.then4" [firmware/nnet_utils/nnet_conv_stream.h:369]   --->   Operation 26 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln374 = store i32 %add_ln369, i32 %pX_1" [firmware/nnet_utils/nnet_conv_stream.h:374]   --->   Operation 27 'store' 'store_ln374' <Predicate = (!icmp_ln369)> <Delay = 0.42>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln376)   --->   "%select_ln376 = select i1 %icmp_ln350, i32 4294967294, i32 1" [firmware/nnet_utils/nnet_conv_stream.h:376]   --->   Operation 28 'select' 'select_ln376' <Predicate = (!icmp_ln369)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln376 = add i32 %sX_1_load, i32 %select_ln376" [firmware/nnet_utils/nnet_conv_stream.h:376]   --->   Operation 29 'add' 'add_ln376' <Predicate = (!icmp_ln369)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end11"   --->   Operation 30 'br' 'br_ln0' <Predicate = (!icmp_ln369)> <Delay = 0.42>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln371 = store i32 0, i32 %pX_1" [firmware/nnet_utils/nnet_conv_stream.h:371]   --->   Operation 31 'store' 'store_ln371' <Predicate = (icmp_ln369)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%br_ln373 = br void %if.end11" [firmware/nnet_utils/nnet_conv_stream.h:373]   --->   Operation 32 'br' 'br_ln373' <Predicate = (icmp_ln369)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 33 [1/2] (3.56ns)   --->   "%tmp = call i119 @dense_latency<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<17, 9, 5, 3, 0>, config4_mult>, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 33 'call' 'tmp' <Predicate = (and_ln350)> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%res_out = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 34 'extractvalue' 'res_out' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%res_out_1 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 35 'extractvalue' 'res_out_1' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%res_out_2 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 36 'extractvalue' 'res_out_2' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%res_out_3 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 37 'extractvalue' 'res_out_3' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%res_out_4 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 38 'extractvalue' 'res_out_4' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%res_out_5 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 39 'extractvalue' 'res_out_5' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%res_out_6 = extractvalue i119 %tmp" [firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354]   --->   Operation 40 'extractvalue' 'res_out_6' <Predicate = (and_ln350)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln376, void %if.else, i32 0, void %if.then4" [firmware/nnet_utils/nnet_conv_stream.h:376]   --->   Operation 41 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln372 = store i32 %storemerge, i32 %sX_1" [firmware/nnet_utils/nnet_conv_stream.h:372]   --->   Operation 42 'store' 'store_ln372' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.72>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i119 @_ssdm_op_BitConcatenate.i119.i17.i17.i17.i17.i17.i17.i17, i17 %res_out_6, i17 %res_out_5, i17 %res_out_4, i17 %res_out_3, i17 %res_out_2, i17 %res_out_1, i17 %res_out" [firmware/nnet_utils/nnet_conv_stream.h:365]   --->   Operation 43 'bitconcatenate' 'p_0' <Predicate = (and_ln350)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.72ns)   --->   "%write_ln365 = write void @_ssdm_op_Write.ap_fifo.volatile.i119P0A, i119 %layer4_out, i119 %p_0" [firmware/nnet_utils/nnet_conv_stream.h:365]   --->   Operation 44 'write' 'write_ln365' <Predicate = (and_ln350)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 119> <Depth = 336> <FIFO>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln366 = br void %if.end" [firmware/nnet_utils/nnet_conv_stream.h:366]   --->   Operation 45 'br' 'br_ln366' <Predicate = (and_ln350)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln378 = ret" [firmware/nnet_utils/nnet_conv_stream.h:378]   --->   Operation 46 'ret' 'ret_ln378' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 2.459ns
The critical path consists of the following:
	'load' operation 32 bit ('pX_1_load', firmware/nnet_utils/nnet_conv_stream.h:350) on static variable 'pX_1' [23]  (0.000 ns)
	'add' operation 32 bit ('add_ln369', firmware/nnet_utils/nnet_conv_stream.h:369) [41]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln369', firmware/nnet_utils/nnet_conv_stream.h:369) [42]  (1.016 ns)
	'store' operation 0 bit ('store_ln374', firmware/nnet_utils/nnet_conv_stream.h:374) of variable 'add_ln369', firmware/nnet_utils/nnet_conv_stream.h:369 on static variable 'pX_1' [45]  (0.427 ns)

 <State 3>: 3.562ns
The critical path consists of the following:
	'call' operation 119 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:354) to 'dense_latency<ap_fixed<12, 6, 5, 3, 0>, ap_fixed<17, 9, 5, 3, 0>, config4_mult>' [29]  (3.562 ns)

 <State 4>: 1.724ns
The critical path consists of the following:
	fifo write operation ('write_ln365', firmware/nnet_utils/nnet_conv_stream.h:365) on port 'layer4_out' (firmware/nnet_utils/nnet_conv_stream.h:365) [38]  (1.724 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
