Command: vcs -R -full64 -sverilog tb.sv LASER_syn.v +access+r +vcs+fsdbon +define+SDF \
-v tsmc13_neg.v -l sim.log
*** Using c compiler gcc instead of cc ...
                         Chronologic VCS (TM)
         Version S-2021.09_Full64 -- Wed May 17 06:22:45 2023

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'tb.sv'
Parsing design file 'LASER_syn.v'
Parsing library file 'tsmc13_neg.v'
Top Level Modules:
       testfixture
TimeScale is 1 ns / 1 ps

All future errors not reported; use +sdfverbose to report them.

          Total errors: 409
          Total warnings: 0
   ***    SDF annotation completed: Wed May 17 06:22:46 2023


Starting vcs inline pass...
48 modules and 3 UDPs read.
	However, due to incremental compilation, no re-compilation is necessary.
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/usr/cad/synopsys/vcs/2021.09/linux64/lib -L/usr/cad/synopsys/vcs/2021.09/linux64/lib \
-Wl,-rpath-link=./ -Wl,--no-as-needed  /usr/lib64/libnuma.so.1     _13018_archive_1.so \
_prev_archive_1.so _cuarc0.so objs/udps/uYEPC.o objs/udps/U7Vwg.o objs/udps/exIG1.o \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /usr/cad/synopsys/vcs/2021.09/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/usr/cad/synopsys/vcs/2021.09/linux64/lib/vcs_save_restore_new.o /cad/synopsys/verdi/cur//share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
Command: /home//DV/DV2023_ICC/pre_sim/./simv +access+r +define+SDF -a sim.log
Chronologic VCS simulator copyright 1991-2021
Contains Synopsys proprietary information.
Compiler version S-2021.09_Full64; Runtime version S-2021.09_Full64;  May 17 06:22 2023
Doing SDF annotation ...... Done
*Verdi* Loading libsscore_vcs202109.so
FSDB Dumper for VCS, Release Verdi_S-2021.09, Linux x86_64/64bit, 08/29/2021
(C) 1996 - 2021 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'novas.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*******************************
** Simulation Start          **
*******************************
== PATTERN img1.pattern
---- Used Cycle:       8187
---- Get Return: C1(11,10),C2( 4, 9)
---- cover =  30, optimum =  30
== PATTERN img2.pattern
---- Used Cycle:       8187
---- Get Return: C1( 4,11),C2(10, 6)
---- cover =  28, optimum =  28
== PATTERN img3.pattern
---- Used Cycle:      12283
---- Get Return: C1( 5, 9),C2(10, 5)
---- cover =  29, optimum =  29
== PATTERN img4.pattern
---- Used Cycle:      12283
---- Get Return: C1( 4, 8),C2(10, 5)
---- cover =  30, optimum =  30
== PATTERN img5.pattern
---- Used Cycle:      12283
---- Get Return: C1( 8,12),C2( 2,10)
---- cover =  23, optimum =  23
== PATTERN img6.pattern
---- Used Cycle:       8187
---- Get Return: C1(10, 8),C2(13, 2)
---- cover =  30, optimum =  30

*******************************
**   Finish Simulation       **
**   RUN CYCLE =      61665  **
**   Cover total = 170/170   **
*******************************
$finish called from file "tb.sv", line 254.
$finish at simulation time            493316000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 493316000 ps
CPU Time:     10.440 seconds;       Data structure size:   0.7Mb
Wed May 17 06:22:54 2023
CPU time: .437 seconds to compile + .164 seconds to elab + .180 seconds to link + 10.469 seconds in simulation
