set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {Divisor.vho Divisor_vhd.sdo}}
	{{"Fast Model"} {Divisor_fast.vho Divisor_vhd_fast.sdo}}
}
