[{"DBLP title": "A System-Level Cosynthesis Framework for Power Delivery and On-Chip Data Networks in Application-Specific 3-D ICs.", "DBLP authors": ["Nishit Ashok Kapadia", "Sudeep Pasricha"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2399279", "OA papers": [{"PaperId": "https://openalex.org/W1970092806", "PaperTitle": "A System-Level Cosynthesis Framework for Power Delivery and On-Chip Data Networks in Application-Specific 3-D ICs", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Colorado State University": 2.0}, "Authors": ["Nishit Kapadia", "Sudeep Pasricha"]}]}, {"DBLP title": "A Fast-Transient Wide-Voltage-Range Digital-Controlled Buck Converter With Cycle-Controlled DPWM.", "DBLP authors": ["Wei-Cheng Chen", "Chao-Chyun Chen", "Chia-Yu Yao", "Rong-Jyi Yang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2405548", "OA papers": [{"PaperId": "https://openalex.org/W1965030232", "PaperTitle": "A Fast-Transient Wide-Voltage-Range Digital-Controlled Buck Converter With Cycle-Controlled DPWM", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"National Taiwan University of Science and Technology": 2.0, "Yuan Ze University": 1.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Wei-Cheng Chen", "Chao-Chyun Chen", "Chia-Yu Yao", "Rong-Jyi Yang"]}]}, {"DBLP title": "A Thermal Energy Harvesting Power Supply With an Internal Startup Circuit for Pacemakers.", "DBLP authors": ["Mohammadreza Ashraf", "Nasser Masoumi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2391442", "OA papers": [{"PaperId": "https://openalex.org/W1970559096", "PaperTitle": "A Thermal Energy Harvesting Power Supply With an Internal Startup Circuit for Pacemakers", "Year": 2016, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Mohammadreza Ashraf", "Nasser Masoumi"]}]}, {"DBLP title": "Test Pattern Modification for Average IR-Drop Reduction.", "DBLP authors": ["Wei-Sheng Ding", "Hung-Yi Hsieh", "Cheng-Yu Han", "James Chien-Mo Li", "Xiaoqing Wen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2391291", "OA papers": [{"PaperId": "https://openalex.org/W2084381554", "PaperTitle": "Test Pattern Modification for Average IR-Drop Reduction", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 4.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Wei-Sheng Ding", "Hung-Yi Hsieh", "Cheng-Yu Han", "James T. Li", "Xiaoqing Wen"]}]}, {"DBLP title": "Speculative Lookahead for Energy-Efficient Microprocessors.", "DBLP authors": ["Tay-Jyi Lin", "Ting-Yu Shyu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2397954", "OA papers": [{"PaperId": "https://openalex.org/W1977540338", "PaperTitle": "Speculative Lookahead for Energy-Efficient Microprocessors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Chung Cheng University": 2.0}, "Authors": ["Tay-Jyi Lin", "Ting-Yu Shyu"]}]}, {"DBLP title": "Assessing Trends in Performance per Watt for Signal Processing Applications.", "DBLP authors": ["Brian P. Degnan", "Bo Marr", "Jennifer Hasler"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2392942", "OA papers": [{"PaperId": "https://openalex.org/W2080982747", "PaperTitle": "Assessing Trends in Performance per Watt for Signal Processing Applications", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Brian Degnan", "Bo Marr", "Jennifer Hasler"]}]}, {"DBLP title": "A Mixed-Decimation MDF Architecture for Radix-2k Parallel FFT.", "DBLP authors": ["Jian Wang", "Chunlin Xiong", "Kangli Zhang", "Jibo Wei"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2402207", "OA papers": [{"PaperId": "https://openalex.org/W2083416315", "PaperTitle": "A Mixed-Decimation MDF Architecture for Radix-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$2^{k}$ &lt;/tex-math&gt;&lt;/inline-formula&gt; Parallel FFT", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {}, "Authors": ["Jing Wang", "Chunlin Xiong", "Kangli Zhang", "Jibo Wei"]}]}, {"DBLP title": "Evaluation and Tradeoffs for Out-of-Order Execution on Reconfigurable Heterogeneous MPSoC.", "DBLP authors": ["Qi Guo", "Xi Li", "Chao Wang", "Xuehai Zhou"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2389893", "OA papers": [{"PaperId": "https://openalex.org/W2050254748", "PaperTitle": "Evaluation and Tradeoffs for Out-of-Order Execution on Reconfigurable Heterogeneous MPSoC", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Suzhou University of Science and Technology": 2.0, "University of Science and Technology of China": 2.0}, "Authors": ["Qi Guo", "Xi Li", "Chao Wang", "Xuehai Zhou"]}]}, {"DBLP title": "Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation.", "DBLP authors": ["Yinhe Han", "Jianbo Dong", "Kaiheng Weng", "Ying Wang", "Xiaowei Li"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2395415", "OA papers": [{"PaperId": "https://openalex.org/W2075767905", "PaperTitle": "Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Yinhe Han", "Jianbo Dong", "Weng Kaiheng", "Ying Wang", "Xiaowei Li"]}]}, {"DBLP title": "EqualWrites: Reducing Intra-Set Write Variations for Enhancing Lifetime of Non-Volatile Caches.", "DBLP authors": ["Sparsh Mittal", "Jeffrey S. Vetter"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2389113", "OA papers": [{"PaperId": "https://openalex.org/W1963958751", "PaperTitle": "EqualWrites: Reducing Intra-Set Write Variations for Enhancing Lifetime of Non-Volatile Caches", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Oak Ridge National Laboratory": 2.0}, "Authors": ["Sparsh Mittal", "Jeffrey S. Vetter"]}]}, {"DBLP title": "LBA Scrambler: A NAND Flash Aware Data Management Scheme for High-Performance Solid-State Drives.", "DBLP authors": ["Chao Sun", "Ayumi Soga", "Chihiro Matsui", "Asuka Arakawa", "Ken Takeuchi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2396515", "OA papers": [{"PaperId": "https://openalex.org/W2073516847", "PaperTitle": "LBA Scrambler: A NAND Flash Aware Data Management Scheme for High-Performance Solid-State Drives", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Chuo University": 5.0}, "Authors": ["Chao Sun", "Ayumi Soga", "Chihiro Matsui", "Asuka Arakawa", "Ken Takeuchi"]}]}, {"DBLP title": "Reducing Switching Latency and Energy in STT-MRAM Caches With Field-Assisted Writing.", "DBLP authors": ["Ravi Patel", "Xiaochen Guo", "Qing Guo", "Engin Ipek", "Eby G. Friedman"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2401577", "OA papers": [{"PaperId": "https://openalex.org/W2128400933", "PaperTitle": "Reducing Switching Latency and Energy in STT-MRAM Caches With Field-Assisted Writing", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Rochester": 5.0}, "Authors": ["Ravi Mangal Patel", "Xiaochen Guo", "Qing Guo", "Engin Ipek", "Eby G. Friedman"]}]}, {"DBLP title": "High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array.", "DBLP authors": ["Kejie Huang", "Rong Zhao", "Wei He", "Yong Lian"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2389260", "OA papers": [{"PaperId": "https://openalex.org/W2077066011", "PaperTitle": "High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Singapore University of Technology and Design": 2.0, "Data Storage Institute": 0.5, "Agency for Science, Technology and Research": 0.5, "National University of Singapore": 1.0}, "Authors": ["Kejie Huang", "Rong Zhao", "Wei He", "Yong Lian"]}]}, {"DBLP title": "A High-Speed FPGA Implementation of an RSD-Based ECC Processor.", "DBLP authors": ["Hamad Marzouqi", "Mahmoud Al-Qutayri", "Khaled Salah", "Dimitrios Schinianakis", "Thanos Stouraitis"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2391274", "OA papers": [{"PaperId": "https://openalex.org/W2080546540", "PaperTitle": "A High-Speed FPGA Implementation of an RSD-Based ECC Processor", "Year": 2016, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Khalifa University of Science and Technology": 3.0, "University of Patras": 2.0}, "Authors": ["Hamad Marzouqi", "Mahmoud Al-Qutayri", "Khaled Salah", "Dimitrios Schinianakis", "Thanos Stouraitis"]}]}, {"DBLP title": "Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses.", "DBLP authors": ["Mohamed S. Abdelfattah", "Vaughn Betz"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2397005", "OA papers": [{"PaperId": "https://openalex.org/W1997700518", "PaperTitle": "Power Analysis of Embedded NoCs on FPGAs and Comparison With Custom Buses", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Mansour El-Matbouli", "Vaughn Betz"]}]}, {"DBLP title": "An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating.", "DBLP authors": ["Assem A. M. Bsoul", "Steven J. E. Wilton", "Kuen Hung Tsoi", "Wayne Luk"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2393914", "OA papers": [{"PaperId": "https://openalex.org/W1963818365", "PaperTitle": "An FPGA Architecture and CAD Flow Supporting Dynamically Controlled Power Gating", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of British Columbia": 2.0, "Imperial College London": 2.0}, "Authors": ["Assem A. M. Bsoul", "Steven J. E. Wilton", "Kuen Hung Tsoi", "Wayne Luk"]}]}, {"DBLP title": "PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices.", "DBLP authors": ["Shaodi Wang", "Andrew Pan", "Chi On Chui", "Puneet Gupta"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2393852", "OA papers": [{"PaperId": "https://openalex.org/W2072398344", "PaperTitle": "PROCEED: A Pareto Optimization-Based Circuit-Level Evaluator for Emerging Devices", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Shaodi Wang", "Andrew Pan", "Chi On Chui", "Puneet Gupta"]}]}, {"DBLP title": "Alternative Architectures Toward Reliable Memristive Crossbar Memories.", "DBLP authors": ["Ioannis Vourkas", "Dimitrios Stathis", "Georgios Ch. Sirakoulis", "Said Hamdioui"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2388587", "OA papers": [{"PaperId": "https://openalex.org/W2013902630", "PaperTitle": "Alternative Architectures Toward Reliable Memristive Crossbar Memories", "Year": 2016, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Democritus University of Thrace": 3.0, "Delft University of Technology": 1.0}, "Authors": ["Ioannis Vourkas", "Dimitrios Stathis", "Georgios Ch. Sirakoulis", "Said Hamdioui"]}]}, {"DBLP title": "A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits.", "DBLP authors": ["Mohit Kumar Gupta", "Mohd. Hasan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2398117", "OA papers": [{"PaperId": "https://openalex.org/W2083612107", "PaperTitle": "A Low-Power Robust Easily Cascaded PentaMTJ-Based Combinational and Sequential Circuits", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Aligarh Muslim University": 2.0}, "Authors": ["Mohit Gupta", "Mohd. Hasan"]}]}, {"DBLP title": "Using the Gate-Bulk Interaction and a Fundamental Current Injection to Attenuate IM3 and IM2 Currents in RF Transconductors.", "DBLP authors": ["Meysam Asghari", "Mohammad Yavari"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2394244", "OA papers": [{"PaperId": "https://openalex.org/W2093935812", "PaperTitle": "Using the Gate\u2013Bulk Interaction and a Fundamental Current Injection to Attenuate IM3 and IM2 Currents in RF Transconductors", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Amirkabir University of Technology": 2.0}, "Authors": ["Meysam Asghari", "Mohammad Yavari"]}]}, {"DBLP title": "Placement-Based Nonlinearity Reduction Technique for Differential Current-Steering DAC.", "DBLP authors": ["Neelanjana Pal", "Prajit Nandi", "Riju Biswas", "Ashvinkumar G. Katakwar"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2399971", "OA papers": [{"PaperId": "https://openalex.org/W1995543218", "PaperTitle": "Placement-Based Nonlinearity Reduction Technique for Differential Current-Steering DAC", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Sankalp Analog Solutions Division, Sankalp Semiconductor Pvt. Ltd., Kolkata, India": 4.0}, "Authors": ["Neelanjana Pal", "Prajit Nandi", "Riju Biswas", "Ashvinkumar G. Katakwar"]}]}, {"DBLP title": "A 5-/20-MHz BW Reconfigurable Quadrature Bandpass CT \u0394\u03a3 ADC With AntiPole-Splitting Opamp and Digital I/Q Calibration.", "DBLP authors": ["Yang Xu", "Zehong Zhang", "Baoyong Chi", "Nan Qi", "Hualin Cai", "Zhihua Wang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2394365", "OA papers": [{"PaperId": "https://openalex.org/W2013884499", "PaperTitle": "A 5-/20-MHz BW Reconfigurable Quadrature Bandpass CT <inline-formula> <tex-math notation=\"LaTeX\">$\\Delta \\Sigma $ </tex-math></inline-formula> ADC With AntiPole-Splitting Opamp and Digital <inline-formula> <tex-math notation=\"LaTeX\">$I$ </tex-math></inline-formula>/<inline-formula> <tex-math notation=\"LaTeX\">$Q$ </tex-math></inline-formula> Calibration", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Oregon State University": 0.6666666666666666, "Tsinghua University": 2.6666666666666665, "Institute of Microelectronics": 2.6666666666666665}, "Authors": ["Yang Xu", "Zehong Zhang", "Baoyong Chi", "Nan Qi", "Hua-Lin Cai", "Zhihua Wang"]}]}, {"DBLP title": "A Fully Digital Front-End Architecture for ECG Acquisition System With 0.5 V Supply.", "DBLP authors": ["Maryam Zare", "Mohammad Maymandi-Nejad"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2395540", "OA papers": [{"PaperId": "https://openalex.org/W2003730876", "PaperTitle": "A Fully Digital Front-End Architecture for ECG Acquisition System With 0.5 V Supply", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Imam Reza International University": 1.0, "Ferdowsi University of Mashhad": 1.0}, "Authors": ["Maryam Zare", "Mohammad Maymandi-Nejad"]}]}, {"DBLP title": "Code Compression for Embedded Systems Using Separated Dictionaries.", "DBLP authors": ["Wei Jhih Wang", "Chang Hong Lin"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2394364", "OA papers": [{"PaperId": "https://openalex.org/W1989738052", "PaperTitle": "Code Compression for Embedded Systems Using Separated Dictionaries", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Taiwan University of Science and Technology": 2.0}, "Authors": ["Wei-Jhih Wang", "Chang Hong Lin"]}]}, {"DBLP title": "Sequence-Aware Watermark Design for Soft IP Embedded Processors.", "DBLP authors": ["Jedrzej Kufel", "Peter R. Wilson", "Stephen Hill", "Bashir M. Al-Hashimi", "Paul N. Whatmough"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2399457", "OA papers": [{"PaperId": "https://openalex.org/W1984299560", "PaperTitle": "Sequence-Aware Watermark Design for Soft IP Embedded Processors", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"ARM (United Kingdom)": 2.0, "University of Southampton": 2.0, "American Rock Mechanics Association": 1.0}, "Authors": ["Jedrzej Kufel", "Peter W.F. Wilson", "Stephen J. Hill", "Bashir M. Al-Hashimi", "Paul N. Whatmough"]}]}, {"DBLP title": "A Novel Thyristor-Based Silicon Physical Unclonable Function.", "DBLP authors": ["Chuang Bai", "Xuecheng Zou", "Kui Dai"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2398454", "OA papers": [{"PaperId": "https://openalex.org/W2088093559", "PaperTitle": "A Novel Thyristor-Based Silicon Physical Unclonable Function", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Huazhong University of Science and Technology": 2.0, "Harbin Engineering University": 1.0}, "Authors": ["Chuang Bai", "Xuecheng Zou", "Kui Dai"]}]}, {"DBLP title": "Source Code Error Detection in High-Level Synthesis Functional Verification.", "DBLP authors": ["Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2397036", "OA papers": [{"PaperId": "https://openalex.org/W2008448351", "PaperTitle": "Source Code Error Detection in High-Level Synthesis Functional Verification", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Hong Kong Polytechnic University": 1.0}, "Authors": ["Benjamin W. Schafer"]}]}, {"DBLP title": "Efficient Selection of Trace and Scan Signals for Post-Silicon Debug.", "DBLP authors": ["Kamran Rahmani", "Sudhi Proch", "Prabhat Mishra"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2396083", "OA papers": [{"PaperId": "https://openalex.org/W2001140237", "PaperTitle": "Efficient Selection of Trace and Scan Signals for Post-Silicon Debug", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Florida": 3.0}, "Authors": ["Kamran Rahmani", "Sudhi Proch", "Prabhat Mishra"]}]}, {"DBLP title": "Tunable Multiprocess Mapping on Coarse-Grain Reconfigurable Architectures With Dynamic Frequency Control.", "DBLP authors": ["Benjamin Carri\u00f3n Sch\u00e4fer"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2397031", "OA papers": [{"PaperId": "https://openalex.org/W1997033495", "PaperTitle": "Tunable Multiprocess Mapping on Coarse-Grain Reconfigurable Architectures With Dynamic Frequency Control", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hong Kong Polytechnic University": 1.0}, "Authors": ["Benjamin W. Schafer"]}]}, {"DBLP title": "TCAD-Assisted Capacitance Extraction of FinFET SRAM and Logic Arrays.", "DBLP authors": ["Debajit Bhattacharya", "Niraj K. Jha"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2399358", "OA papers": [{"PaperId": "https://openalex.org/W2094484673", "PaperTitle": "TCAD-Assisted Capacitance Extraction of FinFET SRAM and Logic Arrays", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Princeton University": 2.0}, "Authors": ["D. Bhattacharya", "Niraj K. Jha"]}]}, {"DBLP title": "Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems.", "DBLP authors": ["Liang Shi", "Yejia Di", "Mengying Zhao", "Chun Jason Xue", "Kaijie Wu", "Edwin Hsing-Mean Sha"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2393299", "OA papers": [{"PaperId": "https://openalex.org/W2028359318", "PaperTitle": "Exploiting Process Variation for Write Performance Improvement on NAND Flash Memory Storage Systems", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Chongqing University": 4.0, "City University of Hong Kong": 2.0}, "Authors": ["Liang Shi", "Yejia Di", "Mengying Zhao", "Chun Jason Xue", "Kaijie Wu", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Network-on-Chip for Turbo Decoders.", "DBLP authors": ["Qingqing Yang", "Xiaofang Zhou", "Gerald E. Sobelman", "Xinxin Li"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2390264", "OA papers": [{"PaperId": "https://openalex.org/W2076376942", "PaperTitle": "Network-on-Chip for Turbo Decoders", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fudan University": 3.0, "University of Minnesota": 1.0}, "Authors": ["Qingqing Yang", "Xiaofang Zhou", "Gerald E. Sobelman", "Xinxin Li"]}]}, {"DBLP title": "ContextPreRF: Enhancing the Performance and Energy of GPUs With Nonuniform Register Access.", "DBLP authors": ["Michael Moeng", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2397876", "OA papers": [{"PaperId": "https://openalex.org/W2033631673", "PaperTitle": "ContextPreRF: Enhancing the Performance and Energy of GPUs With Nonuniform Register Access", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Michael Moeng", "Haifeng Xu", "Rami Melhem", "Alex K. Jones"]}]}, {"DBLP title": "Transimpedance Limit Exploration and Inductor-Less Bandwidth Extension for Designing Wideband Amplifiers.", "DBLP authors": ["Oscal T.-C. Chen", "Cheng-Ta Chan", "Robin R.-B. Sheen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2394809", "OA papers": [{"PaperId": "https://openalex.org/W2077686372", "PaperTitle": "Transimpedance Limit Exploration and Inductor-Less Bandwidth Extension for Designing Wideband Amplifiers", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Chung Cheng University": 3.0}, "Authors": ["Oscal T.-C. Chen", "Cheng-Ta Chan", "R.R.-B. Sheen"]}]}, {"DBLP title": "A Cellular Network Architecture With Polynomial Weight Functions.", "DBLP authors": ["Jens M\u00fcller", "Jan M\u00fcller", "Robert Braunschweig", "Ronald Tetzlaff"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2397449", "OA papers": [{"PaperId": "https://openalex.org/W2085331651", "PaperTitle": "A Cellular Network Architecture With Polynomial Weight Functions", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TU Dresden": 4.0}, "Authors": ["Jens Muller", "Jan M\u00fcller", "Robert Braunschweig", "Ronald Tetzlaff"]}]}, {"DBLP title": "Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications.", "DBLP authors": ["Robert Giterman", "Adam Teman", "Pascal Andreas Meinerzhagen", "Lior Atias", "Andreas Burg", "Alexander Fish"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2394459", "OA papers": [{"PaperId": "https://openalex.org/W2093163564", "PaperTitle": "Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Bar-Ilan University": 3.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Robert Giterman", "Adam Teman", "Pascal Meinerzhagen", "Lior Atias", "Andreas Burg", "Alexander Fish"]}]}, {"DBLP title": "All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications.", "DBLP authors": ["Chan-Hui Jeong", "Ammar Abdullah", "Young-Jae Min", "In-Chul Hwang", "Soo-Won Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2394486", "OA papers": [{"PaperId": "https://openalex.org/W1999245428", "PaperTitle": "All-Digital Duty-Cycle Corrector With a Wide Duty Correction Range for DRAM Applications", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Department of Nano Semiconductor Engineering, Korea University, Seoul, Korea#TAB#": 2.0, "Samsung (South Korea)": 2.0, "Kangwon National University": 1.0}, "Authors": ["Chan-Hui Jeong", "Ammar Abdullah", "Young-Jae Min", "In-Chul Hwang", "Soo-Won Kim"]}]}, {"DBLP title": "Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic.", "DBLP authors": ["Kostas Tsoumanis", "Sotirios Xydis", "Georgios Zervakis", "Kiamal Z. Pekmestzi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2390974", "OA papers": [{"PaperId": "https://openalex.org/W2082134762", "PaperTitle": "Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Technical University of Athens": 4.0}, "Authors": ["Kostas Tsoumanis", "Sotirios Xydis", "George-John E. Nychas", "Kiamal Pekmestzi"]}]}, {"DBLP title": "A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell.", "DBLP authors": ["C. B. Kushwah", "Santosh Kumar Vishvakarma"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2389891", "OA papers": [{"PaperId": "https://openalex.org/W1974159394", "PaperTitle": "A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell", "Year": 2016, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Indian Institute of Technology Indore": 2.0}, "Authors": ["C. B. Kushwah", "Santosh Kumar Vishvakarma"]}]}, {"DBLP title": "Effectiveness of Low-Voltage Testing to Detect Interconnect Open Defects Under Process Variations.", "DBLP authors": ["Jes\u00fas Moreno", "Michel Renovell", "V\u00edctor H. Champac"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2397934", "OA papers": [{"PaperId": "https://openalex.org/W1988932225", "PaperTitle": "Effectiveness of Low-Voltage Testing to Detect Interconnect Open Defects Under Process Variations", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Institute of Astrophysics, Optics and Electronics": 1.5, "Tecnol\u00f3gico de Monterrey": 0.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5, "University of Montpellier": 0.5}, "Authors": ["Jes\u00fas Mar\u00eda Galiana Moreno", "Michel Renovell", "Victor Champac"]}]}, {"DBLP title": "A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding.", "DBLP authors": ["Vianney Lapotre", "Purushotham Murugappa", "Guy Gogniat", "Amer Baghdadi", "Michael H\u00fcbner", "Jean-Philippe Diguet"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2396941", "OA papers": [{"PaperId": "https://openalex.org/W2086685037", "PaperTitle": "A Dynamically Reconfigurable Multi-ASIP Architecture for Multistandard and Multimode Turbo Decoding", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Southern Brittany": 3.0, "Laboratory of Sciences and Information Technology, Communication and Knowledge, Telecom Bretagne, Plouzan\u00e9, France": 2.0, "Ruhr University Bochum": 1.0}, "Authors": ["Vianney Lapotre", "Purushotham Murugappa", "Guy Gogniat", "Amer Baghdadi", "Michael H\u00fcbner", "Jean-Philippe Diguet"]}]}, {"DBLP title": "Defect Diagnosis via Segment Delay Learning.", "DBLP authors": ["Jaeyong Chung", "Woochul Kang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2392092", "OA papers": [{"PaperId": "https://openalex.org/W2059757657", "PaperTitle": "Defect Diagnosis via Segment Delay Learning", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Incheon National University": 2.0}, "Authors": ["Jaeyong Chung", "Woochul Kang"]}]}, {"DBLP title": "In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers.", "DBLP authors": ["Bibhas Ghoshal", "Kanchan Manna", "Santanu Chattopadhyay", "Indranil Sengupta"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2393714", "OA papers": [{"PaperId": "https://openalex.org/W2040460751", "PaperTitle": "In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0}, "Authors": ["Bibhas Ghoshal", "Kanchan Manna", "Santanu Chattopadhyay", "Indranil Sengupta"]}]}, {"DBLP title": "Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology.", "DBLP authors": ["Tooraj Nikoubin", "Mahdieh Grailoo", "Changzhi Li"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2393717", "OA papers": [{"PaperId": "https://openalex.org/W2078264763", "PaperTitle": "Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Texas Tech University": 2.0, "University of Tehran": 1.0}, "Authors": ["Tooraj Nikoubin", "Bijan Alizadeh", "Changzhi Li"]}]}, {"DBLP title": "Polymorphic Configuration Architecture for CGRAs.", "DBLP authors": ["Syed Mohammad Asad Hassan Jafri", "Muhammad Adeel Tajammul", "Ahmed Hemani", "Kolin Paul", "Juha Plosila", "Peeter Ellervee", "Hannu Tenhunen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2402392", "OA papers": [{"PaperId": "https://openalex.org/W2013261557", "PaperTitle": "Polymorphic Configuration Architecture for CGRAs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tekniska H\u00f6gskolans Studentk\u00e5r": 4.0, "Indian Institute of Technology Delhi": 1.0, "University of Turku": 2.0}, "Authors": ["Syed M. Jafri", "Muhammad Adeel Tajammul", "Ahmed Hemani", "Kolin Paul", "Juha Plosila", "Peeter Ellervee", "Hannu Tenuhnen"]}]}, {"DBLP title": "A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling.", "DBLP authors": ["Ching-Che Chung", "Wei-Siang Su", "Chi-Kuang Lo"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2407370", "OA papers": [{"PaperId": "https://openalex.org/W2021980694", "PaperTitle": "A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling", "Year": 2016, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"National Chung Cheng University": 3.0}, "Authors": ["Ching-Che Chung", "Wei-Siang Su", "Chi-Kuang Lo"]}]}, {"DBLP title": "Design of Modified Second-Order Frequency Transformations Based Variable Digital Filters With Large Cutoff Frequency Range and Improved Transition Band Characteristics.", "DBLP authors": ["Sumedh Dhabu", "Vinod Achutavarrier Prasad"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2411620", "OA papers": [{"PaperId": "https://openalex.org/W2055972598", "PaperTitle": "Design of Modified Second-Order Frequency Transformations Based Variable Digital Filters With Large Cutoff Frequency Range and Improved Transition Band Characteristics", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Sumedh Dhabu", "Vinod K. Prasad"]}]}, {"DBLP title": "High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels.", "DBLP authors": ["Milad Bahadori", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2405133", "OA papers": [{"PaperId": "https://openalex.org/W1974524309", "PaperTitle": "High-Speed and Energy-Efficient Carry Skip Adder Operating Under a Wide Range of Supply Voltage Levels", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Tehran": 3.0, "University of Southern California": 1.0}, "Authors": ["Milad Bahadori", "Mehdi Kamal", "Ali Afzali-Kusha", "Massoud Pedram"]}]}, {"DBLP title": "Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication.", "DBLP authors": ["Shiann-Rong Kuang", "Kun-Yi Wu", "Ren-Yao Lu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2409113", "OA papers": [{"PaperId": "https://openalex.org/W1965994627", "PaperTitle": "Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication", "Year": 2016, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"National Sun Yat-sen University": 3.0}, "Authors": ["Shiann-Rong Kuang", "Kun-Yi Wu", "Ren-Yao Lu"]}]}, {"DBLP title": "A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications.", "DBLP authors": ["Basant Kumar Mohanty", "Pramod Kumar Meher"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2412556", "OA papers": [{"PaperId": "https://openalex.org/W2081112821", "PaperTitle": "A High-Performance FIR Filter Architecture for Fixed and Reconfigurable Applications", "Year": 2016, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"Jaypee University of Engineering and Technology": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Basant Kumar Mohanty", "Pramod Kumar Meher"]}]}, {"DBLP title": "Low-Power Hybrid Memory Cubes With Link Power Management and Two-Level Prefetching.", "DBLP authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2420315", "OA papers": [{"PaperId": "https://openalex.org/W2048031802", "PaperTitle": "Low-Power Hybrid Memory Cubes With Link Power Management and Two-Level Prefetching", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Seoul National University": 2.0, "Dept. of Computer Science and Engineering, Seoul National University, Seoul, Korea": 1.0}, "Authors": ["Junwhan Ahn", "Sungjoo Yoo", "Kiyoung Choi"]}]}, {"DBLP title": "Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems.", "DBLP authors": ["Masoud Oveis Gharan", "Gul N. Khan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2405933", "OA papers": [{"PaperId": "https://openalex.org/W2012642399", "PaperTitle": "Efficient Dynamic Virtual Channel Organization and Architecture for NoC Systems", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Toronto Metropolitan University": 2.0}, "Authors": ["Masoud Oveis-Gharan", "Gul Majid Khan"]}]}, {"DBLP title": "Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation.", "DBLP authors": ["Evangelia Kasapaki", "Martin Schoeberl", "Rasmus Bo S\u00f8rensen", "Christoph Thomas Muller", "Kees Goossens", "Jens Spars\u00f8"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2405614", "OA papers": [{"PaperId": "https://openalex.org/W2029279820", "PaperTitle": "Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation", "Year": 2016, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Technical University of Denmark": 5.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Evangelia Kasapaki", "Martin Schoeberl", "Rasmus Bo S\u00f8rensen", "Christoph Thomas Muller", "Kees Goossens", "Jens Spars\u00f8"]}]}, {"DBLP title": "Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces.", "DBLP authors": ["Takahiro Kagami", "Hiroki Matsutani", "Michihiro Koibuchi", "Yasuhiro Take", "Tadahiro Kuroda", "Hideharu Amano"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2418216", "OA papers": [{"PaperId": "https://openalex.org/W2087994600", "PaperTitle": "Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Keio University": 5.0, "National Institute of Informatics": 1.0}, "Authors": ["Takahiro Kagami", "Hiroki Matsutani", "Michihiro Koibuchi", "Yasuhiro Take", "Tadahiro Kuroda", "Hideharu Amano"]}]}, {"DBLP title": "Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Shouyi Yin", "Dajiang Liu", "Yu Peng", "Leibo Liu", "Shaojun Wei"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2400219", "OA papers": [{"PaperId": "https://openalex.org/W2059628517", "PaperTitle": "Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Institute of Microelectronics Tsinghua University  Beijing China": 5.0}, "Authors": ["Shouyi Yin", "Da-Jiang Liu", "Yu Peng", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Logic-in-Memory With a Nonvolatile Programmable Metallization Cell.", "DBLP authors": ["Pilin Junsangsri", "Jie Han", "Fabrizio Lombardi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2411258", "OA papers": [{"PaperId": "https://openalex.org/W2086373044", "PaperTitle": "Logic-in-Memory With a Nonvolatile Programmable Metallization Cell", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Pilin Junsangsri", "Jie Han", "Fabrizio Lombardi"]}]}, {"DBLP title": "Hardware Architectural Support for Caching Partitioned Reconfigurations in Reconfigurable Systems.", "DBLP authors": ["Juan Antonio Clemente", "Ruben Gran", "Abel Chocano", "Carlos del Prado", "Javier Resano"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2417595", "OA papers": [{"PaperId": "https://openalex.org/W2036678200", "PaperTitle": "Hardware Architectural Support for Caching Partitioned Reconfigurations in Reconfigurable Systems", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Universidad Complutense de Madrid": 2.0, "Universidad de Zaragoza": 2.0, "Telef\u00f3nica (Spain)": 1.0}, "Authors": ["Juan Antonio Clemente", "Ruben Gran", "Abel Chocano", "Carlos Romero del Prado", "Javier Resano"]}]}, {"DBLP title": "Design of a CMOS System-on-Chip for Passive, Near-Field Ultrasonic Energy Harvesting and Back-Telemetry.", "DBLP authors": ["Tao Feng", "Nizar Lajnef", "Shantanu Chakrabartty"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2401037", "OA papers": [{"PaperId": "https://openalex.org/W2051786077", "PaperTitle": "Design of a CMOS System-on-Chip for Passive, Near-Field Ultrasonic Energy Harvesting and Back-Telemetry", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Michigan State University": 3.0}, "Authors": ["Tao Feng", "Nizar Lajnef", "Shantanu Chakrabartty"]}]}, {"DBLP title": "Source Coding and Preemphasis for Double-Edged Pulsewidth Modulation Serial Communication.", "DBLP authors": ["Wei Wang", "James F. Buckwalter"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2409297", "OA papers": [{"PaperId": "https://openalex.org/W2016046069", "PaperTitle": "Source Coding and Preemphasis for Double-Edged Pulsewidth Modulation Serial Communication", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Wei Wang", "James F. Buckwalter"]}]}, {"DBLP title": "Efficiency Enablers of Lightweight SDR for MIMO Baseband Processing.", "DBLP authors": ["Daniel G\u00fcnther", "Rainer Leupers", "Gerd Ascheid"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2416244", "OA papers": [{"PaperId": "https://openalex.org/W2243226458", "PaperTitle": "Efficiency Enablers of Lightweight SDR for MIMO Baseband Processing", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"RWTH Aachen University": 3.0}, "Authors": ["Daniel Guenther", "Rainer Leupers", "Gerd Ascheid"]}]}, {"DBLP title": "A Robust Energy/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High-Density Interconnects.", "DBLP authors": ["Shuai Chen", "Hao Li", "Patrick Yin Chiang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2409987", "OA papers": [{"PaperId": "https://openalex.org/W2054446498", "PaperTitle": "A Robust Energy/Area-Efficient Forwarded-Clock Receiver With All-Digital Clock and Data Recovery in 28-nm CMOS for High-Density Interconnects", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5, "Oregon State University": 2.0}, "Authors": ["Shuai Chen", "Hao Li", "Patrick Chiang"]}]}, {"DBLP title": "Algorithm and Architecture of Configurable Joint Detection and Decoding for MIMO Wireless Communications With Convolutional Codes.", "DBLP authors": ["Chung-An Shen", "Chia-Po Yu", "Chien-Hao Huang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2419234", "OA papers": [{"PaperId": "https://openalex.org/W2030865079", "PaperTitle": "Algorithm and Architecture of Configurable Joint Detection and Decoding for MIMO Wireless Communications With Convolutional Codes", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Taiwan University of Science and Technology": 3.0}, "Authors": ["Chung-An Shen", "Chia-Po Yu", "Chien-Hao Huang"]}]}, {"DBLP title": "One-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements.", "DBLP authors": ["Insup Shin", "Jae-Joon Kim", "Yu-Shiang Lin", "Youngsoo Shin"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2409118", "OA papers": [{"PaperId": "https://openalex.org/W1979199317", "PaperTitle": "One-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Department of Creative IT Engineering Pohang University of Science and Technology Pohang Korea": 1.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Insup Shin", "Jae-Joon Kim", "Yu-Shiang Lin", "Youngsoo Shin"]}]}, {"DBLP title": "PNS-FCR: Flexible Charge Recycling Dynamic Circuit Technique for Low-Power Microprocessors.", "DBLP authors": ["Jinhui Wang", "Na Gong", "Eby G. Friedman"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2419255", "OA papers": [{"PaperId": "https://openalex.org/W2071083787", "PaperTitle": "PNS-FCR: Flexible Charge Recycling Dynamic Circuit Technique for Low-Power Microprocessors", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"North Dakota State University": 2.0, "University of Rochester": 1.0}, "Authors": ["Jin-Hui Wang", "Na Gong", "Eby G. Friedman"]}]}, {"DBLP title": "Predicting Shot-Level SRAM Read/Write Margin Based on Measured Transistor Characteristics.", "DBLP authors": ["Shu-Yung Bin", "Shih-Feng Lin", "Ya Ching Cheng", "Wen-Rong Liau", "Alex Hou", "Mango C.-T. Chao"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2418998", "OA papers": [{"PaperId": "https://openalex.org/W2057212244", "PaperTitle": "Predicting Shot-Level SRAM Read/Write Margin Based on Measured Transistor Characteristics", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "United Microelectronics (Taiwan)": 3.0}, "Authors": ["Shu-Yung Bin", "Shih-Feng Lin", "Ya Cheng", "Wen-Rong Liau", "Alex Hou", "Mango C.-T. Chao"]}]}, {"DBLP title": "OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application.", "DBLP authors": ["Mousumi Bhanja", "Baidya Nath Ray"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2406953", "OA papers": [{"PaperId": "https://openalex.org/W1973225547", "PaperTitle": "OTA-Based Logarithmic Circuit for Arbitrary Input Signal and Its Application", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0}, "Authors": ["Mousumi Bhanja", "Baidyanath Ray"]}]}, {"DBLP title": "Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis.", "DBLP authors": ["Morteza Gholipour", "Ying-Yu Chen", "Amit Sangai", "Nasser Masoumi", "Deming Chen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2406734", "OA papers": [{"PaperId": "https://openalex.org/W2064155951", "PaperTitle": "Analytical SPICE-Compatible Model of Schottky-Barrier-Type GNRFETs With Performance Analysis", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Babol University of Medical Sciences": 0.5, "University of Illinois Urbana-Champaign": 3.5, "University of Tehran": 1.0}, "Authors": ["Morteza Gholipour", "Yingyu Chen", "Amit Sangai", "Nasser Masoumi", "Deming Chen"]}]}, {"DBLP title": "Knowledge-Based Neural Network Model for FPGA Logical Architecture Development.", "DBLP authors": ["Qiang Liu", "Ming Gao", "Qijun Zhang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2412958", "OA papers": [{"PaperId": "https://openalex.org/W1993485006", "PaperTitle": "Knowledge-Based Neural Network Model for FPGA Logical Architecture Development", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tianjin University": 3.0}, "Authors": ["Qiang Liu", "Ming Gao", "Qi-Jun Zhang"]}]}, {"DBLP title": "A VLSI Circuit Emulation of Chemical Synaptic Transmission Dynamics and Postsynaptic DNA Transcription.", "DBLP authors": ["Sadia Alam", "S. M. Rezaul Hasan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2416350", "OA papers": [{"PaperId": "https://openalex.org/W2050123437", "PaperTitle": "A VLSI Circuit Emulation of Chemical Synaptic Transmission Dynamics and Postsynaptic DNA Transcription", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Sadia Alam", "S. M. Rezaul Hasan"]}]}, {"DBLP title": "Graph-Based Transistor Network Generation Method for Supergate Design.", "DBLP authors": ["Vinicius Neves Possani", "Vinicius Callegaro", "Andr\u00e9 In\u00e1cio Reis", "Renato P. Ribas", "Felipe de Souza Marques", "Leomar Soares da Rosa Jr."], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2410764", "OA papers": [{"PaperId": "https://openalex.org/W2018989845", "PaperTitle": "Graph-Based Transistor Network Generation Method for Supergate Design", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Universidade Federal de Pelotas": 3.0, "Federal University of Rio Grande do Sul": 3.0}, "Authors": ["Vinicius N. Possani", "Vinicius Callegaro", "Andre I. Reis", "Renato P. Ribas", "Felipe de Souza Marques", "Leomar S. da Rosa"]}]}, {"DBLP title": "A New Optimal Algorithm for Energy Saving in Embedded System With Multiple Sleep Modes.", "DBLP authors": ["Chen Hou", "Qianchuan Zhao"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2414827", "OA papers": [{"PaperId": "https://openalex.org/W2083625294", "PaperTitle": "A New Optimal Algorithm for Energy Saving in Embedded System With Multiple Sleep Modes", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Chen Hou", "Qianchuan Zhao"]}]}, {"DBLP title": "Redundant Via Insertion Based on SCA.", "DBLP authors": ["Jun-Ping Wang", "Run-Sen Xing", "Dan Xu", "Yong-Bang Su", "Rui-Ping Feng", "Rong Wei", "Ya-Ning Li", "Teng-Wei Zhao"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2416065", "OA papers": [{"PaperId": "https://openalex.org/W2048154150", "PaperTitle": "Redundant Via Insertion Based on SCA", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Xidian University": 8.0}, "Authors": ["Junping Wang", "Runsen Xing", "Dan Xu", "Yong-Bang Su", "Ruiping Feng", "Rong Wei", "Yaning Li", "Teng-Wei Zhao"]}]}, {"DBLP title": "Verification of the Power and Ground Grids Under General and Hierarchical Constraints.", "DBLP authors": ["Mehmet Avci", "Farid N. Najm"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2413966", "OA papers": [{"PaperId": "https://openalex.org/W2047363496", "PaperTitle": "Verification of the Power and Ground Grids Under General and Hierarchical Constraints", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Toronto": 1.0, "[Toronto Technology Center, Altera Corporation, Toronto, ON, Canada]": 1.0}, "Authors": ["Mehmet Avci", "Farid N. Najm"]}]}, {"DBLP title": "Design for Testability of Sleep Convention Logic.", "DBLP authors": ["Farhad Alibeygi Parsan", "Scott C. Smith", "Waleed K. Al-Assadi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2419816", "OA papers": [{"PaperId": "https://openalex.org/W2083950284", "PaperTitle": "Design for Testability of Sleep Convention Logic", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Arkansas at Fayetteville": 1.0, "North Dakota State University": 1.0, "University of South Alabama": 1.0}, "Authors": ["Farhad A. Parsan", "Scott T Smith", "Waleed K. Al-Assadi"]}]}, {"DBLP title": "Energy-Efficient Floating-Point MFCC Extraction Architecture for Speech Recognition Systems.", "DBLP authors": ["Jihyuck Jo", "Hoyoung Yoo", "In-Cheol Park"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2413454", "OA papers": [{"PaperId": "https://openalex.org/W2011571622", "PaperTitle": "Energy-Efficient Floating-Point MFCC Extraction Architecture for Speech Recognition Systems", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Jihyuck Jo", "Hoyoung Yoo", "In-Cheol Park"]}]}, {"DBLP title": "A Fast-Acquisition All-Digital Delay-Locked Loop Using a Starting-Bit Prediction Algorithm for the Successive-Approximation Register.", "DBLP authors": ["Yung-Hsiang Ho", "Chia-Yu Yao"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2407577", "OA papers": [{"PaperId": "https://openalex.org/W2032546535", "PaperTitle": "A Fast-Acquisition All-Digital Delay-Locked Loop Using a Starting-Bit Prediction Algorithm for the Successive-Approximation Register", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taiwan University of Science and Technology": 2.0}, "Authors": ["Yung-Hsiang Ho", "Chia-Yu Yao"]}]}, {"DBLP title": "NAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices.", "DBLP authors": ["Jinyoung Kim", "Sang-Hoon Park", "Hyeokjun Seo", "Ki-Whan Song", "Sungroh Yoon", "Eui-Young Chung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2409055", "OA papers": [{"PaperId": "https://openalex.org/W1967439908", "PaperTitle": "NAND Flash Memory With Multiple Page Sizes for High-Performance Storage Devices", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Samsung (South Korea)": 1.5, "Yonsei University": 3.5, "Seoul National University": 1.0}, "Authors": ["Jin-Soo Kim", "Sang Min Park", "Hyeokjun Seo", "Ki-whan Song", "Sungroh Yoon", "Eui-Young Chung"]}]}, {"DBLP title": "Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks.", "DBLP authors": ["Zhen Gao", "Pedro Reviriego", "Zhan Xu", "Xin Su", "Ming Zhao", "Jing Wang", "Juan Antonio Maestro"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2408621", "OA papers": [{"PaperId": "https://openalex.org/W2053466459", "PaperTitle": "Fault Tolerant Parallel FFTs Using Error Correction Codes and Parseval Checks", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tianjin University": 1.0, "Nebrija University": 2.0, "Beijing Information Science & Technology University": 1.0, "Tsinghua University": 3.0}, "Authors": ["Zhen Gao", "Pedro Reviriego", "Zhan Xu", "Xin Su", "Ming Zhao", "Jing Wang", "Juan Antonio Maestro"]}]}, {"DBLP title": "Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits.", "DBLP authors": ["Alexander E. Shapiro", "Eby G. Friedman"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2409051", "OA papers": [{"PaperId": "https://openalex.org/W2014213913", "PaperTitle": "Power Efficient Level Shifter for 16 nm FinFET Near Threshold Circuits", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Alexander Shapiro", "Eby G. Friedman"]}]}, {"DBLP title": "Efficient Synchronization for Distributed Embedded Multiprocessors.", "DBLP authors": ["Hao Xiao", "Ning Wu", "Fen Ge", "Tsuyoshi Isshiki", "Hiroaki Kunieda", "Jun Xu", "Yuangang Wang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2408345", "OA papers": [{"PaperId": "https://openalex.org/W1983450753", "PaperTitle": "Efficient Synchronization for Distributed Embedded Multiprocessors", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 3.0, "Tokyo Institute of Technology": 2.0, "Huawei Technologies (China)": 2.0}, "Authors": ["Hao Xiao", "Ning Wu", "Fen Ge", "Tsuyoshi Isshiki", "Hiroaki Kunieda", "Jun Xu", "Yuanjie Lv"]}]}, {"DBLP title": "A Performance Degradation Tolerable Cache Design by Exploiting Memory Hierarchies.", "DBLP authors": ["Tong-Yu Hsieh", "Chih-Hao Wang", "Tsung-Liang Chih", "Ya-Hsiu Chi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2410218", "OA papers": [{"PaperId": "https://openalex.org/W2051347399", "PaperTitle": "A Performance Degradation Tolerable Cache Design by Exploiting Memory Hierarchies", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Sun Yat-sen University": 4.0}, "Authors": ["Tong-Yu Hsieh", "Chih-Hao Wang", "Tsung-Liang Chih", "Ya-Hui Chi"]}]}, {"DBLP title": "A 21-Gbit/s 1.63-pJ/bit Adaptive CTLE and One-Tap DFE With Single Loop Spectrum Balancing Method.", "DBLP authors": ["Yong-Hun Kim", "Young-Ju Kim", "Taeho Lee", "Lee-Sup Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2418579", "OA papers": [{"PaperId": "https://openalex.org/W1978540353", "PaperTitle": "A 21-Gbit/s 1.63-pJ/bit Adaptive CTLE and One-Tap DFE With Single Loop Spectrum Balancing Method", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Yonghun Kim", "Tae-Ho Lee", "Lee-Sup Kim"]}]}, {"DBLP title": "A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm2.", "DBLP authors": ["Si-Nai Kim", "Mee-Ran Kim", "Ba-Ro-Saim Sung", "Hyun-Wook Kang", "Min-Hyung Cho", "Seung-Tak Ryu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2412657", "OA papers": [{"PaperId": "https://openalex.org/W1988045322", "PaperTitle": "A SUC-Based Full-Binary 6-bit 3.1-GS/s 17.7-mW Current-Steering DAC in 0.038 mm$^{2}$", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Korea Advanced Institute of Science and Technology": 5.0, "Electronics and Telecommunications Research Institute": 1.0}, "Authors": ["Sinai Kim", "Mee Kum Kim", "Ba-Ro-Saim Sung", "Hyun Kang", "Min Ju Cho", "Seung-Tak Ryu"]}]}, {"DBLP title": "SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations.", "DBLP authors": ["Victor Dumitriu", "Lev Kirischian"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2417752", "OA papers": [{"PaperId": "https://openalex.org/W2003587103", "PaperTitle": "SoPC Self-Integration Mechanism for Seamless Architecture Adaptation to Stream Workload Variations", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Toronto Metropolitan University": 2.0}, "Authors": ["Victor Dumitriu", "Lev Kirischian"]}]}, {"DBLP title": "Temperature-Dependent Comparison Between Delay of CNT and Copper Interconnects.", "DBLP authors": ["Amirreza Alizadeh", "Reza Sarvari"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2414094", "OA papers": [{"PaperId": "https://openalex.org/W1976111705", "PaperTitle": "Temperature-Dependent Comparison Between Delay of CNT and Copper Interconnects", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Amirreza Alizadeh", "Reza Sarvari"]}]}, {"DBLP title": "A Fast Fault-Tolerant Architecture for Sauvola Local Image Thresholding Algorithm Using Stochastic Computing.", "DBLP authors": ["M. Hassan Najafi", "Mostafa E. Salehi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2415932", "OA papers": [{"PaperId": "https://openalex.org/W2245204474", "PaperTitle": "A Fast Fault-Tolerant Architecture for Sauvola Local Image Thresholding Algorithm Using Stochastic Computing", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Institute for Research in Fundamental Sciences": 1.0, "University of Tehran": 1.0}, "Authors": ["M. Hassan Najafi", "Mostafa E. Salehi"]}]}, {"DBLP title": "Symbiote Coprocessor Unit - A Streaming Coprocessor for Data Stream Acceleration.", "DBLP authors": ["Pranav S. Vaidya", "John Jaehwan Lee", "Vijay S. Pai", "Miyoung Lee", "Sung Jin Hur"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2432063", "OA papers": [{"PaperId": "https://openalex.org/W2282045800", "PaperTitle": "Symbiote Coprocessor Unit\u2014A Streaming Coprocessor for Data Stream Acceleration", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Indianapolis": 1.0, "Indiana University \u2013 Purdue University Indianapolis": 1.0, "Purdue University West Lafayette": 1.0, "Electronics and Telecommunications Research Institute": 2.0}, "Authors": ["Pranav Vaidya", "John D. Lee", "Vijay S. Pai", "Mi-Young Lee", "Sung-Jin Hur"]}]}, {"DBLP title": "A Novel Quantum-Dot Cellular Automata X-bit \u00d7 32-bit SRAM.", "DBLP authors": ["Moein Kianpour", "Reza Sabbaghi-Nadooshan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2418278", "OA papers": [{"PaperId": "https://openalex.org/W2290320898", "PaperTitle": "A Novel Quantum-Dot Cellular Automata &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;${X}$ &lt;/tex-math&gt; &lt;/inline-formula&gt;-bit &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\times 32$ &lt;/tex-math&gt; &lt;/inline-formula&gt;-bit SRAM", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Islamic Azad University Central Tehran Branch": 2.0}, "Authors": ["Moein Kianpour", "Reza Sabbaghi-Nadooshan"]}]}, {"DBLP title": "Hardware Accelerator for Probabilistic Inference in 65-nm CMOS.", "DBLP authors": ["Osama Ullah Khan", "David D. Wentzloff"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2420663", "OA papers": [{"PaperId": "https://openalex.org/W2015889257", "PaperTitle": "Hardware Accelerator for Probabilistic Inference in 65-nm CMOS", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Berkeley": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Osama Khan", "David D. Wentzloff"]}]}, {"DBLP title": "Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding.", "DBLP authors": ["Arnab Raha", "Hrishikesh Jayakumar", "Vijay Raghunathan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2424212", "OA papers": [{"PaperId": "https://openalex.org/W2280900335", "PaperTitle": "Input-Based Dynamic Reconfiguration of Approximate Arithmetic Units for Video Encoding", "Year": 2016, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Arnab Raha", "Hrishikesh Jayakumar", "Vijay Raghunathan"]}]}, {"DBLP title": "VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2424440", "OA papers": [{"PaperId": "https://openalex.org/W2292260622", "PaperTitle": "VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Ying Wang", "Yinhe Han", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Write Buffer-Oriented Energy Reduction in the L1 Data Cache for Embedded Systems.", "DBLP authors": ["Jongmin Lee", "Soontae Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2429587", "OA papers": [{"PaperId": "https://openalex.org/W2284269152", "PaperTitle": "Write Buffer-Oriented Energy Reduction in the L1 Data Cache for Embedded Systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Jongmin Lee", "Soontae Kim"]}]}, {"DBLP title": "Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization.", "DBLP authors": ["Mahmoud Zangeneh", "Ajay Joshi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2421881", "OA papers": [{"PaperId": "https://openalex.org/W1981611217", "PaperTitle": "Designing Tunable Subthreshold Logic Circuits Using Adaptive Feedback Equalization", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Boston University": 2.0}, "Authors": ["Mahmoud Zangeneh", "Ajay Joshi"]}]}, {"DBLP title": "Error Resilient and Energy Efficient MRF Message-Passing-Based Stereo Matching.", "DBLP authors": ["Eric P. Kim", "Jungwook Choi", "Naresh R. Shanbhag", "Rob A. Rutenbar"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2437331", "OA papers": [{"PaperId": "https://openalex.org/W2274673560", "PaperTitle": "Error Resilient and Energy Efficient MRF Message-Passing-Based Stereo Matching", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Eric H. Kim", "Jungwook Choi", "Naresh R. Shanbhag", "Rob A. Rutenbar"]}]}, {"DBLP title": "Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design.", "DBLP authors": ["Rabab Ezz-Eldin", "Magdy A. El-Moursy", "Hesham F. A. Hamed"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2434853", "OA papers": [{"PaperId": "https://openalex.org/W2285486526", "PaperTitle": "Process Variation Delay and Congestion Aware Routing Algorithm for Asynchronous NoC Design", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Beni-Suef University": 1.0, "[Mentor Graphics Corporation, Cairo, Egypt]": 1.0, "Minia University": 1.0}, "Authors": ["Rabab Ezz-Eldin", "Magdy A. El-Moursy", "Hesham F. A. Hamed"]}]}, {"DBLP title": "DFSB-Based Thermal Management Scheme for 3-D NoC-Bus Architectures.", "DBLP authors": ["Jintao Zheng", "Ning Wu", "Lei Zhou", "Yunfei Ye", "Ke Sun"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2439698", "OA papers": [{"PaperId": "https://openalex.org/W2285789556", "PaperTitle": "DFSB-Based Thermal Management Scheme for 3-D NoC-Bus Architectures", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nanjing University of Aeronautics and Astronautics": 4.0, "Yangzhou University": 1.0}, "Authors": ["Jintao Zheng", "Ning Wu", "Lei Zhou", "Yunfei Ye", "Ke Sun"]}]}, {"DBLP title": "Low-Cost Multiple Bit Upset Correction in SRAM-Based FPGA Configuration Frames.", "DBLP authors": ["Mojtaba Ebrahimi", "Parthasarathy Murali B. Rao", "Razi Seyyedi", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2425653", "OA papers": [{"PaperId": "https://openalex.org/W2291356006", "PaperTitle": "Low-Cost Multiple Bit Upset Correction in SRAM-Based FPGA Configuration Frames", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Mojtaba Ebrahimi", "Parthasarathy M. B. Rao", "Razi Seyyedi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Adaptive Write and Shift Current Modulation for Process Variation Tolerance in Domain Wall Caches.", "DBLP authors": ["Seyedhamidreza Motaman", "Swaroop Ghosh"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2437283", "OA papers": [{"PaperId": "https://openalex.org/W2279437311", "PaperTitle": "Adaptive Write and Shift Current Modulation for Process Variation Tolerance in Domain Wall Caches", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of South Florida": 2.0}, "Authors": ["Seyedhamidreza Motaman", "Swaroop Ghosh"]}]}, {"DBLP title": "Sequoia: A High-Endurance NVM-Based Cache Architecture.", "DBLP authors": ["Mohammad Reza Jokar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2420954", "OA papers": [{"PaperId": "https://openalex.org/W1984574424", "PaperTitle": "Sequoia: A High-Endurance NVM-Based Cache Architecture", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Sharif University of Technology": 2.0, "Pennsylvania State University": 0.5, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Mohammad Reza Akbari Jokar", "Mohammad Arjomand", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "A Universal Hardware-Driven PVT and Layout-Aware Predictive Failure Analytics for SRAM.", "DBLP authors": ["Rajiv V. Joshi", "Sudesh Saroop", "Rouwaida Kanj", "Yang Liu", "Weike Wang", "Carl Radens", "Yue Tan", "Karthik Yogendra"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2427196", "OA papers": [{"PaperId": "https://openalex.org/W2275587815", "PaperTitle": "A Universal Hardware-Driven PVT and Layout-Aware Predictive Failure Analytics for SRAM", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0, "IBM (United States)": 4.0, "American University of Beirut": 1.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Rajiv V. Joshi", "S. Saroop", "Rouwaida Kanj", "Yang Liu", "Weike Wang", "Carl J. Radens", "Tan Yue", "Karthik Yogendra"]}]}, {"DBLP title": "An Information Theory Perspective for the Binary STT-MRAM Cell Operation Channel.", "DBLP authors": ["Jianxiao Yang", "Benoit Geller", "Meng Li", "Tong Zhang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2436370", "OA papers": [{"PaperId": "https://openalex.org/W2286910501", "PaperTitle": "An Information Theory Perspective for the Binary STT-MRAM Cell Operation Channel", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es": 1.0, "University of Paris-Saclay": 1.0, "Imec": 1.0, "Rensselaer Polytechnic Institute": 1.0}, "Authors": ["Jianxiao Yang", "Benoit Geller", "Lianqing Liu", "Tong Zhang"]}]}, {"DBLP title": "Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches.", "DBLP authors": ["Xuanyao Fong", "Rangharajan Venkatesan", "Dongsoo Lee", "Anand Raghunathan", "Kaushik Roy"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2439733", "OA papers": [{"PaperId": "https://openalex.org/W2275312256", "PaperTitle": "Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Purdue University West Lafayette": 4.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Xuanyao Fong", "Rangharajan Venkatesan", "Dong-Soo Lee", "Anand Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Modeling and Optimization of Memristor and STT-RAM-Based Memory for Low-Power Applications.", "DBLP authors": ["Yasmin Halawani", "Baker Mohammad", "Dirar Homouz", "Mahmoud Al-Qutayri", "Hani H. Saleh"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2440392", "OA papers": [{"PaperId": "https://openalex.org/W2276531971", "PaperTitle": "Modeling and Optimization of Memristor and STT-RAM-Based Memory for Low-Power Applications", "Year": 2016, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Khalifa University of Science and Technology": 5.0}, "Authors": ["Yasmin Halawani", "Baker Mohammad", "Dirar Homouz", "Mahmoud Al-Qutayri", "Hani Saleh"]}]}, {"DBLP title": "All-Digital 90\u00b0 Phase-Shift DLL With Dithering Jitter Suppression Scheme.", "DBLP authors": ["Dong-Hoon Jung", "Kyungho Ryu", "Jung-Hyun Park", "Seong-Ook Jung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2423312", "OA papers": [{"PaperId": "https://openalex.org/W2281903249", "PaperTitle": "All-Digital 90\u00b0 Phase-Shift DLL With Dithering Jitter Suppression Scheme", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Seong-Ook Jung", "Kyungho Ryu", "Jung Tak Park"]}]}, {"DBLP title": "An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop.", "DBLP authors": ["Won Namgoong"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2426878", "OA papers": [{"PaperId": "https://openalex.org/W2284075431", "PaperTitle": "An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"The University of Texas at Dallas": 1.0}, "Authors": ["Won Namgoong"]}]}, {"DBLP title": "Enhancing Model Order Reduction for Nonlinear Analog Circuit Simulation.", "DBLP authors": ["Henda Aridhi", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2421450", "OA papers": [{"PaperId": "https://openalex.org/W2287745184", "PaperTitle": "Enhancing Model Order Reduction for Nonlinear Analog Circuit Simulation", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Concordia University": 3.0}, "Authors": ["Henda Aridhi", "Mohamed H. Zaki", "Sofi\u00e8ne Tahar"]}]}, {"DBLP title": "Dual-Calibration Technique for Improving Static Linearity of Thermometer DACs for I/O.", "DBLP authors": ["Ishita Mukhopadhyay", "Mustansir Yunus Mukadam", "Rajendran Narayanan", "Frank O'Mahony", "Alyssa B. Apsel"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2424954", "OA papers": [{"PaperId": "https://openalex.org/W2282957741", "PaperTitle": "Dual-Calibration Technique for Improving Static Linearity of Thermometer DACs for I/O", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Cornell University": 4.0, "Intel (United States)": 1.0}, "Authors": ["Ishita Mukhopadhyay", "Mustansir Y. Mukadam", "Rajendran Narayanan", "Frank O'Mahony", "Alyssa B. Apsel"]}]}, {"DBLP title": "DScanPUF: A Delay-Based Physical Unclonable Function Built Into Scan Chain.", "DBLP authors": ["Yu Zheng", "Fengchao Zhang", "Swarup Bhunia"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2421933", "OA papers": [{"PaperId": "https://openalex.org/W2290455587", "PaperTitle": "DScanPUF: A Delay-Based Physical Unclonable Function Built Into Scan Chain", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Case Western Reserve University": 3.0}, "Authors": ["Yu Zheng", "Fengchao Zhang", "Swarup Bhunia"]}]}, {"DBLP title": "Toward Solving Multichannel RF-SoC Integration Issues Through Digital Fractional Division.", "DBLP authors": ["Seyed Amir Reza Ahmadi Mehr", "Massoud Tohidian", "Robert Bogdan Staszewski"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2436979", "OA papers": [{"PaperId": "https://openalex.org/W1187003956", "PaperTitle": "Toward Solving Multichannel RF-SoC Integration Issues Through Digital Fractional Division", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Delft University of Technology": 3.0}, "Authors": ["Seyed Majid Alavi-Mehr", "Massoud Tohidian", "Robert Bogdan Staszewski"]}]}, {"DBLP title": "A Low-Power and Highly Linear 14-bit Parallel Sampling TDC With Power Gating and DEM in 65-nm CMOS.", "DBLP authors": ["Supeng Liu", "Yuanjin Zheng"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2447001", "OA papers": [{"PaperId": "https://openalex.org/W2290777953", "PaperTitle": "A Low-Power and Highly Linear 14-bit Parallel Sampling TDC With Power Gating and DEM in 65-nm CMOS", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Supeng Liu", "Yuanjin Zheng"]}]}, {"DBLP title": "An Add-On Type Real-Time Jitter Tolerance Enhancer for Digital Communication Receivers.", "DBLP authors": ["Sewook Hwang", "Junyoung Song", "Sang-Geun Bae", "Yeonho Lee", "Chulwoo Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2435026", "OA papers": [{"PaperId": "https://openalex.org/W2285042401", "PaperTitle": "An Add-On Type Real-Time Jitter Tolerance Enhancer for Digital Communication Receivers", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"*Department of Electrical Engineering, Korea University, Seoul, KOREA": 5.0}, "Authors": ["Sewook Hwang", "Junyoung Song", "Sang Cheol Bae", "Yeonho Lee", "Chulwoo Kim"]}]}, {"DBLP title": "A Two-Step Analog Accumulator for CMOS TDI Image Sensor With Temporal Undersampling Exposure Method.", "DBLP authors": ["Yu Xia", "Kaiming Nie", "Jiangtao Xu", "Suying Yao"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2439262", "OA papers": [{"PaperId": "https://openalex.org/W2283526831", "PaperTitle": "A Two-Step Analog Accumulator for CMOS TDI Image Sensor With Temporal Undersampling Exposure Method", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Tianjin University": 4.0}, "Authors": ["Yu Xia", "Kaiming Nie", "Jiangtao Xu", "Suying Yao"]}]}, {"DBLP title": "Dual Use of Power Lines for Design-for-Testability - A CMOS Receiver Design.", "DBLP authors": ["Jebreel M. Salem", "Dong Sam Ha"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2438233", "OA papers": [{"PaperId": "https://openalex.org/W2286099021", "PaperTitle": "Dual Use of Power Lines for Design-for-Testability\u2014A CMOS Receiver Design", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Jebreel M. Salem", "Dong Sam Ha"]}]}, {"DBLP title": "GenFin: Genetic Algorithm-Based Multiobjective Statistical Logic Circuit Optimization Using Incremental Statistical Analysis.", "DBLP authors": ["Aoxiang Tang", "Niraj K. Jha"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2442260", "OA papers": [{"PaperId": "https://openalex.org/W2284954312", "PaperTitle": "GenFin: Genetic Algorithm-Based Multiobjective Statistical Logic Circuit Optimization Using Incremental Statistical Analysis", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Aoxiang Tang", "Niraj K. Jha"]}]}, {"DBLP title": "GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis.", "DBLP authors": ["Kai He", "Sheldon X.-D. Tan", "Hai Wang", "Guoyong Shi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2421287", "OA papers": [{"PaperId": "https://openalex.org/W1998894100", "PaperTitle": "GPU-Accelerated Parallel Sparse LU Factorization Method for Fast Circuit Analysis", "Year": 2016, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of California, Riverside": 2.0, "University of Electronic Science and Technology of China": 1.0, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Kai He", "Sheldon X.-D. Tan", "Hai Wang", "Guoyong Shi"]}]}, {"DBLP title": "A Generally Applicable Calibration Algorithm for Digitally Reconfigurable Self-Healing RFICs.", "DBLP authors": ["Eric J. Wyers", "Matthew A. Morton", "T. C. L. Gerhard Sollner", "C. T. Kelley", "Paul D. Franzon"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2424211", "OA papers": [{"PaperId": "https://openalex.org/W2288216654", "PaperTitle": "A Generally Applicable Calibration Algorithm for Digitally Reconfigurable Self-Healing RFICs", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"North Carolina State University": 3.0, "Raytheon Technologies (United States)": 2.0}, "Authors": ["Eric J. Wyers", "Matthew Morton", "T. C. L. Gerhard Sollner", "Carl Tim Kelley", "Paul D. Franzon"]}]}, {"DBLP title": "Ultralow-Energy Variation-Aware Design: Adder Architecture Study.", "DBLP authors": ["Hamed Dorosti", "Ali Teymouri", "Sied Mehdi Fakhraie", "Mostafa E. Salehi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2426113", "OA papers": [{"PaperId": "https://openalex.org/W2284377722", "PaperTitle": "Ultralow-Energy Variation-Aware Design: Adder Architecture Study", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Tehran": 4.0}, "Authors": ["Hamed Dorosti", "Ali Teymouri", "Sied Mehdi Fakhraie", "Mostafa E. Salehi"]}]}, {"DBLP title": "High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols.", "DBLP authors": ["Hsuan-Ming Chou", "Yi-Chiao Chen", "Keng-Hao Yang", "Jean Tsao", "Shih-Chieh Chang", "Wen-Ben Jone", "Tien-Fu Chen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2430877", "OA papers": [{"PaperId": "https://openalex.org/W2280120462", "PaperTitle": "High-Performance Deadlock-Free ID Assignment for Advanced Interconnect Protocols", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Tsing Hua University": 6.0, "department of Electrical Engineering and Computing Systems, University of Cincincati, Cincincati, OH, USA": 1.0}, "Authors": ["Hsuan-Ming Chou", "Yi-Chiao Chen", "Keng-Hao Yang", "Jean I. Tsao", "Shih-Chieh Chang", "Wen-Ben Jone", "Tien-Fu Chen"]}]}, {"DBLP title": "Low-Power Variation-Tolerant Nonvolatile Lookup Table Design.", "DBLP authors": ["Xiaoyong Xue", "Jianguo Yang", "Yinyin Lin", "Ryan Huang", "Qingtian Zou", "Jingang Wu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2426876", "OA papers": [{"PaperId": "https://openalex.org/W2282422464", "PaperTitle": "Low-Power Variation-Tolerant Nonvolatile Lookup Table Design", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.5, "Fudan University": 1.5, "Semiconductor Manufacturing International (China)": 3.0}, "Authors": ["Xiaoyong Xue", "Jianguo Yang", "Yinyin Lin", "Ryan Huang", "Qingtian Zou", "Jingang Wu"]}]}, {"DBLP title": "Design-Time Reliability Enhancement Using Hotspot Identification for RF Circuits.", "DBLP authors": ["Doohwang Chang", "Jennifer N. Kitchen", "Bertan Bakkaloglu", "Sayfe Kiaei", "Sule Ozev"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2428221", "OA papers": [{"PaperId": "https://openalex.org/W2288897447", "PaperTitle": "Design-Time Reliability Enhancement Using Hotspot Identification for RF Circuits", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Arizona State University": 5.0}, "Authors": ["Doohwang Chang", "Jennifer Kitchen", "Bertan Bakkaloglu", "Sayfe Kiaei", "Sule Ozev"]}]}, {"DBLP title": "A 0.4-mW, 4.7-ps Resolution Single-Loop \u0394\u03a3 TDC Using a Half-Delay Time Integrator.", "DBLP authors": ["Chan-Keun Kwon", "Hoon Ki Kim", "Jongsun Park", "Soo-Won Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2438851", "OA papers": [{"PaperId": "https://openalex.org/W2277547979", "PaperTitle": "A 0.4-mW, 4.7-ps Resolution Single-Loop TDC Using a Half-Delay Time Integrator", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Korea University": 4.0}, "Authors": ["Chan-Keun Kwon", "Hoonki Kim", "Jongsun Park", "Soo-Won Kim"]}]}, {"DBLP title": "Skew Minimization With Low Power for Wide-Voltage-Range Multipower-Mode Designs.", "DBLP authors": ["Chung-Han Chou", "Hua-Hsin Yeh", "Shih-Hsu Huang", "Yow-Tyng Nieh", "Shih-Chieh Chang", "Yung-Tai Chang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2437994", "OA papers": [{"PaperId": "https://openalex.org/W2284415568", "PaperTitle": "Skew Minimization With Low Power for Wide-Voltage-Range Multipower-Mode Designs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 2.0, "Chung Yuan Christian University": 2.0, "Industrial Technology Research Institute": 2.0}, "Authors": ["Chung-Han Chou", "Hua-Hsin Yeh", "Shih-Hsu Huang", "Yow-Tyng Nieh", "Shih-Chieh Chang", "Yung-Tai Chang"]}]}, {"DBLP title": "A Practical Logic Obfuscation Technique for Hardware Security.", "DBLP authors": ["Jiliang Zhang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2437996", "OA papers": [{"PaperId": "https://openalex.org/W2284547673", "PaperTitle": "A Practical Logic Obfuscation Technique for Hardware Security", "Year": 2016, "CitationCount": 111, "EstimatedCitation": 111, "Affiliations": {"Northeastern University": 1.0}, "Authors": ["Jiliang Zhang"]}]}, {"DBLP title": "Diagnostic Fail Data Minimization Using an N-Cover Algorithm.", "DBLP authors": ["Shraddha Bodhe", "M. Enamul Amyeen", "Irith Pomeranz", "Srikanth Venkataraman"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2432717", "OA papers": [{"PaperId": "https://openalex.org/W2283559063", "PaperTitle": "Diagnostic Fail Data Minimization Using an N-Cover Algorithm", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University West Lafayette": 2.0, "Intel (United States)": 2.0}, "Authors": ["Shraddha Bodhe", "M. Enamul Amyeen", "Irith Pomeranz", "Srikanth Venkataraman"]}]}, {"DBLP title": "Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC.", "DBLP authors": ["Yan Zhu", "Chi-Hang Chan", "Si-Seng Wong", "Seng-Pan U", "Rui Paulo Martins"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2442258", "OA papers": [{"PaperId": "https://openalex.org/W2285437171", "PaperTitle": "Histogram-Based Ratio Mismatch Calibration for Bridge-DAC in 12-bit 120 MS/s SAR ADC", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Yan Zhu", "Chi-Hang Chan", "Si-Seng Wong", "Seng-Pan U", "Rui P. Martins"]}]}, {"DBLP title": "Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation.", "DBLP authors": ["Amir Kaivani", "Seok-Bum Ko"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2437999", "OA papers": [{"PaperId": "https://openalex.org/W2289344546", "PaperTitle": "Floating-Point Butterfly Architecture Based on Binary Signed-Digit Representation", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Saskatchewan": 2.0}, "Authors": ["Amir Kaivani", "Seok-Bum Ko"]}]}, {"DBLP title": "SRAM-Based Unique Chip Identifier Techniques.", "DBLP authors": ["Srivatsan Chellappa", "Lawrence T. Clark"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2445751", "OA papers": [{"PaperId": "https://openalex.org/W2308470952", "PaperTitle": "SRAM-Based Unique Chip Identifier Techniques", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Srivatsan Chellappa", "Lawrence T. Clark"]}]}, {"DBLP title": "High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2m).", "DBLP authors": ["Lijuan Li", "Shuguo Li"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2453360", "OA papers": [{"PaperId": "https://openalex.org/W2338349198", "PaperTitle": "High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2<sup>m</sup>)", "Year": 2016, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Tsinghua University": 1.0, "Institute of Microelectronics": 1.0}, "Authors": ["Lijuan Li", "Shuguo Li"]}]}, {"DBLP title": "Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling.", "DBLP authors": ["Ujjwal Guin", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2466551", "OA papers": [{"PaperId": "https://openalex.org/W2307493678", "PaperTitle": "Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling", "Year": 2016, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"University of Connecticut": 1.0, "University of Florida": 2.0}, "Authors": ["Ujjwal Guin", "Domenic Forte", "M. Tehranipoor"]}]}, {"DBLP title": "Implementing Minimum-Energy-Point Systems With Adaptive Logic.", "DBLP authors": ["Lauri Koskinen", "Markus Hiienkari", "Jani M\u00e4kip\u00e4\u00e4", "Matthew J. Turnquist"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2442614", "OA papers": [{"PaperId": "https://openalex.org/W2309326415", "PaperTitle": "Implementing Minimum-Energy-Point Systems With Adaptive Logic", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Lauri Koskinen", "Markus Hiienkari", "Jani Makipaa", "Matthew Turnquist"]}]}, {"DBLP title": "On Efficient Retiming of Fixed-Point Circuits.", "DBLP authors": ["Pramod Kumar Meher"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2453324", "OA papers": [{"PaperId": "https://openalex.org/W2299900726", "PaperTitle": "On Efficient Retiming of Fixed-Point Circuits", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Nanyang Technological University": 1.0}, "Authors": ["Pramod Kumar Meher"]}]}, {"DBLP title": "Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS.", "DBLP authors": ["Yuxin Bai", "Yanwei Song", "Mahdi Nazm Bojnordi", "Alexander E. Shapiro", "Eby G. Friedman", "Engin Ipek"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2455874", "OA papers": [{"PaperId": "https://openalex.org/W2308583975", "PaperTitle": "Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Rochester": 6.0}, "Authors": ["Yuxin Bai", "Yang Song", "Mahdi Nazm Bojnordi", "Alexander Shapiro", "Eby G. Friedman", "Engin Ipek"]}]}, {"DBLP title": "Hybrid LUT/Multiplexer FPGA Logic Architectures.", "DBLP authors": ["S. Alexander Chin", "Jason Luu", "Safeen Huda", "Jason Helge Anderson"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2451658", "OA papers": [{"PaperId": "https://openalex.org/W2308099738", "PaperTitle": "Hybrid LUT/Multiplexer FPGA Logic Architectures", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Toronto": 3.0, ", Altera Inc., Toronto, ON, Canada": 1.0}, "Authors": ["Stephen Alexander Chin", "Jason Luu", "Safeen Huda", "Jason H. Anderson"]}]}, {"DBLP title": "A 520k (18900, 17010) Array Dispersion LDPC Decoder Architectures for NAND Flash Memory.", "DBLP authors": ["Kin-Chu Ho", "Chih-Lung Chen", "Hsie-Chia Chang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2464092", "OA papers": [{"PaperId": "https://openalex.org/W2307911067", "PaperTitle": "A 520k (18900, 17010) Array Dispersion LDPC Decoder Architectures for NAND Flash Memory", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Kin-Chu Ho", "Chih-Lung Chen", "Hsie-Chia Chang"]}]}, {"DBLP title": "A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing.", "DBLP authors": ["Shouyi Yin", "Peng Ouyang", "Tianbao Chen", "Leibo Liu", "Shaojun Wei"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2462752", "OA papers": [{"PaperId": "https://openalex.org/W2309308791", "PaperTitle": "A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Microelectronics Tsinghua University  Beijing China": 5.0}, "Authors": ["Shouyi Yin", "Peng Ouyang", "Tianbao Chen", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Triple Patterning Lithography Aware Optimization and Detailed Placement Algorithms for Standard Cell-Based Designs.", "DBLP authors": ["Jian Kuang", "Wing-Kai Chow", "Evangeline F. Y. Young"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2461463", "OA papers": [{"PaperId": "https://openalex.org/W2304117274", "PaperTitle": "Triple Patterning Lithography Aware Optimization and Detailed Placement Algorithms for Standard Cell-Based Designs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Jian Kuang", "Wing-Kai Chow", "Evangeline F. Y. Young"]}]}, {"DBLP title": "A 40-nm 16-Mb Contact-Programming Mask ROM Using Dual Trench Isolation Diode Bitcell.", "DBLP authors": ["Yong Ye", "Yong Kang", "Chao Zhang", "Yipeng Chan", "Hanming Wu", "Shiuhwuu Lee", "Zhitang Song", "Bomy Chen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2449670", "OA papers": [{"PaperId": "https://openalex.org/W2307230074", "PaperTitle": "A 40-nm 16-Mb Contact-Programming Mask ROM Using Dual Trench Isolation Diode Bitcell", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shanghai Institute of Microsystem and Information Technology": 2.0, ", Shanghai Xinchu Integrated Circuit Inc., Shanghai, China": 2.0, "Semiconductor Manufacturing International (China)": 4.0}, "Authors": ["Yong Ye", "Yong Soo Kang", "Chao Zhang", "Yipeng Chan", "Hanming Wu", "Shiuh-Wuu Lee", "Zhitang Song", "Bomy Chen"]}]}, {"DBLP title": "Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage Operation.", "DBLP authors": ["Kyoman Kang", "Hanwool Jeong", "Younghwi Yang", "Juhyun Park", "Ki-Ryong Kim", "Seong-Ook Jung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2450500", "OA papers": [{"PaperId": "https://openalex.org/W2311138135", "PaperTitle": "Full-Swing Local Bitline SRAM Architecture Based on the 22-nm FinFET Technology for Low-Voltage Operation", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Yonsei University": 6.0}, "Authors": ["Kyoman Kang", "Hanwool Jeong", "Younghwi Yang", "Juhyun Park", "Kiryong Kim", "Seong-Ook Jung"]}]}, {"DBLP title": "Variation-Tolerant Write Completion Circuit for Variable-Energy Write STT-RAM Architecture.", "DBLP authors": ["Jaeyoung Park", "Tianhao Zheng", "Mattan Erez", "Michael Orshansky"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2449739", "OA papers": [{"PaperId": "https://openalex.org/W2309003810", "PaperTitle": "Variation-Tolerant Write Completion Circuit for Variable-Energy Write STT-RAM Architecture", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"The University of Texas at Austin": 4.0}, "Authors": ["Jaeyoung Park", "Tianhao Zheng", "Mattan Erez", "Michael Orshansky"]}]}, {"DBLP title": "An Offset-Tolerant Dual-Reference-Voltage Sensing Scheme for Deep Submicrometer STT-RAM.", "DBLP authors": ["Taehui Na", "Jisu Kim", "Byungkyu Song", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2453192", "OA papers": [{"PaperId": "https://openalex.org/W2303722505", "PaperTitle": "An Offset-Tolerant Dual-Reference-Voltage Sensing Scheme for Deep Submicrometer STT-RAM", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Yonsei University": 4.0, "Qualcomm (United States)": 2.0}, "Authors": ["Taehui Na", "Sun-Uk Kim", "Byungkyu Song", "Jung Hyun Kim", "Seung Gul Kang", "Seong-Ook Jung"]}]}, {"DBLP title": "Low-Power High-Density STT MRAMs on a 3-D Vertical Silicon Nanowire Platform.", "DBLP authors": ["Shivam Verma", "Brajesh Kumar Kaushik"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2454859", "OA papers": [{"PaperId": "https://openalex.org/W2304267588", "PaperTitle": "Low-Power High-Density STT MRAMs on a 3-D Vertical Silicon Nanowire Platform", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Technology Roorkee": 2.0}, "Authors": ["Shivam Verma", "Brajesh Kumar Kaushik"]}]}, {"DBLP title": "RF Power Gating: A Low-Power Technique for Adaptive Radios.", "DBLP authors": ["Jean-Fran\u00e7ois Pons", "Nicolas Dehaese", "Sylvain Bourdel", "Jean Gaubert", "Bruno Paille"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2449243", "OA papers": [{"PaperId": "https://openalex.org/W2307536386", "PaperTitle": "RF Power Gating: A Low-Power Technique for Adaptive Radios", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence": 3.0, "Institut de Micro\u00e9lectronique, Electromagn\u00e9tisme et Photonique": 1.0, "STMicroelectronics (France)": 1.0}, "Authors": ["Jean-Fran\u00e7ois Pons", "Nicolas Dehaese", "Sylvain Bourdel", "Jean Gaubert", "Bruno Paille"]}]}, {"DBLP title": "Hardware and Energy-Efficient Stochastic LU Decomposition Scheme for MIMO Receivers.", "DBLP authors": ["Jienan Chen", "Jianhao Hu", "Jiangyun Zhou"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2446481", "OA papers": [{"PaperId": "https://openalex.org/W2297506273", "PaperTitle": "Hardware and Energy-Efficient Stochastic LU Decomposition Scheme for MIMO Receivers", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Electronic Science and Technology of China": 3.0}, "Authors": ["Jienan Chen", "Jianhao Hu", "Jiangyun Zhou"]}]}, {"DBLP title": "An All-Digital Gigahertz Class-S Transmitter in a 65-nm CMOS.", "DBLP authors": ["Yang Zhao", "Yilei Shen", "Pan Xue", "Zhiwei Ma", "Zhenfei Peng", "Bao-Xing Chen", "Zhiliang Hong"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2446131", "OA papers": [{"PaperId": "https://openalex.org/W2311792718", "PaperTitle": "An All-Digital Gigahertz Class-S Transmitter in a 65-nm CMOS", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Fudan University": 4.0, "Shanghai Fudan Microelectronics (China)": 1.0, ", Smarter Microelectronics, Shanghai, China": 1.0, "Analog Devices (United States)": 1.0}, "Authors": ["Yang Zhao", "Yilei Shen", "Pan Xue", "Zhiwei Ma", "Zhenfei Peng", "Baoxing Chen", "Zhiliang Hong"]}]}, {"DBLP title": "Efficient Integer Frequency Offset Estimation Architecture for Enhanced OFDM Synchronization.", "DBLP authors": ["Thinh Hung Pham", "Suhaib A. Fahmy", "Ian Vince McLoughlin"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2453207", "OA papers": [{"PaperId": "https://openalex.org/W2311719201", "PaperTitle": "Efficient Integer Frequency Offset Estimation Architecture for Enhanced OFDM Synchronization", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Nanyang Technological University": 2.0, "University of Kent": 1.0}, "Authors": ["Thinh Hung Pham", "Suhaib A. Fahmy", "Ian McLoughlin"]}]}, {"DBLP title": "A Fully Integrated Point-of-Load Digital System Supply With PVT Compensation.", "DBLP authors": ["Xiao Liang Tan", "Pak Kwong Chan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2448116", "OA papers": [{"PaperId": "https://openalex.org/W2310448533", "PaperTitle": "A Fully Integrated Point-of-Load Digital System Supply With PVT Compensation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Xiao Tan", "Pak H. Chan"]}]}, {"DBLP title": "A Performance-Aware MOSFET Threshold Voltage Measurement Circuit in a 65-nm CMOS.", "DBLP authors": ["Dong Wang", "Xiao Liang Tan", "Pak Kwong Chan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2465841", "OA papers": [{"PaperId": "https://openalex.org/W2307829466", "PaperTitle": "A Performance-Aware MOSFET Threshold Voltage Measurement Circuit in a 65-nm CMOS", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Ben Zhong Tang", "Xiao Tan", "Pak H. Chan"]}]}, {"DBLP title": "A 0.5 V 1.28-MS/s 4.68-fJ/Conversion-Step SAR ADC With Energy-Efficient DAC and Trilevel Switching Scheme.", "DBLP authors": ["Kuan-Ting Lin", "Yu-Wei Cheng", "Kea-Tiong Tang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2448575", "OA papers": [{"PaperId": "https://openalex.org/W2303998297", "PaperTitle": "A 0.5 V 1.28-MS/s 4.68-fJ/Conversion-Step SAR ADC With Energy-Efficient DAC and Trilevel Switching Scheme", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Kuan-Ting Lin", "Yuwei Cheng", "Kea-Tiong Tang"]}]}, {"DBLP title": "A 5-Gb/s 2.67-mW/Gb/s Digital Clock and Data Recovery With Hybrid Dithering Using a Time-Dithered Delta-Sigma Modulator.", "DBLP authors": ["Taeho Lee", "Yong-Hun Kim", "Jaehyeong Sim", "Jun-Seok Park", "Lee-Sup Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2449866", "OA papers": [{"PaperId": "https://openalex.org/W2311698511", "PaperTitle": "A 5-Gb/s 2.67-mW/Gb/s Digital Clock and Data Recovery With Hybrid Dithering Using a Time-Dithered Delta\u2013Sigma Modulator", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Korea Advanced Institute of Science and Technology": 5.0}, "Authors": ["Tae-Ho Lee", "Yonghun Kim", "Jaehyeong Sim", "Jun Yong Park", "Lee-Sup Kim"]}]}, {"DBLP title": "A Stagger-Tuned Transimpedance Amplifier.", "DBLP authors": ["Mohammad Hossein Taghavi", "Peyman Ahmadi", "Leonid Belostotski", "James W. Haslett"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2454448", "OA papers": [{"PaperId": "https://openalex.org/W2310435968", "PaperTitle": "A Stagger-Tuned Transimpedance Amplifier", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Calgary": 4.0}, "Authors": ["Mohammad Reza Taghavi", "Peyman Ahmadi", "Leonid Belostotski", "James W. Haslett"]}]}, {"DBLP title": "A 12-bit 3.4 MS/s Two-Step Cyclic Time-Domain ADC in 0.18-\u00b5m CMOS.", "DBLP authors": ["Liang-Jen Chen", "Shen-Iuan Liu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2469132", "OA papers": [{"PaperId": "https://openalex.org/W2309451889", "PaperTitle": "A 12-bit 3.4 MS/s Two-Step Cyclic Time-Domain ADC in 0.18- CMOS", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Liang-Jen Chen", "Shen-Iuan Liu"]}]}, {"DBLP title": "High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator.", "DBLP authors": ["Kyungho Ryu", "Jiwan Jung", "Dong-Hoon Jung", "Jin Hyuk Kim", "Seong-Ook Jung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2453366", "OA papers": [{"PaperId": "https://openalex.org/W2310418070", "PaperTitle": "High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock Generator", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Yonsei University": 4.0}, "Authors": ["Kyungho Ryu", "Ji-Wan Jung", "Seong-Ook Jung", "Jin-Hyuk Kim"]}]}, {"DBLP title": "A Comparator-Based Rail Clamp.", "DBLP authors": ["Ramachandran Venkatasubramanian", "Kent Oertle", "Sule Ozev"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2446460", "OA papers": [{"PaperId": "https://openalex.org/W2300401259", "PaperTitle": "A Comparator-Based Rail Clamp", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {", Broadcom Corporation, Chandler, AZ, USA": 2.0, "Arizona State University": 1.0}, "Authors": ["Ramachandran Venkatasubramanian", "Kent Oertle", "Sule Ozev"]}]}, {"DBLP title": "Prebond Testing of Weak Defects in TSVs.", "DBLP authors": ["Daniel Arum\u00ed", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Joan Figueras"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2448594", "OA papers": [{"PaperId": "https://openalex.org/W2299951028", "PaperTitle": "Prebond Testing of Weak Defects in TSVs", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Daniel Arumi", "Rosa Rodriguez-Montanes", "Joan Figueras"]}]}, {"DBLP title": "Unlocking the True Potential of 3-D CPUs With Microfluidic Cooling.", "DBLP authors": ["Caleb Serafy", "Avram Bar-Cohen", "Ankur Srivastava", "Donald Yeung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2450192", "OA papers": [{"PaperId": "https://openalex.org/W2304819379", "PaperTitle": "Unlocking the True Potential of 3-D CPUs With Microfluidic Cooling", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Maryland, College Park": 4.0}, "Authors": ["Caleb Serafy", "Avram Bar-Cohen", "Ankur Srivastava", "Donald Yeung"]}]}, {"DBLP title": "3-D IC Interconnect Capacitance Extraction Using Dual Discrete Geometric Methods With Prism Elements.", "DBLP authors": ["Xiaoyu Xu", "Zhuoxiang Ren", "Hui Qu", "Dan Ren"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2459043", "OA papers": [{"PaperId": "https://openalex.org/W2310286404", "PaperTitle": "3-D IC Interconnect Capacitance Extraction Using Dual Discrete Geometric Methods With Prism Elements", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Chinese Academy of Sciences": 3.5, "Institute of Electrical Engineering": 0.5}, "Authors": ["Xiaoyu Xu", "Zhuoxiang Ren", "Hui Qu", "Dan Ren"]}]}, {"DBLP title": "Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures.", "DBLP authors": ["Andrea Mineo", "Maurizio Palesi", "Giuseppe Ascia", "Vincenzo Catania"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2449275", "OA papers": [{"PaperId": "https://openalex.org/W2305420017", "PaperTitle": "Runtime Tunable Transmitting Power Technique in mm-Wave WiNoC Architectures", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Catania": 3.0, "Universit\u00e0 degli Studi di Enna Kore": 1.0}, "Authors": ["Andrea Mineo", "Maurizio Palesi", "Giuseppe Ascia", "Vincenzo Catania"]}]}, {"DBLP title": "Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip.", "DBLP authors": ["Weichen Liu", "Wei Zhang", "Xuan Wang", "Jiang Xu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2452910", "OA papers": [{"PaperId": "https://openalex.org/W2297807609", "PaperTitle": "Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"[Key Laboratory of Dependable Service Computing in Cyber Physical Society, College of Computer Science, Ministry of Education, Chongqing University, Chongqing, China]": 1.0, "Hong Kong University of Science and Technology": 3.0}, "Authors": ["Weichen Liu", "Wei Zhang", "Xuan Wang", "Jiang Xu"]}]}, {"DBLP title": "IP Protection of Mesh NoCs Using Square Spiral Routing.", "DBLP authors": ["Qiang Liu", "Wenqing Ji", "Qi Chen", "Terrence S. T. Mak"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2462842", "OA papers": [{"PaperId": "https://openalex.org/W2298799706", "PaperTitle": "IP Protection of Mesh NoCs Using Square Spiral Routing", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Tianjin University": 3.0, "University of Southampton": 1.0}, "Authors": ["Qiang Liu", "Wenqing Ji", "Qi Chen", "Terrence Mak"]}]}, {"DBLP title": "Improve Chip Pin Performance Using Optical Interconnects.", "DBLP authors": ["Zhehui Wang", "Jiang Xu", "Peng Yang", "Xuan Wang", "Zhe Wang", "Luan Huu Kinh Duong", "Zhifei Wang", "Rafael Kioji Vivas Maeda", "Haoran Li"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2445825", "OA papers": [{"PaperId": "https://openalex.org/W2304732018", "PaperTitle": "Improve Chip Pin Performance Using Optical Interconnects", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Hong Kong University of Science and Technology": 7.0}, "Authors": ["Zhehui Wang", "Jiang Xu", "Peng Yang", "Xuan Wang", "Luan H. K. Duong", "Rafael K. V. Maeda", "Hao Li"]}]}, {"DBLP title": "Concept, Design, and Implementation of Reconfigurable CORDIC.", "DBLP authors": ["Supriya Aggarwal", "Pramod Kumar Meher", "Kavita Khare"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2445855", "OA papers": [{"PaperId": "https://openalex.org/W2312163514", "PaperTitle": "Concept, Design, and Implementation of Reconfigurable CORDIC", "Year": 2016, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"Maulana Azad National Institute of Technology": 2.0, "Nanyang Technological University": 1.0}, "Authors": ["Supriya Aggarwal", "Pramod Kumar Meher", "Kavita Khare"]}]}, {"DBLP title": "Low-Energy Write Operation for 1T-1MTJ STT-RAM Bitcells With Negative Bitline Technique.", "DBLP authors": ["Hooman Farkhani", "Ali Peiravi", "Farshad Moradi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2459726", "OA papers": [{"PaperId": "https://openalex.org/W2210241002", "PaperTitle": "Low-Energy Write Operation for 1T-1MTJ STT-RAM Bitcells With Negative Bitline Technique", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Ferdowsi University of Mashhad": 2.0, "Aarhus University": 1.0}, "Authors": ["Hooman Farkhani", "Ali Peiravi", "Farshad Moradi"]}]}, {"DBLP title": "An Auto-Reconfigurable 2\u00d74\u00d7 AC-DC Regulator for Wirelessly Powered Biomedical Implants With 28% Link Efficiency Enhancement.", "DBLP authors": ["Hoi Lee"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2452918", "OA papers": [{"PaperId": "https://openalex.org/W2304200297", "PaperTitle": "An Auto-Reconfigurable AC-DC Regulator for Wirelessly Powered Biomedical Implants With 28% Link Efficiency Enhancement", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"The University of Texas at Dallas": 1.0}, "Authors": ["Hoi Lee"]}]}, {"DBLP title": "An Efficient Single and Double-Adjacent Error Correcting Parallel Decoder for the (24, 12) Extended Golay Code.", "DBLP authors": ["Pedro Reviriego", "Shanshan Liu", "Liyi Xiao", "Juan Antonio Maestro"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2465846", "OA papers": [{"PaperId": "https://openalex.org/W2303552178", "PaperTitle": "An Efficient Single and Double-Adjacent Error Correcting Parallel Decoder for the (24,12) Extended Golay Code", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Nebrija University": 2.0, "Harbin Institute of Technology": 2.0}, "Authors": ["Pedro Reviriego", "Shanshan Liu", "Liyi Xiao", "Juan Antonio Maestro"]}]}, {"DBLP title": "A New CDMA Encoding/Decoding Method for on-Chip Communication Network.", "DBLP authors": ["Jian Wang", "Zhonghai Lu", "Yubai Li"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2471077", "OA papers": [{"PaperId": "https://openalex.org/W2307346840", "PaperTitle": "A New CDMA Encoding/Decoding Method for on-Chip Communication Network", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Electronic Science and Technology of China": 1.5, "Royal Institute of Technology": 1.5}, "Authors": ["Jing Wang", "Zhonghai Lu", "Yubai Li"]}]}, {"DBLP title": "PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Huawei Li", "Lei Zhang", "Yuanqing Cheng", "Xiaowei Li"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2467157", "OA papers": [{"PaperId": "https://openalex.org/W2336713271", "PaperTitle": "PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5, "Beihang University": 1.0}, "Authors": ["Ying Wang", "Yinhe Han", "Huawei Li", "Lei Zhang", "Yuanqing Cheng", "Xiaowei Li"]}]}, {"DBLP title": "Partitioning Methods for Interface Circuit of Heterogeneous 3-D-ICs Under Process Variation.", "DBLP authors": ["Duckhwan Kim", "Saibal Mukhopadhyay"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2477779", "OA papers": [{"PaperId": "https://openalex.org/W2337847496", "PaperTitle": "Partitioning Methods for Interface Circuit of Heterogeneous 3-D-ICs Under Process Variation", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Duck-Hwan Kim", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs.", "DBLP authors": ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2471098", "OA papers": [{"PaperId": "https://openalex.org/W2339835718", "PaperTitle": "Full-Chip Signal Integrity Analysis and Optimization of 3-D ICs", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Georgia Institute of Technology": 3.0, "Broadcom (United States)": 1.0}, "Authors": ["Taigon Song", "Chang Liu", "Yarui Peng", "Sung Kyu Lim"]}]}, {"DBLP title": "A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation.", "DBLP authors": ["Xianmin Chen", "Niraj K. Jha"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2483525", "OA papers": [{"PaperId": "https://openalex.org/W2340172191", "PaperTitle": "A 3-D CPU-FPGA-DRAM Hybrid Architecture for Low-Power Computation", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Xianmin Chen", "Niraj K. Jha"]}]}, {"DBLP title": "A Variation-Tolerant Replica-Based Reference-Generation Technique for Single-Ended Sensing in Wide Voltage-Range SRAMs.", "DBLP authors": ["Viveka Konandur Rajanna", "Bharadwaj Amrutur"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2469596", "OA papers": [{"PaperId": "https://openalex.org/W2339353840", "PaperTitle": "A Variation-Tolerant Replica-Based Reference-Generation Technique for Single-Ended Sensing in Wide Voltage-Range SRAMs", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Science Bangalore": 2.0}, "Authors": ["Viveka Konandur Rajanna", "Bharadwaj Amrutur"]}]}, {"DBLP title": "Statistical Framework and Built-In Self-Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators.", "DBLP authors": ["Szu-Pang Mu", "Mango C.-T. Chao", "Shi-Hao Chen", "Yi-Ming Wang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2478921", "OA papers": [{"PaperId": "https://openalex.org/W2337040835", "PaperTitle": "Statistical Framework and Built-In Self-Speed-Binning System for Speed Binning Using On-Chip Ring Oscillators", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "Global Unichip (Taiwan)": 2.0}, "Authors": ["Szu-Pang Mu", "Mango C.-T. Chao", "Shihao Chen", "Yiming Wang"]}]}, {"DBLP title": "A Low-Cost, Radiation-Hardened Method for Pipeline Protection in Microprocessors.", "DBLP authors": ["Yang Lin", "Mark Zwolinski", "Basel Halak"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2475167", "OA papers": [{"PaperId": "https://openalex.org/W1712657869", "PaperTitle": "A Low-Cost, Radiation-Hardened Method for Pipeline Protection in Microprocessors", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Southampton": 3.0}, "Authors": ["Yang-Wei Lin", "Mark Zwolinski", "Basel Halak"]}]}, {"DBLP title": "Design of a Network of Digital Sensor Macros for Extracting Power Supply Noise Profile in SoCs.", "DBLP authors": ["Mehdi Sadi", "Mark M. Tehranipoor"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2491263", "OA papers": [{"PaperId": "https://openalex.org/W2341693243", "PaperTitle": "Design of a Network of Digital Sensor Macros for Extracting Power Supply Noise Profile in SoCs", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Florida": 2.0}, "Authors": ["Mehdi Sadi", "Mark Tehranipoor"]}]}, {"DBLP title": "A Novel Peak Power Supply Noise Measurement and Adaptation System for Integrated Circuits.", "DBLP authors": ["Xiaoxiao Wang", "Dongrong Zhang", "Donglin Su", "LeRoy Winemberg", "Mark M. Tehranipoor"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2492000", "OA papers": [{"PaperId": "https://openalex.org/W2336199306", "PaperTitle": "A Novel Peak Power Supply Noise Measurement and Adaptation System for Integrated Circuits", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Beihang University": 3.0, "Freescale Semicond., Austin, TX, USA": 1.0, "University of Florida": 1.0}, "Authors": ["Xiaoxiao Wang", "Dongrong Zhang", "Donglin Su", "LeRoy Winemberg", "Mark Tehranipoor"]}]}, {"DBLP title": "A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs.", "DBLP authors": ["Hsuan-Yu Chang", "Ching-Yuan Yang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2478835", "OA papers": [{"PaperId": "https://openalex.org/W2337374305", "PaperTitle": "A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Chung Hsing University": 2.0}, "Authors": ["Hsuan-Yu Chang", "Ching-Yuan Yang"]}]}, {"DBLP title": "Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents.", "DBLP authors": ["Daniel Arum\u00ed", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Joan Figueras"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2477103", "OA papers": [{"PaperId": "https://openalex.org/W2342182827", "PaperTitle": "Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Daniel Arumi", "Rosa Rodriguez-Montanes", "Joan Figueras"]}]}, {"DBLP title": "PEVA: A Page Endurance Variance Aware Strategy for the Lifetime Extension of NAND Flash.", "DBLP authors": ["Debao Wei", "Libao Deng", "Liyan Qiao", "Peng Zhang", "Xiyuan Peng"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2479250", "OA papers": [{"PaperId": "https://openalex.org/W2336043051", "PaperTitle": "PEVA: A Page Endurance Variance Aware Strategy for the Lifetime Extension of NAND Flash", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Harbin Institute of Technology": 5.0}, "Authors": ["Debao Wei", "Libao Deng", "Liyan Qiao", "Peng Zhang", "Xiyuan Peng"]}]}, {"DBLP title": "A Leakage Compensation Design for Low Supply Voltage SRAM.", "DBLP authors": ["Chua-Chin Wang", "Deng-Shian Wang", "Chiang-Hsiang Liao", "Sih-Yu Chen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2484386", "OA papers": [{"PaperId": "https://openalex.org/W2341351528", "PaperTitle": "A Leakage Compensation Design for Low Supply Voltage SRAM", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"National Sun Yat-sen University": 3.0, "National Applied Research Laboratories": 1.0}, "Authors": ["Chua-Chin Wang", "Deng-Shain Wang", "Chiang-Hsiang Liao", "Sih-Yu Chen"]}]}, {"DBLP title": "CLAP: Clustered Look-Ahead Prefetching for Energy-Efficient DRAM System.", "DBLP authors": ["Yebin Lee", "Soontae Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2488282", "OA papers": [{"PaperId": "https://openalex.org/W2337170723", "PaperTitle": "CLAP: Clustered Look-Ahead Prefetching for Energy-Efficient DRAM System", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Yebin Lee", "Soontae Kim"]}]}, {"DBLP title": "Self-Timed Read and Write Operations in STT-MRAM.", "DBLP authors": ["Rajendra Bishnoi", "Fabian Oboril", "Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2496363", "OA papers": [{"PaperId": "https://openalex.org/W2336168666", "PaperTitle": "Self-Timed Read and Write Operations in STT-MRAM", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Karlsruhe Institute of Technology": 4.0}, "Authors": ["Rajendra Bishnoi", "Fabian Oboril", "Mojtaba Ebrahimi", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Area-Aware Cache Update Trackers for Postsilicon Validation.", "DBLP authors": ["Sandeep Chandran", "Smruti R. Sarangi", "Preeti Ranjan Panda"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2480378", "OA papers": [{"PaperId": "https://openalex.org/W2340601888", "PaperTitle": "Area-Aware Cache Update Trackers for Postsilicon Validation", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Institute of Technology Delhi": 3.0}, "Authors": ["Sandeep Chandran", "Smruti R. Sarangi", "Preeti Ranjan Panda"]}]}, {"DBLP title": "Reducing Data Migration Overheads of Flash Wear Leveling in a Progressive Way.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Fu-Hsin Chen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2495252", "OA papers": [{"PaperId": "https://openalex.org/W2339803795", "PaperTitle": "Reducing Data Migration Overheads of Flash Wear Leveling in a Progressive Way", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Taiwan University": 2.0, "Institute of Information Science, Academia Sinica": 1.0, "Research Center for Information Technology Innovation, Academia Sinica": 1.0}, "Authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Fu-Hsin Chen"]}]}, {"DBLP title": "Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs.", "DBLP authors": ["Ehsan Nasiri", "Javeed Shaikh", "Andr\u00e9 Hahn Pereira", "Vaughn Betz"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2478280", "OA papers": [{"PaperId": "https://openalex.org/W2336648157", "PaperTitle": "Multiple Dice Working as One: CAD Flows and Routing Architectures for Silicon Interposer FPGAs", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {", Altera, Toronto, ON, Canada": 1.0, "Google (United States)": 1.0, "Universidade de S\u00e3o Paulo": 1.0, "University of Toronto": 1.0}, "Authors": ["Ehsan Nasiri", "Javeed Shaikh", "Andre Maues Brabo Pereira", "Vaughn Betz"]}]}, {"DBLP title": "A Systematic Design Methodology of Asynchronous SAR ADCs.", "DBLP authors": ["Chun-Po Huang", "Jai-Ming Lin", "Ya-Ting Shyu", "Soon-Jyh Chang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2494063", "OA papers": [{"PaperId": "https://openalex.org/W2336406978", "PaperTitle": "A Systematic Design Methodology of Asynchronous SAR ADCs", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Cheng Kung University": 4.0}, "Authors": ["Chun-Po Huang", "Jun Lin", "Ya-Ting Shyu", "Soon-Jyh Chang"]}]}, {"DBLP title": "Low-Power/Cost RNS Comparison via Partitioning the Dynamic Range.", "DBLP authors": ["Zeinab Torabi", "Ghassem Jaberipur"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2484618", "OA papers": [{"PaperId": "https://openalex.org/W2342342421", "PaperTitle": "Low-Power/Cost RNS Comparison via Partitioning the Dynamic Range", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Shahid Beheshti University": 2.0}, "Authors": ["Zeinab Torabi", "Ghassem Jaberipur"]}]}, {"DBLP title": "An Evaluation Framework for Nanotransfer Printing-Based Feature-Level Heterogeneous Integration in VLSI Circuits.", "DBLP authors": ["Greg Leung", "Shaodi Wang", "Andrew Pan", "Puneet Gupta", "Chi On Chui"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2477282", "OA papers": [{"PaperId": "https://openalex.org/W2337270736", "PaperTitle": "An Evaluation Framework for Nanotransfer Printing-Based Feature-Level Heterogeneous Integration in VLSI Circuits", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Los Angeles": 5.0}, "Authors": ["Greg Leung", "Shaodi Wang", "Andrew Pan", "Puneet Gupta", "Chi On Chui"]}]}, {"DBLP title": "A New Binary-Halved Clustering Method and ERT Processor for ASSR System.", "DBLP authors": ["Chih-Hung Chou", "Ta-Wen Kuan", "Shovan Barma", "Bo-Wei Chen", "Wen Ji", "Chih-Hsiang Peng", "Jhing-Fa Wang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2479259", "OA papers": [{"PaperId": "https://openalex.org/W2339890062", "PaperTitle": "A New Binary-Halved Clustering Method and ERT Processor for ASSR System", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 6.0, "Institute of Computing Technology": 1.0}, "Authors": ["Chih Hung Chou", "Ta-Wen Kuan", "Shovan Barma", "Bo-Wei Chen", "Wen Ji", "Chih-Hsiang Peng", "Jhing-Fa Wang"]}]}, {"DBLP title": "Racetrack Memory-Based Nonvolatile Storage Elements for Multicontext FPGAs.", "DBLP authors": ["Kejie Huang", "Rong Zhao", "Yong Lian"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2474706", "OA papers": [{"PaperId": "https://openalex.org/W2338434056", "PaperTitle": "Racetrack Memory-Based Nonvolatile Storage Elements for Multicontext FPGAs", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Singapore University of Technology and Design": 2.0, "York University": 1.0}, "Authors": ["Kejie Huang", "Rong Zhao", "Yong Lian"]}]}, {"DBLP title": "Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Shouyi Yin", "Xianqing Yao", "Dajiang Liu", "Leibo Liu", "Shaojun Wei"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2474129", "OA papers": [{"PaperId": "https://openalex.org/W2338617962", "PaperTitle": "Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Tsinghua University": 2.5, "Institute of Microelectronics": 2.5}, "Authors": ["Shouyi Yin", "Xianqing Yao", "Da-Jiang Liu", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "A 60-GHz Dual-Mode Distributed Active Transformer Power Amplifier in 65-nm CMOS.", "DBLP authors": ["Payam Masoumi Farahabadi", "Kambiz K. Moez"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2488624", "OA papers": [{"PaperId": "https://openalex.org/W2339095024", "PaperTitle": "A 60-GHz Dual-Mode Distributed Active Transformer Power Amplifier in 65-nm CMOS", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Alberta": 2.0}, "Authors": ["Payam Masoumi Farahabadi", "Kambiz Moez"]}]}, {"DBLP title": "A 57-to-64-GHz 0.094-mm2 5-bit Passive Phase Shifter in 65-nm CMOS.", "DBLP authors": ["Fanyi Meng", "Kaixue Ma", "Kiat Seng Yeo", "Shanshan Xu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2469158", "OA papers": [{"PaperId": "https://openalex.org/W2342096460", "PaperTitle": "A 57-to-64-GHz 0.094-mm<sup>2</sup>5-bit Passive Phase Shifter in 65-nm CMOS", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Nanyang Technological University": 3.0, "University of Electronic Science and Technology of China": 1.0}, "Authors": ["Fanyi Meng", "Kaixue Ma", "Kiat Seng Yeo", "Shanshan Xu"]}]}, {"DBLP title": "LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter.", "DBLP authors": ["Basant K. Mohanty", "Pramod Kumar Meher", "Sujit Kumar Patel"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2472964", "OA papers": [{"PaperId": "https://openalex.org/W2335826632", "PaperTitle": "LUT Optimization for Distributed Arithmetic-Based Block Least Mean Square Adaptive Filter", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Jaypee University of Engineering and Technology": 2.0, "Nanyang Technological University": 1.0}, "Authors": ["Basant Kumar Mohanty", "Pramod Kumar Meher", "Sujit Kumar Patel"]}]}, {"DBLP title": "Ekho: A 30.3W, 10k-Channel Fully Digital Integrated 3-D Beamformer for Medical Ultrasound Imaging Achieving 298M Focal Points per Second.", "DBLP authors": ["Pascal A. Hager", "Andrea Bartolini", "Luca Benini"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2488020", "OA papers": [{"PaperId": "https://openalex.org/W2336137799", "PaperTitle": "Ekho: A 30.3W, 10k-Channel Fully Digital Integrated 3-D Beamformer for Medical Ultrasound Imaging Achieving 298M Focal Points per Second", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Pascal A. Hager", "Andrea Bartolini", "Luca Benini"]}]}, {"DBLP title": "High-Performance NB-LDPC Decoder With Reduction of Message Exchange.", "DBLP authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "Mar\u00eda Jos\u00e9 Canet", "Javier Valls"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2493041", "OA papers": [{"PaperId": "https://openalex.org/W2337000483", "PaperTitle": "High-Performance NB-LDPC Decoder With Reduction of Message Exchange", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of the Andes": 1.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0}, "Authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "Maria Jose Canet", "Javier Valls"]}]}, {"DBLP title": "Low-Power ECG-Based Processor for Predicting Ventricular Arrhythmia.", "DBLP authors": ["Nourhan Bayasi", "Temesghen Tekeste", "Hani H. Saleh", "Baker Mohammad", "Ahsan H. Khandoker", "Mohammed Ismail"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2475119", "OA papers": [{"PaperId": "https://openalex.org/W2336039551", "PaperTitle": "Low-Power ECG-Based Processor for Predicting Ventricular Arrhythmia", "Year": 2016, "CitationCount": 94, "EstimatedCitation": 94, "Affiliations": {}, "Authors": ["Nourhan Bayasi", "Temesghen Tekeste", "Hani Saleh", "Baker Mohammad", "Ahsan H. Khandoker", "Mohammed Ismail"]}]}, {"DBLP title": "A 0.1-3.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS.", "DBLP authors": ["Immanuel Raja", "Gaurab Banerjee", "Mohamad A. Zeidan", "Jacob A. Abraham"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2478804", "OA papers": [{"PaperId": "https://openalex.org/W2340566934", "PaperTitle": "A 0.1\u20133.5-GHz Duty-Cycle Measurement and Correction Technique in 130-nm CMOS", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Indian Institute of Science Bangalore": 2.0, "Apple Inc., Austin, TX, USA#TAB#": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Immanuel Raja", "Gaurab Banerjee", "Mohamad A. Zeidan", "Jacob A. Abraham"]}]}, {"DBLP title": "A Low-Jitter Fast-Locked All-Digital Phase-Locked Loop With Phase-Frequency-Error Compensation.", "DBLP authors": ["Yung-Hsiang Ho", "Chia-Yu Yao"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2470545", "OA papers": [{"PaperId": "https://openalex.org/W2337930151", "PaperTitle": "A Low-Jitter Fast-Locked All-Digital Phase-Locked Loop With Phase\u2013Frequency-Error Compensation", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Taiwan University of Science and Technology": 2.0}, "Authors": ["Yung-Hsiang Ho", "Chia-Yu Yao"]}]}, {"DBLP title": "Fixed-Point Computing Element Design for Transcendental Functions and Primary Operations in Speech Processing.", "DBLP authors": ["Chung-Hsien Chang", "Shi-Huang Chen", "Bo-Wei Chen", "Wen Ji", "K. Bharanitharan", "Jhing-Fa Wang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2477312", "OA papers": [{"PaperId": "https://openalex.org/W2336865037", "PaperTitle": "Fixed-Point Computing Element Design for Transcendental Functions and Primary Operations in Speech Processing", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Cheng Kung University": 3.0, "Shu-Te University": 1.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5, "Hanyang University": 1.0}, "Authors": ["Chung-Hsien Chang", "Shi-Huang Chen", "Bo-Wei Chen", "Wen Ji", "K. Bharanitharan", "Jhing-Fa Wang"]}]}, {"DBLP title": "Trigger-Centric Loop Mapping on CGRAs.", "DBLP authors": ["Shouyi Yin", "Pengcheng Zhou", "Leibo Liu", "Shaojun Wei"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2486781", "OA papers": [{"PaperId": "https://openalex.org/W2340079701", "PaperTitle": "Trigger-Centric Loop Mapping on CGRAs", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Institute of Microelectronics Tsinghua University  Beijing China": 4.0}, "Authors": ["Shouyi Yin", "Pengcheng Zhou", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Low-Energy Power-ON-Reset Circuit for Dual Supply SRAM.", "DBLP authors": ["Amit Chhabra", "Yagnesh Dineshbhai Vaderiya"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2483062", "OA papers": [{"PaperId": "https://openalex.org/W2340558032", "PaperTitle": "Low-Energy Power-ON-Reset Circuit for Dual Supply SRAM", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"STMicroelectronics (India)": 2.0}, "Authors": ["Amit Chhabra", "Yagnesh Dineshbhai Vaderiya"]}]}, {"DBLP title": "Design and Implementation of High-Speed All-Pass Transformation-Based Variable Digital Filters by Breaking the Dependence of Operating Frequency on Filter Order.", "DBLP authors": ["Abhishek Ambede", "A. Prasad Vinod"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2485302", "OA papers": [{"PaperId": "https://openalex.org/W2336621184", "PaperTitle": "Design and Implementation of High-Speed All-Pass Transformation-Based Variable Digital Filters by Breaking the Dependence of Operating Frequency on Filter Order", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Abhishek Ambede", "A. P. Vinod"]}]}, {"DBLP title": "A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones.", "DBLP authors": ["Hong-Son Vu", "Kuan-Hung Chen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2480425", "OA papers": [{"PaperId": "https://openalex.org/W2397341075", "PaperTitle": "A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Feng Chia University": 2.0}, "Authors": ["Hong Ha Thi Vu", "Kuan-Hung Chen"]}]}, {"DBLP title": "A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs.", "DBLP authors": ["Tejinder Singh Sandhu", "Kamal El-Sankary"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2496312", "OA papers": [{"PaperId": "https://openalex.org/W2344622367", "PaperTitle": "A Mismatch-Insensitive Skew Compensation Architecture for Clock Synchronization in 3-D ICs", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Dalhousie University": 2.0}, "Authors": ["Tejinder Singh Sandhu", "Kamal El-Sankary"]}]}, {"DBLP title": "Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources.", "DBLP authors": ["Mohammad Gholami"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2494741", "OA papers": [{"PaperId": "https://openalex.org/W2343144621", "PaperTitle": "Total Jitter of Delay-Locked Loops Due to Four Main Jitter Sources", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Mazandaran": 1.0}, "Authors": ["Mohammad Reza Gholami"]}]}, {"DBLP title": "A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs.", "DBLP authors": ["Omar Abdelfattah", "George Gal", "Gordon W. Roberts", "Ishiang Shih", "Yi-Chi Shih"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2506607", "OA papers": [{"PaperId": "https://openalex.org/W2343277027", "PaperTitle": "A Top-Down Design Methodology Encompassing Components Variations Due to Wide-Range Operation in Frequency Synthesizer PLLs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"McGill University": 4.0, "University of California, Los Angeles": 1.0}, "Authors": ["Omar M Abdelfattah", "George Gal", "Gordon C. K. Roberts", "Ishiang Shih", "Yi-Chi Shih"]}]}, {"DBLP title": "Accuracy Improvement of Energy Prediction for Solar-Energy-Powered Embedded Systems.", "DBLP authors": ["Qiang Liu", "Qijun Zhang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2497147", "OA papers": [{"PaperId": "https://openalex.org/W2344829171", "PaperTitle": "Accuracy Improvement of Energy Prediction for Solar-Energy-Powered Embedded Systems", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tianjin University": 2.0}, "Authors": ["Qiang Liu", "Qiming Zhang"]}]}, {"DBLP title": "Decentralized Thermal-Aware Task Scheduling for Large-Scale Many-Core Systems.", "DBLP authors": ["Yingnan Cui", "Wei Zhang", "Vivek Chaturvedi", "Bingsheng He"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2497469", "OA papers": [{"PaperId": "https://openalex.org/W2344414216", "PaperTitle": "Decentralized Thermal-Aware Task Scheduling for Large-Scale Many-Core Systems", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanyang Technological University": 3.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Yingnan Cui", "Wei Zhang", "Vivek Chaturvedi", "Bingsheng He"]}]}, {"DBLP title": "Power-Efficient Workload Balancing for Video Applications.", "DBLP authors": ["Muhammad Usman Karim Khan", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2504415", "OA papers": [{"PaperId": "https://openalex.org/W2342979430", "PaperTitle": "Power-Efficient Workload Balancing for Video Applications", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"IBM (Germany)": 1.0, "Karlsruhe Institute of Technology": 2.0}, "Authors": ["Muhammad Shahzeb Khan", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "A Comparative Study of the Effectiveness of CPU Consolidation Versus Dynamic Voltage and Frequency Scaling in a Virtualized Multicore Server.", "DBLP authors": ["Inkwon Hwang", "Massoud Pedram"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2499601", "OA papers": [{"PaperId": "https://openalex.org/W2342710299", "PaperTitle": "A Comparative Study of the Effectiveness of CPU Consolidation Versus Dynamic Voltage and Frequency Scaling in a Virtualized Multicore Server", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 2.0}, "Authors": ["Inkwon Hwang", "Massoud Pedram"]}]}, {"DBLP title": "A Single-Stage Low-Dropout Regulator With a Wide Dynamic Range for Generic Applications.", "DBLP authors": ["Ashis Maity", "Amit Patra"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2503048", "OA papers": [{"PaperId": "https://openalex.org/W2342485112", "PaperTitle": "A Single-Stage Low-Dropout Regulator With a Wide Dynamic Range for Generic Applications", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Ashis Maity", "Amit Patra"]}]}, {"DBLP title": "Approximate SRAMs With Dynamic Energy-Quality Management.", "DBLP authors": ["Fabio Frustaci", "David T. Blaauw", "Dennis Sylvester", "Massimo Alioto"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2503733", "OA papers": [{"PaperId": "https://openalex.org/W2342995304", "PaperTitle": "Approximate SRAMs With Dynamic Energy-Quality Management", "Year": 2016, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": {"University of Calabria": 1.0, "University of Michigan\u2013Ann Arbor": 2.0, "National University of Singapore": 1.0}, "Authors": ["Fabio Frustaci", "David Blaauw", "Dennis Sylvester", "Massimo Alioto"]}]}, {"DBLP title": "EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control.", "DBLP authors": ["Sandeep Mishra", "Anup Dandapat"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2503005", "OA papers": [{"PaperId": "https://openalex.org/W2344023735", "PaperTitle": "EMDBAM: A Low-Power Dual Bit Associative Memory With Match Error and Mask Control", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Institute of Technology Meghalaya": 2.0}, "Authors": ["Sandeep Kumar Mishra", "Anup Dandapat"]}]}, {"DBLP title": "Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches.", "DBLP authors": ["Jeongkyu Hong", "Soontae Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2506730", "OA papers": [{"PaperId": "https://openalex.org/W2345031849", "PaperTitle": "Flexible ECC Management for Low-Cost Transient Error Protection of Last-Level Caches", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Jeongkyu Hong", "Soontae Kim"]}]}, {"DBLP title": "Read Bitline Sensing and Fast Local Write-Back Techniques in Hierarchical Bitline Architecture for Ultralow-Voltage SRAMs.", "DBLP authors": ["Bo Wang", "Qi Li", "Tony Tae-Hyoung Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2499441", "OA papers": [{"PaperId": "https://openalex.org/W2343648012", "PaperTitle": "Read Bitline Sensing and Fast Local Write-Back Techniques in Hierarchical Bitline Architecture for Ultralow-Voltage SRAMs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Bo Wang", "Qi Li", "Tony Tae-Hyoung Kim"]}]}, {"DBLP title": "Optimized Built-In Self-Repair for Multiple Memories.", "DBLP authors": ["Wooheon Kang", "Changwook Lee", "Hyunyul Lim", "Sungho Kang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2499387", "OA papers": [{"PaperId": "https://openalex.org/W2342664696", "PaperTitle": "Optimized Built-In Self-Repair for Multiple Memories", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"SK Group (South Korea)": 2.0, "Yonsei University": 2.0}, "Authors": ["Wooheon Kang", "Chang-Wook Lee", "Hyunyul Lim", "Sungho Kang"]}]}, {"DBLP title": "Online Measurement of Degradation Due to Bias Temperature Instability in SRAMs.", "DBLP authors": ["Fahad Ahmed", "Linda S. Milor"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2500900", "OA papers": [{"PaperId": "https://openalex.org/W2345094463", "PaperTitle": "Online Measurement of Degradation Due to Bias Temperature Instability in SRAMs", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Fethi Ahmed", "Linda Milor"]}]}, {"DBLP title": "Incorporating Process Variations Into SRAM Electromigration Reliability Assessment Using Atomic Flux Divergence.", "DBLP authors": ["Zhong Guan", "Malgorzata Marek-Sadowska"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2501900", "OA papers": [{"PaperId": "https://openalex.org/W2343169104", "PaperTitle": "Incorporating Process Variations Into SRAM Electromigration Reliability Assessment Using Atomic Flux Divergence", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of California, Santa Barbara": 2.0}, "Authors": ["Zhong Zhen Guan", "Malgorzata Marek-Sadowska"]}]}, {"DBLP title": "Understanding the Relation Between the Performance and Reliability of nand Flash/SCM Hybrid Solid-State Drive.", "DBLP authors": ["Shuhei Tanakamaru", "Shogo Hosaka", "Koh Johguchi", "Hirofumi Takishita", "Ken Takeuchi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2496976", "OA papers": [{"PaperId": "https://openalex.org/W2344062564", "PaperTitle": "Understanding the Relation Between the Performance and Reliability of NAND Flash/SCM Hybrid Solid-State Drive", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chuo University": 5.0}, "Authors": ["Shuhei Tanakamaru", "Shogo Hosaka", "Koh Johguchi", "Hirofumi Takishita", "Ken Takeuchi"]}]}, {"DBLP title": "FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow.", "DBLP authors": ["Yao Chen", "Swathi T. Gurumani", "Yun Liang", "Guofeng Li", "Donghui Guo", "Kyle Rupnow", "Deming Chen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2497259", "OA papers": [{"PaperId": "https://openalex.org/W2342489538", "PaperTitle": "FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Nankai University": 2.0, "Advanced Digital Sciences Center": 2.0, "Peking University": 1.0, "Xiamen University": 1.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Yao Shen Chen", "Swathi Gurumani", "Yun Liang", "Guofeng Li", "Donghui Guo", "Kyle Rupnow", "Deming Chen"]}]}, {"DBLP title": "Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology.", "DBLP authors": ["Woo-Rham Bae", "Gyu-Seob Jeong", "Yoonsoo Kim", "Hankyu Chi", "Deog-Kyoon Jeong"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2504459", "OA papers": [{"PaperId": "https://openalex.org/W2343866829", "PaperTitle": "Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Woorham Bae", "Gyu-Seob Jeong", "Yoonsoo Kim", "Han Chi", "Deog-Kyoon Jeong"]}]}, {"DBLP title": "Integrated Floating-Gate Programming Environment for System-Level ICs.", "DBLP authors": ["Sihwan Kim", "Jennifer Hasler", "Suma George"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2504118", "OA papers": [{"PaperId": "https://openalex.org/W2342714807", "PaperTitle": "Integrated Floating-Gate Programming Environment for System-Level ICs", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Sihwan Kim", "Jennifer Hasler", "Suma George"]}]}, {"DBLP title": "A Programmable and Configurable Mixed-Mode FPAA SoC.", "DBLP authors": ["Suma George", "Sihwan Kim", "Sahil Shah", "Jennifer Hasler", "Michelle Collins", "Farhan Adil", "Richard B. Wunderlich", "Stephen Nease", "Shubha Ramakrishnan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2504119", "OA papers": [{"PaperId": "https://openalex.org/W2343850787", "PaperTitle": "A Programmable and Configurable Mixed-Mode FPAA SoC", "Year": 2016, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {"Georgia Institute of Technology": 9.0}, "Authors": ["Suma George", "Sihwan Kim", "Sahil Shah", "Jennifer Hasler", "Michelle L. M. Collins", "Farhan Adil", "Richard A. Wunderlich", "Stephen W. Nease", "Shubha Ramakrishnan"]}]}, {"DBLP title": "Streaming Elements for FPGA Signal and Image Processing Accelerators.", "DBLP authors": ["Peng Wang", "John McAllister"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2504871", "OA papers": [{"PaperId": "https://openalex.org/W2344348048", "PaperTitle": "Streaming Elements for FPGA Signal and Image Processing Accelerators", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"ARM (United Kingdom)": 1.0, "Queen's University Belfast": 1.0}, "Authors": ["Peng Wang", "John McAllister"]}]}, {"DBLP title": "Design and Analysis of a Highly Efficient Linearized CMOS Subharmonic Mixer for Zero and Low-IF Applications.", "DBLP authors": ["Marzieh Mollaalipour", "Hossein Miar Naimi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2504486", "OA papers": [{"PaperId": "https://openalex.org/W2342770694", "PaperTitle": "Design and Analysis of a Highly Efficient Linearized CMOS Subharmonic Mixer for Zero and Low-IF Applications", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Islamic Azad University Sari Branch": 1.0, "Babol University of Medical Sciences": 1.0}, "Authors": ["Marzieh Mollaalipour", "Hossein Miar-Naimi"]}]}, {"DBLP title": "Built-In Self-Test and Digital Calibration of Zero-IF RF Transceivers.", "DBLP authors": ["Jae Woong Jeong", "Afsaneh Nassery", "Jennifer N. Kitchen", "Sule Ozev"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2506547", "OA papers": [{"PaperId": "https://openalex.org/W2342738580", "PaperTitle": "Built-In Self-Test and Digital Calibration of Zero-IF RF Transceivers", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Arizona State University": 3.0, "Qualcomm (United States)": 1.0}, "Authors": ["Jae-Woong Jeong", "Afsaneh Nassery", "Jennifer Kitchen", "Sule Ozev"]}]}, {"DBLP title": "Exploration of Low-Power High-SFDR Current-Steering D/A Converter Design Using Steep-Slope Heterojunction Tunnel FETs.", "DBLP authors": ["Moon Seok Kim", "Xueqing Li", "Huichu Liu", "John Sampson", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2500160", "OA papers": [{"PaperId": "https://openalex.org/W2343988147", "PaperTitle": "Exploration of Low-Power High-SFDR Current-Steering D/A Converter Design Using Steep-Slope Heterojunction Tunnel FETs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Pennsylvania State University": 6.0}, "Authors": ["Moon S. Kim", "Xueqing Li", "Hongyu Liu", "John H. Sampson", "Suman Datta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "A 4\u00d710-Gb/s Referenceless-and-Masterless Phase Rotator-Based Parallel Transceiver in 90-nm CMOS.", "DBLP authors": ["Joon-Yeong Lee", "Jaehyeok Yang", "Jong-Hyeok Yoon", "Soon-Won Kwon", "Hyosup Won", "Jinho Han", "Hyeon-Min Bae"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2502957", "OA papers": [{"PaperId": "https://openalex.org/W2343822671", "PaperTitle": "A 4 x 10-Gb/s Referenceless-and-Masterless Phase Rotator-Based Parallel Transceiver in 90-nm CMOS", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea Advanced Institute of Science and Technology": 7.0}, "Authors": ["Joon-Yeong Lee", "Jaehyeok Yang", "Jong-Hyeok Yoon", "Soon-Won Kwon", "Hyosup Won", "Jinho Han", "Hyeon-Min Bae"]}]}, {"DBLP title": "Diagnosis and Synthesis for Defective Reconfigurable Single-Electron Transistor Arrays.", "DBLP authors": ["Ching-Yi Huang", "Yun-Jui Li", "Chian-Wei Liu", "Chun-Yao Wang", "Yung-Chih Chen", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2506780", "OA papers": [{"PaperId": "https://openalex.org/W2344372401", "PaperTitle": "Diagnosis and Synthesis for Defective Reconfigurable Single-Electron Transistor Arrays", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Tsing Hua University": 4.0, "Yuan Ze University": 1.0, "Pennsylvania State University": 2.0}, "Authors": ["Ching-Yi Huang", "Yun-Jui Li", "C. L. Liu", "Chun-Yao Wang", "Yung-Chih Chen", "Suman Datta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures.", "DBLP authors": ["Runjie Zhang", "Brett H. Meyer", "Ke Wang", "Mircea R. Stan", "Kevin Skadron"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2501353", "OA papers": [{"PaperId": "https://openalex.org/W2342732973", "PaperTitle": "Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Oracle (United States)": 1.0, "McGill University": 1.0, "University of Virginia": 3.0}, "Authors": ["Runjie Zhang", "Brett C. Meyer", "Ke Wang", "Mircea R. Stan", "Kevin Skadron"]}]}, {"DBLP title": "A Fast and Retargetable Framework for Logic-IP-Internal Electromigration Assessment Comprehending Advanced Waveform Effects.", "DBLP authors": ["Palkesh Jain", "Jordi Cortadella", "Sachin S. Sapatnekar"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2505504", "OA papers": [{"PaperId": "https://openalex.org/W2344790342", "PaperTitle": "A Fast and Retargetable Framework for Logic-IP-Internal Electromigration Assessment Comprehending Advanced Waveform Effects", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Quazar Technologies (India)": 0.5, "Texas Instruments (India)": 0.5, "Universitat Polit\u00e8cnica de Catalunya": 1.0, "University of Minnesota": 1.0}, "Authors": ["Palkesh Jain", "Jordi Cortadella", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "A Skew-Normal Canonical Model for Statistical Static Timing Analysis.", "DBLP authors": ["Ramprasath S.", "Madiwalar Vijaykumar", "Vinita Vasudevan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2501370", "OA papers": [{"PaperId": "https://openalex.org/W2344454022", "PaperTitle": "A Skew-Normal Canonical Model for Statistical Static Timing Analysis", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Indian Institute of Technology Madras": 3.0}, "Authors": ["S. Ramprasath", "Madiwalar Vijaykumar", "Vinita Vasudevan"]}]}, {"DBLP title": "Measuring Improvement When Using HUB Formats to Implement Floating-Point Systems Under Round-to-Nearest.", "DBLP authors": ["Javier Hormigo", "Julio Villalba"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2502318", "OA papers": [{"PaperId": "https://openalex.org/W2342490988", "PaperTitle": "Measuring Improvement When Using HUB Formats to Implement Floating-Point Systems Under Round-to-Nearest", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Malaga": 2.0}, "Authors": ["Javier Hormigo", "Julio Villalba"]}]}, {"DBLP title": "A High Throughput List Decoder Architecture for Polar Codes.", "DBLP authors": ["Jun Lin", "Chenrong Xiong", "Zhiyuan Yan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2499777", "OA papers": [{"PaperId": "https://openalex.org/W2296687408", "PaperTitle": "A High Throughput List Decoder Architecture for Polar Codes", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Lehigh University": 3.0}, "Authors": ["Jingyu Lin", "Chenrong Xiong", "Zhiyuan Yan"]}]}, {"DBLP title": "Computing Seeds for LFSR-Based Test Generation From Nontest Cubes.", "DBLP authors": ["Irith Pomeranz"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2496190", "OA papers": [{"PaperId": "https://openalex.org/W2343223608", "PaperTitle": "Computing Seeds for LFSR-Based Test Generation From Nontest Cubes", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Unequal-Error-Protection Error Correction Codes for the Embedded Memories in Digital Signal Processors.", "DBLP authors": ["Hoyoung Tang", "Jongsun Park"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2497368", "OA papers": [{"PaperId": "https://openalex.org/W2406610829", "PaperTitle": "Unequal-Error-Protection Error Correction Codes for the Embedded Memories in Digital Signal Processors", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea University": 2.0}, "Authors": ["Hoyoung Tang", "Jongsun Park"]}]}, {"DBLP title": "A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO.", "DBLP authors": ["Antony Xavier Glittas", "Mathini Sellathurai", "Gopalakrishnan Lakshminarayanan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2504391", "OA papers": [{"PaperId": "https://openalex.org/W2342509890", "PaperTitle": "A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Heriot-Watt University": 2.0, "National Institute of Technology Tiruchirappalli": 1.0}, "Authors": ["Antony Xavier Glittas", "Mathini Sellathurai", "G. Lakshminarayanan"]}]}, {"DBLP title": "Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power Binary-Weighted Current-Steering DAC.", "DBLP authors": ["Fang-Ting Chou", "Chung-Chih Hung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2503727", "OA papers": [{"PaperId": "https://openalex.org/W2344053280", "PaperTitle": "Glitch Energy Reduction and SFDR Enhancement Techniques for Low-Power Binary-Weighted Current-Steering DAC", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Fang-Ting Chou", "Chung-Chih Hung"]}]}, {"DBLP title": "Area-Delay Efficient Digit-Serial Multiplier Based on k-Partitioning Scheme Combined With TMVP Block Recombination Approach.", "DBLP authors": ["Chiou-Yng Lee", "Pramod Kumar Meher", "Chung-Hsin Liu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2514272", "OA papers": [{"PaperId": "https://openalex.org/W2343934186", "PaperTitle": "Area-Delay Efficient Digit-Serial Multiplier Based on &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$k$ &lt;/tex-math&gt; &lt;/inline-formula&gt;-Partitioning Scheme Combined With TMVP Block Recombination Approach", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Lunghwa University of Science and Technology": 1.0, "Nanyang Technological University": 1.0, "Chinese Culture University": 1.0}, "Authors": ["Chiou-Yng Lee", "Pramod Kumar Meher", "Chung-Hsin Liu"]}]}, {"DBLP title": "Two-State Checkpointing for Energy-Efficient Fault Tolerance in Hard Real-Time Systems.", "DBLP authors": ["Mohammad Salehi", "Mohammad Khavari Tavana", "Semeen Rehman", "Muhammad Shafique", "Alireza Ejlali", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2512839", "OA papers": [{"PaperId": "https://openalex.org/W2345302610", "PaperTitle": "Two-State Checkpointing for Energy-Efficient Fault Tolerance in Hard Real-Time Systems", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Sharif University of Technology": 3.0, "Karlsruhe Institute of Technology": 3.0}, "Authors": ["Mohammad Salehi", "Mohammad Khavari Tavana", "Semeen Rehman", "Muhammad Shafique", "Alireza Ejlali", "Jorg Henkel"]}]}, {"DBLP title": "Early Selection of Critical Paths for Reliable NBTI Aging-Delay Monitoring.", "DBLP authors": ["Andres F. Gomez", "V\u00edctor H. Champac"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2513379", "OA papers": [{"PaperId": "https://openalex.org/W2342386422", "PaperTitle": "Early Selection of Critical Paths for Reliable NBTI Aging-Delay Monitoring", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Institute of Astrophysics, Optics and Electronics": 2.0}, "Authors": ["Andres Gomez", "Victor Champac"]}]}, {"DBLP title": "Design and FPGA Implementation of a Reconfigurable 1024-Channel Channelization Architecture for SDR Application.", "DBLP authors": ["Xue Liu", "Ze-ke Wang", "Qing-xu Deng"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2508038", "OA papers": [{"PaperId": "https://openalex.org/W2342436688", "PaperTitle": "Design and FPGA Implementation of a Reconfigurable 1024-Channel Channelization Architecture for SDR Application", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Northeastern University": 2.0, "Nanyang Technological University": 1.0}, "Authors": ["Xue Liu", "Zeke Wang", "Qingxu Deng"]}]}, {"DBLP title": "A Holistic Modeling and Analysis of Optical-Electrical Interfaces for Inter/Intra-chip Interconnects.", "DBLP authors": ["Zhehui Wang", "Jiang Xu", "Peng Yang", "Luan Huu Kinh Duong", "Zhifei Wang", "Xuan Wang", "Zhe Wang", "Haoran Li", "Rafael Kioji Vivas Maeda"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2511065", "OA papers": [{"PaperId": "https://openalex.org/W2344039825", "PaperTitle": "A Holistic Modeling and Analysis of Optical\u2013Electrical Interfaces for Inter/Intra-chip Interconnects", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Hong Kong University of Science and Technology": 7.0}, "Authors": ["Zhehui Wang", "Jiang Xu", "Peng Yang", "Luan H. K. Duong", "Xuan Wang", "Hao Li", "Rafael K. V. Maeda"]}]}, {"DBLP title": "Coherent and Incoherent Crosstalk Noise Analyses in Interchip/Intrachip Optical Interconnection Networks.", "DBLP authors": ["Luan H. K. Duong", "Zhehui Wang", "Mahdi Nikdast", "Jiang Xu", "Peng Yang", "Zhifei Wang", "Zhe Wang", "Rafael K. V. Maeda", "Haoran Li", "Xuan Wang", "S\u00e9bastien Le Beux", "Yvain Thonnart"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2511039", "OA papers": [{"PaperId": "https://openalex.org/W2344705420", "PaperTitle": "Coherent and Incoherent Crosstalk Noise Analyses in Interchip/Intrachip Optical Interconnection Networks", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Hong Kong University of Science and Technology": 9.0, "Polytechnique Montr\u00e9al": 1.0, "\u00c9cole Centrale de Lyon": 0.5, "Institut des Nanotechnologies de Lyon": 0.5, "CEA LETI": 1.0}, "Authors": ["Luan H. K. Duong", "Zhehui Wang", "Mahdi Nikdast", "Jiang Xu", "Peng Yang", "Zhifei Wang", "Zhe Wang", "Rafael K. V. Maeda", "Haoran Li", "Xuan Wang", "Sebastien Le Beux", "Yvain Thonnart"]}]}, {"DBLP title": "Wireless NoC and Dynamic VFI Codesign: Energy Efficiency Without Performance Penalty.", "DBLP authors": ["Ryan Gary Kim", "Wonje Choi", "Zhuo Chen", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2512611", "OA papers": [{"PaperId": "https://openalex.org/W2343995837", "PaperTitle": "Wireless NoC and Dynamic VFI Codesign: Energy Efficiency Without Performance Penalty", "Year": 2016, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Washington State University": 3.0, "Carnegie Mellon University": 3.0}, "Authors": ["Ryan Gary Kim", "Wonje Choi", "Zhuo Chen", "Partha Pratim Pande", "Diana Marculescu", "Radu Marculescu"]}]}, {"DBLP title": "10-Gb/s Distributed Amplifier-Based VCSEL Driver IC With ESD Protection in 130-nm CMOS.", "DBLP authors": ["Tao Zhang", "Ping Gui", "Sudipto Chakraborty", "Tianwei Liu", "Guoying Wu", "Paulo Moreira", "Filip Tavernier"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2507438", "OA papers": [{"PaperId": "https://openalex.org/W2343539011", "PaperTitle": "10-Gb/s Distributed Amplifier-Based VCSEL Driver IC With ESD Protection in 130-nm CMOS", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Southern Methodist University": 3.0, "Texas Instruments (United States)": 1.0, "Integrated Device Technology (United States)": 1.0, "European Organization for Nuclear Research": 1.0, "Department of Electrotechnical EngineeringMICAS (Microelectronics and Sensors), KU Leuven, Leuven": 1.0}, "Authors": ["Tao Zhang", "Ping Gui", "Sudipto Chakraborty", "Tianwei Liu", "Guoying Wu", "Paulo Moreira", "Filip Tavernier"]}]}, {"DBLP title": "A 1-16 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator.", "DBLP authors": ["Guoying Wu", "Deping Huang", "Jingxiao Li", "Ping Gui", "Tianwei Liu", "Shita Guo", "Rui Wang", "Yanli Fan", "Sudipto Chakraborty", "Mark Morgan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2508045", "OA papers": [{"PaperId": "https://openalex.org/W4238728324", "PaperTitle": "A 1\u201316 Gb/s All-Digital Clock and Data Recovery With a Wideband High-Linearity Phase Interpolator", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Integrated Device Technology (United States)": 0.5, "Southern Methodist University": 5.0, "Qualcomm (United States)": 0.5, "Ambarella (United States)": 0.5, "Broadcom (United States)": 0.5, "Texas Instruments (United States)": 3.0}, "Authors": ["Guoying Wu", "Deping Huang", "Jingxiao Li", "Ping Gui", "Tianwei Liu", "Shita Guo", "Rong Wang", "Yanli Fan", "Sudipto Chakraborty", "Mark A. Morgan"]}]}, {"DBLP title": "Built-In Self-Test Methodology With Statistical Analysis for Electrical Diagnosis of Wearout in a Static Random Access Memory Array.", "DBLP authors": ["Woongrae Kim", "Chang-Chih Chen", "Dae Hyun Kim", "Linda Milor"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2513369", "OA papers": [{"PaperId": "https://openalex.org/W2344948535", "PaperTitle": "Built-In Self-Test Methodology With Statistical Analysis for Electrical Diagnosis of Wearout in a Static Random Access Memory Array", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Woongrae Kim", "Chang-Chih Chen", "Dae Won Kim", "Linda Milor"]}]}, {"DBLP title": "CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache.", "DBLP authors": ["Shouyi Yin", "Weizhi Xu", "Jiakun Li", "Leibo Liu", "Shaojun Wei"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2507597", "OA papers": [{"PaperId": "https://openalex.org/W2344503214", "PaperTitle": "CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 1.5, "Institute of Microelectronics": 1.5, "Shandong Normal University": 1.0, "Stanford University": 1.0}, "Authors": ["Shouyi Yin", "Weizhi Xu", "Jiakun Li", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "A Low-Power Class-AB Gm-Based Amplifier With Application to an 11-bit Pipelined ADC.", "DBLP authors": ["Yunjae Suh", "Seungnam Choi", "Jae-Yoon Sim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2504494", "OA papers": [{"PaperId": "https://openalex.org/W2344217215", "PaperTitle": "A Low-Power Class-AB Gm-Based Amplifier With Application to an 11-bit Pipelined ADC", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Samsung (South Korea)": 1.0, "Pohang University of Science and Technology": 2.0}, "Authors": ["Yunjae Suh", "Seungnam Choi", "Jae-Yoon Sim"]}]}, {"DBLP title": "A 1-GS/s 9-bit Zero-Crossing-Based Pipeline ADC Using a Resistor as a Current Source.", "DBLP authors": ["Young-Hwa Kim", "SeongHwan Cho"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2508564", "OA papers": [{"PaperId": "https://openalex.org/W2464699181", "PaperTitle": "A 1-GS/s 9-bit Zero-Crossing-Based Pipeline ADC Using a Resistor as a Current Source", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Young Ho Kim", "SeongHwan Cho"]}]}, {"DBLP title": "A Two-Stage Large-Capacitive-Load Amplifier With Multiple Cross-Coupled Small-Gain Stages.", "DBLP authors": ["Marco Ho", "Jianping Guo", "Tin Wai Mui", "Kai Ho Mak", "Wang Ling Goh", "Hiu Ching Poon", "Shi Bu", "Ming Wai Lau", "Ka Nang Leung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2515131", "OA papers": [{"PaperId": "https://openalex.org/W2343244569", "PaperTitle": "A Two-Stage Large-Capacitive-Load Amplifier With Multiple Cross-Coupled Small-Gain Stages", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Chinese University of Hong Kong": 7.0, "Sun Yat-sen University": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Marco Ho", "Jianping Guo", "Tin Wai Mui", "Kai Yan Mak", "Wang Ling Goh", "Hiu Ching Poon", "Bu Shi", "Ming Woei Lau", "Ka Nang Leung"]}]}, {"DBLP title": "HAVA: Heterogeneous Multicore ASIP for Multichannel Low-Bit-Rate Vocoder Applications.", "DBLP authors": ["Zhenqi Wei", "Peilin Liu", "Rongdi Sun", "Jun Dai", "Zunquan Zhou", "Xiangming Geng", "Rendong Ying"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2509459", "OA papers": [{"PaperId": "https://openalex.org/W2473709247", "PaperTitle": "HAVA: Heterogeneous Multicore ASIP for Multichannel Low-Bit-Rate Vocoder Applications", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Shanghai Jiao Tong University": 7.0}, "Authors": ["Zhenqi Wei", "Peilin Liu", "Rongdi Sun", "Jun Dai", "Zunquan Zhou", "Geng Xiangming", "Rendong Ying"]}]}, {"DBLP title": "Wide-Locking Range Divide-by-3 Injection-Locked Frequency Divider Using Sixth-Order RLC Resonator.", "DBLP authors": ["Sheng-Lyang Jang", "Wei-Chung Cheng", "Ching-Wen Hsue"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2509254", "OA papers": [{"PaperId": "https://openalex.org/W2343110581", "PaperTitle": "Wide-Locking Range Divide-by-3 Injection-Locked Frequency Divider Using Sixth-Order &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$RLC$ &lt;/tex-math&gt; &lt;/inline-formula&gt; Resonator", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Taiwan University of Science and Technology": 3.0}, "Authors": ["Sheng-Lyang Jang", "Wei-Chung Cheng", "Ching-Wen Hsue"]}]}, {"DBLP title": "Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC.", "DBLP authors": ["Jianwei Liu", "Yan Zhu", "Chi-Hang Chan", "Sai-Weng Sin", "Seng-Pan U", "Rui Paulo da Silva Martins"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2015.2509164", "OA papers": [{"PaperId": "https://openalex.org/W2343728099", "PaperTitle": "Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Macau University of Science and Technology": 3.8333333333333335, "State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau,Macau,China": 1.0, "Synopsys Macau Ltd., Mississauga, ON, Canada": 0.5, "Instituto Polit\u00e9cnico de Lisboa": 0.3333333333333333, "University of Lisbon": 0.3333333333333333}, "Authors": ["Jian-Wei Liu", "Yan Zhu", "Chi-Hang Chan", "Sai-Weng Sin", "Seng-Pan U", "Rui P. Martins"]}]}, {"DBLP title": "A New Fast and Area-Efficient Adder-Based Sign Detector for RNS {2n-1, 2n, 2n+1}.", "DBLP authors": ["Sachin Kumar", "Chip-Hong Chang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2516522", "OA papers": [{"PaperId": "https://openalex.org/W2342507513", "PaperTitle": "A New Fast and Area-Efficient Adder-Based Sign Detector for RNS {&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$2^{n}-1, 2^{n}, 2^{n}+1$ &lt;/tex-math&gt; &lt;/inline-formula&gt;}", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Sachin Kumar", "Chip-Hong Chang"]}]}, {"DBLP title": "Precharge-Free, Low-Power Content-Addressable Memory.", "DBLP authors": ["V. Mohammed Zackriya", "Harish M. Kittur"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2518219", "OA papers": [{"PaperId": "https://openalex.org/W2342755891", "PaperTitle": "Precharge-Free, Low-Power Content-Addressable Memory", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Vellore Institute of Technology University": 2.0}, "Authors": ["Mohammed Zackriya", "Harish M. Kittur"]}]}, {"DBLP title": "A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications.", "DBLP authors": ["Lior Atias", "Adam Teman", "Robert Giterman", "Pascal Meinerzhagen", "Alexander Fish"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2518220", "OA papers": [{"PaperId": "https://openalex.org/W2343627454", "PaperTitle": "A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications", "Year": 2016, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Bar-Ilan University": 4.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Lior Atias", "Adam Teman", "Robert Giterman", "Pascal Meinerzhagen", "Alexander Fish"]}]}, {"DBLP title": "Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell.", "DBLP authors": ["Sayeed Ahmad", "Mohit Kumar Gupta", "Naushad Alam", "Mohd. Hasan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2520490", "OA papers": [{"PaperId": "https://openalex.org/W2344542627", "PaperTitle": "Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell", "Year": 2016, "CitationCount": 113, "EstimatedCitation": 113, "Affiliations": {"Aligarh Muslim University": 4.0}, "Authors": ["Sayeed Ahmad", "Mohit Gupta", "Naushad Alam", "Mohd. Hasan"]}]}, {"DBLP title": "Reduced-Complexity Nonbinary LDPC Decoder for High-Order Galois Fields Based on Trellis Min-Max Algorithm.", "DBLP authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "Mar\u00eda Jos\u00e9 Canet", "Javier Valls"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2514484", "OA papers": [{"PaperId": "https://openalex.org/W2343531432", "PaperTitle": "Reduced-Complexity Nonbinary LDPC Decoder for High-Order Galois Fields Based on Trellis Min\u2013Max Algorithm", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of the Andes": 1.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 3.0}, "Authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "Maria Jose Canet", "Javier Valls"]}]}, {"DBLP title": "Exploiting Intracell Bit-Error Characteristics to Improve Min-Sum LDPC Decoding for MLC NAND Flash-Based Storage in Mobile Device.", "DBLP authors": ["Hongbin Sun", "Wenzhe Zhao", "Minjie Lv", "Guiqiang Dong", "Nanning Zheng", "Tong Zhang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2535224", "OA papers": [{"PaperId": "https://openalex.org/W2315706183", "PaperTitle": "Exploiting Intracell Bit-Error Characteristics to Improve Min-Sum LDPC Decoding for MLC NAND Flash-Based Storage in Mobile Device", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Xi'an Jiaotong University": 4.0, "Skyera Inc., San Jose, CA, USA": 1.0, "Rensselaer Polytechnic Institute": 1.0}, "Authors": ["Hongbin Sun", "Wenzhe Zhao", "Minjie Lv", "Guiqiang Dong", "Nanning Zheng", "Tong Zhang"]}]}, {"DBLP title": "Low-Power FPGA Design Using Memoization-Based Approximate Computing.", "DBLP authors": ["Sharad Sinha", "Wei Zhang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2520979", "OA papers": [{"PaperId": "https://openalex.org/W2342690825", "PaperTitle": "Low-Power FPGA Design Using Memoization-Based Approximate Computing", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Hong Kong University of Science and Technology": 2.0}, "Authors": ["Sharad Sinha", "Wei Zhang"]}]}, {"DBLP title": "Low-Power System for Detection of Symptomatic Patterns in Audio Biological Signals.", "DBLP authors": ["Himanshu Markandeya", "Kaushik Roy"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2521869", "OA papers": [{"PaperId": "https://openalex.org/W2343509836", "PaperTitle": "Low-Power System for Detection of Symptomatic Patterns in Audio Biological Signals", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Purdue University West Lafayette": 2.0}, "Authors": ["Himanshu S. Markandeya", "Kaushik Roy"]}]}, {"DBLP title": "A Saliency-Driven LCD Power Management System.", "DBLP authors": ["Yang Xiao", "Siddharth Advani", "Donghwa Shin", "Naehyuck Chang", "Jack Sampson", "Vijaykrishnan Narayanan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2520392", "OA papers": [{"PaperId": "https://openalex.org/W2320207946", "PaperTitle": "A Saliency-Driven LCD Power Management System", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys (United States)": 1.0, "Pennsylvania State University": 3.0, "Yeungnam University": 1.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Yang Xiao", "Siddharth Advani", "Donghwa Shin", "Naehyuck Chang", "John H. Sampson", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "2.31-Gb/s/ch Area-Efficient Crosstalk Canceled Hybrid Capacitive Coupling Interconnect for 3-D Integration.", "DBLP authors": ["Myat Thu Linn Aung", "Eric Teck Heng Lim", "Takefumi Yoshikawa", "Tony Tae-Hyoung Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2516520", "OA papers": [{"PaperId": "https://openalex.org/W2344019991", "PaperTitle": "2.31-Gb/s/ch Area-Efficient Crosstalk Canceled Hybrid Capacitive Coupling Interconnect for 3-D Integration", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Nanyang Technological University": 2.0, "[Panasonic Semiconductor Development Asia, Singapore]": 1.0, "National Institute of Technology, Nagano College": 1.0}, "Authors": ["Myat Moe Thwe Aung", "Teck Kwang Lim", "Takefumi Yoshikawa", "Tony Tae-Hyoung Kim"]}]}, {"DBLP title": "System-Level Modeling of Microprocessor Reliability Degradation Due to Bias Temperature Instability and Hot Carrier Injection.", "DBLP authors": ["Chang-Chih Chen", "Taizhi Liu", "Linda Milor"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2520658", "OA papers": [{"PaperId": "https://openalex.org/W2328978473", "PaperTitle": "System-Level Modeling of Microprocessor Reliability Degradation Due to Bias Temperature Instability and Hot Carrier Injection", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Chang-Chih Chen", "Taizhi Liu", "Linda Milor"]}]}, {"DBLP title": "Enhanced Built-In Self-Repair Techniques for Improving Fabrication Yield and Reliability of Embedded Memories.", "DBLP authors": ["Shyue-Kung Lu", "Cheng-Ju Tsai", "Masaki Hashizume"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2523499", "OA papers": [{"PaperId": "https://openalex.org/W2343549777", "PaperTitle": "Enhanced Built-In Self-Repair Techniques for Improving Fabrication Yield and Reliability of Embedded Memories", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taiwan University of Science and Technology": 2.0, "Tokushima University": 1.0}, "Authors": ["Shyue-Kung Lu", "Cheng-Ju Tsai", "Masaki Hashizume"]}]}, {"DBLP title": "Reliable Power Gating With NBTI Aging Benefits.", "DBLP authors": ["Daniele Rossi", "Vasileios Tenentes", "Sheng Yang", "S. Saqib Khursheed", "Bashir M. Al-Hashimi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2519385", "OA papers": [{"PaperId": "https://openalex.org/W2343750816", "PaperTitle": "Reliable Power Gating With NBTI Aging Benefits", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Southampton": 4.0, "University of Liverpool": 1.0}, "Authors": ["Daniele Rossi", "Vasileios Tenentes", "Sheng Yang", "Saqib Khursheed", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "Analysis and Mapping for Thermal and Energy Efficiency of 3-D Video Processing on 3-D Multicore Processors.", "DBLP authors": ["Amit Kumar Singh", "Muhammad Shafique", "Akash Kumar", "J\u00f6rg Henkel"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2517025", "OA papers": [{"PaperId": "https://openalex.org/W2345029459", "PaperTitle": "Analysis and Mapping for Thermal and Energy Efficiency of 3-D Video Processing on 3-D Multicore Processors", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of York": 1.0, "Karlsruhe Institute of Technology": 2.0, "TU Dresden": 1.0}, "Authors": ["Amit Singh", "Muhammad Shafique", "Akash Kumar", "Jorg Henkel"]}]}, {"DBLP title": "A Test Selection Procedure for Improving the Accuracy of Defect Diagnosis.", "DBLP authors": ["Irith Pomeranz"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2533444", "OA papers": [{"PaperId": "https://openalex.org/W2335318588", "PaperTitle": "A Test Selection Procedure for Improving the Accuracy of Defect Diagnosis", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A 4\u00d75-Gb/s 1.12-\u00b5s Locking Time Reference-Less Receiver With Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels.", "DBLP authors": ["Junyoung Song", "Sewook Hwang", "Chulwoo Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2520584", "OA papers": [{"PaperId": "https://openalex.org/W2343285134", "PaperTitle": "A <inline-formula> <tex-math notation=\"LaTeX\">$4\\times 5$ </tex-math> </inline-formula>-Gb/s 1.12-<inline-formula> <tex-math notation=\"LaTeX\">$\\mu \\text{s}$ </tex-math> </inline-formula> Locking Time Reference-Less Receiver With Asynchronous Sampling-Based Frequency Acquisition and Clock Shared Subchannels", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea University": 3.0}, "Authors": ["Junyoung Song", "Sewook Hwang", "Chulwoo Kim"]}]}, {"DBLP title": "Noise Coupling Models in Heterogeneous 3-D ICs.", "DBLP authors": ["Boris Vaisband", "Eby G. Friedman"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2535370", "OA papers": [{"PaperId": "https://openalex.org/W2315610049", "PaperTitle": "Noise Coupling Models in Heterogeneous 3-D ICs", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Rochester": 2.0}, "Authors": ["Boris Vaisband", "Eby G. Friedman"]}]}, {"DBLP title": "Accelerated Accurate Timing Yield Estimation Based on Control Variates and Importance Sampling.", "DBLP authors": ["Alp Arslan Bayrakci"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2521541", "OA papers": [{"PaperId": "https://openalex.org/W2342468858", "PaperTitle": "Accelerated Accurate Timing Yield Estimation Based on Control Variates and Importance Sampling", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Gebze Technical University": 1.0}, "Authors": ["Alp Arslan Bayrakci"]}]}, {"DBLP title": "Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces.", "DBLP authors": ["Hyeon Uk Sim", "Atul Rahman", "Jongeun Lee"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2520491", "OA papers": [{"PaperId": "https://openalex.org/W2344398102", "PaperTitle": "Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Ulsan National Institute of Science and Technology": 3.0}, "Authors": ["Hyeonuk Sim", "Atul Rahman", "Jongeun Lee"]}]}, {"DBLP title": "An Equalizer With Controllable Transfer Function for 6-Gb/s HDMI and 5.4-Gb/s DisplayPort Receivers in 28-nm UTBB-FDSOI.", "DBLP authors": ["Paramjeet Singh Sahni", "Suresh Chandra Joshi", "Nitin Gupta", "Gangaikondan Subramani Visweswaran"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2530680", "OA papers": [{"PaperId": "https://openalex.org/W2329557596", "PaperTitle": "An Equalizer With Controllable Transfer Function for 6-Gb/s HDMI and 5.4-Gb/s DisplayPort Receivers in 28-nm UTBB-FDSOI", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"STMicroelectronics (India)": 3.0, "Indian Institute of Technology Delhi": 1.0}, "Authors": ["Paramjeet Singh Sahni", "Suresh M. Joshi", "Nitin Gupta", "G. S. Visweswaran"]}]}, {"DBLP title": "A Flexible-Weighted Nonbinary Searching Technique for High-Speed SAR-ADCs.", "DBLP authors": ["Lei Qiu", "Kai Tang", "Yuanjin Zheng", "Liter Siek"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2532605", "OA papers": [{"PaperId": "https://openalex.org/W2335530728", "PaperTitle": "A Flexible-Weighted Nonbinary Searching Technique for High-Speed SAR-ADCs", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Shenfang Yuan", "Kai Tang", "Yuanjin Zheng", "Liter Siek"]}]}, {"DBLP title": "Defect- and Variation-Tolerant Logic Mapping in Nanocrossbar Using Bipartite Matching and Memetic Algorithm.", "DBLP authors": ["Bo Yuan", "Bin Li", "Huanhuan Chen", "Xin Yao"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2530898", "OA papers": [{"PaperId": "https://openalex.org/W2324812159", "PaperTitle": "Defect- and Variation-Tolerant Logic Mapping in Nanocrossbar Using Bipartite Matching and Memetic Algorithm", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Science and Technology of China": 2.5, "Chinese Academy of Sciences": 0.5, "University of Birmingham": 1.0}, "Authors": ["Bo Yuan", "Bin Li", "Huanhuan Chen", "Xin Yao"]}]}, {"DBLP title": "Detector for MLC NAND Flash Memory Using Neighbor-A-Priori Information.", "DBLP authors": ["Chaudhry Adnan Aslam", "Yong Liang Guan", "Kui Cai"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2523759", "OA papers": [{"PaperId": "https://openalex.org/W2343316582", "PaperTitle": "Detector for MLC NAND Flash Memory Using Neighbor-<italic>A-Priori</italic> Information", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Nanyang Technological University": 2.0, "Singapore University of Technology and Design": 1.0}, "Authors": ["Chaudhry Adnan Aslam", "Yong Liang Guan", "Kui Cai"]}]}, {"DBLP title": "Network-on-Chip-Enabled Multicore Platforms for Parallel Model Predictive Control.", "DBLP authors": ["Xian Li", "Karthi Duraisamy", "Paul Bogdan", "Turbo Majumder", "Partha Pratim Pande"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2528121", "OA papers": [{"PaperId": "https://openalex.org/W2320684615", "PaperTitle": "Network-on-Chip-Enabled Multicore Platforms for Parallel Model Predictive Control", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Washington State University": 3.0, "University of Southern California": 1.0, "Intel (United States)": 1.0}, "Authors": ["Xian Chang Li", "Karthi Duraisamy", "Paul Bogdan", "Turbo Majumder", "Partha Pratim Pande"]}]}, {"DBLP title": "Corner-Aware Dynamic Gate Voltage Scheme to Achieve High Read Yield in STT-RAM.", "DBLP authors": ["Sara Choi", "Taehui Na", "Jisu Kim", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2532878", "OA papers": [{"PaperId": "https://openalex.org/W2323614752", "PaperTitle": "Corner-Aware Dynamic Gate Voltage Scheme to Achieve High Read Yield in STT-RAM", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yonsei University": 4.0, "Qualcomm (United States)": 2.0}, "Authors": ["Sara Choi", "Taehui Na", "Sun-Uk Kim", "Jung Hyun Kim", "Seung Gul Kang", "Seong-Ook Jung"]}]}, {"DBLP title": "Magnetic Domain-Wall Racetrack Memory-Based Nonvolatile Logic for Low-Power Computing and Fast Run-Time-Reconfiguration.", "DBLP authors": ["Kejie Huang", "Rong Zhao"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2523124", "OA papers": [{"PaperId": "https://openalex.org/W2343559494", "PaperTitle": "Magnetic Domain-Wall Racetrack Memory-Based Nonvolatile Logic for Low-Power Computing and Fast Run-Time-Reconfiguration", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Singapore University of Technology and Design": 2.0}, "Authors": ["Kejie Huang", "Rong Zhao"]}]}, {"DBLP title": "Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops.", "DBLP authors": ["Niranjan Kulkarni", "Jinghua Yang", "Jae-sun Seo", "Sarma B. K. Vrudhula"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2527783", "OA papers": [{"PaperId": "https://openalex.org/W2345076121", "PaperTitle": "Reducing Power, Leakage, and Area of Standard-Cell ASICs Using Threshold Logic Flip-Flops", "Year": 2016, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Cadence Design Systems (United States)": 1.0, "Arizona State University": 3.0}, "Authors": ["Niranjan Kulkarni", "Jinghua Yang", "Jae-sun Seo", "Sarma Vrudhula"]}]}, {"DBLP title": "A 0.25-3.25-GHz Wideband CMOS-RF Spectrum Sensor for Narrowband Energy Detection.", "DBLP authors": ["Vishal Khatri", "Gaurab Banerjee"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2530305", "OA papers": [{"PaperId": "https://openalex.org/W2323422058", "PaperTitle": "A 0.25\u20133.25-GHz Wideband CMOS-RF Spectrum Sensor for Narrowband Energy Detection", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Indian Institute of Science Bangalore": 2.0}, "Authors": ["Vishal Khatri", "Gaurab Banerjee"]}]}, {"DBLP title": "A Statistical Design Approach for a Digitally Programmable Mismatch-Tolerant High-Speed Nauta Structure Differential OTA in 65-nm CMOS.", "DBLP authors": ["Andrew P. Nicholson", "Artemij Iberzanov", "Julian Jenkins", "Tara Julia Hamilton", "Torsten Lehmann"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2526048", "OA papers": [{"PaperId": "https://openalex.org/W2316430163", "PaperTitle": "A Statistical Design Approach for a Digitally Programmable Mismatch-Tolerant High-Speed Nauta Structure Differential OTA in 65-nm CMOS", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"UNSW Sydney": 3.0, "Perceptia Devices Inc., Sydney, NSW, Australia": 1.0, "Western Sydney University": 1.0}, "Authors": ["Andrew G. Nicholson", "Artemij Iberzanov", "Julian M. Jenkins", "Tara Julia Hamilton", "Torsten Lehmann"]}]}, {"DBLP title": "A Process-Tolerant, Low-Voltage, Inverter-Based OTA for Continuous-Time \u03a3-\u0394 ADC.", "DBLP authors": ["Ayman H. Ismail", "Islam Mostafa"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2525786", "OA papers": [{"PaperId": "https://openalex.org/W2312997066", "PaperTitle": "A Process-Tolerant, Low-Voltage, Inverter-Based OTA for Continuous-Time &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\Sigma $ &lt;/tex-math&gt; &lt;/inline-formula&gt;\u2013&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\Delta $ &lt;/tex-math&gt; &lt;/inline-formula&gt; ADC", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Ain Shams University": 2.0}, "Authors": ["Ayman Ismail", "Islam M. Mostafa"]}]}, {"DBLP title": "Digitally Assisted Built-In Tuning Using Hamming Distance Proportional Signatures in RF Circuits.", "DBLP authors": ["Shyam Kumar Devarakond", "Shreyas Sen", "Aritra Banerjee", "Abhijit Chatterjee"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2526646", "OA papers": [{"PaperId": "https://openalex.org/W2324503390", "PaperTitle": "Digitally Assisted Built-In Tuning Using Hamming Distance Proportional Signatures in RF Circuits", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 2.0, "Intel (United States)": 1.0, "Texas Instruments (United States)": 1.0}, "Authors": ["Shyam Kumar Devarakond", "Shreyas Sen", "Aritra Banerjee", "Abhijit Chatterjee"]}]}, {"DBLP title": "Efficient Architecture for Soft-Input Soft-Output Sphere Detection With Perfect Node Enumeration.", "DBLP authors": ["Esther P. Adeva", "Gerhard P. Fettweis"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2526904", "OA papers": [{"PaperId": "https://openalex.org/W2334821253", "PaperTitle": "Efficient Architecture for Soft-Input Soft-Output Sphere Detection With Perfect Node Enumeration", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"[Integrated Device Technology, Munich, Germany]": 1.0, "TU Dresden": 1.0}, "Authors": ["Esther P. Adeva", "Gerhard Fettweis"]}]}, {"DBLP title": "Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach.", "DBLP authors": ["Jeyavijayan (JV) Rajendran", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2530092", "OA papers": [{"PaperId": "https://openalex.org/W2330979548", "PaperTitle": "Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach", "Year": 2016, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"The University of Texas at Dallas": 1.0, "New York University Abu Dhabi": 1.0, "Department of Electrical and Computer Engineering, Center for Research in Interdisciplinary Studies in Security and Privacy (CRISSP)\u2013New York and CRISSP\u2013Abu Dhabi, New York University, Brooklyn, NY, USA": 1.0}, "Authors": ["Jeyavijayan Rajendran", "Ozgur Sinanoglu", "Ramesh Karri"]}]}, {"DBLP title": "A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators.", "DBLP authors": ["Erhan Ozalevli"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2541166", "OA papers": [{"PaperId": "https://openalex.org/W2333139145", "PaperTitle": "A Compact One-Pin Mode Transition Circuit for Clock Synchronization in Current-Mode- Controlled Switching Regulators", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas Instruments (United States)": 1.0}, "Authors": ["Erhan Ozalevli"]}]}, {"DBLP title": "A Capacitor-Less LDO With High-Frequency PSR Suitable for a Wide Range of On-Chip Capacitive Loads.", "DBLP authors": ["Jorge Zarate-Roldan", "Mengde Wang", "Joselyn Torres", "Edgar S\u00e1nchez-Sinencio"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2527681", "OA papers": [{"PaperId": "https://openalex.org/W2333133286", "PaperTitle": "A Capacitor-Less LDO With High-Frequency PSR Suitable for a Wide Range of On-Chip Capacitive Loads", "Year": 2016, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Texas A&M University": 1.0, "Analog Devices (United States)": 1.0, "Silicon Labs (United States)": 2.0}, "Authors": ["Jorge Zarate-Roldan", "Mengde Wang", "Jose Torres", "Edgar Sanchez-Sinencio"]}]}, {"DBLP title": "A 10-\u03bc s Transient Recovery Time Low-EMI DC-DC Buck Converter With \u0394 - \u0394 Modulator.", "DBLP authors": ["Yuh-Shyan Hwang", "Jiann-Jong Chen", "Wei-Jhih Hou", "Pao-Hua Liao", "Yi-Tsen Ku"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2532902", "OA papers": [{"PaperId": "https://openalex.org/W2512870924", "PaperTitle": "A 10-<inline-formula> <tex-math notation=\"LaTeX\">$\\mu \\text{s}$ </tex-math> </inline-formula> Transient Recovery Time Low-EMI DC-DC Buck Converter With <inline-formula> <tex-math notation=\"LaTeX\">$\\Delta $ </tex-math> </inline-formula>\u2013<inline-formula> <tex-math notation=\"LaTeX\">$\\Sigma $ </tex-math> </inline-formula> Modulator", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Taipei University of Technology": 5.0}, "Authors": ["Yuh-Shyan Hwang", "Jiann-Jong Chen", "Wei-Jhih Hou", "Pao-Hua Liao", "Yi-Tsen Ku"]}]}, {"DBLP title": "Multiple-Cell Reference Scheme for Narrow Reference Resistance Distribution in Deep Submicrometer STT-RAM.", "DBLP authors": ["Taehui Na", "Jung Pill Kim", "Seung-Hyuk Kang", "Seong-Ook Jung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2536639", "OA papers": [{"PaperId": "https://openalex.org/W2329608471", "PaperTitle": "Multiple-Cell Reference Scheme for Narrow Reference Resistance Distribution in Deep Submicrometer STT-RAM", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Yonsei University": 2.0, "Qualcomm (United States)": 2.0}, "Authors": ["Taehui Na", "Jung Hyun Kim", "Seung Gul Kang", "Seong-Ook Jung"]}]}, {"DBLP title": "FastRead: Improving Read Performance for Multilevel-Cell Flash Memory.", "DBLP authors": ["Da-Wei Chang", "Wei-Cheng Lin", "Hsin-Hung Chen"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2542215", "OA papers": [{"PaperId": "https://openalex.org/W2327242323", "PaperTitle": "FastRead: Improving Read Performance for Multilevel-Cell Flash Memory", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Da-Wei Chang", "Wei-Cheng Lin", "Hsin-Hung Chen"]}]}, {"DBLP title": "Multiplierless Unity-Gain SDF FFTs.", "DBLP authors": ["Mario Garrido", "Rikard Andersson", "Fahad Qureshi", "Oscar Gustafsson"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2542583", "OA papers": [{"PaperId": "https://openalex.org/W2324524642", "PaperTitle": "Multiplierless Unity-Gain SDF FFTs", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Link\u00f6ping University": 3.0, "Tampere University of Applied Sciences": 1.0}, "Authors": ["M. D. M. Capeans Garrido", "Rikard Andersson", "Fahad Qureshi", "Oscar Gustafsson"]}]}, {"DBLP title": "Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units.", "DBLP authors": ["Zhuo Qian", "Martin Margala"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2544838", "OA papers": [{"PaperId": "https://openalex.org/W2336946788", "PaperTitle": "Low-Power Split-Radix FFT Processors Using Radix-2 Butterfly Units", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Massachusetts Lowell": 2.0}, "Authors": ["Zhuo Qian", "Martin Margala"]}]}, {"DBLP title": "Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request Network.", "DBLP authors": ["Xianmin Chen", "Niraj K. Jha"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2538284", "OA papers": [{"PaperId": "https://openalex.org/W2319934965", "PaperTitle": "Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request Network", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Xianmin Chen", "Niraj K. Jha"]}]}, {"DBLP title": "Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization.", "DBLP authors": ["Lei Yang", "Weichen Liu", "Weiwen Jiang", "Mengquan Li", "Juan Yi", "Edwin Hsing-Mean Sha"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2535359", "OA papers": [{"PaperId": "https://openalex.org/W2318454936", "PaperTitle": "Application Mapping and Scheduling for Network-on-Chip-Based Multiprocessor System-on-Chip With Fine-Grain Communication Optimization", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Chongqing University": 6.0}, "Authors": ["Lei Yang", "Weichen Liu", "Weiwen Jiang", "Mengquan Li", "Juan Yi", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC.", "DBLP authors": ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2536747", "OA papers": [{"PaperId": "https://openalex.org/W2319515669", "PaperTitle": "Hybrid Drowsy SRAM and STT-RAM Buffer Designs for Dark-Silicon-Aware NoC", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of California, Santa Barbara": 2.0, "Nvidia (United States)": 1.0, "Nanjing University of Aeronautics and Astronautics": 1.0, "University of California, Santa Cruz": 1.0}, "Authors": ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"]}]}, {"DBLP title": "A Flexible Framework for the Automatic Generation of SBST Programs.", "DBLP authors": ["Andreas Riefert", "Riccardo Cantoro", "Matthias Sauer", "Matteo Sonza Reorda", "Bernd Becker"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2538800", "OA papers": [{"PaperId": "https://openalex.org/W2334801967", "PaperTitle": "A Flexible Framework for the Automatic Generation of SBST Programs", "Year": 2016, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Freiburg": 3.0, "Polytechnic University of Turin": 2.0}, "Authors": ["Andreas Riefert", "Paolo Bernardi", "Matthias Sauer", "Matteo Sonza Reorda", "Bernd Becker"]}]}, {"DBLP title": "Leakage-Power-Aware Scheduling With Dual-Threshold Voltage Design.", "DBLP authors": ["Nan Wang", "Wei Zhong", "Cong Hao", "Song Chen", "Takeshi Yoshimura", "Yu Zhu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2535221", "OA papers": [{"PaperId": "https://openalex.org/W2332982257", "PaperTitle": "Leakage-Power-Aware Scheduling With Dual-Threshold Voltage Design", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"East China University of Science and Technology": 2.0, "University of Science and Technology of China": 2.0, "Waseda University": 2.0}, "Authors": ["Nan Wang", "Wei Zhong", "Cong Hao", "Song Chen", "Takeshi Yoshimura", "Li-Min Zhu"]}]}, {"DBLP title": "Design Methodology for Voltage-Scaled Clock Distribution Networks.", "DBLP authors": ["Can Sitik", "Weicheng Liu", "Baris Taskin", "Emre Salman"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2539926", "OA papers": [{"PaperId": "https://openalex.org/W2326765630", "PaperTitle": "Design Methodology for Voltage-Scaled Clock Distribution Networks", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Drexel University": 2.0, "Stony Brook University": 2.0}, "Authors": ["Can Sitik", "Weicheng Liu", "Baris Taskin", "Emre Salman"]}]}, {"DBLP title": "Efficient Data Placement for Improving Data Access Performance on Domain-Wall Memory.", "DBLP authors": ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Chun Jason Xue", "Weiwen Jiang", "Yuangang Wang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2537400", "OA papers": [{"PaperId": "https://openalex.org/W2320746669", "PaperTitle": "Efficient Data Placement for Improving Data Access Performance on Domain-Wall Memory", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Chongqing University": 4.0, "City University of Hong Kong": 1.0, "Huawei Technologies (China)": 1.0}, "Authors": ["Xianzhang Chen", "Edwin H.-M. Sha", "Qingfeng Zhuge", "Chun Jason Xue", "Weiwen Jiang", "Yuanjie Lv"]}]}, {"DBLP title": "Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation.", "DBLP authors": ["Georgios Zervakis", "Kostas Tsoumanis", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Z. Pekmestzi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2535398", "OA papers": [{"PaperId": "https://openalex.org/W2323130283", "PaperTitle": "Design-Efficient Approximate Multiplication Circuits Through Partial Product Perforation", "Year": 2016, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"National Technical University of Athens": 5.0}, "Authors": ["George-John E. Nychas", "Kostas Tsoumanis", "Sotirios Xydis", "Dimitrios Soudris", "Kiamal Pekmestzi"]}]}, {"DBLP title": "Hybrid L2 NUCA Design and Management Considering Data Access Latency, Energy Efficiency, and Storage Lifetime.", "DBLP authors": ["Seunghan Lee", "Kyungsu Kang", "Jongpil Jung", "Chong-Min Kyung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2540069", "OA papers": [{"PaperId": "https://openalex.org/W2319433846", "PaperTitle": "Hybrid L2 NUCA Design and Management Considering Data Access Latency, Energy Efficiency, and Storage Lifetime", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Samsung (South Korea)": 2.0, "Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Seung-Han Lee", "Kyungsu Kang", "Jongpil Jung", "Chong-Min Kyung"]}]}, {"DBLP title": "Utilization-Aware Self-Tuning Design for TLC Flash Storage Devices.", "DBLP authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Chei-Wei Tsao", "Chung-Yu Liu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2538182", "OA papers": [{"PaperId": "https://openalex.org/W2328155254", "PaperTitle": "Utilization-Aware Self-Tuning Design for TLC Flash Storage Devices", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Department of Computer Science and Information Engineering, Graduate Institute of Networking and Multimedia, National Taiwan University Taipei, Taiwan": 2.0, "Institute of Information Science, Academia Sinica": 1.0, "National Taiwan University": 1.0}, "Authors": ["Ming-Chang Yang", "Yuan-Hao Chang", "Chei-Wei Tsao", "Chung-Yu Liu"]}]}, {"DBLP title": "Fixation Ratio of Error Location-Aware Strategy for Increased Reliable Retention Time of Flash Memory.", "DBLP authors": ["Debao Wei", "Liyan Qiao", "Shiyuan Wang", "Xiyuan Peng"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2537846", "OA papers": [{"PaperId": "https://openalex.org/W2333940685", "PaperTitle": "Fixation Ratio of Error Location-Aware Strategy for Increased Reliable Retention Time of Flash Memory", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Harbin Institute of Technology": 4.0}, "Authors": ["Debao Wei", "Liyan Qiao", "Shiyuan Wang", "Xiyuan Peng"]}]}, {"DBLP title": "Frequency-Boost Jitter Reduction for Voltage-Controlled Ring Oscillators.", "DBLP authors": ["Tsung-Hsueh Lee", "Pamela Abshire"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2541718", "OA papers": [{"PaperId": "https://openalex.org/W2324756981", "PaperTitle": "Frequency-Boost Jitter Reduction for Voltage-Controlled Ring Oscillators", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Tsung-Hsueh Lee", "Pamela Abshire"]}]}, {"DBLP title": "Stochastic Circuit Design and Performance Evaluation of Vector Quantization for Different Error Measures.", "DBLP authors": ["Ran Wang", "Jie Han", "Bruce F. Cockburn", "Duncan G. Elliott"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2535313", "OA papers": [{"PaperId": "https://openalex.org/W2319292801", "PaperTitle": "Stochastic Circuit Design and Performance Evaluation of Vector Quantization for Different Error Measures", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Alberta": 4.0}, "Authors": ["Ran Wang", "Jie Han", "Bruce F. Cockburn", "Duncan G. Elliott"]}]}, {"DBLP title": "Fully Integrated 10-GHz Active Circulator and Quasi-Circulator Using Bridged-T Networks in Standard CMOS.", "DBLP authors": ["Sen Wang", "Chih-Hsuan Lee", "Yan-Bin Wu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2535377", "OA papers": [{"PaperId": "https://openalex.org/W2330123107", "PaperTitle": "Fully Integrated 10-GHz Active Circulator and Quasi-Circulator Using Bridged-T Networks in Standard CMOS", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National Taipei University of Technology": 2.0, "Asus (Taiwan)": 1.0}, "Authors": ["Sen Wang", "Chih-Hsuan Lee", "Yan Wu"]}]}, {"DBLP title": "A Fine-Grained Control Flow Integrity Approach Against Runtime Memory Attacks for Embedded Systems.", "DBLP authors": ["Sanjeev Das", "Wei Zhang", "Yang Liu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2548561", "OA papers": [{"PaperId": "https://openalex.org/W2346595863", "PaperTitle": "A Fine-Grained Control Flow Integrity Approach Against Runtime Memory Attacks for Embedded Systems", "Year": 2016, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"Nanyang Technological University": 2.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Sanjeev Das", "Wei Zhang", "Yang Liu"]}]}, {"DBLP title": "Reconfigurable Systolic Array: From Architecture to Physical Design for NML.", "DBLP authors": ["Giovanni Causapruno", "Fabrizio Riente", "Giovanna Turvani", "Marco Vacca", "Massimo Ruo Roch", "Maurizio Zamboni", "Mariagrazia Graziano"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2547422", "OA papers": [{"PaperId": "https://openalex.org/W2337949091", "PaperTitle": "Reconfigurable Systolic Array: From Architecture to Physical Design for NML", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Polytechnic University of Turin": 7.0}, "Authors": ["Giovanni Causapruno", "Fabrizio Riente", "Giovanna Turvani", "Marco Vacca", "Massino Ruo Roch", "Maurizio Zamboni", "Mariagrazia Graziano"]}]}, {"DBLP title": "A Study of 3-D Power Delivery Networks With Multiple Clock Domains.", "DBLP authors": ["Aida Todri-Sanial", "Yuanqing Cheng"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2549275", "OA papers": [{"PaperId": "https://openalex.org/W2337632641", "PaperTitle": "A Study of 3-D Power Delivery Networks With Multiple Clock Domains", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "Beihang University": 1.0}, "Authors": ["Aida Todri-Sanial", "Yuanqing Cheng"]}]}, {"DBLP title": "All-Digital ON-Chip Process Sensor Using Ratioed Inverter-Based Ring Oscillator.", "DBLP authors": ["Young-Jae An", "Dong-Hoon Jung", "Kyungho Ryu", "Hyuck-Sang Yim", "Seong-Ook Jung"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2550603", "OA papers": [{"PaperId": "https://openalex.org/W2357026499", "PaperTitle": "All-Digital ON-Chip Process Sensor Using Ratioed Inverter-Based Ring Oscillator", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Yonsei University": 2.0, "Samsung (South Korea)": 1.0, "SK Group (South Korea)": 1.0}, "Authors": ["Young Jun An", "Seong-Ook Jung", "Kyungho Ryu", "Hyuck Sang Yim"]}]}, {"DBLP title": "EMBIRA: An Accelerator for Model-Based Iterative Reconstruction.", "DBLP authors": ["Junshi Liu", "Swagath Venkataramani", "Singanallur V. Venkatakrishnan", "Yun Pan", "Charles A. Bouman", "Anand Raghunathan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2551204", "OA papers": [{"PaperId": "https://openalex.org/W2344450670", "PaperTitle": "EMBIRA: An Accelerator for Model-Based Iterative Reconstruction", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 4.0, "Lawrence Berkeley National Laboratory": 1.0, "Zhejiang Province Institute of Architectural Design and Research": 0.5, "Zhejiang University": 0.5}, "Authors": ["Junshi Liu", "Swagath Venkataramani", "Singanallur Venkatakrishnan", "Yun Pan", "Charles A. Bouman", "Anand Raghunathan"]}]}, {"DBLP title": "Low-Latency ECDSA Signature Verification - A Road Toward Safer Traffic.", "DBLP authors": ["Miroslav Knezevic", "Ventzislav Nikov", "Peter Rombouts"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2557965", "OA papers": [{"PaperId": "https://openalex.org/W2404488291", "PaperTitle": "Low-Latency ECDSA Signature Verification\u2014A Road Toward Safer Traffic", "Year": 2016, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"NXP (Belgium)": 3.0}, "Authors": ["Miroslav Knezevic", "Ventzislav Nikov", "Peter Maria Franciscus Rombouts"]}]}, {"DBLP title": "Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology.", "DBLP authors": ["Yavar Safaei Mehrabani", "Mohammad Eshghi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2540071", "OA papers": [{"PaperId": "https://openalex.org/W2340158304", "PaperTitle": "Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology", "Year": 2016, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"Oldham Council": 1.0, "Shahid Beheshti University": 1.0}, "Authors": ["Yavar Safaei Mehrabani", "Mohammad Eshghi"]}]}, {"DBLP title": "Temperature and Voltage Measurement for Field Test Using an Aging-Tolerant Monitor.", "DBLP authors": ["Yousuke Miyake", "Yasuo Sato", "Seiji Kajihara", "Yukiya Miura"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2540654", "OA papers": [{"PaperId": "https://openalex.org/W2317523264", "PaperTitle": "Temperature and Voltage Measurement for Field Test Using an Aging-Tolerant Monitor", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Kyushu Institute of Technology": 3.0, "Tokyo Metropolitan University": 1.0}, "Authors": ["Yousuke Miyake", "Yasuo Sato", "Seiji Kajihara", "Yukiya Miura"]}]}, {"DBLP title": "A Cache-Assisted Scratchpad Memory for Multiple-Bit-Error Correction.", "DBLP authors": ["Hamed Farbeh", "Nooshin Sadat Mirzadeh", "Nahid Farhady Ghalaty", "Seyed Ghassem Miremadi", "Mahdi Fazeli", "Hossein Asadi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2544811", "OA papers": [{"PaperId": "https://openalex.org/W2337807743", "PaperTitle": "A Cache-Assisted Scratchpad Memory for Multiple-Bit-Error Correction", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Sharif University of Technology": 5.0, "Iran University of Science and Technology": 1.0}, "Authors": ["Hamed Farbeh", "Nooshin Mirzadeh", "Nahid Farhady Ghalaty", "Seyed Ghassem Miremadi", "Mahdi Fazeli", "Hossein Asadi"]}]}, {"DBLP title": "Alleviating Through-Silicon-Via Electromigration for 3-D Integrated Circuits Taking Advantage of Self-Healing Effect.", "DBLP authors": ["Yuanqing Cheng", "Aida Todri-Sanial", "Jianlei Yang", "Weisheng Zhao"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2543260", "OA papers": [{"PaperId": "https://openalex.org/W2338152143", "PaperTitle": "Alleviating Through-Silicon-Via Electromigration for 3-D Integrated Circuits Taking Advantage of Self-Healing Effect", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Beihang University": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5, "University of Montpellier": 0.5, "University of Pittsburgh": 1.0}, "Authors": ["Yuanqing Cheng", "Aida Todri-Sanial", "Jianlei Yang", "Weisheng Zhao"]}]}, {"DBLP title": "Golay-Correlator Window-Based Noise Cancellation Equalization Technique for 60-GHz Wireless OFDM/SC Receiver.", "DBLP authors": ["Chih-Feng Wu", "Wei-Chang Liu", "Chia-Chun Tsui", "Chun-Yi Liu", "Meng-Siou Sie", "Shyh-Jye Jou"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2544884", "OA papers": [{"PaperId": "https://openalex.org/W2342430562", "PaperTitle": "Golay-Correlator Window-Based Noise Cancellation Equalization Technique for 60-GHz Wireless OFDM/SC Receiver", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Yang Ming Chiao Tung University": 6.0}, "Authors": ["Chih-Feng Wu", "Wei-Chang Liu", "Chia-Chun Tsui", "Chunyi Liu", "Meng-Siou Sie", "Shyh-Jye Jou"]}]}, {"DBLP title": "A 24- \u03bcW 12-bit 1-MS/s SAR ADC With Two-Step Decision DAC Switching in 110-nm CMOS.", "DBLP authors": ["Yung-Hui Chung", "Chia-Wei Yen", "Meng-Hsuan Wu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2547958", "OA papers": [{"PaperId": "https://openalex.org/W2335843887", "PaperTitle": "A 24- $\\mu \\text{W}$ 12-bit 1-MS/s SAR ADC With Two-Step Decision DAC Switching in 110-nm CMOS", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taiwan University of Science and Technology": 2.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Yung-Hui Chung", "Chia-Wei Yen", "Meng-Hsuan Wu"]}]}, {"DBLP title": "Novel Wire Planning Schemes for Pin Minimization in Digital Microfluidic Biochips.", "DBLP authors": ["Pranab Roy", "Swati Saha", "Hafizur Rahaman", "Parthasarathi Dasgupta"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2541671", "OA papers": [{"PaperId": "https://openalex.org/W2396660971", "PaperTitle": "Novel Wire Planning Schemes for Pin Minimization in Digital Microfluidic Biochips", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 3.0, "Indian Institute of Management Calcutta": 1.0}, "Authors": ["Pranab Roy", "Swati Saha", "Hafizur Rahaman", "Parthasarathi Dasgupta"]}]}, {"DBLP title": "Defragmentation for Efficient Runtime Resource Management in NoC-Based Many-Core Systems.", "DBLP authors": ["Jim Ng", "Xiaohang Wang", "Amit Kumar Singh", "Terrence S. T. Mak"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2548564", "OA papers": [{"PaperId": "https://openalex.org/W2342077212", "PaperTitle": "Defragmentation for Efficient Runtime Resource Management in NoC-Based Many-Core Systems", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"South China University of Technology": 2.0, "University of York": 1.0, "University of Southampton": 1.0}, "Authors": ["Jim Mee Ng", "Xiaohang Wang", "Amit Singh", "Terrence Mak"]}]}, {"DBLP title": "An Adaptive Process-Variation-Aware Technique for Power-Gating-Induced Power/Ground Noise Mitigation in MPSoC.", "DBLP authors": ["Zhe Wang", "Xuan Wang", "Jiang Xu", "Haoran Li", "Rafael K. V. Maeda", "Zhehui Wang", "Peng Yang", "Luan H. K. Duong", "Zhifei Wang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2552238", "OA papers": [{"PaperId": "https://openalex.org/W2346113994", "PaperTitle": "An Adaptive Process-Variation-Aware Technique for Power-Gating-Induced Power/Ground Noise Mitigation in MPSoC", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hong Kong University of Science and Technology": 7.0}, "Authors": ["Zhe Wang", "Xuan Wang", "Jiang Xu", "Hao Li", "Rafael K. V. Maeda", "Peng Yang", "Luan H. K. Duong"]}]}, {"DBLP title": "Weighted Round Robin Configuration for Worst-Case Delay Optimization in Network-on-Chip.", "DBLP authors": ["Fahimeh Jafari", "Axel Jantsch", "Zhonghai Lu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2556007", "OA papers": [{"PaperId": "https://openalex.org/W26549463", "PaperTitle": "Weighted Round Robin Configuration for Worst-Case Delay Optimization in Network-on-Chip", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Liverpool Hope University": 1.0, "TU Wien": 1.0, "Royal Institute of Technology": 1.0}, "Authors": ["Fahimeh Jafari", "Axel Jantsch", "Zhonghai Lu"]}]}, {"DBLP title": "Emulation-Based Analysis of System-on-Chip Performance Under Variations.", "DBLP authors": ["Vivek Joy Kozhikkottu", "Rangharajan Venkatesan", "Anand Raghunathan", "Sujit Dey"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2551243", "OA papers": [{"PaperId": "https://openalex.org/W2344883001", "PaperTitle": "Emulation-Based Analysis of System-on-Chip Performance Under Variations", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 3.0, "University of San Diego": 1.0}, "Authors": ["Vivek Kozhikkottu", "Rangharajan Venkatesan", "Anand Raghunathan", "Sujit Dey"]}]}, {"DBLP title": "Effective Radii of On-Chip Decoupling Capacitors Under Noise Constraint.", "DBLP authors": ["Jun Wang", "Jianmin Lu", "Yang Liu", "Xiuqin Chu", "Yushan Li"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2559585", "OA papers": [{"PaperId": "https://openalex.org/W2359161038", "PaperTitle": "Effective Radii of On-Chip Decoupling Capacitors Under Noise Constraint", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Xidian University": 5.0}, "Authors": ["Jun Wang", "Jianmin Lu", "Yang Liu", "Xiuqin Chu", "Yu-Shan Li"]}]}, {"DBLP title": "A Highly Scalable Optical Network-on-Chip With Small Network Diameter and Deadlock Freedom.", "DBLP authors": ["Xiaolu Wang", "Huaxi Gu", "Yintang Yang", "Kun Wang", "Qinfen Hao"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2561299", "OA papers": [{"PaperId": "https://openalex.org/W2395508525", "PaperTitle": "A Highly Scalable Optical Network-on-Chip With Small Network Diameter and Deadlock Freedom", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Xidian University": 3.5, "Institute of Microelectronics": 0.5, "Huawei Technologies (China)": 1.0}, "Authors": ["Xiaolu Wang", "Huaxi Gu", "Yintang Yang", "Kun Wang", "Qinfen Hao"]}]}, {"DBLP title": "Architecture of Ring-Based Redundant TSV for Clustered Faults.", "DBLP authors": ["Wei-Hen Lo", "Kang Chi", "TingTing Hwang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2558514", "OA papers": [{"PaperId": "https://openalex.org/W2397543037", "PaperTitle": "Architecture of Ring-Based Redundant TSV for Clustered Faults", "Year": 2016, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {}, "Authors": ["Wei-Hen Lo", "Kang Chi", "TingTing Hwang"]}]}, {"DBLP title": "Efficiency Optimization of Silicon Photonic Links in 65-nm CMOS and 28-nm FDSOI Technology Nodes.", "DBLP authors": ["Robert Polster", "Yvain Thonnart", "Guillaume Waltener", "Jose-Luis Gonzalez Jimenez", "Eric Cassan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2553673", "OA papers": [{"PaperId": "https://openalex.org/W2343329434", "PaperTitle": "Efficiency Optimization of Silicon Photonic Links in 65-nm CMOS and 28-nm FDSOI Technology Nodes", "Year": 2016, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Atomic Energy and Alternative Energies Commission": 1.3333333333333333, "CEA LETI": 1.3333333333333333, "Grenoble Alpes University": 1.3333333333333333, "University of Paris-Sud": 1.0}, "Authors": ["Robert Polster", "Yvain Thonnart", "Guillaume Waltener", "Jose J. Gonzalez", "Eric Cassan"]}]}, {"DBLP title": "Design Tradeoffs of Vertical RRAM-Based 3-D Cross-Point Array.", "DBLP authors": ["Pai-Yu Chen", "Zhiwei Li", "Shimeng Yu"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2553123", "OA papers": [{"PaperId": "https://openalex.org/W2345132083", "PaperTitle": "Design Tradeoffs of Vertical RRAM-Based 3-D Cross-Point Array", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Pai-Yu Chen", "Zhiwei Li", "Shimeng Yu"]}]}, {"DBLP title": "System-Level Power Analysis of a Multicore Multipower Domain Processor With ON-Chip Voltage Regulators.", "DBLP authors": ["Ayan Paul", "Sang Phill Park", "Dinesh Somasekhar", "Young Moon Kim", "Nitin Borkar", "Ulya R. Karpuzcu", "Chris H. Kim"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2555954", "OA papers": [{"PaperId": "https://openalex.org/W2361579363", "PaperTitle": "System-Level Power Analysis of a Multicore Multipower Domain Processor With ON-Chip Voltage Regulators", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Minnesota": 3.0, "Intel (United States)": 4.0}, "Authors": ["Ayan Paul", "Sang Min Park", "Dinesh Somasekhar", "Young Ho Kim", "Nitin Borkar", "Ulya R. Karpuzcu", "Chris H. Kim"]}]}, {"DBLP title": "A High-SNR Projection-Based Atom Selection OMP Processor for Compressive Sensing.", "DBLP authors": ["Jin-Wei Jhang", "Yuan-Hao Huang"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2554401", "OA papers": [{"PaperId": "https://openalex.org/W2353809413", "PaperTitle": "A High-SNR Projection-Based Atom Selection OMP Processor for Compressive Sensing", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Jin-Wei Jhang", "Yuan-Hao Huang"]}]}, {"DBLP title": "Designing Low Power and Durable Digital Blocks Using Shadow Nanoelectromechanical Relays.", "DBLP authors": ["Sadegh Yazdanshenas", "Behnam Khaleghi", "Paolo Ienne", "Hossein Asadi"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2553106", "OA papers": [{"PaperId": "https://openalex.org/W2344619236", "PaperTitle": "Designing Low Power and Durable Digital Blocks Using Shadow Nanoelectromechanical Relays", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Sharif University of Technology": 3.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0}, "Authors": ["Sadegh Yazdanshenas", "Behnam Khaleghi", "Paolo Ienne", "Hossein Asadi"]}]}, {"DBLP title": "A Multimode Area-Efficient SCL Polar Decoder.", "DBLP authors": ["Chenrong Xiong", "Jun Lin", "Zhiyuan Yan"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2557806", "OA papers": [{"PaperId": "https://openalex.org/W2963280471", "PaperTitle": "A Multimode Area-Efficient SCL Polar Decoder", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Lehigh University": 3.0}, "Authors": ["Chenrong Xiong", "Jun Lin", "Zhiyuan Yan"]}]}, {"DBLP title": "5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications.", "DBLP authors": ["Yongsheng Xu", "Ge Wu", "Leonid Belostotski", "James W. Haslett"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2558105", "OA papers": [{"PaperId": "https://openalex.org/W2354420835", "PaperTitle": "5-bit 5-GS/s Noninterleaved Time-Based ADC in 65-nm CMOS for Radio-Astronomy Applications", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of Calgary": 4.0}, "Authors": ["Yongsheng Xu", "Ge Wu", "Leonid Belostotski", "James W. Haslett"]}]}, {"DBLP title": "Energy-Efficient Adaptive Hardware Accelerator for Text Mining Application Kernels.", "DBLP authors": ["Robert Karam", "Ruchir Puri", "Swarup Bhunia"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2555984", "OA papers": [{"PaperId": "https://openalex.org/W2369950074", "PaperTitle": "Energy-Efficient Adaptive Hardware Accelerator for Text Mining Application Kernels", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Florida": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Robert Karam", "Ruchir Puri", "Swarup Bhunia"]}]}, {"DBLP title": "Optimizing the Implementation of SEC-DAEC Codes in FPGAs.", "DBLP authors": ["Alfonso S\u00e1nchez-Maci\u00e1n", "Pedro Reviriego", "Juan Antonio Maestro"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2556943", "OA papers": [{"PaperId": "https://openalex.org/W2347197634", "PaperTitle": "Optimizing the Implementation of SEC\u2013DAEC Codes in FPGAs", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nebrija University": 3.0}, "Authors": ["Alfonso Sanchez-Macian", "Pedro Reviriego", "Juan Antonio Maestro"]}]}, {"DBLP title": "Asymmetrical Dead-Time Control Driver for Buck Regulator.", "DBLP authors": ["Chundong Wu", "Wang Ling Goh", "Chiang Liang Kok", "Liter Siek", "Yat-Hei Lam", "Xi Zhu", "Ravinder Pal Singh"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2551321", "OA papers": [{"PaperId": "https://openalex.org/W2335912995", "PaperTitle": "Asymmetrical Dead-Time Control Driver for Buck Regulator", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Nanyang Technological University": 5.0, "Agency for Science, Technology and Research, Institute of Microelectronics, Singapore": 2.0}, "Authors": ["Chundong Wu", "Wang Ling Goh", "Chiang Liang Kok", "Liter Siek", "Yat-Hei Lam", "Xi Zhu", "Ravinder J. Singh"]}]}, {"DBLP title": "A Calibration Technique for Bang-Bang ADPLLs Using Jitter Distribution Monitoring.", "DBLP authors": ["Sebastian H\u00f6ppner", "Johannes Partzsch", "Johannes Neumann", "Ren\u00e9 Sch\u00fcffny", "Christian Mayr"], "year": 2016, "doi": "https://doi.org/10.1109/TVLSI.2016.2558664", "OA papers": [{"PaperId": "https://openalex.org/W2364515252", "PaperTitle": "A Calibration Technique for Bang-Bang ADPLLs Using Jitter Distribution Monitoring", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Center for Systems Biology Dresden": 5.0}, "Authors": ["Sebastian Hoppner", "Johannes Partzsch", "Johannes T Neumann", "Rene Schuffny", "Christian Mayr"]}]}]