

================================================================
== Vitis HLS Report for 'MMWeightToArray'
================================================================
* Date:           Mon Mar 10 15:36:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.986 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       19|  10.000 ns|  0.190 us|    1|   19|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                   Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78  |MMWeightToArray_Pipeline_VITIS_LOOP_295_1  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +-----------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       4|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|       33|     269|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     185|    -|
|Register             |        -|     -|        5|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       38|     458|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |                       Instance                      |                   Module                  | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78  |MMWeightToArray_Pipeline_VITIS_LOOP_295_1  |        0|   0|  33|  269|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+
    |Total                                                |                                           |        0|   0|  33|  269|    0|
    +-----------------------------------------------------+-------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   4|           2|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |MM_SA_W_10_write  |   9|          2|    1|          2|
    |MM_SA_W_11_write  |   9|          2|    1|          2|
    |MM_SA_W_12_write  |   9|          2|    1|          2|
    |MM_SA_W_13_write  |   9|          2|    1|          2|
    |MM_SA_W_14_write  |   9|          2|    1|          2|
    |MM_SA_W_15_write  |   9|          2|    1|          2|
    |MM_SA_W_1_write   |   9|          2|    1|          2|
    |MM_SA_W_2_write   |   9|          2|    1|          2|
    |MM_SA_W_3_write   |   9|          2|    1|          2|
    |MM_SA_W_4_write   |   9|          2|    1|          2|
    |MM_SA_W_5_write   |   9|          2|    1|          2|
    |MM_SA_W_6_write   |   9|          2|    1|          2|
    |MM_SA_W_7_write   |   9|          2|    1|          2|
    |MM_SA_W_8_write   |   9|          2|    1|          2|
    |MM_SA_W_9_write   |   9|          2|    1|          2|
    |MM_SA_W_write     |   9|          2|    1|          2|
    |ap_NS_fsm         |  14|          3|    1|          3|
    |ap_done           |   9|          2|    1|          2|
    |fifo_mm_w_read    |   9|          2|    1|          2|
    |mode_blk_n        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 185|         41|   20|         41|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                               | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                         |  2|   0|    2|          0|
    |ap_done_reg                                                       |  1|   0|    1|          0|
    |grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78_ap_start_reg  |  1|   0|    1|          0|
    |mode_5_reg_123                                                    |  1|   0|    1|          0|
    +------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                             |  5|   0|    5|          0|
    +------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  MMWeightToArray|  return value|
|fifo_mm_w_dout             |   in|  512|     ap_fifo|        fifo_mm_w|       pointer|
|fifo_mm_w_num_data_valid   |   in|    8|     ap_fifo|        fifo_mm_w|       pointer|
|fifo_mm_w_fifo_cap         |   in|    8|     ap_fifo|        fifo_mm_w|       pointer|
|fifo_mm_w_empty_n          |   in|    1|     ap_fifo|        fifo_mm_w|       pointer|
|fifo_mm_w_read             |  out|    1|     ap_fifo|        fifo_mm_w|       pointer|
|MM_SA_W_din                |  out|  128|     ap_fifo|          MM_SA_W|       pointer|
|MM_SA_W_num_data_valid     |   in|    3|     ap_fifo|          MM_SA_W|       pointer|
|MM_SA_W_fifo_cap           |   in|    3|     ap_fifo|          MM_SA_W|       pointer|
|MM_SA_W_full_n             |   in|    1|     ap_fifo|          MM_SA_W|       pointer|
|MM_SA_W_write              |  out|    1|     ap_fifo|          MM_SA_W|       pointer|
|MM_SA_W_1_din              |  out|  128|     ap_fifo|        MM_SA_W_1|       pointer|
|MM_SA_W_1_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_1|       pointer|
|MM_SA_W_1_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_1|       pointer|
|MM_SA_W_1_full_n           |   in|    1|     ap_fifo|        MM_SA_W_1|       pointer|
|MM_SA_W_1_write            |  out|    1|     ap_fifo|        MM_SA_W_1|       pointer|
|MM_SA_W_2_din              |  out|  128|     ap_fifo|        MM_SA_W_2|       pointer|
|MM_SA_W_2_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_2|       pointer|
|MM_SA_W_2_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_2|       pointer|
|MM_SA_W_2_full_n           |   in|    1|     ap_fifo|        MM_SA_W_2|       pointer|
|MM_SA_W_2_write            |  out|    1|     ap_fifo|        MM_SA_W_2|       pointer|
|MM_SA_W_3_din              |  out|  128|     ap_fifo|        MM_SA_W_3|       pointer|
|MM_SA_W_3_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_3|       pointer|
|MM_SA_W_3_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_3|       pointer|
|MM_SA_W_3_full_n           |   in|    1|     ap_fifo|        MM_SA_W_3|       pointer|
|MM_SA_W_3_write            |  out|    1|     ap_fifo|        MM_SA_W_3|       pointer|
|MM_SA_W_4_din              |  out|  128|     ap_fifo|        MM_SA_W_4|       pointer|
|MM_SA_W_4_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_4|       pointer|
|MM_SA_W_4_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_4|       pointer|
|MM_SA_W_4_full_n           |   in|    1|     ap_fifo|        MM_SA_W_4|       pointer|
|MM_SA_W_4_write            |  out|    1|     ap_fifo|        MM_SA_W_4|       pointer|
|MM_SA_W_5_din              |  out|  128|     ap_fifo|        MM_SA_W_5|       pointer|
|MM_SA_W_5_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_5|       pointer|
|MM_SA_W_5_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_5|       pointer|
|MM_SA_W_5_full_n           |   in|    1|     ap_fifo|        MM_SA_W_5|       pointer|
|MM_SA_W_5_write            |  out|    1|     ap_fifo|        MM_SA_W_5|       pointer|
|MM_SA_W_6_din              |  out|  128|     ap_fifo|        MM_SA_W_6|       pointer|
|MM_SA_W_6_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_6|       pointer|
|MM_SA_W_6_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_6|       pointer|
|MM_SA_W_6_full_n           |   in|    1|     ap_fifo|        MM_SA_W_6|       pointer|
|MM_SA_W_6_write            |  out|    1|     ap_fifo|        MM_SA_W_6|       pointer|
|MM_SA_W_7_din              |  out|  128|     ap_fifo|        MM_SA_W_7|       pointer|
|MM_SA_W_7_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_7|       pointer|
|MM_SA_W_7_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_7|       pointer|
|MM_SA_W_7_full_n           |   in|    1|     ap_fifo|        MM_SA_W_7|       pointer|
|MM_SA_W_7_write            |  out|    1|     ap_fifo|        MM_SA_W_7|       pointer|
|MM_SA_W_8_din              |  out|  128|     ap_fifo|        MM_SA_W_8|       pointer|
|MM_SA_W_8_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_8|       pointer|
|MM_SA_W_8_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_8|       pointer|
|MM_SA_W_8_full_n           |   in|    1|     ap_fifo|        MM_SA_W_8|       pointer|
|MM_SA_W_8_write            |  out|    1|     ap_fifo|        MM_SA_W_8|       pointer|
|MM_SA_W_9_din              |  out|  128|     ap_fifo|        MM_SA_W_9|       pointer|
|MM_SA_W_9_num_data_valid   |   in|    3|     ap_fifo|        MM_SA_W_9|       pointer|
|MM_SA_W_9_fifo_cap         |   in|    3|     ap_fifo|        MM_SA_W_9|       pointer|
|MM_SA_W_9_full_n           |   in|    1|     ap_fifo|        MM_SA_W_9|       pointer|
|MM_SA_W_9_write            |  out|    1|     ap_fifo|        MM_SA_W_9|       pointer|
|MM_SA_W_10_din             |  out|  128|     ap_fifo|       MM_SA_W_10|       pointer|
|MM_SA_W_10_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_10|       pointer|
|MM_SA_W_10_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_10|       pointer|
|MM_SA_W_10_full_n          |   in|    1|     ap_fifo|       MM_SA_W_10|       pointer|
|MM_SA_W_10_write           |  out|    1|     ap_fifo|       MM_SA_W_10|       pointer|
|MM_SA_W_11_din             |  out|  128|     ap_fifo|       MM_SA_W_11|       pointer|
|MM_SA_W_11_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_11|       pointer|
|MM_SA_W_11_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_11|       pointer|
|MM_SA_W_11_full_n          |   in|    1|     ap_fifo|       MM_SA_W_11|       pointer|
|MM_SA_W_11_write           |  out|    1|     ap_fifo|       MM_SA_W_11|       pointer|
|MM_SA_W_12_din             |  out|  128|     ap_fifo|       MM_SA_W_12|       pointer|
|MM_SA_W_12_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_12|       pointer|
|MM_SA_W_12_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_12|       pointer|
|MM_SA_W_12_full_n          |   in|    1|     ap_fifo|       MM_SA_W_12|       pointer|
|MM_SA_W_12_write           |  out|    1|     ap_fifo|       MM_SA_W_12|       pointer|
|MM_SA_W_13_din             |  out|  128|     ap_fifo|       MM_SA_W_13|       pointer|
|MM_SA_W_13_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_13|       pointer|
|MM_SA_W_13_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_13|       pointer|
|MM_SA_W_13_full_n          |   in|    1|     ap_fifo|       MM_SA_W_13|       pointer|
|MM_SA_W_13_write           |  out|    1|     ap_fifo|       MM_SA_W_13|       pointer|
|MM_SA_W_14_din             |  out|  128|     ap_fifo|       MM_SA_W_14|       pointer|
|MM_SA_W_14_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_14|       pointer|
|MM_SA_W_14_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_14|       pointer|
|MM_SA_W_14_full_n          |   in|    1|     ap_fifo|       MM_SA_W_14|       pointer|
|MM_SA_W_14_write           |  out|    1|     ap_fifo|       MM_SA_W_14|       pointer|
|MM_SA_W_15_din             |  out|  128|     ap_fifo|       MM_SA_W_15|       pointer|
|MM_SA_W_15_num_data_valid  |   in|    3|     ap_fifo|       MM_SA_W_15|       pointer|
|MM_SA_W_15_fifo_cap        |   in|    3|     ap_fifo|       MM_SA_W_15|       pointer|
|MM_SA_W_15_full_n          |   in|    1|     ap_fifo|       MM_SA_W_15|       pointer|
|MM_SA_W_15_write           |  out|    1|     ap_fifo|       MM_SA_W_15|       pointer|
|p_read                     |   in|   30|     ap_none|           p_read|        scalar|
|mode_dout                  |   in|    1|     ap_fifo|             mode|       pointer|
|mode_num_data_valid        |   in|    3|     ap_fifo|             mode|       pointer|
|mode_fifo_cap              |   in|    3|     ap_fifo|             mode|       pointer|
|mode_empty_n               |   in|    1|     ap_fifo|             mode|       pointer|
|mode_read                  |  out|    1|     ap_fifo|             mode|       pointer|
+---------------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mode, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.52ns)   --->   "%p_read_2 = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %p_read" [tools.cpp:290->top.cpp:83]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.52ns)   --->   "%mode_5 = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %mode" [tools.cpp:290->top.cpp:83]   --->   Operation 5 'read' 'mode_5' <Predicate = true> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_mm_w, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln292 = br i1 %mode_5, void %VITIS_LOOP_300_2.i.preheader, void %MMWeightToArray.exit" [tools.cpp:292->top.cpp:83]   --->   Operation 23 'br' 'br_ln292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty' <Predicate = (!mode_5)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.14ns)   --->   "%call_ln290 = call void @MMWeightToArray_Pipeline_VITIS_LOOP_295_1, i30 %p_read_2, i512 %fifo_mm_w, i128 %MM_SA_W, i128 %MM_SA_W_4, i128 %MM_SA_W_8, i128 %MM_SA_W_12, i128 %MM_SA_W_1, i128 %MM_SA_W_5, i128 %MM_SA_W_9, i128 %MM_SA_W_13, i128 %MM_SA_W_2, i128 %MM_SA_W_6, i128 %MM_SA_W_10, i128 %MM_SA_W_14, i128 %MM_SA_W_3, i128 %MM_SA_W_7, i128 %MM_SA_W_11, i128 %MM_SA_W_15" [tools.cpp:290->top.cpp:83]   --->   Operation 25 'call' 'call_ln290' <Predicate = (!mode_5)> <Delay = 1.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln290 = call void @MMWeightToArray_Pipeline_VITIS_LOOP_295_1, i30 %p_read_2, i512 %fifo_mm_w, i128 %MM_SA_W, i128 %MM_SA_W_4, i128 %MM_SA_W_8, i128 %MM_SA_W_12, i128 %MM_SA_W_1, i128 %MM_SA_W_5, i128 %MM_SA_W_9, i128 %MM_SA_W_13, i128 %MM_SA_W_2, i128 %MM_SA_W_6, i128 %MM_SA_W_10, i128 %MM_SA_W_14, i128 %MM_SA_W_3, i128 %MM_SA_W_7, i128 %MM_SA_W_11, i128 %MM_SA_W_15" [tools.cpp:290->top.cpp:83]   --->   Operation 26 'call' 'call_ln290' <Predicate = (!mode_5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %MMWeightToArray.exit"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!mode_5)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln83 = ret" [top.cpp:83]   --->   Operation 28 'ret' 'ret_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_mm_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface) [ 000]
p_read_2          (read         ) [ 001]
mode_5            (read         ) [ 011]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
br_ln292          (br           ) [ 000]
empty             (wait         ) [ 000]
call_ln290        (call         ) [ 000]
br_ln0            (br           ) [ 000]
ret_ln83          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_mm_w">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_mm_w"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MM_SA_W">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MM_SA_W_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MM_SA_W_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MM_SA_W_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MM_SA_W_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MM_SA_W_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MM_SA_W_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="MM_SA_W_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="MM_SA_W_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="MM_SA_W_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="MM_SA_W_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="MM_SA_W_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="MM_SA_W_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="MM_SA_W_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="MM_SA_W_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="MM_SA_W_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mode">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MMWeightToArray_Pipeline_VITIS_LOOP_295_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_2_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="30" slack="0"/>
<pin id="68" dir="0" index="1" bw="30" slack="0"/>
<pin id="69" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mode_5_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_5/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="30" slack="0"/>
<pin id="81" dir="0" index="2" bw="512" slack="0"/>
<pin id="82" dir="0" index="3" bw="128" slack="0"/>
<pin id="83" dir="0" index="4" bw="128" slack="0"/>
<pin id="84" dir="0" index="5" bw="128" slack="0"/>
<pin id="85" dir="0" index="6" bw="128" slack="0"/>
<pin id="86" dir="0" index="7" bw="128" slack="0"/>
<pin id="87" dir="0" index="8" bw="128" slack="0"/>
<pin id="88" dir="0" index="9" bw="128" slack="0"/>
<pin id="89" dir="0" index="10" bw="128" slack="0"/>
<pin id="90" dir="0" index="11" bw="128" slack="0"/>
<pin id="91" dir="0" index="12" bw="128" slack="0"/>
<pin id="92" dir="0" index="13" bw="128" slack="0"/>
<pin id="93" dir="0" index="14" bw="128" slack="0"/>
<pin id="94" dir="0" index="15" bw="128" slack="0"/>
<pin id="95" dir="0" index="16" bw="128" slack="0"/>
<pin id="96" dir="0" index="17" bw="128" slack="0"/>
<pin id="97" dir="0" index="18" bw="128" slack="0"/>
<pin id="98" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln290/1 "/>
</bind>
</comp>

<comp id="118" class="1005" name="p_read_2_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="30" slack="1"/>
<pin id="120" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="mode_5_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="54" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="36" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="99"><net_src comp="64" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="100"><net_src comp="66" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="102"><net_src comp="2" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="78" pin=6"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="78" pin=7"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="78" pin=8"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="78" pin=9"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="78" pin=10"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="78" pin=11"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="78" pin=12"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="78" pin=13"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="78" pin=14"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="78" pin=15"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="78" pin=16"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="78" pin=17"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="78" pin=18"/></net>

<net id="121"><net_src comp="66" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="126"><net_src comp="72" pin="2"/><net_sink comp="123" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MM_SA_W | {1 2 }
	Port: MM_SA_W_1 | {1 2 }
	Port: MM_SA_W_2 | {1 2 }
	Port: MM_SA_W_3 | {1 2 }
	Port: MM_SA_W_4 | {1 2 }
	Port: MM_SA_W_5 | {1 2 }
	Port: MM_SA_W_6 | {1 2 }
	Port: MM_SA_W_7 | {1 2 }
	Port: MM_SA_W_8 | {1 2 }
	Port: MM_SA_W_9 | {1 2 }
	Port: MM_SA_W_10 | {1 2 }
	Port: MM_SA_W_11 | {1 2 }
	Port: MM_SA_W_12 | {1 2 }
	Port: MM_SA_W_13 | {1 2 }
	Port: MM_SA_W_14 | {1 2 }
	Port: MM_SA_W_15 | {1 2 }
 - Input state : 
	Port: MMWeightToArray : fifo_mm_w | {1 2 }
	Port: MMWeightToArray : p_read | {1 }
	Port: MMWeightToArray : mode | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------|---------|---------|
| Operation|                   Functional Unit                   |    FF   |   LUT   |
|----------|-----------------------------------------------------|---------|---------|
|   call   | grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78 |    30   |    74   |
|----------|-----------------------------------------------------|---------|---------|
|   read   |                 p_read_2_read_fu_66                 |    0    |    0    |
|          |                  mode_5_read_fu_72                  |    0    |    0    |
|----------|-----------------------------------------------------|---------|---------|
|   Total  |                                                     |    30   |    74   |
|----------|-----------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
| mode_5_reg_123 |    1   |
|p_read_2_reg_118|   30   |
+----------------+--------+
|      Total     |   31   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_MMWeightToArray_Pipeline_VITIS_LOOP_295_1_fu_78 |  p1  |   2  |  30  |   60   ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                        |      |      |      |   60   ||  0.362  ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   30   |   74   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   61   |   83   |
+-----------+--------+--------+--------+
