# 3.31-full on Intel(R) Core(TM) i7-4700MQ CPU @ 2.40GHz
1.002119474,C0,Frontend_Bound,22.60,% Slots,This category represents slots fraction where the processor's Frontend undersupplies its Backend...,,,5.68,
1.002119474,C0,Backend_Bound,37.16,% Slots,,,,5.68,
1.002119474,C0,Backend_Bound.Memory_Bound,35.25,% Slots,This metric represents slots fraction the Memory subsystem within the Backend was a bottleneck...,,,5.68,
1.002119474,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,64.99,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
1.002119474,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,21.58,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,,5.99,<==
1.002119474,C1,Backend_Bound,51.60,% Slots,,,,5.68,
1.002119474,C1,Backend_Bound.Memory_Bound,17.45,% Slots,,,,5.68,
1.002119474,C1,Backend_Bound.Core_Bound,34.15,% Slots,This metric represents slots fraction where Core non-memory issues were of a bottleneck...,,,5.68,
1.002119474,C1-T0,Backend_Bound.Core_Bound.Divider,48.22,% Clocks,This metric represents cycles fraction where the Divider unit was active...,arith.divider_uops,,5.99,<==
1.002119474,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.20,% Clocks,This metric estimates cycles fraction the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,,5.59,
1.002119474,C2,Frontend_Bound,24.51,% Slots,,,,5.68,
1.002119474,C2,Backend_Bound,49.09,% Slots,,,,5.68,
1.002119474,C2,Frontend_Bound.Frontend_Latency,15.58,% Slots,This metric represents slots fraction the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,,5.99,
1.002119474,C2,Backend_Bound.Memory_Bound,42.37,% Slots,,,,5.68,
1.002119474,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.12,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction cache misses...,,,6.0,
1.002119474,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,100.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
1.002119474,C3,Backend_Bound,48.73,% Slots,,,,5.67,
1.002119474,C3,Backend_Bound.Memory_Bound,41.38,% Slots,,,,5.67,
1.002119474,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.99,<==
2.020360258,C0,Frontend_Bound,20.15,% Slots,,,,5.89,
2.020360258,C0,Backend_Bound,40.76,% Slots,,,,5.89,
2.020360258,C0,Backend_Bound.Memory_Bound,35.41,% Slots,,,,5.89,<==
2.020360258,C1,Backend_Bound,55.13,% Slots,,,,5.89,
2.020360258,C1,Backend_Bound.Core_Bound,45.38,% Slots,,,,5.89,
2.020360258,C1-T0,Backend_Bound.Core_Bound.Divider,59.90,% Clocks,,arith.divider_uops,,5.89,<==
2.020360258,C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.31,% Clocks,,,,5.89,
2.020360258,C2,Backend_Bound,44.00,% Slots,,,,5.9,
2.020360258,C2,Backend_Bound.Memory_Bound,31.34,% Slots,,,,5.89,
2.020360258,C2,Backend_Bound.Core_Bound,12.66,% Slots,,,,5.89,
2.020360258,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,67.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
2.020360258,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.06,% Clocks,,,,5.89,
2.020360258,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,40.65,% Clocks,,,,5.89,
2.020360258,C3,Frontend_Bound,25.92,% Slots,,,,5.88,
2.020360258,C3,Backend_Bound,37.39,% Slots,,,,5.88,
2.020360258,C3,Backend_Bound.Memory_Bound,33.81,% Slots,,,,5.88,
2.020360258,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,67.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
3.07169038,C0,Backend_Bound,58.89,% Slots,,,,6.09,
3.07169038,C0,Retiring,28.87,% Slots,,,,6.09,
3.07169038,C0,Backend_Bound.Memory_Bound,51.81,% Slots,,,,5.71,
3.07169038,C0,Retiring.Microcode_Sequencer,6.02,% Slots,This metric represents slots fraction the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,,6.09,
3.07169038,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.56,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,,5.71,
3.07169038,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,102.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.07169038,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.16,% Clocks,,idq.ms_switches,,5.71,
3.07169038,C1,Backend_Bound,57.98,% Slots,,,,6.09,
3.07169038,C1,Backend_Bound.Memory_Bound,45.43,% Slots,,,,5.71,
3.07169038,C1,Backend_Bound.Core_Bound,12.56,% Slots,,,,5.71,
3.07169038,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,44.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.07169038,C1-T0,Backend_Bound.Core_Bound.Divider,32.93,% Clocks,,arith.divider_uops,,5.71,
3.07169038,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,25.58,% Clocks,,,,6.09,
3.07169038,C2,Backend_Bound,62.56,% Slots,,,,6.09,
3.07169038,C2,Retiring,15.01,% Slots,,,,6.09,
3.07169038,C2,Backend_Bound.Memory_Bound,60.85,% Slots,,,,5.71,
3.07169038,C2,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,,6.08,
3.07169038,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.05,% Clocks,,idq.ms_switches,,5.71,
3.07169038,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,24.08,% Stalls,,mem_uops_retired.all_stores:pp,,5.71,<==
3.07169038,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,4.78,% Clocks,,idq.ms_switches,,5.71,
3.07169038,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,86.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
3.07169038,C3,Backend_Bound,49.26,% Slots,,,,6.09,
3.07169038,C3,Retiring,24.48,% Slots,,,,6.09,
3.07169038,C3,Backend_Bound.Memory_Bound,49.12,% Slots,,,,5.71,<==
3.07169038,C3,Retiring.Microcode_Sequencer,5.32,% Slots,,idq.ms_uops,,6.08,
3.07169038,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.95,% Clocks,,idq.ms_switches,,5.71,
3.07169038,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,3.70,% Clocks,,idq.ms_switches,,5.71,
4.143730317,C0,Backend_Bound,51.36,% Slots,,,,5.6,
4.143730317,C0,Backend_Bound.Memory_Bound,44.34,% Slots,,,,5.6,<==
4.143730317,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,57.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.143730317,C1,Backend_Bound,59.46,% Slots,,,,5.6,
4.143730317,C1,Backend_Bound.Memory_Bound,50.95,% Slots,,,,5.6,
4.143730317,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,52.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
4.143730317,C2,Backend_Bound,55.84,% Slots,,,,5.6,
4.143730317,C2,Backend_Bound.Memory_Bound,46.85,% Slots,,,,5.6,<==
4.143730317,C3,Backend_Bound,58.16,% Slots,,,,5.6,
4.143730317,C3,Backend_Bound.Memory_Bound,50.07,% Slots,,,,5.6,
4.143730317,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,55.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
5.237329461,C0,Backend_Bound,52.52,% Slots,,,,6.18,
5.237329461,C0,Backend_Bound.Memory_Bound,43.24,% Slots,,,,5.85,<==
5.237329461,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,47.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
5.237329461,C1,Backend_Bound,58.60,% Slots,,,,6.18,
5.237329461,C1,Backend_Bound.Memory_Bound,51.09,% Slots,,,,5.85,
5.237329461,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,47.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
5.237329461,C2,Backend_Bound,54.09,% Slots,,,,6.18,
5.237329461,C2,Backend_Bound.Memory_Bound,45.86,% Slots,,,,5.85,
5.237329461,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,46.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
5.237329461,C3,Backend_Bound,51.44,% Slots,,,,6.18,
5.237329461,C3,Backend_Bound.Memory_Bound,44.83,% Slots,,,,5.85,
5.237329461,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,46.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
6.323998626,C0,Backend_Bound,50.09,% Slots,,,,5.76,
6.323998626,C0,Backend_Bound.Memory_Bound,43.04,% Slots,,,,5.76,<==
6.323998626,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,48.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
6.323998626,C1,Backend_Bound,48.06,% Slots,,,,5.76,
6.323998626,C1,Backend_Bound.Memory_Bound,42.42,% Slots,,,,5.76,
6.323998626,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,48.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
6.323998626,C2,Backend_Bound,60.80,% Slots,,,,5.76,
6.323998626,C2,Backend_Bound.Memory_Bound,50.21,% Slots,,,,5.76,
6.323998626,C2,Backend_Bound.Core_Bound,10.59,% Slots,,,,5.76,
6.323998626,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,48.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
6.323998626,C3,Backend_Bound,57.06,% Slots,,,,5.76,
6.323998626,C3,Backend_Bound.Memory_Bound,48.73,% Slots,,,,5.76,
6.323998626,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,47.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.89,<==
7.414397503,C0,Backend_Bound,50.60,% Slots,,,,6.03,
7.414397503,C0,Backend_Bound.Memory_Bound,41.95,% Slots,,,,5.87,<==
7.414397503,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,44.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
7.414397503,C1,Backend_Bound,57.31,% Slots,,,,6.03,
7.414397503,C1,Backend_Bound.Memory_Bound,46.94,% Slots,,,,5.87,
7.414397503,C1,Backend_Bound.Core_Bound,10.37,% Slots,,,,5.87,
7.414397503,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,42.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
7.414397503,C2,Backend_Bound,55.06,% Slots,,,,6.03,
7.414397503,C2,Backend_Bound.Memory_Bound,45.13,% Slots,,,,5.87,
7.414397503,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,44.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
7.414397503,C3,Backend_Bound,55.34,% Slots,,,,6.03,
7.414397503,C3,Backend_Bound.Memory_Bound,48.07,% Slots,,,,5.87,
7.414397503,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
8.505394339,C0,Backend_Bound,51.62,% Slots,,,,5.87,
8.505394339,C0,Backend_Bound.Memory_Bound,43.95,% Slots,,,,5.87,<==
8.505394339,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,44.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
8.505394339,C1,Backend_Bound,52.67,% Slots,,,,5.86,
8.505394339,C1,Backend_Bound.Memory_Bound,42.90,% Slots,,,,5.86,
8.505394339,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,45.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
8.505394339,C2,Backend_Bound,55.61,% Slots,,,,5.86,
8.505394339,C2,Backend_Bound.Memory_Bound,46.29,% Slots,,,,5.86,
8.505394339,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,43.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
8.505394339,C3,Backend_Bound,51.77,% Slots,,,,5.87,
8.505394339,C3,Backend_Bound.Memory_Bound,43.08,% Slots,,,,5.87,
8.505394339,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,50.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
9.594166109,C0,Backend_Bound,53.73,% Slots,,,,5.88,
9.594166109,C0,Backend_Bound.Memory_Bound,45.93,% Slots,,,,5.88,<==
9.594166109,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,46.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
9.594166109,C1,Backend_Bound,57.13,% Slots,,,,5.88,
9.594166109,C1,Backend_Bound.Memory_Bound,45.42,% Slots,,,,5.88,
9.594166109,C1,Backend_Bound.Core_Bound,11.71,% Slots,,,,5.88,
9.594166109,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,45.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
9.594166109,C2,Backend_Bound,55.28,% Slots,,,,5.88,
9.594166109,C2,Backend_Bound.Memory_Bound,48.17,% Slots,,,,5.88,
9.594166109,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,46.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
9.594166109,C3,Backend_Bound,53.82,% Slots,,,,5.88,
9.594166109,C3,Backend_Bound.Memory_Bound,45.16,% Slots,,,,5.88,
9.594166109,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.88,<==
10.685833586,C0,Backend_Bound,40.39,% Slots,,,,5.86,
10.685833586,C0,Backend_Bound.Memory_Bound,33.88,% Slots,,,,5.86,<==
10.685833586,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,45.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
10.685833586,C1,Backend_Bound,53.63,% Slots,,,,5.86,
10.685833586,C1,Backend_Bound.Memory_Bound,43.71,% Slots,,,,5.86,
10.685833586,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,44.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
10.685833586,C2,Backend_Bound,55.67,% Slots,,,,5.86,
10.685833586,C2,Backend_Bound.Memory_Bound,43.94,% Slots,,,,5.86,
10.685833586,C2,Backend_Bound.Core_Bound,11.73,% Slots,,,,5.86,
10.685833586,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,45.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
10.685833586,C3,Backend_Bound,53.24,% Slots,,,,5.86,
10.685833586,C3,Backend_Bound.Memory_Bound,41.26,% Slots,,,,5.86,
10.685833586,C3,Backend_Bound.Core_Bound,11.98,% Slots,,,,5.86,
10.685833586,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
11.800839024,C0,Backend_Bound,55.43,% Slots,,,,5.74,
11.800839024,C0,Backend_Bound.Memory_Bound,48.08,% Slots,,,,5.74,<==
11.800839024,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,44.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.74,<==
11.800839024,C1,Backend_Bound,47.71,% Slots,,,,5.74,
11.800839024,C1,Backend_Bound.Memory_Bound,39.32,% Slots,,,,5.74,
11.800839024,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,39.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.74,<==
11.800839024,C2,Backend_Bound,42.86,% Slots,,,,5.74,
11.800839024,C2,Backend_Bound.Memory_Bound,36.70,% Slots,,,,5.74,
11.800839024,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,41.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.74,<==
11.800839024,C3,Backend_Bound,48.39,% Slots,,,,5.74,
11.800839024,C3,Backend_Bound.Memory_Bound,41.04,% Slots,,,,5.74,
11.800839024,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,38.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.74,<==
12.920918795,C0,Backend_Bound,44.68,% Slots,,,,5.99,
12.920918795,C0,Backend_Bound.Memory_Bound,34.04,% Slots,,,,5.71,<==
12.920918795,C0,Backend_Bound.Core_Bound,10.64,% Slots,,,,5.71,
12.920918795,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,44.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
12.920918795,C1,Backend_Bound,41.92,% Slots,,,,5.99,
12.920918795,C1,Backend_Bound.Memory_Bound,35.44,% Slots,,,,5.71,
12.920918795,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,41.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
12.920918795,C2,Backend_Bound,52.78,% Slots,,,,5.99,
12.920918795,C2,Backend_Bound.Memory_Bound,40.20,% Slots,,,,5.71,
12.920918795,C2,Backend_Bound.Core_Bound,12.58,% Slots,,,,5.71,
12.920918795,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,41.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
12.920918795,C3,Backend_Bound,45.34,% Slots,,,,5.99,
12.920918795,C3,Backend_Bound.Memory_Bound,36.63,% Slots,,,,5.71,
12.920918795,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.07,<==
14.029917101,C0,Backend_Bound,51.52,% Slots,,,,5.85,
14.029917101,C0,Backend_Bound.Memory_Bound,43.75,% Slots,,,,5.85,<==
14.029917101,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,42.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.77,<==
14.029917101,C1,Backend_Bound,51.25,% Slots,,,,5.85,
14.029917101,C1,Backend_Bound.Memory_Bound,43.26,% Slots,,,,5.85,
14.029917101,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,41.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.77,<==
14.029917101,C2,Backend_Bound,45.60,% Slots,,,,5.84,
14.029917101,C2,Backend_Bound.Memory_Bound,38.63,% Slots,,,,5.84,
14.029917101,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,42.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.77,<==
14.029917101,C3,Backend_Bound,45.25,% Slots,,,,5.85,
14.029917101,C3,Backend_Bound.Memory_Bound,36.64,% Slots,,,,5.85,
14.029917101,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,40.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.77,<==
15.12653122,C0,Backend_Bound,49.09,% Slots,,,,5.84,
15.12653122,C0,Backend_Bound.Memory_Bound,42.70,% Slots,,,,5.84,<==
15.12653122,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,46.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
15.12653122,C1,Backend_Bound,46.69,% Slots,,,,5.84,
15.12653122,C1,Backend_Bound.Memory_Bound,38.62,% Slots,,,,5.84,
15.12653122,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,43.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
15.12653122,C2,Backend_Bound,55.17,% Slots,,,,5.84,
15.12653122,C2,Backend_Bound.Memory_Bound,46.44,% Slots,,,,5.84,
15.12653122,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,44.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
15.12653122,C3,Backend_Bound,49.14,% Slots,,,,5.84,
15.12653122,C3,Backend_Bound.Memory_Bound,39.84,% Slots,,,,5.84,
15.12653122,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,43.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
16.2228651,C0,Backend_Bound,52.70,% Slots,,,,5.84,
16.2228651,C0,Backend_Bound.Memory_Bound,45.32,% Slots,,,,5.83,<==
16.2228651,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,43.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
16.2228651,C1,Backend_Bound,50.94,% Slots,,,,5.84,
16.2228651,C1,Backend_Bound.Memory_Bound,43.20,% Slots,,,,5.84,
16.2228651,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,43.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
16.2228651,C2,Backend_Bound,50.77,% Slots,,,,5.84,
16.2228651,C2,Backend_Bound.Memory_Bound,41.67,% Slots,,,,5.83,
16.2228651,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,44.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
16.2228651,C3,Backend_Bound,54.84,% Slots,,,,5.83,
16.2228651,C3,Backend_Bound.Memory_Bound,45.42,% Slots,,,,5.83,
16.2228651,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.84,<==
17.32103269,C0,Backend_Bound,53.88,% Slots,,,,5.83,
17.32103269,C0,Backend_Bound.Memory_Bound,46.97,% Slots,,,,5.83,<==
17.32103269,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,45.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.19,<==
17.32103269,C1,Backend_Bound,49.59,% Slots,,,,5.83,
17.32103269,C1,Backend_Bound.Memory_Bound,42.38,% Slots,,,,5.83,
17.32103269,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,44.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.19,<==
17.32103269,C2,Backend_Bound,54.01,% Slots,,,,5.83,
17.32103269,C2,Backend_Bound.Memory_Bound,46.43,% Slots,,,,5.83,
17.32103269,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,42.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.19,<==
17.32103269,C3,Backend_Bound,54.71,% Slots,,,,5.83,
17.32103269,C3,Backend_Bound.Memory_Bound,46.26,% Slots,,,,5.83,
17.32103269,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.19,<==
18.418492176,C0,Backend_Bound,50.50,% Slots,,,,5.83,
18.418492176,C0,Backend_Bound.Memory_Bound,44.92,% Slots,,,,5.83,<==
18.418492176,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,47.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.83,<==
18.418492176,C1,Backend_Bound,50.52,% Slots,,,,5.83,
18.418492176,C1,Backend_Bound.Memory_Bound,42.24,% Slots,,,,5.83,
18.418492176,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,43.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.83,<==
18.418492176,C2,Backend_Bound,52.26,% Slots,,,,5.83,
18.418492176,C2,Backend_Bound.Memory_Bound,45.48,% Slots,,,,5.83,
18.418492176,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,43.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.83,<==
18.418492176,C3,Backend_Bound,46.88,% Slots,,,,5.83,
18.418492176,C3,Backend_Bound.Memory_Bound,40.76,% Slots,,,,5.83,
18.418492176,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.83,<==
19.532421295,C0,Backend_Bound,41.63,% Slots,,,,6.1,
19.532421295,C0,Backend_Bound.Memory_Bound,35.07,% Slots,,,,5.75,<==
19.532421295,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,42.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
19.532421295,C1,Backend_Bound,49.11,% Slots,,,,6.11,
19.532421295,C1,Backend_Bound.Memory_Bound,41.81,% Slots,,,,5.75,
19.532421295,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,39.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.74,<==
19.532421295,C2,Backend_Bound,46.35,% Slots,,,,6.11,
19.532421295,C2,Backend_Bound.Memory_Bound,40.10,% Slots,,,,5.75,<==
19.532421295,C3,Backend_Bound,51.67,% Slots,,,,6.11,
19.532421295,C3,Backend_Bound.Memory_Bound,40.27,% Slots,,,,5.75,
19.532421295,C3,Backend_Bound.Core_Bound,11.39,% Slots,,,,5.75,
19.532421295,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,40.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
20.649378987,C0,Backend_Bound,46.74,% Slots,,,,5.73,
20.649378987,C0,Backend_Bound.Memory_Bound,39.26,% Slots,,,,5.73,<==
20.649378987,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,42.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
20.649378987,C1,Backend_Bound,50.06,% Slots,,,,5.73,
20.649378987,C1,Backend_Bound.Memory_Bound,42.15,% Slots,,,,5.73,
20.649378987,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,41.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.08,<==
20.649378987,C2,Backend_Bound,46.87,% Slots,,,,5.73,
20.649378987,C2,Backend_Bound.Memory_Bound,39.16,% Slots,,,,5.73,
20.649378987,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,101.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
20.649378987,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,45.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
20.649378987,C3,Backend_Bound,49.85,% Slots,,,,5.73,
20.649378987,C3,Backend_Bound.Memory_Bound,41.26,% Slots,,,,5.73,
20.649378987,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,40.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.09,<==
21.760704873,C0,Backend_Bound,51.29,% Slots,,,,5.99,
21.760704873,C0,Backend_Bound.Memory_Bound,43.66,% Slots,,,,5.76,<==
21.760704873,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,44.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
21.760704873,C1,Backend_Bound,48.82,% Slots,,,,5.99,
21.760704873,C1,Backend_Bound.Memory_Bound,41.06,% Slots,,,,5.76,
21.760704873,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,42.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
21.760704873,C2,Backend_Bound,44.22,% Slots,,,,5.99,
21.760704873,C2,Backend_Bound.Memory_Bound,36.19,% Slots,,,,5.76,<==
21.760704873,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,43.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
21.760704873,C3,Backend_Bound,54.23,% Slots,,,,5.99,
21.760704873,C3,Backend_Bound.Memory_Bound,45.19,% Slots,,,,5.76,
21.760704873,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,42.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.76,<==
22.874201893,C0,Backend_Bound,45.35,% Slots,,,,5.87,
22.874201893,C0,Backend_Bound.Memory_Bound,37.73,% Slots,,,,5.87,<==
22.874201893,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,39.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
22.874201893,C1,Backend_Bound,37.02,% Slots,,,,5.87,
22.874201893,C1,Backend_Bound.Memory_Bound,27.01,% Slots,,,,5.87,
22.874201893,C1,Backend_Bound.Core_Bound,10.01,% Slots,,,,5.87,
22.874201893,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,37.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
22.874201893,C1-T1,Backend_Bound.Core_Bound.Ports_Utilization,23.15,% Clocks,,,,5.75,
22.874201893,C2,Backend_Bound,38.54,% Slots,,,,5.87,
22.874201893,C2,Backend_Bound.Memory_Bound,31.04,% Slots,,,,5.87,<==
22.874201893,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,41.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
22.874201893,C3,Backend_Bound,43.63,% Slots,,,,5.87,
22.874201893,C3,Backend_Bound.Memory_Bound,37.35,% Slots,,,,5.87,
22.874201893,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,37.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.75,<==
24.035465967,C0,Backend_Bound,37.96,% Slots,,,,5.86,
24.035465967,C0,Backend_Bound.Memory_Bound,28.67,% Slots,,,,5.86,<==
24.035465967,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,39.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
24.035465967,C1,Backend_Bound,33.31,% Slots,,,,5.86,
24.035465967,C1,Backend_Bound.Memory_Bound,25.86,% Slots,,,,5.85,
24.035465967,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,33.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
24.035465967,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,53.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
24.035465967,C2,Backend_Bound,40.54,% Slots,,,,5.85,
24.035465967,C2,Backend_Bound.Memory_Bound,33.10,% Slots,,,,5.85,<==
24.035465967,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,68.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
24.035465967,C3,Backend_Bound,35.10,% Slots,,,,5.86,
24.035465967,C3,Backend_Bound.Memory_Bound,28.42,% Slots,,,,5.85,
24.035465967,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,45.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.86,<==
25.197409141,C0,Backend_Bound,31.57,% Slots,,,,5.85,
25.197409141,C0,Backend_Bound.Memory_Bound,26.44,% Slots,,,,5.85,<==
25.197409141,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,40.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
25.197409141,C1,Backend_Bound,48.00,% Slots,,,,5.85,
25.197409141,C1,Backend_Bound.Memory_Bound,38.68,% Slots,,,,5.85,
25.197409141,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,35.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
25.197409141,C2,Backend_Bound,40.34,% Slots,,,,5.85,
25.197409141,C2,Backend_Bound.Memory_Bound,30.81,% Slots,,,,5.85,<==
25.197409141,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,41.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
25.197409141,C3,Backend_Bound,34.89,% Slots,,,,5.85,
25.197409141,C3,Backend_Bound.Memory_Bound,27.82,% Slots,,,,5.85,
25.197409141,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,37.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.85,<==
26.356020799,C0,Backend_Bound,35.55,% Slots,,,,5.87,
26.356020799,C0,Backend_Bound.Memory_Bound,27.04,% Slots,,,,5.87,<==
26.356020799,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,41.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
26.356020799,C1,Backend_Bound,43.65,% Slots,,,,5.87,
26.356020799,C1,Backend_Bound.Memory_Bound,35.11,% Slots,,,,5.87,<==
26.356020799,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,62.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
26.356020799,C2,Backend_Bound,41.25,% Slots,,,,5.87,
26.356020799,C2,Backend_Bound.Memory_Bound,34.53,% Slots,,,,5.87,<==
26.356020799,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,40.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
26.356020799,C3,Backend_Bound,39.07,% Slots,,,,5.87,
26.356020799,C3,Backend_Bound.Memory_Bound,32.63,% Slots,,,,5.87,
26.356020799,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,37.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.87,<==
27.488307624,C0,Backend_Bound,42.16,% Slots,,,,6.01,
27.488307624,C0,Backend_Bound.Memory_Bound,31.47,% Slots,,,,5.65,<==
27.488307624,C0,Backend_Bound.Core_Bound,10.70,% Slots,,,,5.65,
27.488307624,C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.83,% Clocks,,,,6.01,
27.488307624,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,42.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
27.488307624,C1,Backend_Bound,39.36,% Slots,,,,6.0,
27.488307624,C1,Backend_Bound.Memory_Bound,29.94,% Slots,,,,5.65,
27.488307624,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,103.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
27.488307624,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,47.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
27.488307624,C2,Backend_Bound,43.95,% Slots,,,,6.0,
27.488307624,C2,Backend_Bound.Memory_Bound,38.55,% Slots,,,,5.65,<==
27.488307624,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,46.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
27.488307624,C3,Backend_Bound,42.72,% Slots,,,,6.01,
27.488307624,C3,Backend_Bound.Memory_Bound,32.61,% Slots,,,,5.65,
27.488307624,C3,Backend_Bound.Core_Bound,10.11,% Slots,,,,5.65,
27.488307624,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.01,<==
28.626613464,C0,Backend_Bound,40.72,% Slots,,,,5.7,
28.626613464,C0,Backend_Bound.Memory_Bound,39.54,% Slots,,,,5.7,<==
28.626613464,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,61.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
28.626613464,C1,Backend_Bound,39.78,% Slots,,,,5.7,
28.626613464,C1,Backend_Bound.Memory_Bound,31.73,% Slots,,,,5.7,<==
28.626613464,C1-T1,Backend_Bound.Memory_Bound.L1_Bound,95.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
28.626613464,C2,Backend_Bound,42.19,% Slots,,,,5.69,
28.626613464,C2,Backend_Bound.Memory_Bound,37.71,% Slots,,,,5.69,<==
28.626613464,C2-T1,Backend_Bound.Memory_Bound.L1_Bound,66.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.98,<==
28.626613464,C3,Backend_Bound,46.70,% Slots,,,,5.7,
28.626613464,C3,Backend_Bound.Memory_Bound,43.14,% Slots,,,,5.7,
28.626613464,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,44.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.97,<==
29.712165184,C0,Frontend_Bound,20.57,% Slots,,,,5.8,
29.712165184,C0,Backend_Bound,33.63,% Slots,,,,5.79,
29.712165184,C0,Backend_Bound.Memory_Bound,31.71,% Slots,,,,5.79,<==
29.712165184,C0-T1,Backend_Bound.Memory_Bound.L1_Bound,44.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.9,<==
29.712165184,C1,Backend_Bound,32.65,% Slots,,,,5.8,
29.712165184,C1,Backend_Bound.Memory_Bound,29.01,% Slots,,,,5.8,
29.712165184,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,76.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.9,<==
29.712165184,C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.47,% Stalls,,mem_uops_retired.all_stores:pp,,5.9,
29.712165184,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,26.45,% Stalls,,mem_uops_retired.all_stores:pp,,5.9,<==
29.712165184,C2,Frontend_Bound,23.09,% Slots,,,,5.8,
29.712165184,C2,Backend_Bound,37.41,% Slots,,,,5.79,
29.712165184,C2,Backend_Bound.Memory_Bound,29.74,% Slots,,,,5.79,<==
29.712165184,C2-T1,Backend_Bound.Memory_Bound.Store_Bound,26.89,% Stalls,,mem_uops_retired.all_stores:pp,,5.9,<==
29.712165184,C3,Frontend_Bound,28.23,% Slots,,,,5.8,
29.712165184,C3,Backend_Bound,34.76,% Slots,,,,5.79,
29.712165184,C3,Retiring,36.23,% Slots,,,,5.79,
29.712165184,C3,Frontend_Bound.Frontend_Latency,15.13,% Slots,,rs_events.empty_end,,5.9,
29.712165184,C3,Frontend_Bound.Frontend_Bandwidth,10.18,% Slots,,,,5.9,
29.712165184,C3,Backend_Bound.Memory_Bound,29.91,% Slots,,,,5.79,
29.712165184,C3,Retiring.Microcode_Sequencer,3.20,% Slots,,idq.ms_uops,,5.89,<==
29.712165184,C3,Frontend_Bound.Frontend_Bandwidth.MITE,28.10,% CoreClocks,This metric represents Core cycles fraction in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,,5.9,
29.712165184,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,,5.89,
29.712165184,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.13,% Clocks,,idq.ms_switches,,5.89,
29.712165184,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.01,% Clocks,,,,5.89,
30.794655288,C0,Frontend_Bound,31.04,% Slots,,,,5.91,
30.794655288,C0,Backend_Bound,34.63,% Slots,,,,5.91,
30.794655288,C0,Retiring,33.12,% Slots,,,,5.91,
30.794655288,C0,Frontend_Bound.Frontend_Latency,18.29,% Slots,,rs_events.empty_end,,5.92,
30.794655288,C0,Backend_Bound.Memory_Bound,38.45,% Slots,,,,5.91,
30.794655288,C0,Retiring.Microcode_Sequencer,3.57,% Slots,,idq.ms_uops,,5.91,
30.794655288,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.48,% Clocks,,,,5.91,
30.794655288,C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.04,% Clocks,This metric represents cycles fraction the CPU was stalled due to instruction TLB misses...,itlb_misses.walk_completed,,5.92,
30.794655288,C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,,5.91,
30.794655288,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,48.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.92,<==
30.794655288,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.53,% Clocks,,,,5.91,
30.794655288,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,,5.91,
30.794655288,C1,Backend_Bound,48.29,% Slots,,,,5.91,
30.794655288,C1,Backend_Bound.Memory_Bound,42.07,% Slots,,,,5.91,
30.794655288,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,79.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.92,<==
30.794655288,C2,Backend_Bound,29.15,% Slots,,,,5.92,
30.794655288,C2,Backend_Bound.Memory_Bound,17.42,% Slots,,,,5.91,<==
30.794655288,C2,Backend_Bound.Core_Bound,11.73,% Slots,,,,5.91,
30.794655288,C3,Frontend_Bound,24.82,% Slots,,,,5.91,
30.794655288,C3,Bad_Speculation,4.35,% Slots,This category represents slots fraction wasted due to incorrect speculations...,,,5.91,
30.794655288,C3,Backend_Bound,37.85,% Slots,,,,5.91,
30.794655288,C3,Retiring,38.62,% Slots,,,,5.91,
30.794655288,C3,Frontend_Bound.Frontend_Latency,31.93,% Slots,,rs_events.empty_end,,5.91,
30.794655288,C3,Backend_Bound.Memory_Bound,31.26,% Slots,,,,5.91,
30.794655288,C3,Retiring.Microcode_Sequencer,2.23,% Slots,,idq.ms_uops,,5.92,<==
30.794655288,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,,5.91,
30.794655288,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.35,% Clocks_Calculated,This metric represents cycles fraction the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,,5.91,
30.794655288,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.06,% Clocks,,idq.ms_switches,,5.91,
30.794655288,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.97,% Clocks,,,,5.92,
31.849225131,C0,Frontend_Bound,28.01,% Slots,,,,6.06,
31.849225131,C0,Bad_Speculation,4.01,% Slots,,,,6.06,
31.849225131,C0,Backend_Bound,41.06,% Slots,,,,6.06,
31.849225131,C0,Frontend_Bound.Frontend_Latency,22.00,% Slots,,rs_events.empty_end,,6.08,
31.849225131,C0,Backend_Bound.Memory_Bound,32.59,% Slots,,,,6.06,
31.849225131,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,,6.04,
31.849225131,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.85,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
31.849225131,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,55.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,<==
31.849225131,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,,6.04,
31.849225131,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.27,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
31.849225131,C1,Frontend_Bound,20.86,% Slots,,,,6.06,
31.849225131,C1,Bad_Speculation,6.54,% Slots,,,,6.06,
31.849225131,C1,Backend_Bound,28.04,% Slots,,,,6.06,
31.849225131,C1,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,,6.07,
31.849225131,C1,Backend_Bound.Memory_Bound,27.06,% Slots,,,,6.06,<==
31.849225131,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,,6.04,
31.849225131,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.21,% Clocks_Calculated,,br_misp_retired.all_branches,,5.69,
31.849225131,C2,Frontend_Bound,29.39,% Slots,,,,6.06,
31.849225131,C2,Backend_Bound,33.64,% Slots,,,,6.06,
31.849225131,C2,Retiring,37.76,% Slots,,,,6.06,
31.849225131,C2,Frontend_Bound.Frontend_Latency,28.96,% Slots,,rs_events.empty_end,,6.08,
31.849225131,C2,Backend_Bound.Memory_Bound,24.09,% Slots,,,,6.06,
31.849225131,C2,Retiring.Microcode_Sequencer,2.71,% Slots,,idq.ms_uops,,6.06,<==
31.849225131,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,,6.04,
31.849225131,C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.01,% Clocks,,idq.ms_switches,,6.05,
31.849225131,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,54.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.7,
31.849225131,C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.24,% Stalls,,mem_uops_retired.all_stores:pp,,5.69,
31.849225131,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.30,% Clocks,,,,6.04,
31.849225131,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.67,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
31.849225131,C2-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.94,% Clocks,,idq.ms_switches,,6.05,
31.849225131,C3,Frontend_Bound,32.17,% Slots,,,,6.07,
31.849225131,C3,Bad_Speculation,6.42,% Slots,,,,6.07,
31.849225131,C3,Backend_Bound,35.80,% Slots,,,,6.07,
31.849225131,C3,Frontend_Bound.Frontend_Latency,33.07,% Slots,,rs_events.empty_end,,6.07,
31.849225131,C3,Backend_Bound.Memory_Bound,38.97,% Slots,,,,6.07,<==
31.849225131,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,,6.05,
31.849225131,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
31.849225131,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.53,% Clocks_Calculated,,br_misp_retired.all_branches,,5.68,
31.849225131,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,,6.06,
32.907893199,C0,Frontend_Bound,26.58,% Slots,,,,5.67,
32.907893199,C0,Bad_Speculation,4.39,% Slots,,,,5.67,
32.907893199,C0,Backend_Bound,47.08,% Slots,This category represents slots fraction where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,,5.67,
32.907893199,C0,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,,5.66,
32.907893199,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.37,% Clocks,,,,5.68,
32.907893199,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.55,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
32.907893199,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,101.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.03,<==
32.907893199,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,,5.68,
32.907893199,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.10,% Clocks,,idq.ms_switches,,5.68,
32.907893199,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,33.61,% Stalls,,mem_uops_retired.all_stores:pp,,6.05,<==
32.907893199,C1,Frontend_Bound,20.39,% Slots,,,,5.67,
32.907893199,C1,Backend_Bound,30.17,% Slots,,,,5.67,
32.907893199,C1,Frontend_Bound.Frontend_Latency,25.08,% Slots,,rs_events.empty_end,,5.66,
32.907893199,C1,Backend_Bound.Memory_Bound,47.73,% Slots,,,,5.66,<==
32.907893199,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,,5.69,
32.907893199,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,,5.69,
32.907893199,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.06,% Clocks_Calculated,,br_misp_retired.all_branches,,5.66,
32.907893199,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.68,% Clocks,,idq.ms_switches,,5.69,
32.907893199,C2,Backend_Bound,34.45,% Slots,,,,5.67,<==
32.907893199,C2,Backend_Bound.Memory_Bound,14.80,% Slots,,,,5.67,
32.907893199,C2,Backend_Bound.Core_Bound,19.64,% Slots,,,,5.67,
32.907893199,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,87.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.04,
32.907893199,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.63,% Clocks,,,,5.67,
32.907893199,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,38.49,% Clocks,,,,5.67,
32.907893199,C3,Frontend_Bound,32.35,% Slots,,,,5.67,<==
32.907893199,C3,Backend_Bound,29.79,% Slots,,,,5.67,
32.907893199,C3,Backend_Bound.Memory_Bound,24.55,% Slots,,,,5.66,
32.907893199,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,79.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.03,
33.969001649,C0,Frontend_Bound,28.85,% Slots,,,,6.04,
33.969001649,C0,Bad_Speculation,4.02,% Slots,,,,6.04,
33.969001649,C0,Backend_Bound,56.92,% Slots,,,,6.04,
33.969001649,C0,Frontend_Bound.Frontend_Latency,30.02,% Slots,,rs_events.empty_end,,6.03,
33.969001649,C0,Backend_Bound.Memory_Bound,51.06,% Slots,,,,6.03,<==
33.969001649,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,,6.03,
33.969001649,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.84,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,
33.969001649,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,10.40,% Clocks,,,,6.03,
33.969001649,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.15,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,
33.969001649,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,6.38,% Clocks,,idq.ms_switches,,6.03,
33.969001649,C0-T1,Backend_Bound.Memory_Bound.Store_Bound,28.44,% Stalls,,mem_uops_retired.all_stores:pp,,6.03,<==
33.969001649,C1,Frontend_Bound,45.93,% Slots,,,,6.04,
33.969001649,C1,Bad_Speculation,6.72,% Slots,,,,6.04,
33.969001649,C1,Backend_Bound,34.86,% Slots,,,,6.04,
33.969001649,C1,Frontend_Bound.Frontend_Latency,90.01,% Slots,,rs_events.empty_end,,6.03,<==
33.969001649,C1,Backend_Bound.Memory_Bound,75.71,% Slots,,,,6.02,
33.969001649,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.26,% Clocks,,,,6.03,
33.969001649,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.46,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,
33.969001649,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.88,% Clocks,,,,6.03,
33.969001649,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,95.07,% Clocks_Calculated,,br_misp_retired.all_branches,,5.65,<==
33.969001649,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.53,% Clocks,,idq.ms_switches,,6.03,
33.969001649,C2,Backend_Bound,34.15,% Slots,,,,6.03,
33.969001649,C2,Backend_Bound.Memory_Bound,34.26,% Slots,,,,6.03,<==
33.969001649,C3,Backend_Bound,31.42,% Slots,,,,6.04,
33.969001649,C3,Backend_Bound.Memory_Bound,24.57,% Slots,,,,6.04,<==
33.969001649,C3-T1,Backend_Bound.Memory_Bound.L1_Bound,94.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.65,<==
35.028562952,C0,Frontend_Bound,23.02,% Slots,,,,6.04,
35.028562952,C0,Bad_Speculation,5.71,% Slots,,,,6.04,
35.028562952,C0,Backend_Bound,30.64,% Slots,,,,6.04,
35.028562952,C0,Frontend_Bound.Frontend_Latency,16.63,% Slots,,rs_events.empty_end,,6.05,
35.028562952,C0,Backend_Bound.Memory_Bound,26.64,% Slots,,,,5.66,
35.028562952,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.06,% Clocks_Calculated,,br_misp_retired.all_branches,,6.04,
35.028562952,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,100.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.03,<==
35.028562952,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.34,% Clocks,,,,5.66,
35.028562952,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.85,% Clocks_Calculated,,br_misp_retired.all_branches,,6.04,
35.028562952,C1,Frontend_Bound,23.16,% Slots,,,,6.04,
35.028562952,C1,Bad_Speculation,5.21,% Slots,,,,6.04,
35.028562952,C1,Backend_Bound,34.44,% Slots,,,,6.04,
35.028562952,C1,Frontend_Bound.Frontend_Latency,26.12,% Slots,,rs_events.empty_end,,6.04,
35.028562952,C1,Backend_Bound.Memory_Bound,37.54,% Slots,,,,5.66,<==
35.028562952,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.55,% Clocks_Calculated,,br_misp_retired.all_branches,,6.04,
35.028562952,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,,5.66,
35.028562952,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.24,% Clocks_Calculated,,br_misp_retired.all_branches,,6.04,
35.028562952,C2,Backend_Bound,42.54,% Slots,,,,6.04,
35.028562952,C2,Backend_Bound.Memory_Bound,30.71,% Slots,,,,5.66,<==
35.028562952,C2,Backend_Bound.Core_Bound,11.83,% Slots,,,,5.66,
35.028562952,C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.85,% Clocks,,,,6.04,
35.028562952,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,50.60,% Clocks,,,,6.04,
35.028562952,C3,Frontend_Bound,27.34,% Slots,,,,6.04,
35.028562952,C3,Bad_Speculation,4.86,% Slots,,,,6.04,
35.028562952,C3,Backend_Bound,38.34,% Slots,,,,6.04,
35.028562952,C3,Retiring,25.52,% Slots,,,,6.04,
35.028562952,C3,Frontend_Bound.Frontend_Latency,29.76,% Slots,,rs_events.empty_end,,6.04,
35.028562952,C3,Backend_Bound.Memory_Bound,40.09,% Slots,,,,5.66,
35.028562952,C3,Retiring.Microcode_Sequencer,2.21,% Slots,,idq.ms_uops,,5.94,
35.028562952,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,,5.66,
35.028562952,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.91,% Clocks_Calculated,,br_misp_retired.all_branches,,6.04,
35.028562952,C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.79,% Clocks,,idq.ms_switches,,5.66,
35.028562952,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,73.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.03,<==
35.028562952,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,14.11,% Clocks,,,,5.66,
35.028562952,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.01,% Clocks_Calculated,,br_misp_retired.all_branches,,6.04,
36.079394057,C0,Backend_Bound,29.81,% Slots,,,,5.71,
36.079394057,C0,Backend_Bound.Memory_Bound,27.80,% Slots,,,,5.71,<==
36.079394057,C1,Frontend_Bound,34.98,% Slots,,,,5.71,
36.079394057,C1,Bad_Speculation,5.55,% Slots,,,,5.71,
36.079394057,C1,Backend_Bound,48.25,% Slots,,,,5.71,
36.079394057,C1,Frontend_Bound.Frontend_Latency,33.67,% Slots,,rs_events.empty_end,,5.72,
36.079394057,C1,Backend_Bound.Memory_Bound,53.72,% Slots,,,,5.71,
36.079394057,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,,6.09,
36.079394057,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.12,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
36.079394057,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,57.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
36.079394057,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,,6.09,
36.079394057,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,17.34,% Clocks,,idq.ms_switches,,6.09,
36.079394057,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,23.19,% Stalls,,mem_uops_retired.all_stores:pp,,6.1,<==
36.079394057,C2,Backend_Bound,38.21,% Slots,,,,5.71,
36.079394057,C2,Backend_Bound.Memory_Bound,28.09,% Slots,,,,5.71,
36.079394057,C2,Backend_Bound.Core_Bound,10.12,% Slots,,,,5.71,
36.079394057,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,85.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
36.079394057,C2-T1,Backend_Bound.Core_Bound.Ports_Utilization,37.50,% Clocks,,,,5.7,
36.079394057,C3,Frontend_Bound,36.99,% Slots,,,,5.71,
36.079394057,C3,Backend_Bound,42.97,% Slots,,,,5.71,
36.079394057,C3,Frontend_Bound.Frontend_Latency,34.34,% Slots,,rs_events.empty_end,,5.71,
36.079394057,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,69.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.72,<==
36.079394057,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,12.92,% Clocks,,,,6.09,
36.079394057,C3-T1,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.29,% Clocks,,itlb_misses.walk_completed,,6.09,
36.079394057,C3-T1,Backend_Bound.Memory_Bound.Store_Bound,27.52,% Stalls,,mem_uops_retired.all_stores:pp,,6.1,<==
37.1276681,C0,Frontend_Bound,23.83,% Slots,,,,5.91,
37.1276681,C0,Backend_Bound,37.24,% Slots,,,,5.91,
37.1276681,C0,Backend_Bound.Memory_Bound,28.35,% Slots,,,,5.73,
37.1276681,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,58.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.12,<==
37.1276681,C1,Backend_Bound,33.13,% Slots,,,,5.92,
37.1276681,C1,Backend_Bound.Memory_Bound,30.19,% Slots,,,,5.72,
37.1276681,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,61.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
37.1276681,C2,Frontend_Bound,30.17,% Slots,,,,5.91,
37.1276681,C2,Bad_Speculation,5.81,% Slots,,,,5.91,
37.1276681,C2,Backend_Bound,37.99,% Slots,,,,5.91,
37.1276681,C2,Frontend_Bound.Frontend_Latency,25.30,% Slots,,rs_events.empty_end,,5.71,
37.1276681,C2,Backend_Bound.Memory_Bound,36.45,% Slots,,,,5.72,<==
37.1276681,C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,,5.73,
37.1276681,C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.01,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
37.1276681,C2-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,,5.73,
37.1276681,C2-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.39,% Clocks_Calculated,,br_misp_retired.all_branches,,5.71,
37.1276681,C3,Frontend_Bound,28.60,% Slots,,,,5.92,
37.1276681,C3,Backend_Bound,44.47,% Slots,,,,5.92,
37.1276681,C3,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,,5.71,
37.1276681,C3,Backend_Bound.Memory_Bound,47.69,% Slots,,,,5.72,
37.1276681,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,34.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.11,<==
37.1276681,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,13.37,% Clocks,,,,5.73,
38.185477975,C0,Frontend_Bound,30.77,% Slots,,,,5.87,
38.185477975,C0,Bad_Speculation,6.56,% Slots,,,,5.86,
38.185477975,C0,Backend_Bound,33.17,% Slots,,,,5.86,
38.185477975,C0,Frontend_Bound.Frontend_Latency,23.27,% Slots,,rs_events.empty_end,,6.05,
38.185477975,C0,Backend_Bound.Memory_Bound,58.27,% Slots,,,,5.86,
38.185477975,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.55,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
38.185477975,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,47.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
38.185477975,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,15.95,% Clocks,,,,6.05,
38.185477975,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
38.185477975,C0-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,,6.05,
38.185477975,C1,Frontend_Bound,28.90,% Slots,,,,5.87,
38.185477975,C1,Backend_Bound,38.72,% Slots,,,,5.86,
38.185477975,C1,Frontend_Bound.Frontend_Latency,40.46,% Slots,,rs_events.empty_end,,6.05,
38.185477975,C1,Backend_Bound.Memory_Bound,35.88,% Slots,,,,5.86,
38.185477975,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,34.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.66,<==
38.185477975,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,,6.05,
38.185477975,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.40,% Clocks_Calculated,,br_misp_retired.all_branches,,5.67,
38.185477975,C2,Backend_Bound,37.15,% Slots,,,,5.85,
38.185477975,C2,Backend_Bound.Memory_Bound,32.70,% Slots,,,,5.85,<==
38.185477975,C3,Backend_Bound,43.94,% Slots,,,,5.85,
38.185477975,C3,Backend_Bound.Memory_Bound,41.96,% Slots,,,,5.85,
38.185477975,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,41.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.67,<==
39.241268334,C0,Frontend_Bound,25.05,% Slots,,,,6.06,
39.241268334,C0,Bad_Speculation,4.11,% Slots,,,,6.06,
39.241268334,C0,Backend_Bound,43.57,% Slots,,,,6.06,
39.241268334,C0,Frontend_Bound.Frontend_Latency,15.87,% Slots,,rs_events.empty_end,,6.03,
39.241268334,C0,Backend_Bound.Memory_Bound,32.83,% Slots,,,,5.68,
39.241268334,C0,Backend_Bound.Core_Bound,10.74,% Slots,,,,5.68,
39.241268334,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,,5.68,
39.241268334,C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.83,% Clocks_Calculated,,br_misp_retired.all_branches,,6.03,
39.241268334,C0-T0,Backend_Bound.Memory_Bound.L1_Bound,71.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
39.241268334,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,18.65,% Clocks,,,,5.68,
39.241268334,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_Calculated,,br_misp_retired.all_branches,,6.03,
39.241268334,C0-T1,Backend_Bound.Core_Bound.Ports_Utilization,24.27,% Clocks,,,,6.03,
39.241268334,C1,Frontend_Bound,26.04,% Slots,,,,6.06,
39.241268334,C1,Bad_Speculation,3.98,% Slots,,,,6.06,
39.241268334,C1,Backend_Bound,44.55,% Slots,,,,6.06,
39.241268334,C1,Frontend_Bound.Frontend_Latency,16.16,% Slots,,rs_events.empty_end,,6.03,
39.241268334,C1,Backend_Bound.Memory_Bound,45.03,% Slots,,,,5.67,<==
39.241268334,C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.29,% Clocks,,,,5.68,
39.241268334,C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.27,% Clocks_Calculated,,br_misp_retired.all_branches,,6.03,
39.241268334,C1-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,,5.68,
39.241268334,C1-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.89,% Clocks_Calculated,,br_misp_retired.all_branches,,6.03,
39.241268334,C1-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,,5.68,
39.241268334,C1-T1,Backend_Bound.Memory_Bound.Store_Bound,23.88,% Stalls,,mem_uops_retired.all_stores:pp,,5.68,<==
39.241268334,C2,Backend_Bound,27.78,% Slots,,,,6.07,
39.241268334,C2,Backend_Bound.Memory_Bound,22.40,% Slots,,,,5.68,
39.241268334,C2-T0,Backend_Bound.Memory_Bound.L1_Bound,80.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
39.241268334,C3,Frontend_Bound,28.17,% Slots,,,,6.06,
39.241268334,C3,Bad_Speculation,4.37,% Slots,,,,6.06,
39.241268334,C3,Backend_Bound,37.37,% Slots,,,,6.06,
39.241268334,C3,Frontend_Bound.Frontend_Latency,16.49,% Slots,,rs_events.empty_end,,6.03,
39.241268334,C3,Backend_Bound.Memory_Bound,27.32,% Slots,,,,5.68,
39.241268334,C3,Backend_Bound.Core_Bound,10.05,% Slots,,,,5.68,
39.241268334,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,,5.68,
39.241268334,C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_Calculated,,br_misp_retired.all_branches,,6.03,
39.241268334,C3-T0,Backend_Bound.Memory_Bound.L1_Bound,34.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,6.06,<==
39.241268334,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,8.91,% Clocks,,,,5.68,
39.241268334,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.14,% Clocks_Calculated,,br_misp_retired.all_branches,,6.03,
39.241268334,C3-T1,Frontend_Bound.Frontend_Latency.MS_Switches,5.06,% Clocks,,idq.ms_switches,,5.68,
39.241268334,C3-T1,Backend_Bound.Core_Bound.Ports_Utilization,56.51,% Clocks,,,,6.03,
40.293039258,C0,Frontend_Bound,30.41,% Slots,,,,5.71,
40.293039258,C0,Backend_Bound,52.77,% Slots,,,,5.71,
40.293039258,C0,Frontend_Bound.Frontend_Latency,25.62,% Slots,,rs_events.empty_end,,5.72,
40.293039258,C0,Backend_Bound.Memory_Bound,55.60,% Slots,,,,5.71,<==
40.293039258,C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.53,% Clocks,,,,6.08,
40.293039258,C0-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,,6.08,
40.293039258,C0-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.70,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
40.293039258,C1,Backend_Bound,45.88,% Slots,,,,5.7,
40.293039258,C1,Backend_Bound.Memory_Bound,39.52,% Slots,,,,5.7,
40.293039258,C1-T0,Backend_Bound.Memory_Bound.L1_Bound,102.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,,5.71,<==
40.293039258,C2,Frontend_Bound,33.23,% Slots,,,,5.7,
40.293039258,C2,Frontend_Bound.Frontend_Bandwidth,20.26,% Slots,,,,5.72,
40.293039258,C2,Frontend_Bound.Frontend_Bandwidth.MITE,35.84,% CoreClocks,,,,6.07,<==
40.293039258,C3,Frontend_Bound,23.59,% Slots,,,,5.71,
40.293039258,C3,Backend_Bound,48.64,% Slots,,,,5.71,
40.293039258,C3,Frontend_Bound.Frontend_Latency,15.19,% Slots,,rs_events.empty_end,,5.72,
40.293039258,C3,Backend_Bound.Memory_Bound,49.79,% Slots,,,,5.71,<==
40.293039258,C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,,6.08,
40.293039258,C3-T1,Frontend_Bound.Frontend_Latency.ICache_Misses,9.43,% Clocks,,,,6.07,
40.293039258,C3-T1,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.09,% Clocks_Calculated,,br_misp_retired.all_branches,,5.7,
