;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -21, <-20
	ADD #270, <1
	SUB 0, <2
	JMP <126, 100
	SUB 0, <2
	CMP -207, <-120
	ADD 10, 20
	ADD <302, @-90
	SPL 60, <800
	SUB #712, -672
	ADD 10, 20
	SPL 80
	ADD 30, 9
	JMZ 21, <902
	ADD -271, <67
	SPL 30, @9
	JMN 800, 4
	JMN 0, 0
	SPL <-127, 100
	SLT 80, 0
	SUB @0, @2
	SUB @0, @2
	SUB @121, 106
	ADD 270, 60
	DJN 0, 2
	DAT #0, #2
	SUB #712, -672
	SUB @0, @2
	JMN 20, <12
	JMZ 21, <902
	SPL 60, <800
	ADD 30, 9
	ADD 10, 20
	ADD 10, 20
	SPL 0, <402
	ADD 30, 9
	ADD 10, 20
	ADD 30, 9
	SUB 3, 0
	ADD 10, 20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	SUB 3, 0
	SUB 3, 0
