Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 10 10:13:28 2017
| Host         : 5CG4363RFZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.457        0.000                      0                  194        0.106        0.000                      0                  194        3.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.457        0.000                      0                  194        0.106        0.000                      0                  194        3.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 3.093ns (49.530%)  route 3.152ns (50.470%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 12.972 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.738     5.406    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/Q
                         net (fo=16, routed)          0.699     6.624    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg_n_2_[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.204 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.318    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2_n_2
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2_n_2
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.110 f  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[31]_i_2/O[0]
                         net (fo=3, routed)           1.012     9.123    design_1_i/Zevenseg_0/U0/tmp_1_fu_147_p4[25]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.299     9.422 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23/O
                         net (fo=1, routed)           0.000     9.422    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.880 f  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.795    10.675    design_1_i/Zevenseg_0/U0/p_1_in
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.332    11.007 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[1]_i_1/O
                         net (fo=2, routed)           0.644    11.651    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[1]_i_1_n_2
    SLICE_X40Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.580    12.972    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X40Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[1]/C
                         clock pessimism              0.277    13.249    
                         clock uncertainty           -0.035    13.213    
    SLICE_X40Y48         FDRE (Setup_fdre_C_D)       -0.105    13.108    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[1]
  -------------------------------------------------------------------
                         required time                         13.108    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 3.093ns (49.894%)  route 3.106ns (50.106%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.738     5.406    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/Q
                         net (fo=16, routed)          0.699     6.624    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg_n_2_[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.204 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.318    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2_n_2
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2_n_2
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.110 f  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[31]_i_2/O[0]
                         net (fo=3, routed)           1.012     9.123    design_1_i/Zevenseg_0/U0/tmp_1_fu_147_p4[25]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.299     9.422 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23/O
                         net (fo=1, routed)           0.000     9.422    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.880 f  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.726    10.606    design_1_i/Zevenseg_0/U0/p_1_in
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.332    10.938 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[2]_i_1/O
                         net (fo=2, routed)           0.668    11.605    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[2]_i_1_n_2
    SLICE_X39Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.579    12.971    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X39Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)       -0.109    13.103    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]
  -------------------------------------------------------------------
                         required time                         13.103    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 3.093ns (50.260%)  route 3.061ns (49.740%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.738     5.406    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/Q
                         net (fo=16, routed)          0.699     6.624    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg_n_2_[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.204 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.318    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2_n_2
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2_n_2
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.110 f  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[31]_i_2/O[0]
                         net (fo=3, routed)           1.012     9.123    design_1_i/Zevenseg_0/U0/tmp_1_fu_147_p4[25]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.299     9.422 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23/O
                         net (fo=1, routed)           0.000     9.422    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.880 f  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.726    10.606    design_1_i/Zevenseg_0/U0/p_1_in
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.332    10.938 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[2]_i_1/O
                         net (fo=2, routed)           0.623    11.560    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[2]_i_1_n_2
    SLICE_X38Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.579    12.971    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[2]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)       -0.045    13.167    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[2]
  -------------------------------------------------------------------
                         required time                         13.167    
                         arrival time                         -11.560    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 3.093ns (50.197%)  route 3.069ns (49.803%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.738     5.406    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/Q
                         net (fo=16, routed)          0.699     6.624    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg_n_2_[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.204 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.318    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2_n_2
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2_n_2
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.110 f  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[31]_i_2/O[0]
                         net (fo=3, routed)           1.012     9.123    design_1_i/Zevenseg_0/U0/tmp_1_fu_147_p4[25]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.299     9.422 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23/O
                         net (fo=1, routed)           0.000     9.422    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.880 f  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.795    10.675    design_1_i/Zevenseg_0/U0/p_1_in
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.332    11.007 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[1]_i_1/O
                         net (fo=2, routed)           0.561    11.568    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[1]_i_1_n_2
    SLICE_X38Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.579    12.971    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[1]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)       -0.016    13.196    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[1]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -11.568    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.641ns  (required time - arrival time)
  Source:                 design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.093ns  (logic 3.093ns (50.767%)  route 3.000ns (49.233%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.738     5.406    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/Q
                         net (fo=16, routed)          0.699     6.624    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg_n_2_[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.204 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.318    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2_n_2
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2_n_2
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.110 f  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[31]_i_2/O[0]
                         net (fo=3, routed)           1.012     9.123    design_1_i/Zevenseg_0/U0/tmp_1_fu_147_p4[25]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.299     9.422 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23/O
                         net (fo=1, routed)           0.000     9.422    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.880 f  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.730    10.610    design_1_i/Zevenseg_0/U0/p_1_in
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.332    10.942 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_2/O
                         net (fo=2, routed)           0.557    11.499    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_2_n_2
    SLICE_X39Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.579    12.971    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X39Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)       -0.072    13.140    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]
  -------------------------------------------------------------------
                         required time                         13.140    
                         arrival time                         -11.499    
  -------------------------------------------------------------------
                         slack                                  1.641    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 3.093ns (51.188%)  route 2.949ns (48.812%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.738     5.406    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/Q
                         net (fo=16, routed)          0.699     6.624    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg_n_2_[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.204 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.318    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2_n_2
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2_n_2
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.110 f  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[31]_i_2/O[0]
                         net (fo=3, routed)           1.012     9.123    design_1_i/Zevenseg_0/U0/tmp_1_fu_147_p4[25]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.299     9.422 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23/O
                         net (fo=1, routed)           0.000     9.422    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.880 f  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.730    10.610    design_1_i/Zevenseg_0/U0/p_1_in
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.332    10.942 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_2/O
                         net (fo=2, routed)           0.507    11.449    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_2_n_2
    SLICE_X39Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.579    12.971    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X39Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[3]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)       -0.101    13.111    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[3]
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 3.120ns (53.827%)  route 2.676ns (46.173%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.756     5.424    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X39Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/Q
                         net (fo=20, routed)          0.612     6.492    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg_n_2_[2]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.166 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.166    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.281    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2_n_2
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2_n_2
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.073 f  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[31]_i_2/O[0]
                         net (fo=3, routed)           1.012     9.085    design_1_i/Zevenseg_0/U0/tmp_1_fu_147_p4[25]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.299     9.384 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23/O
                         net (fo=1, routed)           0.000     9.384    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.842 f  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.518    10.361    design_1_i/Zevenseg_0/U0/p_1_in
    SLICE_X38Y54         LUT4 (Prop_lut4_I3_O)        0.327    10.688 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[0]_i_1/O
                         net (fo=2, routed)           0.533    11.221    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[0]_i_1_n_2
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.562    12.953    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[0]/C
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.035    13.195    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)       -0.262    12.933    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[0]
  -------------------------------------------------------------------
                         required time                         12.933    
                         arrival time                         -11.221    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.823ns  (required time - arrival time)
  Source:                 design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 3.125ns (52.284%)  route 2.852ns (47.716%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.756     5.424    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X39Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/Q
                         net (fo=20, routed)          0.612     6.492    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg_n_2_[2]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.166 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.166    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.281    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2_n_2
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2_n_2
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.073 f  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[31]_i_2/O[0]
                         net (fo=3, routed)           1.012     9.085    design_1_i/Zevenseg_0/U0/tmp_1_fu_147_p4[25]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.299     9.384 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23/O
                         net (fo=1, routed)           0.000     9.384    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.842 f  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          1.227    11.069    design_1_i/Zevenseg_0/U0/p_1_in
    SLICE_X36Y50         LUT5 (Prop_lut5_I1_O)        0.332    11.401 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464[12]_i_1/O
                         net (fo=1, routed)           0.000    11.401    design_1_i/Zevenseg_0/U0/value_assign_reg_464[12]_i_1_n_2
    SLICE_X36Y50         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.563    12.954    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X36Y50         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.029    13.225    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  1.823    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 3.120ns (55.644%)  route 2.487ns (44.356%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.756     5.424    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X39Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[2]/Q
                         net (fo=20, routed)          0.612     6.492    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg_n_2_[2]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.166 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.166    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.280 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.281    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.395 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.737    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2_n_2
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.851 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.851    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2_n_2
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.073 f  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[31]_i_2/O[0]
                         net (fo=3, routed)           1.012     9.085    design_1_i/Zevenseg_0/U0/tmp_1_fu_147_p4[25]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.299     9.384 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23/O
                         net (fo=1, routed)           0.000     9.384    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.842 f  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          0.518    10.361    design_1_i/Zevenseg_0/U0/p_1_in
    SLICE_X38Y54         LUT4 (Prop_lut4_I3_O)        0.327    10.688 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[0]_i_1/O
                         net (fo=2, routed)           0.344    11.031    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[0]_i_1_n_2
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.562    12.953    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
                         clock pessimism              0.277    13.230    
                         clock uncertainty           -0.035    13.195    
    SLICE_X38Y53         FDRE (Setup_fdre_C_D)       -0.276    12.919    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.954ns  (required time - arrival time)
  Source:                 design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 3.093ns (52.165%)  route 2.836ns (47.835%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.738     5.406    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y53         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[0]/Q
                         net (fo=16, routed)          0.699     6.624    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg_n_2_[0]
    SLICE_X40Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.204 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.204    design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_5_n_2
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.318    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[8]_i_2_n_2
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.432    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[12]_i_2_n_2
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.546    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]_i_2_n_2
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.660    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[20]_i_2_n_2
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[24]_i_2_n_2
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.888 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[28]_i_2_n_2
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.110 f  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[31]_i_2/O[0]
                         net (fo=3, routed)           1.012     9.123    design_1_i/Zevenseg_0/U0/tmp_1_fu_147_p4[25]
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.299     9.422 r  design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23/O
                         net (fo=1, routed)           0.000     9.422    design_1_i/Zevenseg_0/U0/tmp_5_reg_483[3]_i_23_n_2
    SLICE_X38Y53         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.880 f  design_1_i/Zevenseg_0/U0/tmp_5_reg_483_reg[3]_i_6/CO[1]
                         net (fo=32, routed)          1.124    11.004    design_1_i/Zevenseg_0/U0/p_1_in
    SLICE_X38Y48         LUT5 (Prop_lut5_I1_O)        0.332    11.336 r  design_1_i/Zevenseg_0/U0/value_assign_reg_464[4]_i_1/O
                         net (fo=1, routed)           0.000    11.336    design_1_i/Zevenseg_0/U0/value_assign_reg_464[4]_i_1_n_2
    SLICE_X38Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     8.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.579    12.971    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X38Y48         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[4]/C
                         clock pessimism              0.277    13.248    
                         clock uncertainty           -0.035    13.212    
    SLICE_X38Y48         FDRE (Setup_fdre_C_D)        0.077    13.289    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[4]
  -------------------------------------------------------------------
                         required time                         13.289    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  1.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.505    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/Q
                         net (fo=2, routed)           0.119     1.765    design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1_n_2
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.980 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.980    design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1_n_9
    SLICE_X37Y50         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     2.016    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.874    design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/i_reg_126_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.505    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/Q
                         net (fo=2, routed)           0.119     1.765    design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1_n_2
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.991 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.991    design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     2.016    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[22]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.874    design_1_i/Zevenseg_0/U0/i_reg_126_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/i_reg_126_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.505    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/Q
                         net (fo=2, routed)           0.119     1.765    design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1_n_2
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.016 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.016    design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1_n_8
    SLICE_X37Y50         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     2.016    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[21]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.874    design_1_i/Zevenseg_0/U0/i_reg_126_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/i_reg_126_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.505    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/Q
                         net (fo=2, routed)           0.119     1.765    design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1_n_2
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.016 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.016    design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     2.016    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y50         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[23]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.874    design_1_i/Zevenseg_0/U0/i_reg_126_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.505    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/Q
                         net (fo=2, routed)           0.119     1.765    design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1_n_2
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1_n_2
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.019 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.019    design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]_i_1_n_9
    SLICE_X37Y51         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     2.016    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.874    design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/i_reg_126_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.505    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/Q
                         net (fo=2, routed)           0.119     1.765    design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1_n_2
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1_n_2
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.030 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.030    design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]_i_1_n_7
    SLICE_X37Y51         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     2.016    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[26]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.874    design_1_i/Zevenseg_0/U0/i_reg_126_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/Zevenseg_0/U0/tmp_32_i_reg_515_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.762%)  route 0.074ns (26.238%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.595     1.507    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X42Y47         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_32_i_reg_515_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  design_1_i/Zevenseg_0/U0/tmp_32_i_reg_515_reg[0]/Q
                         net (fo=7, routed)           0.074     1.745    design_1_i/Zevenseg_0/U0/tmp_32_i_reg_515_reg_n_2_[0]
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.790 r  design_1_i/Zevenseg_0/U0/value_display_i_reg_526[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    design_1_i/Zevenseg_0/U0/value_display_i_fu_444_p3[2]
    SLICE_X43Y47         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.864     2.023    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X43Y47         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[2]/C
                         clock pessimism             -0.503     1.520    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.091     1.611    design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/i_reg_126_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.593     1.505    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y49         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]/Q
                         net (fo=2, routed)           0.119     1.765    design_1_i/Zevenseg_0/U0/i_reg_126_reg[19]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.925 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.926    design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]_i_1_n_2
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.965 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.965    design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]_i_1_n_2
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.055 r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.055    design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]_i_1_n_8
    SLICE_X37Y51         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     2.016    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X37Y51         FDRE                                         r  design_1_i/Zevenseg_0/U0/i_reg_126_reg[25]/C
                         clock pessimism             -0.247     1.769    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.874    design_1_i/Zevenseg_0/U0/i_reg_126_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/Zevenseg_0/U0/tmp_27_i_reg_504_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.852%)  route 0.095ns (31.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.594     1.506    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X42Y46         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_27_i_reg_504_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.670 f  design_1_i/Zevenseg_0/U0/tmp_27_i_reg_504_reg[0]/Q
                         net (fo=7, routed)           0.095     1.764    design_1_i/Zevenseg_0/U0/tmp_27_i_reg_504_reg_n_2_[0]
    SLICE_X43Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  design_1_i/Zevenseg_0/U0/value_display_i_reg_526[6]_i_1/O
                         net (fo=1, routed)           0.000     1.809    design_1_i/Zevenseg_0/U0/value_display_i_fu_444_p3[6]
    SLICE_X43Y46         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     2.022    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X43Y46         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[6]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.092     1.611    design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/Zevenseg_0/U0/tmp_27_i_reg_504_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.178%)  route 0.098ns (31.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.594     1.506    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X42Y46         FDRE                                         r  design_1_i/Zevenseg_0/U0/tmp_27_i_reg_504_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  design_1_i/Zevenseg_0/U0/tmp_27_i_reg_504_reg[0]/Q
                         net (fo=7, routed)           0.098     1.767    design_1_i/Zevenseg_0/U0/tmp_27_i_reg_504_reg_n_2_[0]
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  design_1_i/Zevenseg_0/U0/value_display_i_reg_526[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    design_1_i/Zevenseg_0/U0/value_display_i_fu_444_p3[0]
    SLICE_X43Y46         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.863     2.022    design_1_i/Zevenseg_0/U0/ap_clk
    SLICE_X43Y46         FDRE                                         r  design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[0]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.092     1.611    design_1_i/Zevenseg_0/U0/value_display_i_reg_526_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X38Y47    design_1_i/Zevenseg_0/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y47    design_1_i/Zevenseg_0/U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y47    design_1_i/Zevenseg_0/U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y47    design_1_i/Zevenseg_0/U0/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y45    design_1_i/Zevenseg_0/U0/i_reg_126_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y48    design_1_i/Zevenseg_0/U0/i_reg_126_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y48    design_1_i/Zevenseg_0/U0/i_reg_126_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y48    design_1_i/Zevenseg_0/U0/i_reg_126_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y49    design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y50    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y52    design_1_i/Zevenseg_0/U0/value_assign_reg_464_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y50    design_1_i/Zevenseg_0/U0/i_reg_126_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y50    design_1_i/Zevenseg_0/U0/i_reg_126_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y50    design_1_i/Zevenseg_0/U0/i_reg_126_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y50    design_1_i/Zevenseg_0/U0/i_reg_126_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y51    design_1_i/Zevenseg_0/U0/i_reg_126_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y51    design_1_i/Zevenseg_0/U0/i_reg_126_reg[25]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    design_1_i/Zevenseg_0/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    design_1_i/Zevenseg_0/U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    design_1_i/Zevenseg_0/U0/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    design_1_i/Zevenseg_0/U0/ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y45    design_1_i/Zevenseg_0/U0/i_reg_126_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y48    design_1_i/Zevenseg_0/U0/i_reg_126_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y48    design_1_i/Zevenseg_0/U0/i_reg_126_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y48    design_1_i/Zevenseg_0/U0/i_reg_126_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y49    design_1_i/Zevenseg_0/U0/i_reg_126_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y49    design_1_i/Zevenseg_0/U0/i_reg_126_reg[17]/C



