
---------- Begin Simulation Statistics ----------
final_tick                               1142826730000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 549376                       # Simulator instruction rate (inst/s)
host_mem_usage                                4563400                       # Number of bytes of host memory used
host_op_rate                                   835661                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2366.32                       # Real time elapsed on the host
host_tick_rate                               34653193                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082001                       # Number of seconds simulated
sim_ticks                                 82000547250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        46982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         94797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        68831                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12492809                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8192648                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223149                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30501                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12651341                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82413                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6632                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402613651                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200086990                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        68840                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27184783                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3604774                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    163487919                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.317455                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.969725                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     64229348     39.29%     39.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42164635     25.79%     65.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2436703      1.49%     66.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11771131      7.20%     73.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8500105      5.20%     78.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1523744      0.93%     79.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2315197      1.42%     81.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3362273      2.06%     83.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27184783     16.63%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    163487919                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.656004                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.656004                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    103634497                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383508314                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10375917                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32562320                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72116                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17355482                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107798823                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1420                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316401                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11500                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12651341                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19543308                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           144351446                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9480                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253551422                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144232                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077142                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19576716                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275061                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.546035                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    164000343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.348437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.346342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      101690236     62.01%     62.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4239172      2.58%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2369577      1.44%     66.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4914826      3.00%     69.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7923753      4.83%     73.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1188661      0.72%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1758568      1.07%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6092517      3.71%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33823033     20.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    164000343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890482                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947449                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88250                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196318                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.323727                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146158370                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316376                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        810803                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107922635                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          427                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38393569                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382480527                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107841994                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137261                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381093730                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        21136                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     14548831                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72116                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     14589422                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        10976                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7017128                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1575                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3571                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           21                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       648068                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       140000                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3571                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        56946                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31304                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640213085                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380906547                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497825                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318714341                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.322585                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380953750                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773992272                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329382590                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.524380                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.524380                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90118      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233974131     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103490      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49854      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          179      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66460      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61640      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183096      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199098      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           38      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227470      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32904      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15557      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107604996     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38318790     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302175      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          996      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381230992                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206602                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2403842                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1169837                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1780897                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1949814                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005115                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204306     10.48%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            5      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2841      0.15%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6665      0.34%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1734305     88.95%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1617      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           59      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           16      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381884086                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    926081452                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379736710                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384307632                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382479256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381230992                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1271                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3604515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        73154                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1271                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5924902                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    164000343                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.324574                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.166132                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     52200845     31.83%     31.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15262133      9.31%     41.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26315941     16.05%     57.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22208750     13.54%     70.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19200046     11.71%     82.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12352492      7.53%     89.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9419595      5.74%     95.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4693815      2.86%     98.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2346726      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    164000343                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.324564                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19543318                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5225588                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6399748                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107922635                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38393569                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170751544                       # number of misc regfile reads
system.switch_cpus_1.numCycles              164001094                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      17174340                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2083602                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17734629                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32001261                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1619477                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356245434                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383041172                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533356581                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42500917                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     46487670                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72116                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     86518331                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5512327                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2313946                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777229850                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101274341                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          518783841                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765478363                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        10085                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997167                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          10085                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        44361                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651733                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          44361                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        46689                       # Transaction distribution
system.membus.trans_dist::CleanEvict              286                       # Transaction distribution
system.membus.trans_dist::ReadExReq             47399                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47399                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           423                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       142619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       142619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 142619                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      6048704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      6048704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6048704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47822                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47822    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47822                       # Request fanout histogram
system.membus.reqLayer2.occupancy           299124500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          259065000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1142826730000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1142826730000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448555                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           93                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          814599                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3849                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3849                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722527                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722527                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774132                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142269760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142281664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          766588                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2267096                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004458                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066617                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2256990     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10106      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2267096                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225075500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246773500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            139999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           11                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171403                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171414                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           11                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171403                       # number of overall hits
system.l2.overall_hits::total                  171414                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           82                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325163                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325245                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           82                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325163                       # number of overall misses
system.l2.overall_misses::total               1325245                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      8636500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  41435106000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      41443742500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      8636500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  41435106000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     41443742500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           93                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496566                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496659                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           93                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496566                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496659                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.881720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885469                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885469                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.881720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885469                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885469                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 105323.170732                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 31267.931568                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31272.513762                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 105323.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 31267.931568                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31272.513762                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722146                       # number of writebacks
system.l2.writebacks::total                    722146                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           82                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325245                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           82                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325245                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7816500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  28183476000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28191292500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7816500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  28183476000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28191292500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.881720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885469                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.881720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885469                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95323.170732                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 21267.931568                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21272.513762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95323.170732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 21267.931568                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21272.513762                       # average overall mshr miss latency
system.l2.replacements                         722228                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726399                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726399                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           93                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               93                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           93                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           93                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603009                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603009                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2597                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2597                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1252                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1252                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3849                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3849                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.325279                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.325279                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1252                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1252                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20787500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20787500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.325279                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.325279                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16603.434505                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16603.434505                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1657                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720870                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  24168825500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24168825500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997707                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 33527.301039                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 33527.301039                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  16960125500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16960125500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997707                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 23527.301039                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 23527.301039                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           82                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604293                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604375                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      8636500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17266280500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17274917000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774039                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.881720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 105323.170732                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28572.696523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28583.109824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           82                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604375                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7816500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11223350500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11231167000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.881720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780713                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95323.170732                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18572.696523                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18583.109824                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.354270                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777209                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730587                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432577                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.354270                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999842                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3472                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24703660                       # Number of tag accesses
system.l2.tags.data_accesses                 24703660                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            4                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1277419                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1277423                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            4                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1277419                       # number of overall hits
system.l3.overall_hits::total                 1277423                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           78                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        47744                       # number of demand (read+write) misses
system.l3.demand_misses::total                  47822                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           78                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        47744                       # number of overall misses
system.l3.overall_misses::total                 47822                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      7266000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   4125567000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4132833000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      7266000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   4125567000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4132833000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           82                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325163                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325245                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           82                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325163                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325245                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.951220                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.036029                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.036085                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.951220                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.036029                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.036085                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 93153.846154                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 86410.166723                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 86421.165991                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 93153.846154                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 86410.166723                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 86421.165991                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               46689                       # number of writebacks
system.l3.writebacks::total                     46689                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           78                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        47744                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             47822                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           78                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        47744                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            47822                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      6330000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   3552639000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3558969000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      6330000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   3552639000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3558969000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.951220                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.036029                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.036085                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.951220                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.036029                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.036085                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81153.846154                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74410.166723                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 74421.165991                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81153.846154                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74410.166723                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 74421.165991                       # average overall mshr miss latency
system.l3.replacements                          91182                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722145                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722145                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722145                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722145                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          144                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           144                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1252                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1252                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1252                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1252                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       673471                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                673471                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        47399                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               47399                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   4092113500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    4092113500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720870                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720870                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.065752                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.065752                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86333.329817                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86333.329817                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        47399                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          47399                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   3523325500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3523325500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.065752                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.065752                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74333.329817                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74333.329817                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            4                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       603948                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             603952                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           78                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data          345                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total              423                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7266000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     33453500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     40719500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           82                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604293                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604375                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.951220                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.000571                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.000700                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 93153.846154                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 96966.666667                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 96263.593381                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           78                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data          345                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total          423                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6330000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     29313500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     35643500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.951220                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.000571                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.000700                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81153.846154                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 84966.666667                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 84263.593381                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    12390091                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    123950                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     99.960395                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    2992.967598                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     28847.712897                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   115.538075                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     7.950959                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data   803.830471                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.091338                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.880362                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.003526                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000243                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.024531                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          876                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         1112                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          115                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        30569                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42518910                       # Number of tag accesses
system.l3.tags.data_accesses                 42518910                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604375                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       768834                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          647584                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1252                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1252                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720870                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720870                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604375                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978230                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131032960                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           91182                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2988096                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1417679                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.031291                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.174104                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1373318     96.87%     96.87% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  44361      3.13%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1417679                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048011500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988493500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      3055616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3060608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2988096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2988096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        47744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               47822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        46689                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              46689                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        60878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     37263361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37324239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        60878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60878                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       36439952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36439952                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       36439952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        60878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     37263361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             73764191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     45736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021104003500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2651                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2652                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157581                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43858                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47822                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      46689                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47822                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    46689                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2008                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   206                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2951                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    750280000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  229070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1609292500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16376.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35126.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    25299                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35537                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.45                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47822                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                46689                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.808518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.323752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.690846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        17976     57.18%     57.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5882     18.71%     75.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2534      8.06%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1693      5.39%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1081      3.44%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          741      2.36%     95.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          577      1.84%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          583      1.85%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          372      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31439                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.275264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.266656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             610     23.00%     23.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              59      2.22%     25.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            140      5.28%     30.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           278     10.48%     40.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           450     16.97%     57.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           426     16.06%     74.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           242      9.13%     83.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           153      5.77%     88.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            98      3.70%     92.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            66      2.49%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            45      1.70%     96.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            25      0.94%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            12      0.45%     98.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            16      0.60%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             8      0.30%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             5      0.19%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             3      0.11%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             3      0.11%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             3      0.11%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             4      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.04%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             2      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2652                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2651                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.521690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.481166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.192350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              873     32.93%     32.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               33      1.24%     34.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1354     51.08%     85.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              310     11.69%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      1.96%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.72%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2651                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2932096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  128512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2973760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3060608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2988096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        35.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82015657000                       # Total gap between requests
system.mem_ctrls.avgGap                     867789.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      2927104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2973760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 60877.642496465167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 35696152.015619628131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 36265123.828182742000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           78                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        47744                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        46689                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3110250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   1606182250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1959026843750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     39875.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33641.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  41959066.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            111291180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             59141280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153759900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          115273260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6472773840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7059502440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25543365600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39515107500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.888339                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66272193000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2738060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  12990294250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            113211840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             60165930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           173352060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          127242720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6472773840.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7446230910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25217699520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        39610676820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.053811                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  65434452750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2738060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13828034500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19543190                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471502982                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19543190                       # number of overall hits
system.cpu.icache.overall_hits::total      1471502982                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          118                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2062                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          118                       # number of overall misses
system.cpu.icache.overall_misses::total          2062                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     11017500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11017500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     11017500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11017500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19543308                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471505044                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19543308                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471505044                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 93368.644068                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5343.113482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 93368.644068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5343.113482                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1525                       # number of writebacks
system.cpu.icache.writebacks::total              1525                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           25                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           93                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           93                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8895500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8895500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8895500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95650.537634                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95650.537634                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95650.537634                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95650.537634                       # average overall mshr miss latency
system.cpu.icache.replacements                   1525                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19543190                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471502982                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          118                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2062                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     11017500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11017500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19543308                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471505044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 93368.644068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5343.113482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           93                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8895500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95650.537634                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95650.537634                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980773                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471505019                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2037                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          722388.325479                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.726522                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.254251                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991653                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008309                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999962                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886022213                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886022213                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136597935                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738239299                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136597935                       # number of overall hits
system.cpu.dcache.overall_hits::total       738239299                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2436282                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8909779                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2436282                       # number of overall misses
system.cpu.dcache.overall_misses::total       8909779                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10022292000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  62039200383                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  72061492383                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10022292000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  62039200383                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  72061492383                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139034217                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747149078                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139034217                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747149078                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017523                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011925                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017523                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011925                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31864.546241                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 25464.704161                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8087.910192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31864.546241                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 25464.704161                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8087.910192                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       220257                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12833                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.163329                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765234                       # number of writebacks
system.cpu.dcache.writebacks::total           3765234                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       936698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       936698                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       936698                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       936698                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814112                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814112                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9707764000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  45577199883                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  55284963883                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9707764000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  45577199883                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  55284963883                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 30864.546241                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 30393.228978                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30474.945253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 30864.546241                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 30393.228978                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30474.945253                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949682                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99070753                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543527382                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1709906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5144374                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4444128000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  35962763500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40406891500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100780659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548671756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26483.567432                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21032.011994                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7854.578905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       935867                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       935867                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774039                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941846                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4276321000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20227139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24503460000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25483.567432                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26131.937796                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26016.418820                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726376                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765405                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5578164000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  26076436883                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31654600883                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38018.852107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 35899.364631                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8406.692211                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          831                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          831                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725545                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872266                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5431443000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  25350060883                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30781503883                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37018.852107                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 34939.336475                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35289.124972                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993568                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746213723                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950194                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.861071                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   427.522966                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    47.767620                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    36.702981                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.835006                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.093296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.071686                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996546506                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996546506                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1142826730000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 190011681000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
