/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:45 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[11] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[11] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[12].in[1] (.names)                                                                               0.890     2.126
rq_a[12].out[0] (.names)                                                                              0.197     2.323
out:rq_a[12].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 2
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[6] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[6] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[6].in[1] (.names)                                                                               0.890     2.126
rq_a[6].out[0] (.names)                                                                              0.197     2.323
out:rq_a[6].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 3
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[7] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[7] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[7].in[1] (.names)                                                                               0.890     2.126
rq_a[7].out[0] (.names)                                                                              0.197     2.323
out:rq_a[7].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 4
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[5] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[5] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[5].in[1] (.names)                                                                               0.890     2.126
rq_a[5].out[0] (.names)                                                                              0.197     2.323
out:rq_a[5].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 5
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[8] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[8] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[9].in[1] (.names)                                                                               0.890     2.126
rq_a[9].out[0] (.names)                                                                              0.197     2.323
out:rq_a[9].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 6
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[9] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[9] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[10].in[1] (.names)                                                                              0.890     2.126
rq_a[10].out[0] (.names)                                                                             0.197     2.323
out:rq_a[10].outpad[0] (.output)                                                                     0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 7
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[4] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[4] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[4].in[1] (.names)                                                                               0.890     2.126
rq_a[4].out[0] (.names)                                                                              0.197     2.323
out:rq_a[4].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 8
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[10] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[10] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[11].in[1] (.names)                                                                               0.890     2.126
rq_a[11].out[0] (.names)                                                                              0.197     2.323
out:rq_a[11].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 9
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[3] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[3] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[3].in[1] (.names)                                                                               0.890     2.126
rq_a[3].out[0] (.names)                                                                              0.197     2.323
out:rq_a[3].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 10
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[13] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[13] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[14].in[1] (.names)                                                                               0.890     2.126
rq_a[14].out[0] (.names)                                                                              0.197     2.323
out:rq_a[14].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 11
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[2] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[2] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[2].in[1] (.names)                                                                               0.890     2.126
rq_a[2].out[0] (.names)                                                                              0.197     2.323
out:rq_a[2].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 12
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[14] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[14] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[15].in[1] (.names)                                                                               0.890     2.126
rq_a[15].out[0] (.names)                                                                              0.197     2.323
out:rq_a[15].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 13
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[0] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[0] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[0].in[1] (.names)                                                                               0.890     2.126
rq_a[0].out[0] (.names)                                                                              0.197     2.323
out:rq_a[0].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 14
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[16] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[16] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[8].in[1] (.names)                                                                                0.890     2.126
rq_a[8].out[0] (.names)                                                                               0.197     2.323
out:rq_a[8].outpad[0] (.output)                                                                       0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.714


#Path 15
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[1] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[1] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[1].in[1] (.names)                                                                               0.890     2.126
rq_a[1].out[0] (.names)                                                                              0.197     2.323
out:rq_a[1].outpad[0] (.output)                                                                      0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.714


#Path 16
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[12] (RS_TDP36K clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[12] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[13].in[2] (.names)                                                                               0.890     2.126
rq_a[13].out[0] (.names)                                                                              0.148     2.274
out:rq_a[13].outpad[0] (.output)                                                                      0.890     3.165
data arrival time                                                                                               3.165

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.165
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.665


#Path 17
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[1] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[1].in[1] (.names)                                                                               0.890     2.074
rq_b[1].out[0] (.names)                                                                              0.197     2.271
out:rq_b[1].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 18
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[14] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[14] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[15].in[1] (.names)                                                                               0.890     2.074
rq_b[15].out[0] (.names)                                                                              0.197     2.271
out:rq_b[15].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 19
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[16] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[16] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[8].in[1] (.names)                                                                                0.890     2.074
rq_b[8].out[0] (.names)                                                                               0.197     2.271
out:rq_b[8].outpad[0] (.output)                                                                       0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 20
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[13] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[13] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[14].in[1] (.names)                                                                               0.890     2.074
rq_b[14].out[0] (.names)                                                                              0.197     2.271
out:rq_b[14].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 21
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[0] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[0].in[1] (.names)                                                                               0.890     2.074
rq_b[0].out[0] (.names)                                                                              0.197     2.271
out:rq_b[0].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 22
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[13].in[1] (.names)                                                                               0.890     2.074
rq_b[13].out[0] (.names)                                                                              0.197     2.271
out:rq_b[13].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 23
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[11] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[11] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[12].in[1] (.names)                                                                               0.890     2.074
rq_b[12].out[0] (.names)                                                                              0.197     2.271
out:rq_b[12].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 24
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[4] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[4].in[1] (.names)                                                                               0.890     2.074
rq_b[4].out[0] (.names)                                                                              0.197     2.271
out:rq_b[4].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 25
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[10] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[10] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[11].in[1] (.names)                                                                               0.890     2.074
rq_b[11].out[0] (.names)                                                                              0.197     2.271
out:rq_b[11].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                               3.161

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock uncertainty                                                                                     0.000     2.500
output external delay                                                                                -1.000     1.500
data required time                                                                                              1.500
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              1.500
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                               -1.661


#Path 26
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[9] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[9] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[10].in[1] (.names)                                                                              0.890     2.074
rq_b[10].out[0] (.names)                                                                             0.197     2.271
out:rq_b[10].outpad[0] (.output)                                                                     0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 27
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[2] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[2].in[1] (.names)                                                                               0.890     2.074
rq_b[2].out[0] (.names)                                                                              0.197     2.271
out:rq_b[2].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 28
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[8] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[8] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[9].in[1] (.names)                                                                               0.890     2.074
rq_b[9].out[0] (.names)                                                                              0.197     2.271
out:rq_b[9].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 29
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[7] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[7].in[1] (.names)                                                                               0.890     2.074
rq_b[7].out[0] (.names)                                                                              0.197     2.271
out:rq_b[7].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 30
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[3] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[3].in[1] (.names)                                                                               0.890     2.074
rq_b[3].out[0] (.names)                                                                              0.197     2.271
out:rq_b[3].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 31
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[6] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[6].in[1] (.names)                                                                               0.890     2.074
rq_b[6].out[0] (.names)                                                                              0.197     2.271
out:rq_b[6].outpad[0] (.output)                                                                      0.890     3.161
data arrival time                                                                                              3.161

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.661


#Path 32
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[5] (RS_TDP36K clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[5].in[2] (.names)                                                                               0.890     2.074
rq_b[5].out[0] (.names)                                                                              0.148     2.221
out:rq_b[5].outpad[0] (.output)                                                                      0.890     3.112
data arrival time                                                                                              3.112

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock uncertainty                                                                                    0.000     2.500
output external delay                                                                               -1.000     1.500
data required time                                                                                             1.500
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             1.500
data arrival time                                                                                             -3.112
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                              -1.612


#Path 33
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[1] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[1].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[1] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[1].in[1] (.names)                                                                               0.890     2.126
rq_a[1].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[1].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[1].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 34
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[16] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[8].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[16] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[8].in[1] (.names)                                                                                0.890     2.126
rq_a[8].out[0] (.names)                                                                               0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[8].D[0] (dffre)                                              0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[8].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 35
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[14] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[15].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[14] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[15].in[1] (.names)                                                                               0.890     2.126
rq_a[15].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[15].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[15].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 36
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[13] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[14].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[13] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[14].in[1] (.names)                                                                               0.890     2.126
rq_a[14].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[14].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[14].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 37
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[11] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[12].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[11] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[12].in[1] (.names)                                                                               0.890     2.126
rq_a[12].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[12].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[12].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 38
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[10] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[11].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[10] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[11].in[1] (.names)                                                                               0.890     2.126
rq_a[11].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[11].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                               3.214

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[11].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.214
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.145


#Path 39
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[9] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[10].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[9] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[10].in[1] (.names)                                                                              0.890     2.126
rq_a[10].out[0] (.names)                                                                             0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[10].D[0] (dffre)                                            0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[10].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 40
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[8] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[9].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[8] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[9].in[1] (.names)                                                                               0.890     2.126
rq_a[9].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[9].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[9].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 41
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[7] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[7].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[7] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[7].in[1] (.names)                                                                               0.890     2.126
rq_a[7].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[7].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[7].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 42
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[6] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[6].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[6] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[6].in[1] (.names)                                                                               0.890     2.126
rq_a[6].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[6].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[6].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 43
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[5] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[5].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[5] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[5].in[1] (.names)                                                                               0.890     2.126
rq_a[5].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[5].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[5].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 44
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[4] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[4].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[4] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[4].in[1] (.names)                                                                               0.890     2.126
rq_a[4].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[4].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[4].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 45
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[3] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[3].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[3] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[3].in[1] (.names)                                                                               0.890     2.126
rq_a[3].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[3].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[3].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 46
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[2] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[2].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[2] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[2].in[1] (.names)                                                                               0.890     2.126
rq_a[2].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[2].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[2].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 47
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[0] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[0].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock0.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[0] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[0].in[1] (.names)                                                                               0.890     2.126
rq_a[0].out[0] (.names)                                                                              0.197     2.323
$auto$memory_libmap.cc:2266:execute$6351[0].D[0] (dffre)                                             0.890     3.214
data arrival time                                                                                              3.214

clock clock0 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock0.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[0].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.214
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.145


#Path 48
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_a.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[0] (.names)                                          0.890     1.890
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names)                                         0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B1[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.231     3.160
data required time                                                                                           3.160
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.160
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.161


#Path 49
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_a.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[0] (.names)                                          0.890     1.890
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names)                                         0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_B2[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.228     3.163
data required time                                                                                           3.163
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.163
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.164


#Path 50
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_b.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names)                                          0.890     1.890
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names)                                         0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A2[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.199     3.192
data required time                                                                                           3.192
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.192
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.193


#Path 51
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[12] (RS_TDP36K clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[13].D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock0.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_B1[12] (RS_TDP36K) [clock-to-output]     0.345     1.236
rq_a[13].in[2] (.names)                                                                               0.890     2.126
rq_a[13].out[0] (.names)                                                                              0.148     2.274
$auto$memory_libmap.cc:2266:execute$6351[13].D[0] (dffre)                                             0.890     3.165
data arrival time                                                                                               3.165

clock clock0 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[13].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.165
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.194


#Path 52
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[0] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[0].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[0] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[0].in[1] (.names)                                                                               0.890     2.074
rq_b[0].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[0].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                              3.161

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[0].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.198


#Path 53
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[1] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[1].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[1] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[1].in[1] (.names)                                                                               0.890     2.074
rq_b[1].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[1].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                              3.161

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[1].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.198


#Path 54
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[2] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[2].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[2] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[2].in[1] (.names)                                                                               0.890     2.074
rq_b[2].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[2].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                              3.161

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[2].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.198


#Path 55
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[3] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[3].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[3] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[3].in[1] (.names)                                                                               0.890     2.074
rq_b[3].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[3].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                              3.161

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[3].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.198


#Path 56
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[7] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[7].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[7] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[7].in[1] (.names)                                                                               0.890     2.074
rq_b[7].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[7].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                              3.161

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[7].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.198


#Path 57
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[16] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[8].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[16] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[8].in[1] (.names)                                                                                0.890     2.074
rq_b[8].out[0] (.names)                                                                               0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[8].D[0] (dffre)                                              0.890     3.161
data arrival time                                                                                               3.161

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[8].C[0] (dffre)                                              0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.198


#Path 58
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[6] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[6].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[6] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[6].in[1] (.names)                                                                               0.890     2.074
rq_b[6].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[6].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                              3.161

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[6].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.198


#Path 59
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[4] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[4].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[4] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[4].in[1] (.names)                                                                               0.890     2.074
rq_b[4].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[4].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                              3.161

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[4].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.198


#Path 60
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[8] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[9].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[8] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[9].in[1] (.names)                                                                               0.890     2.074
rq_b[9].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[9].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                              3.161

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[9].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.198


#Path 61
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[9] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[10].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[9] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[10].in[1] (.names)                                                                              0.890     2.074
rq_b[10].out[0] (.names)                                                                             0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[10].D[0] (dffre)                                            0.890     3.161
data arrival time                                                                                              3.161

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[10].C[0] (dffre)                                            0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.161
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.198


#Path 62
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[10] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[11].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[10] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[11].in[1] (.names)                                                                               0.890     2.074
rq_b[11].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[11].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                               3.161

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[11].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.198


#Path 63
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[11] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[12].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[11] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[12].in[1] (.names)                                                                               0.890     2.074
rq_b[12].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[12].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                               3.161

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[12].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.198


#Path 64
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[13].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[12] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[13].in[1] (.names)                                                                               0.890     2.074
rq_b[13].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[13].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                               3.161

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[13].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.198


#Path 65
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[14] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[15].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[14] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[15].in[1] (.names)                                                                               0.890     2.074
rq_b[15].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[15].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                               3.161

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[15].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.198


#Path 66
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[13] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[14].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                              0.000     0.000
clock source latency                                                                                  0.000     0.000
clock1.inpad[0] (.input)                                                                              0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                          0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[13] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[14].in[1] (.names)                                                                               0.890     2.074
rq_b[14].out[0] (.names)                                                                              0.197     2.271
$auto$memory_libmap.cc:2266:execute$6344[14].D[0] (dffre)                                             0.890     3.161
data arrival time                                                                                               3.161

clock clock1 (rise edge)                                                                              2.500     2.500
clock source latency                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[14].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                     0.000     3.390
cell setup time                                                                                      -0.032     3.359
data required time                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------
data required time                                                                                              3.359
data arrival time                                                                                              -3.161
---------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                     0.198


#Path 67
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_b.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names)                                          0.890     1.890
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names)                                         0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].WEN_A1[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.159     3.232
data required time                                                                                           3.232
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.232
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.233


#Path 68
Startpoint: $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[5] (RS_TDP36K clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[5].D[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                             0.000     0.000
clock source latency                                                                                 0.000     0.000
clock1.inpad[0] (.input)                                                                             0.000     0.000
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                         0.890     0.890
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].RDATA_A1[5] (RS_TDP36K) [clock-to-output]     0.293     1.183
rq_b[5].in[2] (.names)                                                                               0.890     2.074
rq_b[5].out[0] (.names)                                                                              0.148     2.221
$auto$memory_libmap.cc:2266:execute$6344[5].D[0] (dffre)                                             0.890     3.112
data arrival time                                                                                              3.112

clock clock1 (rise edge)                                                                             2.500     2.500
clock source latency                                                                                 0.000     2.500
clock1.inpad[0] (.input)                                                                             0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[5].C[0] (dffre)                                             0.890     3.390
clock uncertainty                                                                                    0.000     3.390
cell setup time                                                                                     -0.032     3.359
data required time                                                                                             3.359
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             3.359
data arrival time                                                                                             -3.112
--------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                    0.247


#Path 69
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_a.inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names)                                            0.890     1.890
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names)                                           0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B1[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.140     3.250
data required time                                                                                           3.250
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.250
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.251


#Path 70
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B2[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_a.inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names)                                            0.890     1.890
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names)                                           0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_B2[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B2[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.121     3.270
data required time                                                                                           3.270
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.270
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.271


#Path 71
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[1] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_b.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names)                                          0.890     1.890
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names)                                         0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[1] (RS_TDP36K)                        0.890     2.999
data arrival time                                                                                            2.999

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.112     3.279
data required time                                                                                           3.279
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.279
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.280


#Path 72
Startpoint: wce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_b.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.in[0] (.names)                                          0.890     1.890
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6358.out[0] (.names)                                         0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_A1[0] (RS_TDP36K)                        0.890     2.999
data arrival time                                                                                            2.999

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.112     3.279
data required time                                                                                           3.279
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.279
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.280


#Path 73
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[0] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_a.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[0] (.names)                                          0.890     1.890
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names)                                         0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[0] (RS_TDP36K)                        0.890     2.999
data arrival time                                                                                            2.999

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.111     3.280
data required time                                                                                           3.280
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.280
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.281


#Path 74
Startpoint: wce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[1] (RS_TDP36K clocked by clock0)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
wce_a.inpad[0] (.input)                                                                            0.000     1.000
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.in[0] (.names)                                          0.890     1.890
$abc$6718$auto$rtlil.cc:2388:ReduceOr$6361.out[0] (.names)                                         0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].BE_B1[1] (RS_TDP36K)                        0.890     2.999
data arrival time                                                                                            2.999

clock clock0 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock0.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_B1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.111     3.280
data required time                                                                                           3.280
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.280
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.281


#Path 75
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A2[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_b.inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names)                                            0.890     1.890
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names)                                           0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A2[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A2[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.085     3.305
data required time                                                                                           3.305
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.305
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.306


#Path 76
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A1[0] (RS_TDP36K clocked by clock1)
Path Type : setup

Point                                                                                               Incr      Path
------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                           0.000     0.000
clock source latency                                                                               0.000     0.000
input external delay                                                                               1.000     1.000
rce_b.inpad[0] (.input)                                                                            0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_b.in[0] (.names)                                            0.890     1.890
genblk1[0].dpram_16x2048_submodule.rce_b.out[0] (.names)                                           0.218     2.109
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].REN_A1[0] (RS_TDP36K)                       0.890     2.999
data arrival time                                                                                            2.999

clock clock1 (rise edge)                                                                           2.500     2.500
clock source latency                                                                               0.000     2.500
clock1.inpad[0] (.input)                                                                           0.000     2.500
$abc$6718$auto$memory_libmap.cc:1859:emit_port$6356[0].CLK_A1[0] (RS_TDP36K)                       0.890     3.390
clock uncertainty                                                                                  0.000     3.390
cell setup time                                                                                   -0.081     3.309
data required time                                                                                           3.309
------------------------------------------------------------------------------------------------------------------
data required time                                                                                           3.309
data arrival time                                                                                           -2.999
------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                  0.310


#Path 77
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[4].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[4].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[4].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 78
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[3].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[3].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[3].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 79
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[2].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[2].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[2].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 80
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[1].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[1].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[1].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 81
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[0].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[0].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[0].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 82
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[15].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6351[15].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[15].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 83
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[14].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6351[14].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[14].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 84
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[13].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6351[13].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[13].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 85
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[12].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6351[12].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[12].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 86
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[11].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6351[11].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[11].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 87
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[5].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[5].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[5].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 88
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[6].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[6].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[6].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 89
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[7].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[7].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[7].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 90
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[8].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[8].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[8].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 91
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[9].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[9].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[9].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 92
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[10].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[10].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[10].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 93
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[11].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[11].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[11].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 94
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[12].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[12].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[12].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 95
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[13].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[13].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[13].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 96
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[14].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[14].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[14].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 97
Startpoint: rce_b.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6344[15].E[0] (dffre clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_b.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8436$abc$6932$auto$blifparse.cc:362:parse_blif$6933.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6344[15].E[0] (dffre)                                                                                                                                                                                             0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock1 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock1.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6344[15].C[0] (dffre)                                                                                                                                                                                             0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 98
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[4].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6351[4].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[4].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 99
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$6351[9].E[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                  Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                              0.000     0.000
clock source latency                                                                                                                                                                                                                                  0.000     0.000
input external delay                                                                                                                                                                                                                                  1.000     1.000
rce_a.inpad[0] (.input)                                                                                                                                                                                                                               0.000     1.000
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.in[0] (.names)                        0.890     1.890
$abc$8919$techmap$techmap8404$abc$6862$auto$blifparse.cc:362:parse_blif$6865.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$8344_Y.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2266:execute$6351[9].E[0] (dffre)                                                                                                                                                                                              0.890     2.999
data arrival time                                                                                                                                                                                                                                               2.999

clock clock0 (rise edge)                                                                                                                                                                                                                              2.500     2.500
clock source latency                                                                                                                                                                                                                                  0.000     2.500
clock0.inpad[0] (.input)                                                                                                                                                                                                                              0.000     2.500
$auto$memory_libmap.cc:2266:execute$6351[9].C[0] (dffre)                                                                                                                                                                                              0.890     3.390
clock uncertainty                                                                                                                                                                                                                                     0.000     3.390
cell setup time                                                                                                                                                                                                                                      -0.032     3.359
data required time                                                                                                                                                                                                                                              3.359
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                              3.359
data arrival time                                                                                                                                                                                                                                              -2.999
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                     0.360


#Path 100
Startpoint: rce_a.inpad[0] (.input clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$6352.D[0] (dffre clocked by clock0)
Path Type : setup

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                       0.000     0.000
clock source latency                                                           0.000     0.000
input external delay                                                           1.000     1.000
rce_a.inpad[0] (.input)                                                        0.000     1.000
genblk1[0].dpram_16x2048_submodule.rce_a.in[0] (.names)                        0.890     1.890
genblk1[0].dpram_16x2048_submodule.rce_a.out[0] (.names)                       0.218     2.109
$auto$memory_libmap.cc:2267:execute$6352.D[0] (dffre)                          0.890     2.999
data arrival time                                                                        2.999

clock clock0 (rise edge)                                                       2.500     2.500
clock source latency                                                           0.000     2.500
clock0.inpad[0] (.input)                                                       0.000     2.500
$auto$memory_libmap.cc:2267:execute$6352.C[0] (dffre)                          0.890     3.390
clock uncertainty                                                              0.000     3.390
cell setup time                                                               -0.032     3.359
data required time                                                                       3.359
----------------------------------------------------------------------------------------------
data required time                                                                       3.359
data arrival time                                                                       -2.999
----------------------------------------------------------------------------------------------
slack (MET)                                                                              0.360


#End of timing report
