<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LimeSuite-UML: /home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/FPGA_Q.cpp Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LimeSuite-UML
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="../../dir_cf764c42155f97c8834fa9e0239058a2.html">erik</a></li><li class="navelem"><a class="el" href="../../dir_8bf104421d777a119379982ba15bc917.html">prefix</a></li><li class="navelem"><a class="el" href="../../dir_39c8bc37e19f05461b414d975c570109.html">default</a></li><li class="navelem"><a class="el" href="../../dir_b4804201d5ae79dd9b765c673f6732d6.html">src</a></li><li class="navelem"><a class="el" href="../../dir_b9105e5b97f4b271c74f586b556aeb2c.html">limesuite-dev</a></li><li class="navelem"><a class="el" href="../../dir_76738fd7cbf48a61ea8ab75a3e74695b.html">src</a></li><li class="navelem"><a class="el" href="../../dir_26e685eace0ab600c064841a82f17458.html">FPGA_common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">FPGA_Q.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d6/d3c/FPGA__Q_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/d28/FPGA__Q_8h.html">FPGA_Q.h</a>&quot;</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d3/d1e/IConnection_8h.html">IConnection.h</a>&quot;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &quot;Logger.h&quot;</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d1/d56/LMS64CProtocol_8h.html">LMS64CProtocol.h</a>&quot;</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &lt;ciso646&gt;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;math.h&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d5/d6c/namespacelime.html">lime</a></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;{</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="../../d9/d58/classlime_1_1FPGA__Q.html#afe5714f53acfd1ffa430270c0de92fc1">   13</a></span>&#160;<a class="code" href="../../d9/d58/classlime_1_1FPGA__Q.html#afe5714f53acfd1ffa430270c0de92fc1">FPGA_Q::FPGA_Q</a>() : <a class="code" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a>(){};</div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="../../d9/d58/classlime_1_1FPGA__Q.html#a9c91f2ff024e4df1d48fbca0b9fc9b22">   16</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../d9/d58/classlime_1_1FPGA__Q.html#a9c91f2ff024e4df1d48fbca0b9fc9b22">FPGA_Q::SetInterfaceFreq</a>(<span class="keywordtype">double</span> txRate_Hz, <span class="keywordtype">double</span> rxRate_Hz, <span class="keywordtype">double</span> txPhase, <span class="keywordtype">double</span> rxPhase, <span class="keywordtype">int</span> channel)</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;{</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">lime::FPGA::FPGA_PLL_clock</a> clocks[2];</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    <span class="keywordflow">if</span> (channel == 2)</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    {</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 0;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = rxRate_Hz;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 1;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = txRate_Hz;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">SetPllFrequency</a>(4, 30.72e6, clocks, 2);</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    }</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> pll_ind = (channel == 1) ? 2 : 0;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 0;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = rxRate_Hz;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 1;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = rxRate_Hz;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = rxPhase;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">SetPllFrequency</a>(pll_ind+1, rxRate_Hz, clocks, 2)!=0)</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 0;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    clocks[0].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = txRate_Hz;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a> = 1;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a> = txRate_Hz;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    clocks[1].<a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a> = txPhase;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">SetPllFrequency</a>(pll_ind, txRate_Hz, clocks, 2)!=0)</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;}</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">int FPGA_Q::SetInterfaceFreq(double txRate_Hz, double rxRate_Hz, int channel)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">{</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">    const int pll_ind = (channel == 1) ? 2 : 0;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    int status = 0;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">    uint32_t reg20;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">    const double rxPhC1[] = { 91.08, 89.46 };</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    const double rxPhC2[] = { -1 / 6e6, 1.24e-6 };</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    const double txPhC1[] = { 89.75, 89.61 };</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    const double txPhC2[] = { -3.0e-7, 2.71e-7 };</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    const std::vector&lt;uint32_t&gt; spiAddr = { 0x021, 0x022, 0x023, 0x024, 0x027, 0x02A,</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">                                            0x400, 0x40C, 0x40B, 0x400, 0x40B, 0x400};</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">    const int bakRegCnt = spiAddr.size() - 4;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">    </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">    std::vector&lt;uint32_t&gt; dataWr;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">    dataWr.push_back(uint32_t(0x002F) &lt;&lt; 16);</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">    uint32_t chipVersion=0;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">    connection-&gt;ReadLMS7002MSPI(dataWr.data(), &amp;chipVersion, 1, channel);</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">    dataWr.clear(); </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">    //auto info = GetDeviceInfo();</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">    bool phaseSearch = false;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">    std::vector&lt;uint32_t&gt; dataRd;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">    if (phaseSearch)</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">        dataWr.resize(spiAddr.size());</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">        dataRd.resize(spiAddr.size());</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">        //backup registers</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">        dataWr[0] = (uint32_t(0x0020) &lt;&lt; 16);</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">        connection-&gt;ReadLMS7002MSPI(dataWr.data(), &amp;reg20, 1, channel);</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">        dataWr[0] = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | 0xFFFD; //msbit 1=SPI write</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">        connection-&gt;WriteLMS7002MSPI(dataWr.data(), 1, channel);</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">        for (int i = 0; i &lt; bakRegCnt; ++i)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">            dataWr[i] = (spiAddr[i] &lt;&lt; 16);</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">        connection-&gt;ReadLMS7002MSPI(dataWr.data(),dataRd.data(), bakRegCnt, channel);</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">    if(rxRate_Hz &gt;= 5e6)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">        if (phaseSearch)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">        {</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">            const std::vector&lt;uint32_t&gt; spiData = { 0x0E9F, 0x07FF, 0x5550, 0xE4E4, 0xE4E4, 0x0086,</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">                                                    0x028D, 0x00FF, 0x5555, 0x02CD, 0xAAAA, 0x02ED};</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">            //Load test config</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">            const int setRegCnt = spiData.size();</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">            for (int i = 0; i &lt; setRegCnt; ++i)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">                dataWr[i] = (1 &lt;&lt; 31) | (uint32_t(spiAddr[i]) &lt;&lt; 16) | spiData[i]; //msbit 1=SPI write</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">            connection-&gt;WriteLMS7002MSPI(dataWr.data(), setRegCnt, channel);</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">        }</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">        lime::FPGA::FPGA_PLL_clock clocks[2];</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">        clocks[0].index = 0;</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">        clocks[0].outFrequency = rxRate_Hz;</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">        clocks[1].index = 1;</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">        clocks[1].outFrequency = rxRate_Hz;</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">        if (chipVersion == 0x3841)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">            clocks[1].phaseShift_deg = rxPhC1[1] + rxPhC2[1] * rxRate_Hz;</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">        else</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">            clocks[1].phaseShift_deg = rxPhC1[0] + rxPhC2[0] * rxRate_Hz;</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">        if (phaseSearch)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">            clocks[1].findPhase = true;</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">        status = SetPllFrequency(pll_ind+1, rxRate_Hz, clocks, 2);</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">    else</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">        status = SetDirectClocking(pll_ind+1);</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    if(txRate_Hz &gt;= 5e6)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">        if (phaseSearch)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">        {</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">            const std::vector&lt;uint32_t&gt; spiData = {0x0E9F, 0x07FF, 0x5550, 0xE4E4, 0xE4E4, 0x0484};</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">            connection-&gt;WriteRegister(0x000A, 0x0000);</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">            //Load test config</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">            const int setRegCnt = spiData.size();</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">            for (int i = 0; i &lt; setRegCnt; ++i)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">                dataWr[i] = (1 &lt;&lt; 31) | (uint32_t(spiAddr[i]) &lt;&lt; 16) | spiData[i]; //msbit 1=SPI write</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">            connection-&gt;WriteLMS7002MSPI(dataWr.data(), setRegCnt, channel);</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">        }</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">        lime::FPGA::FPGA_PLL_clock clocks[2];</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">        clocks[0].index = 0;</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">        clocks[0].outFrequency = txRate_Hz;</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">        clocks[0].phaseShift_deg = 0;</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">        clocks[1].index = 1;</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">        clocks[1].outFrequency = txRate_Hz;</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">        if (chipVersion == 0x3841)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">            clocks[1].phaseShift_deg = txPhC1[1] + txPhC2[1] * txRate_Hz;</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">        else</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">            clocks[1].phaseShift_deg = txPhC1[0] + txPhC2[0] * txRate_Hz;</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">        if (phaseSearch)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">        {</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">            clocks[1].findPhase = true;</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">            connection-&gt;WriteRegister(0x000A, 0x0200);</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">        }</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">        status = SetPllFrequency(pll_ind, txRate_Hz, clocks, 2);</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">    else</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">        status = SetDirectClocking(pll_ind);</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">    if (phaseSearch)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">    {</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">        //Restore registers</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">        for (int i = 0; i &lt; bakRegCnt; ++i)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">            dataWr[i] = (1 &lt;&lt; 31) | (uint32_t(spiAddr[i]) &lt;&lt; 16) | dataRd[i]; //msbit 1=SPI write</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">        connection-&gt;WriteLMS7002MSPI(dataWr.data(), bakRegCnt, channel);</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">        dataWr[0] = (1 &lt;&lt; 31) | (uint32_t(0x0020) &lt;&lt; 16) | reg20; //msbit 1=SPI write</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">        connection-&gt;WriteLMS7002MSPI(dataWr.data(), 1, channel);</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">        connection-&gt;WriteRegister(0x000A, 0);</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">    return status;</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">}</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;} <span class="comment">//namespace lime</span></div><div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_ae4722a65d9832c290437d41ff2b1b4df"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">lime::FPGA::FPGA_PLL_clock::outFrequency</a></div><div class="ttdeci">double outFrequency</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00039">FPGA_common.h:39</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html_af8856c51c4459b540d1884e6373f0d56"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html#af8856c51c4459b540d1884e6373f0d56">lime::FPGA::SetPllFrequency</a></div><div class="ttdeci">int SetPllFrequency(uint8_t pllIndex, double inputFreq, FPGA_PLL_clock *outputs, uint8_t clockCount)</div><div class="ttdoc">Configures board FPGA clocks. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/FPGA__common_8cpp_source.html#l00144">FPGA_common.cpp:144</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a7685c7ae1c138cb57689c48040a87a43"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a></div><div class="ttdeci">double phaseShift_deg</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00040">FPGA_common.h:40</a></div></div>
<div class="ttc" id="classlime_1_1FPGA__Q_html_afe5714f53acfd1ffa430270c0de92fc1"><div class="ttname"><a href="../../d9/d58/classlime_1_1FPGA__Q.html#afe5714f53acfd1ffa430270c0de92fc1">lime::FPGA_Q::FPGA_Q</a></div><div class="ttdeci">FPGA_Q()</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d3c/FPGA__Q_8cpp_source.html#l00013">FPGA_Q.cpp:13</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a80a10016fee0096abad163e30e61104b"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">lime::FPGA::FPGA_PLL_clock::index</a></div><div class="ttdeci">uint8_t index</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00041">FPGA_common.h:41</a></div></div>
<div class="ttc" id="FPGA__Q_8h_html"><div class="ttname"><a href="../../df/d28/FPGA__Q_8h.html">FPGA_Q.h</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html">lime::FPGA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00017">FPGA_common.h:17</a></div></div>
<div class="ttc" id="namespacelime_html"><div class="ttname"><a href="../../d5/d6c/namespacelime.html">lime</a></div><div class="ttdoc">GUI for writing and reading analog controls. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/ddb/ADF4002_8h_source.html#l00012">ADF4002.h:12</a></div></div>
<div class="ttc" id="LMS64CProtocol_8h_html"><div class="ttname"><a href="../../d1/d56/LMS64CProtocol_8h.html">LMS64CProtocol.h</a></div><div class="ttdoc">Implementation of LMS64C protocol. </div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">lime::FPGA::FPGA_PLL_clock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00030">FPGA_common.h:30</a></div></div>
<div class="ttc" id="classlime_1_1FPGA__Q_html_a9c91f2ff024e4df1d48fbca0b9fc9b22"><div class="ttname"><a href="../../d9/d58/classlime_1_1FPGA__Q.html#a9c91f2ff024e4df1d48fbca0b9fc9b22">lime::FPGA_Q::SetInterfaceFreq</a></div><div class="ttdeci">int SetInterfaceFreq(double f_Tx_Hz, double f_Rx_Hz, double txPhase, double rxPhase, int ch=0) override</div><div class="ttdoc">Configures FPGA PLLs to LimeLight interface frequency. </div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d3c/FPGA__Q_8cpp_source.html#l00016">FPGA_Q.cpp:16</a></div></div>
<div class="ttc" id="IConnection_8h_html"><div class="ttname"><a href="../../d3/d1e/IConnection_8h.html">IConnection.h</a></div><div class="ttdoc">Interface class for connection types. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 23 2018 14:08:56 for LimeSuite-UML by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
