

================================================================
== Vitis HLS Report for 'memory_manager_Pipeline_VITIS_LOOP_505_3'
================================================================
* Date:           Thu Feb 13 17:40:57 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.158 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|       15|  16.665 ns|  49.995 ns|    5|   15|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_505_3  |        3|       13|         2|          2|          1|  1 ~ 6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       77|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       50|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       10|      127|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln505_fu_106_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln515_fu_127_p2   |         +|   0|  0|  39|          32|           1|
    |icmp_ln505_fu_100_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln506_fu_117_p2  |      icmp|   0|  0|  20|          32|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  77|          70|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  14|          3|    1|          3|
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|    3|          6|
    |array_size_o        |   9|          2|   32|         64|
    |i_4_fu_42           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  50|         11|   40|         81|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln505_reg_165   |  3|   0|    3|          0|
    |ap_CS_fsm           |  2|   0|    2|          0|
    |ap_done_reg         |  1|   0|    1|          0|
    |i_4_fu_42           |  3|   0|    3|          0|
    |icmp_ln505_reg_161  |  1|   0|    1|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 10|   0|   10|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-----------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_505_3|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_505_3|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_505_3|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_505_3|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_505_3|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|  memory_manager_Pipeline_VITIS_LOOP_505_3|  return value|
|pair_areaEnlargement                           |   in|   32|     ap_none|                      pair_areaEnlargement|        scalar|
|curNode_child_address0                         |  out|    3|   ap_memory|                             curNode_child|         array|
|curNode_child_ce0                              |  out|    1|   ap_memory|                             curNode_child|         array|
|curNode_child_q0                               |   in|   32|   ap_memory|                             curNode_child|         array|
|array_size_i                                   |   in|   32|     ap_ovld|                                array_size|       pointer|
|array_size_o                                   |  out|   32|     ap_ovld|                                array_size|       pointer|
|array_size_o_ap_vld                            |  out|    1|     ap_ovld|                                array_size|       pointer|
|AreaEnlargementArray_index_address0            |  out|    7|   ap_memory|                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_ce0                 |  out|    1|   ap_memory|                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_we0                 |  out|    1|   ap_memory|                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_index_d0                  |  out|   32|   ap_memory|                AreaEnlargementArray_index|         array|
|AreaEnlargementArray_areaEnlargement_address0  |  out|    7|   ap_memory|      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_ce0       |  out|    1|   ap_memory|      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_we0       |  out|    1|   ap_memory|      AreaEnlargementArray_areaEnlargement|         array|
|AreaEnlargementArray_areaEnlargement_d0        |  out|   32|   ap_memory|      AreaEnlargementArray_areaEnlargement|         array|
+-----------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

