$date
	Thu Jan 07 16:53:23 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module counter $end
$var wire 1 ! clk $end
$var wire 4 " q [0:3] $end
$var wire 1 # rst $end
$var reg 4 $ ns [0:3] $end
$var reg 4 % ps [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1 $
0#
b0 "
0!
$end
#20
b11 $
b1 "
b1 %
1#
1!
#40
0!
#60
b111 $
b11 "
b11 %
1!
#80
0!
#100
b1111 $
b111 "
b111 %
1!
#120
0!
#140
b1110 $
b1111 "
b1111 %
1!
#160
0!
#180
b1100 $
b1110 "
b1110 %
1!
#200
0!
#220
b1000 $
b1100 "
b1100 %
1!
#260
