>>> Opening project: build-B200//b200.xise
Changed current working directory to the project directory:
"/home/thompsonlab/Documents/fpga/usrp3/top/b200/build-B200" 
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_chdr_header_trigger.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_chdr_test_pattern.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_fifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v" into
   library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_defs.v' in file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v" line 5
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_embed_tlast.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_extract_tlast.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_fast_extract_tlast.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_fast_fifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_to_strobed.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/strobed_to_axi.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/ad5662_auto_spi.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/arb_qualify_master.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_crossbar.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_fifo_header.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_forwarding_cam.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_setting_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_slave_mux.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/axi_test_vfifo.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/bin2gray.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/binary_encoder.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/dram_2port.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/filter_bad_sid.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr_io.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gray2bin.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/por_gen.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/priority_encoder.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/priority_encoder_one_hot.
   v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/radio_ctrl_proc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/ram_2port.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/reset_sync.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/s7_icap_wb.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/serial_to_settings.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/setting_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_crossclock.v
   " into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_mux.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_mux_crossclo
   ck.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/settings_bus_timed_fifo.v
   " into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/simple_i2c_core.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/simple_spi_core.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer_impl.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control/user_settings.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/control_200/cvita_uart.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/acc.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round_reg.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_reg.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add_then_mac.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_dec_shifter.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_decim.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_int_shifter.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_interp.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_strober.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip_reg.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_stage.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_z24.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/duc_chain.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb47_int.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_dec.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_interp.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_reg.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_sd.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/rx_dcoffset.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/rx_frontend.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/sign_extend.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_dec.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_int.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/srl.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/tx_frontend.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux4.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux8.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk_cascade.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_cascade.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop2.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_filter_mux4.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_loopback.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux4.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux8.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux_select.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_packet_gate.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/monitor_axi_fifo.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/shortfifo.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo_200/axi_fifo_legacy.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/fifo64_to_gpif2.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_slave_fifo32.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_to_fifo64.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_input_lvds.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_io_lvds.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/cat_output_lvds.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catcap_ddr_cmos.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catcodec_ddr_cmos.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/io_cap_gen/catgen_ddr_cmos.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/axis_packet_debug.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/chdr_eth_framer.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_chunker.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_dechunker.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_dest_lookup.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_insert_tlast.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/cvita_packet_debug.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/eth_dispatch.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/eth_interface.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/fix_short_packet.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/source_flow_control.v
   " into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc/vita_eth_framer.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc_200/cvita_dest_lookup
   _legacy.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc_200/source_flow_contr
   ol_legacy.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/input_signal.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/input_signal_adv.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_generator.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_synchronizer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/time_compare.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/timekeeper.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita/flow_control_responder.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita/packet_error_responder.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_12sc_to_16sc.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16s_to_32f.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16s_to_8s.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_12sc.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_32f.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_8sc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_16sc_to_xxxx_chain.
   v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_32f_to_16s.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_32f_to_16sc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_8s_to_16s.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_8sc_to_16sc.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/chdr_xxxx_to_16sc_chain.
   v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/context_packet_gen.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/float_to_iq.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/iq_to_float.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_control.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_framer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_control.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_deframer.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/trigger_context_pkt.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/tx_responder.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/xxf_to_xxs.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/xxs_to_xxf.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/axi_stream_to_wb.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v"
   into library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v"
   line 131
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v"
   into library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v"
   line 73
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v" into
   library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v"
   line 77
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/settings_bus.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/settings_readback.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_rx.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/wb_1master.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/S6CLK2PIN.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_core.v" into library
   work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/b200_io.v" into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/b200_clk_gen.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v"
   into library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v" into
   library work
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/signal.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_256' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_icon' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.xco"
   line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec2' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v" line
   36 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_32' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.xco
   " line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_128' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec1' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v" line
   36 
>>> Running Process: Generate Programming File
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_256' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_icon' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.xco"
   line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec2' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v" line
   36 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_32' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.xco
   " line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_128' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec1' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v" line
   36 
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v" into
   library work
Regenerate Core - fifo_4k_2clk: All required files are available.

Process "Regenerate Core" completed successfully
Regenerate Core - fifo_short_2clk: All required files are available.

Process "Regenerate Core" completed successfully
Regenerate Core - hbdec1: All required files are available.

Process "Regenerate Core" completed successfully
Regenerate Core - hbdec2: All required files are available.

Process "Regenerate Core" completed successfully
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_defs.v' in file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/axi/axi_dma_master.v" line 5
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v"
   into library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_bit_ctrl.v"
   line 131
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v"
   into library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_byte_ctrl.v"
   line 73
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v" into
   library work
INFO:ProjectMgmt - Include file found:
   '/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_defines.v' in
   file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/i2c_master_top.v"
   line 77
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_256' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_256.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_icon' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.xco"
   line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_icon.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec2' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v" line
   36 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_32' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.xco
   " line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_32.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'chipscope_ila_128' found in library
   'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.xc
   o" line 0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/chipscope_ila_128.v"
   line 21 
WARNING:ProjectMgmt - Duplicate Design Unit 'hbdec1' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.xco" line
   0 (active)
WARNING:ProjectMgmt -   
   "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v" line
   36 

Started : "Synthesize - XST".
Running xst...
Command Line: xst -intstyle ise -ifn "/home/thompsonlab/Documents/fpga/usrp3/top/b200/build-B200/b200.xst" -ofn "/home/thompsonlab/Documents/fpga/usrp3/top/b200/build-B200/b200.syr"
Reading design: b200.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip.v" into library work
Parsing module <clip>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/ram_2port.v" into library work
Parsing module <ram_2port>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_short.v" into library work
Parsing module <axi_fifo_short>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop2.v" into library work
Parsing module <axi_fifo_flop2>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_flop.v" into library work
Parsing module <axi_fifo_flop>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_bram.v" into library work
Parsing module <axi_fifo_bram>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip.v" into library work
Parsing module <add2_and_clip>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo.v" into library work
Parsing module <axi_fifo>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/sign_extend.v" into library work
Parsing module <sign_extend>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round.v" into library work
Parsing module <round>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round.v" into library work
Parsing module <add2_and_round>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_clip_reg.v" into library work
Parsing module <add2_and_clip_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2.v" into library work
Parsing module <add2>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_cascade.v" into library work
Parsing module <axi_fifo_cascade>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/srl.v" into library work
Parsing module <srl>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_sd.v" into library work
Parsing module <round_sd>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/round_reg.v" into library work
Parsing module <round_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_stage.v" into library work
Parsing module <cordic_stage>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/clip_reg.v" into library work
Parsing module <clip_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_int_shifter.v" into library work
Parsing module <cic_int_shifter>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_dec_shifter.v" into library work
Parsing module <cic_dec_shifter>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add_then_mac.v" into library work
Parsing module <add_then_mac>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_reg.v" into library work
Parsing module <add2_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/add2_and_round_reg.v" into library work
Parsing module <add2_and_round_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/acc.v" into library work
Parsing module <acc>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/setting_reg.v" into library work
Parsing module <setting_reg>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec2.v" into library work
Parsing module <hbdec2>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen_dsp/hbdec1.v" into library work
Parsing module <hbdec1>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/fifo_short_2clk.v" into library work
Parsing module <fifo_short_2clk>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/top/b200/coregen/fifo_4k_2clk.v" into library work
Parsing module <fifo_4k_2clk>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/trigger_context_pkt.v" into library work
Parsing module <trigger_context_pkt>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/context_packet_gen.v" into library work
Parsing module <context_packet_gen>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/time_compare.v" into library work
Parsing module <time_compare>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_packet_gate.v" into library work
Parsing module <axi_packet_gate>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_int.v" into library work
Parsing module <small_hb_int>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/small_hb_dec.v" into library work
Parsing module <small_hb_dec>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_interp.v" into library work
Parsing module <hb_interp>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb_dec.v" into library work
Parsing module <hb_dec>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/hb47_int.v" into library work
Parsing module <hb47_int>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cordic_z24.v" into library work
Parsing module <cordic_z24>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_strober.v" into library work
Parsing module <cic_strober>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_interp.v" into library work
Parsing module <cic_interp>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/cic_decim.v" into library work
Parsing module <cic_decim>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_tx.v" into library work
Parsing module <simple_uart_tx>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart_rx.v" into library work
Parsing module <simple_uart_rx>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/tx_responder.v" into library work
Parsing module <tx_responder>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_deframer.v" into library work
Parsing module <new_tx_deframer>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_tx_control.v" into library work
Parsing module <new_tx_control>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_framer.v" into library work
Parsing module <new_rx_framer>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/vita_200/new_rx_control.v" into library work
Parsing module <new_rx_control>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/timekeeper.v" into library work
Parsing module <timekeeper>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/input_signal_adv.v" into library work
Parsing module <input_signal_adv>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/packet_proc_200/source_flow_control_legacy.v" into library work
Parsing module <source_flow_control_legacy>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/gpif2/gpif2_error_checker.v" into library work
Parsing module <gpif2_error_checker>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo_200/axi_fifo_legacy.v" into library work
Parsing module <axi_fifo_legacy>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_mux4.v" into library work
Parsing module <axi_mINFO:TclTasksC:1850 - process run : Generate Programming File is done.
ux4>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo_2clk.v" into library work
Parsing module <axi_fifo_2clk>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v" into library work
Parsing module <axi_fifo64_to_fifo32>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v" into library work
Parsing module <axi_fifo32_to_fifo64>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/fifo/axi_demux4.v" into library work
Parsing module <axi_demux4>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/duc_chain.v" into library work
Parsing module <duc_chain>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/dsp/ddc_chain.v" into library work
Parsing module <ddc_chain>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/user_settings.v" into library work
Parsing module <user_settings>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/synchronizer_impl.v" into library work
Parsing module <synchronizer_impl>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/radio_ctrl_proc.v" into library work
Parsing module <radio_ctrl_proc>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/control/gpio_atr.v" into library work
Parsing module <gpio_atr>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/wishbone/simple_uart.v" into library work
Parsing module <simple_uart>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/timing/pps_generator.v" into library work
Parsing module <pps_generator>.
Analyzing Verilog file "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" into library work
Parsing module <radio_legacy>.
ERROR:HDLCompiler:31 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 413: <llr_reg1_val> is already declared.
INFO:HDLCompiler:1408 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 363. llr_reg1_val is declared here
ERROR:HDLCompiler:598 - "/home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v" Line 9: Module <radio_legacy> ignored due to previous errors.
Verilog file /home/thompsonlab/Documents/fpga/usrp3/lib/radio_200/radio_legacy.v ignored due to errors
--> 


Total memory usage is 312904 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)


Process "Synthesize - XST" failed
