#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar 27 04:39:50 2024
# Process ID: 18632
# Current directory: D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22172 D:\UNI\FYP\FYP--Risc-V-32-bit-Matrix-Mac\Project\RISC_V_MAC_Processor_V2.0\RISC_V_MAC_Processor.xpr
# Log file: D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/vivado.log
# Journal file: D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Lucifer/Downloads/RISC_V_MAC_Processor' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 982.434 ; gain = 232.824
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Pipeline_top
WARNING: [Synth 8-2490] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
WARNING: [Synth 8-2490] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [Synth 8-2490] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
WARNING: [Synth 8-2490] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
WARNING: [Synth 8-2490] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Writeback_Cycle.v:16]
WARNING: [Synth 8-2490] overwriting previous definition of module Clock_slowed [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v:23]
WARNING: [Synth 8-2490] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_unit.v:3]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1084.211 ; gain = 89.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Pipeline_top' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:29]
INFO: [Synth 8-6157] synthesizing module 'debouncer_clock' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v:23]
	Parameter c_DEBOUNCE_LIMIT bound to: 250000 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v:34]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_clock' (1#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/debouncer_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'Multplex_Reg_Disp' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v:23]
INFO: [Synth 8-226] default block is never used [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v:47]
INFO: [Synth 8-226] default block is never used [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v:99]
INFO: [Synth 8-6155] done synthesizing module 'Multplex_Reg_Disp' (2#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Multplex_Reg_Disp.v:23]
INFO: [Synth 8-6157] synthesizing module 'fetch_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_by_1' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_by_1' (3#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (5#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [Synth 8-3848] Net Memory[1023] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1022] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1021] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1020] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1019] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1018] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1017] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1016] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1015] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1014] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1013] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1012] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1011] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1010] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1009] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1008] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1007] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1006] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1005] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1004] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1003] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1002] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1001] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[1000] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[999] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[998] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[997] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[996] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[995] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[994] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[993] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[992] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[991] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[990] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[989] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[988] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[987] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[986] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[985] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[984] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[983] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[982] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[981] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[980] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[979] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[978] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[977] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[976] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[975] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[974] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[973] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[972] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[971] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[970] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[969] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[968] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[967] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[966] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[965] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[964] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[963] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[962] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[961] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[960] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[959] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[958] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[957] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[956] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[955] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[954] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[953] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[952] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[951] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[950] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[949] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[948] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[947] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[946] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[945] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[944] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[943] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[942] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[941] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[940] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[939] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[938] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[937] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[936] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[935] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[934] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[933] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[932] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[931] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[930] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[929] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[928] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[927] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[926] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[925] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
WARNING: [Synth 8-3848] Net Memory[924] in module/entity Instruction_Memory does not have driver. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:31]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (6#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fetch_cycle' (7#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
WARNING: [Synth 8-689] width (1) of port connection 'temp' does not match port width (32) of module 'fetch_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:98]
INFO: [Synth 8-6157] synthesizing module 'decode_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control_Unit_Top' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:26]
INFO: [Synth 8-6157] synthesizing module 'Main_Decoder' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
	Parameter I_op_basic bound to: 7'b0010011 
	Parameter I_lw_op bound to: 7'b0000011 
	Parameter R_op_basic bound to: 7'b0110011 
	Parameter S_sw_op bound to: 7'b0100011 
	Parameter B_op_basic bound to: 7'b1100011 
	Parameter MAC_OPCODE bound to: 7'b1110111 
INFO: [Synth 8-6155] done synthesizing module 'Main_Decoder' (8#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'ALU_Decoder' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
	Parameter I_op_basic bound to: 7'b0010011 
	Parameter R_op_basic bound to: 7'b0110011 
	Parameter B_op_basic bound to: 7'b1100011 
	Parameter ECALL bound to: 7'b1110011 
	Parameter MAC_OP bound to: 7'b1110111 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Decoder' (9#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'MAC_Decoder' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MAC_Decoder' (10#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/new/MAC_Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Control_Unit_Top' (11#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v:26]
INFO: [Synth 8-6157] synthesizing module 'Register_File' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register_File' (12#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Register_File.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sign_Extend' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Sign_Extend' (13#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Sign_Extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode_cycle' (14#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'execute_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [Synth 8-6157] synthesizing module 'Mux_3_by_1' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux_3_by_1' (15#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (16#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [Synth 8-350] instance 'branch_adder' of module 'Adder' requires 4 connections, but only 3 given [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:98]
WARNING: [Synth 8-6104] Input port 'MACControl_M' has an internal driver [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:159]
WARNING: [Synth 8-6104] Input port 'MACDM_M' has an internal driver [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:160]
WARNING: [Synth 8-5788] Register MACControl_E_r_reg in module execute_cycle is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:124]
WARNING: [Synth 8-5788] Register MACDM_E_r_reg in module execute_cycle is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:125]
INFO: [Synth 8-6155] done synthesizing module 'execute_cycle' (17#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
INFO: [Synth 8-6157] synthesizing module 'memory_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
	Parameter total_mem_reg bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (18#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'A_11' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'A_12' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'A_13' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'A_14' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'A_15' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'A_21' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'A_22' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'A_23' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'A_24' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'A_25' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'A_31' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [Synth 8-689] width (32) of port connection 'A_32' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [Synth 8-689] width (32) of port connection 'A_33' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [Synth 8-689] width (32) of port connection 'A_34' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [Synth 8-689] width (32) of port connection 'A_35' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:58]
WARNING: [Synth 8-689] width (32) of port connection 'A_41' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'A_42' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'A_43' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'A_44' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'A_45' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:59]
WARNING: [Synth 8-689] width (32) of port connection 'A_51' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'A_52' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'A_53' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'A_54' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
WARNING: [Synth 8-689] width (32) of port connection 'A_55' does not match port width (13) of module 'Data_Memory' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:60]
INFO: [Synth 8-6157] synthesizing module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_MAC' (19#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Matric_MAC.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_11' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_12' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_13' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_14' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_15' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:70]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_21' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_22' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_23' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_24' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_25' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_31' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_32' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_33' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_34' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_35' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:72]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_41' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_42' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_43' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_44' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_45' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:73]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_51' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_52' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_53' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_54' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
WARNING: [Synth 8-689] width (32) of port connection 'MAC_A_55' does not match port width (13) of module 'Matrix_MAC' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:74]
INFO: [Synth 8-6155] done synthesizing module 'memory_cycle' (20#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
INFO: [Synth 8-6157] synthesizing module 'writeback_cycle' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Writeback_Cycle.v:16]
INFO: [Synth 8-6155] done synthesizing module 'writeback_cycle' (21#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Writeback_Cycle.v:16]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (22#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_unit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_top' (23#1) [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:29]
WARNING: [Synth 8-3331] design hazard_unit has unconnected port clk
WARNING: [Synth 8-3331] design hazard_unit has unconnected port rst
WARNING: [Synth 8-3331] design hazard_unit has unconnected port BranchE
WARNING: [Synth 8-3331] design hazard_unit has unconnected port ResultSrcM
WARNING: [Synth 8-3331] design hazard_unit has unconnected port RegWriteE
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port clk
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port rst
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[31]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[30]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[29]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[28]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[27]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[26]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[25]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[24]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[23]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[22]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[21]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[20]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[19]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[18]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[17]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[16]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[15]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[14]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[13]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[12]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[11]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[10]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[9]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[8]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[7]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[6]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[5]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[4]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[3]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[2]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[1]
WARNING: [Synth 8-3331] design writeback_cycle has unconnected port PCPlus4W[0]
WARNING: [Synth 8-3331] design Matrix_MAC has unconnected port clk
WARNING: [Synth 8-3331] design Data_Memory has unconnected port clk
WARNING: [Synth 8-3331] design Data_Memory has unconnected port rst
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[19]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[18]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[17]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[16]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[15]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[14]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[13]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[12]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[6]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[5]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[4]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[3]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[2]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[1]
WARNING: [Synth 8-3331] design Sign_Extend has unconnected port In[0]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[31]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[30]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[29]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[28]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[27]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[26]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[25]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[24]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[23]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[22]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[21]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[20]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[19]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[18]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[17]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[16]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[15]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[14]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[13]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[12]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[1]
WARNING: [Synth 8-3331] design Instruction_Memory has unconnected port A[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.727 ; gain = 299.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Execute:MACControl_M[3] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Execute:MACControl_M[2] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Execute:MACControl_M[1] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Execute:MACControl_M[0] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Execute:MACDM_M[1] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Execute:MACDM_M[0] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:138]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACControl_M[3] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACControl_M[2] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACControl_M[1] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACControl_M[0] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACDM_M[1] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
WARNING: [Synth 8-3295] tying undriven pin Memory:MACDM_M[0] to constant 0 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v:177]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.727 ; gain = 299.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.727 ; gain = 299.082
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-584] No ports matched 'Data_Mem_display_reg'. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Data_Mem_display_reg'. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1731.809 ; gain = 737.164
53 Infos, 279 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1731.809 ; gain = 737.164
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1732.680 ; gain = 0.871
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3348 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Pipeline_top' is not ideal for floorplanning, since the cellview 'Data_Memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/constrs_1/new/const.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2226.043 ; gain = 143.613
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2317.211 ; gain = 82.719
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2624.289 ; gain = 282.867
reset_run synth_1
launch_runs synth_1 -jobs 12
WARNING: [HDL 9-2994] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module ALU [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module ALU_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Data_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module decode_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v:3]
WARNING: [HDL 9-2994] overwriting previous definition of module execute_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v:22]
WARNING: [HDL 9-2994] overwriting previous definition of module fetch_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v:8]
WARNING: [HDL 9-2994] overwriting previous definition of module hazard_unit [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v:3]
WARNING: [HDL 9-2994] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Instruction_Memory [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Main_Decoder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v:24]
WARNING: [HDL 9-2994] overwriting previous definition of module memory_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v:5]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Mux_3_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module PC_Adder [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Program_Counter [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module Clock_slowed [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module writeback_cycle [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v:16]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [HDL 9-2994] overwriting previous definition of module MUX_2_by_1 [D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/MUX_2_by_1.v:23]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ALU()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 24 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU.v
Duplicate found at line 24 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 24 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'ALU_Decoder()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 24 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/ALU_Decoder.v
Duplicate found at line 24 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Adder()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Adder.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Main_Decoder()' found in library 'xil_defaultlib'
Duplicate found at line 24 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Control_Unit_Top.v
	(Active) Duplicate found at line 24 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Main_Decoder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Data_Memory()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Data_Memory.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'decode_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 3 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Decode_Cycle.v
Duplicate found at line 3 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'MUX_2_by_1()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_2_by_1.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Mux_3_by_1()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Mux_3_by_1.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'execute_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 22 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Execute_Cycle.v
Duplicate found at line 22 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Program_Counter()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Program_Counter.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'PC_Adder()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/PC_Adder.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Instruction_Memory()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Instruction_Memory.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'fetch_cycle()' found in library 'xil_defaultlib'
	(Active) Duplicate found at line 8 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Fetch_Cycle.v
Duplicate found at line 8 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'memory_cycle()' found in library 'xil_defaultlib'
Duplicate found at line 5 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 5 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Memory_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'writeback_cycle()' found in library 'xil_defaultlib'
Duplicate found at line 16 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 16 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/WriteBack_Cycle.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Clock_slowed()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 23 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Slow_Clock.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'hazard_unit()' found in library 'xil_defaultlib'
Duplicate found at line 3 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Five_Stage_Pipeline_Top.v
	(Active) Duplicate found at line 3 of file D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.srcs/sources_1/imports/new/Hazard_Unit.v
[Wed Mar 27 05:22:58 2024] Launched synth_1...
Run output will be captured here: D:/UNI/FYP/FYP--Risc-V-32-bit-Matrix-Mac/Project/RISC_V_MAC_Processor_V2.0/RISC_V_MAC_Processor.runs/synth_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_3
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
delete_timing_results: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.262 ; gain = 0.430
delete_timing_results: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.340 ; gain = 0.000
delete_timing_results: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2702.340 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2702.340 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2702.340 ; gain = 0.000
