/**
 * None of options inside the branch are suposed to fit in one cache block.
 * This example program demosntrates that the two possible instruction cache states 
 * ( depending on the branch condition ) are properly detected.
 */
int main(){

  unsigned int x;
  unsigned int y=0;

  if (x > 5){
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
  	y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
    y+=1;
  }else{
  	y-=1;
  	y-=1;
  	y-=1;
  	y-=1;
  	y-=1;
  	y-=1;
  	y-=1;
  	y-=1;
  	y-=1;
  	y-=1;
  	y-=1;
  	y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
    y-=1;
  }
    
 
}