// Seed: 339518301
module module_0 (
    output uwire id_0,
    output tri1  id_1,
    input  wire  id_2
);
  assign id_1 = 1'h0;
  assign id_1 = 'b0;
  assign id_1 = -1'h0;
  wire id_4;
  id_5 :
  assert property (@(posedge id_2) -1)
  else $unsigned(2);
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output uwire id_6,
    output supply1 id_7,
    input tri0 id_8,
    input tri1 id_9,
    output wand id_10,
    input uwire id_11,
    input tri0 id_12,
    inout wor id_13,
    input tri1 id_14,
    input wand id_15
    , id_22, id_23,
    output tri0 id_16,
    input supply1 id_17,
    output supply0 id_18,
    input supply1 id_19,
    output supply0 id_20
);
  logic id_24;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_13
  );
endmodule
