/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [2:0] _01_;
  reg [2:0] _02_;
  wire [10:0] _03_;
  wire [10:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_0z & celloutsig_1_5z);
  assign celloutsig_1_15z = ~(celloutsig_1_0z & in_data[96]);
  assign celloutsig_1_0z = ~in_data[177];
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_1_4z = ~celloutsig_1_3z[0];
  assign celloutsig_0_2z = ~celloutsig_0_3z;
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (in_data[144] | celloutsig_1_0z));
  assign celloutsig_1_5z = ~((in_data[147] | celloutsig_1_3z[1]) & (celloutsig_1_2z | in_data[124]));
  assign celloutsig_1_3z = { in_data[107:106], celloutsig_1_2z } + in_data[177:175];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { in_data[81:74], celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= _01_;
  reg [10:0] _15_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 11'h000;
    else _15_ <= celloutsig_0_0z;
  assign { _03_[10:8], _01_, _03_[4:2], celloutsig_0_3z, _03_[0] } = _15_;
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } >= { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_11z = in_data[78:58] * { _02_, _00_, _00_ };
  assign celloutsig_1_11z = { in_data[160:158], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z } != in_data[129:122];
  assign celloutsig_0_12z = celloutsig_0_2z & in_data[76];
  assign celloutsig_1_14z = celloutsig_1_6z & celloutsig_1_10z;
  assign celloutsig_0_0z = in_data[53:43] ^ in_data[70:60];
  assign celloutsig_1_18z = ~((celloutsig_1_14z & celloutsig_1_15z) | celloutsig_1_3z[0]);
  assign celloutsig_1_10z = ~((in_data[182] & celloutsig_1_0z) | celloutsig_1_1z);
  assign celloutsig_1_19z = ~((celloutsig_1_7z & celloutsig_1_11z) | (celloutsig_1_5z & celloutsig_1_10z));
  assign { _03_[7:5], _03_[1] } = { _01_, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
