
h745LCDLegacy_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b084  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  0800b31c  0800b31c  0001b31c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b35c  0800b35c  00020144  2**0
                  CONTENTS
  4 .ARM          00000008  0800b35c  0800b35c  0001b35c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b364  0800b364  00020144  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b364  0800b364  0001b364  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b368  0800b368  0001b368  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  24000000  0800b36c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000084  0800b3f0  00020084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  240000e4  0800b450  000200e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000c7d8  24000144  0800b4b0  00020144  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2400c91c  0800b4b0  0002c91c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  00020144  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001b67f  00000000  00000000  00020172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003304  00000000  00000000  0003b7f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001330  00000000  00000000  0003eaf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 000011e8  00000000  00000000  0003fe28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003b7e2  00000000  00000000  00041010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001a195  00000000  00000000  0007c7f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00182c68  00000000  00000000  00096987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  002195ef  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005294  00000000  00000000  00219640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000144 	.word	0x24000144
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800b304 	.word	0x0800b304

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000148 	.word	0x24000148
 80002d4:	0800b304 	.word	0x0800b304

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b974 	b.w	80005d8 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468e      	mov	lr, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14d      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000316:	428a      	cmp	r2, r1
 8000318:	4694      	mov	ip, r2
 800031a:	d969      	bls.n	80003f0 <__udivmoddi4+0xe8>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b152      	cbz	r2, 8000338 <__udivmoddi4+0x30>
 8000322:	fa01 f302 	lsl.w	r3, r1, r2
 8000326:	f1c2 0120 	rsb	r1, r2, #32
 800032a:	fa20 f101 	lsr.w	r1, r0, r1
 800032e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000332:	ea41 0e03 	orr.w	lr, r1, r3
 8000336:	4094      	lsls	r4, r2
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	0c21      	lsrs	r1, r4, #16
 800033e:	fbbe f6f8 	udiv	r6, lr, r8
 8000342:	fa1f f78c 	uxth.w	r7, ip
 8000346:	fb08 e316 	mls	r3, r8, r6, lr
 800034a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034e:	fb06 f107 	mul.w	r1, r6, r7
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f106 30ff 	add.w	r0, r6, #4294967295
 800035e:	f080 811f 	bcs.w	80005a0 <__udivmoddi4+0x298>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 811c 	bls.w	80005a0 <__udivmoddi4+0x298>
 8000368:	3e02      	subs	r6, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a5b      	subs	r3, r3, r1
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb3 f0f8 	udiv	r0, r3, r8
 8000374:	fb08 3310 	mls	r3, r8, r0, r3
 8000378:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800037c:	fb00 f707 	mul.w	r7, r0, r7
 8000380:	42a7      	cmp	r7, r4
 8000382:	d90a      	bls.n	800039a <__udivmoddi4+0x92>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 33ff 	add.w	r3, r0, #4294967295
 800038c:	f080 810a 	bcs.w	80005a4 <__udivmoddi4+0x29c>
 8000390:	42a7      	cmp	r7, r4
 8000392:	f240 8107 	bls.w	80005a4 <__udivmoddi4+0x29c>
 8000396:	4464      	add	r4, ip
 8000398:	3802      	subs	r0, #2
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	1be4      	subs	r4, r4, r7
 80003a0:	2600      	movs	r6, #0
 80003a2:	b11d      	cbz	r5, 80003ac <__udivmoddi4+0xa4>
 80003a4:	40d4      	lsrs	r4, r2
 80003a6:	2300      	movs	r3, #0
 80003a8:	e9c5 4300 	strd	r4, r3, [r5]
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0xc2>
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	f000 80ef 	beq.w	800059a <__udivmoddi4+0x292>
 80003bc:	2600      	movs	r6, #0
 80003be:	e9c5 0100 	strd	r0, r1, [r5]
 80003c2:	4630      	mov	r0, r6
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	fab3 f683 	clz	r6, r3
 80003ce:	2e00      	cmp	r6, #0
 80003d0:	d14a      	bne.n	8000468 <__udivmoddi4+0x160>
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xd4>
 80003d6:	4282      	cmp	r2, r0
 80003d8:	f200 80f9 	bhi.w	80005ce <__udivmoddi4+0x2c6>
 80003dc:	1a84      	subs	r4, r0, r2
 80003de:	eb61 0303 	sbc.w	r3, r1, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	469e      	mov	lr, r3
 80003e6:	2d00      	cmp	r5, #0
 80003e8:	d0e0      	beq.n	80003ac <__udivmoddi4+0xa4>
 80003ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ee:	e7dd      	b.n	80003ac <__udivmoddi4+0xa4>
 80003f0:	b902      	cbnz	r2, 80003f4 <__udivmoddi4+0xec>
 80003f2:	deff      	udf	#255	; 0xff
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	f040 8092 	bne.w	8000522 <__udivmoddi4+0x21a>
 80003fe:	eba1 010c 	sub.w	r1, r1, ip
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2601      	movs	r6, #1
 800040c:	0c20      	lsrs	r0, r4, #16
 800040e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000412:	fb07 1113 	mls	r1, r7, r3, r1
 8000416:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800041a:	fb0e f003 	mul.w	r0, lr, r3
 800041e:	4288      	cmp	r0, r1
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x12c>
 8000422:	eb1c 0101 	adds.w	r1, ip, r1
 8000426:	f103 38ff 	add.w	r8, r3, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x12a>
 800042c:	4288      	cmp	r0, r1
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2c0>
 8000432:	4643      	mov	r3, r8
 8000434:	1a09      	subs	r1, r1, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb1 f0f7 	udiv	r0, r1, r7
 800043c:	fb07 1110 	mls	r1, r7, r0, r1
 8000440:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x156>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 31ff 	add.w	r1, r0, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x154>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 800045c:	4608      	mov	r0, r1
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000466:	e79c      	b.n	80003a2 <__udivmoddi4+0x9a>
 8000468:	f1c6 0720 	rsb	r7, r6, #32
 800046c:	40b3      	lsls	r3, r6
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa20 f407 	lsr.w	r4, r0, r7
 800047a:	fa01 f306 	lsl.w	r3, r1, r6
 800047e:	431c      	orrs	r4, r3
 8000480:	40f9      	lsrs	r1, r7
 8000482:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000486:	fa00 f306 	lsl.w	r3, r0, r6
 800048a:	fbb1 f8f9 	udiv	r8, r1, r9
 800048e:	0c20      	lsrs	r0, r4, #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fb09 1118 	mls	r1, r9, r8, r1
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	fb08 f00e 	mul.w	r0, r8, lr
 80004a0:	4288      	cmp	r0, r1
 80004a2:	fa02 f206 	lsl.w	r2, r2, r6
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b8>
 80004a8:	eb1c 0101 	adds.w	r1, ip, r1
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2bc>
 80004b4:	4288      	cmp	r0, r1
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2bc>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4461      	add	r1, ip
 80004c0:	1a09      	subs	r1, r1, r0
 80004c2:	b2a4      	uxth	r4, r4
 80004c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c8:	fb09 1110 	mls	r1, r9, r0, r1
 80004cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d4:	458e      	cmp	lr, r1
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1e2>
 80004d8:	eb1c 0101 	adds.w	r1, ip, r1
 80004dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2b4>
 80004e2:	458e      	cmp	lr, r1
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2b4>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4461      	add	r1, ip
 80004ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ee:	fba0 9402 	umull	r9, r4, r0, r2
 80004f2:	eba1 010e 	sub.w	r1, r1, lr
 80004f6:	42a1      	cmp	r1, r4
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46a6      	mov	lr, r4
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x2a4>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x2a0>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x212>
 8000502:	ebb3 0208 	subs.w	r2, r3, r8
 8000506:	eb61 010e 	sbc.w	r1, r1, lr
 800050a:	fa01 f707 	lsl.w	r7, r1, r7
 800050e:	fa22 f306 	lsr.w	r3, r2, r6
 8000512:	40f1      	lsrs	r1, r6
 8000514:	431f      	orrs	r7, r3
 8000516:	e9c5 7100 	strd	r7, r1, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	40d8      	lsrs	r0, r3
 8000528:	fa0c fc02 	lsl.w	ip, ip, r2
 800052c:	fa21 f303 	lsr.w	r3, r1, r3
 8000530:	4091      	lsls	r1, r2
 8000532:	4301      	orrs	r1, r0
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000540:	fb07 3610 	mls	r6, r7, r0, r3
 8000544:	0c0b      	lsrs	r3, r1, #16
 8000546:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800054a:	fb00 f60e 	mul.w	r6, r0, lr
 800054e:	429e      	cmp	r6, r3
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x260>
 8000556:	eb1c 0303 	adds.w	r3, ip, r3
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b8>
 8000560:	429e      	cmp	r6, r3
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b8>
 8000564:	3802      	subs	r0, #2
 8000566:	4463      	add	r3, ip
 8000568:	1b9b      	subs	r3, r3, r6
 800056a:	b289      	uxth	r1, r1
 800056c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000570:	fb07 3316 	mls	r3, r7, r6, r3
 8000574:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000578:	fb06 f30e 	mul.w	r3, r6, lr
 800057c:	428b      	cmp	r3, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x28a>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f106 38ff 	add.w	r8, r6, #4294967295
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 800058a:	428b      	cmp	r3, r1
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800058e:	3e02      	subs	r6, #2
 8000590:	4461      	add	r1, ip
 8000592:	1ac9      	subs	r1, r1, r3
 8000594:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0x104>
 800059a:	462e      	mov	r6, r5
 800059c:	4628      	mov	r0, r5
 800059e:	e705      	b.n	80003ac <__udivmoddi4+0xa4>
 80005a0:	4606      	mov	r6, r0
 80005a2:	e6e3      	b.n	800036c <__udivmoddi4+0x64>
 80005a4:	4618      	mov	r0, r3
 80005a6:	e6f8      	b.n	800039a <__udivmoddi4+0x92>
 80005a8:	454b      	cmp	r3, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f8>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b4:	3801      	subs	r0, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f8>
 80005b8:	4646      	mov	r6, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x28a>
 80005bc:	4620      	mov	r0, r4
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1e2>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x260>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b8>
 80005c8:	3b02      	subs	r3, #2
 80005ca:	4461      	add	r1, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x12c>
 80005ce:	4630      	mov	r0, r6
 80005d0:	e709      	b.n	80003e6 <__udivmoddi4+0xde>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x156>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005e0:	4b3f      	ldr	r3, [pc, #252]	; (80006e0 <SystemInit+0x104>)
 80005e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e6:	4a3e      	ldr	r2, [pc, #248]	; (80006e0 <SystemInit+0x104>)
 80005e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005f0:	4b3b      	ldr	r3, [pc, #236]	; (80006e0 <SystemInit+0x104>)
 80005f2:	691b      	ldr	r3, [r3, #16]
 80005f4:	4a3a      	ldr	r2, [pc, #232]	; (80006e0 <SystemInit+0x104>)
 80005f6:	f043 0310 	orr.w	r3, r3, #16
 80005fa:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005fc:	4b39      	ldr	r3, [pc, #228]	; (80006e4 <SystemInit+0x108>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f003 030f 	and.w	r3, r3, #15
 8000604:	2b06      	cmp	r3, #6
 8000606:	d807      	bhi.n	8000618 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000608:	4b36      	ldr	r3, [pc, #216]	; (80006e4 <SystemInit+0x108>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f023 030f 	bic.w	r3, r3, #15
 8000610:	4a34      	ldr	r2, [pc, #208]	; (80006e4 <SystemInit+0x108>)
 8000612:	f043 0307 	orr.w	r3, r3, #7
 8000616:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000618:	4b33      	ldr	r3, [pc, #204]	; (80006e8 <SystemInit+0x10c>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a32      	ldr	r2, [pc, #200]	; (80006e8 <SystemInit+0x10c>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000624:	4b30      	ldr	r3, [pc, #192]	; (80006e8 <SystemInit+0x10c>)
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800062a:	4b2f      	ldr	r3, [pc, #188]	; (80006e8 <SystemInit+0x10c>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	492e      	ldr	r1, [pc, #184]	; (80006e8 <SystemInit+0x10c>)
 8000630:	4b2e      	ldr	r3, [pc, #184]	; (80006ec <SystemInit+0x110>)
 8000632:	4013      	ands	r3, r2
 8000634:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000636:	4b2b      	ldr	r3, [pc, #172]	; (80006e4 <SystemInit+0x108>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f003 0308 	and.w	r3, r3, #8
 800063e:	2b00      	cmp	r3, #0
 8000640:	d007      	beq.n	8000652 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000642:	4b28      	ldr	r3, [pc, #160]	; (80006e4 <SystemInit+0x108>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f023 030f 	bic.w	r3, r3, #15
 800064a:	4a26      	ldr	r2, [pc, #152]	; (80006e4 <SystemInit+0x108>)
 800064c:	f043 0307 	orr.w	r3, r3, #7
 8000650:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000652:	4b25      	ldr	r3, [pc, #148]	; (80006e8 <SystemInit+0x10c>)
 8000654:	2200      	movs	r2, #0
 8000656:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000658:	4b23      	ldr	r3, [pc, #140]	; (80006e8 <SystemInit+0x10c>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800065e:	4b22      	ldr	r3, [pc, #136]	; (80006e8 <SystemInit+0x10c>)
 8000660:	2200      	movs	r2, #0
 8000662:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000664:	4b20      	ldr	r3, [pc, #128]	; (80006e8 <SystemInit+0x10c>)
 8000666:	4a22      	ldr	r2, [pc, #136]	; (80006f0 <SystemInit+0x114>)
 8000668:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800066a:	4b1f      	ldr	r3, [pc, #124]	; (80006e8 <SystemInit+0x10c>)
 800066c:	4a21      	ldr	r2, [pc, #132]	; (80006f4 <SystemInit+0x118>)
 800066e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000670:	4b1d      	ldr	r3, [pc, #116]	; (80006e8 <SystemInit+0x10c>)
 8000672:	4a21      	ldr	r2, [pc, #132]	; (80006f8 <SystemInit+0x11c>)
 8000674:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000676:	4b1c      	ldr	r3, [pc, #112]	; (80006e8 <SystemInit+0x10c>)
 8000678:	2200      	movs	r2, #0
 800067a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800067c:	4b1a      	ldr	r3, [pc, #104]	; (80006e8 <SystemInit+0x10c>)
 800067e:	4a1e      	ldr	r2, [pc, #120]	; (80006f8 <SystemInit+0x11c>)
 8000680:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000682:	4b19      	ldr	r3, [pc, #100]	; (80006e8 <SystemInit+0x10c>)
 8000684:	2200      	movs	r2, #0
 8000686:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000688:	4b17      	ldr	r3, [pc, #92]	; (80006e8 <SystemInit+0x10c>)
 800068a:	4a1b      	ldr	r2, [pc, #108]	; (80006f8 <SystemInit+0x11c>)
 800068c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800068e:	4b16      	ldr	r3, [pc, #88]	; (80006e8 <SystemInit+0x10c>)
 8000690:	2200      	movs	r2, #0
 8000692:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000694:	4b14      	ldr	r3, [pc, #80]	; (80006e8 <SystemInit+0x10c>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a13      	ldr	r2, [pc, #76]	; (80006e8 <SystemInit+0x10c>)
 800069a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800069e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006a0:	4b11      	ldr	r3, [pc, #68]	; (80006e8 <SystemInit+0x10c>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006a6:	4b15      	ldr	r3, [pc, #84]	; (80006fc <SystemInit+0x120>)
 80006a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006aa:	4a14      	ldr	r2, [pc, #80]	; (80006fc <SystemInit+0x120>)
 80006ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b0:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006b2:	4b13      	ldr	r3, [pc, #76]	; (8000700 <SystemInit+0x124>)
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	4b13      	ldr	r3, [pc, #76]	; (8000704 <SystemInit+0x128>)
 80006b8:	4013      	ands	r3, r2
 80006ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006be:	d202      	bcs.n	80006c6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006c0:	4b11      	ldr	r3, [pc, #68]	; (8000708 <SystemInit+0x12c>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006c6:	4b11      	ldr	r3, [pc, #68]	; (800070c <SystemInit+0x130>)
 80006c8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006cc:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80006ce:	4b04      	ldr	r3, [pc, #16]	; (80006e0 <SystemInit+0x104>)
 80006d0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006d4:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80006d6:	bf00      	nop
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr
 80006e0:	e000ed00 	.word	0xe000ed00
 80006e4:	52002000 	.word	0x52002000
 80006e8:	58024400 	.word	0x58024400
 80006ec:	eaf6ed7f 	.word	0xeaf6ed7f
 80006f0:	02020200 	.word	0x02020200
 80006f4:	01ff0000 	.word	0x01ff0000
 80006f8:	01010280 	.word	0x01010280
 80006fc:	580000c0 	.word	0x580000c0
 8000700:	5c001000 	.word	0x5c001000
 8000704:	ffff0000 	.word	0xffff0000
 8000708:	51008108 	.word	0x51008108
 800070c:	52004000 	.word	0x52004000

08000710 <BMPDecoder>:
} Convert8_32;

#define IMG_W 128
#define IMG_H 128
static stateBMP State = 0;
void BMPDecoder(uint8_t dataIn, uint8_t *array) {
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	6039      	str	r1, [r7, #0]
 800071a:	71fb      	strb	r3, [r7, #7]

	static Convert8_32 size, StartPoint, HeaderSize, PW, PH, BPS;
	static uint32_t Substate, offset, imageSize;

	switch (State) {
 800071c:	4b98      	ldr	r3, [pc, #608]	; (8000980 <BMPDecoder+0x270>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b0c      	cmp	r3, #12
 8000722:	f200 81ac 	bhi.w	8000a7e <BMPDecoder+0x36e>
 8000726:	a201      	add	r2, pc, #4	; (adr r2, 800072c <BMPDecoder+0x1c>)
 8000728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800072c:	08000761 	.word	0x08000761
 8000730:	0800077b 	.word	0x0800077b
 8000734:	08000797 	.word	0x08000797
 8000738:	080007c3 	.word	0x080007c3
 800073c:	080007e5 	.word	0x080007e5
 8000740:	08000811 	.word	0x08000811
 8000744:	0800084d 	.word	0x0800084d
 8000748:	08000879 	.word	0x08000879
 800074c:	080008a5 	.word	0x080008a5
 8000750:	080008c7 	.word	0x080008c7
 8000754:	080008f3 	.word	0x080008f3
 8000758:	08000915 	.word	0x08000915
 800075c:	08000a3f 	.word	0x08000a3f
	case BMP_idle:

		if (dataIn == 0x42) {
 8000760:	79fb      	ldrb	r3, [r7, #7]
 8000762:	2b42      	cmp	r3, #66	; 0x42
 8000764:	d102      	bne.n	800076c <BMPDecoder+0x5c>
			State = BMP_Header_2;
 8000766:	4b86      	ldr	r3, [pc, #536]	; (8000980 <BMPDecoder+0x270>)
 8000768:	2201      	movs	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]

		}
		Substate = 0;
 800076c:	4b85      	ldr	r3, [pc, #532]	; (8000984 <BMPDecoder+0x274>)
 800076e:	2200      	movs	r2, #0
 8000770:	601a      	str	r2, [r3, #0]
		offset = 0;
 8000772:	4b85      	ldr	r3, [pc, #532]	; (8000988 <BMPDecoder+0x278>)
 8000774:	2200      	movs	r2, #0
 8000776:	601a      	str	r2, [r3, #0]
		break;
 8000778:	e181      	b.n	8000a7e <BMPDecoder+0x36e>

	case BMP_Header_2:
		if (dataIn == 0x4D) {
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	2b4d      	cmp	r3, #77	; 0x4d
 800077e:	d106      	bne.n	800078e <BMPDecoder+0x7e>
			State = BMP_Size_4;
 8000780:	4b7f      	ldr	r3, [pc, #508]	; (8000980 <BMPDecoder+0x270>)
 8000782:	2202      	movs	r2, #2
 8000784:	701a      	strb	r2, [r3, #0]
			Substate = 0;
 8000786:	4b7f      	ldr	r3, [pc, #508]	; (8000984 <BMPDecoder+0x274>)
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
		} else {
			State = BMP_idle;
		}
		break;
 800078c:	e177      	b.n	8000a7e <BMPDecoder+0x36e>
			State = BMP_idle;
 800078e:	4b7c      	ldr	r3, [pc, #496]	; (8000980 <BMPDecoder+0x270>)
 8000790:	2200      	movs	r2, #0
 8000792:	701a      	strb	r2, [r3, #0]
		break;
 8000794:	e173      	b.n	8000a7e <BMPDecoder+0x36e>
	case BMP_Size_4:
		size.U8[Substate] = dataIn;
 8000796:	4b7b      	ldr	r3, [pc, #492]	; (8000984 <BMPDecoder+0x274>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	497c      	ldr	r1, [pc, #496]	; (800098c <BMPDecoder+0x27c>)
 800079c:	79fa      	ldrb	r2, [r7, #7]
 800079e:	54ca      	strb	r2, [r1, r3]
		Substate++;
 80007a0:	4b78      	ldr	r3, [pc, #480]	; (8000984 <BMPDecoder+0x274>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	3301      	adds	r3, #1
 80007a6:	4a77      	ldr	r2, [pc, #476]	; (8000984 <BMPDecoder+0x274>)
 80007a8:	6013      	str	r3, [r2, #0]
		if (Substate == 4) {
 80007aa:	4b76      	ldr	r3, [pc, #472]	; (8000984 <BMPDecoder+0x274>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	2b04      	cmp	r3, #4
 80007b0:	f040 8150 	bne.w	8000a54 <BMPDecoder+0x344>
			State = BMP_Reserved0_4;
 80007b4:	4b72      	ldr	r3, [pc, #456]	; (8000980 <BMPDecoder+0x270>)
 80007b6:	2203      	movs	r2, #3
 80007b8:	701a      	strb	r2, [r3, #0]
			Substate = 0;
 80007ba:	4b72      	ldr	r3, [pc, #456]	; (8000984 <BMPDecoder+0x274>)
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
		}
		break;
 80007c0:	e148      	b.n	8000a54 <BMPDecoder+0x344>
	case BMP_Reserved0_4:
		Substate++;
 80007c2:	4b70      	ldr	r3, [pc, #448]	; (8000984 <BMPDecoder+0x274>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	3301      	adds	r3, #1
 80007c8:	4a6e      	ldr	r2, [pc, #440]	; (8000984 <BMPDecoder+0x274>)
 80007ca:	6013      	str	r3, [r2, #0]
		if (Substate == 4) {
 80007cc:	4b6d      	ldr	r3, [pc, #436]	; (8000984 <BMPDecoder+0x274>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	2b04      	cmp	r3, #4
 80007d2:	f040 8141 	bne.w	8000a58 <BMPDecoder+0x348>
			State = BMP_Imagestartpoint_4;
 80007d6:	4b6a      	ldr	r3, [pc, #424]	; (8000980 <BMPDecoder+0x270>)
 80007d8:	2204      	movs	r2, #4
 80007da:	701a      	strb	r2, [r3, #0]
			Substate = 0;
 80007dc:	4b69      	ldr	r3, [pc, #420]	; (8000984 <BMPDecoder+0x274>)
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
		}
		break;
 80007e2:	e139      	b.n	8000a58 <BMPDecoder+0x348>

	case BMP_Imagestartpoint_4:
		StartPoint.U8[Substate] = dataIn;
 80007e4:	4b67      	ldr	r3, [pc, #412]	; (8000984 <BMPDecoder+0x274>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4969      	ldr	r1, [pc, #420]	; (8000990 <BMPDecoder+0x280>)
 80007ea:	79fa      	ldrb	r2, [r7, #7]
 80007ec:	54ca      	strb	r2, [r1, r3]
		Substate++;
 80007ee:	4b65      	ldr	r3, [pc, #404]	; (8000984 <BMPDecoder+0x274>)
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	3301      	adds	r3, #1
 80007f4:	4a63      	ldr	r2, [pc, #396]	; (8000984 <BMPDecoder+0x274>)
 80007f6:	6013      	str	r3, [r2, #0]
		if (Substate == 4) {
 80007f8:	4b62      	ldr	r3, [pc, #392]	; (8000984 <BMPDecoder+0x274>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	2b04      	cmp	r3, #4
 80007fe:	f040 812d 	bne.w	8000a5c <BMPDecoder+0x34c>
			State = BMP_SizeHeader_4;
 8000802:	4b5f      	ldr	r3, [pc, #380]	; (8000980 <BMPDecoder+0x270>)
 8000804:	2205      	movs	r2, #5
 8000806:	701a      	strb	r2, [r3, #0]
			Substate = 0;
 8000808:	4b5e      	ldr	r3, [pc, #376]	; (8000984 <BMPDecoder+0x274>)
 800080a:	2200      	movs	r2, #0
 800080c:	601a      	str	r2, [r3, #0]
		}
		break;
 800080e:	e125      	b.n	8000a5c <BMPDecoder+0x34c>

	case BMP_SizeHeader_4:
		HeaderSize.U8[Substate] = dataIn;
 8000810:	4b5c      	ldr	r3, [pc, #368]	; (8000984 <BMPDecoder+0x274>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	495f      	ldr	r1, [pc, #380]	; (8000994 <BMPDecoder+0x284>)
 8000816:	79fa      	ldrb	r2, [r7, #7]
 8000818:	54ca      	strb	r2, [r1, r3]
		Substate++;
 800081a:	4b5a      	ldr	r3, [pc, #360]	; (8000984 <BMPDecoder+0x274>)
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	3301      	adds	r3, #1
 8000820:	4a58      	ldr	r2, [pc, #352]	; (8000984 <BMPDecoder+0x274>)
 8000822:	6013      	str	r3, [r2, #0]
		if (Substate == 4) {
 8000824:	4b57      	ldr	r3, [pc, #348]	; (8000984 <BMPDecoder+0x274>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2b04      	cmp	r3, #4
 800082a:	f040 8119 	bne.w	8000a60 <BMPDecoder+0x350>
			if (HeaderSize.U32 == 40) {
 800082e:	4b59      	ldr	r3, [pc, #356]	; (8000994 <BMPDecoder+0x284>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	2b28      	cmp	r3, #40	; 0x28
 8000834:	d106      	bne.n	8000844 <BMPDecoder+0x134>
				State = BMP_PicWidth_4;
 8000836:	4b52      	ldr	r3, [pc, #328]	; (8000980 <BMPDecoder+0x270>)
 8000838:	2206      	movs	r2, #6
 800083a:	701a      	strb	r2, [r3, #0]
				Substate = 0;
 800083c:	4b51      	ldr	r3, [pc, #324]	; (8000984 <BMPDecoder+0x274>)
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
			} else {
				State = BMP_idle;
			}
		}
		break;
 8000842:	e10d      	b.n	8000a60 <BMPDecoder+0x350>
				State = BMP_idle;
 8000844:	4b4e      	ldr	r3, [pc, #312]	; (8000980 <BMPDecoder+0x270>)
 8000846:	2200      	movs	r2, #0
 8000848:	701a      	strb	r2, [r3, #0]
		break;
 800084a:	e109      	b.n	8000a60 <BMPDecoder+0x350>
	case BMP_PicWidth_4:
		PW.U8[Substate] = dataIn;
 800084c:	4b4d      	ldr	r3, [pc, #308]	; (8000984 <BMPDecoder+0x274>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4951      	ldr	r1, [pc, #324]	; (8000998 <BMPDecoder+0x288>)
 8000852:	79fa      	ldrb	r2, [r7, #7]
 8000854:	54ca      	strb	r2, [r1, r3]
		Substate++;
 8000856:	4b4b      	ldr	r3, [pc, #300]	; (8000984 <BMPDecoder+0x274>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	3301      	adds	r3, #1
 800085c:	4a49      	ldr	r2, [pc, #292]	; (8000984 <BMPDecoder+0x274>)
 800085e:	6013      	str	r3, [r2, #0]
		if (Substate == 4) {
 8000860:	4b48      	ldr	r3, [pc, #288]	; (8000984 <BMPDecoder+0x274>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	2b04      	cmp	r3, #4
 8000866:	f040 80fd 	bne.w	8000a64 <BMPDecoder+0x354>
			State = BMP_PicHeight_4;
 800086a:	4b45      	ldr	r3, [pc, #276]	; (8000980 <BMPDecoder+0x270>)
 800086c:	2207      	movs	r2, #7
 800086e:	701a      	strb	r2, [r3, #0]
			Substate = 0;
 8000870:	4b44      	ldr	r3, [pc, #272]	; (8000984 <BMPDecoder+0x274>)
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
		}
		break;
 8000876:	e0f5      	b.n	8000a64 <BMPDecoder+0x354>
	case BMP_PicHeight_4:
		PH.U8[Substate] = dataIn;
 8000878:	4b42      	ldr	r3, [pc, #264]	; (8000984 <BMPDecoder+0x274>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4947      	ldr	r1, [pc, #284]	; (800099c <BMPDecoder+0x28c>)
 800087e:	79fa      	ldrb	r2, [r7, #7]
 8000880:	54ca      	strb	r2, [r1, r3]
		Substate++;
 8000882:	4b40      	ldr	r3, [pc, #256]	; (8000984 <BMPDecoder+0x274>)
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	3301      	adds	r3, #1
 8000888:	4a3e      	ldr	r2, [pc, #248]	; (8000984 <BMPDecoder+0x274>)
 800088a:	6013      	str	r3, [r2, #0]
		if (Substate == 4) {
 800088c:	4b3d      	ldr	r3, [pc, #244]	; (8000984 <BMPDecoder+0x274>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	2b04      	cmp	r3, #4
 8000892:	f040 80e9 	bne.w	8000a68 <BMPDecoder+0x358>
			State = BMP_ColorPlanes_2;
 8000896:	4b3a      	ldr	r3, [pc, #232]	; (8000980 <BMPDecoder+0x270>)
 8000898:	2208      	movs	r2, #8
 800089a:	701a      	strb	r2, [r3, #0]
			Substate = 0;
 800089c:	4b39      	ldr	r3, [pc, #228]	; (8000984 <BMPDecoder+0x274>)
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
		}
		break;
 80008a2:	e0e1      	b.n	8000a68 <BMPDecoder+0x358>
	case BMP_ColorPlanes_2:

		Substate++;
 80008a4:	4b37      	ldr	r3, [pc, #220]	; (8000984 <BMPDecoder+0x274>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	3301      	adds	r3, #1
 80008aa:	4a36      	ldr	r2, [pc, #216]	; (8000984 <BMPDecoder+0x274>)
 80008ac:	6013      	str	r3, [r2, #0]
		if (Substate == 2) {
 80008ae:	4b35      	ldr	r3, [pc, #212]	; (8000984 <BMPDecoder+0x274>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2b02      	cmp	r3, #2
 80008b4:	f040 80da 	bne.w	8000a6c <BMPDecoder+0x35c>
			State = BMP_BitPerPixel_2;
 80008b8:	4b31      	ldr	r3, [pc, #196]	; (8000980 <BMPDecoder+0x270>)
 80008ba:	2209      	movs	r2, #9
 80008bc:	701a      	strb	r2, [r3, #0]
			Substate = 0;
 80008be:	4b31      	ldr	r3, [pc, #196]	; (8000984 <BMPDecoder+0x274>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
		}
		break;
 80008c4:	e0d2      	b.n	8000a6c <BMPDecoder+0x35c>
	case BMP_BitPerPixel_2:
		BPS.U8[Substate] = dataIn;
 80008c6:	4b2f      	ldr	r3, [pc, #188]	; (8000984 <BMPDecoder+0x274>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4935      	ldr	r1, [pc, #212]	; (80009a0 <BMPDecoder+0x290>)
 80008cc:	79fa      	ldrb	r2, [r7, #7]
 80008ce:	54ca      	strb	r2, [r1, r3]
		Substate++;
 80008d0:	4b2c      	ldr	r3, [pc, #176]	; (8000984 <BMPDecoder+0x274>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	3301      	adds	r3, #1
 80008d6:	4a2b      	ldr	r2, [pc, #172]	; (8000984 <BMPDecoder+0x274>)
 80008d8:	6013      	str	r3, [r2, #0]
		if (Substate == 4) {
 80008da:	4b2a      	ldr	r3, [pc, #168]	; (8000984 <BMPDecoder+0x274>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	2b04      	cmp	r3, #4
 80008e0:	f040 80c6 	bne.w	8000a70 <BMPDecoder+0x360>
			State = BMP_Notused1_n;
 80008e4:	4b26      	ldr	r3, [pc, #152]	; (8000980 <BMPDecoder+0x270>)
 80008e6:	220a      	movs	r2, #10
 80008e8:	701a      	strb	r2, [r3, #0]
			Substate = 0;
 80008ea:	4b26      	ldr	r3, [pc, #152]	; (8000984 <BMPDecoder+0x274>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
		}
		break;
 80008f0:	e0be      	b.n	8000a70 <BMPDecoder+0x360>
	case BMP_Notused1_n:
		if (offset == StartPoint.U32) {
 80008f2:	4b27      	ldr	r3, [pc, #156]	; (8000990 <BMPDecoder+0x280>)
 80008f4:	681a      	ldr	r2, [r3, #0]
 80008f6:	4b24      	ldr	r3, [pc, #144]	; (8000988 <BMPDecoder+0x278>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	f040 80ba 	bne.w	8000a74 <BMPDecoder+0x364>
			State = BMP_Pixeldata_n;
 8000900:	4b1f      	ldr	r3, [pc, #124]	; (8000980 <BMPDecoder+0x270>)
 8000902:	220b      	movs	r2, #11
 8000904:	701a      	strb	r2, [r3, #0]
			array[0] = dataIn;
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	79fa      	ldrb	r2, [r7, #7]
 800090a:	701a      	strb	r2, [r3, #0]
			Substate = 1;
 800090c:	4b1d      	ldr	r3, [pc, #116]	; (8000984 <BMPDecoder+0x274>)
 800090e:	2201      	movs	r2, #1
 8000910:	601a      	str	r2, [r3, #0]
		}
		break;
 8000912:	e0af      	b.n	8000a74 <BMPDecoder+0x364>
	case BMP_Pixeldata_n:
		if ((Substate / (IMG_W * 3)) < PH.U32) {
 8000914:	4b1b      	ldr	r3, [pc, #108]	; (8000984 <BMPDecoder+0x274>)
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a22      	ldr	r2, [pc, #136]	; (80009a4 <BMPDecoder+0x294>)
 800091a:	fba2 2303 	umull	r2, r3, r2, r3
 800091e:	0a1a      	lsrs	r2, r3, #8
 8000920:	4b1e      	ldr	r3, [pc, #120]	; (800099c <BMPDecoder+0x28c>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	429a      	cmp	r2, r3
 8000926:	d268      	bcs.n	80009fa <BMPDecoder+0x2ea>

			if ((Substate % (IMG_W * 3)) < (PW.U32 * 3)) {
 8000928:	4b16      	ldr	r3, [pc, #88]	; (8000984 <BMPDecoder+0x274>)
 800092a:	6819      	ldr	r1, [r3, #0]
 800092c:	4b1d      	ldr	r3, [pc, #116]	; (80009a4 <BMPDecoder+0x294>)
 800092e:	fba3 2301 	umull	r2, r3, r3, r1
 8000932:	0a1a      	lsrs	r2, r3, #8
 8000934:	4613      	mov	r3, r2
 8000936:	005b      	lsls	r3, r3, #1
 8000938:	4413      	add	r3, r2
 800093a:	01db      	lsls	r3, r3, #7
 800093c:	1aca      	subs	r2, r1, r3
 800093e:	4b16      	ldr	r3, [pc, #88]	; (8000998 <BMPDecoder+0x288>)
 8000940:	6819      	ldr	r1, [r3, #0]
 8000942:	460b      	mov	r3, r1
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	440b      	add	r3, r1
 8000948:	429a      	cmp	r2, r3
 800094a:	d209      	bcs.n	8000960 <BMPDecoder+0x250>
				array[Substate++] = dataIn;
 800094c:	4b0d      	ldr	r3, [pc, #52]	; (8000984 <BMPDecoder+0x274>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	1c5a      	adds	r2, r3, #1
 8000952:	490c      	ldr	r1, [pc, #48]	; (8000984 <BMPDecoder+0x274>)
 8000954:	600a      	str	r2, [r1, #0]
 8000956:	683a      	ldr	r2, [r7, #0]
 8000958:	4413      	add	r3, r2
 800095a:	79fa      	ldrb	r2, [r7, #7]
 800095c:	701a      	strb	r2, [r3, #0]
 800095e:	e054      	b.n	8000a0a <BMPDecoder+0x2fa>
			}
			else if(((Substate) % 4))
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <BMPDecoder+0x274>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	f003 0303 	and.w	r3, r3, #3
 8000968:	2b00      	cmp	r3, #0
 800096a:	d026      	beq.n	80009ba <BMPDecoder+0x2aa>
			{
				array[Substate++] = dataIn;
 800096c:	4b05      	ldr	r3, [pc, #20]	; (8000984 <BMPDecoder+0x274>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	1c5a      	adds	r2, r3, #1
 8000972:	4904      	ldr	r1, [pc, #16]	; (8000984 <BMPDecoder+0x274>)
 8000974:	600a      	str	r2, [r1, #0]
 8000976:	683a      	ldr	r2, [r7, #0]
 8000978:	4413      	add	r3, r2
 800097a:	79fa      	ldrb	r2, [r7, #7]
 800097c:	701a      	strb	r2, [r3, #0]
 800097e:	e044      	b.n	8000a0a <BMPDecoder+0x2fa>
 8000980:	24000160 	.word	0x24000160
 8000984:	24000164 	.word	0x24000164
 8000988:	24000168 	.word	0x24000168
 800098c:	2400016c 	.word	0x2400016c
 8000990:	24000170 	.word	0x24000170
 8000994:	24000174 	.word	0x24000174
 8000998:	24000178 	.word	0x24000178
 800099c:	2400017c 	.word	0x2400017c
 80009a0:	24000180 	.word	0x24000180
 80009a4:	aaaaaaab 	.word	0xaaaaaaab
			}
			else
			{
				while ((Substate % (IMG_W * 3)) != 0) {
					array[Substate++] = 0; 	//fill blankdata with black
 80009a8:	4b3a      	ldr	r3, [pc, #232]	; (8000a94 <BMPDecoder+0x384>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	1c5a      	adds	r2, r3, #1
 80009ae:	4939      	ldr	r1, [pc, #228]	; (8000a94 <BMPDecoder+0x384>)
 80009b0:	600a      	str	r2, [r1, #0]
 80009b2:	683a      	ldr	r2, [r7, #0]
 80009b4:	4413      	add	r3, r2
 80009b6:	2200      	movs	r2, #0
 80009b8:	701a      	strb	r2, [r3, #0]
				while ((Substate % (IMG_W * 3)) != 0) {
 80009ba:	4b36      	ldr	r3, [pc, #216]	; (8000a94 <BMPDecoder+0x384>)
 80009bc:	6819      	ldr	r1, [r3, #0]
 80009be:	4b36      	ldr	r3, [pc, #216]	; (8000a98 <BMPDecoder+0x388>)
 80009c0:	fba3 2301 	umull	r2, r3, r3, r1
 80009c4:	0a1a      	lsrs	r2, r3, #8
 80009c6:	4613      	mov	r3, r2
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	4413      	add	r3, r2
 80009cc:	01db      	lsls	r3, r3, #7
 80009ce:	1aca      	subs	r2, r1, r3
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	d1e9      	bne.n	80009a8 <BMPDecoder+0x298>
				}
				array[Substate++] = dataIn;
 80009d4:	4b2f      	ldr	r3, [pc, #188]	; (8000a94 <BMPDecoder+0x384>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	1c5a      	adds	r2, r3, #1
 80009da:	492e      	ldr	r1, [pc, #184]	; (8000a94 <BMPDecoder+0x384>)
 80009dc:	600a      	str	r2, [r1, #0]
 80009de:	683a      	ldr	r2, [r7, #0]
 80009e0:	4413      	add	r3, r2
 80009e2:	79fa      	ldrb	r2, [r7, #7]
 80009e4:	701a      	strb	r2, [r3, #0]
 80009e6:	e010      	b.n	8000a0a <BMPDecoder+0x2fa>
			}
		} else {
			while (Substate / (IMG_W * 3) < IMG_H) {
				array[Substate++] = 0; 	//fill blankdata with black
 80009e8:	4b2a      	ldr	r3, [pc, #168]	; (8000a94 <BMPDecoder+0x384>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	1c5a      	adds	r2, r3, #1
 80009ee:	4929      	ldr	r1, [pc, #164]	; (8000a94 <BMPDecoder+0x384>)
 80009f0:	600a      	str	r2, [r1, #0]
 80009f2:	683a      	ldr	r2, [r7, #0]
 80009f4:	4413      	add	r3, r2
 80009f6:	2200      	movs	r2, #0
 80009f8:	701a      	strb	r2, [r3, #0]
			while (Substate / (IMG_W * 3) < IMG_H) {
 80009fa:	4b26      	ldr	r3, [pc, #152]	; (8000a94 <BMPDecoder+0x384>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8000a02:	d3f1      	bcc.n	80009e8 <BMPDecoder+0x2d8>
			}

			State = BMP_Notused2_n;
 8000a04:	4b25      	ldr	r3, [pc, #148]	; (8000a9c <BMPDecoder+0x38c>)
 8000a06:	220c      	movs	r2, #12
 8000a08:	701a      	strb	r2, [r3, #0]

		}
		if (offset >= size.U32-1) {
 8000a0a:	4b25      	ldr	r3, [pc, #148]	; (8000aa0 <BMPDecoder+0x390>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	1e5a      	subs	r2, r3, #1
 8000a10:	4b24      	ldr	r3, [pc, #144]	; (8000aa4 <BMPDecoder+0x394>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d82f      	bhi.n	8000a78 <BMPDecoder+0x368>
							State = BMP_idle;
 8000a18:	4b20      	ldr	r3, [pc, #128]	; (8000a9c <BMPDecoder+0x38c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	701a      	strb	r2, [r3, #0]
							while (Substate / (IMG_W * 3) < IMG_H) {
 8000a1e:	e008      	b.n	8000a32 <BMPDecoder+0x322>
										array[Substate++] = 0; 	//fill blankdata with black
 8000a20:	4b1c      	ldr	r3, [pc, #112]	; (8000a94 <BMPDecoder+0x384>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	1c5a      	adds	r2, r3, #1
 8000a26:	491b      	ldr	r1, [pc, #108]	; (8000a94 <BMPDecoder+0x384>)
 8000a28:	600a      	str	r2, [r1, #0]
 8000a2a:	683a      	ldr	r2, [r7, #0]
 8000a2c:	4413      	add	r3, r2
 8000a2e:	2200      	movs	r2, #0
 8000a30:	701a      	strb	r2, [r3, #0]
							while (Substate / (IMG_W * 3) < IMG_H) {
 8000a32:	4b18      	ldr	r3, [pc, #96]	; (8000a94 <BMPDecoder+0x384>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8000a3a:	d3f1      	bcc.n	8000a20 <BMPDecoder+0x310>
									}
						}
		break;
 8000a3c:	e01c      	b.n	8000a78 <BMPDecoder+0x368>
	case BMP_Notused2_n:
		if (offset >= size.U32-1) {
 8000a3e:	4b18      	ldr	r3, [pc, #96]	; (8000aa0 <BMPDecoder+0x390>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	1e5a      	subs	r2, r3, #1
 8000a44:	4b17      	ldr	r3, [pc, #92]	; (8000aa4 <BMPDecoder+0x394>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d817      	bhi.n	8000a7c <BMPDecoder+0x36c>
			State = BMP_idle;
 8000a4c:	4b13      	ldr	r3, [pc, #76]	; (8000a9c <BMPDecoder+0x38c>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	701a      	strb	r2, [r3, #0]

		}
		break;
 8000a52:	e013      	b.n	8000a7c <BMPDecoder+0x36c>
		break;
 8000a54:	bf00      	nop
 8000a56:	e012      	b.n	8000a7e <BMPDecoder+0x36e>
		break;
 8000a58:	bf00      	nop
 8000a5a:	e010      	b.n	8000a7e <BMPDecoder+0x36e>
		break;
 8000a5c:	bf00      	nop
 8000a5e:	e00e      	b.n	8000a7e <BMPDecoder+0x36e>
		break;
 8000a60:	bf00      	nop
 8000a62:	e00c      	b.n	8000a7e <BMPDecoder+0x36e>
		break;
 8000a64:	bf00      	nop
 8000a66:	e00a      	b.n	8000a7e <BMPDecoder+0x36e>
		break;
 8000a68:	bf00      	nop
 8000a6a:	e008      	b.n	8000a7e <BMPDecoder+0x36e>
		break;
 8000a6c:	bf00      	nop
 8000a6e:	e006      	b.n	8000a7e <BMPDecoder+0x36e>
		break;
 8000a70:	bf00      	nop
 8000a72:	e004      	b.n	8000a7e <BMPDecoder+0x36e>
		break;
 8000a74:	bf00      	nop
 8000a76:	e002      	b.n	8000a7e <BMPDecoder+0x36e>
		break;
 8000a78:	bf00      	nop
 8000a7a:	e000      	b.n	8000a7e <BMPDecoder+0x36e>
		break;
 8000a7c:	bf00      	nop

	}
	offset++;
 8000a7e:	4b09      	ldr	r3, [pc, #36]	; (8000aa4 <BMPDecoder+0x394>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	3301      	adds	r3, #1
 8000a84:	4a07      	ldr	r2, [pc, #28]	; (8000aa4 <BMPDecoder+0x394>)
 8000a86:	6013      	str	r3, [r2, #0]

}
 8000a88:	bf00      	nop
 8000a8a:	370c      	adds	r7, #12
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr
 8000a94:	24000164 	.word	0x24000164
 8000a98:	aaaaaaab 	.word	0xaaaaaaab
 8000a9c:	24000160 	.word	0x24000160
 8000aa0:	2400016c 	.word	0x2400016c
 8000aa4:	24000168 	.word	0x24000168

08000aa8 <LCD_init>:
		0x2a,0x00,0x00,0x00,127,	//Set C Area
		0x2b,0x00,0x00,0x00,127,	//Set R Area
		0x2c						//Write Memory
};

void LCD_init(LCDHandle *lcd){
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(lcd->RstPort, lcd->RstPin, GPIO_PIN_RESET);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	6858      	ldr	r0, [r3, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	691b      	ldr	r3, [r3, #16]
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	2200      	movs	r2, #0
 8000abc:	4619      	mov	r1, r3
 8000abe:	f004 feaf 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000ac2:	200a      	movs	r0, #10
 8000ac4:	f001 f944 	bl	8001d50 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->RstPort, lcd->RstPin, GPIO_PIN_SET);
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6858      	ldr	r0, [r3, #4]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	691b      	ldr	r3, [r3, #16]
 8000ad0:	b29b      	uxth	r3, r3
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	f004 fea3 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->CSPort, lcd->CSPin, GPIO_PIN_SET);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	6898      	ldr	r0, [r3, #8]
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	695b      	ldr	r3, [r3, #20]
 8000ae2:	b29b      	uxth	r3, r3
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	f004 fe9a 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000aec:	200a      	movs	r0, #10
 8000aee:	f001 f92f 	bl	8001d50 <HAL_Delay>
	HAL_GPIO_WritePin(lcd->CSPort, lcd->CSPin, GPIO_PIN_RESET);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6898      	ldr	r0, [r3, #8]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	695b      	ldr	r3, [r3, #20]
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	2200      	movs	r2, #0
 8000afe:	4619      	mov	r1, r3
 8000b00:	f004 fe8e 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(lcd->DCPort, lcd->DCPin, GPIO_PIN_RESET);
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	68d8      	ldr	r0, [r3, #12]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	b29b      	uxth	r3, r3
 8000b0e:	2200      	movs	r2, #0
 8000b10:	4619      	mov	r1, r3
 8000b12:	f004 fe85 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->hspi, LCDSTARTUPSeq, 4, 100);
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	6818      	ldr	r0, [r3, #0]
 8000b1a:	2364      	movs	r3, #100	; 0x64
 8000b1c:	2204      	movs	r2, #4
 8000b1e:	4938      	ldr	r1, [pc, #224]	; (8000c00 <LCD_init+0x158>)
 8000b20:	f007 fc7c 	bl	800841c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(lcd->DCPort, lcd->DCPin, GPIO_PIN_SET);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	68d8      	ldr	r0, [r3, #12]
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	699b      	ldr	r3, [r3, #24]
 8000b2c:	b29b      	uxth	r3, r3
 8000b2e:	2201      	movs	r2, #1
 8000b30:	4619      	mov	r1, r3
 8000b32:	f004 fe75 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->hspi, &LCDSTARTUPSeq[4], 1, 100);
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	6818      	ldr	r0, [r3, #0]
 8000b3a:	2364      	movs	r3, #100	; 0x64
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	4931      	ldr	r1, [pc, #196]	; (8000c04 <LCD_init+0x15c>)
 8000b40:	f007 fc6c 	bl	800841c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(lcd->DCPort, lcd->DCPin, GPIO_PIN_RESET);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	68d8      	ldr	r0, [r3, #12]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	2200      	movs	r2, #0
 8000b50:	4619      	mov	r1, r3
 8000b52:	f004 fe65 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->hspi, &LCDSTARTUPSeq[5], 1, 100);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6818      	ldr	r0, [r3, #0]
 8000b5a:	2364      	movs	r3, #100	; 0x64
 8000b5c:	2201      	movs	r2, #1
 8000b5e:	492a      	ldr	r1, [pc, #168]	; (8000c08 <LCD_init+0x160>)
 8000b60:	f007 fc5c 	bl	800841c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(lcd->DCPort, lcd->DCPin, GPIO_PIN_SET);
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	68d8      	ldr	r0, [r3, #12]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	699b      	ldr	r3, [r3, #24]
 8000b6c:	b29b      	uxth	r3, r3
 8000b6e:	2201      	movs	r2, #1
 8000b70:	4619      	mov	r1, r3
 8000b72:	f004 fe55 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->hspi, &LCDSTARTUPSeq[6], 4, 100);
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	6818      	ldr	r0, [r3, #0]
 8000b7a:	2364      	movs	r3, #100	; 0x64
 8000b7c:	2204      	movs	r2, #4
 8000b7e:	4923      	ldr	r1, [pc, #140]	; (8000c0c <LCD_init+0x164>)
 8000b80:	f007 fc4c 	bl	800841c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(lcd->DCPort, lcd->DCPin, GPIO_PIN_RESET);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	68d8      	ldr	r0, [r3, #12]
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	b29b      	uxth	r3, r3
 8000b8e:	2200      	movs	r2, #0
 8000b90:	4619      	mov	r1, r3
 8000b92:	f004 fe45 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->hspi, &LCDSTARTUPSeq[10], 1, 100);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6818      	ldr	r0, [r3, #0]
 8000b9a:	2364      	movs	r3, #100	; 0x64
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	491c      	ldr	r1, [pc, #112]	; (8000c10 <LCD_init+0x168>)
 8000ba0:	f007 fc3c 	bl	800841c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(lcd->DCPort, lcd->DCPin, GPIO_PIN_SET);
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	68d8      	ldr	r0, [r3, #12]
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	2201      	movs	r2, #1
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	f004 fe35 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->hspi, &LCDSTARTUPSeq[11], 4, 100);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	6818      	ldr	r0, [r3, #0]
 8000bba:	2364      	movs	r3, #100	; 0x64
 8000bbc:	2204      	movs	r2, #4
 8000bbe:	4915      	ldr	r1, [pc, #84]	; (8000c14 <LCD_init+0x16c>)
 8000bc0:	f007 fc2c 	bl	800841c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(lcd->DCPort, lcd->DCPin, GPIO_PIN_RESET);
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	68d8      	ldr	r0, [r3, #12]
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	2200      	movs	r2, #0
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	f004 fe25 	bl	8005820 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(lcd->hspi, &LCDSTARTUPSeq[15], 1, 100);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	6818      	ldr	r0, [r3, #0]
 8000bda:	2364      	movs	r3, #100	; 0x64
 8000bdc:	2201      	movs	r2, #1
 8000bde:	490e      	ldr	r1, [pc, #56]	; (8000c18 <LCD_init+0x170>)
 8000be0:	f007 fc1c 	bl	800841c <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(lcd->DCPort, lcd->DCPin, GPIO_PIN_SET);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	68d8      	ldr	r0, [r3, #12]
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	2201      	movs	r2, #1
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f004 fe15 	bl	8005820 <HAL_GPIO_WritePin>

}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	24000008 	.word	0x24000008
 8000c04:	2400000c 	.word	0x2400000c
 8000c08:	2400000d 	.word	0x2400000d
 8000c0c:	2400000e 	.word	0x2400000e
 8000c10:	24000012 	.word	0x24000012
 8000c14:	24000013 	.word	0x24000013
 8000c18:	24000017 	.word	0x24000017

08000c1c <LCD_flush>:

void LCD_flush(LCDHandle *lcd)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
	HAL_SPI_Transmit_DMA(lcd->hspi, Framememory, LCD_BUFFER_SIZE);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8000c2c:	4903      	ldr	r1, [pc, #12]	; (8000c3c <LCD_flush+0x20>)
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f007 fde6 	bl	8008800 <HAL_SPI_Transmit_DMA>
}
 8000c34:	bf00      	nop
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	24000184 	.word	0x24000184

08000c40 <LCDBufferAddr>:

uint8_t* LCDBufferAddr()
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
	return Framememory;
 8000c44:	4b02      	ldr	r3, [pc, #8]	; (8000c50 <LCDBufferAddr+0x10>)
}
 8000c46:	4618      	mov	r0, r3
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr
 8000c50:	24000184 	.word	0x24000184

08000c54 <UARTInit>:
#include "stm32h7xx_hal.h"
#include "Uart.h"


void UARTInit(UARTStucrture *uart)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), uart->RxLen);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	88db      	ldrh	r3, [r3, #6]
 8000c60:	4619      	mov	r1, r3
 8000c62:	2001      	movs	r0, #1
 8000c64:	f00a fa4c 	bl	800b100 <calloc>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), uart->TxLen);
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	889b      	ldrh	r3, [r3, #4]
 8000c74:	4619      	mov	r1, r3
 8000c76:	2001      	movs	r0, #1
 8000c78:	f00a fa42 	bl	800b100 <calloc>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	461a      	mov	r2, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2200      	movs	r2, #0
 8000c88:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2200      	movs	r2, #0
 8000c94:	81da      	strh	r2, [r3, #14]

}
 8000c96:	bf00      	nop
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}

08000c9e <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 8000c9e:	b580      	push	{r7, lr}
 8000ca0:	b082      	sub	sp, #8
 8000ca2:	af00      	add	r7, sp, #0
 8000ca4:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6818      	ldr	r0, [r3, #0]
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6919      	ldr	r1, [r3, #16]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	88db      	ldrh	r3, [r3, #6]
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	f008 faa4 	bl	8009200 <HAL_UART_Receive_DMA>
}
 8000cb8:	bf00      	nop
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}

08000cc0 <UARTGetRxHead>:
uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	88db      	ldrh	r3, [r3, #6]
 8000ccc:	4619      	mov	r1, r3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4a3f      	ldr	r2, [pc, #252]	; (8000dd4 <UARTGetRxHead+0x114>)
 8000cd8:	4293      	cmp	r3, r2
 8000cda:	d068      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a3c      	ldr	r2, [pc, #240]	; (8000dd8 <UARTGetRxHead+0x118>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d061      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a3a      	ldr	r2, [pc, #232]	; (8000ddc <UARTGetRxHead+0x11c>)
 8000cf4:	4293      	cmp	r3, r2
 8000cf6:	d05a      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a37      	ldr	r2, [pc, #220]	; (8000de0 <UARTGetRxHead+0x120>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d053      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a35      	ldr	r2, [pc, #212]	; (8000de4 <UARTGetRxHead+0x124>)
 8000d10:	4293      	cmp	r3, r2
 8000d12:	d04c      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	4a32      	ldr	r2, [pc, #200]	; (8000de8 <UARTGetRxHead+0x128>)
 8000d1e:	4293      	cmp	r3, r2
 8000d20:	d045      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a30      	ldr	r2, [pc, #192]	; (8000dec <UARTGetRxHead+0x12c>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d03e      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a2d      	ldr	r2, [pc, #180]	; (8000df0 <UARTGetRxHead+0x130>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d037      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a2b      	ldr	r2, [pc, #172]	; (8000df4 <UARTGetRxHead+0x134>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d030      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a28      	ldr	r2, [pc, #160]	; (8000df8 <UARTGetRxHead+0x138>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d029      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a26      	ldr	r2, [pc, #152]	; (8000dfc <UARTGetRxHead+0x13c>)
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d022      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a23      	ldr	r2, [pc, #140]	; (8000e00 <UARTGetRxHead+0x140>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d01b      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	4a21      	ldr	r2, [pc, #132]	; (8000e04 <UARTGetRxHead+0x144>)
 8000d80:	4293      	cmp	r3, r2
 8000d82:	d014      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a1e      	ldr	r2, [pc, #120]	; (8000e08 <UARTGetRxHead+0x148>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d00d      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a1c      	ldr	r2, [pc, #112]	; (8000e0c <UARTGetRxHead+0x14c>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d006      	beq.n	8000dae <UARTGetRxHead+0xee>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a19      	ldr	r2, [pc, #100]	; (8000e10 <UARTGetRxHead+0x150>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d105      	bne.n	8000dba <UARTGetRxHead+0xfa>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	e004      	b.n	8000dc4 <UARTGetRxHead+0x104>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	1acb      	subs	r3, r1, r3
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	40020010 	.word	0x40020010
 8000dd8:	40020028 	.word	0x40020028
 8000ddc:	40020040 	.word	0x40020040
 8000de0:	40020058 	.word	0x40020058
 8000de4:	40020070 	.word	0x40020070
 8000de8:	40020088 	.word	0x40020088
 8000dec:	400200a0 	.word	0x400200a0
 8000df0:	400200b8 	.word	0x400200b8
 8000df4:	40020410 	.word	0x40020410
 8000df8:	40020428 	.word	0x40020428
 8000dfc:	40020440 	.word	0x40020440
 8000e00:	40020458 	.word	0x40020458
 8000e04:	40020470 	.word	0x40020470
 8000e08:	40020488 	.word	0x40020488
 8000e0c:	400204a0 	.word	0x400204a0
 8000e10:	400204b8 	.word	0x400204b8

08000e14 <UARTReadChar>:
int16_t UARTReadChar(UARTStucrture *uart)
{
 8000e14:	b590      	push	{r4, r7, lr}
 8000e16:	b085      	sub	sp, #20
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
	int16_t Result = -1; // -1 Mean no new data
 8000e1c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e20:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	8a9b      	ldrh	r3, [r3, #20]
 8000e26:	461c      	mov	r4, r3
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f7ff ff49 	bl	8000cc0 <UARTGetRxHead>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	429c      	cmp	r4, r3
 8000e32:	d013      	beq.n	8000e5c <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	691b      	ldr	r3, [r3, #16]
 8000e38:	687a      	ldr	r2, [r7, #4]
 8000e3a:	8a92      	ldrh	r2, [r2, #20]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	8a9b      	ldrh	r3, [r3, #20]
 8000e46:	3301      	adds	r3, #1
 8000e48:	687a      	ldr	r2, [r7, #4]
 8000e4a:	88d2      	ldrh	r2, [r2, #6]
 8000e4c:	fb93 f1f2 	sdiv	r1, r3, r2
 8000e50:	fb01 f202 	mul.w	r2, r1, r2
 8000e54:	1a9b      	subs	r3, r3, r2
 8000e56:	b29a      	uxth	r2, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 8000e5c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]

}
 8000e60:	4618      	mov	r0, r3
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bd90      	pop	{r4, r7, pc}

08000e68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e68:	b590      	push	{r4, r7, lr}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
	int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 8000e6e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e72:	60fb      	str	r3, [r7, #12]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0))
 8000e74:	bf00      	nop
 8000e76:	4b45      	ldr	r3, [pc, #276]	; (8000f8c <main+0x124>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d004      	beq.n	8000e8c <main+0x24>
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	1e5a      	subs	r2, r3, #1
 8000e86:	60fa      	str	r2, [r7, #12]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	dcf4      	bgt.n	8000e76 <main+0xe>
		;
	if (timeout < 0) {
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	da01      	bge.n	8000e96 <main+0x2e>
		Error_Handler();
 8000e92:	f000 faff 	bl	8001494 <Error_Handler>
	}
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e96:	f000 fec9 	bl	8001c2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e9a:	f000 f885 	bl	8000fa8 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
	 HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 8000e9e:	4b3b      	ldr	r3, [pc, #236]	; (8000f8c <main+0x124>)
 8000ea0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ea4:	4a39      	ldr	r2, [pc, #228]	; (8000f8c <main+0x124>)
 8000ea6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000eaa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000eae:	4b37      	ldr	r3, [pc, #220]	; (8000f8c <main+0x124>)
 8000eb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000eb8:	607b      	str	r3, [r7, #4]
 8000eba:	687b      	ldr	r3, [r7, #4]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 8000ebc:	2000      	movs	r0, #0
 8000ebe:	f004 fcc9 	bl	8005854 <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0, 0);
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f004 fcdf 	bl	8005888 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 8000eca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ece:	60fb      	str	r3, [r7, #12]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0))
 8000ed0:	bf00      	nop
 8000ed2:	4b2e      	ldr	r3, [pc, #184]	; (8000f8c <main+0x124>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d104      	bne.n	8000ee8 <main+0x80>
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	1e5a      	subs	r2, r3, #1
 8000ee2:	60fa      	str	r2, [r7, #12]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	dcf4      	bgt.n	8000ed2 <main+0x6a>
		;
	if (timeout < 0) {
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	da01      	bge.n	8000ef2 <main+0x8a>
		Error_Handler();
 8000eee:	f000 fad1 	bl	8001494 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef2:	f000 fa2f 	bl	8001354 <MX_GPIO_Init>
  MX_ETH_Init();
 8000ef6:	f000 f8db 	bl	80010b0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000efa:	f000 f97d 	bl	80011f8 <MX_USART3_UART_Init>
  MX_DMA_Init();
 8000efe:	f000 f9f9 	bl	80012f4 <MX_DMA_Init>
  MX_SPI1_Init();
 8000f02:	f000 f921 	bl	8001148 <MX_SPI1_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000f06:	f000 f9c3 	bl	8001290 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

	ST7735.hspi = &hspi1;
 8000f0a:	4b21      	ldr	r3, [pc, #132]	; (8000f90 <main+0x128>)
 8000f0c:	4a21      	ldr	r2, [pc, #132]	; (8000f94 <main+0x12c>)
 8000f0e:	601a      	str	r2, [r3, #0]
	ST7735.CSPort = GPIOD;
 8000f10:	4b1f      	ldr	r3, [pc, #124]	; (8000f90 <main+0x128>)
 8000f12:	4a21      	ldr	r2, [pc, #132]	; (8000f98 <main+0x130>)
 8000f14:	609a      	str	r2, [r3, #8]
	ST7735.CSPin = GPIO_PIN_14;
 8000f16:	4b1e      	ldr	r3, [pc, #120]	; (8000f90 <main+0x128>)
 8000f18:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f1c:	615a      	str	r2, [r3, #20]
	ST7735.DCPort = GPIOD;
 8000f1e:	4b1c      	ldr	r3, [pc, #112]	; (8000f90 <main+0x128>)
 8000f20:	4a1d      	ldr	r2, [pc, #116]	; (8000f98 <main+0x130>)
 8000f22:	60da      	str	r2, [r3, #12]
	ST7735.DCPin = GPIO_PIN_15;
 8000f24:	4b1a      	ldr	r3, [pc, #104]	; (8000f90 <main+0x128>)
 8000f26:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000f2a:	619a      	str	r2, [r3, #24]
	ST7735.RstPort = GPIOG;
 8000f2c:	4b18      	ldr	r3, [pc, #96]	; (8000f90 <main+0x128>)
 8000f2e:	4a1b      	ldr	r2, [pc, #108]	; (8000f9c <main+0x134>)
 8000f30:	605a      	str	r2, [r3, #4]
	ST7735.RstPin = GPIO_PIN_9;
 8000f32:	4b17      	ldr	r3, [pc, #92]	; (8000f90 <main+0x128>)
 8000f34:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f38:	611a      	str	r2, [r3, #16]
	LCD_init(&ST7735);
 8000f3a:	4815      	ldr	r0, [pc, #84]	; (8000f90 <main+0x128>)
 8000f3c:	f7ff fdb4 	bl	8000aa8 <LCD_init>
	LCD_flush(&ST7735);
 8000f40:	4813      	ldr	r0, [pc, #76]	; (8000f90 <main+0x128>)
 8000f42:	f7ff fe6b 	bl	8000c1c <LCD_flush>
	UART2.huart = &huart3;
 8000f46:	4b16      	ldr	r3, [pc, #88]	; (8000fa0 <main+0x138>)
 8000f48:	4a16      	ldr	r2, [pc, #88]	; (8000fa4 <main+0x13c>)
 8000f4a:	601a      	str	r2, [r3, #0]
	UART2.RxLen =255;
 8000f4c:	4b14      	ldr	r3, [pc, #80]	; (8000fa0 <main+0x138>)
 8000f4e:	22ff      	movs	r2, #255	; 0xff
 8000f50:	80da      	strh	r2, [r3, #6]
	UART2.TxLen =255;
 8000f52:	4b13      	ldr	r3, [pc, #76]	; (8000fa0 <main+0x138>)
 8000f54:	22ff      	movs	r2, #255	; 0xff
 8000f56:	809a      	strh	r2, [r3, #4]
	UARTInit(&UART2);
 8000f58:	4811      	ldr	r0, [pc, #68]	; (8000fa0 <main+0x138>)
 8000f5a:	f7ff fe7b 	bl	8000c54 <UARTInit>
	UARTResetStart(&UART2);
 8000f5e:	4810      	ldr	r0, [pc, #64]	; (8000fa0 <main+0x138>)
 8000f60:	f7ff fe9d 	bl	8000c9e <UARTResetStart>
	while (1) {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		int16_t read = UARTReadChar(&UART2) ;
 8000f64:	480e      	ldr	r0, [pc, #56]	; (8000fa0 <main+0x138>)
 8000f66:	f7ff ff55 	bl	8000e14 <UARTReadChar>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	817b      	strh	r3, [r7, #10]
		if(read != -1)
 8000f6e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f76:	d0f5      	beq.n	8000f64 <main+0xfc>
			{
				BMPDecoder(read, LCDBufferAddr());
 8000f78:	f9b7 400a 	ldrsh.w	r4, [r7, #10]
 8000f7c:	f7ff fe60 	bl	8000c40 <LCDBufferAddr>
 8000f80:	4603      	mov	r3, r0
 8000f82:	4619      	mov	r1, r3
 8000f84:	4620      	mov	r0, r4
 8000f86:	f7ff fbc3 	bl	8000710 <BMPDecoder>
	while (1) {
 8000f8a:	e7eb      	b.n	8000f64 <main+0xfc>
 8000f8c:	58024400 	.word	0x58024400
 8000f90:	2400c8c8 	.word	0x2400c8c8
 8000f94:	2400c240 	.word	0x2400c240
 8000f98:	58020c00 	.word	0x58020c00
 8000f9c:	58021800 	.word	0x58021800
 8000fa0:	2400c8e4 	.word	0x2400c8e4
 8000fa4:	2400c340 	.word	0x2400c340

08000fa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b09c      	sub	sp, #112	; 0x70
 8000fac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fb2:	224c      	movs	r2, #76	; 0x4c
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f00a f8d4 	bl	800b164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fbc:	1d3b      	adds	r3, r7, #4
 8000fbe:	2220      	movs	r2, #32
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f00a f8ce 	bl	800b164 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000fc8:	2004      	movs	r0, #4
 8000fca:	f004 fdb9 	bl	8005b40 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000fce:	2300      	movs	r3, #0
 8000fd0:	603b      	str	r3, [r7, #0]
 8000fd2:	4b34      	ldr	r3, [pc, #208]	; (80010a4 <SystemClock_Config+0xfc>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	4a33      	ldr	r2, [pc, #204]	; (80010a4 <SystemClock_Config+0xfc>)
 8000fd8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fdc:	6193      	str	r3, [r2, #24]
 8000fde:	4b31      	ldr	r3, [pc, #196]	; (80010a4 <SystemClock_Config+0xfc>)
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fe6:	603b      	str	r3, [r7, #0]
 8000fe8:	4b2f      	ldr	r3, [pc, #188]	; (80010a8 <SystemClock_Config+0x100>)
 8000fea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fec:	4a2e      	ldr	r2, [pc, #184]	; (80010a8 <SystemClock_Config+0x100>)
 8000fee:	f043 0301 	orr.w	r3, r3, #1
 8000ff2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000ff4:	4b2c      	ldr	r3, [pc, #176]	; (80010a8 <SystemClock_Config+0x100>)
 8000ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ff8:	f003 0301 	and.w	r3, r3, #1
 8000ffc:	603b      	str	r3, [r7, #0]
 8000ffe:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001000:	bf00      	nop
 8001002:	4b28      	ldr	r3, [pc, #160]	; (80010a4 <SystemClock_Config+0xfc>)
 8001004:	699b      	ldr	r3, [r3, #24]
 8001006:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800100a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800100e:	d1f8      	bne.n	8001002 <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8001010:	4b26      	ldr	r3, [pc, #152]	; (80010ac <SystemClock_Config+0x104>)
 8001012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001014:	f023 0303 	bic.w	r3, r3, #3
 8001018:	4a24      	ldr	r2, [pc, #144]	; (80010ac <SystemClock_Config+0x104>)
 800101a:	f043 0302 	orr.w	r3, r3, #2
 800101e:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001020:	2301      	movs	r3, #1
 8001022:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001024:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001028:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800102a:	2302      	movs	r3, #2
 800102c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800102e:	2302      	movs	r3, #2
 8001030:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001032:	2301      	movs	r3, #1
 8001034:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8001036:	2378      	movs	r3, #120	; 0x78
 8001038:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800103a:	2302      	movs	r3, #2
 800103c:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 800103e:	2306      	movs	r3, #6
 8001040:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001042:	2302      	movs	r3, #2
 8001044:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001046:	230c      	movs	r3, #12
 8001048:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800104a:	2300      	movs	r3, #0
 800104c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001052:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001056:	4618      	mov	r0, r3
 8001058:	f004 fddc 	bl	8005c14 <HAL_RCC_OscConfig>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001062:	f000 fa17 	bl	8001494 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001066:	233f      	movs	r3, #63	; 0x3f
 8001068:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800106a:	2303      	movs	r3, #3
 800106c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001072:	2308      	movs	r3, #8
 8001074:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001076:	2340      	movs	r3, #64	; 0x40
 8001078:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800107a:	2340      	movs	r3, #64	; 0x40
 800107c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800107e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001082:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001084:	2340      	movs	r3, #64	; 0x40
 8001086:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	2104      	movs	r1, #4
 800108c:	4618      	mov	r0, r3
 800108e:	f005 f9cf 	bl	8006430 <HAL_RCC_ClockConfig>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d001      	beq.n	800109c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001098:	f000 f9fc 	bl	8001494 <Error_Handler>
  }
}
 800109c:	bf00      	nop
 800109e:	3770      	adds	r7, #112	; 0x70
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	58024800 	.word	0x58024800
 80010a8:	58000400 	.word	0x58000400
 80010ac:	58024400 	.word	0x58024400

080010b0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80010b4:	4b1e      	ldr	r3, [pc, #120]	; (8001130 <MX_ETH_Init+0x80>)
 80010b6:	4a1f      	ldr	r2, [pc, #124]	; (8001134 <MX_ETH_Init+0x84>)
 80010b8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80010ba:	4b1f      	ldr	r3, [pc, #124]	; (8001138 <MX_ETH_Init+0x88>)
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80010c0:	4b1d      	ldr	r3, [pc, #116]	; (8001138 <MX_ETH_Init+0x88>)
 80010c2:	2280      	movs	r2, #128	; 0x80
 80010c4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80010c6:	4b1c      	ldr	r3, [pc, #112]	; (8001138 <MX_ETH_Init+0x88>)
 80010c8:	22e1      	movs	r2, #225	; 0xe1
 80010ca:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80010cc:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <MX_ETH_Init+0x88>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80010d2:	4b19      	ldr	r3, [pc, #100]	; (8001138 <MX_ETH_Init+0x88>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80010d8:	4b17      	ldr	r3, [pc, #92]	; (8001138 <MX_ETH_Init+0x88>)
 80010da:	2200      	movs	r2, #0
 80010dc:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80010de:	4b14      	ldr	r3, [pc, #80]	; (8001130 <MX_ETH_Init+0x80>)
 80010e0:	4a15      	ldr	r2, [pc, #84]	; (8001138 <MX_ETH_Init+0x88>)
 80010e2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80010e4:	4b12      	ldr	r3, [pc, #72]	; (8001130 <MX_ETH_Init+0x80>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80010ea:	4b11      	ldr	r3, [pc, #68]	; (8001130 <MX_ETH_Init+0x80>)
 80010ec:	4a13      	ldr	r2, [pc, #76]	; (800113c <MX_ETH_Init+0x8c>)
 80010ee:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80010f0:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <MX_ETH_Init+0x80>)
 80010f2:	4a13      	ldr	r2, [pc, #76]	; (8001140 <MX_ETH_Init+0x90>)
 80010f4:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80010f6:	4b0e      	ldr	r3, [pc, #56]	; (8001130 <MX_ETH_Init+0x80>)
 80010f8:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80010fc:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80010fe:	480c      	ldr	r0, [pc, #48]	; (8001130 <MX_ETH_Init+0x80>)
 8001100:	f003 fdc2 	bl	8004c88 <HAL_ETH_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 800110a:	f000 f9c3 	bl	8001494 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800110e:	2234      	movs	r2, #52	; 0x34
 8001110:	2100      	movs	r1, #0
 8001112:	480c      	ldr	r0, [pc, #48]	; (8001144 <MX_ETH_Init+0x94>)
 8001114:	f00a f826 	bl	800b164 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001118:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <MX_ETH_Init+0x94>)
 800111a:	2221      	movs	r2, #33	; 0x21
 800111c:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800111e:	4b09      	ldr	r3, [pc, #36]	; (8001144 <MX_ETH_Init+0x94>)
 8001120:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001124:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001126:	4b07      	ldr	r3, [pc, #28]	; (8001144 <MX_ETH_Init+0x94>)
 8001128:	2200      	movs	r2, #0
 800112a:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}
 8001130:	2400c1b8 	.word	0x2400c1b8
 8001134:	40028000 	.word	0x40028000
 8001138:	2400c8fc 	.word	0x2400c8fc
 800113c:	240000e4 	.word	0x240000e4
 8001140:	24000084 	.word	0x24000084
 8001144:	2400c184 	.word	0x2400c184

08001148 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800114c:	4b28      	ldr	r3, [pc, #160]	; (80011f0 <MX_SPI1_Init+0xa8>)
 800114e:	4a29      	ldr	r2, [pc, #164]	; (80011f4 <MX_SPI1_Init+0xac>)
 8001150:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001152:	4b27      	ldr	r3, [pc, #156]	; (80011f0 <MX_SPI1_Init+0xa8>)
 8001154:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001158:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 800115a:	4b25      	ldr	r3, [pc, #148]	; (80011f0 <MX_SPI1_Init+0xa8>)
 800115c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001160:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001162:	4b23      	ldr	r3, [pc, #140]	; (80011f0 <MX_SPI1_Init+0xa8>)
 8001164:	2207      	movs	r2, #7
 8001166:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001168:	4b21      	ldr	r3, [pc, #132]	; (80011f0 <MX_SPI1_Init+0xa8>)
 800116a:	2200      	movs	r2, #0
 800116c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800116e:	4b20      	ldr	r3, [pc, #128]	; (80011f0 <MX_SPI1_Init+0xa8>)
 8001170:	2200      	movs	r2, #0
 8001172:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001174:	4b1e      	ldr	r3, [pc, #120]	; (80011f0 <MX_SPI1_Init+0xa8>)
 8001176:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800117a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800117c:	4b1c      	ldr	r3, [pc, #112]	; (80011f0 <MX_SPI1_Init+0xa8>)
 800117e:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 8001182:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001184:	4b1a      	ldr	r3, [pc, #104]	; (80011f0 <MX_SPI1_Init+0xa8>)
 8001186:	2200      	movs	r2, #0
 8001188:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800118a:	4b19      	ldr	r3, [pc, #100]	; (80011f0 <MX_SPI1_Init+0xa8>)
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001190:	4b17      	ldr	r3, [pc, #92]	; (80011f0 <MX_SPI1_Init+0xa8>)
 8001192:	2200      	movs	r2, #0
 8001194:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001196:	4b16      	ldr	r3, [pc, #88]	; (80011f0 <MX_SPI1_Init+0xa8>)
 8001198:	2200      	movs	r2, #0
 800119a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800119c:	4b14      	ldr	r3, [pc, #80]	; (80011f0 <MX_SPI1_Init+0xa8>)
 800119e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011a2:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80011a4:	4b12      	ldr	r3, [pc, #72]	; (80011f0 <MX_SPI1_Init+0xa8>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80011aa:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <MX_SPI1_Init+0xa8>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80011b0:	4b0f      	ldr	r3, [pc, #60]	; (80011f0 <MX_SPI1_Init+0xa8>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <MX_SPI1_Init+0xa8>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80011bc:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_SPI1_Init+0xa8>)
 80011be:	2200      	movs	r2, #0
 80011c0:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80011c2:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <MX_SPI1_Init+0xa8>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80011c8:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_SPI1_Init+0xa8>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <MX_SPI1_Init+0xa8>)
 80011d0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80011d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <MX_SPI1_Init+0xa8>)
 80011d8:	2200      	movs	r2, #0
 80011da:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011dc:	4804      	ldr	r0, [pc, #16]	; (80011f0 <MX_SPI1_Init+0xa8>)
 80011de:	f007 f81b 	bl	8008218 <HAL_SPI_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_SPI1_Init+0xa4>
  {
    Error_Handler();
 80011e8:	f000 f954 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	2400c240 	.word	0x2400c240
 80011f4:	40013000 	.word	0x40013000

080011f8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80011fc:	4b22      	ldr	r3, [pc, #136]	; (8001288 <MX_USART3_UART_Init+0x90>)
 80011fe:	4a23      	ldr	r2, [pc, #140]	; (800128c <MX_USART3_UART_Init+0x94>)
 8001200:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8001202:	4b21      	ldr	r3, [pc, #132]	; (8001288 <MX_USART3_UART_Init+0x90>)
 8001204:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001208:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800120a:	4b1f      	ldr	r3, [pc, #124]	; (8001288 <MX_USART3_UART_Init+0x90>)
 800120c:	2200      	movs	r2, #0
 800120e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001210:	4b1d      	ldr	r3, [pc, #116]	; (8001288 <MX_USART3_UART_Init+0x90>)
 8001212:	2200      	movs	r2, #0
 8001214:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001216:	4b1c      	ldr	r3, [pc, #112]	; (8001288 <MX_USART3_UART_Init+0x90>)
 8001218:	2200      	movs	r2, #0
 800121a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800121c:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <MX_USART3_UART_Init+0x90>)
 800121e:	220c      	movs	r2, #12
 8001220:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001222:	4b19      	ldr	r3, [pc, #100]	; (8001288 <MX_USART3_UART_Init+0x90>)
 8001224:	2200      	movs	r2, #0
 8001226:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001228:	4b17      	ldr	r3, [pc, #92]	; (8001288 <MX_USART3_UART_Init+0x90>)
 800122a:	2200      	movs	r2, #0
 800122c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800122e:	4b16      	ldr	r3, [pc, #88]	; (8001288 <MX_USART3_UART_Init+0x90>)
 8001230:	2200      	movs	r2, #0
 8001232:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001234:	4b14      	ldr	r3, [pc, #80]	; (8001288 <MX_USART3_UART_Init+0x90>)
 8001236:	2200      	movs	r2, #0
 8001238:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800123a:	4b13      	ldr	r3, [pc, #76]	; (8001288 <MX_USART3_UART_Init+0x90>)
 800123c:	2200      	movs	r2, #0
 800123e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001240:	4811      	ldr	r0, [pc, #68]	; (8001288 <MX_USART3_UART_Init+0x90>)
 8001242:	f007 ff8c 	bl	800915e <HAL_UART_Init>
 8001246:	4603      	mov	r3, r0
 8001248:	2b00      	cmp	r3, #0
 800124a:	d001      	beq.n	8001250 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800124c:	f000 f922 	bl	8001494 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001250:	2100      	movs	r1, #0
 8001252:	480d      	ldr	r0, [pc, #52]	; (8001288 <MX_USART3_UART_Init+0x90>)
 8001254:	f009 fbcc 	bl	800a9f0 <HAL_UARTEx_SetTxFifoThreshold>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800125e:	f000 f919 	bl	8001494 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001262:	2100      	movs	r1, #0
 8001264:	4808      	ldr	r0, [pc, #32]	; (8001288 <MX_USART3_UART_Init+0x90>)
 8001266:	f009 fc01 	bl	800aa6c <HAL_UARTEx_SetRxFifoThreshold>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001270:	f000 f910 	bl	8001494 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001274:	4804      	ldr	r0, [pc, #16]	; (8001288 <MX_USART3_UART_Init+0x90>)
 8001276:	f009 fb82 	bl	800a97e <HAL_UARTEx_DisableFifoMode>
 800127a:	4603      	mov	r3, r0
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001280:	f000 f908 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	2400c340 	.word	0x2400c340
 800128c:	40004800 	.word	0x40004800

08001290 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001294:	4b15      	ldr	r3, [pc, #84]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001296:	4a16      	ldr	r2, [pc, #88]	; (80012f0 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001298:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800129a:	4b14      	ldr	r3, [pc, #80]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800129c:	2209      	movs	r2, #9
 800129e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80012a0:	4b12      	ldr	r3, [pc, #72]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012a2:	2202      	movs	r2, #2
 80012a4:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80012a6:	4b11      	ldr	r3, [pc, #68]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80012ac:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012ae:	2202      	movs	r2, #2
 80012b0:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80012b2:	4b0e      	ldr	r3, [pc, #56]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80012b8:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80012be:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80012c4:	4b09      	ldr	r3, [pc, #36]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80012ca:	4b08      	ldr	r3, [pc, #32]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80012d0:	4b06      	ldr	r3, [pc, #24]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80012d6:	4805      	ldr	r0, [pc, #20]	; (80012ec <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012d8:	f004 faea 	bl	80058b0 <HAL_PCD_Init>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80012e2:	f000 f8d7 	bl	8001494 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	2400c4c0 	.word	0x2400c4c0
 80012f0:	40080000 	.word	0x40080000

080012f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80012fa:	4b15      	ldr	r3, [pc, #84]	; (8001350 <MX_DMA_Init+0x5c>)
 80012fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001300:	4a13      	ldr	r2, [pc, #76]	; (8001350 <MX_DMA_Init+0x5c>)
 8001302:	f043 0301 	orr.w	r3, r3, #1
 8001306:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800130a:	4b11      	ldr	r3, [pc, #68]	; (8001350 <MX_DMA_Init+0x5c>)
 800130c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001310:	f003 0301 	and.w	r3, r3, #1
 8001314:	607b      	str	r3, [r7, #4]
 8001316:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001318:	2200      	movs	r2, #0
 800131a:	2100      	movs	r1, #0
 800131c:	200b      	movs	r0, #11
 800131e:	f000 fe36 	bl	8001f8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001322:	200b      	movs	r0, #11
 8001324:	f000 fe4d 	bl	8001fc2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001328:	2200      	movs	r2, #0
 800132a:	2100      	movs	r1, #0
 800132c:	200c      	movs	r0, #12
 800132e:	f000 fe2e 	bl	8001f8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001332:	200c      	movs	r0, #12
 8001334:	f000 fe45 	bl	8001fc2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8001338:	2200      	movs	r2, #0
 800133a:	2100      	movs	r1, #0
 800133c:	200d      	movs	r0, #13
 800133e:	f000 fe26 	bl	8001f8e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001342:	200d      	movs	r0, #13
 8001344:	f000 fe3d 	bl	8001fc2 <HAL_NVIC_EnableIRQ>

}
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	58024400 	.word	0x58024400

08001354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b08c      	sub	sp, #48	; 0x30
 8001358:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135a:	f107 031c 	add.w	r3, r7, #28
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	605a      	str	r2, [r3, #4]
 8001364:	609a      	str	r2, [r3, #8]
 8001366:	60da      	str	r2, [r3, #12]
 8001368:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800136a:	4b47      	ldr	r3, [pc, #284]	; (8001488 <MX_GPIO_Init+0x134>)
 800136c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001370:	4a45      	ldr	r2, [pc, #276]	; (8001488 <MX_GPIO_Init+0x134>)
 8001372:	f043 0304 	orr.w	r3, r3, #4
 8001376:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800137a:	4b43      	ldr	r3, [pc, #268]	; (8001488 <MX_GPIO_Init+0x134>)
 800137c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001380:	f003 0304 	and.w	r3, r3, #4
 8001384:	61bb      	str	r3, [r7, #24]
 8001386:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001388:	4b3f      	ldr	r3, [pc, #252]	; (8001488 <MX_GPIO_Init+0x134>)
 800138a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800138e:	4a3e      	ldr	r2, [pc, #248]	; (8001488 <MX_GPIO_Init+0x134>)
 8001390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001394:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001398:	4b3b      	ldr	r3, [pc, #236]	; (8001488 <MX_GPIO_Init+0x134>)
 800139a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800139e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013a2:	617b      	str	r3, [r7, #20]
 80013a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a6:	4b38      	ldr	r3, [pc, #224]	; (8001488 <MX_GPIO_Init+0x134>)
 80013a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013ac:	4a36      	ldr	r2, [pc, #216]	; (8001488 <MX_GPIO_Init+0x134>)
 80013ae:	f043 0301 	orr.w	r3, r3, #1
 80013b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013b6:	4b34      	ldr	r3, [pc, #208]	; (8001488 <MX_GPIO_Init+0x134>)
 80013b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013bc:	f003 0301 	and.w	r3, r3, #1
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c4:	4b30      	ldr	r3, [pc, #192]	; (8001488 <MX_GPIO_Init+0x134>)
 80013c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013ca:	4a2f      	ldr	r2, [pc, #188]	; (8001488 <MX_GPIO_Init+0x134>)
 80013cc:	f043 0302 	orr.w	r3, r3, #2
 80013d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013d4:	4b2c      	ldr	r3, [pc, #176]	; (8001488 <MX_GPIO_Init+0x134>)
 80013d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e2:	4b29      	ldr	r3, [pc, #164]	; (8001488 <MX_GPIO_Init+0x134>)
 80013e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013e8:	4a27      	ldr	r2, [pc, #156]	; (8001488 <MX_GPIO_Init+0x134>)
 80013ea:	f043 0308 	orr.w	r3, r3, #8
 80013ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013f2:	4b25      	ldr	r3, [pc, #148]	; (8001488 <MX_GPIO_Init+0x134>)
 80013f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013f8:	f003 0308 	and.w	r3, r3, #8
 80013fc:	60bb      	str	r3, [r7, #8]
 80013fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001400:	4b21      	ldr	r3, [pc, #132]	; (8001488 <MX_GPIO_Init+0x134>)
 8001402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001406:	4a20      	ldr	r2, [pc, #128]	; (8001488 <MX_GPIO_Init+0x134>)
 8001408:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800140c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001410:	4b1d      	ldr	r3, [pc, #116]	; (8001488 <MX_GPIO_Init+0x134>)
 8001412:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_SET);
 800141e:	2201      	movs	r2, #1
 8001420:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001424:	4819      	ldr	r0, [pc, #100]	; (800148c <MX_GPIO_Init+0x138>)
 8001426:	f004 f9fb 	bl	8005820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001430:	4816      	ldr	r0, [pc, #88]	; (800148c <MX_GPIO_Init+0x138>)
 8001432:	f004 f9f5 	bl	8005820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 8001436:	2201      	movs	r2, #1
 8001438:	f44f 7100 	mov.w	r1, #512	; 0x200
 800143c:	4814      	ldr	r0, [pc, #80]	; (8001490 <MX_GPIO_Init+0x13c>)
 800143e:	f004 f9ef 	bl	8005820 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_CS_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_DC_Pin;
 8001442:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001446:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001448:	2301      	movs	r3, #1
 800144a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144c:	2300      	movs	r3, #0
 800144e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001450:	2300      	movs	r3, #0
 8001452:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001454:	f107 031c 	add.w	r3, r7, #28
 8001458:	4619      	mov	r1, r3
 800145a:	480c      	ldr	r0, [pc, #48]	; (800148c <MX_GPIO_Init+0x138>)
 800145c:	f004 f830 	bl	80054c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001460:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001464:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001466:	2301      	movs	r3, #1
 8001468:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146e:	2300      	movs	r3, #0
 8001470:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001472:	f107 031c 	add.w	r3, r7, #28
 8001476:	4619      	mov	r1, r3
 8001478:	4805      	ldr	r0, [pc, #20]	; (8001490 <MX_GPIO_Init+0x13c>)
 800147a:	f004 f821 	bl	80054c0 <HAL_GPIO_Init>

}
 800147e:	bf00      	nop
 8001480:	3730      	adds	r7, #48	; 0x30
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	58024400 	.word	0x58024400
 800148c:	58020c00 	.word	0x58020c00
 8001490:	58021800 	.word	0x58021800

08001494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001498:	b672      	cpsid	i
}
 800149a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 800149c:	e7fe      	b.n	800149c <Error_Handler+0x8>
	...

080014a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014a6:	4b0a      	ldr	r3, [pc, #40]	; (80014d0 <HAL_MspInit+0x30>)
 80014a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80014ac:	4a08      	ldr	r2, [pc, #32]	; (80014d0 <HAL_MspInit+0x30>)
 80014ae:	f043 0302 	orr.w	r3, r3, #2
 80014b2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80014b6:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <HAL_MspInit+0x30>)
 80014b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80014bc:	f003 0302 	and.w	r3, r3, #2
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	58024400 	.word	0x58024400

080014d4 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b08e      	sub	sp, #56	; 0x38
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014e0:	2200      	movs	r2, #0
 80014e2:	601a      	str	r2, [r3, #0]
 80014e4:	605a      	str	r2, [r3, #4]
 80014e6:	609a      	str	r2, [r3, #8]
 80014e8:	60da      	str	r2, [r3, #12]
 80014ea:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4a59      	ldr	r2, [pc, #356]	; (8001658 <HAL_ETH_MspInit+0x184>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	f040 80ab 	bne.w	800164e <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 80014f8:	4b58      	ldr	r3, [pc, #352]	; (800165c <HAL_ETH_MspInit+0x188>)
 80014fa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80014fe:	4a57      	ldr	r2, [pc, #348]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001500:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001504:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001508:	4b54      	ldr	r3, [pc, #336]	; (800165c <HAL_ETH_MspInit+0x188>)
 800150a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800150e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001512:	623b      	str	r3, [r7, #32]
 8001514:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8001516:	4b51      	ldr	r3, [pc, #324]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001518:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800151c:	4a4f      	ldr	r2, [pc, #316]	; (800165c <HAL_ETH_MspInit+0x188>)
 800151e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001522:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001526:	4b4d      	ldr	r3, [pc, #308]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001528:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800152c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001530:	61fb      	str	r3, [r7, #28]
 8001532:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8001534:	4b49      	ldr	r3, [pc, #292]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001536:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800153a:	4a48      	ldr	r2, [pc, #288]	; (800165c <HAL_ETH_MspInit+0x188>)
 800153c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001540:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001544:	4b45      	ldr	r3, [pc, #276]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001546:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800154a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800154e:	61bb      	str	r3, [r7, #24]
 8001550:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001552:	4b42      	ldr	r3, [pc, #264]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001554:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001558:	4a40      	ldr	r2, [pc, #256]	; (800165c <HAL_ETH_MspInit+0x188>)
 800155a:	f043 0304 	orr.w	r3, r3, #4
 800155e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001562:	4b3e      	ldr	r3, [pc, #248]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001564:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001568:	f003 0304 	and.w	r3, r3, #4
 800156c:	617b      	str	r3, [r7, #20]
 800156e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001570:	4b3a      	ldr	r3, [pc, #232]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001576:	4a39      	ldr	r2, [pc, #228]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001578:	f043 0301 	orr.w	r3, r3, #1
 800157c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001580:	4b36      	ldr	r3, [pc, #216]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001586:	f003 0301 	and.w	r3, r3, #1
 800158a:	613b      	str	r3, [r7, #16]
 800158c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800158e:	4b33      	ldr	r3, [pc, #204]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001594:	4a31      	ldr	r2, [pc, #196]	; (800165c <HAL_ETH_MspInit+0x188>)
 8001596:	f043 0302 	orr.w	r3, r3, #2
 800159a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800159e:	4b2f      	ldr	r3, [pc, #188]	; (800165c <HAL_ETH_MspInit+0x188>)
 80015a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015a4:	f003 0302 	and.w	r3, r3, #2
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80015ac:	4b2b      	ldr	r3, [pc, #172]	; (800165c <HAL_ETH_MspInit+0x188>)
 80015ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015b2:	4a2a      	ldr	r2, [pc, #168]	; (800165c <HAL_ETH_MspInit+0x188>)
 80015b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80015bc:	4b27      	ldr	r3, [pc, #156]	; (800165c <HAL_ETH_MspInit+0x188>)
 80015be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80015c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80015ca:	2332      	movs	r3, #50	; 0x32
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ce:	2302      	movs	r3, #2
 80015d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015da:	230b      	movs	r3, #11
 80015dc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015e2:	4619      	mov	r1, r3
 80015e4:	481e      	ldr	r0, [pc, #120]	; (8001660 <HAL_ETH_MspInit+0x18c>)
 80015e6:	f003 ff6b 	bl	80054c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80015ea:	2386      	movs	r3, #134	; 0x86
 80015ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ee:	2302      	movs	r3, #2
 80015f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f2:	2300      	movs	r3, #0
 80015f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f6:	2300      	movs	r3, #0
 80015f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015fa:	230b      	movs	r3, #11
 80015fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001602:	4619      	mov	r1, r3
 8001604:	4817      	ldr	r0, [pc, #92]	; (8001664 <HAL_ETH_MspInit+0x190>)
 8001606:	f003 ff5b 	bl	80054c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800160a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800160e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001610:	2302      	movs	r3, #2
 8001612:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001618:	2300      	movs	r3, #0
 800161a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800161c:	230b      	movs	r3, #11
 800161e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001620:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001624:	4619      	mov	r1, r3
 8001626:	4810      	ldr	r0, [pc, #64]	; (8001668 <HAL_ETH_MspInit+0x194>)
 8001628:	f003 ff4a 	bl	80054c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800162c:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001630:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001632:	2302      	movs	r3, #2
 8001634:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2300      	movs	r3, #0
 800163c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800163e:	230b      	movs	r3, #11
 8001640:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001642:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001646:	4619      	mov	r1, r3
 8001648:	4808      	ldr	r0, [pc, #32]	; (800166c <HAL_ETH_MspInit+0x198>)
 800164a:	f003 ff39 	bl	80054c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 800164e:	bf00      	nop
 8001650:	3738      	adds	r7, #56	; 0x38
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	40028000 	.word	0x40028000
 800165c:	58024400 	.word	0x58024400
 8001660:	58020800 	.word	0x58020800
 8001664:	58020000 	.word	0x58020000
 8001668:	58020400 	.word	0x58020400
 800166c:	58021800 	.word	0x58021800

08001670 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b0ba      	sub	sp, #232	; 0xe8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001688:	f107 0318 	add.w	r3, r7, #24
 800168c:	22bc      	movs	r2, #188	; 0xbc
 800168e:	2100      	movs	r1, #0
 8001690:	4618      	mov	r0, r3
 8001692:	f009 fd67 	bl	800b164 <memset>
  if(hspi->Instance==SPI1)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a52      	ldr	r2, [pc, #328]	; (80017e4 <HAL_SPI_MspInit+0x174>)
 800169c:	4293      	cmp	r3, r2
 800169e:	f040 809c 	bne.w	80017da <HAL_SPI_MspInit+0x16a>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 80016a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016a6:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80016a8:	2300      	movs	r3, #0
 80016aa:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016ac:	f107 0318 	add.w	r3, r7, #24
 80016b0:	4618      	mov	r0, r3
 80016b2:	f005 fa49 	bl	8006b48 <HAL_RCCEx_PeriphCLKConfig>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
 80016bc:	f7ff feea 	bl	8001494 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016c0:	4b49      	ldr	r3, [pc, #292]	; (80017e8 <HAL_SPI_MspInit+0x178>)
 80016c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016c6:	4a48      	ldr	r2, [pc, #288]	; (80017e8 <HAL_SPI_MspInit+0x178>)
 80016c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80016cc:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80016d0:	4b45      	ldr	r3, [pc, #276]	; (80017e8 <HAL_SPI_MspInit+0x178>)
 80016d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80016d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80016da:	617b      	str	r3, [r7, #20]
 80016dc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016de:	4b42      	ldr	r3, [pc, #264]	; (80017e8 <HAL_SPI_MspInit+0x178>)
 80016e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016e4:	4a40      	ldr	r2, [pc, #256]	; (80017e8 <HAL_SPI_MspInit+0x178>)
 80016e6:	f043 0301 	orr.w	r3, r3, #1
 80016ea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80016ee:	4b3e      	ldr	r3, [pc, #248]	; (80017e8 <HAL_SPI_MspInit+0x178>)
 80016f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80016f4:	f003 0301 	and.w	r3, r3, #1
 80016f8:	613b      	str	r3, [r7, #16]
 80016fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016fc:	4b3a      	ldr	r3, [pc, #232]	; (80017e8 <HAL_SPI_MspInit+0x178>)
 80016fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001702:	4a39      	ldr	r2, [pc, #228]	; (80017e8 <HAL_SPI_MspInit+0x178>)
 8001704:	f043 0302 	orr.w	r3, r3, #2
 8001708:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800170c:	4b36      	ldr	r3, [pc, #216]	; (80017e8 <HAL_SPI_MspInit+0x178>)
 800170e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001712:	f003 0302 	and.w	r3, r3, #2
 8001716:	60fb      	str	r3, [r7, #12]
 8001718:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800171a:	2320      	movs	r3, #32
 800171c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001720:	2302      	movs	r3, #2
 8001722:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001726:	2300      	movs	r3, #0
 8001728:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800172c:	2300      	movs	r3, #0
 800172e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001732:	2305      	movs	r3, #5
 8001734:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001738:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800173c:	4619      	mov	r1, r3
 800173e:	482b      	ldr	r0, [pc, #172]	; (80017ec <HAL_SPI_MspInit+0x17c>)
 8001740:	f003 febe 	bl	80054c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001744:	2320      	movs	r3, #32
 8001746:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174a:	2302      	movs	r3, #2
 800174c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	2300      	movs	r3, #0
 8001758:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800175c:	2305      	movs	r3, #5
 800175e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001762:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001766:	4619      	mov	r1, r3
 8001768:	4821      	ldr	r0, [pc, #132]	; (80017f0 <HAL_SPI_MspInit+0x180>)
 800176a:	f003 fea9 	bl	80054c0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Stream0;
 800176e:	4b21      	ldr	r3, [pc, #132]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 8001770:	4a21      	ldr	r2, [pc, #132]	; (80017f8 <HAL_SPI_MspInit+0x188>)
 8001772:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001774:	4b1f      	ldr	r3, [pc, #124]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 8001776:	2226      	movs	r2, #38	; 0x26
 8001778:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800177a:	4b1e      	ldr	r3, [pc, #120]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 800177c:	2240      	movs	r2, #64	; 0x40
 800177e:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001780:	4b1c      	ldr	r3, [pc, #112]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001786:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 8001788:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800178c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800178e:	4b19      	ldr	r3, [pc, #100]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 8001790:	2200      	movs	r2, #0
 8001792:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001794:	4b17      	ldr	r3, [pc, #92]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 8001796:	2200      	movs	r2, #0
 8001798:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 800179a:	4b16      	ldr	r3, [pc, #88]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 800179c:	f44f 7280 	mov.w	r2, #256	; 0x100
 80017a0:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017a2:	4b14      	ldr	r3, [pc, #80]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80017ae:	4811      	ldr	r0, [pc, #68]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 80017b0:	f000 fc22 	bl	8001ff8 <HAL_DMA_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <HAL_SPI_MspInit+0x14e>
    {
      Error_Handler();
 80017ba:	f7ff fe6b 	bl	8001494 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a0c      	ldr	r2, [pc, #48]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 80017c2:	679a      	str	r2, [r3, #120]	; 0x78
 80017c4:	4a0b      	ldr	r2, [pc, #44]	; (80017f4 <HAL_SPI_MspInit+0x184>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2100      	movs	r1, #0
 80017ce:	2023      	movs	r0, #35	; 0x23
 80017d0:	f000 fbdd 	bl	8001f8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80017d4:	2023      	movs	r0, #35	; 0x23
 80017d6:	f000 fbf4 	bl	8001fc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80017da:	bf00      	nop
 80017dc:	37e8      	adds	r7, #232	; 0xe8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40013000 	.word	0x40013000
 80017e8:	58024400 	.word	0x58024400
 80017ec:	58020000 	.word	0x58020000
 80017f0:	58020400 	.word	0x58020400
 80017f4:	2400c2c8 	.word	0x2400c2c8
 80017f8:	40020010 	.word	0x40020010

080017fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b0b8      	sub	sp, #224	; 0xe0
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001804:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]
 8001812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001814:	f107 0310 	add.w	r3, r7, #16
 8001818:	22bc      	movs	r2, #188	; 0xbc
 800181a:	2100      	movs	r1, #0
 800181c:	4618      	mov	r0, r3
 800181e:	f009 fca1 	bl	800b164 <memset>
  if(huart->Instance==USART3)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a57      	ldr	r2, [pc, #348]	; (8001984 <HAL_UART_MspInit+0x188>)
 8001828:	4293      	cmp	r3, r2
 800182a:	f040 80a6 	bne.w	800197a <HAL_UART_MspInit+0x17e>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800182e:	2302      	movs	r3, #2
 8001830:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001832:	2300      	movs	r3, #0
 8001834:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001838:	f107 0310 	add.w	r3, r7, #16
 800183c:	4618      	mov	r0, r3
 800183e:	f005 f983 	bl	8006b48 <HAL_RCCEx_PeriphCLKConfig>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d001      	beq.n	800184c <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8001848:	f7ff fe24 	bl	8001494 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800184c:	4b4e      	ldr	r3, [pc, #312]	; (8001988 <HAL_UART_MspInit+0x18c>)
 800184e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001852:	4a4d      	ldr	r2, [pc, #308]	; (8001988 <HAL_UART_MspInit+0x18c>)
 8001854:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001858:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800185c:	4b4a      	ldr	r3, [pc, #296]	; (8001988 <HAL_UART_MspInit+0x18c>)
 800185e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001862:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800186a:	4b47      	ldr	r3, [pc, #284]	; (8001988 <HAL_UART_MspInit+0x18c>)
 800186c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001870:	4a45      	ldr	r2, [pc, #276]	; (8001988 <HAL_UART_MspInit+0x18c>)
 8001872:	f043 0308 	orr.w	r3, r3, #8
 8001876:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800187a:	4b43      	ldr	r3, [pc, #268]	; (8001988 <HAL_UART_MspInit+0x18c>)
 800187c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001880:	f003 0308 	and.w	r3, r3, #8
 8001884:	60bb      	str	r3, [r7, #8]
 8001886:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001888:	f44f 7340 	mov.w	r3, #768	; 0x300
 800188c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001890:	2302      	movs	r3, #2
 8001892:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189c:	2300      	movs	r3, #0
 800189e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018a2:	2307      	movs	r3, #7
 80018a4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018a8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80018ac:	4619      	mov	r1, r3
 80018ae:	4837      	ldr	r0, [pc, #220]	; (800198c <HAL_UART_MspInit+0x190>)
 80018b0:	f003 fe06 	bl	80054c0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80018b4:	4b36      	ldr	r3, [pc, #216]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018b6:	4a37      	ldr	r2, [pc, #220]	; (8001994 <HAL_UART_MspInit+0x198>)
 80018b8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80018ba:	4b35      	ldr	r3, [pc, #212]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018bc:	222d      	movs	r2, #45	; 0x2d
 80018be:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018c0:	4b33      	ldr	r3, [pc, #204]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c6:	4b32      	ldr	r3, [pc, #200]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80018cc:	4b30      	ldr	r3, [pc, #192]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80018d2:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018d4:	4b2e      	ldr	r3, [pc, #184]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018da:	4b2d      	ldr	r3, [pc, #180]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018dc:	2200      	movs	r2, #0
 80018de:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80018e0:	4b2b      	ldr	r3, [pc, #172]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018e6:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018e8:	4b29      	ldr	r3, [pc, #164]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80018ee:	4b28      	ldr	r3, [pc, #160]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80018f4:	4826      	ldr	r0, [pc, #152]	; (8001990 <HAL_UART_MspInit+0x194>)
 80018f6:	f000 fb7f 	bl	8001ff8 <HAL_DMA_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 8001900:	f7ff fdc8 	bl	8001494 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	4a22      	ldr	r2, [pc, #136]	; (8001990 <HAL_UART_MspInit+0x194>)
 8001908:	67da      	str	r2, [r3, #124]	; 0x7c
 800190a:	4a21      	ldr	r2, [pc, #132]	; (8001990 <HAL_UART_MspInit+0x194>)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream2;
 8001910:	4b21      	ldr	r3, [pc, #132]	; (8001998 <HAL_UART_MspInit+0x19c>)
 8001912:	4a22      	ldr	r2, [pc, #136]	; (800199c <HAL_UART_MspInit+0x1a0>)
 8001914:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8001916:	4b20      	ldr	r3, [pc, #128]	; (8001998 <HAL_UART_MspInit+0x19c>)
 8001918:	222e      	movs	r2, #46	; 0x2e
 800191a:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800191c:	4b1e      	ldr	r3, [pc, #120]	; (8001998 <HAL_UART_MspInit+0x19c>)
 800191e:	2240      	movs	r2, #64	; 0x40
 8001920:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001922:	4b1d      	ldr	r3, [pc, #116]	; (8001998 <HAL_UART_MspInit+0x19c>)
 8001924:	2200      	movs	r2, #0
 8001926:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001928:	4b1b      	ldr	r3, [pc, #108]	; (8001998 <HAL_UART_MspInit+0x19c>)
 800192a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800192e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001930:	4b19      	ldr	r3, [pc, #100]	; (8001998 <HAL_UART_MspInit+0x19c>)
 8001932:	2200      	movs	r2, #0
 8001934:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001936:	4b18      	ldr	r3, [pc, #96]	; (8001998 <HAL_UART_MspInit+0x19c>)
 8001938:	2200      	movs	r2, #0
 800193a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800193c:	4b16      	ldr	r3, [pc, #88]	; (8001998 <HAL_UART_MspInit+0x19c>)
 800193e:	2200      	movs	r2, #0
 8001940:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001942:	4b15      	ldr	r3, [pc, #84]	; (8001998 <HAL_UART_MspInit+0x19c>)
 8001944:	2200      	movs	r2, #0
 8001946:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001948:	4b13      	ldr	r3, [pc, #76]	; (8001998 <HAL_UART_MspInit+0x19c>)
 800194a:	2200      	movs	r2, #0
 800194c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800194e:	4812      	ldr	r0, [pc, #72]	; (8001998 <HAL_UART_MspInit+0x19c>)
 8001950:	f000 fb52 	bl	8001ff8 <HAL_DMA_Init>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <HAL_UART_MspInit+0x162>
    {
      Error_Handler();
 800195a:	f7ff fd9b 	bl	8001494 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4a0d      	ldr	r2, [pc, #52]	; (8001998 <HAL_UART_MspInit+0x19c>)
 8001962:	679a      	str	r2, [r3, #120]	; 0x78
 8001964:	4a0c      	ldr	r2, [pc, #48]	; (8001998 <HAL_UART_MspInit+0x19c>)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800196a:	2200      	movs	r2, #0
 800196c:	2100      	movs	r1, #0
 800196e:	2027      	movs	r0, #39	; 0x27
 8001970:	f000 fb0d 	bl	8001f8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001974:	2027      	movs	r0, #39	; 0x27
 8001976:	f000 fb24 	bl	8001fc2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800197a:	bf00      	nop
 800197c:	37e0      	adds	r7, #224	; 0xe0
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40004800 	.word	0x40004800
 8001988:	58024400 	.word	0x58024400
 800198c:	58020c00 	.word	0x58020c00
 8001990:	2400c3d0 	.word	0x2400c3d0
 8001994:	40020028 	.word	0x40020028
 8001998:	2400c448 	.word	0x2400c448
 800199c:	40020040 	.word	0x40020040

080019a0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b0b8      	sub	sp, #224	; 0xe0
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019b8:	f107 0310 	add.w	r3, r7, #16
 80019bc:	22bc      	movs	r2, #188	; 0xbc
 80019be:	2100      	movs	r1, #0
 80019c0:	4618      	mov	r0, r3
 80019c2:	f009 fbcf 	bl	800b164 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a37      	ldr	r2, [pc, #220]	; (8001aa8 <HAL_PCD_MspInit+0x108>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d166      	bne.n	8001a9e <HAL_PCD_MspInit+0xfe>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80019d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80019d4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 80019d6:	2301      	movs	r3, #1
 80019d8:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 18;
 80019da:	2312      	movs	r3, #18
 80019dc:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 80019de:	2302      	movs	r3, #2
 80019e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 3;
 80019e2:	2303      	movs	r3, #3
 80019e4:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 80019e6:	2302      	movs	r3, #2
 80019e8:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 80019ea:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80019ee:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 6144;
 80019f0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80019f4:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 80019f6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80019fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019fe:	f107 0310 	add.w	r3, r7, #16
 8001a02:	4618      	mov	r0, r3
 8001a04:	f005 f8a0 	bl	8006b48 <HAL_RCCEx_PeriphCLKConfig>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <HAL_PCD_MspInit+0x72>
    {
      Error_Handler();
 8001a0e:	f7ff fd41 	bl	8001494 <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8001a12:	f004 f8ef 	bl	8005bf4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a16:	4b25      	ldr	r3, [pc, #148]	; (8001aac <HAL_PCD_MspInit+0x10c>)
 8001a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a1c:	4a23      	ldr	r2, [pc, #140]	; (8001aac <HAL_PCD_MspInit+0x10c>)
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001a26:	4b21      	ldr	r3, [pc, #132]	; (8001aac <HAL_PCD_MspInit+0x10c>)
 8001a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001a2c:	f003 0301 	and.w	r3, r3, #1
 8001a30:	60fb      	str	r3, [r7, #12]
 8001a32:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8001a34:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8001a38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a42:	2300      	movs	r3, #0
 8001a44:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001a4e:	230a      	movs	r3, #10
 8001a50:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a54:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a58:	4619      	mov	r1, r3
 8001a5a:	4815      	ldr	r0, [pc, #84]	; (8001ab0 <HAL_PCD_MspInit+0x110>)
 8001a5c:	f003 fd30 	bl	80054c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a60:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a64:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a74:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001a78:	4619      	mov	r1, r3
 8001a7a:	480d      	ldr	r0, [pc, #52]	; (8001ab0 <HAL_PCD_MspInit+0x110>)
 8001a7c:	f003 fd20 	bl	80054c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001a80:	4b0a      	ldr	r3, [pc, #40]	; (8001aac <HAL_PCD_MspInit+0x10c>)
 8001a82:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001a86:	4a09      	ldr	r2, [pc, #36]	; (8001aac <HAL_PCD_MspInit+0x10c>)
 8001a88:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001a8c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8001a90:	4b06      	ldr	r3, [pc, #24]	; (8001aac <HAL_PCD_MspInit+0x10c>)
 8001a92:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8001a96:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001a9a:	60bb      	str	r3, [r7, #8]
 8001a9c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001a9e:	bf00      	nop
 8001aa0:	37e0      	adds	r7, #224	; 0xe0
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40080000 	.word	0x40080000
 8001aac:	58024400 	.word	0x58024400
 8001ab0:	58020000 	.word	0x58020000

08001ab4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ab8:	e7fe      	b.n	8001ab8 <NMI_Handler+0x4>

08001aba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aba:	b480      	push	{r7}
 8001abc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001abe:	e7fe      	b.n	8001abe <HardFault_Handler+0x4>

08001ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ac4:	e7fe      	b.n	8001ac4 <MemManage_Handler+0x4>

08001ac6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aca:	e7fe      	b.n	8001aca <BusFault_Handler+0x4>

08001acc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ad0:	e7fe      	b.n	8001ad0 <UsageFault_Handler+0x4>

08001ad2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ad6:	bf00      	nop
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr

08001ae0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ae4:	bf00      	nop
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aee:	b480      	push	{r7}
 8001af0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001af2:	bf00      	nop
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b00:	f000 f906 	bl	8001d10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001b0c:	4802      	ldr	r0, [pc, #8]	; (8001b18 <DMA1_Stream0_IRQHandler+0x10>)
 8001b0e:	f001 fd9d 	bl	800364c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	2400c2c8 	.word	0x2400c2c8

08001b1c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001b20:	4802      	ldr	r0, [pc, #8]	; (8001b2c <DMA1_Stream1_IRQHandler+0x10>)
 8001b22:	f001 fd93 	bl	800364c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	2400c3d0 	.word	0x2400c3d0

08001b30 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001b34:	4802      	ldr	r0, [pc, #8]	; (8001b40 <DMA1_Stream2_IRQHandler+0x10>)
 8001b36:	f001 fd89 	bl	800364c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	2400c448 	.word	0x2400c448

08001b44 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001b48:	4802      	ldr	r0, [pc, #8]	; (8001b54 <SPI1_IRQHandler+0x10>)
 8001b4a:	f006 ff9f 	bl	8008a8c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	2400c240 	.word	0x2400c240

08001b58 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001b5c:	4802      	ldr	r0, [pc, #8]	; (8001b68 <USART3_IRQHandler+0x10>)
 8001b5e:	f007 fb95 	bl	800928c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	2400c340 	.word	0x2400c340

08001b6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b086      	sub	sp, #24
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b74:	4a14      	ldr	r2, [pc, #80]	; (8001bc8 <_sbrk+0x5c>)
 8001b76:	4b15      	ldr	r3, [pc, #84]	; (8001bcc <_sbrk+0x60>)
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b80:	4b13      	ldr	r3, [pc, #76]	; (8001bd0 <_sbrk+0x64>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d102      	bne.n	8001b8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b88:	4b11      	ldr	r3, [pc, #68]	; (8001bd0 <_sbrk+0x64>)
 8001b8a:	4a12      	ldr	r2, [pc, #72]	; (8001bd4 <_sbrk+0x68>)
 8001b8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b8e:	4b10      	ldr	r3, [pc, #64]	; (8001bd0 <_sbrk+0x64>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4413      	add	r3, r2
 8001b96:	693a      	ldr	r2, [r7, #16]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d207      	bcs.n	8001bac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b9c:	f009 fab8 	bl	800b110 <__errno>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	220c      	movs	r2, #12
 8001ba4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ba6:	f04f 33ff 	mov.w	r3, #4294967295
 8001baa:	e009      	b.n	8001bc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bac:	4b08      	ldr	r3, [pc, #32]	; (8001bd0 <_sbrk+0x64>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bb2:	4b07      	ldr	r3, [pc, #28]	; (8001bd0 <_sbrk+0x64>)
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4413      	add	r3, r2
 8001bba:	4a05      	ldr	r2, [pc, #20]	; (8001bd0 <_sbrk+0x64>)
 8001bbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	24080000 	.word	0x24080000
 8001bcc:	00000400 	.word	0x00000400
 8001bd0:	2400c904 	.word	0x2400c904
 8001bd4:	2400c920 	.word	0x2400c920

08001bd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001bd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c10 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001bdc:	f7fe fcfe 	bl	80005dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001be0:	480c      	ldr	r0, [pc, #48]	; (8001c14 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001be2:	490d      	ldr	r1, [pc, #52]	; (8001c18 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001be4:	4a0d      	ldr	r2, [pc, #52]	; (8001c1c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001be6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001be8:	e002      	b.n	8001bf0 <LoopCopyDataInit>

08001bea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bee:	3304      	adds	r3, #4

08001bf0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bf0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bf2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bf4:	d3f9      	bcc.n	8001bea <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bf6:	4a0a      	ldr	r2, [pc, #40]	; (8001c20 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001bf8:	4c0a      	ldr	r4, [pc, #40]	; (8001c24 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001bfa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bfc:	e001      	b.n	8001c02 <LoopFillZerobss>

08001bfe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bfe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c00:	3204      	adds	r2, #4

08001c02 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c02:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c04:	d3fb      	bcc.n	8001bfe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c06:	f009 fa89 	bl	800b11c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c0a:	f7ff f92d 	bl	8000e68 <main>
  bx  lr
 8001c0e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c10:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001c14:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001c18:	24000084 	.word	0x24000084
  ldr r2, =_sidata
 8001c1c:	0800b36c 	.word	0x0800b36c
  ldr r2, =_sbss
 8001c20:	24000144 	.word	0x24000144
  ldr r4, =_ebss
 8001c24:	2400c91c 	.word	0x2400c91c

08001c28 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c28:	e7fe      	b.n	8001c28 <ADC3_IRQHandler>
	...

08001c2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c32:	2003      	movs	r0, #3
 8001c34:	f000 f9a0 	bl	8001f78 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c38:	f004 fdb0 	bl	800679c <HAL_RCC_GetSysClockFreq>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <HAL_Init+0x68>)
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	0a1b      	lsrs	r3, r3, #8
 8001c44:	f003 030f 	and.w	r3, r3, #15
 8001c48:	4913      	ldr	r1, [pc, #76]	; (8001c98 <HAL_Init+0x6c>)
 8001c4a:	5ccb      	ldrb	r3, [r1, r3]
 8001c4c:	f003 031f 	and.w	r3, r3, #31
 8001c50:	fa22 f303 	lsr.w	r3, r2, r3
 8001c54:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c56:	4b0f      	ldr	r3, [pc, #60]	; (8001c94 <HAL_Init+0x68>)
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f003 030f 	and.w	r3, r3, #15
 8001c5e:	4a0e      	ldr	r2, [pc, #56]	; (8001c98 <HAL_Init+0x6c>)
 8001c60:	5cd3      	ldrb	r3, [r2, r3]
 8001c62:	f003 031f 	and.w	r3, r3, #31
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	fa22 f303 	lsr.w	r3, r2, r3
 8001c6c:	4a0b      	ldr	r2, [pc, #44]	; (8001c9c <HAL_Init+0x70>)
 8001c6e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c70:	4a0b      	ldr	r2, [pc, #44]	; (8001ca0 <HAL_Init+0x74>)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c76:	2000      	movs	r0, #0
 8001c78:	f000 f814 	bl	8001ca4 <HAL_InitTick>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001c82:	2301      	movs	r3, #1
 8001c84:	e002      	b.n	8001c8c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001c86:	f7ff fc0b 	bl	80014a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c8a:	2300      	movs	r3, #0
}
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	58024400 	.word	0x58024400
 8001c98:	0800b31c 	.word	0x0800b31c
 8001c9c:	24000004 	.word	0x24000004
 8001ca0:	24000000 	.word	0x24000000

08001ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001cac:	4b15      	ldr	r3, [pc, #84]	; (8001d04 <HAL_InitTick+0x60>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d101      	bne.n	8001cb8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001cb4:	2301      	movs	r3, #1
 8001cb6:	e021      	b.n	8001cfc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001cb8:	4b13      	ldr	r3, [pc, #76]	; (8001d08 <HAL_InitTick+0x64>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <HAL_InitTick+0x60>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f000 f985 	bl	8001fde <HAL_SYSTICK_Config>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e00e      	b.n	8001cfc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b0f      	cmp	r3, #15
 8001ce2:	d80a      	bhi.n	8001cfa <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cec:	f000 f94f 	bl	8001f8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cf0:	4a06      	ldr	r2, [pc, #24]	; (8001d0c <HAL_InitTick+0x68>)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	e000      	b.n	8001cfc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	2400001c 	.word	0x2400001c
 8001d08:	24000000 	.word	0x24000000
 8001d0c:	24000018 	.word	0x24000018

08001d10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <HAL_IncTick+0x20>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <HAL_IncTick+0x24>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4413      	add	r3, r2
 8001d20:	4a04      	ldr	r2, [pc, #16]	; (8001d34 <HAL_IncTick+0x24>)
 8001d22:	6013      	str	r3, [r2, #0]
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	2400001c 	.word	0x2400001c
 8001d34:	2400c908 	.word	0x2400c908

08001d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d3c:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <HAL_GetTick+0x14>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	2400c908 	.word	0x2400c908

08001d50 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d58:	f7ff ffee 	bl	8001d38 <HAL_GetTick>
 8001d5c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d68:	d005      	beq.n	8001d76 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d6a:	4b0a      	ldr	r3, [pc, #40]	; (8001d94 <HAL_Delay+0x44>)
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	461a      	mov	r2, r3
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	4413      	add	r3, r2
 8001d74:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d76:	bf00      	nop
 8001d78:	f7ff ffde 	bl	8001d38 <HAL_GetTick>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	68fa      	ldr	r2, [r7, #12]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d8f7      	bhi.n	8001d78 <HAL_Delay+0x28>
  {
  }
}
 8001d88:	bf00      	nop
 8001d8a:	bf00      	nop
 8001d8c:	3710      	adds	r7, #16
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	2400001c 	.word	0x2400001c

08001d98 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001d9c:	4b03      	ldr	r3, [pc, #12]	; (8001dac <HAL_GetREVID+0x14>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	0c1b      	lsrs	r3, r3, #16
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr
 8001dac:	5c001000 	.word	0x5c001000

08001db0 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001db8:	4b06      	ldr	r3, [pc, #24]	; (8001dd4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8001dc0:	4904      	ldr	r1, [pc, #16]	; (8001dd4 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	604b      	str	r3, [r1, #4]
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr
 8001dd4:	58000400 	.word	0x58000400

08001dd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001de8:	4b0b      	ldr	r3, [pc, #44]	; (8001e18 <__NVIC_SetPriorityGrouping+0x40>)
 8001dea:	68db      	ldr	r3, [r3, #12]
 8001dec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001df4:	4013      	ands	r3, r2
 8001df6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001e00:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <__NVIC_SetPriorityGrouping+0x44>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e06:	4a04      	ldr	r2, [pc, #16]	; (8001e18 <__NVIC_SetPriorityGrouping+0x40>)
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	60d3      	str	r3, [r2, #12]
}
 8001e0c:	bf00      	nop
 8001e0e:	3714      	adds	r7, #20
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	e000ed00 	.word	0xe000ed00
 8001e1c:	05fa0000 	.word	0x05fa0000

08001e20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e24:	4b04      	ldr	r3, [pc, #16]	; (8001e38 <__NVIC_GetPriorityGrouping+0x18>)
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	0a1b      	lsrs	r3, r3, #8
 8001e2a:	f003 0307 	and.w	r3, r3, #7
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	e000ed00 	.word	0xe000ed00

08001e3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	db0b      	blt.n	8001e66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e4e:	88fb      	ldrh	r3, [r7, #6]
 8001e50:	f003 021f 	and.w	r2, r3, #31
 8001e54:	4907      	ldr	r1, [pc, #28]	; (8001e74 <__NVIC_EnableIRQ+0x38>)
 8001e56:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e5a:	095b      	lsrs	r3, r3, #5
 8001e5c:	2001      	movs	r0, #1
 8001e5e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	e000e100 	.word	0xe000e100

08001e78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	4603      	mov	r3, r0
 8001e80:	6039      	str	r1, [r7, #0]
 8001e82:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001e84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	db0a      	blt.n	8001ea2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	b2da      	uxtb	r2, r3
 8001e90:	490c      	ldr	r1, [pc, #48]	; (8001ec4 <__NVIC_SetPriority+0x4c>)
 8001e92:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e96:	0112      	lsls	r2, r2, #4
 8001e98:	b2d2      	uxtb	r2, r2
 8001e9a:	440b      	add	r3, r1
 8001e9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ea0:	e00a      	b.n	8001eb8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	b2da      	uxtb	r2, r3
 8001ea6:	4908      	ldr	r1, [pc, #32]	; (8001ec8 <__NVIC_SetPriority+0x50>)
 8001ea8:	88fb      	ldrh	r3, [r7, #6]
 8001eaa:	f003 030f 	and.w	r3, r3, #15
 8001eae:	3b04      	subs	r3, #4
 8001eb0:	0112      	lsls	r2, r2, #4
 8001eb2:	b2d2      	uxtb	r2, r2
 8001eb4:	440b      	add	r3, r1
 8001eb6:	761a      	strb	r2, [r3, #24]
}
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr
 8001ec4:	e000e100 	.word	0xe000e100
 8001ec8:	e000ed00 	.word	0xe000ed00

08001ecc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b089      	sub	sp, #36	; 0x24
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	60f8      	str	r0, [r7, #12]
 8001ed4:	60b9      	str	r1, [r7, #8]
 8001ed6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	f003 0307 	and.w	r3, r3, #7
 8001ede:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	f1c3 0307 	rsb	r3, r3, #7
 8001ee6:	2b04      	cmp	r3, #4
 8001ee8:	bf28      	it	cs
 8001eea:	2304      	movcs	r3, #4
 8001eec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eee:	69fb      	ldr	r3, [r7, #28]
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	2b06      	cmp	r3, #6
 8001ef4:	d902      	bls.n	8001efc <NVIC_EncodePriority+0x30>
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	3b03      	subs	r3, #3
 8001efa:	e000      	b.n	8001efe <NVIC_EncodePriority+0x32>
 8001efc:	2300      	movs	r3, #0
 8001efe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f00:	f04f 32ff 	mov.w	r2, #4294967295
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43da      	mvns	r2, r3
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	401a      	ands	r2, r3
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f14:	f04f 31ff 	mov.w	r1, #4294967295
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f1e:	43d9      	mvns	r1, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f24:	4313      	orrs	r3, r2
         );
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3724      	adds	r7, #36	; 0x24
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	3b01      	subs	r3, #1
 8001f40:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f44:	d301      	bcc.n	8001f4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f46:	2301      	movs	r3, #1
 8001f48:	e00f      	b.n	8001f6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f4a:	4a0a      	ldr	r2, [pc, #40]	; (8001f74 <SysTick_Config+0x40>)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3b01      	subs	r3, #1
 8001f50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f52:	210f      	movs	r1, #15
 8001f54:	f04f 30ff 	mov.w	r0, #4294967295
 8001f58:	f7ff ff8e 	bl	8001e78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f5c:	4b05      	ldr	r3, [pc, #20]	; (8001f74 <SysTick_Config+0x40>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f62:	4b04      	ldr	r3, [pc, #16]	; (8001f74 <SysTick_Config+0x40>)
 8001f64:	2207      	movs	r2, #7
 8001f66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	e000e010 	.word	0xe000e010

08001f78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff ff29 	bl	8001dd8 <__NVIC_SetPriorityGrouping>
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b086      	sub	sp, #24
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	4603      	mov	r3, r0
 8001f96:	60b9      	str	r1, [r7, #8]
 8001f98:	607a      	str	r2, [r7, #4]
 8001f9a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f9c:	f7ff ff40 	bl	8001e20 <__NVIC_GetPriorityGrouping>
 8001fa0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	68b9      	ldr	r1, [r7, #8]
 8001fa6:	6978      	ldr	r0, [r7, #20]
 8001fa8:	f7ff ff90 	bl	8001ecc <NVIC_EncodePriority>
 8001fac:	4602      	mov	r2, r0
 8001fae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fb2:	4611      	mov	r1, r2
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff ff5f 	bl	8001e78 <__NVIC_SetPriority>
}
 8001fba:	bf00      	nop
 8001fbc:	3718      	adds	r7, #24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b082      	sub	sp, #8
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	4603      	mov	r3, r0
 8001fca:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fcc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7ff ff33 	bl	8001e3c <__NVIC_EnableIRQ>
}
 8001fd6:	bf00      	nop
 8001fd8:	3708      	adds	r7, #8
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}

08001fde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fde:	b580      	push	{r7, lr}
 8001fe0:	b082      	sub	sp, #8
 8001fe2:	af00      	add	r7, sp, #0
 8001fe4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7ff ffa4 	bl	8001f34 <SysTick_Config>
 8001fec:	4603      	mov	r3, r0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
	...

08001ff8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b086      	sub	sp, #24
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002000:	f7ff fe9a 	bl	8001d38 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d101      	bne.n	8002010 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800200c:	2301      	movs	r3, #1
 800200e:	e316      	b.n	800263e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a66      	ldr	r2, [pc, #408]	; (80021b0 <HAL_DMA_Init+0x1b8>)
 8002016:	4293      	cmp	r3, r2
 8002018:	d04a      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a65      	ldr	r2, [pc, #404]	; (80021b4 <HAL_DMA_Init+0x1bc>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d045      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a63      	ldr	r2, [pc, #396]	; (80021b8 <HAL_DMA_Init+0x1c0>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d040      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a62      	ldr	r2, [pc, #392]	; (80021bc <HAL_DMA_Init+0x1c4>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d03b      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a60      	ldr	r2, [pc, #384]	; (80021c0 <HAL_DMA_Init+0x1c8>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d036      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a5f      	ldr	r2, [pc, #380]	; (80021c4 <HAL_DMA_Init+0x1cc>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d031      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a5d      	ldr	r2, [pc, #372]	; (80021c8 <HAL_DMA_Init+0x1d0>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d02c      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a5c      	ldr	r2, [pc, #368]	; (80021cc <HAL_DMA_Init+0x1d4>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d027      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a5a      	ldr	r2, [pc, #360]	; (80021d0 <HAL_DMA_Init+0x1d8>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d022      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a59      	ldr	r2, [pc, #356]	; (80021d4 <HAL_DMA_Init+0x1dc>)
 8002070:	4293      	cmp	r3, r2
 8002072:	d01d      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a57      	ldr	r2, [pc, #348]	; (80021d8 <HAL_DMA_Init+0x1e0>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d018      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a56      	ldr	r2, [pc, #344]	; (80021dc <HAL_DMA_Init+0x1e4>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d013      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a54      	ldr	r2, [pc, #336]	; (80021e0 <HAL_DMA_Init+0x1e8>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d00e      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a53      	ldr	r2, [pc, #332]	; (80021e4 <HAL_DMA_Init+0x1ec>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d009      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a51      	ldr	r2, [pc, #324]	; (80021e8 <HAL_DMA_Init+0x1f0>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d004      	beq.n	80020b0 <HAL_DMA_Init+0xb8>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a50      	ldr	r2, [pc, #320]	; (80021ec <HAL_DMA_Init+0x1f4>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d101      	bne.n	80020b4 <HAL_DMA_Init+0xbc>
 80020b0:	2301      	movs	r3, #1
 80020b2:	e000      	b.n	80020b6 <HAL_DMA_Init+0xbe>
 80020b4:	2300      	movs	r3, #0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f000 813b 	beq.w	8002332 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2202      	movs	r2, #2
 80020c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a37      	ldr	r2, [pc, #220]	; (80021b0 <HAL_DMA_Init+0x1b8>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d04a      	beq.n	800216c <HAL_DMA_Init+0x174>
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a36      	ldr	r2, [pc, #216]	; (80021b4 <HAL_DMA_Init+0x1bc>)
 80020dc:	4293      	cmp	r3, r2
 80020de:	d045      	beq.n	800216c <HAL_DMA_Init+0x174>
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a34      	ldr	r2, [pc, #208]	; (80021b8 <HAL_DMA_Init+0x1c0>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d040      	beq.n	800216c <HAL_DMA_Init+0x174>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a33      	ldr	r2, [pc, #204]	; (80021bc <HAL_DMA_Init+0x1c4>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d03b      	beq.n	800216c <HAL_DMA_Init+0x174>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a31      	ldr	r2, [pc, #196]	; (80021c0 <HAL_DMA_Init+0x1c8>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d036      	beq.n	800216c <HAL_DMA_Init+0x174>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a30      	ldr	r2, [pc, #192]	; (80021c4 <HAL_DMA_Init+0x1cc>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d031      	beq.n	800216c <HAL_DMA_Init+0x174>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a2e      	ldr	r2, [pc, #184]	; (80021c8 <HAL_DMA_Init+0x1d0>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d02c      	beq.n	800216c <HAL_DMA_Init+0x174>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4a2d      	ldr	r2, [pc, #180]	; (80021cc <HAL_DMA_Init+0x1d4>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d027      	beq.n	800216c <HAL_DMA_Init+0x174>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a2b      	ldr	r2, [pc, #172]	; (80021d0 <HAL_DMA_Init+0x1d8>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d022      	beq.n	800216c <HAL_DMA_Init+0x174>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a2a      	ldr	r2, [pc, #168]	; (80021d4 <HAL_DMA_Init+0x1dc>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d01d      	beq.n	800216c <HAL_DMA_Init+0x174>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a28      	ldr	r2, [pc, #160]	; (80021d8 <HAL_DMA_Init+0x1e0>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d018      	beq.n	800216c <HAL_DMA_Init+0x174>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4a27      	ldr	r2, [pc, #156]	; (80021dc <HAL_DMA_Init+0x1e4>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d013      	beq.n	800216c <HAL_DMA_Init+0x174>
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a25      	ldr	r2, [pc, #148]	; (80021e0 <HAL_DMA_Init+0x1e8>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d00e      	beq.n	800216c <HAL_DMA_Init+0x174>
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4a24      	ldr	r2, [pc, #144]	; (80021e4 <HAL_DMA_Init+0x1ec>)
 8002154:	4293      	cmp	r3, r2
 8002156:	d009      	beq.n	800216c <HAL_DMA_Init+0x174>
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a22      	ldr	r2, [pc, #136]	; (80021e8 <HAL_DMA_Init+0x1f0>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d004      	beq.n	800216c <HAL_DMA_Init+0x174>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4a21      	ldr	r2, [pc, #132]	; (80021ec <HAL_DMA_Init+0x1f4>)
 8002168:	4293      	cmp	r3, r2
 800216a:	d108      	bne.n	800217e <HAL_DMA_Init+0x186>
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	681a      	ldr	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f022 0201 	bic.w	r2, r2, #1
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	e007      	b.n	800218e <HAL_DMA_Init+0x196>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f022 0201 	bic.w	r2, r2, #1
 800218c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800218e:	e02f      	b.n	80021f0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002190:	f7ff fdd2 	bl	8001d38 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	2b05      	cmp	r3, #5
 800219c:	d928      	bls.n	80021f0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2220      	movs	r2, #32
 80021a2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2203      	movs	r2, #3
 80021a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e246      	b.n	800263e <HAL_DMA_Init+0x646>
 80021b0:	40020010 	.word	0x40020010
 80021b4:	40020028 	.word	0x40020028
 80021b8:	40020040 	.word	0x40020040
 80021bc:	40020058 	.word	0x40020058
 80021c0:	40020070 	.word	0x40020070
 80021c4:	40020088 	.word	0x40020088
 80021c8:	400200a0 	.word	0x400200a0
 80021cc:	400200b8 	.word	0x400200b8
 80021d0:	40020410 	.word	0x40020410
 80021d4:	40020428 	.word	0x40020428
 80021d8:	40020440 	.word	0x40020440
 80021dc:	40020458 	.word	0x40020458
 80021e0:	40020470 	.word	0x40020470
 80021e4:	40020488 	.word	0x40020488
 80021e8:	400204a0 	.word	0x400204a0
 80021ec:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1c8      	bne.n	8002190 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002206:	697a      	ldr	r2, [r7, #20]
 8002208:	4b83      	ldr	r3, [pc, #524]	; (8002418 <HAL_DMA_Init+0x420>)
 800220a:	4013      	ands	r3, r2
 800220c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8002216:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	691b      	ldr	r3, [r3, #16]
 800221c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002222:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800222e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a1b      	ldr	r3, [r3, #32]
 8002234:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	4313      	orrs	r3, r2
 800223a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002240:	2b04      	cmp	r3, #4
 8002242:	d107      	bne.n	8002254 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224c:	4313      	orrs	r3, r2
 800224e:	697a      	ldr	r2, [r7, #20]
 8002250:	4313      	orrs	r3, r2
 8002252:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8002254:	4b71      	ldr	r3, [pc, #452]	; (800241c <HAL_DMA_Init+0x424>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	4b71      	ldr	r3, [pc, #452]	; (8002420 <HAL_DMA_Init+0x428>)
 800225a:	4013      	ands	r3, r2
 800225c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002260:	d328      	bcc.n	80022b4 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	2b28      	cmp	r3, #40	; 0x28
 8002268:	d903      	bls.n	8002272 <HAL_DMA_Init+0x27a>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	2b2e      	cmp	r3, #46	; 0x2e
 8002270:	d917      	bls.n	80022a2 <HAL_DMA_Init+0x2aa>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	2b3e      	cmp	r3, #62	; 0x3e
 8002278:	d903      	bls.n	8002282 <HAL_DMA_Init+0x28a>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b42      	cmp	r3, #66	; 0x42
 8002280:	d90f      	bls.n	80022a2 <HAL_DMA_Init+0x2aa>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	2b46      	cmp	r3, #70	; 0x46
 8002288:	d903      	bls.n	8002292 <HAL_DMA_Init+0x29a>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	685b      	ldr	r3, [r3, #4]
 800228e:	2b48      	cmp	r3, #72	; 0x48
 8002290:	d907      	bls.n	80022a2 <HAL_DMA_Init+0x2aa>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b4e      	cmp	r3, #78	; 0x4e
 8002298:	d905      	bls.n	80022a6 <HAL_DMA_Init+0x2ae>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	2b52      	cmp	r3, #82	; 0x52
 80022a0:	d801      	bhi.n	80022a6 <HAL_DMA_Init+0x2ae>
 80022a2:	2301      	movs	r3, #1
 80022a4:	e000      	b.n	80022a8 <HAL_DMA_Init+0x2b0>
 80022a6:	2300      	movs	r3, #0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80022b2:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	697a      	ldr	r2, [r7, #20]
 80022ba:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	695b      	ldr	r3, [r3, #20]
 80022c2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	f023 0307 	bic.w	r3, r3, #7
 80022ca:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	4313      	orrs	r3, r2
 80022d4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022da:	2b04      	cmp	r3, #4
 80022dc:	d117      	bne.n	800230e <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00e      	beq.n	800230e <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f002 fb3f 	bl	8004974 <DMA_CheckFifoParam>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d008      	beq.n	800230e <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2240      	movs	r2, #64	; 0x40
 8002300:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e197      	b.n	800263e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	697a      	ldr	r2, [r7, #20]
 8002314:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002316:	6878      	ldr	r0, [r7, #4]
 8002318:	f002 fa7a 	bl	8004810 <DMA_CalcBaseAndBitshift>
 800231c:	4603      	mov	r3, r0
 800231e:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002324:	f003 031f 	and.w	r3, r3, #31
 8002328:	223f      	movs	r2, #63	; 0x3f
 800232a:	409a      	lsls	r2, r3
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	609a      	str	r2, [r3, #8]
 8002330:	e0cd      	b.n	80024ce <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a3b      	ldr	r2, [pc, #236]	; (8002424 <HAL_DMA_Init+0x42c>)
 8002338:	4293      	cmp	r3, r2
 800233a:	d022      	beq.n	8002382 <HAL_DMA_Init+0x38a>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a39      	ldr	r2, [pc, #228]	; (8002428 <HAL_DMA_Init+0x430>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d01d      	beq.n	8002382 <HAL_DMA_Init+0x38a>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a38      	ldr	r2, [pc, #224]	; (800242c <HAL_DMA_Init+0x434>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d018      	beq.n	8002382 <HAL_DMA_Init+0x38a>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a36      	ldr	r2, [pc, #216]	; (8002430 <HAL_DMA_Init+0x438>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d013      	beq.n	8002382 <HAL_DMA_Init+0x38a>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a35      	ldr	r2, [pc, #212]	; (8002434 <HAL_DMA_Init+0x43c>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d00e      	beq.n	8002382 <HAL_DMA_Init+0x38a>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	4a33      	ldr	r2, [pc, #204]	; (8002438 <HAL_DMA_Init+0x440>)
 800236a:	4293      	cmp	r3, r2
 800236c:	d009      	beq.n	8002382 <HAL_DMA_Init+0x38a>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a32      	ldr	r2, [pc, #200]	; (800243c <HAL_DMA_Init+0x444>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d004      	beq.n	8002382 <HAL_DMA_Init+0x38a>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a30      	ldr	r2, [pc, #192]	; (8002440 <HAL_DMA_Init+0x448>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d101      	bne.n	8002386 <HAL_DMA_Init+0x38e>
 8002382:	2301      	movs	r3, #1
 8002384:	e000      	b.n	8002388 <HAL_DMA_Init+0x390>
 8002386:	2300      	movs	r3, #0
 8002388:	2b00      	cmp	r3, #0
 800238a:	f000 8097 	beq.w	80024bc <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a24      	ldr	r2, [pc, #144]	; (8002424 <HAL_DMA_Init+0x42c>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d021      	beq.n	80023dc <HAL_DMA_Init+0x3e4>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a22      	ldr	r2, [pc, #136]	; (8002428 <HAL_DMA_Init+0x430>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d01c      	beq.n	80023dc <HAL_DMA_Init+0x3e4>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a21      	ldr	r2, [pc, #132]	; (800242c <HAL_DMA_Init+0x434>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d017      	beq.n	80023dc <HAL_DMA_Init+0x3e4>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a1f      	ldr	r2, [pc, #124]	; (8002430 <HAL_DMA_Init+0x438>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d012      	beq.n	80023dc <HAL_DMA_Init+0x3e4>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a1e      	ldr	r2, [pc, #120]	; (8002434 <HAL_DMA_Init+0x43c>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d00d      	beq.n	80023dc <HAL_DMA_Init+0x3e4>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a1c      	ldr	r2, [pc, #112]	; (8002438 <HAL_DMA_Init+0x440>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d008      	beq.n	80023dc <HAL_DMA_Init+0x3e4>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a1b      	ldr	r2, [pc, #108]	; (800243c <HAL_DMA_Init+0x444>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d003      	beq.n	80023dc <HAL_DMA_Init+0x3e4>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a19      	ldr	r2, [pc, #100]	; (8002440 <HAL_DMA_Init+0x448>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2202      	movs	r2, #2
 80023ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80023f6:	697a      	ldr	r2, [r7, #20]
 80023f8:	4b12      	ldr	r3, [pc, #72]	; (8002444 <HAL_DMA_Init+0x44c>)
 80023fa:	4013      	ands	r3, r2
 80023fc:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	2b40      	cmp	r3, #64	; 0x40
 8002404:	d020      	beq.n	8002448 <HAL_DMA_Init+0x450>
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	689b      	ldr	r3, [r3, #8]
 800240a:	2b80      	cmp	r3, #128	; 0x80
 800240c:	d102      	bne.n	8002414 <HAL_DMA_Init+0x41c>
 800240e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002412:	e01a      	b.n	800244a <HAL_DMA_Init+0x452>
 8002414:	2300      	movs	r3, #0
 8002416:	e018      	b.n	800244a <HAL_DMA_Init+0x452>
 8002418:	fe10803f 	.word	0xfe10803f
 800241c:	5c001000 	.word	0x5c001000
 8002420:	ffff0000 	.word	0xffff0000
 8002424:	58025408 	.word	0x58025408
 8002428:	5802541c 	.word	0x5802541c
 800242c:	58025430 	.word	0x58025430
 8002430:	58025444 	.word	0x58025444
 8002434:	58025458 	.word	0x58025458
 8002438:	5802546c 	.word	0x5802546c
 800243c:	58025480 	.word	0x58025480
 8002440:	58025494 	.word	0x58025494
 8002444:	fffe000f 	.word	0xfffe000f
 8002448:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	68d2      	ldr	r2, [r2, #12]
 800244e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002450:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	691b      	ldr	r3, [r3, #16]
 8002456:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002458:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002460:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	699b      	ldr	r3, [r3, #24]
 8002466:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002468:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002470:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002478:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800247a:	697a      	ldr	r2, [r7, #20]
 800247c:	4313      	orrs	r3, r2
 800247e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	697a      	ldr	r2, [r7, #20]
 8002486:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	461a      	mov	r2, r3
 800248e:	4b6e      	ldr	r3, [pc, #440]	; (8002648 <HAL_DMA_Init+0x650>)
 8002490:	4413      	add	r3, r2
 8002492:	4a6e      	ldr	r2, [pc, #440]	; (800264c <HAL_DMA_Init+0x654>)
 8002494:	fba2 2303 	umull	r2, r3, r2, r3
 8002498:	091b      	lsrs	r3, r3, #4
 800249a:	009a      	lsls	r2, r3, #2
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f002 f9b5 	bl	8004810 <DMA_CalcBaseAndBitshift>
 80024a6:	4603      	mov	r3, r0
 80024a8:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ae:	f003 031f 	and.w	r3, r3, #31
 80024b2:	2201      	movs	r2, #1
 80024b4:	409a      	lsls	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	e008      	b.n	80024ce <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2240      	movs	r2, #64	; 0x40
 80024c0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2203      	movs	r2, #3
 80024c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e0b7      	b.n	800263e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4a5f      	ldr	r2, [pc, #380]	; (8002650 <HAL_DMA_Init+0x658>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d072      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a5d      	ldr	r2, [pc, #372]	; (8002654 <HAL_DMA_Init+0x65c>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d06d      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a5c      	ldr	r2, [pc, #368]	; (8002658 <HAL_DMA_Init+0x660>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d068      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a5a      	ldr	r2, [pc, #360]	; (800265c <HAL_DMA_Init+0x664>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d063      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a59      	ldr	r2, [pc, #356]	; (8002660 <HAL_DMA_Init+0x668>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d05e      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a57      	ldr	r2, [pc, #348]	; (8002664 <HAL_DMA_Init+0x66c>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d059      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a56      	ldr	r2, [pc, #344]	; (8002668 <HAL_DMA_Init+0x670>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d054      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a54      	ldr	r2, [pc, #336]	; (800266c <HAL_DMA_Init+0x674>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d04f      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	4a53      	ldr	r2, [pc, #332]	; (8002670 <HAL_DMA_Init+0x678>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d04a      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a51      	ldr	r2, [pc, #324]	; (8002674 <HAL_DMA_Init+0x67c>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d045      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a50      	ldr	r2, [pc, #320]	; (8002678 <HAL_DMA_Init+0x680>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d040      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a4e      	ldr	r2, [pc, #312]	; (800267c <HAL_DMA_Init+0x684>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d03b      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a4d      	ldr	r2, [pc, #308]	; (8002680 <HAL_DMA_Init+0x688>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d036      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a4b      	ldr	r2, [pc, #300]	; (8002684 <HAL_DMA_Init+0x68c>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d031      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a4a      	ldr	r2, [pc, #296]	; (8002688 <HAL_DMA_Init+0x690>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d02c      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a48      	ldr	r2, [pc, #288]	; (800268c <HAL_DMA_Init+0x694>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d027      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a47      	ldr	r2, [pc, #284]	; (8002690 <HAL_DMA_Init+0x698>)
 8002574:	4293      	cmp	r3, r2
 8002576:	d022      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a45      	ldr	r2, [pc, #276]	; (8002694 <HAL_DMA_Init+0x69c>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d01d      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a44      	ldr	r2, [pc, #272]	; (8002698 <HAL_DMA_Init+0x6a0>)
 8002588:	4293      	cmp	r3, r2
 800258a:	d018      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a42      	ldr	r2, [pc, #264]	; (800269c <HAL_DMA_Init+0x6a4>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d013      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a41      	ldr	r2, [pc, #260]	; (80026a0 <HAL_DMA_Init+0x6a8>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d00e      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4a3f      	ldr	r2, [pc, #252]	; (80026a4 <HAL_DMA_Init+0x6ac>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d009      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a3e      	ldr	r2, [pc, #248]	; (80026a8 <HAL_DMA_Init+0x6b0>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d004      	beq.n	80025be <HAL_DMA_Init+0x5c6>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a3c      	ldr	r2, [pc, #240]	; (80026ac <HAL_DMA_Init+0x6b4>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d101      	bne.n	80025c2 <HAL_DMA_Init+0x5ca>
 80025be:	2301      	movs	r3, #1
 80025c0:	e000      	b.n	80025c4 <HAL_DMA_Init+0x5cc>
 80025c2:	2300      	movs	r3, #0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d032      	beq.n	800262e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80025c8:	6878      	ldr	r0, [r7, #4]
 80025ca:	f002 fa4f 	bl	8004a6c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	2b80      	cmp	r3, #128	; 0x80
 80025d4:	d102      	bne.n	80025dc <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685a      	ldr	r2, [r3, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80025f0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d010      	beq.n	800261c <HAL_DMA_Init+0x624>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	2b08      	cmp	r3, #8
 8002600:	d80c      	bhi.n	800261c <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f002 facc 	bl	8004ba0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002618:	605a      	str	r2, [r3, #4]
 800261a:	e008      	b.n	800262e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2200      	movs	r2, #0
 8002620:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2200      	movs	r2, #0
 8002626:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	a7fdabf8 	.word	0xa7fdabf8
 800264c:	cccccccd 	.word	0xcccccccd
 8002650:	40020010 	.word	0x40020010
 8002654:	40020028 	.word	0x40020028
 8002658:	40020040 	.word	0x40020040
 800265c:	40020058 	.word	0x40020058
 8002660:	40020070 	.word	0x40020070
 8002664:	40020088 	.word	0x40020088
 8002668:	400200a0 	.word	0x400200a0
 800266c:	400200b8 	.word	0x400200b8
 8002670:	40020410 	.word	0x40020410
 8002674:	40020428 	.word	0x40020428
 8002678:	40020440 	.word	0x40020440
 800267c:	40020458 	.word	0x40020458
 8002680:	40020470 	.word	0x40020470
 8002684:	40020488 	.word	0x40020488
 8002688:	400204a0 	.word	0x400204a0
 800268c:	400204b8 	.word	0x400204b8
 8002690:	58025408 	.word	0x58025408
 8002694:	5802541c 	.word	0x5802541c
 8002698:	58025430 	.word	0x58025430
 800269c:	58025444 	.word	0x58025444
 80026a0:	58025458 	.word	0x58025458
 80026a4:	5802546c 	.word	0x5802546c
 80026a8:	58025480 	.word	0x58025480
 80026ac:	58025494 	.word	0x58025494

080026b0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
 80026bc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026be:	2300      	movs	r3, #0
 80026c0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d101      	bne.n	80026cc <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e226      	b.n	8002b1a <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d101      	bne.n	80026da <HAL_DMA_Start_IT+0x2a>
 80026d6:	2302      	movs	r3, #2
 80026d8:	e21f      	b.n	8002b1a <HAL_DMA_Start_IT+0x46a>
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b01      	cmp	r3, #1
 80026ec:	f040 820a 	bne.w	8002b04 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2202      	movs	r2, #2
 80026f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	2200      	movs	r2, #0
 80026fc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a68      	ldr	r2, [pc, #416]	; (80028a4 <HAL_DMA_Start_IT+0x1f4>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d04a      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a66      	ldr	r2, [pc, #408]	; (80028a8 <HAL_DMA_Start_IT+0x1f8>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d045      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a65      	ldr	r2, [pc, #404]	; (80028ac <HAL_DMA_Start_IT+0x1fc>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d040      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a63      	ldr	r2, [pc, #396]	; (80028b0 <HAL_DMA_Start_IT+0x200>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d03b      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a62      	ldr	r2, [pc, #392]	; (80028b4 <HAL_DMA_Start_IT+0x204>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d036      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a60      	ldr	r2, [pc, #384]	; (80028b8 <HAL_DMA_Start_IT+0x208>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d031      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a5f      	ldr	r2, [pc, #380]	; (80028bc <HAL_DMA_Start_IT+0x20c>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d02c      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a5d      	ldr	r2, [pc, #372]	; (80028c0 <HAL_DMA_Start_IT+0x210>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d027      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a5c      	ldr	r2, [pc, #368]	; (80028c4 <HAL_DMA_Start_IT+0x214>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d022      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a5a      	ldr	r2, [pc, #360]	; (80028c8 <HAL_DMA_Start_IT+0x218>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d01d      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a59      	ldr	r2, [pc, #356]	; (80028cc <HAL_DMA_Start_IT+0x21c>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d018      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a57      	ldr	r2, [pc, #348]	; (80028d0 <HAL_DMA_Start_IT+0x220>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d013      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a56      	ldr	r2, [pc, #344]	; (80028d4 <HAL_DMA_Start_IT+0x224>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d00e      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a54      	ldr	r2, [pc, #336]	; (80028d8 <HAL_DMA_Start_IT+0x228>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d009      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a53      	ldr	r2, [pc, #332]	; (80028dc <HAL_DMA_Start_IT+0x22c>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d004      	beq.n	800279e <HAL_DMA_Start_IT+0xee>
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a51      	ldr	r2, [pc, #324]	; (80028e0 <HAL_DMA_Start_IT+0x230>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d108      	bne.n	80027b0 <HAL_DMA_Start_IT+0x100>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681a      	ldr	r2, [r3, #0]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f022 0201 	bic.w	r2, r2, #1
 80027ac:	601a      	str	r2, [r3, #0]
 80027ae:	e007      	b.n	80027c0 <HAL_DMA_Start_IT+0x110>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0201 	bic.w	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	68b9      	ldr	r1, [r7, #8]
 80027c6:	68f8      	ldr	r0, [r7, #12]
 80027c8:	f001 fe76 	bl	80044b8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a34      	ldr	r2, [pc, #208]	; (80028a4 <HAL_DMA_Start_IT+0x1f4>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d04a      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a33      	ldr	r2, [pc, #204]	; (80028a8 <HAL_DMA_Start_IT+0x1f8>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d045      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a31      	ldr	r2, [pc, #196]	; (80028ac <HAL_DMA_Start_IT+0x1fc>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d040      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a30      	ldr	r2, [pc, #192]	; (80028b0 <HAL_DMA_Start_IT+0x200>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d03b      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a2e      	ldr	r2, [pc, #184]	; (80028b4 <HAL_DMA_Start_IT+0x204>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d036      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a2d      	ldr	r2, [pc, #180]	; (80028b8 <HAL_DMA_Start_IT+0x208>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d031      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a2b      	ldr	r2, [pc, #172]	; (80028bc <HAL_DMA_Start_IT+0x20c>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d02c      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a2a      	ldr	r2, [pc, #168]	; (80028c0 <HAL_DMA_Start_IT+0x210>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d027      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a28      	ldr	r2, [pc, #160]	; (80028c4 <HAL_DMA_Start_IT+0x214>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d022      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a27      	ldr	r2, [pc, #156]	; (80028c8 <HAL_DMA_Start_IT+0x218>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d01d      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a25      	ldr	r2, [pc, #148]	; (80028cc <HAL_DMA_Start_IT+0x21c>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d018      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a24      	ldr	r2, [pc, #144]	; (80028d0 <HAL_DMA_Start_IT+0x220>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d013      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a22      	ldr	r2, [pc, #136]	; (80028d4 <HAL_DMA_Start_IT+0x224>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d00e      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a21      	ldr	r2, [pc, #132]	; (80028d8 <HAL_DMA_Start_IT+0x228>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d009      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a1f      	ldr	r2, [pc, #124]	; (80028dc <HAL_DMA_Start_IT+0x22c>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d004      	beq.n	800286c <HAL_DMA_Start_IT+0x1bc>
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a1e      	ldr	r2, [pc, #120]	; (80028e0 <HAL_DMA_Start_IT+0x230>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d101      	bne.n	8002870 <HAL_DMA_Start_IT+0x1c0>
 800286c:	2301      	movs	r3, #1
 800286e:	e000      	b.n	8002872 <HAL_DMA_Start_IT+0x1c2>
 8002870:	2300      	movs	r3, #0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d036      	beq.n	80028e4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f023 021e 	bic.w	r2, r3, #30
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f042 0216 	orr.w	r2, r2, #22
 8002888:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	2b00      	cmp	r3, #0
 8002890:	d03e      	beq.n	8002910 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f042 0208 	orr.w	r2, r2, #8
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	e035      	b.n	8002910 <HAL_DMA_Start_IT+0x260>
 80028a4:	40020010 	.word	0x40020010
 80028a8:	40020028 	.word	0x40020028
 80028ac:	40020040 	.word	0x40020040
 80028b0:	40020058 	.word	0x40020058
 80028b4:	40020070 	.word	0x40020070
 80028b8:	40020088 	.word	0x40020088
 80028bc:	400200a0 	.word	0x400200a0
 80028c0:	400200b8 	.word	0x400200b8
 80028c4:	40020410 	.word	0x40020410
 80028c8:	40020428 	.word	0x40020428
 80028cc:	40020440 	.word	0x40020440
 80028d0:	40020458 	.word	0x40020458
 80028d4:	40020470 	.word	0x40020470
 80028d8:	40020488 	.word	0x40020488
 80028dc:	400204a0 	.word	0x400204a0
 80028e0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f023 020e 	bic.w	r2, r3, #14
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f042 020a 	orr.w	r2, r2, #10
 80028f6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d007      	beq.n	8002910 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f042 0204 	orr.w	r2, r2, #4
 800290e:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a83      	ldr	r2, [pc, #524]	; (8002b24 <HAL_DMA_Start_IT+0x474>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d072      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4a82      	ldr	r2, [pc, #520]	; (8002b28 <HAL_DMA_Start_IT+0x478>)
 8002920:	4293      	cmp	r3, r2
 8002922:	d06d      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a80      	ldr	r2, [pc, #512]	; (8002b2c <HAL_DMA_Start_IT+0x47c>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d068      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a7f      	ldr	r2, [pc, #508]	; (8002b30 <HAL_DMA_Start_IT+0x480>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d063      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a7d      	ldr	r2, [pc, #500]	; (8002b34 <HAL_DMA_Start_IT+0x484>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d05e      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4a7c      	ldr	r2, [pc, #496]	; (8002b38 <HAL_DMA_Start_IT+0x488>)
 8002948:	4293      	cmp	r3, r2
 800294a:	d059      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a7a      	ldr	r2, [pc, #488]	; (8002b3c <HAL_DMA_Start_IT+0x48c>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d054      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a79      	ldr	r2, [pc, #484]	; (8002b40 <HAL_DMA_Start_IT+0x490>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d04f      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a77      	ldr	r2, [pc, #476]	; (8002b44 <HAL_DMA_Start_IT+0x494>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d04a      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a76      	ldr	r2, [pc, #472]	; (8002b48 <HAL_DMA_Start_IT+0x498>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d045      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a74      	ldr	r2, [pc, #464]	; (8002b4c <HAL_DMA_Start_IT+0x49c>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d040      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a73      	ldr	r2, [pc, #460]	; (8002b50 <HAL_DMA_Start_IT+0x4a0>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d03b      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a71      	ldr	r2, [pc, #452]	; (8002b54 <HAL_DMA_Start_IT+0x4a4>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d036      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a70      	ldr	r2, [pc, #448]	; (8002b58 <HAL_DMA_Start_IT+0x4a8>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d031      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a6e      	ldr	r2, [pc, #440]	; (8002b5c <HAL_DMA_Start_IT+0x4ac>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d02c      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a6d      	ldr	r2, [pc, #436]	; (8002b60 <HAL_DMA_Start_IT+0x4b0>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d027      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a6b      	ldr	r2, [pc, #428]	; (8002b64 <HAL_DMA_Start_IT+0x4b4>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d022      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a6a      	ldr	r2, [pc, #424]	; (8002b68 <HAL_DMA_Start_IT+0x4b8>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d01d      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4a68      	ldr	r2, [pc, #416]	; (8002b6c <HAL_DMA_Start_IT+0x4bc>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d018      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a67      	ldr	r2, [pc, #412]	; (8002b70 <HAL_DMA_Start_IT+0x4c0>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d013      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a65      	ldr	r2, [pc, #404]	; (8002b74 <HAL_DMA_Start_IT+0x4c4>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d00e      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a64      	ldr	r2, [pc, #400]	; (8002b78 <HAL_DMA_Start_IT+0x4c8>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d009      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a62      	ldr	r2, [pc, #392]	; (8002b7c <HAL_DMA_Start_IT+0x4cc>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d004      	beq.n	8002a00 <HAL_DMA_Start_IT+0x350>
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a61      	ldr	r2, [pc, #388]	; (8002b80 <HAL_DMA_Start_IT+0x4d0>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d101      	bne.n	8002a04 <HAL_DMA_Start_IT+0x354>
 8002a00:	2301      	movs	r3, #1
 8002a02:	e000      	b.n	8002a06 <HAL_DMA_Start_IT+0x356>
 8002a04:	2300      	movs	r3, #0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d01a      	beq.n	8002a40 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d007      	beq.n	8002a28 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a26:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d007      	beq.n	8002a40 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a3e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a37      	ldr	r2, [pc, #220]	; (8002b24 <HAL_DMA_Start_IT+0x474>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d04a      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a36      	ldr	r2, [pc, #216]	; (8002b28 <HAL_DMA_Start_IT+0x478>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d045      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a34      	ldr	r2, [pc, #208]	; (8002b2c <HAL_DMA_Start_IT+0x47c>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d040      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a33      	ldr	r2, [pc, #204]	; (8002b30 <HAL_DMA_Start_IT+0x480>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d03b      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a31      	ldr	r2, [pc, #196]	; (8002b34 <HAL_DMA_Start_IT+0x484>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d036      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a30      	ldr	r2, [pc, #192]	; (8002b38 <HAL_DMA_Start_IT+0x488>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d031      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a2e      	ldr	r2, [pc, #184]	; (8002b3c <HAL_DMA_Start_IT+0x48c>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d02c      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a2d      	ldr	r2, [pc, #180]	; (8002b40 <HAL_DMA_Start_IT+0x490>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d027      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a2b      	ldr	r2, [pc, #172]	; (8002b44 <HAL_DMA_Start_IT+0x494>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d022      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a2a      	ldr	r2, [pc, #168]	; (8002b48 <HAL_DMA_Start_IT+0x498>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d01d      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a28      	ldr	r2, [pc, #160]	; (8002b4c <HAL_DMA_Start_IT+0x49c>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d018      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a27      	ldr	r2, [pc, #156]	; (8002b50 <HAL_DMA_Start_IT+0x4a0>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d013      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a25      	ldr	r2, [pc, #148]	; (8002b54 <HAL_DMA_Start_IT+0x4a4>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d00e      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a24      	ldr	r2, [pc, #144]	; (8002b58 <HAL_DMA_Start_IT+0x4a8>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d009      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a22      	ldr	r2, [pc, #136]	; (8002b5c <HAL_DMA_Start_IT+0x4ac>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d004      	beq.n	8002ae0 <HAL_DMA_Start_IT+0x430>
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a21      	ldr	r2, [pc, #132]	; (8002b60 <HAL_DMA_Start_IT+0x4b0>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d108      	bne.n	8002af2 <HAL_DMA_Start_IT+0x442>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f042 0201 	orr.w	r2, r2, #1
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	e012      	b.n	8002b18 <HAL_DMA_Start_IT+0x468>
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f042 0201 	orr.w	r2, r2, #1
 8002b00:	601a      	str	r2, [r3, #0]
 8002b02:	e009      	b.n	8002b18 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2200      	movs	r2, #0
 8002b08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b12:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8002b14:	2301      	movs	r3, #1
 8002b16:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002b18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3718      	adds	r7, #24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40020010 	.word	0x40020010
 8002b28:	40020028 	.word	0x40020028
 8002b2c:	40020040 	.word	0x40020040
 8002b30:	40020058 	.word	0x40020058
 8002b34:	40020070 	.word	0x40020070
 8002b38:	40020088 	.word	0x40020088
 8002b3c:	400200a0 	.word	0x400200a0
 8002b40:	400200b8 	.word	0x400200b8
 8002b44:	40020410 	.word	0x40020410
 8002b48:	40020428 	.word	0x40020428
 8002b4c:	40020440 	.word	0x40020440
 8002b50:	40020458 	.word	0x40020458
 8002b54:	40020470 	.word	0x40020470
 8002b58:	40020488 	.word	0x40020488
 8002b5c:	400204a0 	.word	0x400204a0
 8002b60:	400204b8 	.word	0x400204b8
 8002b64:	58025408 	.word	0x58025408
 8002b68:	5802541c 	.word	0x5802541c
 8002b6c:	58025430 	.word	0x58025430
 8002b70:	58025444 	.word	0x58025444
 8002b74:	58025458 	.word	0x58025458
 8002b78:	5802546c 	.word	0x5802546c
 8002b7c:	58025480 	.word	0x58025480
 8002b80:	58025494 	.word	0x58025494

08002b84 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b086      	sub	sp, #24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002b8c:	f7ff f8d4 	bl	8001d38 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e2dc      	b.n	8003156 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2b02      	cmp	r3, #2
 8002ba6:	d008      	beq.n	8002bba <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2280      	movs	r2, #128	; 0x80
 8002bac:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e2cd      	b.n	8003156 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a76      	ldr	r2, [pc, #472]	; (8002d98 <HAL_DMA_Abort+0x214>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d04a      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a74      	ldr	r2, [pc, #464]	; (8002d9c <HAL_DMA_Abort+0x218>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d045      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a73      	ldr	r2, [pc, #460]	; (8002da0 <HAL_DMA_Abort+0x21c>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d040      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a71      	ldr	r2, [pc, #452]	; (8002da4 <HAL_DMA_Abort+0x220>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d03b      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a70      	ldr	r2, [pc, #448]	; (8002da8 <HAL_DMA_Abort+0x224>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d036      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a6e      	ldr	r2, [pc, #440]	; (8002dac <HAL_DMA_Abort+0x228>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d031      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a6d      	ldr	r2, [pc, #436]	; (8002db0 <HAL_DMA_Abort+0x22c>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d02c      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a6b      	ldr	r2, [pc, #428]	; (8002db4 <HAL_DMA_Abort+0x230>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d027      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a6a      	ldr	r2, [pc, #424]	; (8002db8 <HAL_DMA_Abort+0x234>)
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d022      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a68      	ldr	r2, [pc, #416]	; (8002dbc <HAL_DMA_Abort+0x238>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d01d      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4a67      	ldr	r2, [pc, #412]	; (8002dc0 <HAL_DMA_Abort+0x23c>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d018      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	4a65      	ldr	r2, [pc, #404]	; (8002dc4 <HAL_DMA_Abort+0x240>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d013      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a64      	ldr	r2, [pc, #400]	; (8002dc8 <HAL_DMA_Abort+0x244>)
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d00e      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4a62      	ldr	r2, [pc, #392]	; (8002dcc <HAL_DMA_Abort+0x248>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d009      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a61      	ldr	r2, [pc, #388]	; (8002dd0 <HAL_DMA_Abort+0x24c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d004      	beq.n	8002c5a <HAL_DMA_Abort+0xd6>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a5f      	ldr	r2, [pc, #380]	; (8002dd4 <HAL_DMA_Abort+0x250>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d101      	bne.n	8002c5e <HAL_DMA_Abort+0xda>
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e000      	b.n	8002c60 <HAL_DMA_Abort+0xdc>
 8002c5e:	2300      	movs	r3, #0
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d013      	beq.n	8002c8c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 021e 	bic.w	r2, r2, #30
 8002c72:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	695a      	ldr	r2, [r3, #20]
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c82:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	617b      	str	r3, [r7, #20]
 8002c8a:	e00a      	b.n	8002ca2 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 020e 	bic.w	r2, r2, #14
 8002c9a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a3c      	ldr	r2, [pc, #240]	; (8002d98 <HAL_DMA_Abort+0x214>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d072      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a3a      	ldr	r2, [pc, #232]	; (8002d9c <HAL_DMA_Abort+0x218>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d06d      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a39      	ldr	r2, [pc, #228]	; (8002da0 <HAL_DMA_Abort+0x21c>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d068      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a37      	ldr	r2, [pc, #220]	; (8002da4 <HAL_DMA_Abort+0x220>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d063      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a36      	ldr	r2, [pc, #216]	; (8002da8 <HAL_DMA_Abort+0x224>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d05e      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4a34      	ldr	r2, [pc, #208]	; (8002dac <HAL_DMA_Abort+0x228>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d059      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a33      	ldr	r2, [pc, #204]	; (8002db0 <HAL_DMA_Abort+0x22c>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d054      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a31      	ldr	r2, [pc, #196]	; (8002db4 <HAL_DMA_Abort+0x230>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d04f      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a30      	ldr	r2, [pc, #192]	; (8002db8 <HAL_DMA_Abort+0x234>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d04a      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a2e      	ldr	r2, [pc, #184]	; (8002dbc <HAL_DMA_Abort+0x238>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d045      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a2d      	ldr	r2, [pc, #180]	; (8002dc0 <HAL_DMA_Abort+0x23c>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d040      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a2b      	ldr	r2, [pc, #172]	; (8002dc4 <HAL_DMA_Abort+0x240>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d03b      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a2a      	ldr	r2, [pc, #168]	; (8002dc8 <HAL_DMA_Abort+0x244>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d036      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a28      	ldr	r2, [pc, #160]	; (8002dcc <HAL_DMA_Abort+0x248>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d031      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a27      	ldr	r2, [pc, #156]	; (8002dd0 <HAL_DMA_Abort+0x24c>)
 8002d34:	4293      	cmp	r3, r2
 8002d36:	d02c      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4a25      	ldr	r2, [pc, #148]	; (8002dd4 <HAL_DMA_Abort+0x250>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d027      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a24      	ldr	r2, [pc, #144]	; (8002dd8 <HAL_DMA_Abort+0x254>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	d022      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a22      	ldr	r2, [pc, #136]	; (8002ddc <HAL_DMA_Abort+0x258>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d01d      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a21      	ldr	r2, [pc, #132]	; (8002de0 <HAL_DMA_Abort+0x25c>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d018      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a1f      	ldr	r2, [pc, #124]	; (8002de4 <HAL_DMA_Abort+0x260>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d013      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a1e      	ldr	r2, [pc, #120]	; (8002de8 <HAL_DMA_Abort+0x264>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d00e      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a1c      	ldr	r2, [pc, #112]	; (8002dec <HAL_DMA_Abort+0x268>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d009      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a1b      	ldr	r2, [pc, #108]	; (8002df0 <HAL_DMA_Abort+0x26c>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d004      	beq.n	8002d92 <HAL_DMA_Abort+0x20e>
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a19      	ldr	r2, [pc, #100]	; (8002df4 <HAL_DMA_Abort+0x270>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d132      	bne.n	8002df8 <HAL_DMA_Abort+0x274>
 8002d92:	2301      	movs	r3, #1
 8002d94:	e031      	b.n	8002dfa <HAL_DMA_Abort+0x276>
 8002d96:	bf00      	nop
 8002d98:	40020010 	.word	0x40020010
 8002d9c:	40020028 	.word	0x40020028
 8002da0:	40020040 	.word	0x40020040
 8002da4:	40020058 	.word	0x40020058
 8002da8:	40020070 	.word	0x40020070
 8002dac:	40020088 	.word	0x40020088
 8002db0:	400200a0 	.word	0x400200a0
 8002db4:	400200b8 	.word	0x400200b8
 8002db8:	40020410 	.word	0x40020410
 8002dbc:	40020428 	.word	0x40020428
 8002dc0:	40020440 	.word	0x40020440
 8002dc4:	40020458 	.word	0x40020458
 8002dc8:	40020470 	.word	0x40020470
 8002dcc:	40020488 	.word	0x40020488
 8002dd0:	400204a0 	.word	0x400204a0
 8002dd4:	400204b8 	.word	0x400204b8
 8002dd8:	58025408 	.word	0x58025408
 8002ddc:	5802541c 	.word	0x5802541c
 8002de0:	58025430 	.word	0x58025430
 8002de4:	58025444 	.word	0x58025444
 8002de8:	58025458 	.word	0x58025458
 8002dec:	5802546c 	.word	0x5802546c
 8002df0:	58025480 	.word	0x58025480
 8002df4:	58025494 	.word	0x58025494
 8002df8:	2300      	movs	r3, #0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d007      	beq.n	8002e0e <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a6d      	ldr	r2, [pc, #436]	; (8002fc8 <HAL_DMA_Abort+0x444>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d04a      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a6b      	ldr	r2, [pc, #428]	; (8002fcc <HAL_DMA_Abort+0x448>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d045      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a6a      	ldr	r2, [pc, #424]	; (8002fd0 <HAL_DMA_Abort+0x44c>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d040      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a68      	ldr	r2, [pc, #416]	; (8002fd4 <HAL_DMA_Abort+0x450>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d03b      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a67      	ldr	r2, [pc, #412]	; (8002fd8 <HAL_DMA_Abort+0x454>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d036      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a65      	ldr	r2, [pc, #404]	; (8002fdc <HAL_DMA_Abort+0x458>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d031      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a64      	ldr	r2, [pc, #400]	; (8002fe0 <HAL_DMA_Abort+0x45c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d02c      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a62      	ldr	r2, [pc, #392]	; (8002fe4 <HAL_DMA_Abort+0x460>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d027      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a61      	ldr	r2, [pc, #388]	; (8002fe8 <HAL_DMA_Abort+0x464>)
 8002e64:	4293      	cmp	r3, r2
 8002e66:	d022      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a5f      	ldr	r2, [pc, #380]	; (8002fec <HAL_DMA_Abort+0x468>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d01d      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a5e      	ldr	r2, [pc, #376]	; (8002ff0 <HAL_DMA_Abort+0x46c>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d018      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a5c      	ldr	r2, [pc, #368]	; (8002ff4 <HAL_DMA_Abort+0x470>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d013      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a5b      	ldr	r2, [pc, #364]	; (8002ff8 <HAL_DMA_Abort+0x474>)
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d00e      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a59      	ldr	r2, [pc, #356]	; (8002ffc <HAL_DMA_Abort+0x478>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d009      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a58      	ldr	r2, [pc, #352]	; (8003000 <HAL_DMA_Abort+0x47c>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d004      	beq.n	8002eae <HAL_DMA_Abort+0x32a>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a56      	ldr	r2, [pc, #344]	; (8003004 <HAL_DMA_Abort+0x480>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d108      	bne.n	8002ec0 <HAL_DMA_Abort+0x33c>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f022 0201 	bic.w	r2, r2, #1
 8002ebc:	601a      	str	r2, [r3, #0]
 8002ebe:	e007      	b.n	8002ed0 <HAL_DMA_Abort+0x34c>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f022 0201 	bic.w	r2, r2, #1
 8002ece:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002ed0:	e013      	b.n	8002efa <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ed2:	f7fe ff31 	bl	8001d38 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	2b05      	cmp	r3, #5
 8002ede:	d90c      	bls.n	8002efa <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2220      	movs	r2, #32
 8002ee4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2203      	movs	r2, #3
 8002ef2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e12d      	b.n	8003156 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d1e5      	bne.n	8002ed2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a2f      	ldr	r2, [pc, #188]	; (8002fc8 <HAL_DMA_Abort+0x444>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d04a      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a2d      	ldr	r2, [pc, #180]	; (8002fcc <HAL_DMA_Abort+0x448>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d045      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a2c      	ldr	r2, [pc, #176]	; (8002fd0 <HAL_DMA_Abort+0x44c>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d040      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a2a      	ldr	r2, [pc, #168]	; (8002fd4 <HAL_DMA_Abort+0x450>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d03b      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a29      	ldr	r2, [pc, #164]	; (8002fd8 <HAL_DMA_Abort+0x454>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d036      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a27      	ldr	r2, [pc, #156]	; (8002fdc <HAL_DMA_Abort+0x458>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d031      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a26      	ldr	r2, [pc, #152]	; (8002fe0 <HAL_DMA_Abort+0x45c>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d02c      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a24      	ldr	r2, [pc, #144]	; (8002fe4 <HAL_DMA_Abort+0x460>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d027      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a23      	ldr	r2, [pc, #140]	; (8002fe8 <HAL_DMA_Abort+0x464>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d022      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a21      	ldr	r2, [pc, #132]	; (8002fec <HAL_DMA_Abort+0x468>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d01d      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a20      	ldr	r2, [pc, #128]	; (8002ff0 <HAL_DMA_Abort+0x46c>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d018      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a1e      	ldr	r2, [pc, #120]	; (8002ff4 <HAL_DMA_Abort+0x470>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d013      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a1d      	ldr	r2, [pc, #116]	; (8002ff8 <HAL_DMA_Abort+0x474>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d00e      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a1b      	ldr	r2, [pc, #108]	; (8002ffc <HAL_DMA_Abort+0x478>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d009      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a1a      	ldr	r2, [pc, #104]	; (8003000 <HAL_DMA_Abort+0x47c>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d004      	beq.n	8002fa6 <HAL_DMA_Abort+0x422>
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a18      	ldr	r2, [pc, #96]	; (8003004 <HAL_DMA_Abort+0x480>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d101      	bne.n	8002faa <HAL_DMA_Abort+0x426>
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e000      	b.n	8002fac <HAL_DMA_Abort+0x428>
 8002faa:	2300      	movs	r3, #0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d02b      	beq.n	8003008 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fb4:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fba:	f003 031f 	and.w	r3, r3, #31
 8002fbe:	223f      	movs	r2, #63	; 0x3f
 8002fc0:	409a      	lsls	r2, r3
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	609a      	str	r2, [r3, #8]
 8002fc6:	e02a      	b.n	800301e <HAL_DMA_Abort+0x49a>
 8002fc8:	40020010 	.word	0x40020010
 8002fcc:	40020028 	.word	0x40020028
 8002fd0:	40020040 	.word	0x40020040
 8002fd4:	40020058 	.word	0x40020058
 8002fd8:	40020070 	.word	0x40020070
 8002fdc:	40020088 	.word	0x40020088
 8002fe0:	400200a0 	.word	0x400200a0
 8002fe4:	400200b8 	.word	0x400200b8
 8002fe8:	40020410 	.word	0x40020410
 8002fec:	40020428 	.word	0x40020428
 8002ff0:	40020440 	.word	0x40020440
 8002ff4:	40020458 	.word	0x40020458
 8002ff8:	40020470 	.word	0x40020470
 8002ffc:	40020488 	.word	0x40020488
 8003000:	400204a0 	.word	0x400204a0
 8003004:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800300c:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003012:	f003 031f 	and.w	r3, r3, #31
 8003016:	2201      	movs	r2, #1
 8003018:	409a      	lsls	r2, r3
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a4f      	ldr	r2, [pc, #316]	; (8003160 <HAL_DMA_Abort+0x5dc>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d072      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a4d      	ldr	r2, [pc, #308]	; (8003164 <HAL_DMA_Abort+0x5e0>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d06d      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a4c      	ldr	r2, [pc, #304]	; (8003168 <HAL_DMA_Abort+0x5e4>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d068      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a4a      	ldr	r2, [pc, #296]	; (800316c <HAL_DMA_Abort+0x5e8>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d063      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a49      	ldr	r2, [pc, #292]	; (8003170 <HAL_DMA_Abort+0x5ec>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d05e      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a47      	ldr	r2, [pc, #284]	; (8003174 <HAL_DMA_Abort+0x5f0>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d059      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a46      	ldr	r2, [pc, #280]	; (8003178 <HAL_DMA_Abort+0x5f4>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d054      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a44      	ldr	r2, [pc, #272]	; (800317c <HAL_DMA_Abort+0x5f8>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d04f      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a43      	ldr	r2, [pc, #268]	; (8003180 <HAL_DMA_Abort+0x5fc>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d04a      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a41      	ldr	r2, [pc, #260]	; (8003184 <HAL_DMA_Abort+0x600>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d045      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a40      	ldr	r2, [pc, #256]	; (8003188 <HAL_DMA_Abort+0x604>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d040      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a3e      	ldr	r2, [pc, #248]	; (800318c <HAL_DMA_Abort+0x608>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d03b      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a3d      	ldr	r2, [pc, #244]	; (8003190 <HAL_DMA_Abort+0x60c>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d036      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a3b      	ldr	r2, [pc, #236]	; (8003194 <HAL_DMA_Abort+0x610>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d031      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a3a      	ldr	r2, [pc, #232]	; (8003198 <HAL_DMA_Abort+0x614>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d02c      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a38      	ldr	r2, [pc, #224]	; (800319c <HAL_DMA_Abort+0x618>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d027      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a37      	ldr	r2, [pc, #220]	; (80031a0 <HAL_DMA_Abort+0x61c>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d022      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a35      	ldr	r2, [pc, #212]	; (80031a4 <HAL_DMA_Abort+0x620>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d01d      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a34      	ldr	r2, [pc, #208]	; (80031a8 <HAL_DMA_Abort+0x624>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d018      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a32      	ldr	r2, [pc, #200]	; (80031ac <HAL_DMA_Abort+0x628>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d013      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a31      	ldr	r2, [pc, #196]	; (80031b0 <HAL_DMA_Abort+0x62c>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d00e      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a2f      	ldr	r2, [pc, #188]	; (80031b4 <HAL_DMA_Abort+0x630>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d009      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a2e      	ldr	r2, [pc, #184]	; (80031b8 <HAL_DMA_Abort+0x634>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d004      	beq.n	800310e <HAL_DMA_Abort+0x58a>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a2c      	ldr	r2, [pc, #176]	; (80031bc <HAL_DMA_Abort+0x638>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d101      	bne.n	8003112 <HAL_DMA_Abort+0x58e>
 800310e:	2301      	movs	r3, #1
 8003110:	e000      	b.n	8003114 <HAL_DMA_Abort+0x590>
 8003112:	2300      	movs	r3, #0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d015      	beq.n	8003144 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003120:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003126:	2b00      	cmp	r3, #0
 8003128:	d00c      	beq.n	8003144 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003134:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003138:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800313e:	687a      	ldr	r2, [r7, #4]
 8003140:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003142:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2201      	movs	r2, #1
 8003150:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 8003154:	2300      	movs	r3, #0
}
 8003156:	4618      	mov	r0, r3
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop
 8003160:	40020010 	.word	0x40020010
 8003164:	40020028 	.word	0x40020028
 8003168:	40020040 	.word	0x40020040
 800316c:	40020058 	.word	0x40020058
 8003170:	40020070 	.word	0x40020070
 8003174:	40020088 	.word	0x40020088
 8003178:	400200a0 	.word	0x400200a0
 800317c:	400200b8 	.word	0x400200b8
 8003180:	40020410 	.word	0x40020410
 8003184:	40020428 	.word	0x40020428
 8003188:	40020440 	.word	0x40020440
 800318c:	40020458 	.word	0x40020458
 8003190:	40020470 	.word	0x40020470
 8003194:	40020488 	.word	0x40020488
 8003198:	400204a0 	.word	0x400204a0
 800319c:	400204b8 	.word	0x400204b8
 80031a0:	58025408 	.word	0x58025408
 80031a4:	5802541c 	.word	0x5802541c
 80031a8:	58025430 	.word	0x58025430
 80031ac:	58025444 	.word	0x58025444
 80031b0:	58025458 	.word	0x58025458
 80031b4:	5802546c 	.word	0x5802546c
 80031b8:	58025480 	.word	0x58025480
 80031bc:	58025494 	.word	0x58025494

080031c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e237      	b.n	8003642 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d004      	beq.n	80031e8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2280      	movs	r2, #128	; 0x80
 80031e2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	e22c      	b.n	8003642 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a5c      	ldr	r2, [pc, #368]	; (8003360 <HAL_DMA_Abort_IT+0x1a0>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d04a      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a5b      	ldr	r2, [pc, #364]	; (8003364 <HAL_DMA_Abort_IT+0x1a4>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d045      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a59      	ldr	r2, [pc, #356]	; (8003368 <HAL_DMA_Abort_IT+0x1a8>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d040      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a58      	ldr	r2, [pc, #352]	; (800336c <HAL_DMA_Abort_IT+0x1ac>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d03b      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a56      	ldr	r2, [pc, #344]	; (8003370 <HAL_DMA_Abort_IT+0x1b0>)
 8003216:	4293      	cmp	r3, r2
 8003218:	d036      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a55      	ldr	r2, [pc, #340]	; (8003374 <HAL_DMA_Abort_IT+0x1b4>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d031      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a53      	ldr	r2, [pc, #332]	; (8003378 <HAL_DMA_Abort_IT+0x1b8>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d02c      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a52      	ldr	r2, [pc, #328]	; (800337c <HAL_DMA_Abort_IT+0x1bc>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d027      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a50      	ldr	r2, [pc, #320]	; (8003380 <HAL_DMA_Abort_IT+0x1c0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d022      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a4f      	ldr	r2, [pc, #316]	; (8003384 <HAL_DMA_Abort_IT+0x1c4>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d01d      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a4d      	ldr	r2, [pc, #308]	; (8003388 <HAL_DMA_Abort_IT+0x1c8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d018      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a4c      	ldr	r2, [pc, #304]	; (800338c <HAL_DMA_Abort_IT+0x1cc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d013      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a4a      	ldr	r2, [pc, #296]	; (8003390 <HAL_DMA_Abort_IT+0x1d0>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d00e      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a49      	ldr	r2, [pc, #292]	; (8003394 <HAL_DMA_Abort_IT+0x1d4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d009      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a47      	ldr	r2, [pc, #284]	; (8003398 <HAL_DMA_Abort_IT+0x1d8>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d004      	beq.n	8003288 <HAL_DMA_Abort_IT+0xc8>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a46      	ldr	r2, [pc, #280]	; (800339c <HAL_DMA_Abort_IT+0x1dc>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d101      	bne.n	800328c <HAL_DMA_Abort_IT+0xcc>
 8003288:	2301      	movs	r3, #1
 800328a:	e000      	b.n	800328e <HAL_DMA_Abort_IT+0xce>
 800328c:	2300      	movs	r3, #0
 800328e:	2b00      	cmp	r3, #0
 8003290:	f000 8086 	beq.w	80033a0 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2204      	movs	r2, #4
 8003298:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a2f      	ldr	r2, [pc, #188]	; (8003360 <HAL_DMA_Abort_IT+0x1a0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d04a      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a2e      	ldr	r2, [pc, #184]	; (8003364 <HAL_DMA_Abort_IT+0x1a4>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d045      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a2c      	ldr	r2, [pc, #176]	; (8003368 <HAL_DMA_Abort_IT+0x1a8>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d040      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a2b      	ldr	r2, [pc, #172]	; (800336c <HAL_DMA_Abort_IT+0x1ac>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d03b      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a29      	ldr	r2, [pc, #164]	; (8003370 <HAL_DMA_Abort_IT+0x1b0>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d036      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4a28      	ldr	r2, [pc, #160]	; (8003374 <HAL_DMA_Abort_IT+0x1b4>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d031      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a26      	ldr	r2, [pc, #152]	; (8003378 <HAL_DMA_Abort_IT+0x1b8>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d02c      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a25      	ldr	r2, [pc, #148]	; (800337c <HAL_DMA_Abort_IT+0x1bc>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d027      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a23      	ldr	r2, [pc, #140]	; (8003380 <HAL_DMA_Abort_IT+0x1c0>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d022      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a22      	ldr	r2, [pc, #136]	; (8003384 <HAL_DMA_Abort_IT+0x1c4>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d01d      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a20      	ldr	r2, [pc, #128]	; (8003388 <HAL_DMA_Abort_IT+0x1c8>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d018      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a1f      	ldr	r2, [pc, #124]	; (800338c <HAL_DMA_Abort_IT+0x1cc>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d013      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a1d      	ldr	r2, [pc, #116]	; (8003390 <HAL_DMA_Abort_IT+0x1d0>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d00e      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a1c      	ldr	r2, [pc, #112]	; (8003394 <HAL_DMA_Abort_IT+0x1d4>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d009      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a1a      	ldr	r2, [pc, #104]	; (8003398 <HAL_DMA_Abort_IT+0x1d8>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d004      	beq.n	800333c <HAL_DMA_Abort_IT+0x17c>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a19      	ldr	r2, [pc, #100]	; (800339c <HAL_DMA_Abort_IT+0x1dc>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d108      	bne.n	800334e <HAL_DMA_Abort_IT+0x18e>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 0201 	bic.w	r2, r2, #1
 800334a:	601a      	str	r2, [r3, #0]
 800334c:	e178      	b.n	8003640 <HAL_DMA_Abort_IT+0x480>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0201 	bic.w	r2, r2, #1
 800335c:	601a      	str	r2, [r3, #0]
 800335e:	e16f      	b.n	8003640 <HAL_DMA_Abort_IT+0x480>
 8003360:	40020010 	.word	0x40020010
 8003364:	40020028 	.word	0x40020028
 8003368:	40020040 	.word	0x40020040
 800336c:	40020058 	.word	0x40020058
 8003370:	40020070 	.word	0x40020070
 8003374:	40020088 	.word	0x40020088
 8003378:	400200a0 	.word	0x400200a0
 800337c:	400200b8 	.word	0x400200b8
 8003380:	40020410 	.word	0x40020410
 8003384:	40020428 	.word	0x40020428
 8003388:	40020440 	.word	0x40020440
 800338c:	40020458 	.word	0x40020458
 8003390:	40020470 	.word	0x40020470
 8003394:	40020488 	.word	0x40020488
 8003398:	400204a0 	.word	0x400204a0
 800339c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	681a      	ldr	r2, [r3, #0]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 020e 	bic.w	r2, r2, #14
 80033ae:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a6c      	ldr	r2, [pc, #432]	; (8003568 <HAL_DMA_Abort_IT+0x3a8>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d04a      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a6b      	ldr	r2, [pc, #428]	; (800356c <HAL_DMA_Abort_IT+0x3ac>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d045      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a69      	ldr	r2, [pc, #420]	; (8003570 <HAL_DMA_Abort_IT+0x3b0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d040      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a68      	ldr	r2, [pc, #416]	; (8003574 <HAL_DMA_Abort_IT+0x3b4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d03b      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a66      	ldr	r2, [pc, #408]	; (8003578 <HAL_DMA_Abort_IT+0x3b8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d036      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a65      	ldr	r2, [pc, #404]	; (800357c <HAL_DMA_Abort_IT+0x3bc>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d031      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a63      	ldr	r2, [pc, #396]	; (8003580 <HAL_DMA_Abort_IT+0x3c0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d02c      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a62      	ldr	r2, [pc, #392]	; (8003584 <HAL_DMA_Abort_IT+0x3c4>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d027      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a60      	ldr	r2, [pc, #384]	; (8003588 <HAL_DMA_Abort_IT+0x3c8>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d022      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a5f      	ldr	r2, [pc, #380]	; (800358c <HAL_DMA_Abort_IT+0x3cc>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d01d      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a5d      	ldr	r2, [pc, #372]	; (8003590 <HAL_DMA_Abort_IT+0x3d0>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d018      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a5c      	ldr	r2, [pc, #368]	; (8003594 <HAL_DMA_Abort_IT+0x3d4>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d013      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a5a      	ldr	r2, [pc, #360]	; (8003598 <HAL_DMA_Abort_IT+0x3d8>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00e      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a59      	ldr	r2, [pc, #356]	; (800359c <HAL_DMA_Abort_IT+0x3dc>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d009      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a57      	ldr	r2, [pc, #348]	; (80035a0 <HAL_DMA_Abort_IT+0x3e0>)
 8003442:	4293      	cmp	r3, r2
 8003444:	d004      	beq.n	8003450 <HAL_DMA_Abort_IT+0x290>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a56      	ldr	r2, [pc, #344]	; (80035a4 <HAL_DMA_Abort_IT+0x3e4>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d108      	bne.n	8003462 <HAL_DMA_Abort_IT+0x2a2>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f022 0201 	bic.w	r2, r2, #1
 800345e:	601a      	str	r2, [r3, #0]
 8003460:	e007      	b.n	8003472 <HAL_DMA_Abort_IT+0x2b2>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0201 	bic.w	r2, r2, #1
 8003470:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a3c      	ldr	r2, [pc, #240]	; (8003568 <HAL_DMA_Abort_IT+0x3a8>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d072      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a3a      	ldr	r2, [pc, #232]	; (800356c <HAL_DMA_Abort_IT+0x3ac>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d06d      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a39      	ldr	r2, [pc, #228]	; (8003570 <HAL_DMA_Abort_IT+0x3b0>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d068      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a37      	ldr	r2, [pc, #220]	; (8003574 <HAL_DMA_Abort_IT+0x3b4>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d063      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a36      	ldr	r2, [pc, #216]	; (8003578 <HAL_DMA_Abort_IT+0x3b8>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d05e      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a34      	ldr	r2, [pc, #208]	; (800357c <HAL_DMA_Abort_IT+0x3bc>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d059      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a33      	ldr	r2, [pc, #204]	; (8003580 <HAL_DMA_Abort_IT+0x3c0>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d054      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a31      	ldr	r2, [pc, #196]	; (8003584 <HAL_DMA_Abort_IT+0x3c4>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d04f      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a30      	ldr	r2, [pc, #192]	; (8003588 <HAL_DMA_Abort_IT+0x3c8>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d04a      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a2e      	ldr	r2, [pc, #184]	; (800358c <HAL_DMA_Abort_IT+0x3cc>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d045      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a2d      	ldr	r2, [pc, #180]	; (8003590 <HAL_DMA_Abort_IT+0x3d0>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d040      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a2b      	ldr	r2, [pc, #172]	; (8003594 <HAL_DMA_Abort_IT+0x3d4>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d03b      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a2a      	ldr	r2, [pc, #168]	; (8003598 <HAL_DMA_Abort_IT+0x3d8>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d036      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a28      	ldr	r2, [pc, #160]	; (800359c <HAL_DMA_Abort_IT+0x3dc>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d031      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a27      	ldr	r2, [pc, #156]	; (80035a0 <HAL_DMA_Abort_IT+0x3e0>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d02c      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	4a25      	ldr	r2, [pc, #148]	; (80035a4 <HAL_DMA_Abort_IT+0x3e4>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d027      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a24      	ldr	r2, [pc, #144]	; (80035a8 <HAL_DMA_Abort_IT+0x3e8>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d022      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a22      	ldr	r2, [pc, #136]	; (80035ac <HAL_DMA_Abort_IT+0x3ec>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d01d      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a21      	ldr	r2, [pc, #132]	; (80035b0 <HAL_DMA_Abort_IT+0x3f0>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d018      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a1f      	ldr	r2, [pc, #124]	; (80035b4 <HAL_DMA_Abort_IT+0x3f4>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d013      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a1e      	ldr	r2, [pc, #120]	; (80035b8 <HAL_DMA_Abort_IT+0x3f8>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d00e      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a1c      	ldr	r2, [pc, #112]	; (80035bc <HAL_DMA_Abort_IT+0x3fc>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d009      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a1b      	ldr	r2, [pc, #108]	; (80035c0 <HAL_DMA_Abort_IT+0x400>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d004      	beq.n	8003562 <HAL_DMA_Abort_IT+0x3a2>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a19      	ldr	r2, [pc, #100]	; (80035c4 <HAL_DMA_Abort_IT+0x404>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d132      	bne.n	80035c8 <HAL_DMA_Abort_IT+0x408>
 8003562:	2301      	movs	r3, #1
 8003564:	e031      	b.n	80035ca <HAL_DMA_Abort_IT+0x40a>
 8003566:	bf00      	nop
 8003568:	40020010 	.word	0x40020010
 800356c:	40020028 	.word	0x40020028
 8003570:	40020040 	.word	0x40020040
 8003574:	40020058 	.word	0x40020058
 8003578:	40020070 	.word	0x40020070
 800357c:	40020088 	.word	0x40020088
 8003580:	400200a0 	.word	0x400200a0
 8003584:	400200b8 	.word	0x400200b8
 8003588:	40020410 	.word	0x40020410
 800358c:	40020428 	.word	0x40020428
 8003590:	40020440 	.word	0x40020440
 8003594:	40020458 	.word	0x40020458
 8003598:	40020470 	.word	0x40020470
 800359c:	40020488 	.word	0x40020488
 80035a0:	400204a0 	.word	0x400204a0
 80035a4:	400204b8 	.word	0x400204b8
 80035a8:	58025408 	.word	0x58025408
 80035ac:	5802541c 	.word	0x5802541c
 80035b0:	58025430 	.word	0x58025430
 80035b4:	58025444 	.word	0x58025444
 80035b8:	58025458 	.word	0x58025458
 80035bc:	5802546c 	.word	0x5802546c
 80035c0:	58025480 	.word	0x58025480
 80035c4:	58025494 	.word	0x58025494
 80035c8:	2300      	movs	r3, #0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d028      	beq.n	8003620 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80035dc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035e2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e8:	f003 031f 	and.w	r3, r3, #31
 80035ec:	2201      	movs	r2, #1
 80035ee:	409a      	lsls	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80035f8:	687a      	ldr	r2, [r7, #4]
 80035fa:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80035fc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003602:	2b00      	cmp	r3, #0
 8003604:	d00c      	beq.n	8003620 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003610:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003614:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800361e:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003634:	2b00      	cmp	r3, #0
 8003636:	d003      	beq.n	8003640 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3710      	adds	r7, #16
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop

0800364c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b08a      	sub	sp, #40	; 0x28
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003654:	2300      	movs	r3, #0
 8003656:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003658:	4b67      	ldr	r3, [pc, #412]	; (80037f8 <HAL_DMA_IRQHandler+0x1ac>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a67      	ldr	r2, [pc, #412]	; (80037fc <HAL_DMA_IRQHandler+0x1b0>)
 800365e:	fba2 2303 	umull	r2, r3, r2, r3
 8003662:	0a9b      	lsrs	r3, r3, #10
 8003664:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800366a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003670:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003672:	6a3b      	ldr	r3, [r7, #32]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4a5f      	ldr	r2, [pc, #380]	; (8003800 <HAL_DMA_IRQHandler+0x1b4>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d04a      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4a5d      	ldr	r2, [pc, #372]	; (8003804 <HAL_DMA_IRQHandler+0x1b8>)
 800368e:	4293      	cmp	r3, r2
 8003690:	d045      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a5c      	ldr	r2, [pc, #368]	; (8003808 <HAL_DMA_IRQHandler+0x1bc>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d040      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a5a      	ldr	r2, [pc, #360]	; (800380c <HAL_DMA_IRQHandler+0x1c0>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d03b      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a59      	ldr	r2, [pc, #356]	; (8003810 <HAL_DMA_IRQHandler+0x1c4>)
 80036ac:	4293      	cmp	r3, r2
 80036ae:	d036      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a57      	ldr	r2, [pc, #348]	; (8003814 <HAL_DMA_IRQHandler+0x1c8>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d031      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a56      	ldr	r2, [pc, #344]	; (8003818 <HAL_DMA_IRQHandler+0x1cc>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d02c      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a54      	ldr	r2, [pc, #336]	; (800381c <HAL_DMA_IRQHandler+0x1d0>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d027      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a53      	ldr	r2, [pc, #332]	; (8003820 <HAL_DMA_IRQHandler+0x1d4>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d022      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a51      	ldr	r2, [pc, #324]	; (8003824 <HAL_DMA_IRQHandler+0x1d8>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d01d      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a50      	ldr	r2, [pc, #320]	; (8003828 <HAL_DMA_IRQHandler+0x1dc>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d018      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a4e      	ldr	r2, [pc, #312]	; (800382c <HAL_DMA_IRQHandler+0x1e0>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d013      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a4d      	ldr	r2, [pc, #308]	; (8003830 <HAL_DMA_IRQHandler+0x1e4>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d00e      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a4b      	ldr	r2, [pc, #300]	; (8003834 <HAL_DMA_IRQHandler+0x1e8>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d009      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a4a      	ldr	r2, [pc, #296]	; (8003838 <HAL_DMA_IRQHandler+0x1ec>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d004      	beq.n	800371e <HAL_DMA_IRQHandler+0xd2>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a48      	ldr	r2, [pc, #288]	; (800383c <HAL_DMA_IRQHandler+0x1f0>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d101      	bne.n	8003722 <HAL_DMA_IRQHandler+0xd6>
 800371e:	2301      	movs	r3, #1
 8003720:	e000      	b.n	8003724 <HAL_DMA_IRQHandler+0xd8>
 8003722:	2300      	movs	r3, #0
 8003724:	2b00      	cmp	r3, #0
 8003726:	f000 842b 	beq.w	8003f80 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800372e:	f003 031f 	and.w	r3, r3, #31
 8003732:	2208      	movs	r2, #8
 8003734:	409a      	lsls	r2, r3
 8003736:	69bb      	ldr	r3, [r7, #24]
 8003738:	4013      	ands	r3, r2
 800373a:	2b00      	cmp	r3, #0
 800373c:	f000 80a2 	beq.w	8003884 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a2e      	ldr	r2, [pc, #184]	; (8003800 <HAL_DMA_IRQHandler+0x1b4>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d04a      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a2d      	ldr	r2, [pc, #180]	; (8003804 <HAL_DMA_IRQHandler+0x1b8>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d045      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a2b      	ldr	r2, [pc, #172]	; (8003808 <HAL_DMA_IRQHandler+0x1bc>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d040      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a2a      	ldr	r2, [pc, #168]	; (800380c <HAL_DMA_IRQHandler+0x1c0>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d03b      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a28      	ldr	r2, [pc, #160]	; (8003810 <HAL_DMA_IRQHandler+0x1c4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d036      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a27      	ldr	r2, [pc, #156]	; (8003814 <HAL_DMA_IRQHandler+0x1c8>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d031      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a25      	ldr	r2, [pc, #148]	; (8003818 <HAL_DMA_IRQHandler+0x1cc>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d02c      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a24      	ldr	r2, [pc, #144]	; (800381c <HAL_DMA_IRQHandler+0x1d0>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d027      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a22      	ldr	r2, [pc, #136]	; (8003820 <HAL_DMA_IRQHandler+0x1d4>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d022      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a21      	ldr	r2, [pc, #132]	; (8003824 <HAL_DMA_IRQHandler+0x1d8>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d01d      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a1f      	ldr	r2, [pc, #124]	; (8003828 <HAL_DMA_IRQHandler+0x1dc>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d018      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a1e      	ldr	r2, [pc, #120]	; (800382c <HAL_DMA_IRQHandler+0x1e0>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d013      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a1c      	ldr	r2, [pc, #112]	; (8003830 <HAL_DMA_IRQHandler+0x1e4>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d00e      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a1b      	ldr	r2, [pc, #108]	; (8003834 <HAL_DMA_IRQHandler+0x1e8>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d009      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a19      	ldr	r2, [pc, #100]	; (8003838 <HAL_DMA_IRQHandler+0x1ec>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d004      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x194>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a18      	ldr	r2, [pc, #96]	; (800383c <HAL_DMA_IRQHandler+0x1f0>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d12f      	bne.n	8003840 <HAL_DMA_IRQHandler+0x1f4>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	bf14      	ite	ne
 80037ee:	2301      	movne	r3, #1
 80037f0:	2300      	moveq	r3, #0
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	e02e      	b.n	8003854 <HAL_DMA_IRQHandler+0x208>
 80037f6:	bf00      	nop
 80037f8:	24000000 	.word	0x24000000
 80037fc:	1b4e81b5 	.word	0x1b4e81b5
 8003800:	40020010 	.word	0x40020010
 8003804:	40020028 	.word	0x40020028
 8003808:	40020040 	.word	0x40020040
 800380c:	40020058 	.word	0x40020058
 8003810:	40020070 	.word	0x40020070
 8003814:	40020088 	.word	0x40020088
 8003818:	400200a0 	.word	0x400200a0
 800381c:	400200b8 	.word	0x400200b8
 8003820:	40020410 	.word	0x40020410
 8003824:	40020428 	.word	0x40020428
 8003828:	40020440 	.word	0x40020440
 800382c:	40020458 	.word	0x40020458
 8003830:	40020470 	.word	0x40020470
 8003834:	40020488 	.word	0x40020488
 8003838:	400204a0 	.word	0x400204a0
 800383c:	400204b8 	.word	0x400204b8
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 0308 	and.w	r3, r3, #8
 800384a:	2b00      	cmp	r3, #0
 800384c:	bf14      	ite	ne
 800384e:	2301      	movne	r3, #1
 8003850:	2300      	moveq	r3, #0
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b00      	cmp	r3, #0
 8003856:	d015      	beq.n	8003884 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 0204 	bic.w	r2, r2, #4
 8003866:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386c:	f003 031f 	and.w	r3, r3, #31
 8003870:	2208      	movs	r2, #8
 8003872:	409a      	lsls	r2, r3
 8003874:	6a3b      	ldr	r3, [r7, #32]
 8003876:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800387c:	f043 0201 	orr.w	r2, r3, #1
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003888:	f003 031f 	and.w	r3, r3, #31
 800388c:	69ba      	ldr	r2, [r7, #24]
 800388e:	fa22 f303 	lsr.w	r3, r2, r3
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	d06e      	beq.n	8003978 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a69      	ldr	r2, [pc, #420]	; (8003a44 <HAL_DMA_IRQHandler+0x3f8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d04a      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a67      	ldr	r2, [pc, #412]	; (8003a48 <HAL_DMA_IRQHandler+0x3fc>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d045      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a66      	ldr	r2, [pc, #408]	; (8003a4c <HAL_DMA_IRQHandler+0x400>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d040      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a64      	ldr	r2, [pc, #400]	; (8003a50 <HAL_DMA_IRQHandler+0x404>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d03b      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	4a63      	ldr	r2, [pc, #396]	; (8003a54 <HAL_DMA_IRQHandler+0x408>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d036      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a61      	ldr	r2, [pc, #388]	; (8003a58 <HAL_DMA_IRQHandler+0x40c>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d031      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a60      	ldr	r2, [pc, #384]	; (8003a5c <HAL_DMA_IRQHandler+0x410>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d02c      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a5e      	ldr	r2, [pc, #376]	; (8003a60 <HAL_DMA_IRQHandler+0x414>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d027      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a5d      	ldr	r2, [pc, #372]	; (8003a64 <HAL_DMA_IRQHandler+0x418>)
 80038f0:	4293      	cmp	r3, r2
 80038f2:	d022      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a5b      	ldr	r2, [pc, #364]	; (8003a68 <HAL_DMA_IRQHandler+0x41c>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d01d      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a5a      	ldr	r2, [pc, #360]	; (8003a6c <HAL_DMA_IRQHandler+0x420>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d018      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a58      	ldr	r2, [pc, #352]	; (8003a70 <HAL_DMA_IRQHandler+0x424>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d013      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a57      	ldr	r2, [pc, #348]	; (8003a74 <HAL_DMA_IRQHandler+0x428>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d00e      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a55      	ldr	r2, [pc, #340]	; (8003a78 <HAL_DMA_IRQHandler+0x42c>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d009      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a54      	ldr	r2, [pc, #336]	; (8003a7c <HAL_DMA_IRQHandler+0x430>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d004      	beq.n	800393a <HAL_DMA_IRQHandler+0x2ee>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a52      	ldr	r2, [pc, #328]	; (8003a80 <HAL_DMA_IRQHandler+0x434>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d10a      	bne.n	8003950 <HAL_DMA_IRQHandler+0x304>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	695b      	ldr	r3, [r3, #20]
 8003940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003944:	2b00      	cmp	r3, #0
 8003946:	bf14      	ite	ne
 8003948:	2301      	movne	r3, #1
 800394a:	2300      	moveq	r3, #0
 800394c:	b2db      	uxtb	r3, r3
 800394e:	e003      	b.n	8003958 <HAL_DMA_IRQHandler+0x30c>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2300      	movs	r3, #0
 8003958:	2b00      	cmp	r3, #0
 800395a:	d00d      	beq.n	8003978 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003960:	f003 031f 	and.w	r3, r3, #31
 8003964:	2201      	movs	r2, #1
 8003966:	409a      	lsls	r2, r3
 8003968:	6a3b      	ldr	r3, [r7, #32]
 800396a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003970:	f043 0202 	orr.w	r2, r3, #2
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397c:	f003 031f 	and.w	r3, r3, #31
 8003980:	2204      	movs	r2, #4
 8003982:	409a      	lsls	r2, r3
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	4013      	ands	r3, r2
 8003988:	2b00      	cmp	r3, #0
 800398a:	f000 808f 	beq.w	8003aac <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a2c      	ldr	r2, [pc, #176]	; (8003a44 <HAL_DMA_IRQHandler+0x3f8>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d04a      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4a2a      	ldr	r2, [pc, #168]	; (8003a48 <HAL_DMA_IRQHandler+0x3fc>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d045      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a29      	ldr	r2, [pc, #164]	; (8003a4c <HAL_DMA_IRQHandler+0x400>)
 80039a8:	4293      	cmp	r3, r2
 80039aa:	d040      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a27      	ldr	r2, [pc, #156]	; (8003a50 <HAL_DMA_IRQHandler+0x404>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d03b      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a26      	ldr	r2, [pc, #152]	; (8003a54 <HAL_DMA_IRQHandler+0x408>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d036      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a24      	ldr	r2, [pc, #144]	; (8003a58 <HAL_DMA_IRQHandler+0x40c>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d031      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	4a23      	ldr	r2, [pc, #140]	; (8003a5c <HAL_DMA_IRQHandler+0x410>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d02c      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a21      	ldr	r2, [pc, #132]	; (8003a60 <HAL_DMA_IRQHandler+0x414>)
 80039da:	4293      	cmp	r3, r2
 80039dc:	d027      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a20      	ldr	r2, [pc, #128]	; (8003a64 <HAL_DMA_IRQHandler+0x418>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d022      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a1e      	ldr	r2, [pc, #120]	; (8003a68 <HAL_DMA_IRQHandler+0x41c>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d01d      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a1d      	ldr	r2, [pc, #116]	; (8003a6c <HAL_DMA_IRQHandler+0x420>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d018      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a1b      	ldr	r2, [pc, #108]	; (8003a70 <HAL_DMA_IRQHandler+0x424>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d013      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a1a      	ldr	r2, [pc, #104]	; (8003a74 <HAL_DMA_IRQHandler+0x428>)
 8003a0c:	4293      	cmp	r3, r2
 8003a0e:	d00e      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a18      	ldr	r2, [pc, #96]	; (8003a78 <HAL_DMA_IRQHandler+0x42c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d009      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a17      	ldr	r2, [pc, #92]	; (8003a7c <HAL_DMA_IRQHandler+0x430>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d004      	beq.n	8003a2e <HAL_DMA_IRQHandler+0x3e2>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a15      	ldr	r2, [pc, #84]	; (8003a80 <HAL_DMA_IRQHandler+0x434>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d12a      	bne.n	8003a84 <HAL_DMA_IRQHandler+0x438>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0302 	and.w	r3, r3, #2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	bf14      	ite	ne
 8003a3c:	2301      	movne	r3, #1
 8003a3e:	2300      	moveq	r3, #0
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	e023      	b.n	8003a8c <HAL_DMA_IRQHandler+0x440>
 8003a44:	40020010 	.word	0x40020010
 8003a48:	40020028 	.word	0x40020028
 8003a4c:	40020040 	.word	0x40020040
 8003a50:	40020058 	.word	0x40020058
 8003a54:	40020070 	.word	0x40020070
 8003a58:	40020088 	.word	0x40020088
 8003a5c:	400200a0 	.word	0x400200a0
 8003a60:	400200b8 	.word	0x400200b8
 8003a64:	40020410 	.word	0x40020410
 8003a68:	40020428 	.word	0x40020428
 8003a6c:	40020440 	.word	0x40020440
 8003a70:	40020458 	.word	0x40020458
 8003a74:	40020470 	.word	0x40020470
 8003a78:	40020488 	.word	0x40020488
 8003a7c:	400204a0 	.word	0x400204a0
 8003a80:	400204b8 	.word	0x400204b8
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00d      	beq.n	8003aac <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a94:	f003 031f 	and.w	r3, r3, #31
 8003a98:	2204      	movs	r2, #4
 8003a9a:	409a      	lsls	r2, r3
 8003a9c:	6a3b      	ldr	r3, [r7, #32]
 8003a9e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa4:	f043 0204 	orr.w	r2, r3, #4
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ab0:	f003 031f 	and.w	r3, r3, #31
 8003ab4:	2210      	movs	r2, #16
 8003ab6:	409a      	lsls	r2, r3
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	4013      	ands	r3, r2
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	f000 80a6 	beq.w	8003c0e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a85      	ldr	r2, [pc, #532]	; (8003cdc <HAL_DMA_IRQHandler+0x690>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d04a      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a83      	ldr	r2, [pc, #524]	; (8003ce0 <HAL_DMA_IRQHandler+0x694>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d045      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a82      	ldr	r2, [pc, #520]	; (8003ce4 <HAL_DMA_IRQHandler+0x698>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d040      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a80      	ldr	r2, [pc, #512]	; (8003ce8 <HAL_DMA_IRQHandler+0x69c>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d03b      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a7f      	ldr	r2, [pc, #508]	; (8003cec <HAL_DMA_IRQHandler+0x6a0>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d036      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a7d      	ldr	r2, [pc, #500]	; (8003cf0 <HAL_DMA_IRQHandler+0x6a4>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d031      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a7c      	ldr	r2, [pc, #496]	; (8003cf4 <HAL_DMA_IRQHandler+0x6a8>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d02c      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a7a      	ldr	r2, [pc, #488]	; (8003cf8 <HAL_DMA_IRQHandler+0x6ac>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d027      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a79      	ldr	r2, [pc, #484]	; (8003cfc <HAL_DMA_IRQHandler+0x6b0>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d022      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a77      	ldr	r2, [pc, #476]	; (8003d00 <HAL_DMA_IRQHandler+0x6b4>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d01d      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a76      	ldr	r2, [pc, #472]	; (8003d04 <HAL_DMA_IRQHandler+0x6b8>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d018      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a74      	ldr	r2, [pc, #464]	; (8003d08 <HAL_DMA_IRQHandler+0x6bc>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d013      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a73      	ldr	r2, [pc, #460]	; (8003d0c <HAL_DMA_IRQHandler+0x6c0>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d00e      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a71      	ldr	r2, [pc, #452]	; (8003d10 <HAL_DMA_IRQHandler+0x6c4>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d009      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a70      	ldr	r2, [pc, #448]	; (8003d14 <HAL_DMA_IRQHandler+0x6c8>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d004      	beq.n	8003b62 <HAL_DMA_IRQHandler+0x516>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a6e      	ldr	r2, [pc, #440]	; (8003d18 <HAL_DMA_IRQHandler+0x6cc>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d10a      	bne.n	8003b78 <HAL_DMA_IRQHandler+0x52c>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0308 	and.w	r3, r3, #8
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	bf14      	ite	ne
 8003b70:	2301      	movne	r3, #1
 8003b72:	2300      	moveq	r3, #0
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	e009      	b.n	8003b8c <HAL_DMA_IRQHandler+0x540>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 0304 	and.w	r3, r3, #4
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	bf14      	ite	ne
 8003b86:	2301      	movne	r3, #1
 8003b88:	2300      	moveq	r3, #0
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d03e      	beq.n	8003c0e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b94:	f003 031f 	and.w	r3, r3, #31
 8003b98:	2210      	movs	r2, #16
 8003b9a:	409a      	lsls	r2, r3
 8003b9c:	6a3b      	ldr	r3, [r7, #32]
 8003b9e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d018      	beq.n	8003be0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d108      	bne.n	8003bce <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d024      	beq.n	8003c0e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	4798      	blx	r3
 8003bcc:	e01f      	b.n	8003c0e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d01b      	beq.n	8003c0e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	4798      	blx	r3
 8003bde:	e016      	b.n	8003c0e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d107      	bne.n	8003bfe <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f022 0208 	bic.w	r2, r2, #8
 8003bfc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d003      	beq.n	8003c0e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c12:	f003 031f 	and.w	r3, r3, #31
 8003c16:	2220      	movs	r2, #32
 8003c18:	409a      	lsls	r2, r3
 8003c1a:	69bb      	ldr	r3, [r7, #24]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f000 8110 	beq.w	8003e44 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a2c      	ldr	r2, [pc, #176]	; (8003cdc <HAL_DMA_IRQHandler+0x690>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d04a      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a2b      	ldr	r2, [pc, #172]	; (8003ce0 <HAL_DMA_IRQHandler+0x694>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d045      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a29      	ldr	r2, [pc, #164]	; (8003ce4 <HAL_DMA_IRQHandler+0x698>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d040      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a28      	ldr	r2, [pc, #160]	; (8003ce8 <HAL_DMA_IRQHandler+0x69c>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d03b      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a26      	ldr	r2, [pc, #152]	; (8003cec <HAL_DMA_IRQHandler+0x6a0>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d036      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a25      	ldr	r2, [pc, #148]	; (8003cf0 <HAL_DMA_IRQHandler+0x6a4>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d031      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a23      	ldr	r2, [pc, #140]	; (8003cf4 <HAL_DMA_IRQHandler+0x6a8>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d02c      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a22      	ldr	r2, [pc, #136]	; (8003cf8 <HAL_DMA_IRQHandler+0x6ac>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d027      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a20      	ldr	r2, [pc, #128]	; (8003cfc <HAL_DMA_IRQHandler+0x6b0>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d022      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a1f      	ldr	r2, [pc, #124]	; (8003d00 <HAL_DMA_IRQHandler+0x6b4>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d01d      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a1d      	ldr	r2, [pc, #116]	; (8003d04 <HAL_DMA_IRQHandler+0x6b8>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d018      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a1c      	ldr	r2, [pc, #112]	; (8003d08 <HAL_DMA_IRQHandler+0x6bc>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d013      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a1a      	ldr	r2, [pc, #104]	; (8003d0c <HAL_DMA_IRQHandler+0x6c0>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d00e      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a19      	ldr	r2, [pc, #100]	; (8003d10 <HAL_DMA_IRQHandler+0x6c4>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d009      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a17      	ldr	r2, [pc, #92]	; (8003d14 <HAL_DMA_IRQHandler+0x6c8>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d004      	beq.n	8003cc4 <HAL_DMA_IRQHandler+0x678>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a16      	ldr	r2, [pc, #88]	; (8003d18 <HAL_DMA_IRQHandler+0x6cc>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d12b      	bne.n	8003d1c <HAL_DMA_IRQHandler+0x6d0>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0310 	and.w	r3, r3, #16
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	bf14      	ite	ne
 8003cd2:	2301      	movne	r3, #1
 8003cd4:	2300      	moveq	r3, #0
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	e02a      	b.n	8003d30 <HAL_DMA_IRQHandler+0x6e4>
 8003cda:	bf00      	nop
 8003cdc:	40020010 	.word	0x40020010
 8003ce0:	40020028 	.word	0x40020028
 8003ce4:	40020040 	.word	0x40020040
 8003ce8:	40020058 	.word	0x40020058
 8003cec:	40020070 	.word	0x40020070
 8003cf0:	40020088 	.word	0x40020088
 8003cf4:	400200a0 	.word	0x400200a0
 8003cf8:	400200b8 	.word	0x400200b8
 8003cfc:	40020410 	.word	0x40020410
 8003d00:	40020428 	.word	0x40020428
 8003d04:	40020440 	.word	0x40020440
 8003d08:	40020458 	.word	0x40020458
 8003d0c:	40020470 	.word	0x40020470
 8003d10:	40020488 	.word	0x40020488
 8003d14:	400204a0 	.word	0x400204a0
 8003d18:	400204b8 	.word	0x400204b8
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0302 	and.w	r3, r3, #2
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	bf14      	ite	ne
 8003d2a:	2301      	movne	r3, #1
 8003d2c:	2300      	moveq	r3, #0
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 8087 	beq.w	8003e44 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d3a:	f003 031f 	and.w	r3, r3, #31
 8003d3e:	2220      	movs	r2, #32
 8003d40:	409a      	lsls	r2, r3
 8003d42:	6a3b      	ldr	r3, [r7, #32]
 8003d44:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b04      	cmp	r3, #4
 8003d50:	d139      	bne.n	8003dc6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	681a      	ldr	r2, [r3, #0]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f022 0216 	bic.w	r2, r2, #22
 8003d60:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	695a      	ldr	r2, [r3, #20]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d70:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d103      	bne.n	8003d82 <HAL_DMA_IRQHandler+0x736>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d007      	beq.n	8003d92 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f022 0208 	bic.w	r2, r2, #8
 8003d90:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d96:	f003 031f 	and.w	r3, r3, #31
 8003d9a:	223f      	movs	r2, #63	; 0x3f
 8003d9c:	409a      	lsls	r2, r3
 8003d9e:	6a3b      	ldr	r3, [r7, #32]
 8003da0:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2200      	movs	r2, #0
 8003da6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2201      	movs	r2, #1
 8003dae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f000 834a 	beq.w	8004450 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	4798      	blx	r3
          }
          return;
 8003dc4:	e344      	b.n	8004450 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d018      	beq.n	8003e06 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d108      	bne.n	8003df4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d02c      	beq.n	8003e44 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	4798      	blx	r3
 8003df2:	e027      	b.n	8003e44 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d023      	beq.n	8003e44 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	4798      	blx	r3
 8003e04:	e01e      	b.n	8003e44 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10f      	bne.n	8003e34 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f022 0210 	bic.w	r2, r2, #16
 8003e22:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d003      	beq.n	8003e44 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f000 8306 	beq.w	800445a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e52:	f003 0301 	and.w	r3, r3, #1
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 8088 	beq.w	8003f6c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2204      	movs	r2, #4
 8003e60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a7a      	ldr	r2, [pc, #488]	; (8004054 <HAL_DMA_IRQHandler+0xa08>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d04a      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a79      	ldr	r2, [pc, #484]	; (8004058 <HAL_DMA_IRQHandler+0xa0c>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d045      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a77      	ldr	r2, [pc, #476]	; (800405c <HAL_DMA_IRQHandler+0xa10>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d040      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4a76      	ldr	r2, [pc, #472]	; (8004060 <HAL_DMA_IRQHandler+0xa14>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d03b      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a74      	ldr	r2, [pc, #464]	; (8004064 <HAL_DMA_IRQHandler+0xa18>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d036      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a73      	ldr	r2, [pc, #460]	; (8004068 <HAL_DMA_IRQHandler+0xa1c>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d031      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a71      	ldr	r2, [pc, #452]	; (800406c <HAL_DMA_IRQHandler+0xa20>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d02c      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a70      	ldr	r2, [pc, #448]	; (8004070 <HAL_DMA_IRQHandler+0xa24>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d027      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a6e      	ldr	r2, [pc, #440]	; (8004074 <HAL_DMA_IRQHandler+0xa28>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d022      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a6d      	ldr	r2, [pc, #436]	; (8004078 <HAL_DMA_IRQHandler+0xa2c>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d01d      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a6b      	ldr	r2, [pc, #428]	; (800407c <HAL_DMA_IRQHandler+0xa30>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d018      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a6a      	ldr	r2, [pc, #424]	; (8004080 <HAL_DMA_IRQHandler+0xa34>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d013      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a68      	ldr	r2, [pc, #416]	; (8004084 <HAL_DMA_IRQHandler+0xa38>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d00e      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a67      	ldr	r2, [pc, #412]	; (8004088 <HAL_DMA_IRQHandler+0xa3c>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d009      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a65      	ldr	r2, [pc, #404]	; (800408c <HAL_DMA_IRQHandler+0xa40>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d004      	beq.n	8003f04 <HAL_DMA_IRQHandler+0x8b8>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a64      	ldr	r2, [pc, #400]	; (8004090 <HAL_DMA_IRQHandler+0xa44>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d108      	bne.n	8003f16 <HAL_DMA_IRQHandler+0x8ca>
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 0201 	bic.w	r2, r2, #1
 8003f12:	601a      	str	r2, [r3, #0]
 8003f14:	e007      	b.n	8003f26 <HAL_DMA_IRQHandler+0x8da>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f022 0201 	bic.w	r2, r2, #1
 8003f24:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	3301      	adds	r3, #1
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d307      	bcc.n	8003f42 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0301 	and.w	r3, r3, #1
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1f2      	bne.n	8003f26 <HAL_DMA_IRQHandler+0x8da>
 8003f40:	e000      	b.n	8003f44 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003f42:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d004      	beq.n	8003f64 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2203      	movs	r2, #3
 8003f5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003f62:	e003      	b.n	8003f6c <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	f000 8272 	beq.w	800445a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	4798      	blx	r3
 8003f7e:	e26c      	b.n	800445a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a43      	ldr	r2, [pc, #268]	; (8004094 <HAL_DMA_IRQHandler+0xa48>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d022      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x984>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a42      	ldr	r2, [pc, #264]	; (8004098 <HAL_DMA_IRQHandler+0xa4c>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d01d      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x984>
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4a40      	ldr	r2, [pc, #256]	; (800409c <HAL_DMA_IRQHandler+0xa50>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d018      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x984>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a3f      	ldr	r2, [pc, #252]	; (80040a0 <HAL_DMA_IRQHandler+0xa54>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d013      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x984>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a3d      	ldr	r2, [pc, #244]	; (80040a4 <HAL_DMA_IRQHandler+0xa58>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d00e      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x984>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a3c      	ldr	r2, [pc, #240]	; (80040a8 <HAL_DMA_IRQHandler+0xa5c>)
 8003fb8:	4293      	cmp	r3, r2
 8003fba:	d009      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x984>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a3a      	ldr	r2, [pc, #232]	; (80040ac <HAL_DMA_IRQHandler+0xa60>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d004      	beq.n	8003fd0 <HAL_DMA_IRQHandler+0x984>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a39      	ldr	r2, [pc, #228]	; (80040b0 <HAL_DMA_IRQHandler+0xa64>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d101      	bne.n	8003fd4 <HAL_DMA_IRQHandler+0x988>
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e000      	b.n	8003fd6 <HAL_DMA_IRQHandler+0x98a>
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	f000 823f 	beq.w	800445a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fe8:	f003 031f 	and.w	r3, r3, #31
 8003fec:	2204      	movs	r2, #4
 8003fee:	409a      	lsls	r2, r3
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	f000 80cd 	beq.w	8004194 <HAL_DMA_IRQHandler+0xb48>
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	f003 0304 	and.w	r3, r3, #4
 8004000:	2b00      	cmp	r3, #0
 8004002:	f000 80c7 	beq.w	8004194 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800400a:	f003 031f 	and.w	r3, r3, #31
 800400e:	2204      	movs	r2, #4
 8004010:	409a      	lsls	r2, r3
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d049      	beq.n	80040b4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d109      	bne.n	800403e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800402e:	2b00      	cmp	r3, #0
 8004030:	f000 8210 	beq.w	8004454 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004038:	6878      	ldr	r0, [r7, #4]
 800403a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800403c:	e20a      	b.n	8004454 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004042:	2b00      	cmp	r3, #0
 8004044:	f000 8206 	beq.w	8004454 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004050:	e200      	b.n	8004454 <HAL_DMA_IRQHandler+0xe08>
 8004052:	bf00      	nop
 8004054:	40020010 	.word	0x40020010
 8004058:	40020028 	.word	0x40020028
 800405c:	40020040 	.word	0x40020040
 8004060:	40020058 	.word	0x40020058
 8004064:	40020070 	.word	0x40020070
 8004068:	40020088 	.word	0x40020088
 800406c:	400200a0 	.word	0x400200a0
 8004070:	400200b8 	.word	0x400200b8
 8004074:	40020410 	.word	0x40020410
 8004078:	40020428 	.word	0x40020428
 800407c:	40020440 	.word	0x40020440
 8004080:	40020458 	.word	0x40020458
 8004084:	40020470 	.word	0x40020470
 8004088:	40020488 	.word	0x40020488
 800408c:	400204a0 	.word	0x400204a0
 8004090:	400204b8 	.word	0x400204b8
 8004094:	58025408 	.word	0x58025408
 8004098:	5802541c 	.word	0x5802541c
 800409c:	58025430 	.word	0x58025430
 80040a0:	58025444 	.word	0x58025444
 80040a4:	58025458 	.word	0x58025458
 80040a8:	5802546c 	.word	0x5802546c
 80040ac:	58025480 	.word	0x58025480
 80040b0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	f003 0320 	and.w	r3, r3, #32
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d160      	bne.n	8004180 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4a7f      	ldr	r2, [pc, #508]	; (80042c0 <HAL_DMA_IRQHandler+0xc74>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d04a      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a7d      	ldr	r2, [pc, #500]	; (80042c4 <HAL_DMA_IRQHandler+0xc78>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d045      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4a7c      	ldr	r2, [pc, #496]	; (80042c8 <HAL_DMA_IRQHandler+0xc7c>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d040      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a7a      	ldr	r2, [pc, #488]	; (80042cc <HAL_DMA_IRQHandler+0xc80>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d03b      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a79      	ldr	r2, [pc, #484]	; (80042d0 <HAL_DMA_IRQHandler+0xc84>)
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d036      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a77      	ldr	r2, [pc, #476]	; (80042d4 <HAL_DMA_IRQHandler+0xc88>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d031      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a76      	ldr	r2, [pc, #472]	; (80042d8 <HAL_DMA_IRQHandler+0xc8c>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d02c      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a74      	ldr	r2, [pc, #464]	; (80042dc <HAL_DMA_IRQHandler+0xc90>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d027      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a73      	ldr	r2, [pc, #460]	; (80042e0 <HAL_DMA_IRQHandler+0xc94>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d022      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a71      	ldr	r2, [pc, #452]	; (80042e4 <HAL_DMA_IRQHandler+0xc98>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d01d      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a70      	ldr	r2, [pc, #448]	; (80042e8 <HAL_DMA_IRQHandler+0xc9c>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d018      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a6e      	ldr	r2, [pc, #440]	; (80042ec <HAL_DMA_IRQHandler+0xca0>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d013      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a6d      	ldr	r2, [pc, #436]	; (80042f0 <HAL_DMA_IRQHandler+0xca4>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d00e      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a6b      	ldr	r2, [pc, #428]	; (80042f4 <HAL_DMA_IRQHandler+0xca8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d009      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a6a      	ldr	r2, [pc, #424]	; (80042f8 <HAL_DMA_IRQHandler+0xcac>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d004      	beq.n	800415e <HAL_DMA_IRQHandler+0xb12>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a68      	ldr	r2, [pc, #416]	; (80042fc <HAL_DMA_IRQHandler+0xcb0>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d108      	bne.n	8004170 <HAL_DMA_IRQHandler+0xb24>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f022 0208 	bic.w	r2, r2, #8
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	e007      	b.n	8004180 <HAL_DMA_IRQHandler+0xb34>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f022 0204 	bic.w	r2, r2, #4
 800417e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 8165 	beq.w	8004454 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004192:	e15f      	b.n	8004454 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004198:	f003 031f 	and.w	r3, r3, #31
 800419c:	2202      	movs	r2, #2
 800419e:	409a      	lsls	r2, r3
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	4013      	ands	r3, r2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f000 80c5 	beq.w	8004334 <HAL_DMA_IRQHandler+0xce8>
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	f003 0302 	and.w	r3, r3, #2
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f000 80bf 	beq.w	8004334 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041ba:	f003 031f 	and.w	r3, r3, #31
 80041be:	2202      	movs	r2, #2
 80041c0:	409a      	lsls	r2, r3
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041c6:	693b      	ldr	r3, [r7, #16]
 80041c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d018      	beq.n	8004202 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d109      	bne.n	80041ee <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f000 813a 	beq.w	8004458 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80041ec:	e134      	b.n	8004458 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	f000 8130 	beq.w	8004458 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004200:	e12a      	b.n	8004458 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	f003 0320 	and.w	r3, r3, #32
 8004208:	2b00      	cmp	r3, #0
 800420a:	f040 8089 	bne.w	8004320 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a2b      	ldr	r2, [pc, #172]	; (80042c0 <HAL_DMA_IRQHandler+0xc74>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d04a      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a29      	ldr	r2, [pc, #164]	; (80042c4 <HAL_DMA_IRQHandler+0xc78>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d045      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a28      	ldr	r2, [pc, #160]	; (80042c8 <HAL_DMA_IRQHandler+0xc7c>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d040      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a26      	ldr	r2, [pc, #152]	; (80042cc <HAL_DMA_IRQHandler+0xc80>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d03b      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a25      	ldr	r2, [pc, #148]	; (80042d0 <HAL_DMA_IRQHandler+0xc84>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d036      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a23      	ldr	r2, [pc, #140]	; (80042d4 <HAL_DMA_IRQHandler+0xc88>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d031      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a22      	ldr	r2, [pc, #136]	; (80042d8 <HAL_DMA_IRQHandler+0xc8c>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d02c      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a20      	ldr	r2, [pc, #128]	; (80042dc <HAL_DMA_IRQHandler+0xc90>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d027      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4a1f      	ldr	r2, [pc, #124]	; (80042e0 <HAL_DMA_IRQHandler+0xc94>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d022      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a1d      	ldr	r2, [pc, #116]	; (80042e4 <HAL_DMA_IRQHandler+0xc98>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d01d      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a1c      	ldr	r2, [pc, #112]	; (80042e8 <HAL_DMA_IRQHandler+0xc9c>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d018      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	4a1a      	ldr	r2, [pc, #104]	; (80042ec <HAL_DMA_IRQHandler+0xca0>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d013      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a19      	ldr	r2, [pc, #100]	; (80042f0 <HAL_DMA_IRQHandler+0xca4>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d00e      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a17      	ldr	r2, [pc, #92]	; (80042f4 <HAL_DMA_IRQHandler+0xca8>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d009      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a16      	ldr	r2, [pc, #88]	; (80042f8 <HAL_DMA_IRQHandler+0xcac>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d004      	beq.n	80042ae <HAL_DMA_IRQHandler+0xc62>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a14      	ldr	r2, [pc, #80]	; (80042fc <HAL_DMA_IRQHandler+0xcb0>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d128      	bne.n	8004300 <HAL_DMA_IRQHandler+0xcb4>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	681a      	ldr	r2, [r3, #0]
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f022 0214 	bic.w	r2, r2, #20
 80042bc:	601a      	str	r2, [r3, #0]
 80042be:	e027      	b.n	8004310 <HAL_DMA_IRQHandler+0xcc4>
 80042c0:	40020010 	.word	0x40020010
 80042c4:	40020028 	.word	0x40020028
 80042c8:	40020040 	.word	0x40020040
 80042cc:	40020058 	.word	0x40020058
 80042d0:	40020070 	.word	0x40020070
 80042d4:	40020088 	.word	0x40020088
 80042d8:	400200a0 	.word	0x400200a0
 80042dc:	400200b8 	.word	0x400200b8
 80042e0:	40020410 	.word	0x40020410
 80042e4:	40020428 	.word	0x40020428
 80042e8:	40020440 	.word	0x40020440
 80042ec:	40020458 	.word	0x40020458
 80042f0:	40020470 	.word	0x40020470
 80042f4:	40020488 	.word	0x40020488
 80042f8:	400204a0 	.word	0x400204a0
 80042fc:	400204b8 	.word	0x400204b8
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681a      	ldr	r2, [r3, #0]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f022 020a 	bic.w	r2, r2, #10
 800430e:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2201      	movs	r2, #1
 800431c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 8097 	beq.w	8004458 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004332:	e091      	b.n	8004458 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004338:	f003 031f 	and.w	r3, r3, #31
 800433c:	2208      	movs	r2, #8
 800433e:	409a      	lsls	r2, r3
 8004340:	697b      	ldr	r3, [r7, #20]
 8004342:	4013      	ands	r3, r2
 8004344:	2b00      	cmp	r3, #0
 8004346:	f000 8088 	beq.w	800445a <HAL_DMA_IRQHandler+0xe0e>
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	f003 0308 	and.w	r3, r3, #8
 8004350:	2b00      	cmp	r3, #0
 8004352:	f000 8082 	beq.w	800445a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a41      	ldr	r2, [pc, #260]	; (8004460 <HAL_DMA_IRQHandler+0xe14>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d04a      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a3f      	ldr	r2, [pc, #252]	; (8004464 <HAL_DMA_IRQHandler+0xe18>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d045      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a3e      	ldr	r2, [pc, #248]	; (8004468 <HAL_DMA_IRQHandler+0xe1c>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d040      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a3c      	ldr	r2, [pc, #240]	; (800446c <HAL_DMA_IRQHandler+0xe20>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d03b      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a3b      	ldr	r2, [pc, #236]	; (8004470 <HAL_DMA_IRQHandler+0xe24>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d036      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a39      	ldr	r2, [pc, #228]	; (8004474 <HAL_DMA_IRQHandler+0xe28>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d031      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a38      	ldr	r2, [pc, #224]	; (8004478 <HAL_DMA_IRQHandler+0xe2c>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d02c      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4a36      	ldr	r2, [pc, #216]	; (800447c <HAL_DMA_IRQHandler+0xe30>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d027      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a35      	ldr	r2, [pc, #212]	; (8004480 <HAL_DMA_IRQHandler+0xe34>)
 80043ac:	4293      	cmp	r3, r2
 80043ae:	d022      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a33      	ldr	r2, [pc, #204]	; (8004484 <HAL_DMA_IRQHandler+0xe38>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d01d      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a32      	ldr	r2, [pc, #200]	; (8004488 <HAL_DMA_IRQHandler+0xe3c>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d018      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a30      	ldr	r2, [pc, #192]	; (800448c <HAL_DMA_IRQHandler+0xe40>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d013      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a2f      	ldr	r2, [pc, #188]	; (8004490 <HAL_DMA_IRQHandler+0xe44>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d00e      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a2d      	ldr	r2, [pc, #180]	; (8004494 <HAL_DMA_IRQHandler+0xe48>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d009      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a2c      	ldr	r2, [pc, #176]	; (8004498 <HAL_DMA_IRQHandler+0xe4c>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d004      	beq.n	80043f6 <HAL_DMA_IRQHandler+0xdaa>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	4a2a      	ldr	r2, [pc, #168]	; (800449c <HAL_DMA_IRQHandler+0xe50>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d108      	bne.n	8004408 <HAL_DMA_IRQHandler+0xdbc>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	681a      	ldr	r2, [r3, #0]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f022 021c 	bic.w	r2, r2, #28
 8004404:	601a      	str	r2, [r3, #0]
 8004406:	e007      	b.n	8004418 <HAL_DMA_IRQHandler+0xdcc>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f022 020e 	bic.w	r2, r2, #14
 8004416:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800441c:	f003 031f 	and.w	r3, r3, #31
 8004420:	2201      	movs	r2, #1
 8004422:	409a      	lsls	r2, r3
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2201      	movs	r2, #1
 800442c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2200      	movs	r2, #0
 8004432:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2201      	movs	r2, #1
 800443a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004442:	2b00      	cmp	r3, #0
 8004444:	d009      	beq.n	800445a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	4798      	blx	r3
 800444e:	e004      	b.n	800445a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004450:	bf00      	nop
 8004452:	e002      	b.n	800445a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004454:	bf00      	nop
 8004456:	e000      	b.n	800445a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004458:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800445a:	3728      	adds	r7, #40	; 0x28
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	40020010 	.word	0x40020010
 8004464:	40020028 	.word	0x40020028
 8004468:	40020040 	.word	0x40020040
 800446c:	40020058 	.word	0x40020058
 8004470:	40020070 	.word	0x40020070
 8004474:	40020088 	.word	0x40020088
 8004478:	400200a0 	.word	0x400200a0
 800447c:	400200b8 	.word	0x400200b8
 8004480:	40020410 	.word	0x40020410
 8004484:	40020428 	.word	0x40020428
 8004488:	40020440 	.word	0x40020440
 800448c:	40020458 	.word	0x40020458
 8004490:	40020470 	.word	0x40020470
 8004494:	40020488 	.word	0x40020488
 8004498:	400204a0 	.word	0x400204a0
 800449c:	400204b8 	.word	0x400204b8

080044a0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b087      	sub	sp, #28
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]
 80044c4:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044ca:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044d0:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a7f      	ldr	r2, [pc, #508]	; (80046d4 <DMA_SetConfig+0x21c>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d072      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a7d      	ldr	r2, [pc, #500]	; (80046d8 <DMA_SetConfig+0x220>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d06d      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a7c      	ldr	r2, [pc, #496]	; (80046dc <DMA_SetConfig+0x224>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d068      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a7a      	ldr	r2, [pc, #488]	; (80046e0 <DMA_SetConfig+0x228>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d063      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a79      	ldr	r2, [pc, #484]	; (80046e4 <DMA_SetConfig+0x22c>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d05e      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a77      	ldr	r2, [pc, #476]	; (80046e8 <DMA_SetConfig+0x230>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d059      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a76      	ldr	r2, [pc, #472]	; (80046ec <DMA_SetConfig+0x234>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d054      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a74      	ldr	r2, [pc, #464]	; (80046f0 <DMA_SetConfig+0x238>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d04f      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a73      	ldr	r2, [pc, #460]	; (80046f4 <DMA_SetConfig+0x23c>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d04a      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a71      	ldr	r2, [pc, #452]	; (80046f8 <DMA_SetConfig+0x240>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d045      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a70      	ldr	r2, [pc, #448]	; (80046fc <DMA_SetConfig+0x244>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d040      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a6e      	ldr	r2, [pc, #440]	; (8004700 <DMA_SetConfig+0x248>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d03b      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a6d      	ldr	r2, [pc, #436]	; (8004704 <DMA_SetConfig+0x24c>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d036      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a6b      	ldr	r2, [pc, #428]	; (8004708 <DMA_SetConfig+0x250>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d031      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a6a      	ldr	r2, [pc, #424]	; (800470c <DMA_SetConfig+0x254>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d02c      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a68      	ldr	r2, [pc, #416]	; (8004710 <DMA_SetConfig+0x258>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d027      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a67      	ldr	r2, [pc, #412]	; (8004714 <DMA_SetConfig+0x25c>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d022      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a65      	ldr	r2, [pc, #404]	; (8004718 <DMA_SetConfig+0x260>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d01d      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a64      	ldr	r2, [pc, #400]	; (800471c <DMA_SetConfig+0x264>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d018      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a62      	ldr	r2, [pc, #392]	; (8004720 <DMA_SetConfig+0x268>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d013      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a61      	ldr	r2, [pc, #388]	; (8004724 <DMA_SetConfig+0x26c>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d00e      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a5f      	ldr	r2, [pc, #380]	; (8004728 <DMA_SetConfig+0x270>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d009      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a5e      	ldr	r2, [pc, #376]	; (800472c <DMA_SetConfig+0x274>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d004      	beq.n	80045c2 <DMA_SetConfig+0x10a>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a5c      	ldr	r2, [pc, #368]	; (8004730 <DMA_SetConfig+0x278>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d101      	bne.n	80045c6 <DMA_SetConfig+0x10e>
 80045c2:	2301      	movs	r3, #1
 80045c4:	e000      	b.n	80045c8 <DMA_SetConfig+0x110>
 80045c6:	2300      	movs	r3, #0
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d00d      	beq.n	80045e8 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045d0:	68fa      	ldr	r2, [r7, #12]
 80045d2:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80045d4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d004      	beq.n	80045e8 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e2:	68fa      	ldr	r2, [r7, #12]
 80045e4:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80045e6:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a39      	ldr	r2, [pc, #228]	; (80046d4 <DMA_SetConfig+0x21c>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d04a      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a38      	ldr	r2, [pc, #224]	; (80046d8 <DMA_SetConfig+0x220>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d045      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a36      	ldr	r2, [pc, #216]	; (80046dc <DMA_SetConfig+0x224>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d040      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a35      	ldr	r2, [pc, #212]	; (80046e0 <DMA_SetConfig+0x228>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d03b      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a33      	ldr	r2, [pc, #204]	; (80046e4 <DMA_SetConfig+0x22c>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d036      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a32      	ldr	r2, [pc, #200]	; (80046e8 <DMA_SetConfig+0x230>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d031      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a30      	ldr	r2, [pc, #192]	; (80046ec <DMA_SetConfig+0x234>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d02c      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a2f      	ldr	r2, [pc, #188]	; (80046f0 <DMA_SetConfig+0x238>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d027      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a2d      	ldr	r2, [pc, #180]	; (80046f4 <DMA_SetConfig+0x23c>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d022      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a2c      	ldr	r2, [pc, #176]	; (80046f8 <DMA_SetConfig+0x240>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d01d      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a2a      	ldr	r2, [pc, #168]	; (80046fc <DMA_SetConfig+0x244>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d018      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a29      	ldr	r2, [pc, #164]	; (8004700 <DMA_SetConfig+0x248>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d013      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a27      	ldr	r2, [pc, #156]	; (8004704 <DMA_SetConfig+0x24c>)
 8004666:	4293      	cmp	r3, r2
 8004668:	d00e      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4a26      	ldr	r2, [pc, #152]	; (8004708 <DMA_SetConfig+0x250>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d009      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a24      	ldr	r2, [pc, #144]	; (800470c <DMA_SetConfig+0x254>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d004      	beq.n	8004688 <DMA_SetConfig+0x1d0>
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a23      	ldr	r2, [pc, #140]	; (8004710 <DMA_SetConfig+0x258>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d101      	bne.n	800468c <DMA_SetConfig+0x1d4>
 8004688:	2301      	movs	r3, #1
 800468a:	e000      	b.n	800468e <DMA_SetConfig+0x1d6>
 800468c:	2300      	movs	r3, #0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d059      	beq.n	8004746 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004696:	f003 031f 	and.w	r3, r3, #31
 800469a:	223f      	movs	r2, #63	; 0x3f
 800469c:	409a      	lsls	r2, r3
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80046b0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	683a      	ldr	r2, [r7, #0]
 80046b8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	2b40      	cmp	r3, #64	; 0x40
 80046c0:	d138      	bne.n	8004734 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68ba      	ldr	r2, [r7, #8]
 80046d0:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80046d2:	e086      	b.n	80047e2 <DMA_SetConfig+0x32a>
 80046d4:	40020010 	.word	0x40020010
 80046d8:	40020028 	.word	0x40020028
 80046dc:	40020040 	.word	0x40020040
 80046e0:	40020058 	.word	0x40020058
 80046e4:	40020070 	.word	0x40020070
 80046e8:	40020088 	.word	0x40020088
 80046ec:	400200a0 	.word	0x400200a0
 80046f0:	400200b8 	.word	0x400200b8
 80046f4:	40020410 	.word	0x40020410
 80046f8:	40020428 	.word	0x40020428
 80046fc:	40020440 	.word	0x40020440
 8004700:	40020458 	.word	0x40020458
 8004704:	40020470 	.word	0x40020470
 8004708:	40020488 	.word	0x40020488
 800470c:	400204a0 	.word	0x400204a0
 8004710:	400204b8 	.word	0x400204b8
 8004714:	58025408 	.word	0x58025408
 8004718:	5802541c 	.word	0x5802541c
 800471c:	58025430 	.word	0x58025430
 8004720:	58025444 	.word	0x58025444
 8004724:	58025458 	.word	0x58025458
 8004728:	5802546c 	.word	0x5802546c
 800472c:	58025480 	.word	0x58025480
 8004730:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68ba      	ldr	r2, [r7, #8]
 800473a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	60da      	str	r2, [r3, #12]
}
 8004744:	e04d      	b.n	80047e2 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4a29      	ldr	r2, [pc, #164]	; (80047f0 <DMA_SetConfig+0x338>)
 800474c:	4293      	cmp	r3, r2
 800474e:	d022      	beq.n	8004796 <DMA_SetConfig+0x2de>
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a27      	ldr	r2, [pc, #156]	; (80047f4 <DMA_SetConfig+0x33c>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d01d      	beq.n	8004796 <DMA_SetConfig+0x2de>
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4a26      	ldr	r2, [pc, #152]	; (80047f8 <DMA_SetConfig+0x340>)
 8004760:	4293      	cmp	r3, r2
 8004762:	d018      	beq.n	8004796 <DMA_SetConfig+0x2de>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a24      	ldr	r2, [pc, #144]	; (80047fc <DMA_SetConfig+0x344>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d013      	beq.n	8004796 <DMA_SetConfig+0x2de>
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a23      	ldr	r2, [pc, #140]	; (8004800 <DMA_SetConfig+0x348>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d00e      	beq.n	8004796 <DMA_SetConfig+0x2de>
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a21      	ldr	r2, [pc, #132]	; (8004804 <DMA_SetConfig+0x34c>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d009      	beq.n	8004796 <DMA_SetConfig+0x2de>
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	4a20      	ldr	r2, [pc, #128]	; (8004808 <DMA_SetConfig+0x350>)
 8004788:	4293      	cmp	r3, r2
 800478a:	d004      	beq.n	8004796 <DMA_SetConfig+0x2de>
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a1e      	ldr	r2, [pc, #120]	; (800480c <DMA_SetConfig+0x354>)
 8004792:	4293      	cmp	r3, r2
 8004794:	d101      	bne.n	800479a <DMA_SetConfig+0x2e2>
 8004796:	2301      	movs	r3, #1
 8004798:	e000      	b.n	800479c <DMA_SetConfig+0x2e4>
 800479a:	2300      	movs	r3, #0
 800479c:	2b00      	cmp	r3, #0
 800479e:	d020      	beq.n	80047e2 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047a4:	f003 031f 	and.w	r3, r3, #31
 80047a8:	2201      	movs	r2, #1
 80047aa:	409a      	lsls	r2, r3
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	2b40      	cmp	r3, #64	; 0x40
 80047be:	d108      	bne.n	80047d2 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68ba      	ldr	r2, [r7, #8]
 80047ce:	60da      	str	r2, [r3, #12]
}
 80047d0:	e007      	b.n	80047e2 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	68ba      	ldr	r2, [r7, #8]
 80047d8:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	60da      	str	r2, [r3, #12]
}
 80047e2:	bf00      	nop
 80047e4:	371c      	adds	r7, #28
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
 80047ee:	bf00      	nop
 80047f0:	58025408 	.word	0x58025408
 80047f4:	5802541c 	.word	0x5802541c
 80047f8:	58025430 	.word	0x58025430
 80047fc:	58025444 	.word	0x58025444
 8004800:	58025458 	.word	0x58025458
 8004804:	5802546c 	.word	0x5802546c
 8004808:	58025480 	.word	0x58025480
 800480c:	58025494 	.word	0x58025494

08004810 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004810:	b480      	push	{r7}
 8004812:	b085      	sub	sp, #20
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a42      	ldr	r2, [pc, #264]	; (8004928 <DMA_CalcBaseAndBitshift+0x118>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d04a      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a41      	ldr	r2, [pc, #260]	; (800492c <DMA_CalcBaseAndBitshift+0x11c>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d045      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a3f      	ldr	r2, [pc, #252]	; (8004930 <DMA_CalcBaseAndBitshift+0x120>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d040      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a3e      	ldr	r2, [pc, #248]	; (8004934 <DMA_CalcBaseAndBitshift+0x124>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d03b      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a3c      	ldr	r2, [pc, #240]	; (8004938 <DMA_CalcBaseAndBitshift+0x128>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d036      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a3b      	ldr	r2, [pc, #236]	; (800493c <DMA_CalcBaseAndBitshift+0x12c>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d031      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a39      	ldr	r2, [pc, #228]	; (8004940 <DMA_CalcBaseAndBitshift+0x130>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d02c      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a38      	ldr	r2, [pc, #224]	; (8004944 <DMA_CalcBaseAndBitshift+0x134>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d027      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4a36      	ldr	r2, [pc, #216]	; (8004948 <DMA_CalcBaseAndBitshift+0x138>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d022      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a35      	ldr	r2, [pc, #212]	; (800494c <DMA_CalcBaseAndBitshift+0x13c>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d01d      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a33      	ldr	r2, [pc, #204]	; (8004950 <DMA_CalcBaseAndBitshift+0x140>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d018      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a32      	ldr	r2, [pc, #200]	; (8004954 <DMA_CalcBaseAndBitshift+0x144>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d013      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a30      	ldr	r2, [pc, #192]	; (8004958 <DMA_CalcBaseAndBitshift+0x148>)
 8004896:	4293      	cmp	r3, r2
 8004898:	d00e      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a2f      	ldr	r2, [pc, #188]	; (800495c <DMA_CalcBaseAndBitshift+0x14c>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d009      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a2d      	ldr	r2, [pc, #180]	; (8004960 <DMA_CalcBaseAndBitshift+0x150>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d004      	beq.n	80048b8 <DMA_CalcBaseAndBitshift+0xa8>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a2c      	ldr	r2, [pc, #176]	; (8004964 <DMA_CalcBaseAndBitshift+0x154>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d101      	bne.n	80048bc <DMA_CalcBaseAndBitshift+0xac>
 80048b8:	2301      	movs	r3, #1
 80048ba:	e000      	b.n	80048be <DMA_CalcBaseAndBitshift+0xae>
 80048bc:	2300      	movs	r3, #0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d024      	beq.n	800490c <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	3b10      	subs	r3, #16
 80048ca:	4a27      	ldr	r2, [pc, #156]	; (8004968 <DMA_CalcBaseAndBitshift+0x158>)
 80048cc:	fba2 2303 	umull	r2, r3, r2, r3
 80048d0:	091b      	lsrs	r3, r3, #4
 80048d2:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f003 0307 	and.w	r3, r3, #7
 80048da:	4a24      	ldr	r2, [pc, #144]	; (800496c <DMA_CalcBaseAndBitshift+0x15c>)
 80048dc:	5cd3      	ldrb	r3, [r2, r3]
 80048de:	461a      	mov	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2b03      	cmp	r3, #3
 80048e8:	d908      	bls.n	80048fc <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	461a      	mov	r2, r3
 80048f0:	4b1f      	ldr	r3, [pc, #124]	; (8004970 <DMA_CalcBaseAndBitshift+0x160>)
 80048f2:	4013      	ands	r3, r2
 80048f4:	1d1a      	adds	r2, r3, #4
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	659a      	str	r2, [r3, #88]	; 0x58
 80048fa:	e00d      	b.n	8004918 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	461a      	mov	r2, r3
 8004902:	4b1b      	ldr	r3, [pc, #108]	; (8004970 <DMA_CalcBaseAndBitshift+0x160>)
 8004904:	4013      	ands	r3, r2
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	6593      	str	r3, [r2, #88]	; 0x58
 800490a:	e005      	b.n	8004918 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800491c:	4618      	mov	r0, r3
 800491e:	3714      	adds	r7, #20
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr
 8004928:	40020010 	.word	0x40020010
 800492c:	40020028 	.word	0x40020028
 8004930:	40020040 	.word	0x40020040
 8004934:	40020058 	.word	0x40020058
 8004938:	40020070 	.word	0x40020070
 800493c:	40020088 	.word	0x40020088
 8004940:	400200a0 	.word	0x400200a0
 8004944:	400200b8 	.word	0x400200b8
 8004948:	40020410 	.word	0x40020410
 800494c:	40020428 	.word	0x40020428
 8004950:	40020440 	.word	0x40020440
 8004954:	40020458 	.word	0x40020458
 8004958:	40020470 	.word	0x40020470
 800495c:	40020488 	.word	0x40020488
 8004960:	400204a0 	.word	0x400204a0
 8004964:	400204b8 	.word	0x400204b8
 8004968:	aaaaaaab 	.word	0xaaaaaaab
 800496c:	0800b32c 	.word	0x0800b32c
 8004970:	fffffc00 	.word	0xfffffc00

08004974 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004974:	b480      	push	{r7}
 8004976:	b085      	sub	sp, #20
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800497c:	2300      	movs	r3, #0
 800497e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d120      	bne.n	80049ca <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800498c:	2b03      	cmp	r3, #3
 800498e:	d858      	bhi.n	8004a42 <DMA_CheckFifoParam+0xce>
 8004990:	a201      	add	r2, pc, #4	; (adr r2, 8004998 <DMA_CheckFifoParam+0x24>)
 8004992:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004996:	bf00      	nop
 8004998:	080049a9 	.word	0x080049a9
 800499c:	080049bb 	.word	0x080049bb
 80049a0:	080049a9 	.word	0x080049a9
 80049a4:	08004a43 	.word	0x08004a43
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d048      	beq.n	8004a46 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80049b8:	e045      	b.n	8004a46 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049be:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049c2:	d142      	bne.n	8004a4a <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80049c8:	e03f      	b.n	8004a4a <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	699b      	ldr	r3, [r3, #24]
 80049ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049d2:	d123      	bne.n	8004a1c <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049d8:	2b03      	cmp	r3, #3
 80049da:	d838      	bhi.n	8004a4e <DMA_CheckFifoParam+0xda>
 80049dc:	a201      	add	r2, pc, #4	; (adr r2, 80049e4 <DMA_CheckFifoParam+0x70>)
 80049de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e2:	bf00      	nop
 80049e4:	080049f5 	.word	0x080049f5
 80049e8:	080049fb 	.word	0x080049fb
 80049ec:	080049f5 	.word	0x080049f5
 80049f0:	08004a0d 	.word	0x08004a0d
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	73fb      	strb	r3, [r7, #15]
        break;
 80049f8:	e030      	b.n	8004a5c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d025      	beq.n	8004a52 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a0a:	e022      	b.n	8004a52 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a10:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a14:	d11f      	bne.n	8004a56 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004a1a:	e01c      	b.n	8004a56 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d902      	bls.n	8004a2a <DMA_CheckFifoParam+0xb6>
 8004a24:	2b03      	cmp	r3, #3
 8004a26:	d003      	beq.n	8004a30 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004a28:	e018      	b.n	8004a5c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	73fb      	strb	r3, [r7, #15]
        break;
 8004a2e:	e015      	b.n	8004a5c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d00e      	beq.n	8004a5a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	73fb      	strb	r3, [r7, #15]
    break;
 8004a40:	e00b      	b.n	8004a5a <DMA_CheckFifoParam+0xe6>
        break;
 8004a42:	bf00      	nop
 8004a44:	e00a      	b.n	8004a5c <DMA_CheckFifoParam+0xe8>
        break;
 8004a46:	bf00      	nop
 8004a48:	e008      	b.n	8004a5c <DMA_CheckFifoParam+0xe8>
        break;
 8004a4a:	bf00      	nop
 8004a4c:	e006      	b.n	8004a5c <DMA_CheckFifoParam+0xe8>
        break;
 8004a4e:	bf00      	nop
 8004a50:	e004      	b.n	8004a5c <DMA_CheckFifoParam+0xe8>
        break;
 8004a52:	bf00      	nop
 8004a54:	e002      	b.n	8004a5c <DMA_CheckFifoParam+0xe8>
        break;
 8004a56:	bf00      	nop
 8004a58:	e000      	b.n	8004a5c <DMA_CheckFifoParam+0xe8>
    break;
 8004a5a:	bf00      	nop
    }
  }

  return status;
 8004a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3714      	adds	r7, #20
 8004a62:	46bd      	mov	sp, r7
 8004a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop

08004a6c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4a38      	ldr	r2, [pc, #224]	; (8004b60 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d022      	beq.n	8004aca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a36      	ldr	r2, [pc, #216]	; (8004b64 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d01d      	beq.n	8004aca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a35      	ldr	r2, [pc, #212]	; (8004b68 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d018      	beq.n	8004aca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a33      	ldr	r2, [pc, #204]	; (8004b6c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d013      	beq.n	8004aca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a32      	ldr	r2, [pc, #200]	; (8004b70 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d00e      	beq.n	8004aca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a30      	ldr	r2, [pc, #192]	; (8004b74 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d009      	beq.n	8004aca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a2f      	ldr	r2, [pc, #188]	; (8004b78 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d004      	beq.n	8004aca <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a2d      	ldr	r2, [pc, #180]	; (8004b7c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d101      	bne.n	8004ace <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004aca:	2301      	movs	r3, #1
 8004acc:	e000      	b.n	8004ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004ace:	2300      	movs	r3, #0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d01a      	beq.n	8004b0a <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	3b08      	subs	r3, #8
 8004adc:	4a28      	ldr	r2, [pc, #160]	; (8004b80 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004ade:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae2:	091b      	lsrs	r3, r3, #4
 8004ae4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	4b26      	ldr	r3, [pc, #152]	; (8004b84 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004aea:	4413      	add	r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	461a      	mov	r2, r3
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a24      	ldr	r2, [pc, #144]	; (8004b88 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004af8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f003 031f 	and.w	r3, r3, #31
 8004b00:	2201      	movs	r2, #1
 8004b02:	409a      	lsls	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004b08:	e024      	b.n	8004b54 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	3b10      	subs	r3, #16
 8004b12:	4a1e      	ldr	r2, [pc, #120]	; (8004b8c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004b14:	fba2 2303 	umull	r2, r3, r2, r3
 8004b18:	091b      	lsrs	r3, r3, #4
 8004b1a:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	4a1c      	ldr	r2, [pc, #112]	; (8004b90 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d806      	bhi.n	8004b32 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	4a1b      	ldr	r2, [pc, #108]	; (8004b94 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d902      	bls.n	8004b32 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	3308      	adds	r3, #8
 8004b30:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	4b18      	ldr	r3, [pc, #96]	; (8004b98 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004b36:	4413      	add	r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a16      	ldr	r2, [pc, #88]	; (8004b9c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004b44:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f003 031f 	and.w	r3, r3, #31
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	409a      	lsls	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004b54:	bf00      	nop
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5e:	4770      	bx	lr
 8004b60:	58025408 	.word	0x58025408
 8004b64:	5802541c 	.word	0x5802541c
 8004b68:	58025430 	.word	0x58025430
 8004b6c:	58025444 	.word	0x58025444
 8004b70:	58025458 	.word	0x58025458
 8004b74:	5802546c 	.word	0x5802546c
 8004b78:	58025480 	.word	0x58025480
 8004b7c:	58025494 	.word	0x58025494
 8004b80:	cccccccd 	.word	0xcccccccd
 8004b84:	16009600 	.word	0x16009600
 8004b88:	58025880 	.word	0x58025880
 8004b8c:	aaaaaaab 	.word	0xaaaaaaab
 8004b90:	400204b8 	.word	0x400204b8
 8004b94:	4002040f 	.word	0x4002040f
 8004b98:	10008200 	.word	0x10008200
 8004b9c:	40020880 	.word	0x40020880

08004ba0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b085      	sub	sp, #20
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d04a      	beq.n	8004c4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2b08      	cmp	r3, #8
 8004bba:	d847      	bhi.n	8004c4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a25      	ldr	r2, [pc, #148]	; (8004c58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d022      	beq.n	8004c0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a24      	ldr	r2, [pc, #144]	; (8004c5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d01d      	beq.n	8004c0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a22      	ldr	r2, [pc, #136]	; (8004c60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d018      	beq.n	8004c0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	4a21      	ldr	r2, [pc, #132]	; (8004c64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d013      	beq.n	8004c0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a1f      	ldr	r2, [pc, #124]	; (8004c68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d00e      	beq.n	8004c0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4a1e      	ldr	r2, [pc, #120]	; (8004c6c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d009      	beq.n	8004c0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a1c      	ldr	r2, [pc, #112]	; (8004c70 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d004      	beq.n	8004c0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4a1b      	ldr	r2, [pc, #108]	; (8004c74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d101      	bne.n	8004c10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e000      	b.n	8004c12 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004c10:	2300      	movs	r3, #0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00a      	beq.n	8004c2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	4b17      	ldr	r3, [pc, #92]	; (8004c78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004c1a:	4413      	add	r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	461a      	mov	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a15      	ldr	r2, [pc, #84]	; (8004c7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004c28:	671a      	str	r2, [r3, #112]	; 0x70
 8004c2a:	e009      	b.n	8004c40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	4b14      	ldr	r3, [pc, #80]	; (8004c80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004c30:	4413      	add	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	461a      	mov	r2, r3
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a11      	ldr	r2, [pc, #68]	; (8004c84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004c3e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	3b01      	subs	r3, #1
 8004c44:	2201      	movs	r2, #1
 8004c46:	409a      	lsls	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8004c4c:	bf00      	nop
 8004c4e:	3714      	adds	r7, #20
 8004c50:	46bd      	mov	sp, r7
 8004c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c56:	4770      	bx	lr
 8004c58:	58025408 	.word	0x58025408
 8004c5c:	5802541c 	.word	0x5802541c
 8004c60:	58025430 	.word	0x58025430
 8004c64:	58025444 	.word	0x58025444
 8004c68:	58025458 	.word	0x58025458
 8004c6c:	5802546c 	.word	0x5802546c
 8004c70:	58025480 	.word	0x58025480
 8004c74:	58025494 	.word	0x58025494
 8004c78:	1600963f 	.word	0x1600963f
 8004c7c:	58025940 	.word	0x58025940
 8004c80:	1000823f 	.word	0x1000823f
 8004c84:	40020940 	.word	0x40020940

08004c88 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e0c8      	b.n	8004e2c <HAL_ETH_Init+0x1a4>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d102      	bne.n	8004ca8 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f7fc fc16 	bl	80014d4 <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2223      	movs	r2, #35	; 0x23
 8004cac:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cae:	4b61      	ldr	r3, [pc, #388]	; (8004e34 <HAL_ETH_Init+0x1ac>)
 8004cb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004cb4:	4a5f      	ldr	r2, [pc, #380]	; (8004e34 <HAL_ETH_Init+0x1ac>)
 8004cb6:	f043 0302 	orr.w	r3, r3, #2
 8004cba:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004cbe:	4b5d      	ldr	r3, [pc, #372]	; (8004e34 <HAL_ETH_Init+0x1ac>)
 8004cc0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	60bb      	str	r3, [r7, #8]
 8004cca:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	7a1b      	ldrb	r3, [r3, #8]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d103      	bne.n	8004cdc <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8004cd4:	2000      	movs	r0, #0
 8004cd6:	f7fd f86b 	bl	8001db0 <HAL_SYSCFG_ETHInterfaceSelect>
 8004cda:	e003      	b.n	8004ce4 <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8004cdc:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8004ce0:	f7fd f866 	bl	8001db0 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	687a      	ldr	r2, [r7, #4]
 8004cf0:	6812      	ldr	r2, [r2, #0]
 8004cf2:	f043 0301 	orr.w	r3, r3, #1
 8004cf6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004cfa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004cfc:	f7fd f81c 	bl	8001d38 <HAL_GetTick>
 8004d00:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004d02:	e00f      	b.n	8004d24 <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 8004d04:	f7fd f818 	bl	8001d38 <HAL_GetTick>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	1ad3      	subs	r3, r2, r3
 8004d0e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004d12:	d907      	bls.n	8004d24 <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2204      	movs	r2, #4
 8004d18:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	22e0      	movs	r2, #224	; 0xe0
 8004d1e:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 8004d20:	2301      	movs	r3, #1
 8004d22:	e083      	b.n	8004e2c <HAL_ETH_Init+0x1a4>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1e6      	bne.n	8004d04 <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 fac2 	bl	80052c0 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8004d3c:	f001 fea8 	bl	8006a90 <HAL_RCC_GetHCLKFreq>
 8004d40:	4603      	mov	r3, r0
 8004d42:	4a3d      	ldr	r2, [pc, #244]	; (8004e38 <HAL_ETH_Init+0x1b0>)
 8004d44:	fba2 2303 	umull	r2, r3, r2, r3
 8004d48:	0c9a      	lsrs	r2, r3, #18
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	3a01      	subs	r2, #1
 8004d50:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f000 fa15 	bl	8005184 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d62:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8004d66:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	6812      	ldr	r2, [r2, #0]
 8004d6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d72:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004d76:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	695b      	ldr	r3, [r3, #20]
 8004d7e:	f003 0303 	and.w	r3, r3, #3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d007      	beq.n	8004d96 <HAL_ETH_Init+0x10e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2201      	movs	r2, #1
 8004d8a:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	22e0      	movs	r2, #224	; 0xe0
 8004d90:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e04a      	b.n	8004e2c <HAL_ETH_Init+0x1a4>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004d9e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8004da2:	4b26      	ldr	r3, [pc, #152]	; (8004e3c <HAL_ETH_Init+0x1b4>)
 8004da4:	4013      	ands	r3, r2
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	6952      	ldr	r2, [r2, #20]
 8004daa:	0051      	lsls	r1, r2, #1
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	6812      	ldr	r2, [r2, #0]
 8004db0:	430b      	orrs	r3, r1
 8004db2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004db6:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 fad8 	bl	8005370 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	f000 fb1e 	bl	8005402 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	3305      	adds	r3, #5
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	021a      	lsls	r2, r3, #8
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	3304      	adds	r3, #4
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	4619      	mov	r1, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	3303      	adds	r3, #3
 8004dea:	781b      	ldrb	r3, [r3, #0]
 8004dec:	061a      	lsls	r2, r3, #24
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	3302      	adds	r3, #2
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	041b      	lsls	r3, r3, #16
 8004df8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	3301      	adds	r3, #1
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004e04:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8004e12:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8004e14:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2210      	movs	r2, #16
 8004e22:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2210      	movs	r2, #16
 8004e28:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8004e2a:	2300      	movs	r3, #0
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}
 8004e34:	58024400 	.word	0x58024400
 8004e38:	431bde83 	.word	0x431bde83
 8004e3c:	ffff8001 	.word	0xffff8001

08004e40 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b085      	sub	sp, #20
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
 8004e48:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8004e52:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	791b      	ldrb	r3, [r3, #4]
 8004e58:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 8004e5a:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	7b1b      	ldrb	r3, [r3, #12]
 8004e60:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8004e62:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	7b5b      	ldrb	r3, [r3, #13]
 8004e68:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8004e6a:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	7b9b      	ldrb	r3, [r3, #14]
 8004e70:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8004e72:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	7bdb      	ldrb	r3, [r3, #15]
 8004e78:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8004e7a:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004e7c:	683a      	ldr	r2, [r7, #0]
 8004e7e:	7c12      	ldrb	r2, [r2, #16]
 8004e80:	2a00      	cmp	r2, #0
 8004e82:	d102      	bne.n	8004e8a <ETH_SetMACConfig+0x4a>
 8004e84:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8004e88:	e000      	b.n	8004e8c <ETH_SetMACConfig+0x4c>
 8004e8a:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8004e8c:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004e8e:	683a      	ldr	r2, [r7, #0]
 8004e90:	7c52      	ldrb	r2, [r2, #17]
 8004e92:	2a00      	cmp	r2, #0
 8004e94:	d102      	bne.n	8004e9c <ETH_SetMACConfig+0x5c>
 8004e96:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004e9a:	e000      	b.n	8004e9e <ETH_SetMACConfig+0x5e>
 8004e9c:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8004e9e:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	7c9b      	ldrb	r3, [r3, #18]
 8004ea4:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8004ea6:	431a      	orrs	r2, r3
                                macconf->Speed |
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8004eac:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8004eb2:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	7f1b      	ldrb	r3, [r3, #28]
 8004eb8:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 8004eba:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	7f5b      	ldrb	r3, [r3, #29]
 8004ec0:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8004ec2:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8004ec4:	683a      	ldr	r2, [r7, #0]
 8004ec6:	7f92      	ldrb	r2, [r2, #30]
 8004ec8:	2a00      	cmp	r2, #0
 8004eca:	d102      	bne.n	8004ed2 <ETH_SetMACConfig+0x92>
 8004ecc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ed0:	e000      	b.n	8004ed4 <ETH_SetMACConfig+0x94>
 8004ed2:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8004ed4:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	7fdb      	ldrb	r3, [r3, #31]
 8004eda:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8004edc:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	f892 2020 	ldrb.w	r2, [r2, #32]
 8004ee4:	2a00      	cmp	r2, #0
 8004ee6:	d102      	bne.n	8004eee <ETH_SetMACConfig+0xae>
 8004ee8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004eec:	e000      	b.n	8004ef0 <ETH_SetMACConfig+0xb0>
 8004eee:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 8004ef0:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 8004ef6:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004efe:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 8004f00:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 8004f06:	4313      	orrs	r3, r2
 8004f08:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	4b56      	ldr	r3, [pc, #344]	; (800506c <ETH_SetMACConfig+0x22c>)
 8004f12:	4013      	ands	r3, r2
 8004f14:	687a      	ldr	r2, [r7, #4]
 8004f16:	6812      	ldr	r2, [r2, #0]
 8004f18:	68f9      	ldr	r1, [r7, #12]
 8004f1a:	430b      	orrs	r3, r1
 8004f1c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f22:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004f2a:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004f2c:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004f34:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 8004f36:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004f3e:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8004f40:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8004f42:	683a      	ldr	r2, [r7, #0]
 8004f44:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8004f48:	2a00      	cmp	r2, #0
 8004f4a:	d102      	bne.n	8004f52 <ETH_SetMACConfig+0x112>
 8004f4c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004f50:	e000      	b.n	8004f54 <ETH_SetMACConfig+0x114>
 8004f52:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8004f54:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8004f5a:	4313      	orrs	r3, r2
 8004f5c:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	4b42      	ldr	r3, [pc, #264]	; (8005070 <ETH_SetMACConfig+0x230>)
 8004f66:	4013      	ands	r3, r2
 8004f68:	687a      	ldr	r2, [r7, #4]
 8004f6a:	6812      	ldr	r2, [r2, #0]
 8004f6c:	68f9      	ldr	r1, [r7, #12]
 8004f6e:	430b      	orrs	r3, r1
 8004f70:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004f78:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68da      	ldr	r2, [r3, #12]
 8004f88:	4b3a      	ldr	r3, [pc, #232]	; (8005074 <ETH_SetMACConfig+0x234>)
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	6812      	ldr	r2, [r2, #0]
 8004f90:	68f9      	ldr	r1, [r7, #12]
 8004f92:	430b      	orrs	r3, r1
 8004f94:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004f9c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004fa2:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8004faa:	2a00      	cmp	r2, #0
 8004fac:	d101      	bne.n	8004fb2 <ETH_SetMACConfig+0x172>
 8004fae:	2280      	movs	r2, #128	; 0x80
 8004fb0:	e000      	b.n	8004fb4 <ETH_SetMACConfig+0x174>
 8004fb2:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8004fb4:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fba:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8004fbc:	4313      	orrs	r3, r2
 8004fbe:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004fc6:	f64f 730d 	movw	r3, #65293	; 0xff0d
 8004fca:	4013      	ands	r3, r2
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	6812      	ldr	r2, [r2, #0]
 8004fd0:	68f9      	ldr	r1, [r7, #12]
 8004fd2:	430b      	orrs	r3, r1
 8004fd4:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8004fdc:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8004fe4:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ff2:	f023 0103 	bic.w	r1, r3, #3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 800500a:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	430a      	orrs	r2, r1
 8005018:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8005020:	683a      	ldr	r2, [r7, #0]
 8005022:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 8005026:	2a00      	cmp	r2, #0
 8005028:	d101      	bne.n	800502e <ETH_SetMACConfig+0x1ee>
 800502a:	2240      	movs	r2, #64	; 0x40
 800502c:	e000      	b.n	8005030 <ETH_SetMACConfig+0x1f0>
 800502e:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8005030:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8005038:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800503a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8005042:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8005044:	4313      	orrs	r3, r2
 8005046:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8005050:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	68fa      	ldr	r2, [r7, #12]
 800505a:	430a      	orrs	r2, r1
 800505c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8005060:	bf00      	nop
 8005062:	3714      	adds	r7, #20
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr
 800506c:	00048083 	.word	0x00048083
 8005070:	c0f88000 	.word	0xc0f88000
 8005074:	fffffef0 	.word	0xfffffef0

08005078 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8005078:	b480      	push	{r7}
 800507a:	b085      	sub	sp, #20
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800508a:	681a      	ldr	r2, [r3, #0]
 800508c:	4b38      	ldr	r3, [pc, #224]	; (8005170 <ETH_SetDMAConfig+0xf8>)
 800508e:	4013      	ands	r3, r2
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	6811      	ldr	r1, [r2, #0]
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	6812      	ldr	r2, [r2, #0]
 8005098:	430b      	orrs	r3, r1
 800509a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800509e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	791b      	ldrb	r3, [r3, #4]
 80050a4:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80050aa:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	7b1b      	ldrb	r3, [r3, #12]
 80050b0:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80050b2:	4313      	orrs	r3, r2
 80050b4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050be:	685a      	ldr	r2, [r3, #4]
 80050c0:	4b2c      	ldr	r3, [pc, #176]	; (8005174 <ETH_SetDMAConfig+0xfc>)
 80050c2:	4013      	ands	r3, r2
 80050c4:	687a      	ldr	r2, [r7, #4]
 80050c6:	6812      	ldr	r2, [r2, #0]
 80050c8:	68f9      	ldr	r1, [r7, #12]
 80050ca:	430b      	orrs	r3, r1
 80050cc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80050d0:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	7b5b      	ldrb	r3, [r3, #13]
 80050d6:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80050dc:	4313      	orrs	r3, r2
 80050de:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050e8:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80050ec:	4b22      	ldr	r3, [pc, #136]	; (8005178 <ETH_SetDMAConfig+0x100>)
 80050ee:	4013      	ands	r3, r2
 80050f0:	687a      	ldr	r2, [r7, #4]
 80050f2:	6812      	ldr	r2, [r2, #0]
 80050f4:	68f9      	ldr	r1, [r7, #12]
 80050f6:	430b      	orrs	r3, r1
 80050f8:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80050fc:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	7d1b      	ldrb	r3, [r3, #20]
 8005108:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800510a:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	7f5b      	ldrb	r3, [r3, #29]
 8005110:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8005112:	4313      	orrs	r3, r2
 8005114:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800511e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8005122:	4b16      	ldr	r3, [pc, #88]	; (800517c <ETH_SetDMAConfig+0x104>)
 8005124:	4013      	ands	r3, r2
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	6812      	ldr	r2, [r2, #0]
 800512a:	68f9      	ldr	r1, [r7, #12]
 800512c:	430b      	orrs	r3, r1
 800512e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005132:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	7f1b      	ldrb	r3, [r3, #28]
 800513a:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8005140:	4313      	orrs	r3, r2
 8005142:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800514c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8005150:	4b0b      	ldr	r3, [pc, #44]	; (8005180 <ETH_SetDMAConfig+0x108>)
 8005152:	4013      	ands	r3, r2
 8005154:	687a      	ldr	r2, [r7, #4]
 8005156:	6812      	ldr	r2, [r2, #0]
 8005158:	68f9      	ldr	r1, [r7, #12]
 800515a:	430b      	orrs	r3, r1
 800515c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8005160:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 8005164:	bf00      	nop
 8005166:	3714      	adds	r7, #20
 8005168:	46bd      	mov	sp, r7
 800516a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516e:	4770      	bx	lr
 8005170:	ffff87fd 	.word	0xffff87fd
 8005174:	ffff2ffe 	.word	0xffff2ffe
 8005178:	fffec000 	.word	0xfffec000
 800517c:	ffc0efef 	.word	0xffc0efef
 8005180:	7fc0ffff 	.word	0x7fc0ffff

08005184 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b0a4      	sub	sp, #144	; 0x90
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 800518c:	2301      	movs	r3, #1
 800518e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8005192:	2300      	movs	r3, #0
 8005194:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8005196:	2300      	movs	r3, #0
 8005198:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800519c:	2300      	movs	r3, #0
 800519e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 80051a2:	2301      	movs	r3, #1
 80051a4:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 80051a8:	2301      	movs	r3, #1
 80051aa:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80051ae:	2301      	movs	r3, #1
 80051b0:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80051b4:	2300      	movs	r3, #0
 80051b6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80051ba:	2301      	movs	r3, #1
 80051bc:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80051c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80051c4:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80051c6:	2300      	movs	r3, #0
 80051c8:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80051cc:	2300      	movs	r3, #0
 80051ce:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80051d0:	2300      	movs	r3, #0
 80051d2:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80051d6:	2300      	movs	r3, #0
 80051d8:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80051dc:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80051e0:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80051e2:	2300      	movs	r3, #0
 80051e4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80051e8:	2300      	movs	r3, #0
 80051ea:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80051ec:	2301      	movs	r3, #1
 80051ee:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80051f2:	2300      	movs	r3, #0
 80051f4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80051f8:	2300      	movs	r3, #0
 80051fa:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80051fe:	2300      	movs	r3, #0
 8005200:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 8005202:	2300      	movs	r3, #0
 8005204:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8005206:	2300      	movs	r3, #0
 8005208:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800520a:	2300      	movs	r3, #0
 800520c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005210:	2300      	movs	r3, #0
 8005212:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8005216:	2301      	movs	r3, #1
 8005218:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800521c:	2320      	movs	r3, #32
 800521e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8005222:	2301      	movs	r3, #1
 8005224:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 8005228:	2300      	movs	r3, #0
 800522a:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 800522e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8005232:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005234:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005238:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800523a:	2300      	movs	r3, #0
 800523c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8005240:	2302      	movs	r3, #2
 8005242:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8005246:	2300      	movs	r3, #0
 8005248:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800524c:	2300      	movs	r3, #0
 800524e:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8005252:	2300      	movs	r3, #0
 8005254:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8005258:	2301      	movs	r3, #1
 800525a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 800525e:	2300      	movs	r3, #0
 8005260:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8005262:	2301      	movs	r3, #1
 8005264:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005268:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800526c:	4619      	mov	r1, r3
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f7ff fde6 	bl	8004e40 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8005274:	2301      	movs	r3, #1
 8005276:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8005278:	2301      	movs	r3, #1
 800527a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 800527c:	2300      	movs	r3, #0
 800527e:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8005280:	2300      	movs	r3, #0
 8005282:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8005286:	2300      	movs	r3, #0
 8005288:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800528a:	2300      	movs	r3, #0
 800528c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800528e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005292:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8005294:	2300      	movs	r3, #0
 8005296:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8005298:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800529c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800529e:	2300      	movs	r3, #0
 80052a0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 80052a4:	f44f 7306 	mov.w	r3, #536	; 0x218
 80052a8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80052aa:	f107 0308 	add.w	r3, r7, #8
 80052ae:	4619      	mov	r1, r3
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f7ff fee1 	bl	8005078 <ETH_SetDMAConfig>
}
 80052b6:	bf00      	nop
 80052b8:	3790      	adds	r7, #144	; 0x90
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
	...

080052c0 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b084      	sub	sp, #16
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052d0:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80052d8:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80052da:	f001 fbd9 	bl	8006a90 <HAL_RCC_GetHCLKFreq>
 80052de:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	4a1e      	ldr	r2, [pc, #120]	; (800535c <ETH_MAC_MDIO_ClkConfig+0x9c>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d908      	bls.n	80052fa <ETH_MAC_MDIO_ClkConfig+0x3a>
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	4a1d      	ldr	r2, [pc, #116]	; (8005360 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d804      	bhi.n	80052fa <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80052f6:	60fb      	str	r3, [r7, #12]
 80052f8:	e027      	b.n	800534a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	4a18      	ldr	r2, [pc, #96]	; (8005360 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d908      	bls.n	8005314 <ETH_MAC_MDIO_ClkConfig+0x54>
 8005302:	68bb      	ldr	r3, [r7, #8]
 8005304:	4a17      	ldr	r2, [pc, #92]	; (8005364 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d204      	bcs.n	8005314 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005310:	60fb      	str	r3, [r7, #12]
 8005312:	e01a      	b.n	800534a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	4a13      	ldr	r2, [pc, #76]	; (8005364 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d303      	bcc.n	8005324 <ETH_MAC_MDIO_ClkConfig+0x64>
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	4a12      	ldr	r2, [pc, #72]	; (8005368 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d911      	bls.n	8005348 <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	4a10      	ldr	r2, [pc, #64]	; (8005368 <ETH_MAC_MDIO_ClkConfig+0xa8>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d908      	bls.n	800533e <ETH_MAC_MDIO_ClkConfig+0x7e>
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	4a0f      	ldr	r2, [pc, #60]	; (800536c <ETH_MAC_MDIO_ClkConfig+0xac>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d804      	bhi.n	800533e <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800533a:	60fb      	str	r3, [r7, #12]
 800533c:	e005      	b.n	800534a <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005344:	60fb      	str	r3, [r7, #12]
 8005346:	e000      	b.n	800534a <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8005348:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8005354:	bf00      	nop
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}
 800535c:	01312cff 	.word	0x01312cff
 8005360:	02160ebf 	.word	0x02160ebf
 8005364:	03938700 	.word	0x03938700
 8005368:	05f5e0ff 	.word	0x05f5e0ff
 800536c:	08f0d17f 	.word	0x08f0d17f

08005370 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005378:	2300      	movs	r3, #0
 800537a:	60fb      	str	r3, [r7, #12]
 800537c:	e01d      	b.n	80053ba <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	68d9      	ldr	r1, [r3, #12]
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	4613      	mov	r3, r2
 8005386:	005b      	lsls	r3, r3, #1
 8005388:	4413      	add	r3, r2
 800538a:	00db      	lsls	r3, r3, #3
 800538c:	440b      	add	r3, r1
 800538e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2200      	movs	r2, #0
 8005394:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2200      	movs	r2, #0
 800539a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	2200      	movs	r2, #0
 80053a0:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80053a2:	68bb      	ldr	r3, [r7, #8]
 80053a4:	2200      	movs	r2, #0
 80053a6:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80053a8:	68b9      	ldr	r1, [r7, #8]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	68fa      	ldr	r2, [r7, #12]
 80053ae:	3206      	adds	r2, #6
 80053b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	3301      	adds	r3, #1
 80053b8:	60fb      	str	r3, [r7, #12]
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2b03      	cmp	r3, #3
 80053be:	d9de      	bls.n	800537e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053ce:	461a      	mov	r2, r3
 80053d0:	2303      	movs	r3, #3
 80053d2:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68da      	ldr	r2, [r3, #12]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053e2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	68da      	ldr	r2, [r3, #12]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80053f2:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 80053f6:	bf00      	nop
 80053f8:	3714      	adds	r7, #20
 80053fa:	46bd      	mov	sp, r7
 80053fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005400:	4770      	bx	lr

08005402 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8005402:	b480      	push	{r7}
 8005404:	b085      	sub	sp, #20
 8005406:	af00      	add	r7, sp, #0
 8005408:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800540a:	2300      	movs	r3, #0
 800540c:	60fb      	str	r3, [r7, #12]
 800540e:	e024      	b.n	800545a <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6919      	ldr	r1, [r3, #16]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	4613      	mov	r3, r2
 8005418:	005b      	lsls	r3, r3, #1
 800541a:	4413      	add	r3, r2
 800541c:	00db      	lsls	r3, r3, #3
 800541e:	440b      	add	r3, r1
 8005420:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	2200      	movs	r2, #0
 8005426:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8005428:	68bb      	ldr	r3, [r7, #8]
 800542a:	2200      	movs	r2, #0
 800542c:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	2200      	movs	r2, #0
 8005432:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	2200      	movs	r2, #0
 8005438:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	2200      	movs	r2, #0
 800543e:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	2200      	movs	r2, #0
 8005444:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8005446:	68ba      	ldr	r2, [r7, #8]
 8005448:	6879      	ldr	r1, [r7, #4]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	3310      	adds	r3, #16
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	440b      	add	r3, r1
 8005452:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	3301      	adds	r3, #1
 8005458:	60fb      	str	r3, [r7, #12]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2b03      	cmp	r3, #3
 800545e:	d9d7      	bls.n	8005410 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	2200      	movs	r2, #0
 8005464:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2200      	movs	r2, #0
 800547c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005486:	461a      	mov	r2, r3
 8005488:	2303      	movs	r3, #3
 800548a:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	691a      	ldr	r2, [r3, #16]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800549a:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	f103 0248 	add.w	r2, r3, #72	; 0x48
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054ae:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 80054b2:	bf00      	nop
 80054b4:	3714      	adds	r7, #20
 80054b6:	46bd      	mov	sp, r7
 80054b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054bc:	4770      	bx	lr
	...

080054c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b089      	sub	sp, #36	; 0x24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80054ca:	2300      	movs	r3, #0
 80054cc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80054ce:	4b89      	ldr	r3, [pc, #548]	; (80056f4 <HAL_GPIO_Init+0x234>)
 80054d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80054d2:	e194      	b.n	80057fe <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	2101      	movs	r1, #1
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	fa01 f303 	lsl.w	r3, r1, r3
 80054e0:	4013      	ands	r3, r2
 80054e2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 8186 	beq.w	80057f8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d00b      	beq.n	800550c <HAL_GPIO_Init+0x4c>
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d007      	beq.n	800550c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005500:	2b11      	cmp	r3, #17
 8005502:	d003      	beq.n	800550c <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	2b12      	cmp	r3, #18
 800550a:	d130      	bne.n	800556e <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	005b      	lsls	r3, r3, #1
 8005516:	2203      	movs	r2, #3
 8005518:	fa02 f303 	lsl.w	r3, r2, r3
 800551c:	43db      	mvns	r3, r3
 800551e:	69ba      	ldr	r2, [r7, #24]
 8005520:	4013      	ands	r3, r2
 8005522:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	68da      	ldr	r2, [r3, #12]
 8005528:	69fb      	ldr	r3, [r7, #28]
 800552a:	005b      	lsls	r3, r3, #1
 800552c:	fa02 f303 	lsl.w	r3, r2, r3
 8005530:	69ba      	ldr	r2, [r7, #24]
 8005532:	4313      	orrs	r3, r2
 8005534:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	69ba      	ldr	r2, [r7, #24]
 800553a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005542:	2201      	movs	r2, #1
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	fa02 f303 	lsl.w	r3, r2, r3
 800554a:	43db      	mvns	r3, r3
 800554c:	69ba      	ldr	r2, [r7, #24]
 800554e:	4013      	ands	r3, r2
 8005550:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	091b      	lsrs	r3, r3, #4
 8005558:	f003 0201 	and.w	r2, r3, #1
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	fa02 f303 	lsl.w	r3, r2, r3
 8005562:	69ba      	ldr	r2, [r7, #24]
 8005564:	4313      	orrs	r3, r2
 8005566:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	69ba      	ldr	r2, [r7, #24]
 800556c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	005b      	lsls	r3, r3, #1
 8005578:	2203      	movs	r2, #3
 800557a:	fa02 f303 	lsl.w	r3, r2, r3
 800557e:	43db      	mvns	r3, r3
 8005580:	69ba      	ldr	r2, [r7, #24]
 8005582:	4013      	ands	r3, r2
 8005584:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005586:	683b      	ldr	r3, [r7, #0]
 8005588:	689a      	ldr	r2, [r3, #8]
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	005b      	lsls	r3, r3, #1
 800558e:	fa02 f303 	lsl.w	r3, r2, r3
 8005592:	69ba      	ldr	r2, [r7, #24]
 8005594:	4313      	orrs	r3, r2
 8005596:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	69ba      	ldr	r2, [r7, #24]
 800559c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d003      	beq.n	80055ae <HAL_GPIO_Init+0xee>
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	2b12      	cmp	r3, #18
 80055ac:	d123      	bne.n	80055f6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055ae:	69fb      	ldr	r3, [r7, #28]
 80055b0:	08da      	lsrs	r2, r3, #3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	3208      	adds	r2, #8
 80055b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	f003 0307 	and.w	r3, r3, #7
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	220f      	movs	r2, #15
 80055c6:	fa02 f303 	lsl.w	r3, r2, r3
 80055ca:	43db      	mvns	r3, r3
 80055cc:	69ba      	ldr	r2, [r7, #24]
 80055ce:	4013      	ands	r3, r2
 80055d0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	691a      	ldr	r2, [r3, #16]
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	f003 0307 	and.w	r3, r3, #7
 80055dc:	009b      	lsls	r3, r3, #2
 80055de:	fa02 f303 	lsl.w	r3, r2, r3
 80055e2:	69ba      	ldr	r2, [r7, #24]
 80055e4:	4313      	orrs	r3, r2
 80055e6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80055e8:	69fb      	ldr	r3, [r7, #28]
 80055ea:	08da      	lsrs	r2, r3, #3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	3208      	adds	r2, #8
 80055f0:	69b9      	ldr	r1, [r7, #24]
 80055f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	005b      	lsls	r3, r3, #1
 8005600:	2203      	movs	r2, #3
 8005602:	fa02 f303 	lsl.w	r3, r2, r3
 8005606:	43db      	mvns	r3, r3
 8005608:	69ba      	ldr	r2, [r7, #24]
 800560a:	4013      	ands	r3, r2
 800560c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f003 0203 	and.w	r2, r3, #3
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	005b      	lsls	r3, r3, #1
 800561a:	fa02 f303 	lsl.w	r3, r2, r3
 800561e:	69ba      	ldr	r2, [r7, #24]
 8005620:	4313      	orrs	r3, r2
 8005622:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	69ba      	ldr	r2, [r7, #24]
 8005628:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005632:	2b00      	cmp	r3, #0
 8005634:	f000 80e0 	beq.w	80057f8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005638:	4b2f      	ldr	r3, [pc, #188]	; (80056f8 <HAL_GPIO_Init+0x238>)
 800563a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800563e:	4a2e      	ldr	r2, [pc, #184]	; (80056f8 <HAL_GPIO_Init+0x238>)
 8005640:	f043 0302 	orr.w	r3, r3, #2
 8005644:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8005648:	4b2b      	ldr	r3, [pc, #172]	; (80056f8 <HAL_GPIO_Init+0x238>)
 800564a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	60fb      	str	r3, [r7, #12]
 8005654:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005656:	4a29      	ldr	r2, [pc, #164]	; (80056fc <HAL_GPIO_Init+0x23c>)
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	089b      	lsrs	r3, r3, #2
 800565c:	3302      	adds	r3, #2
 800565e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005662:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	f003 0303 	and.w	r3, r3, #3
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	220f      	movs	r2, #15
 800566e:	fa02 f303 	lsl.w	r3, r2, r3
 8005672:	43db      	mvns	r3, r3
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	4013      	ands	r3, r2
 8005678:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a20      	ldr	r2, [pc, #128]	; (8005700 <HAL_GPIO_Init+0x240>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d052      	beq.n	8005728 <HAL_GPIO_Init+0x268>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	4a1f      	ldr	r2, [pc, #124]	; (8005704 <HAL_GPIO_Init+0x244>)
 8005686:	4293      	cmp	r3, r2
 8005688:	d031      	beq.n	80056ee <HAL_GPIO_Init+0x22e>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a1e      	ldr	r2, [pc, #120]	; (8005708 <HAL_GPIO_Init+0x248>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d02b      	beq.n	80056ea <HAL_GPIO_Init+0x22a>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a1d      	ldr	r2, [pc, #116]	; (800570c <HAL_GPIO_Init+0x24c>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d025      	beq.n	80056e6 <HAL_GPIO_Init+0x226>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a1c      	ldr	r2, [pc, #112]	; (8005710 <HAL_GPIO_Init+0x250>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d01f      	beq.n	80056e2 <HAL_GPIO_Init+0x222>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a1b      	ldr	r2, [pc, #108]	; (8005714 <HAL_GPIO_Init+0x254>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d019      	beq.n	80056de <HAL_GPIO_Init+0x21e>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a1a      	ldr	r2, [pc, #104]	; (8005718 <HAL_GPIO_Init+0x258>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d013      	beq.n	80056da <HAL_GPIO_Init+0x21a>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a19      	ldr	r2, [pc, #100]	; (800571c <HAL_GPIO_Init+0x25c>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d00d      	beq.n	80056d6 <HAL_GPIO_Init+0x216>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a18      	ldr	r2, [pc, #96]	; (8005720 <HAL_GPIO_Init+0x260>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d007      	beq.n	80056d2 <HAL_GPIO_Init+0x212>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a17      	ldr	r2, [pc, #92]	; (8005724 <HAL_GPIO_Init+0x264>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d101      	bne.n	80056ce <HAL_GPIO_Init+0x20e>
 80056ca:	2309      	movs	r3, #9
 80056cc:	e02d      	b.n	800572a <HAL_GPIO_Init+0x26a>
 80056ce:	230a      	movs	r3, #10
 80056d0:	e02b      	b.n	800572a <HAL_GPIO_Init+0x26a>
 80056d2:	2308      	movs	r3, #8
 80056d4:	e029      	b.n	800572a <HAL_GPIO_Init+0x26a>
 80056d6:	2307      	movs	r3, #7
 80056d8:	e027      	b.n	800572a <HAL_GPIO_Init+0x26a>
 80056da:	2306      	movs	r3, #6
 80056dc:	e025      	b.n	800572a <HAL_GPIO_Init+0x26a>
 80056de:	2305      	movs	r3, #5
 80056e0:	e023      	b.n	800572a <HAL_GPIO_Init+0x26a>
 80056e2:	2304      	movs	r3, #4
 80056e4:	e021      	b.n	800572a <HAL_GPIO_Init+0x26a>
 80056e6:	2303      	movs	r3, #3
 80056e8:	e01f      	b.n	800572a <HAL_GPIO_Init+0x26a>
 80056ea:	2302      	movs	r3, #2
 80056ec:	e01d      	b.n	800572a <HAL_GPIO_Init+0x26a>
 80056ee:	2301      	movs	r3, #1
 80056f0:	e01b      	b.n	800572a <HAL_GPIO_Init+0x26a>
 80056f2:	bf00      	nop
 80056f4:	58000080 	.word	0x58000080
 80056f8:	58024400 	.word	0x58024400
 80056fc:	58000400 	.word	0x58000400
 8005700:	58020000 	.word	0x58020000
 8005704:	58020400 	.word	0x58020400
 8005708:	58020800 	.word	0x58020800
 800570c:	58020c00 	.word	0x58020c00
 8005710:	58021000 	.word	0x58021000
 8005714:	58021400 	.word	0x58021400
 8005718:	58021800 	.word	0x58021800
 800571c:	58021c00 	.word	0x58021c00
 8005720:	58022000 	.word	0x58022000
 8005724:	58022400 	.word	0x58022400
 8005728:	2300      	movs	r3, #0
 800572a:	69fa      	ldr	r2, [r7, #28]
 800572c:	f002 0203 	and.w	r2, r2, #3
 8005730:	0092      	lsls	r2, r2, #2
 8005732:	4093      	lsls	r3, r2
 8005734:	69ba      	ldr	r2, [r7, #24]
 8005736:	4313      	orrs	r3, r2
 8005738:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800573a:	4938      	ldr	r1, [pc, #224]	; (800581c <HAL_GPIO_Init+0x35c>)
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	089b      	lsrs	r3, r3, #2
 8005740:	3302      	adds	r3, #2
 8005742:	69ba      	ldr	r2, [r7, #24]
 8005744:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	43db      	mvns	r3, r3
 8005752:	69ba      	ldr	r2, [r7, #24]
 8005754:	4013      	ands	r3, r2
 8005756:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005760:	2b00      	cmp	r3, #0
 8005762:	d003      	beq.n	800576c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	4313      	orrs	r3, r2
 800576a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	69ba      	ldr	r2, [r7, #24]
 8005770:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8005772:	697b      	ldr	r3, [r7, #20]
 8005774:	685b      	ldr	r3, [r3, #4]
 8005776:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	43db      	mvns	r3, r3
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	4013      	ands	r3, r2
 8005780:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d003      	beq.n	8005796 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800578e:	69ba      	ldr	r2, [r7, #24]
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	4313      	orrs	r3, r2
 8005794:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	69ba      	ldr	r2, [r7, #24]
 800579a:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800579c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	43db      	mvns	r3, r3
 80057a8:	69ba      	ldr	r2, [r7, #24]
 80057aa:	4013      	ands	r3, r2
 80057ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d003      	beq.n	80057c2 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80057ba:	69ba      	ldr	r2, [r7, #24]
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	4313      	orrs	r3, r2
 80057c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80057c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80057c6:	69bb      	ldr	r3, [r7, #24]
 80057c8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80057ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	43db      	mvns	r3, r3
 80057d6:	69ba      	ldr	r2, [r7, #24]
 80057d8:	4013      	ands	r3, r2
 80057da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d003      	beq.n	80057f0 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 80057e8:	69ba      	ldr	r2, [r7, #24]
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80057f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80057f8:	69fb      	ldr	r3, [r7, #28]
 80057fa:	3301      	adds	r3, #1
 80057fc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	fa22 f303 	lsr.w	r3, r2, r3
 8005808:	2b00      	cmp	r3, #0
 800580a:	f47f ae63 	bne.w	80054d4 <HAL_GPIO_Init+0x14>
  }
}
 800580e:	bf00      	nop
 8005810:	bf00      	nop
 8005812:	3724      	adds	r7, #36	; 0x24
 8005814:	46bd      	mov	sp, r7
 8005816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581a:	4770      	bx	lr
 800581c:	58000400 	.word	0x58000400

08005820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	460b      	mov	r3, r1
 800582a:	807b      	strh	r3, [r7, #2]
 800582c:	4613      	mov	r3, r2
 800582e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005830:	787b      	ldrb	r3, [r7, #1]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d003      	beq.n	800583e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005836:	887a      	ldrh	r2, [r7, #2]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800583c:	e003      	b.n	8005846 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800583e:	887b      	ldrh	r3, [r7, #2]
 8005840:	041a      	lsls	r2, r3, #16
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	619a      	str	r2, [r3, #24]
}
 8005846:	bf00      	nop
 8005848:	370c      	adds	r7, #12
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
	...

08005854 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800585c:	4a08      	ldr	r2, [pc, #32]	; (8005880 <HAL_HSEM_FastTake+0x2c>)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	3320      	adds	r3, #32
 8005862:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005866:	4a07      	ldr	r2, [pc, #28]	; (8005884 <HAL_HSEM_FastTake+0x30>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d101      	bne.n	8005870 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800586c:	2300      	movs	r3, #0
 800586e:	e000      	b.n	8005872 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
}
 8005872:	4618      	mov	r0, r3
 8005874:	370c      	adds	r7, #12
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr
 800587e:	bf00      	nop
 8005880:	58026400 	.word	0x58026400
 8005884:	80000300 	.word	0x80000300

08005888 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8005888:	b480      	push	{r7}
 800588a:	b083      	sub	sp, #12
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8005892:	4906      	ldr	r1, [pc, #24]	; (80058ac <HAL_HSEM_Release+0x24>)
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80058a0:	bf00      	nop
 80058a2:	370c      	adds	r7, #12
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr
 80058ac:	58026400 	.word	0x58026400

080058b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80058b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058b2:	b08f      	sub	sp, #60	; 0x3c
 80058b4:	af0a      	add	r7, sp, #40	; 0x28
 80058b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d101      	bne.n	80058c2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	e116      	b.n	8005af0 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d106      	bne.n	80058e2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f7fc f85f 	bl	80019a0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2203      	movs	r2, #3
 80058e6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d102      	bne.n	80058fc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4618      	mov	r0, r3
 8005902:	f005 f9ad 	bl	800ac60 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	603b      	str	r3, [r7, #0]
 800590c:	687e      	ldr	r6, [r7, #4]
 800590e:	466d      	mov	r5, sp
 8005910:	f106 0410 	add.w	r4, r6, #16
 8005914:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005916:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005918:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800591a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800591c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005920:	e885 0003 	stmia.w	r5, {r0, r1}
 8005924:	1d33      	adds	r3, r6, #4
 8005926:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005928:	6838      	ldr	r0, [r7, #0]
 800592a:	f005 f92b 	bl	800ab84 <USB_CoreInit>
 800592e:	4603      	mov	r3, r0
 8005930:	2b00      	cmp	r3, #0
 8005932:	d005      	beq.n	8005940 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2202      	movs	r2, #2
 8005938:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e0d7      	b.n	8005af0 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2100      	movs	r1, #0
 8005946:	4618      	mov	r0, r3
 8005948:	f005 f99b 	bl	800ac82 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800594c:	2300      	movs	r3, #0
 800594e:	73fb      	strb	r3, [r7, #15]
 8005950:	e04a      	b.n	80059e8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005952:	7bfa      	ldrb	r2, [r7, #15]
 8005954:	6879      	ldr	r1, [r7, #4]
 8005956:	4613      	mov	r3, r2
 8005958:	00db      	lsls	r3, r3, #3
 800595a:	1a9b      	subs	r3, r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	440b      	add	r3, r1
 8005960:	333d      	adds	r3, #61	; 0x3d
 8005962:	2201      	movs	r2, #1
 8005964:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005966:	7bfa      	ldrb	r2, [r7, #15]
 8005968:	6879      	ldr	r1, [r7, #4]
 800596a:	4613      	mov	r3, r2
 800596c:	00db      	lsls	r3, r3, #3
 800596e:	1a9b      	subs	r3, r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	440b      	add	r3, r1
 8005974:	333c      	adds	r3, #60	; 0x3c
 8005976:	7bfa      	ldrb	r2, [r7, #15]
 8005978:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800597a:	7bfa      	ldrb	r2, [r7, #15]
 800597c:	7bfb      	ldrb	r3, [r7, #15]
 800597e:	b298      	uxth	r0, r3
 8005980:	6879      	ldr	r1, [r7, #4]
 8005982:	4613      	mov	r3, r2
 8005984:	00db      	lsls	r3, r3, #3
 8005986:	1a9b      	subs	r3, r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	440b      	add	r3, r1
 800598c:	3342      	adds	r3, #66	; 0x42
 800598e:	4602      	mov	r2, r0
 8005990:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005992:	7bfa      	ldrb	r2, [r7, #15]
 8005994:	6879      	ldr	r1, [r7, #4]
 8005996:	4613      	mov	r3, r2
 8005998:	00db      	lsls	r3, r3, #3
 800599a:	1a9b      	subs	r3, r3, r2
 800599c:	009b      	lsls	r3, r3, #2
 800599e:	440b      	add	r3, r1
 80059a0:	333f      	adds	r3, #63	; 0x3f
 80059a2:	2200      	movs	r2, #0
 80059a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80059a6:	7bfa      	ldrb	r2, [r7, #15]
 80059a8:	6879      	ldr	r1, [r7, #4]
 80059aa:	4613      	mov	r3, r2
 80059ac:	00db      	lsls	r3, r3, #3
 80059ae:	1a9b      	subs	r3, r3, r2
 80059b0:	009b      	lsls	r3, r3, #2
 80059b2:	440b      	add	r3, r1
 80059b4:	3344      	adds	r3, #68	; 0x44
 80059b6:	2200      	movs	r2, #0
 80059b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80059ba:	7bfa      	ldrb	r2, [r7, #15]
 80059bc:	6879      	ldr	r1, [r7, #4]
 80059be:	4613      	mov	r3, r2
 80059c0:	00db      	lsls	r3, r3, #3
 80059c2:	1a9b      	subs	r3, r3, r2
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	440b      	add	r3, r1
 80059c8:	3348      	adds	r3, #72	; 0x48
 80059ca:	2200      	movs	r2, #0
 80059cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80059ce:	7bfa      	ldrb	r2, [r7, #15]
 80059d0:	6879      	ldr	r1, [r7, #4]
 80059d2:	4613      	mov	r3, r2
 80059d4:	00db      	lsls	r3, r3, #3
 80059d6:	1a9b      	subs	r3, r3, r2
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	440b      	add	r3, r1
 80059dc:	3350      	adds	r3, #80	; 0x50
 80059de:	2200      	movs	r2, #0
 80059e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059e2:	7bfb      	ldrb	r3, [r7, #15]
 80059e4:	3301      	adds	r3, #1
 80059e6:	73fb      	strb	r3, [r7, #15]
 80059e8:	7bfa      	ldrb	r2, [r7, #15]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	429a      	cmp	r2, r3
 80059f0:	d3af      	bcc.n	8005952 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059f2:	2300      	movs	r3, #0
 80059f4:	73fb      	strb	r3, [r7, #15]
 80059f6:	e044      	b.n	8005a82 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80059f8:	7bfa      	ldrb	r2, [r7, #15]
 80059fa:	6879      	ldr	r1, [r7, #4]
 80059fc:	4613      	mov	r3, r2
 80059fe:	00db      	lsls	r3, r3, #3
 8005a00:	1a9b      	subs	r3, r3, r2
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	440b      	add	r3, r1
 8005a06:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005a0e:	7bfa      	ldrb	r2, [r7, #15]
 8005a10:	6879      	ldr	r1, [r7, #4]
 8005a12:	4613      	mov	r3, r2
 8005a14:	00db      	lsls	r3, r3, #3
 8005a16:	1a9b      	subs	r3, r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	440b      	add	r3, r1
 8005a1c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005a20:	7bfa      	ldrb	r2, [r7, #15]
 8005a22:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005a24:	7bfa      	ldrb	r2, [r7, #15]
 8005a26:	6879      	ldr	r1, [r7, #4]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	1a9b      	subs	r3, r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	440b      	add	r3, r1
 8005a32:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005a36:	2200      	movs	r2, #0
 8005a38:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005a3a:	7bfa      	ldrb	r2, [r7, #15]
 8005a3c:	6879      	ldr	r1, [r7, #4]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	00db      	lsls	r3, r3, #3
 8005a42:	1a9b      	subs	r3, r3, r2
 8005a44:	009b      	lsls	r3, r3, #2
 8005a46:	440b      	add	r3, r1
 8005a48:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005a50:	7bfa      	ldrb	r2, [r7, #15]
 8005a52:	6879      	ldr	r1, [r7, #4]
 8005a54:	4613      	mov	r3, r2
 8005a56:	00db      	lsls	r3, r3, #3
 8005a58:	1a9b      	subs	r3, r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	440b      	add	r3, r1
 8005a5e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005a62:	2200      	movs	r2, #0
 8005a64:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005a66:	7bfa      	ldrb	r2, [r7, #15]
 8005a68:	6879      	ldr	r1, [r7, #4]
 8005a6a:	4613      	mov	r3, r2
 8005a6c:	00db      	lsls	r3, r3, #3
 8005a6e:	1a9b      	subs	r3, r3, r2
 8005a70:	009b      	lsls	r3, r3, #2
 8005a72:	440b      	add	r3, r1
 8005a74:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005a78:	2200      	movs	r2, #0
 8005a7a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a7c:	7bfb      	ldrb	r3, [r7, #15]
 8005a7e:	3301      	adds	r3, #1
 8005a80:	73fb      	strb	r3, [r7, #15]
 8005a82:	7bfa      	ldrb	r2, [r7, #15]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d3b5      	bcc.n	80059f8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	603b      	str	r3, [r7, #0]
 8005a92:	687e      	ldr	r6, [r7, #4]
 8005a94:	466d      	mov	r5, sp
 8005a96:	f106 0410 	add.w	r4, r6, #16
 8005a9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005aa0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005aa2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005aa6:	e885 0003 	stmia.w	r5, {r0, r1}
 8005aaa:	1d33      	adds	r3, r6, #4
 8005aac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005aae:	6838      	ldr	r0, [r7, #0]
 8005ab0:	f005 f912 	bl	800acd8 <USB_DevInit>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d005      	beq.n	8005ac6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2202      	movs	r2, #2
 8005abe:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e014      	b.n	8005af0 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d102      	bne.n	8005ae4 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f000 f80a 	bl	8005af8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f005 fab4 	bl	800b056 <USB_DevDisconnect>

  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005af8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2201      	movs	r2, #1
 8005b0a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005b26:	4b05      	ldr	r3, [pc, #20]	; (8005b3c <HAL_PCDEx_ActivateLPM+0x44>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8005b2e:	2300      	movs	r3, #0
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3714      	adds	r7, #20
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr
 8005b3c:	10000003 	.word	0x10000003

08005b40 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8005b48:	4b29      	ldr	r3, [pc, #164]	; (8005bf0 <HAL_PWREx_ConfigSupply+0xb0>)
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f003 0307 	and.w	r3, r3, #7
 8005b50:	2b06      	cmp	r3, #6
 8005b52:	d00a      	beq.n	8005b6a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005b54:	4b26      	ldr	r3, [pc, #152]	; (8005bf0 <HAL_PWREx_ConfigSupply+0xb0>)
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d001      	beq.n	8005b66 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e040      	b.n	8005be8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005b66:	2300      	movs	r3, #0
 8005b68:	e03e      	b.n	8005be8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005b6a:	4b21      	ldr	r3, [pc, #132]	; (8005bf0 <HAL_PWREx_ConfigSupply+0xb0>)
 8005b6c:	68db      	ldr	r3, [r3, #12]
 8005b6e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8005b72:	491f      	ldr	r1, [pc, #124]	; (8005bf0 <HAL_PWREx_ConfigSupply+0xb0>)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005b7a:	f7fc f8dd 	bl	8001d38 <HAL_GetTick>
 8005b7e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005b80:	e009      	b.n	8005b96 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005b82:	f7fc f8d9 	bl	8001d38 <HAL_GetTick>
 8005b86:	4602      	mov	r2, r0
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	1ad3      	subs	r3, r2, r3
 8005b8c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005b90:	d901      	bls.n	8005b96 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e028      	b.n	8005be8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005b96:	4b16      	ldr	r3, [pc, #88]	; (8005bf0 <HAL_PWREx_ConfigSupply+0xb0>)
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ba2:	d1ee      	bne.n	8005b82 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2b1e      	cmp	r3, #30
 8005ba8:	d008      	beq.n	8005bbc <HAL_PWREx_ConfigSupply+0x7c>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b2e      	cmp	r3, #46	; 0x2e
 8005bae:	d005      	beq.n	8005bbc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2b1d      	cmp	r3, #29
 8005bb4:	d002      	beq.n	8005bbc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2b2d      	cmp	r3, #45	; 0x2d
 8005bba:	d114      	bne.n	8005be6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005bbc:	f7fc f8bc 	bl	8001d38 <HAL_GetTick>
 8005bc0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005bc2:	e009      	b.n	8005bd8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005bc4:	f7fc f8b8 	bl	8001d38 <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005bd2:	d901      	bls.n	8005bd8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e007      	b.n	8005be8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005bd8:	4b05      	ldr	r3, [pc, #20]	; (8005bf0 <HAL_PWREx_ConfigSupply+0xb0>)
 8005bda:	68db      	ldr	r3, [r3, #12]
 8005bdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005be0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005be4:	d1ee      	bne.n	8005bc4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005be6:	2300      	movs	r3, #0
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3710      	adds	r7, #16
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	58024800 	.word	0x58024800

08005bf4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005bf8:	4b05      	ldr	r3, [pc, #20]	; (8005c10 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005bfa:	68db      	ldr	r3, [r3, #12]
 8005bfc:	4a04      	ldr	r2, [pc, #16]	; (8005c10 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005bfe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005c02:	60d3      	str	r3, [r2, #12]
}
 8005c04:	bf00      	nop
 8005c06:	46bd      	mov	sp, r7
 8005c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0c:	4770      	bx	lr
 8005c0e:	bf00      	nop
 8005c10:	58024800 	.word	0x58024800

08005c14 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b08c      	sub	sp, #48	; 0x30
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d101      	bne.n	8005c26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e3fd      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	f000 8087 	beq.w	8005d42 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c34:	4b99      	ldr	r3, [pc, #612]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005c3e:	4b97      	ldr	r3, [pc, #604]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c42:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c46:	2b10      	cmp	r3, #16
 8005c48:	d007      	beq.n	8005c5a <HAL_RCC_OscConfig+0x46>
 8005c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c4c:	2b18      	cmp	r3, #24
 8005c4e:	d110      	bne.n	8005c72 <HAL_RCC_OscConfig+0x5e>
 8005c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c52:	f003 0303 	and.w	r3, r3, #3
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d10b      	bne.n	8005c72 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c5a:	4b90      	ldr	r3, [pc, #576]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d06c      	beq.n	8005d40 <HAL_RCC_OscConfig+0x12c>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d168      	bne.n	8005d40 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e3d7      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c7a:	d106      	bne.n	8005c8a <HAL_RCC_OscConfig+0x76>
 8005c7c:	4b87      	ldr	r3, [pc, #540]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a86      	ldr	r2, [pc, #536]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005c82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c86:	6013      	str	r3, [r2, #0]
 8005c88:	e02e      	b.n	8005ce8 <HAL_RCC_OscConfig+0xd4>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d10c      	bne.n	8005cac <HAL_RCC_OscConfig+0x98>
 8005c92:	4b82      	ldr	r3, [pc, #520]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a81      	ldr	r2, [pc, #516]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005c98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c9c:	6013      	str	r3, [r2, #0]
 8005c9e:	4b7f      	ldr	r3, [pc, #508]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a7e      	ldr	r2, [pc, #504]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005ca4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ca8:	6013      	str	r3, [r2, #0]
 8005caa:	e01d      	b.n	8005ce8 <HAL_RCC_OscConfig+0xd4>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005cb4:	d10c      	bne.n	8005cd0 <HAL_RCC_OscConfig+0xbc>
 8005cb6:	4b79      	ldr	r3, [pc, #484]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a78      	ldr	r2, [pc, #480]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005cbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005cc0:	6013      	str	r3, [r2, #0]
 8005cc2:	4b76      	ldr	r3, [pc, #472]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a75      	ldr	r2, [pc, #468]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005cc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ccc:	6013      	str	r3, [r2, #0]
 8005cce:	e00b      	b.n	8005ce8 <HAL_RCC_OscConfig+0xd4>
 8005cd0:	4b72      	ldr	r3, [pc, #456]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a71      	ldr	r2, [pc, #452]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005cd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cda:	6013      	str	r3, [r2, #0]
 8005cdc:	4b6f      	ldr	r3, [pc, #444]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a6e      	ldr	r2, [pc, #440]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005ce2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ce6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d013      	beq.n	8005d18 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf0:	f7fc f822 	bl	8001d38 <HAL_GetTick>
 8005cf4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005cf6:	e008      	b.n	8005d0a <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cf8:	f7fc f81e 	bl	8001d38 <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	2b64      	cmp	r3, #100	; 0x64
 8005d04:	d901      	bls.n	8005d0a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e38b      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005d0a:	4b64      	ldr	r3, [pc, #400]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d0f0      	beq.n	8005cf8 <HAL_RCC_OscConfig+0xe4>
 8005d16:	e014      	b.n	8005d42 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d18:	f7fc f80e 	bl	8001d38 <HAL_GetTick>
 8005d1c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005d1e:	e008      	b.n	8005d32 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d20:	f7fc f80a 	bl	8001d38 <HAL_GetTick>
 8005d24:	4602      	mov	r2, r0
 8005d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	2b64      	cmp	r3, #100	; 0x64
 8005d2c:	d901      	bls.n	8005d32 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005d2e:	2303      	movs	r3, #3
 8005d30:	e377      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005d32:	4b5a      	ldr	r3, [pc, #360]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d1f0      	bne.n	8005d20 <HAL_RCC_OscConfig+0x10c>
 8005d3e:	e000      	b.n	8005d42 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f003 0302 	and.w	r3, r3, #2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	f000 80ae 	beq.w	8005eac <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d50:	4b52      	ldr	r3, [pc, #328]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005d52:	691b      	ldr	r3, [r3, #16]
 8005d54:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d58:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005d5a:	4b50      	ldr	r3, [pc, #320]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d5e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005d60:	6a3b      	ldr	r3, [r7, #32]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d007      	beq.n	8005d76 <HAL_RCC_OscConfig+0x162>
 8005d66:	6a3b      	ldr	r3, [r7, #32]
 8005d68:	2b18      	cmp	r3, #24
 8005d6a:	d13a      	bne.n	8005de2 <HAL_RCC_OscConfig+0x1ce>
 8005d6c:	69fb      	ldr	r3, [r7, #28]
 8005d6e:	f003 0303 	and.w	r3, r3, #3
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d135      	bne.n	8005de2 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d76:	4b49      	ldr	r3, [pc, #292]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f003 0304 	and.w	r3, r3, #4
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d005      	beq.n	8005d8e <HAL_RCC_OscConfig+0x17a>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	68db      	ldr	r3, [r3, #12]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d101      	bne.n	8005d8e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e349      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d8e:	f7fc f803 	bl	8001d98 <HAL_GetREVID>
 8005d92:	4603      	mov	r3, r0
 8005d94:	f241 0203 	movw	r2, #4099	; 0x1003
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d817      	bhi.n	8005dcc <HAL_RCC_OscConfig+0x1b8>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	2b40      	cmp	r3, #64	; 0x40
 8005da2:	d108      	bne.n	8005db6 <HAL_RCC_OscConfig+0x1a2>
 8005da4:	4b3d      	ldr	r3, [pc, #244]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005dac:	4a3b      	ldr	r2, [pc, #236]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005dae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005db2:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005db4:	e07a      	b.n	8005eac <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005db6:	4b39      	ldr	r3, [pc, #228]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	691b      	ldr	r3, [r3, #16]
 8005dc2:	031b      	lsls	r3, r3, #12
 8005dc4:	4935      	ldr	r1, [pc, #212]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005dca:	e06f      	b.n	8005eac <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dcc:	4b33      	ldr	r3, [pc, #204]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	691b      	ldr	r3, [r3, #16]
 8005dd8:	061b      	lsls	r3, r3, #24
 8005dda:	4930      	ldr	r1, [pc, #192]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005de0:	e064      	b.n	8005eac <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d045      	beq.n	8005e76 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005dea:	4b2c      	ldr	r3, [pc, #176]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f023 0219 	bic.w	r2, r3, #25
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	4929      	ldr	r1, [pc, #164]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dfc:	f7fb ff9c 	bl	8001d38 <HAL_GetTick>
 8005e00:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005e02:	e008      	b.n	8005e16 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e04:	f7fb ff98 	bl	8001d38 <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	2b02      	cmp	r3, #2
 8005e10:	d901      	bls.n	8005e16 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e305      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005e16:	4b21      	ldr	r3, [pc, #132]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0304 	and.w	r3, r3, #4
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d0f0      	beq.n	8005e04 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e22:	f7fb ffb9 	bl	8001d98 <HAL_GetREVID>
 8005e26:	4603      	mov	r3, r0
 8005e28:	f241 0203 	movw	r2, #4099	; 0x1003
 8005e2c:	4293      	cmp	r3, r2
 8005e2e:	d817      	bhi.n	8005e60 <HAL_RCC_OscConfig+0x24c>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	691b      	ldr	r3, [r3, #16]
 8005e34:	2b40      	cmp	r3, #64	; 0x40
 8005e36:	d108      	bne.n	8005e4a <HAL_RCC_OscConfig+0x236>
 8005e38:	4b18      	ldr	r3, [pc, #96]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8005e40:	4a16      	ldr	r2, [pc, #88]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005e42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e46:	6053      	str	r3, [r2, #4]
 8005e48:	e030      	b.n	8005eac <HAL_RCC_OscConfig+0x298>
 8005e4a:	4b14      	ldr	r3, [pc, #80]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005e4c:	685b      	ldr	r3, [r3, #4]
 8005e4e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	031b      	lsls	r3, r3, #12
 8005e58:	4910      	ldr	r1, [pc, #64]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	604b      	str	r3, [r1, #4]
 8005e5e:	e025      	b.n	8005eac <HAL_RCC_OscConfig+0x298>
 8005e60:	4b0e      	ldr	r3, [pc, #56]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	061b      	lsls	r3, r3, #24
 8005e6e:	490b      	ldr	r1, [pc, #44]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	604b      	str	r3, [r1, #4]
 8005e74:	e01a      	b.n	8005eac <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e76:	4b09      	ldr	r3, [pc, #36]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a08      	ldr	r2, [pc, #32]	; (8005e9c <HAL_RCC_OscConfig+0x288>)
 8005e7c:	f023 0301 	bic.w	r3, r3, #1
 8005e80:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e82:	f7fb ff59 	bl	8001d38 <HAL_GetTick>
 8005e86:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005e88:	e00a      	b.n	8005ea0 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e8a:	f7fb ff55 	bl	8001d38 <HAL_GetTick>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e92:	1ad3      	subs	r3, r2, r3
 8005e94:	2b02      	cmp	r3, #2
 8005e96:	d903      	bls.n	8005ea0 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	e2c2      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
 8005e9c:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005ea0:	4b94      	ldr	r3, [pc, #592]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0304 	and.w	r3, r3, #4
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1ee      	bne.n	8005e8a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f003 0310 	and.w	r3, r3, #16
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	f000 80a9 	beq.w	800600c <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005eba:	4b8e      	ldr	r3, [pc, #568]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ec2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005ec4:	4b8b      	ldr	r3, [pc, #556]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ec8:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	2b08      	cmp	r3, #8
 8005ece:	d007      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x2cc>
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	2b18      	cmp	r3, #24
 8005ed4:	d13a      	bne.n	8005f4c <HAL_RCC_OscConfig+0x338>
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	f003 0303 	and.w	r3, r3, #3
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d135      	bne.n	8005f4c <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005ee0:	4b84      	ldr	r3, [pc, #528]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d005      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x2e4>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	69db      	ldr	r3, [r3, #28]
 8005ef0:	2b80      	cmp	r3, #128	; 0x80
 8005ef2:	d001      	beq.n	8005ef8 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e294      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005ef8:	f7fb ff4e 	bl	8001d98 <HAL_GetREVID>
 8005efc:	4603      	mov	r3, r0
 8005efe:	f241 0203 	movw	r2, #4099	; 0x1003
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d817      	bhi.n	8005f36 <HAL_RCC_OscConfig+0x322>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6a1b      	ldr	r3, [r3, #32]
 8005f0a:	2b20      	cmp	r3, #32
 8005f0c:	d108      	bne.n	8005f20 <HAL_RCC_OscConfig+0x30c>
 8005f0e:	4b79      	ldr	r3, [pc, #484]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005f16:	4a77      	ldr	r2, [pc, #476]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005f18:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f1c:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005f1e:	e075      	b.n	800600c <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005f20:	4b74      	ldr	r3, [pc, #464]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6a1b      	ldr	r3, [r3, #32]
 8005f2c:	069b      	lsls	r3, r3, #26
 8005f2e:	4971      	ldr	r1, [pc, #452]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005f30:	4313      	orrs	r3, r2
 8005f32:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005f34:	e06a      	b.n	800600c <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005f36:	4b6f      	ldr	r3, [pc, #444]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6a1b      	ldr	r3, [r3, #32]
 8005f42:	061b      	lsls	r3, r3, #24
 8005f44:	496b      	ldr	r1, [pc, #428]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005f46:	4313      	orrs	r3, r2
 8005f48:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005f4a:	e05f      	b.n	800600c <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	69db      	ldr	r3, [r3, #28]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d042      	beq.n	8005fda <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005f54:	4b67      	ldr	r3, [pc, #412]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a66      	ldr	r2, [pc, #408]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005f5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f60:	f7fb feea 	bl	8001d38 <HAL_GetTick>
 8005f64:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005f66:	e008      	b.n	8005f7a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005f68:	f7fb fee6 	bl	8001d38 <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	2b02      	cmp	r3, #2
 8005f74:	d901      	bls.n	8005f7a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8005f76:	2303      	movs	r3, #3
 8005f78:	e253      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005f7a:	4b5e      	ldr	r3, [pc, #376]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d0f0      	beq.n	8005f68 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005f86:	f7fb ff07 	bl	8001d98 <HAL_GetREVID>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	f241 0203 	movw	r2, #4099	; 0x1003
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d817      	bhi.n	8005fc4 <HAL_RCC_OscConfig+0x3b0>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	2b20      	cmp	r3, #32
 8005f9a:	d108      	bne.n	8005fae <HAL_RCC_OscConfig+0x39a>
 8005f9c:	4b55      	ldr	r3, [pc, #340]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8005fa4:	4a53      	ldr	r2, [pc, #332]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005fa6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005faa:	6053      	str	r3, [r2, #4]
 8005fac:	e02e      	b.n	800600c <HAL_RCC_OscConfig+0x3f8>
 8005fae:	4b51      	ldr	r3, [pc, #324]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005fb0:	685b      	ldr	r3, [r3, #4]
 8005fb2:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	069b      	lsls	r3, r3, #26
 8005fbc:	494d      	ldr	r1, [pc, #308]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005fbe:	4313      	orrs	r3, r2
 8005fc0:	604b      	str	r3, [r1, #4]
 8005fc2:	e023      	b.n	800600c <HAL_RCC_OscConfig+0x3f8>
 8005fc4:	4b4b      	ldr	r3, [pc, #300]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a1b      	ldr	r3, [r3, #32]
 8005fd0:	061b      	lsls	r3, r3, #24
 8005fd2:	4948      	ldr	r1, [pc, #288]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	60cb      	str	r3, [r1, #12]
 8005fd8:	e018      	b.n	800600c <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005fda:	4b46      	ldr	r3, [pc, #280]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	4a45      	ldr	r2, [pc, #276]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8005fe0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fe4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe6:	f7fb fea7 	bl	8001d38 <HAL_GetTick>
 8005fea:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005fec:	e008      	b.n	8006000 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8005fee:	f7fb fea3 	bl	8001d38 <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d901      	bls.n	8006000 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	e210      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006000:	4b3c      	ldr	r3, [pc, #240]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1f0      	bne.n	8005fee <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 0308 	and.w	r3, r3, #8
 8006014:	2b00      	cmp	r3, #0
 8006016:	d036      	beq.n	8006086 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	695b      	ldr	r3, [r3, #20]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d019      	beq.n	8006054 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006020:	4b34      	ldr	r3, [pc, #208]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8006022:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006024:	4a33      	ldr	r2, [pc, #204]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8006026:	f043 0301 	orr.w	r3, r3, #1
 800602a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800602c:	f7fb fe84 	bl	8001d38 <HAL_GetTick>
 8006030:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006032:	e008      	b.n	8006046 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006034:	f7fb fe80 	bl	8001d38 <HAL_GetTick>
 8006038:	4602      	mov	r2, r0
 800603a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	2b02      	cmp	r3, #2
 8006040:	d901      	bls.n	8006046 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006042:	2303      	movs	r3, #3
 8006044:	e1ed      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006046:	4b2b      	ldr	r3, [pc, #172]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8006048:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800604a:	f003 0302 	and.w	r3, r3, #2
 800604e:	2b00      	cmp	r3, #0
 8006050:	d0f0      	beq.n	8006034 <HAL_RCC_OscConfig+0x420>
 8006052:	e018      	b.n	8006086 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006054:	4b27      	ldr	r3, [pc, #156]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 8006056:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006058:	4a26      	ldr	r2, [pc, #152]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 800605a:	f023 0301 	bic.w	r3, r3, #1
 800605e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006060:	f7fb fe6a 	bl	8001d38 <HAL_GetTick>
 8006064:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006066:	e008      	b.n	800607a <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006068:	f7fb fe66 	bl	8001d38 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	2b02      	cmp	r3, #2
 8006074:	d901      	bls.n	800607a <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e1d3      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800607a:	4b1e      	ldr	r3, [pc, #120]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 800607c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800607e:	f003 0302 	and.w	r3, r3, #2
 8006082:	2b00      	cmp	r3, #0
 8006084:	d1f0      	bne.n	8006068 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 0320 	and.w	r3, r3, #32
 800608e:	2b00      	cmp	r3, #0
 8006090:	d038      	beq.n	8006104 <HAL_RCC_OscConfig+0x4f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	699b      	ldr	r3, [r3, #24]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d019      	beq.n	80060ce <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800609a:	4b16      	ldr	r3, [pc, #88]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a15      	ldr	r2, [pc, #84]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 80060a0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80060a4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80060a6:	f7fb fe47 	bl	8001d38 <HAL_GetTick>
 80060aa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80060ac:	e008      	b.n	80060c0 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80060ae:	f7fb fe43 	bl	8001d38 <HAL_GetTick>
 80060b2:	4602      	mov	r2, r0
 80060b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060b6:	1ad3      	subs	r3, r2, r3
 80060b8:	2b02      	cmp	r3, #2
 80060ba:	d901      	bls.n	80060c0 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 80060bc:	2303      	movs	r3, #3
 80060be:	e1b0      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80060c0:	4b0c      	ldr	r3, [pc, #48]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d0f0      	beq.n	80060ae <HAL_RCC_OscConfig+0x49a>
 80060cc:	e01a      	b.n	8006104 <HAL_RCC_OscConfig+0x4f0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80060ce:	4b09      	ldr	r3, [pc, #36]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4a08      	ldr	r2, [pc, #32]	; (80060f4 <HAL_RCC_OscConfig+0x4e0>)
 80060d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060d8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80060da:	f7fb fe2d 	bl	8001d38 <HAL_GetTick>
 80060de:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80060e0:	e00a      	b.n	80060f8 <HAL_RCC_OscConfig+0x4e4>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80060e2:	f7fb fe29 	bl	8001d38 <HAL_GetTick>
 80060e6:	4602      	mov	r2, r0
 80060e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ea:	1ad3      	subs	r3, r2, r3
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	d903      	bls.n	80060f8 <HAL_RCC_OscConfig+0x4e4>
        {
          return HAL_TIMEOUT;
 80060f0:	2303      	movs	r3, #3
 80060f2:	e196      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
 80060f4:	58024400 	.word	0x58024400
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80060f8:	4b99      	ldr	r3, [pc, #612]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1ee      	bne.n	80060e2 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0304 	and.w	r3, r3, #4
 800610c:	2b00      	cmp	r3, #0
 800610e:	f000 8081 	beq.w	8006214 <HAL_RCC_OscConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006112:	4b94      	ldr	r3, [pc, #592]	; (8006364 <HAL_RCC_OscConfig+0x750>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a93      	ldr	r2, [pc, #588]	; (8006364 <HAL_RCC_OscConfig+0x750>)
 8006118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800611c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800611e:	f7fb fe0b 	bl	8001d38 <HAL_GetTick>
 8006122:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006124:	e008      	b.n	8006138 <HAL_RCC_OscConfig+0x524>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006126:	f7fb fe07 	bl	8001d38 <HAL_GetTick>
 800612a:	4602      	mov	r2, r0
 800612c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	2b64      	cmp	r3, #100	; 0x64
 8006132:	d901      	bls.n	8006138 <HAL_RCC_OscConfig+0x524>
      {
        return HAL_TIMEOUT;
 8006134:	2303      	movs	r3, #3
 8006136:	e174      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006138:	4b8a      	ldr	r3, [pc, #552]	; (8006364 <HAL_RCC_OscConfig+0x750>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006140:	2b00      	cmp	r3, #0
 8006142:	d0f0      	beq.n	8006126 <HAL_RCC_OscConfig+0x512>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	2b01      	cmp	r3, #1
 800614a:	d106      	bne.n	800615a <HAL_RCC_OscConfig+0x546>
 800614c:	4b84      	ldr	r3, [pc, #528]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800614e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006150:	4a83      	ldr	r2, [pc, #524]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006152:	f043 0301 	orr.w	r3, r3, #1
 8006156:	6713      	str	r3, [r2, #112]	; 0x70
 8006158:	e02d      	b.n	80061b6 <HAL_RCC_OscConfig+0x5a2>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d10c      	bne.n	800617c <HAL_RCC_OscConfig+0x568>
 8006162:	4b7f      	ldr	r3, [pc, #508]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006166:	4a7e      	ldr	r2, [pc, #504]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006168:	f023 0301 	bic.w	r3, r3, #1
 800616c:	6713      	str	r3, [r2, #112]	; 0x70
 800616e:	4b7c      	ldr	r3, [pc, #496]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006172:	4a7b      	ldr	r2, [pc, #492]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006174:	f023 0304 	bic.w	r3, r3, #4
 8006178:	6713      	str	r3, [r2, #112]	; 0x70
 800617a:	e01c      	b.n	80061b6 <HAL_RCC_OscConfig+0x5a2>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	2b05      	cmp	r3, #5
 8006182:	d10c      	bne.n	800619e <HAL_RCC_OscConfig+0x58a>
 8006184:	4b76      	ldr	r3, [pc, #472]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006186:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006188:	4a75      	ldr	r2, [pc, #468]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800618a:	f043 0304 	orr.w	r3, r3, #4
 800618e:	6713      	str	r3, [r2, #112]	; 0x70
 8006190:	4b73      	ldr	r3, [pc, #460]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006194:	4a72      	ldr	r2, [pc, #456]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006196:	f043 0301 	orr.w	r3, r3, #1
 800619a:	6713      	str	r3, [r2, #112]	; 0x70
 800619c:	e00b      	b.n	80061b6 <HAL_RCC_OscConfig+0x5a2>
 800619e:	4b70      	ldr	r3, [pc, #448]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80061a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a2:	4a6f      	ldr	r2, [pc, #444]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80061a4:	f023 0301 	bic.w	r3, r3, #1
 80061a8:	6713      	str	r3, [r2, #112]	; 0x70
 80061aa:	4b6d      	ldr	r3, [pc, #436]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80061ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061ae:	4a6c      	ldr	r2, [pc, #432]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80061b0:	f023 0304 	bic.w	r3, r3, #4
 80061b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d015      	beq.n	80061ea <HAL_RCC_OscConfig+0x5d6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061be:	f7fb fdbb 	bl	8001d38 <HAL_GetTick>
 80061c2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80061c4:	e00a      	b.n	80061dc <HAL_RCC_OscConfig+0x5c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061c6:	f7fb fdb7 	bl	8001d38 <HAL_GetTick>
 80061ca:	4602      	mov	r2, r0
 80061cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d901      	bls.n	80061dc <HAL_RCC_OscConfig+0x5c8>
        {
          return HAL_TIMEOUT;
 80061d8:	2303      	movs	r3, #3
 80061da:	e122      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80061dc:	4b60      	ldr	r3, [pc, #384]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80061de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061e0:	f003 0302 	and.w	r3, r3, #2
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d0ee      	beq.n	80061c6 <HAL_RCC_OscConfig+0x5b2>
 80061e8:	e014      	b.n	8006214 <HAL_RCC_OscConfig+0x600>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061ea:	f7fb fda5 	bl	8001d38 <HAL_GetTick>
 80061ee:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80061f0:	e00a      	b.n	8006208 <HAL_RCC_OscConfig+0x5f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061f2:	f7fb fda1 	bl	8001d38 <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006200:	4293      	cmp	r3, r2
 8006202:	d901      	bls.n	8006208 <HAL_RCC_OscConfig+0x5f4>
        {
          return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e10c      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006208:	4b55      	ldr	r3, [pc, #340]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800620a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800620c:	f003 0302 	and.w	r3, r3, #2
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1ee      	bne.n	80061f2 <HAL_RCC_OscConfig+0x5de>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006218:	2b00      	cmp	r3, #0
 800621a:	f000 8101 	beq.w	8006420 <HAL_RCC_OscConfig+0x80c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800621e:	4b50      	ldr	r3, [pc, #320]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006226:	2b18      	cmp	r3, #24
 8006228:	f000 80bc 	beq.w	80063a4 <HAL_RCC_OscConfig+0x790>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006230:	2b02      	cmp	r3, #2
 8006232:	f040 809d 	bne.w	8006370 <HAL_RCC_OscConfig+0x75c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006236:	4b4a      	ldr	r3, [pc, #296]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a49      	ldr	r2, [pc, #292]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800623c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006240:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006242:	f7fb fd79 	bl	8001d38 <HAL_GetTick>
 8006246:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006248:	e008      	b.n	800625c <HAL_RCC_OscConfig+0x648>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800624a:	f7fb fd75 	bl	8001d38 <HAL_GetTick>
 800624e:	4602      	mov	r2, r0
 8006250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	2b02      	cmp	r3, #2
 8006256:	d901      	bls.n	800625c <HAL_RCC_OscConfig+0x648>
          {
            return HAL_TIMEOUT;
 8006258:	2303      	movs	r3, #3
 800625a:	e0e2      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800625c:	4b40      	ldr	r3, [pc, #256]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d1f0      	bne.n	800624a <HAL_RCC_OscConfig+0x636>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006268:	4b3d      	ldr	r3, [pc, #244]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800626a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800626c:	4b3e      	ldr	r3, [pc, #248]	; (8006368 <HAL_RCC_OscConfig+0x754>)
 800626e:	4013      	ands	r3, r2
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006278:	0112      	lsls	r2, r2, #4
 800627a:	430a      	orrs	r2, r1
 800627c:	4938      	ldr	r1, [pc, #224]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800627e:	4313      	orrs	r3, r2
 8006280:	628b      	str	r3, [r1, #40]	; 0x28
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006286:	3b01      	subs	r3, #1
 8006288:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006290:	3b01      	subs	r3, #1
 8006292:	025b      	lsls	r3, r3, #9
 8006294:	b29b      	uxth	r3, r3
 8006296:	431a      	orrs	r2, r3
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629c:	3b01      	subs	r3, #1
 800629e:	041b      	lsls	r3, r3, #16
 80062a0:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80062a4:	431a      	orrs	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062aa:	3b01      	subs	r3, #1
 80062ac:	061b      	lsls	r3, r3, #24
 80062ae:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80062b2:	492b      	ldr	r1, [pc, #172]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80062b4:	4313      	orrs	r3, r2
 80062b6:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 80062b8:	4b29      	ldr	r3, [pc, #164]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80062ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062bc:	4a28      	ldr	r2, [pc, #160]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80062be:	f023 0301 	bic.w	r3, r3, #1
 80062c2:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80062c4:	4b26      	ldr	r3, [pc, #152]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80062c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062c8:	4b28      	ldr	r3, [pc, #160]	; (800636c <HAL_RCC_OscConfig+0x758>)
 80062ca:	4013      	ands	r3, r2
 80062cc:	687a      	ldr	r2, [r7, #4]
 80062ce:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80062d0:	00d2      	lsls	r2, r2, #3
 80062d2:	4923      	ldr	r1, [pc, #140]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80062d4:	4313      	orrs	r3, r2
 80062d6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80062d8:	4b21      	ldr	r3, [pc, #132]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80062da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062dc:	f023 020c 	bic.w	r2, r3, #12
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e4:	491e      	ldr	r1, [pc, #120]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80062e6:	4313      	orrs	r3, r2
 80062e8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80062ea:	4b1d      	ldr	r3, [pc, #116]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80062ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ee:	f023 0202 	bic.w	r2, r3, #2
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062f6:	491a      	ldr	r1, [pc, #104]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80062f8:	4313      	orrs	r3, r2
 80062fa:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80062fc:	4b18      	ldr	r3, [pc, #96]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 80062fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006300:	4a17      	ldr	r2, [pc, #92]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006302:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006306:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006308:	4b15      	ldr	r3, [pc, #84]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800630a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800630c:	4a14      	ldr	r2, [pc, #80]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800630e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006312:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006314:	4b12      	ldr	r3, [pc, #72]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006318:	4a11      	ldr	r2, [pc, #68]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800631a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800631e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8006320:	4b0f      	ldr	r3, [pc, #60]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006324:	4a0e      	ldr	r2, [pc, #56]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006326:	f043 0301 	orr.w	r3, r3, #1
 800632a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800632c:	4b0c      	ldr	r3, [pc, #48]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a0b      	ldr	r2, [pc, #44]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006332:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006336:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006338:	f7fb fcfe 	bl	8001d38 <HAL_GetTick>
 800633c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800633e:	e008      	b.n	8006352 <HAL_RCC_OscConfig+0x73e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006340:	f7fb fcfa 	bl	8001d38 <HAL_GetTick>
 8006344:	4602      	mov	r2, r0
 8006346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006348:	1ad3      	subs	r3, r2, r3
 800634a:	2b02      	cmp	r3, #2
 800634c:	d901      	bls.n	8006352 <HAL_RCC_OscConfig+0x73e>
          {
            return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e067      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006352:	4b03      	ldr	r3, [pc, #12]	; (8006360 <HAL_RCC_OscConfig+0x74c>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800635a:	2b00      	cmp	r3, #0
 800635c:	d0f0      	beq.n	8006340 <HAL_RCC_OscConfig+0x72c>
 800635e:	e05f      	b.n	8006420 <HAL_RCC_OscConfig+0x80c>
 8006360:	58024400 	.word	0x58024400
 8006364:	58024800 	.word	0x58024800
 8006368:	fffffc0c 	.word	0xfffffc0c
 800636c:	ffff0007 	.word	0xffff0007
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006370:	4b2e      	ldr	r3, [pc, #184]	; (800642c <HAL_RCC_OscConfig+0x818>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a2d      	ldr	r2, [pc, #180]	; (800642c <HAL_RCC_OscConfig+0x818>)
 8006376:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800637a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800637c:	f7fb fcdc 	bl	8001d38 <HAL_GetTick>
 8006380:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006382:	e008      	b.n	8006396 <HAL_RCC_OscConfig+0x782>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006384:	f7fb fcd8 	bl	8001d38 <HAL_GetTick>
 8006388:	4602      	mov	r2, r0
 800638a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800638c:	1ad3      	subs	r3, r2, r3
 800638e:	2b02      	cmp	r3, #2
 8006390:	d901      	bls.n	8006396 <HAL_RCC_OscConfig+0x782>
          {
            return HAL_TIMEOUT;
 8006392:	2303      	movs	r3, #3
 8006394:	e045      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006396:	4b25      	ldr	r3, [pc, #148]	; (800642c <HAL_RCC_OscConfig+0x818>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d1f0      	bne.n	8006384 <HAL_RCC_OscConfig+0x770>
 80063a2:	e03d      	b.n	8006420 <HAL_RCC_OscConfig+0x80c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80063a4:	4b21      	ldr	r3, [pc, #132]	; (800642c <HAL_RCC_OscConfig+0x818>)
 80063a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80063aa:	4b20      	ldr	r3, [pc, #128]	; (800642c <HAL_RCC_OscConfig+0x818>)
 80063ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063ae:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d031      	beq.n	800641c <HAL_RCC_OscConfig+0x808>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063b8:	693b      	ldr	r3, [r7, #16]
 80063ba:	f003 0203 	and.w	r2, r3, #3
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063c2:	429a      	cmp	r2, r3
 80063c4:	d12a      	bne.n	800641c <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	091b      	lsrs	r3, r3, #4
 80063ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063d2:	429a      	cmp	r2, r3
 80063d4:	d122      	bne.n	800641c <HAL_RCC_OscConfig+0x808>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80063e2:	429a      	cmp	r2, r3
 80063e4:	d11a      	bne.n	800641c <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	0a5b      	lsrs	r3, r3, #9
 80063ea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80063f2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d111      	bne.n	800641c <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	0c1b      	lsrs	r3, r3, #16
 80063fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006404:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006406:	429a      	cmp	r2, r3
 8006408:	d108      	bne.n	800641c <HAL_RCC_OscConfig+0x808>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	0e1b      	lsrs	r3, r3, #24
 800640e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006416:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006418:	429a      	cmp	r2, r3
 800641a:	d001      	beq.n	8006420 <HAL_RCC_OscConfig+0x80c>
      {
        return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e000      	b.n	8006422 <HAL_RCC_OscConfig+0x80e>
      }
    }
  }
  return HAL_OK;
 8006420:	2300      	movs	r3, #0
}
 8006422:	4618      	mov	r0, r3
 8006424:	3730      	adds	r7, #48	; 0x30
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}
 800642a:	bf00      	nop
 800642c:	58024400 	.word	0x58024400

08006430 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b086      	sub	sp, #24
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
 8006438:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d101      	bne.n	8006444 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e19c      	b.n	800677e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006444:	4b8a      	ldr	r3, [pc, #552]	; (8006670 <HAL_RCC_ClockConfig+0x240>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 030f 	and.w	r3, r3, #15
 800644c:	683a      	ldr	r2, [r7, #0]
 800644e:	429a      	cmp	r2, r3
 8006450:	d910      	bls.n	8006474 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006452:	4b87      	ldr	r3, [pc, #540]	; (8006670 <HAL_RCC_ClockConfig+0x240>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f023 020f 	bic.w	r2, r3, #15
 800645a:	4985      	ldr	r1, [pc, #532]	; (8006670 <HAL_RCC_ClockConfig+0x240>)
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	4313      	orrs	r3, r2
 8006460:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006462:	4b83      	ldr	r3, [pc, #524]	; (8006670 <HAL_RCC_ClockConfig+0x240>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 030f 	and.w	r3, r3, #15
 800646a:	683a      	ldr	r2, [r7, #0]
 800646c:	429a      	cmp	r2, r3
 800646e:	d001      	beq.n	8006474 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006470:	2301      	movs	r3, #1
 8006472:	e184      	b.n	800677e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 0304 	and.w	r3, r3, #4
 800647c:	2b00      	cmp	r3, #0
 800647e:	d010      	beq.n	80064a2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	691a      	ldr	r2, [r3, #16]
 8006484:	4b7b      	ldr	r3, [pc, #492]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006486:	699b      	ldr	r3, [r3, #24]
 8006488:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800648c:	429a      	cmp	r2, r3
 800648e:	d908      	bls.n	80064a2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006490:	4b78      	ldr	r3, [pc, #480]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006492:	699b      	ldr	r3, [r3, #24]
 8006494:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	691b      	ldr	r3, [r3, #16]
 800649c:	4975      	ldr	r1, [pc, #468]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 800649e:	4313      	orrs	r3, r2
 80064a0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0308 	and.w	r3, r3, #8
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d010      	beq.n	80064d0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	695a      	ldr	r2, [r3, #20]
 80064b2:	4b70      	ldr	r3, [pc, #448]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 80064b4:	69db      	ldr	r3, [r3, #28]
 80064b6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d908      	bls.n	80064d0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80064be:	4b6d      	ldr	r3, [pc, #436]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 80064c0:	69db      	ldr	r3, [r3, #28]
 80064c2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	496a      	ldr	r1, [pc, #424]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 0310 	and.w	r3, r3, #16
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d010      	beq.n	80064fe <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	699a      	ldr	r2, [r3, #24]
 80064e0:	4b64      	ldr	r3, [pc, #400]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 80064e2:	69db      	ldr	r3, [r3, #28]
 80064e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d908      	bls.n	80064fe <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80064ec:	4b61      	ldr	r3, [pc, #388]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 80064ee:	69db      	ldr	r3, [r3, #28]
 80064f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	699b      	ldr	r3, [r3, #24]
 80064f8:	495e      	ldr	r1, [pc, #376]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 80064fa:	4313      	orrs	r3, r2
 80064fc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0320 	and.w	r3, r3, #32
 8006506:	2b00      	cmp	r3, #0
 8006508:	d010      	beq.n	800652c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	69da      	ldr	r2, [r3, #28]
 800650e:	4b59      	ldr	r3, [pc, #356]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006516:	429a      	cmp	r2, r3
 8006518:	d908      	bls.n	800652c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800651a:	4b56      	ldr	r3, [pc, #344]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 800651c:	6a1b      	ldr	r3, [r3, #32]
 800651e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	69db      	ldr	r3, [r3, #28]
 8006526:	4953      	ldr	r1, [pc, #332]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006528:	4313      	orrs	r3, r2
 800652a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f003 0302 	and.w	r3, r3, #2
 8006534:	2b00      	cmp	r3, #0
 8006536:	d010      	beq.n	800655a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	68da      	ldr	r2, [r3, #12]
 800653c:	4b4d      	ldr	r3, [pc, #308]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 800653e:	699b      	ldr	r3, [r3, #24]
 8006540:	f003 030f 	and.w	r3, r3, #15
 8006544:	429a      	cmp	r2, r3
 8006546:	d908      	bls.n	800655a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006548:	4b4a      	ldr	r3, [pc, #296]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 800654a:	699b      	ldr	r3, [r3, #24]
 800654c:	f023 020f 	bic.w	r2, r3, #15
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	4947      	ldr	r1, [pc, #284]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006556:	4313      	orrs	r3, r2
 8006558:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	f003 0301 	and.w	r3, r3, #1
 8006562:	2b00      	cmp	r3, #0
 8006564:	d055      	beq.n	8006612 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006566:	4b43      	ldr	r3, [pc, #268]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	4940      	ldr	r1, [pc, #256]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006574:	4313      	orrs	r3, r2
 8006576:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	2b02      	cmp	r3, #2
 800657e:	d107      	bne.n	8006590 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006580:	4b3c      	ldr	r3, [pc, #240]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d121      	bne.n	80065d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e0f6      	b.n	800677e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	2b03      	cmp	r3, #3
 8006596:	d107      	bne.n	80065a8 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006598:	4b36      	ldr	r3, [pc, #216]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d115      	bne.n	80065d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80065a4:	2301      	movs	r3, #1
 80065a6:	e0ea      	b.n	800677e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685b      	ldr	r3, [r3, #4]
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d107      	bne.n	80065c0 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80065b0:	4b30      	ldr	r3, [pc, #192]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d109      	bne.n	80065d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e0de      	b.n	800677e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80065c0:	4b2c      	ldr	r3, [pc, #176]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0304 	and.w	r3, r3, #4
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d101      	bne.n	80065d0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e0d6      	b.n	800677e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80065d0:	4b28      	ldr	r3, [pc, #160]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 80065d2:	691b      	ldr	r3, [r3, #16]
 80065d4:	f023 0207 	bic.w	r2, r3, #7
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	4925      	ldr	r1, [pc, #148]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 80065de:	4313      	orrs	r3, r2
 80065e0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065e2:	f7fb fba9 	bl	8001d38 <HAL_GetTick>
 80065e6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80065e8:	e00a      	b.n	8006600 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80065ea:	f7fb fba5 	bl	8001d38 <HAL_GetTick>
 80065ee:	4602      	mov	r2, r0
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d901      	bls.n	8006600 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80065fc:	2303      	movs	r3, #3
 80065fe:	e0be      	b.n	800677e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006600:	4b1c      	ldr	r3, [pc, #112]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006602:	691b      	ldr	r3, [r3, #16]
 8006604:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	00db      	lsls	r3, r3, #3
 800660e:	429a      	cmp	r2, r3
 8006610:	d1eb      	bne.n	80065ea <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 0302 	and.w	r3, r3, #2
 800661a:	2b00      	cmp	r3, #0
 800661c:	d010      	beq.n	8006640 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	68da      	ldr	r2, [r3, #12]
 8006622:	4b14      	ldr	r3, [pc, #80]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006624:	699b      	ldr	r3, [r3, #24]
 8006626:	f003 030f 	and.w	r3, r3, #15
 800662a:	429a      	cmp	r2, r3
 800662c:	d208      	bcs.n	8006640 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800662e:	4b11      	ldr	r3, [pc, #68]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 8006630:	699b      	ldr	r3, [r3, #24]
 8006632:	f023 020f 	bic.w	r2, r3, #15
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	490e      	ldr	r1, [pc, #56]	; (8006674 <HAL_RCC_ClockConfig+0x244>)
 800663c:	4313      	orrs	r3, r2
 800663e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006640:	4b0b      	ldr	r3, [pc, #44]	; (8006670 <HAL_RCC_ClockConfig+0x240>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f003 030f 	and.w	r3, r3, #15
 8006648:	683a      	ldr	r2, [r7, #0]
 800664a:	429a      	cmp	r2, r3
 800664c:	d214      	bcs.n	8006678 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800664e:	4b08      	ldr	r3, [pc, #32]	; (8006670 <HAL_RCC_ClockConfig+0x240>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f023 020f 	bic.w	r2, r3, #15
 8006656:	4906      	ldr	r1, [pc, #24]	; (8006670 <HAL_RCC_ClockConfig+0x240>)
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	4313      	orrs	r3, r2
 800665c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800665e:	4b04      	ldr	r3, [pc, #16]	; (8006670 <HAL_RCC_ClockConfig+0x240>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 030f 	and.w	r3, r3, #15
 8006666:	683a      	ldr	r2, [r7, #0]
 8006668:	429a      	cmp	r2, r3
 800666a:	d005      	beq.n	8006678 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e086      	b.n	800677e <HAL_RCC_ClockConfig+0x34e>
 8006670:	52002000 	.word	0x52002000
 8006674:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f003 0304 	and.w	r3, r3, #4
 8006680:	2b00      	cmp	r3, #0
 8006682:	d010      	beq.n	80066a6 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	691a      	ldr	r2, [r3, #16]
 8006688:	4b3f      	ldr	r3, [pc, #252]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006690:	429a      	cmp	r2, r3
 8006692:	d208      	bcs.n	80066a6 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006694:	4b3c      	ldr	r3, [pc, #240]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 8006696:	699b      	ldr	r3, [r3, #24]
 8006698:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	4939      	ldr	r1, [pc, #228]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 80066a2:	4313      	orrs	r3, r2
 80066a4:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f003 0308 	and.w	r3, r3, #8
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d010      	beq.n	80066d4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	695a      	ldr	r2, [r3, #20]
 80066b6:	4b34      	ldr	r3, [pc, #208]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 80066b8:	69db      	ldr	r3, [r3, #28]
 80066ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80066be:	429a      	cmp	r2, r3
 80066c0:	d208      	bcs.n	80066d4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80066c2:	4b31      	ldr	r3, [pc, #196]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 80066c4:	69db      	ldr	r3, [r3, #28]
 80066c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	695b      	ldr	r3, [r3, #20]
 80066ce:	492e      	ldr	r1, [pc, #184]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 80066d0:	4313      	orrs	r3, r2
 80066d2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f003 0310 	and.w	r3, r3, #16
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d010      	beq.n	8006702 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	699a      	ldr	r2, [r3, #24]
 80066e4:	4b28      	ldr	r3, [pc, #160]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 80066e6:	69db      	ldr	r3, [r3, #28]
 80066e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80066ec:	429a      	cmp	r2, r3
 80066ee:	d208      	bcs.n	8006702 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80066f0:	4b25      	ldr	r3, [pc, #148]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 80066f2:	69db      	ldr	r3, [r3, #28]
 80066f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	699b      	ldr	r3, [r3, #24]
 80066fc:	4922      	ldr	r1, [pc, #136]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0320 	and.w	r3, r3, #32
 800670a:	2b00      	cmp	r3, #0
 800670c:	d010      	beq.n	8006730 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	69da      	ldr	r2, [r3, #28]
 8006712:	4b1d      	ldr	r3, [pc, #116]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 8006714:	6a1b      	ldr	r3, [r3, #32]
 8006716:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800671a:	429a      	cmp	r2, r3
 800671c:	d208      	bcs.n	8006730 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800671e:	4b1a      	ldr	r3, [pc, #104]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 8006720:	6a1b      	ldr	r3, [r3, #32]
 8006722:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	69db      	ldr	r3, [r3, #28]
 800672a:	4917      	ldr	r1, [pc, #92]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 800672c:	4313      	orrs	r3, r2
 800672e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006730:	f000 f834 	bl	800679c <HAL_RCC_GetSysClockFreq>
 8006734:	4602      	mov	r2, r0
 8006736:	4b14      	ldr	r3, [pc, #80]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 8006738:	699b      	ldr	r3, [r3, #24]
 800673a:	0a1b      	lsrs	r3, r3, #8
 800673c:	f003 030f 	and.w	r3, r3, #15
 8006740:	4912      	ldr	r1, [pc, #72]	; (800678c <HAL_RCC_ClockConfig+0x35c>)
 8006742:	5ccb      	ldrb	r3, [r1, r3]
 8006744:	f003 031f 	and.w	r3, r3, #31
 8006748:	fa22 f303 	lsr.w	r3, r2, r3
 800674c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800674e:	4b0e      	ldr	r3, [pc, #56]	; (8006788 <HAL_RCC_ClockConfig+0x358>)
 8006750:	699b      	ldr	r3, [r3, #24]
 8006752:	f003 030f 	and.w	r3, r3, #15
 8006756:	4a0d      	ldr	r2, [pc, #52]	; (800678c <HAL_RCC_ClockConfig+0x35c>)
 8006758:	5cd3      	ldrb	r3, [r2, r3]
 800675a:	f003 031f 	and.w	r3, r3, #31
 800675e:	693a      	ldr	r2, [r7, #16]
 8006760:	fa22 f303 	lsr.w	r3, r2, r3
 8006764:	4a0a      	ldr	r2, [pc, #40]	; (8006790 <HAL_RCC_ClockConfig+0x360>)
 8006766:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006768:	4a0a      	ldr	r2, [pc, #40]	; (8006794 <HAL_RCC_ClockConfig+0x364>)
 800676a:	693b      	ldr	r3, [r7, #16]
 800676c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800676e:	4b0a      	ldr	r3, [pc, #40]	; (8006798 <HAL_RCC_ClockConfig+0x368>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4618      	mov	r0, r3
 8006774:	f7fb fa96 	bl	8001ca4 <HAL_InitTick>
 8006778:	4603      	mov	r3, r0
 800677a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800677c:	7bfb      	ldrb	r3, [r7, #15]
}
 800677e:	4618      	mov	r0, r3
 8006780:	3718      	adds	r7, #24
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
 8006786:	bf00      	nop
 8006788:	58024400 	.word	0x58024400
 800678c:	0800b31c 	.word	0x0800b31c
 8006790:	24000004 	.word	0x24000004
 8006794:	24000000 	.word	0x24000000
 8006798:	24000018 	.word	0x24000018

0800679c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800679c:	b480      	push	{r7}
 800679e:	b089      	sub	sp, #36	; 0x24
 80067a0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80067a2:	4bb3      	ldr	r3, [pc, #716]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80067a4:	691b      	ldr	r3, [r3, #16]
 80067a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80067aa:	2b18      	cmp	r3, #24
 80067ac:	f200 8155 	bhi.w	8006a5a <HAL_RCC_GetSysClockFreq+0x2be>
 80067b0:	a201      	add	r2, pc, #4	; (adr r2, 80067b8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80067b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b6:	bf00      	nop
 80067b8:	0800681d 	.word	0x0800681d
 80067bc:	08006a5b 	.word	0x08006a5b
 80067c0:	08006a5b 	.word	0x08006a5b
 80067c4:	08006a5b 	.word	0x08006a5b
 80067c8:	08006a5b 	.word	0x08006a5b
 80067cc:	08006a5b 	.word	0x08006a5b
 80067d0:	08006a5b 	.word	0x08006a5b
 80067d4:	08006a5b 	.word	0x08006a5b
 80067d8:	08006843 	.word	0x08006843
 80067dc:	08006a5b 	.word	0x08006a5b
 80067e0:	08006a5b 	.word	0x08006a5b
 80067e4:	08006a5b 	.word	0x08006a5b
 80067e8:	08006a5b 	.word	0x08006a5b
 80067ec:	08006a5b 	.word	0x08006a5b
 80067f0:	08006a5b 	.word	0x08006a5b
 80067f4:	08006a5b 	.word	0x08006a5b
 80067f8:	08006849 	.word	0x08006849
 80067fc:	08006a5b 	.word	0x08006a5b
 8006800:	08006a5b 	.word	0x08006a5b
 8006804:	08006a5b 	.word	0x08006a5b
 8006808:	08006a5b 	.word	0x08006a5b
 800680c:	08006a5b 	.word	0x08006a5b
 8006810:	08006a5b 	.word	0x08006a5b
 8006814:	08006a5b 	.word	0x08006a5b
 8006818:	0800684f 	.word	0x0800684f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800681c:	4b94      	ldr	r3, [pc, #592]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f003 0320 	and.w	r3, r3, #32
 8006824:	2b00      	cmp	r3, #0
 8006826:	d009      	beq.n	800683c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006828:	4b91      	ldr	r3, [pc, #580]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	08db      	lsrs	r3, r3, #3
 800682e:	f003 0303 	and.w	r3, r3, #3
 8006832:	4a90      	ldr	r2, [pc, #576]	; (8006a74 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006834:	fa22 f303 	lsr.w	r3, r2, r3
 8006838:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800683a:	e111      	b.n	8006a60 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800683c:	4b8d      	ldr	r3, [pc, #564]	; (8006a74 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800683e:	61bb      	str	r3, [r7, #24]
    break;
 8006840:	e10e      	b.n	8006a60 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006842:	4b8d      	ldr	r3, [pc, #564]	; (8006a78 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006844:	61bb      	str	r3, [r7, #24]
    break;
 8006846:	e10b      	b.n	8006a60 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8006848:	4b8c      	ldr	r3, [pc, #560]	; (8006a7c <HAL_RCC_GetSysClockFreq+0x2e0>)
 800684a:	61bb      	str	r3, [r7, #24]
    break;
 800684c:	e108      	b.n	8006a60 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800684e:	4b88      	ldr	r3, [pc, #544]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006852:	f003 0303 	and.w	r3, r3, #3
 8006856:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8006858:	4b85      	ldr	r3, [pc, #532]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800685a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800685c:	091b      	lsrs	r3, r3, #4
 800685e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006862:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006864:	4b82      	ldr	r3, [pc, #520]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006868:	f003 0301 	and.w	r3, r3, #1
 800686c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800686e:	4b80      	ldr	r3, [pc, #512]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006870:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006872:	08db      	lsrs	r3, r3, #3
 8006874:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	fb02 f303 	mul.w	r3, r2, r3
 800687e:	ee07 3a90 	vmov	s15, r3
 8006882:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006886:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 80e1 	beq.w	8006a54 <HAL_RCC_GetSysClockFreq+0x2b8>
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	2b02      	cmp	r3, #2
 8006896:	f000 8083 	beq.w	80069a0 <HAL_RCC_GetSysClockFreq+0x204>
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	2b02      	cmp	r3, #2
 800689e:	f200 80a1 	bhi.w	80069e4 <HAL_RCC_GetSysClockFreq+0x248>
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d003      	beq.n	80068b0 <HAL_RCC_GetSysClockFreq+0x114>
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	2b01      	cmp	r3, #1
 80068ac:	d056      	beq.n	800695c <HAL_RCC_GetSysClockFreq+0x1c0>
 80068ae:	e099      	b.n	80069e4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068b0:	4b6f      	ldr	r3, [pc, #444]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0320 	and.w	r3, r3, #32
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d02d      	beq.n	8006918 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80068bc:	4b6c      	ldr	r3, [pc, #432]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	08db      	lsrs	r3, r3, #3
 80068c2:	f003 0303 	and.w	r3, r3, #3
 80068c6:	4a6b      	ldr	r2, [pc, #428]	; (8006a74 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80068c8:	fa22 f303 	lsr.w	r3, r2, r3
 80068cc:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	ee07 3a90 	vmov	s15, r3
 80068d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	ee07 3a90 	vmov	s15, r3
 80068de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068e6:	4b62      	ldr	r3, [pc, #392]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068ee:	ee07 3a90 	vmov	s15, r3
 80068f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80068fa:	eddf 5a61 	vldr	s11, [pc, #388]	; 8006a80 <HAL_RCC_GetSysClockFreq+0x2e4>
 80068fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006902:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006906:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800690a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800690e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006912:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8006916:	e087      	b.n	8006a28 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	ee07 3a90 	vmov	s15, r3
 800691e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006922:	eddf 6a58 	vldr	s13, [pc, #352]	; 8006a84 <HAL_RCC_GetSysClockFreq+0x2e8>
 8006926:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800692a:	4b51      	ldr	r3, [pc, #324]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800692c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800692e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006932:	ee07 3a90 	vmov	s15, r3
 8006936:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800693a:	ed97 6a02 	vldr	s12, [r7, #8]
 800693e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8006a80 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006942:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006946:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800694a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800694e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006952:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006956:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800695a:	e065      	b.n	8006a28 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	ee07 3a90 	vmov	s15, r3
 8006962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006966:	eddf 6a48 	vldr	s13, [pc, #288]	; 8006a88 <HAL_RCC_GetSysClockFreq+0x2ec>
 800696a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800696e:	4b40      	ldr	r3, [pc, #256]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006972:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006976:	ee07 3a90 	vmov	s15, r3
 800697a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800697e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006982:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8006a80 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006986:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800698a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800698e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006992:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800699a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800699e:	e043      	b.n	8006a28 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	ee07 3a90 	vmov	s15, r3
 80069a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069aa:	eddf 6a38 	vldr	s13, [pc, #224]	; 8006a8c <HAL_RCC_GetSysClockFreq+0x2f0>
 80069ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069b2:	4b2f      	ldr	r3, [pc, #188]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ba:	ee07 3a90 	vmov	s15, r3
 80069be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80069c6:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8006a80 <HAL_RCC_GetSysClockFreq+0x2e4>
 80069ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80069d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069e2:	e021      	b.n	8006a28 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	ee07 3a90 	vmov	s15, r3
 80069ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ee:	eddf 6a26 	vldr	s13, [pc, #152]	; 8006a88 <HAL_RCC_GetSysClockFreq+0x2ec>
 80069f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069f6:	4b1e      	ldr	r3, [pc, #120]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069fe:	ee07 3a90 	vmov	s15, r3
 8006a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a06:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a0a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8006a80 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a16:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a26:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8006a28:	4b11      	ldr	r3, [pc, #68]	; (8006a70 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a2c:	0a5b      	lsrs	r3, r3, #9
 8006a2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a32:	3301      	adds	r3, #1
 8006a34:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	ee07 3a90 	vmov	s15, r3
 8006a3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006a40:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a44:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a4c:	ee17 3a90 	vmov	r3, s15
 8006a50:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8006a52:	e005      	b.n	8006a60 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8006a54:	2300      	movs	r3, #0
 8006a56:	61bb      	str	r3, [r7, #24]
    break;
 8006a58:	e002      	b.n	8006a60 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8006a5a:	4b07      	ldr	r3, [pc, #28]	; (8006a78 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006a5c:	61bb      	str	r3, [r7, #24]
    break;
 8006a5e:	bf00      	nop
  }

  return sysclockfreq;
 8006a60:	69bb      	ldr	r3, [r7, #24]
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3724      	adds	r7, #36	; 0x24
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr
 8006a6e:	bf00      	nop
 8006a70:	58024400 	.word	0x58024400
 8006a74:	03d09000 	.word	0x03d09000
 8006a78:	003d0900 	.word	0x003d0900
 8006a7c:	007a1200 	.word	0x007a1200
 8006a80:	46000000 	.word	0x46000000
 8006a84:	4c742400 	.word	0x4c742400
 8006a88:	4a742400 	.word	0x4a742400
 8006a8c:	4af42400 	.word	0x4af42400

08006a90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b082      	sub	sp, #8
 8006a94:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006a96:	f7ff fe81 	bl	800679c <HAL_RCC_GetSysClockFreq>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	4b10      	ldr	r3, [pc, #64]	; (8006ae0 <HAL_RCC_GetHCLKFreq+0x50>)
 8006a9e:	699b      	ldr	r3, [r3, #24]
 8006aa0:	0a1b      	lsrs	r3, r3, #8
 8006aa2:	f003 030f 	and.w	r3, r3, #15
 8006aa6:	490f      	ldr	r1, [pc, #60]	; (8006ae4 <HAL_RCC_GetHCLKFreq+0x54>)
 8006aa8:	5ccb      	ldrb	r3, [r1, r3]
 8006aaa:	f003 031f 	and.w	r3, r3, #31
 8006aae:	fa22 f303 	lsr.w	r3, r2, r3
 8006ab2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006ab4:	4b0a      	ldr	r3, [pc, #40]	; (8006ae0 <HAL_RCC_GetHCLKFreq+0x50>)
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	f003 030f 	and.w	r3, r3, #15
 8006abc:	4a09      	ldr	r2, [pc, #36]	; (8006ae4 <HAL_RCC_GetHCLKFreq+0x54>)
 8006abe:	5cd3      	ldrb	r3, [r2, r3]
 8006ac0:	f003 031f 	and.w	r3, r3, #31
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	fa22 f303 	lsr.w	r3, r2, r3
 8006aca:	4a07      	ldr	r2, [pc, #28]	; (8006ae8 <HAL_RCC_GetHCLKFreq+0x58>)
 8006acc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006ace:	4a07      	ldr	r2, [pc, #28]	; (8006aec <HAL_RCC_GetHCLKFreq+0x5c>)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006ad4:	4b04      	ldr	r3, [pc, #16]	; (8006ae8 <HAL_RCC_GetHCLKFreq+0x58>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3708      	adds	r7, #8
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}
 8006ae0:	58024400 	.word	0x58024400
 8006ae4:	0800b31c 	.word	0x0800b31c
 8006ae8:	24000004 	.word	0x24000004
 8006aec:	24000000 	.word	0x24000000

08006af0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006af4:	f7ff ffcc 	bl	8006a90 <HAL_RCC_GetHCLKFreq>
 8006af8:	4602      	mov	r2, r0
 8006afa:	4b06      	ldr	r3, [pc, #24]	; (8006b14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006afc:	69db      	ldr	r3, [r3, #28]
 8006afe:	091b      	lsrs	r3, r3, #4
 8006b00:	f003 0307 	and.w	r3, r3, #7
 8006b04:	4904      	ldr	r1, [pc, #16]	; (8006b18 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006b06:	5ccb      	ldrb	r3, [r1, r3]
 8006b08:	f003 031f 	and.w	r3, r3, #31
 8006b0c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	58024400 	.word	0x58024400
 8006b18:	0800b31c 	.word	0x0800b31c

08006b1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006b20:	f7ff ffb6 	bl	8006a90 <HAL_RCC_GetHCLKFreq>
 8006b24:	4602      	mov	r2, r0
 8006b26:	4b06      	ldr	r3, [pc, #24]	; (8006b40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	0a1b      	lsrs	r3, r3, #8
 8006b2c:	f003 0307 	and.w	r3, r3, #7
 8006b30:	4904      	ldr	r1, [pc, #16]	; (8006b44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006b32:	5ccb      	ldrb	r3, [r1, r3]
 8006b34:	f003 031f 	and.w	r3, r3, #31
 8006b38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	bd80      	pop	{r7, pc}
 8006b40:	58024400 	.word	0x58024400
 8006b44:	0800b31c 	.word	0x0800b31c

08006b48 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b48:	b580      	push	{r7, lr}
 8006b4a:	b086      	sub	sp, #24
 8006b4c:	af00      	add	r7, sp, #0
 8006b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006b50:	2300      	movs	r3, #0
 8006b52:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006b54:	2300      	movs	r3, #0
 8006b56:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d03f      	beq.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006b68:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006b6c:	d02a      	beq.n	8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8006b6e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006b72:	d824      	bhi.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006b74:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b78:	d018      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006b7a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b7e:	d81e      	bhi.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d003      	beq.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006b84:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006b88:	d007      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006b8a:	e018      	b.n	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006b8c:	4ba3      	ldr	r3, [pc, #652]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b90:	4aa2      	ldr	r2, [pc, #648]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006b92:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b96:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006b98:	e015      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	3304      	adds	r3, #4
 8006b9e:	2102      	movs	r1, #2
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f001 f9d5 	bl	8007f50 <RCCEx_PLL2_Config>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006baa:	e00c      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	3324      	adds	r3, #36	; 0x24
 8006bb0:	2102      	movs	r1, #2
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f001 fa7e 	bl	80080b4 <RCCEx_PLL3_Config>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8006bbc:	e003      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006bbe:	2301      	movs	r3, #1
 8006bc0:	75fb      	strb	r3, [r7, #23]
      break;
 8006bc2:	e000      	b.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006bc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006bc6:	7dfb      	ldrb	r3, [r7, #23]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d109      	bne.n	8006be0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006bcc:	4b93      	ldr	r3, [pc, #588]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006bce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bd0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006bd8:	4990      	ldr	r1, [pc, #576]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	650b      	str	r3, [r1, #80]	; 0x50
 8006bde:	e001      	b.n	8006be4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006be0:	7dfb      	ldrb	r3, [r7, #23]
 8006be2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d03d      	beq.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bf4:	2b04      	cmp	r3, #4
 8006bf6:	d826      	bhi.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006bf8:	a201      	add	r2, pc, #4	; (adr r2, 8006c00 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8006bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bfe:	bf00      	nop
 8006c00:	08006c15 	.word	0x08006c15
 8006c04:	08006c23 	.word	0x08006c23
 8006c08:	08006c35 	.word	0x08006c35
 8006c0c:	08006c4d 	.word	0x08006c4d
 8006c10:	08006c4d 	.word	0x08006c4d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c14:	4b81      	ldr	r3, [pc, #516]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c18:	4a80      	ldr	r2, [pc, #512]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006c1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006c1e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006c20:	e015      	b.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	3304      	adds	r3, #4
 8006c26:	2100      	movs	r1, #0
 8006c28:	4618      	mov	r0, r3
 8006c2a:	f001 f991 	bl	8007f50 <RCCEx_PLL2_Config>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006c32:	e00c      	b.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	3324      	adds	r3, #36	; 0x24
 8006c38:	2100      	movs	r1, #0
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f001 fa3a 	bl	80080b4 <RCCEx_PLL3_Config>
 8006c40:	4603      	mov	r3, r0
 8006c42:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006c44:	e003      	b.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	75fb      	strb	r3, [r7, #23]
      break;
 8006c4a:	e000      	b.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8006c4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006c4e:	7dfb      	ldrb	r3, [r7, #23]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d109      	bne.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c54:	4b71      	ldr	r3, [pc, #452]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006c56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c58:	f023 0207 	bic.w	r2, r3, #7
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c60:	496e      	ldr	r1, [pc, #440]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	650b      	str	r3, [r1, #80]	; 0x50
 8006c66:	e001      	b.n	8006c6c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c68:	7dfb      	ldrb	r3, [r7, #23]
 8006c6a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d042      	beq.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c80:	d02b      	beq.n	8006cda <HAL_RCCEx_PeriphCLKConfig+0x192>
 8006c82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c86:	d825      	bhi.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006c88:	2bc0      	cmp	r3, #192	; 0xc0
 8006c8a:	d028      	beq.n	8006cde <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006c8c:	2bc0      	cmp	r3, #192	; 0xc0
 8006c8e:	d821      	bhi.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006c90:	2b80      	cmp	r3, #128	; 0x80
 8006c92:	d016      	beq.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8006c94:	2b80      	cmp	r3, #128	; 0x80
 8006c96:	d81d      	bhi.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d002      	beq.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8006c9c:	2b40      	cmp	r3, #64	; 0x40
 8006c9e:	d007      	beq.n	8006cb0 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8006ca0:	e018      	b.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ca2:	4b5e      	ldr	r3, [pc, #376]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006ca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ca6:	4a5d      	ldr	r2, [pc, #372]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006ca8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006cac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006cae:	e017      	b.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	3304      	adds	r3, #4
 8006cb4:	2100      	movs	r1, #0
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f001 f94a 	bl	8007f50 <RCCEx_PLL2_Config>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006cc0:	e00e      	b.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	3324      	adds	r3, #36	; 0x24
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f001 f9f3 	bl	80080b4 <RCCEx_PLL3_Config>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8006cd2:	e005      	b.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cd4:	2301      	movs	r3, #1
 8006cd6:	75fb      	strb	r3, [r7, #23]
      break;
 8006cd8:	e002      	b.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8006cda:	bf00      	nop
 8006cdc:	e000      	b.n	8006ce0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8006cde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ce0:	7dfb      	ldrb	r3, [r7, #23]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d109      	bne.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006ce6:	4b4d      	ldr	r3, [pc, #308]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006ce8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cea:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cf2:	494a      	ldr	r1, [pc, #296]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	650b      	str	r3, [r1, #80]	; 0x50
 8006cf8:	e001      	b.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cfa:	7dfb      	ldrb	r3, [r7, #23]
 8006cfc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d049      	beq.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006d10:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006d14:	d030      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8006d16:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006d1a:	d82a      	bhi.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006d1c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006d20:	d02c      	beq.n	8006d7c <HAL_RCCEx_PeriphCLKConfig+0x234>
 8006d22:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006d26:	d824      	bhi.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006d28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d2c:	d018      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006d2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d32:	d81e      	bhi.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d003      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006d38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d3c:	d007      	beq.n	8006d4e <HAL_RCCEx_PeriphCLKConfig+0x206>
 8006d3e:	e018      	b.n	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d40:	4b36      	ldr	r3, [pc, #216]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d44:	4a35      	ldr	r2, [pc, #212]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006d46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d4a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d4c:	e017      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	3304      	adds	r3, #4
 8006d52:	2100      	movs	r1, #0
 8006d54:	4618      	mov	r0, r3
 8006d56:	f001 f8fb 	bl	8007f50 <RCCEx_PLL2_Config>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006d5e:	e00e      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	3324      	adds	r3, #36	; 0x24
 8006d64:	2100      	movs	r1, #0
 8006d66:	4618      	mov	r0, r3
 8006d68:	f001 f9a4 	bl	80080b4 <RCCEx_PLL3_Config>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006d70:	e005      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	75fb      	strb	r3, [r7, #23]
      break;
 8006d76:	e002      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006d78:	bf00      	nop
 8006d7a:	e000      	b.n	8006d7e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8006d7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006d7e:	7dfb      	ldrb	r3, [r7, #23]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d10a      	bne.n	8006d9a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006d84:	4b25      	ldr	r3, [pc, #148]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d88:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006d92:	4922      	ldr	r1, [pc, #136]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006d94:	4313      	orrs	r3, r2
 8006d96:	658b      	str	r3, [r1, #88]	; 0x58
 8006d98:	e001      	b.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d9a:	7dfb      	ldrb	r3, [r7, #23]
 8006d9c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d04b      	beq.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006db0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006db4:	d030      	beq.n	8006e18 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8006db6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006dba:	d82a      	bhi.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006dbc:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006dc0:	d02e      	beq.n	8006e20 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8006dc2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8006dc6:	d824      	bhi.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006dc8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006dcc:	d018      	beq.n	8006e00 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8006dce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006dd2:	d81e      	bhi.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d003      	beq.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8006dd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ddc:	d007      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8006dde:	e018      	b.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006de0:	4b0e      	ldr	r3, [pc, #56]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de4:	4a0d      	ldr	r2, [pc, #52]	; (8006e1c <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8006de6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006dea:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006dec:	e019      	b.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	3304      	adds	r3, #4
 8006df2:	2100      	movs	r1, #0
 8006df4:	4618      	mov	r0, r3
 8006df6:	f001 f8ab 	bl	8007f50 <RCCEx_PLL2_Config>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8006dfe:	e010      	b.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	3324      	adds	r3, #36	; 0x24
 8006e04:	2100      	movs	r1, #0
 8006e06:	4618      	mov	r0, r3
 8006e08:	f001 f954 	bl	80080b4 <RCCEx_PLL3_Config>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8006e10:	e007      	b.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	75fb      	strb	r3, [r7, #23]
      break;
 8006e16:	e004      	b.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8006e18:	bf00      	nop
 8006e1a:	e002      	b.n	8006e22 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8006e1c:	58024400 	.word	0x58024400
      break;
 8006e20:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e22:	7dfb      	ldrb	r3, [r7, #23]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d10a      	bne.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006e28:	4b99      	ldr	r3, [pc, #612]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e2c:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8006e36:	4996      	ldr	r1, [pc, #600]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	658b      	str	r3, [r1, #88]	; 0x58
 8006e3c:	e001      	b.n	8006e42 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e3e:	7dfb      	ldrb	r3, [r7, #23]
 8006e40:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d032      	beq.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e52:	2b30      	cmp	r3, #48	; 0x30
 8006e54:	d01c      	beq.n	8006e90 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8006e56:	2b30      	cmp	r3, #48	; 0x30
 8006e58:	d817      	bhi.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8006e5a:	2b20      	cmp	r3, #32
 8006e5c:	d00c      	beq.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8006e5e:	2b20      	cmp	r3, #32
 8006e60:	d813      	bhi.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d016      	beq.n	8006e94 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8006e66:	2b10      	cmp	r3, #16
 8006e68:	d10f      	bne.n	8006e8a <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e6a:	4b89      	ldr	r3, [pc, #548]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e6e:	4a88      	ldr	r2, [pc, #544]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006e70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e74:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006e76:	e00e      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	3304      	adds	r3, #4
 8006e7c:	2102      	movs	r1, #2
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f001 f866 	bl	8007f50 <RCCEx_PLL2_Config>
 8006e84:	4603      	mov	r3, r0
 8006e86:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8006e88:	e005      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	75fb      	strb	r3, [r7, #23]
      break;
 8006e8e:	e002      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8006e90:	bf00      	nop
 8006e92:	e000      	b.n	8006e96 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8006e94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006e96:	7dfb      	ldrb	r3, [r7, #23]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d109      	bne.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006e9c:	4b7c      	ldr	r3, [pc, #496]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ea0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ea8:	4979      	ldr	r1, [pc, #484]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	64cb      	str	r3, [r1, #76]	; 0x4c
 8006eae:	e001      	b.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eb0:	7dfb      	ldrb	r3, [r7, #23]
 8006eb2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d047      	beq.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ec4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ec8:	d030      	beq.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006eca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ece:	d82a      	bhi.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006ed0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006ed4:	d02c      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8006ed6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006eda:	d824      	bhi.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006edc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ee0:	d018      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8006ee2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ee6:	d81e      	bhi.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d003      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8006eec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ef0:	d007      	beq.n	8006f02 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8006ef2:	e018      	b.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ef4:	4b66      	ldr	r3, [pc, #408]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ef8:	4a65      	ldr	r2, [pc, #404]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006efa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006efe:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006f00:	e017      	b.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	3304      	adds	r3, #4
 8006f06:	2100      	movs	r1, #0
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f001 f821 	bl	8007f50 <RCCEx_PLL2_Config>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006f12:	e00e      	b.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	3324      	adds	r3, #36	; 0x24
 8006f18:	2100      	movs	r1, #0
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f001 f8ca 	bl	80080b4 <RCCEx_PLL3_Config>
 8006f20:	4603      	mov	r3, r0
 8006f22:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8006f24:	e005      	b.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f26:	2301      	movs	r3, #1
 8006f28:	75fb      	strb	r3, [r7, #23]
      break;
 8006f2a:	e002      	b.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8006f2c:	bf00      	nop
 8006f2e:	e000      	b.n	8006f32 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8006f30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f32:	7dfb      	ldrb	r3, [r7, #23]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d109      	bne.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8006f38:	4b55      	ldr	r3, [pc, #340]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f3a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f3c:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f44:	4952      	ldr	r1, [pc, #328]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006f46:	4313      	orrs	r3, r2
 8006f48:	650b      	str	r3, [r1, #80]	; 0x50
 8006f4a:	e001      	b.n	8006f50 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f4c:	7dfb      	ldrb	r3, [r7, #23]
 8006f4e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d049      	beq.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006f64:	d02e      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8006f66:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006f6a:	d828      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x476>
 8006f6c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006f70:	d02a      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8006f72:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006f76:	d822      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x476>
 8006f78:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006f7c:	d026      	beq.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x484>
 8006f7e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006f82:	d81c      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x476>
 8006f84:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006f88:	d010      	beq.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0x464>
 8006f8a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006f8e:	d816      	bhi.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x476>
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d01d      	beq.n	8006fd0 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8006f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f98:	d111      	bne.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	3304      	adds	r3, #4
 8006f9e:	2101      	movs	r1, #1
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	f000 ffd5 	bl	8007f50 <RCCEx_PLL2_Config>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006faa:	e012      	b.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	3324      	adds	r3, #36	; 0x24
 8006fb0:	2101      	movs	r1, #1
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f001 f87e 	bl	80080b4 <RCCEx_PLL3_Config>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8006fbc:	e009      	b.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	75fb      	strb	r3, [r7, #23]
      break;
 8006fc2:	e006      	b.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006fc4:	bf00      	nop
 8006fc6:	e004      	b.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006fc8:	bf00      	nop
 8006fca:	e002      	b.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006fcc:	bf00      	nop
 8006fce:	e000      	b.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8006fd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fd2:	7dfb      	ldrb	r3, [r7, #23]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d109      	bne.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006fd8:	4b2d      	ldr	r3, [pc, #180]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006fda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fdc:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006fe4:	492a      	ldr	r1, [pc, #168]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	650b      	str	r3, [r1, #80]	; 0x50
 8006fea:	e001      	b.n	8006ff0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fec:	7dfb      	ldrb	r3, [r7, #23]
 8006fee:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d04d      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007002:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8007006:	d02e      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8007008:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800700c:	d828      	bhi.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800700e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007012:	d02a      	beq.n	800706a <HAL_RCCEx_PeriphCLKConfig+0x522>
 8007014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007018:	d822      	bhi.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x518>
 800701a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800701e:	d026      	beq.n	800706e <HAL_RCCEx_PeriphCLKConfig+0x526>
 8007020:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8007024:	d81c      	bhi.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8007026:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800702a:	d010      	beq.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x506>
 800702c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007030:	d816      	bhi.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8007032:	2b00      	cmp	r3, #0
 8007034:	d01d      	beq.n	8007072 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8007036:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800703a:	d111      	bne.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	3304      	adds	r3, #4
 8007040:	2101      	movs	r1, #1
 8007042:	4618      	mov	r0, r3
 8007044:	f000 ff84 	bl	8007f50 <RCCEx_PLL2_Config>
 8007048:	4603      	mov	r3, r0
 800704a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800704c:	e012      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	3324      	adds	r3, #36	; 0x24
 8007052:	2101      	movs	r1, #1
 8007054:	4618      	mov	r0, r3
 8007056:	f001 f82d 	bl	80080b4 <RCCEx_PLL3_Config>
 800705a:	4603      	mov	r3, r0
 800705c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800705e:	e009      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8007060:	2301      	movs	r3, #1
 8007062:	75fb      	strb	r3, [r7, #23]
      break;
 8007064:	e006      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007066:	bf00      	nop
 8007068:	e004      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800706a:	bf00      	nop
 800706c:	e002      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800706e:	bf00      	nop
 8007070:	e000      	b.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8007072:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007074:	7dfb      	ldrb	r3, [r7, #23]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10c      	bne.n	8007094 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800707a:	4b05      	ldr	r3, [pc, #20]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800707c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800707e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8007088:	4901      	ldr	r1, [pc, #4]	; (8007090 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800708a:	4313      	orrs	r3, r2
 800708c:	658b      	str	r3, [r1, #88]	; 0x58
 800708e:	e003      	b.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8007090:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007094:	7dfb      	ldrb	r3, [r7, #23]
 8007096:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d02f      	beq.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070ac:	d00e      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x584>
 80070ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070b2:	d814      	bhi.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x596>
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d015      	beq.n	80070e4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 80070b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80070bc:	d10f      	bne.n	80070de <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070be:	4baf      	ldr	r3, [pc, #700]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80070c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070c2:	4aae      	ldr	r2, [pc, #696]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80070c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80070c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80070ca:	e00c      	b.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	3304      	adds	r3, #4
 80070d0:	2101      	movs	r1, #1
 80070d2:	4618      	mov	r0, r3
 80070d4:	f000 ff3c 	bl	8007f50 <RCCEx_PLL2_Config>
 80070d8:	4603      	mov	r3, r0
 80070da:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80070dc:	e003      	b.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	75fb      	strb	r3, [r7, #23]
      break;
 80070e2:	e000      	b.n	80070e6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 80070e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80070e6:	7dfb      	ldrb	r3, [r7, #23]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d109      	bne.n	8007100 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80070ec:	4ba3      	ldr	r3, [pc, #652]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80070ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80070f0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070f8:	49a0      	ldr	r1, [pc, #640]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80070fa:	4313      	orrs	r3, r2
 80070fc:	650b      	str	r3, [r1, #80]	; 0x50
 80070fe:	e001      	b.n	8007104 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007100:	7dfb      	ldrb	r3, [r7, #23]
 8007102:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800710c:	2b00      	cmp	r3, #0
 800710e:	d032      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007114:	2b03      	cmp	r3, #3
 8007116:	d81b      	bhi.n	8007150 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007118:	a201      	add	r2, pc, #4	; (adr r2, 8007120 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800711a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800711e:	bf00      	nop
 8007120:	08007157 	.word	0x08007157
 8007124:	08007131 	.word	0x08007131
 8007128:	0800713f 	.word	0x0800713f
 800712c:	08007157 	.word	0x08007157
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007130:	4b92      	ldr	r3, [pc, #584]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007134:	4a91      	ldr	r2, [pc, #580]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007136:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800713a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800713c:	e00c      	b.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	3304      	adds	r3, #4
 8007142:	2102      	movs	r1, #2
 8007144:	4618      	mov	r0, r3
 8007146:	f000 ff03 	bl	8007f50 <RCCEx_PLL2_Config>
 800714a:	4603      	mov	r3, r0
 800714c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800714e:	e003      	b.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	75fb      	strb	r3, [r7, #23]
      break;
 8007154:	e000      	b.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8007156:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007158:	7dfb      	ldrb	r3, [r7, #23]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d109      	bne.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800715e:	4b87      	ldr	r3, [pc, #540]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007160:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007162:	f023 0203 	bic.w	r2, r3, #3
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800716a:	4984      	ldr	r1, [pc, #528]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800716c:	4313      	orrs	r3, r2
 800716e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007170:	e001      	b.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007172:	7dfb      	ldrb	r3, [r7, #23]
 8007174:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800717e:	2b00      	cmp	r3, #0
 8007180:	f000 8086 	beq.w	8007290 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007184:	4b7e      	ldr	r3, [pc, #504]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a7d      	ldr	r2, [pc, #500]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800718a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800718e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007190:	f7fa fdd2 	bl	8001d38 <HAL_GetTick>
 8007194:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007196:	e009      	b.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007198:	f7fa fdce 	bl	8001d38 <HAL_GetTick>
 800719c:	4602      	mov	r2, r0
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	1ad3      	subs	r3, r2, r3
 80071a2:	2b64      	cmp	r3, #100	; 0x64
 80071a4:	d902      	bls.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80071a6:	2303      	movs	r3, #3
 80071a8:	75fb      	strb	r3, [r7, #23]
        break;
 80071aa:	e005      	b.n	80071b8 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80071ac:	4b74      	ldr	r3, [pc, #464]	; (8007380 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d0ef      	beq.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80071b8:	7dfb      	ldrb	r3, [r7, #23]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d166      	bne.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80071be:	4b6f      	ldr	r3, [pc, #444]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80071c0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80071c8:	4053      	eors	r3, r2
 80071ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d013      	beq.n	80071fa <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80071d2:	4b6a      	ldr	r3, [pc, #424]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80071d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80071da:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80071dc:	4b67      	ldr	r3, [pc, #412]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80071de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071e0:	4a66      	ldr	r2, [pc, #408]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80071e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071e6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80071e8:	4b64      	ldr	r3, [pc, #400]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80071ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071ec:	4a63      	ldr	r2, [pc, #396]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80071ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071f2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80071f4:	4a61      	ldr	r2, [pc, #388]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007200:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007204:	d115      	bne.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007206:	f7fa fd97 	bl	8001d38 <HAL_GetTick>
 800720a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800720c:	e00b      	b.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800720e:	f7fa fd93 	bl	8001d38 <HAL_GetTick>
 8007212:	4602      	mov	r2, r0
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	1ad3      	subs	r3, r2, r3
 8007218:	f241 3288 	movw	r2, #5000	; 0x1388
 800721c:	4293      	cmp	r3, r2
 800721e:	d902      	bls.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8007220:	2303      	movs	r3, #3
 8007222:	75fb      	strb	r3, [r7, #23]
            break;
 8007224:	e005      	b.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007226:	4b55      	ldr	r3, [pc, #340]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800722a:	f003 0302 	and.w	r3, r3, #2
 800722e:	2b00      	cmp	r3, #0
 8007230:	d0ed      	beq.n	800720e <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8007232:	7dfb      	ldrb	r3, [r7, #23]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d126      	bne.n	8007286 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800723e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007242:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007246:	d10d      	bne.n	8007264 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8007248:	4b4c      	ldr	r3, [pc, #304]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800724a:	691b      	ldr	r3, [r3, #16]
 800724c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007256:	0919      	lsrs	r1, r3, #4
 8007258:	4b4a      	ldr	r3, [pc, #296]	; (8007384 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 800725a:	400b      	ands	r3, r1
 800725c:	4947      	ldr	r1, [pc, #284]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800725e:	4313      	orrs	r3, r2
 8007260:	610b      	str	r3, [r1, #16]
 8007262:	e005      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8007264:	4b45      	ldr	r3, [pc, #276]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	4a44      	ldr	r2, [pc, #272]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800726a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800726e:	6113      	str	r3, [r2, #16]
 8007270:	4b42      	ldr	r3, [pc, #264]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007272:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800727a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800727e:	493f      	ldr	r1, [pc, #252]	; (800737c <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8007280:	4313      	orrs	r3, r2
 8007282:	670b      	str	r3, [r1, #112]	; 0x70
 8007284:	e004      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007286:	7dfb      	ldrb	r3, [r7, #23]
 8007288:	75bb      	strb	r3, [r7, #22]
 800728a:	e001      	b.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800728c:	7dfb      	ldrb	r3, [r7, #23]
 800728e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f003 0301 	and.w	r3, r3, #1
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 8085 	beq.w	80073a8 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80072a2:	2b28      	cmp	r3, #40	; 0x28
 80072a4:	d866      	bhi.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80072a6:	a201      	add	r2, pc, #4	; (adr r2, 80072ac <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80072a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ac:	08007389 	.word	0x08007389
 80072b0:	08007375 	.word	0x08007375
 80072b4:	08007375 	.word	0x08007375
 80072b8:	08007375 	.word	0x08007375
 80072bc:	08007375 	.word	0x08007375
 80072c0:	08007375 	.word	0x08007375
 80072c4:	08007375 	.word	0x08007375
 80072c8:	08007375 	.word	0x08007375
 80072cc:	08007351 	.word	0x08007351
 80072d0:	08007375 	.word	0x08007375
 80072d4:	08007375 	.word	0x08007375
 80072d8:	08007375 	.word	0x08007375
 80072dc:	08007375 	.word	0x08007375
 80072e0:	08007375 	.word	0x08007375
 80072e4:	08007375 	.word	0x08007375
 80072e8:	08007375 	.word	0x08007375
 80072ec:	08007363 	.word	0x08007363
 80072f0:	08007375 	.word	0x08007375
 80072f4:	08007375 	.word	0x08007375
 80072f8:	08007375 	.word	0x08007375
 80072fc:	08007375 	.word	0x08007375
 8007300:	08007375 	.word	0x08007375
 8007304:	08007375 	.word	0x08007375
 8007308:	08007375 	.word	0x08007375
 800730c:	08007389 	.word	0x08007389
 8007310:	08007375 	.word	0x08007375
 8007314:	08007375 	.word	0x08007375
 8007318:	08007375 	.word	0x08007375
 800731c:	08007375 	.word	0x08007375
 8007320:	08007375 	.word	0x08007375
 8007324:	08007375 	.word	0x08007375
 8007328:	08007375 	.word	0x08007375
 800732c:	08007389 	.word	0x08007389
 8007330:	08007375 	.word	0x08007375
 8007334:	08007375 	.word	0x08007375
 8007338:	08007375 	.word	0x08007375
 800733c:	08007375 	.word	0x08007375
 8007340:	08007375 	.word	0x08007375
 8007344:	08007375 	.word	0x08007375
 8007348:	08007375 	.word	0x08007375
 800734c:	08007389 	.word	0x08007389
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	3304      	adds	r3, #4
 8007354:	2101      	movs	r1, #1
 8007356:	4618      	mov	r0, r3
 8007358:	f000 fdfa 	bl	8007f50 <RCCEx_PLL2_Config>
 800735c:	4603      	mov	r3, r0
 800735e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007360:	e013      	b.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	3324      	adds	r3, #36	; 0x24
 8007366:	2101      	movs	r1, #1
 8007368:	4618      	mov	r0, r3
 800736a:	f000 fea3 	bl	80080b4 <RCCEx_PLL3_Config>
 800736e:	4603      	mov	r3, r0
 8007370:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8007372:	e00a      	b.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007374:	2301      	movs	r3, #1
 8007376:	75fb      	strb	r3, [r7, #23]
      break;
 8007378:	e007      	b.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x842>
 800737a:	bf00      	nop
 800737c:	58024400 	.word	0x58024400
 8007380:	58024800 	.word	0x58024800
 8007384:	00ffffcf 	.word	0x00ffffcf
      break;
 8007388:	bf00      	nop
    }

    if(ret == HAL_OK)
 800738a:	7dfb      	ldrb	r3, [r7, #23]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d109      	bne.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007390:	4b96      	ldr	r3, [pc, #600]	; (80075ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007394:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800739c:	4993      	ldr	r1, [pc, #588]	; (80075ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800739e:	4313      	orrs	r3, r2
 80073a0:	654b      	str	r3, [r1, #84]	; 0x54
 80073a2:	e001      	b.n	80073a8 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073a4:	7dfb      	ldrb	r3, [r7, #23]
 80073a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d038      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073b8:	2b05      	cmp	r3, #5
 80073ba:	d821      	bhi.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80073bc:	a201      	add	r2, pc, #4	; (adr r2, 80073c4 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 80073be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c2:	bf00      	nop
 80073c4:	08007407 	.word	0x08007407
 80073c8:	080073dd 	.word	0x080073dd
 80073cc:	080073ef 	.word	0x080073ef
 80073d0:	08007407 	.word	0x08007407
 80073d4:	08007407 	.word	0x08007407
 80073d8:	08007407 	.word	0x08007407
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	3304      	adds	r3, #4
 80073e0:	2101      	movs	r1, #1
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 fdb4 	bl	8007f50 <RCCEx_PLL2_Config>
 80073e8:	4603      	mov	r3, r0
 80073ea:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80073ec:	e00c      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	3324      	adds	r3, #36	; 0x24
 80073f2:	2101      	movs	r1, #1
 80073f4:	4618      	mov	r0, r3
 80073f6:	f000 fe5d 	bl	80080b4 <RCCEx_PLL3_Config>
 80073fa:	4603      	mov	r3, r0
 80073fc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80073fe:	e003      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007400:	2301      	movs	r3, #1
 8007402:	75fb      	strb	r3, [r7, #23]
      break;
 8007404:	e000      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8007406:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007408:	7dfb      	ldrb	r3, [r7, #23]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d109      	bne.n	8007422 <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800740e:	4b77      	ldr	r3, [pc, #476]	; (80075ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007410:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007412:	f023 0207 	bic.w	r2, r3, #7
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800741a:	4974      	ldr	r1, [pc, #464]	; (80075ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800741c:	4313      	orrs	r3, r2
 800741e:	654b      	str	r3, [r1, #84]	; 0x54
 8007420:	e001      	b.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007422:	7dfb      	ldrb	r3, [r7, #23]
 8007424:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f003 0304 	and.w	r3, r3, #4
 800742e:	2b00      	cmp	r3, #0
 8007430:	d03a      	beq.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007438:	2b05      	cmp	r3, #5
 800743a:	d821      	bhi.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x938>
 800743c:	a201      	add	r2, pc, #4	; (adr r2, 8007444 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 800743e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007442:	bf00      	nop
 8007444:	08007487 	.word	0x08007487
 8007448:	0800745d 	.word	0x0800745d
 800744c:	0800746f 	.word	0x0800746f
 8007450:	08007487 	.word	0x08007487
 8007454:	08007487 	.word	0x08007487
 8007458:	08007487 	.word	0x08007487
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	3304      	adds	r3, #4
 8007460:	2101      	movs	r1, #1
 8007462:	4618      	mov	r0, r3
 8007464:	f000 fd74 	bl	8007f50 <RCCEx_PLL2_Config>
 8007468:	4603      	mov	r3, r0
 800746a:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800746c:	e00c      	b.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	3324      	adds	r3, #36	; 0x24
 8007472:	2101      	movs	r1, #1
 8007474:	4618      	mov	r0, r3
 8007476:	f000 fe1d 	bl	80080b4 <RCCEx_PLL3_Config>
 800747a:	4603      	mov	r3, r0
 800747c:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800747e:	e003      	b.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007480:	2301      	movs	r3, #1
 8007482:	75fb      	strb	r3, [r7, #23]
      break;
 8007484:	e000      	b.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8007486:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007488:	7dfb      	ldrb	r3, [r7, #23]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d10a      	bne.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800748e:	4b57      	ldr	r3, [pc, #348]	; (80075ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007492:	f023 0207 	bic.w	r2, r3, #7
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800749c:	4953      	ldr	r1, [pc, #332]	; (80075ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800749e:	4313      	orrs	r3, r2
 80074a0:	658b      	str	r3, [r1, #88]	; 0x58
 80074a2:	e001      	b.n	80074a8 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074a4:	7dfb      	ldrb	r3, [r7, #23]
 80074a6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	f003 0320 	and.w	r3, r3, #32
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d04b      	beq.n	800754c <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80074ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80074be:	d02e      	beq.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80074c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80074c4:	d828      	bhi.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80074c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074ca:	d02a      	beq.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80074cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074d0:	d822      	bhi.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80074d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80074d6:	d026      	beq.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80074d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80074dc:	d81c      	bhi.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80074de:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80074e2:	d010      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 80074e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80074e8:	d816      	bhi.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d01d      	beq.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 80074ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80074f2:	d111      	bne.n	8007518 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	3304      	adds	r3, #4
 80074f8:	2100      	movs	r1, #0
 80074fa:	4618      	mov	r0, r3
 80074fc:	f000 fd28 	bl	8007f50 <RCCEx_PLL2_Config>
 8007500:	4603      	mov	r3, r0
 8007502:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007504:	e012      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	3324      	adds	r3, #36	; 0x24
 800750a:	2102      	movs	r1, #2
 800750c:	4618      	mov	r0, r3
 800750e:	f000 fdd1 	bl	80080b4 <RCCEx_PLL3_Config>
 8007512:	4603      	mov	r3, r0
 8007514:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8007516:	e009      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007518:	2301      	movs	r3, #1
 800751a:	75fb      	strb	r3, [r7, #23]
      break;
 800751c:	e006      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800751e:	bf00      	nop
 8007520:	e004      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007522:	bf00      	nop
 8007524:	e002      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8007526:	bf00      	nop
 8007528:	e000      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800752a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800752c:	7dfb      	ldrb	r3, [r7, #23]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d10a      	bne.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007532:	4b2e      	ldr	r3, [pc, #184]	; (80075ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007536:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007540:	492a      	ldr	r1, [pc, #168]	; (80075ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8007542:	4313      	orrs	r3, r2
 8007544:	654b      	str	r3, [r1, #84]	; 0x54
 8007546:	e001      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007548:	7dfb      	ldrb	r3, [r7, #23]
 800754a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007554:	2b00      	cmp	r3, #0
 8007556:	d04d      	beq.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800755e:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007562:	d02e      	beq.n	80075c2 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8007564:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8007568:	d828      	bhi.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800756a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800756e:	d02a      	beq.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8007570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007574:	d822      	bhi.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007576:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800757a:	d026      	beq.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800757c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007580:	d81c      	bhi.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007582:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007586:	d010      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8007588:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800758c:	d816      	bhi.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800758e:	2b00      	cmp	r3, #0
 8007590:	d01d      	beq.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8007592:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007596:	d111      	bne.n	80075bc <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	3304      	adds	r3, #4
 800759c:	2100      	movs	r1, #0
 800759e:	4618      	mov	r0, r3
 80075a0:	f000 fcd6 	bl	8007f50 <RCCEx_PLL2_Config>
 80075a4:	4603      	mov	r3, r0
 80075a6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80075a8:	e012      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	3324      	adds	r3, #36	; 0x24
 80075ae:	2102      	movs	r1, #2
 80075b0:	4618      	mov	r0, r3
 80075b2:	f000 fd7f 	bl	80080b4 <RCCEx_PLL3_Config>
 80075b6:	4603      	mov	r3, r0
 80075b8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80075ba:	e009      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80075bc:	2301      	movs	r3, #1
 80075be:	75fb      	strb	r3, [r7, #23]
      break;
 80075c0:	e006      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80075c2:	bf00      	nop
 80075c4:	e004      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80075c6:	bf00      	nop
 80075c8:	e002      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80075ca:	bf00      	nop
 80075cc:	e000      	b.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80075ce:	bf00      	nop
    }

    if(ret == HAL_OK)
 80075d0:	7dfb      	ldrb	r3, [r7, #23]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d10c      	bne.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80075d6:	4b05      	ldr	r3, [pc, #20]	; (80075ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80075d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075da:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80075e4:	4901      	ldr	r1, [pc, #4]	; (80075ec <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80075e6:	4313      	orrs	r3, r2
 80075e8:	658b      	str	r3, [r1, #88]	; 0x58
 80075ea:	e003      	b.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80075ec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80075f0:	7dfb      	ldrb	r3, [r7, #23]
 80075f2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d04b      	beq.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007606:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800760a:	d02e      	beq.n	800766a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800760c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8007610:	d828      	bhi.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007612:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007616:	d02a      	beq.n	800766e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8007618:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800761c:	d822      	bhi.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800761e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007622:	d026      	beq.n	8007672 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8007624:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8007628:	d81c      	bhi.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800762a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800762e:	d010      	beq.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8007630:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007634:	d816      	bhi.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8007636:	2b00      	cmp	r3, #0
 8007638:	d01d      	beq.n	8007676 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800763a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800763e:	d111      	bne.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	3304      	adds	r3, #4
 8007644:	2100      	movs	r1, #0
 8007646:	4618      	mov	r0, r3
 8007648:	f000 fc82 	bl	8007f50 <RCCEx_PLL2_Config>
 800764c:	4603      	mov	r3, r0
 800764e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007650:	e012      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	3324      	adds	r3, #36	; 0x24
 8007656:	2102      	movs	r1, #2
 8007658:	4618      	mov	r0, r3
 800765a:	f000 fd2b 	bl	80080b4 <RCCEx_PLL3_Config>
 800765e:	4603      	mov	r3, r0
 8007660:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8007662:	e009      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	75fb      	strb	r3, [r7, #23]
      break;
 8007668:	e006      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800766a:	bf00      	nop
 800766c:	e004      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800766e:	bf00      	nop
 8007670:	e002      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8007672:	bf00      	nop
 8007674:	e000      	b.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8007676:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007678:	7dfb      	ldrb	r3, [r7, #23]
 800767a:	2b00      	cmp	r3, #0
 800767c:	d10a      	bne.n	8007694 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800767e:	4b9d      	ldr	r3, [pc, #628]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007682:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800768c:	4999      	ldr	r1, [pc, #612]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800768e:	4313      	orrs	r3, r2
 8007690:	658b      	str	r3, [r1, #88]	; 0x58
 8007692:	e001      	b.n	8007698 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007694:	7dfb      	ldrb	r3, [r7, #23]
 8007696:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f003 0308 	and.w	r3, r3, #8
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d01a      	beq.n	80076da <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80076ae:	d10a      	bne.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	3324      	adds	r3, #36	; 0x24
 80076b4:	2102      	movs	r1, #2
 80076b6:	4618      	mov	r0, r3
 80076b8:	f000 fcfc 	bl	80080b4 <RCCEx_PLL3_Config>
 80076bc:	4603      	mov	r3, r0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d001      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 80076c2:	2301      	movs	r3, #1
 80076c4:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80076c6:	4b8b      	ldr	r3, [pc, #556]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80076c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ca:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076d4:	4987      	ldr	r1, [pc, #540]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80076d6:	4313      	orrs	r3, r2
 80076d8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	f003 0310 	and.w	r3, r3, #16
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d01a      	beq.n	800771c <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80076ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80076f0:	d10a      	bne.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	3324      	adds	r3, #36	; 0x24
 80076f6:	2102      	movs	r1, #2
 80076f8:	4618      	mov	r0, r3
 80076fa:	f000 fcdb 	bl	80080b4 <RCCEx_PLL3_Config>
 80076fe:	4603      	mov	r3, r0
 8007700:	2b00      	cmp	r3, #0
 8007702:	d001      	beq.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8007704:	2301      	movs	r3, #1
 8007706:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007708:	4b7a      	ldr	r3, [pc, #488]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800770a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800770c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007716:	4977      	ldr	r1, [pc, #476]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007718:	4313      	orrs	r3, r2
 800771a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007724:	2b00      	cmp	r3, #0
 8007726:	d034      	beq.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800772e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007732:	d01d      	beq.n	8007770 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8007734:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007738:	d817      	bhi.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800773a:	2b00      	cmp	r3, #0
 800773c:	d003      	beq.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800773e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007742:	d009      	beq.n	8007758 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8007744:	e011      	b.n	800776a <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	3304      	adds	r3, #4
 800774a:	2100      	movs	r1, #0
 800774c:	4618      	mov	r0, r3
 800774e:	f000 fbff 	bl	8007f50 <RCCEx_PLL2_Config>
 8007752:	4603      	mov	r3, r0
 8007754:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007756:	e00c      	b.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	3324      	adds	r3, #36	; 0x24
 800775c:	2102      	movs	r1, #2
 800775e:	4618      	mov	r0, r3
 8007760:	f000 fca8 	bl	80080b4 <RCCEx_PLL3_Config>
 8007764:	4603      	mov	r3, r0
 8007766:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8007768:	e003      	b.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800776a:	2301      	movs	r3, #1
 800776c:	75fb      	strb	r3, [r7, #23]
      break;
 800776e:	e000      	b.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8007770:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007772:	7dfb      	ldrb	r3, [r7, #23]
 8007774:	2b00      	cmp	r3, #0
 8007776:	d10a      	bne.n	800778e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007778:	4b5e      	ldr	r3, [pc, #376]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800777a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800777c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007786:	495b      	ldr	r1, [pc, #364]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007788:	4313      	orrs	r3, r2
 800778a:	658b      	str	r3, [r1, #88]	; 0x58
 800778c:	e001      	b.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800778e:	7dfb      	ldrb	r3, [r7, #23]
 8007790:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800779a:	2b00      	cmp	r3, #0
 800779c:	d033      	beq.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077a4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80077a8:	d01c      	beq.n	80077e4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 80077aa:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80077ae:	d816      	bhi.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xc96>
 80077b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80077b4:	d003      	beq.n	80077be <HAL_RCCEx_PeriphCLKConfig+0xc76>
 80077b6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80077ba:	d007      	beq.n	80077cc <HAL_RCCEx_PeriphCLKConfig+0xc84>
 80077bc:	e00f      	b.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077be:	4b4d      	ldr	r3, [pc, #308]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80077c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077c2:	4a4c      	ldr	r2, [pc, #304]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80077c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80077c8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80077ca:	e00c      	b.n	80077e6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	3324      	adds	r3, #36	; 0x24
 80077d0:	2101      	movs	r1, #1
 80077d2:	4618      	mov	r0, r3
 80077d4:	f000 fc6e 	bl	80080b4 <RCCEx_PLL3_Config>
 80077d8:	4603      	mov	r3, r0
 80077da:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80077dc:	e003      	b.n	80077e6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	75fb      	strb	r3, [r7, #23]
      break;
 80077e2:	e000      	b.n	80077e6 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 80077e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80077e6:	7dfb      	ldrb	r3, [r7, #23]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d10a      	bne.n	8007802 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80077ec:	4b41      	ldr	r3, [pc, #260]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80077ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077fa:	493e      	ldr	r1, [pc, #248]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80077fc:	4313      	orrs	r3, r2
 80077fe:	654b      	str	r3, [r1, #84]	; 0x54
 8007800:	e001      	b.n	8007806 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007802:	7dfb      	ldrb	r3, [r7, #23]
 8007804:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800780e:	2b00      	cmp	r3, #0
 8007810:	d029      	beq.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007816:	2b00      	cmp	r3, #0
 8007818:	d003      	beq.n	8007822 <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800781a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800781e:	d007      	beq.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8007820:	e00f      	b.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007822:	4b34      	ldr	r3, [pc, #208]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007826:	4a33      	ldr	r2, [pc, #204]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800782c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800782e:	e00b      	b.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	3304      	adds	r3, #4
 8007834:	2102      	movs	r1, #2
 8007836:	4618      	mov	r0, r3
 8007838:	f000 fb8a 	bl	8007f50 <RCCEx_PLL2_Config>
 800783c:	4603      	mov	r3, r0
 800783e:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8007840:	e002      	b.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	75fb      	strb	r3, [r7, #23]
      break;
 8007846:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007848:	7dfb      	ldrb	r3, [r7, #23]
 800784a:	2b00      	cmp	r3, #0
 800784c:	d109      	bne.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800784e:	4b29      	ldr	r3, [pc, #164]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8007850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007852:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800785a:	4926      	ldr	r1, [pc, #152]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800785c:	4313      	orrs	r3, r2
 800785e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007860:	e001      	b.n	8007866 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007862:	7dfb      	ldrb	r3, [r7, #23]
 8007864:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800786e:	2b00      	cmp	r3, #0
 8007870:	d00a      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	3324      	adds	r3, #36	; 0x24
 8007876:	2102      	movs	r1, #2
 8007878:	4618      	mov	r0, r3
 800787a:	f000 fc1b 	bl	80080b4 <RCCEx_PLL3_Config>
 800787e:	4603      	mov	r3, r0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d001      	beq.n	8007888 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007890:	2b00      	cmp	r3, #0
 8007892:	d033      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007898:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800789c:	d017      	beq.n	80078ce <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800789e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80078a2:	d811      	bhi.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 80078a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078a8:	d013      	beq.n	80078d2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 80078aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80078ae:	d80b      	bhi.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d010      	beq.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 80078b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078b8:	d106      	bne.n	80078c8 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80078ba:	4b0e      	ldr	r3, [pc, #56]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80078bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078be:	4a0d      	ldr	r2, [pc, #52]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80078c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80078c4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80078c6:	e007      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	75fb      	strb	r3, [r7, #23]
      break;
 80078cc:	e004      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80078ce:	bf00      	nop
 80078d0:	e002      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80078d2:	bf00      	nop
 80078d4:	e000      	b.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80078d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80078d8:	7dfb      	ldrb	r3, [r7, #23]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d10c      	bne.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80078de:	4b05      	ldr	r3, [pc, #20]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80078e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80078ea:	4902      	ldr	r1, [pc, #8]	; (80078f4 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80078ec:	4313      	orrs	r3, r2
 80078ee:	654b      	str	r3, [r1, #84]	; 0x54
 80078f0:	e004      	b.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80078f2:	bf00      	nop
 80078f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078f8:	7dfb      	ldrb	r3, [r7, #23]
 80078fa:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007904:	2b00      	cmp	r3, #0
 8007906:	d008      	beq.n	800791a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007908:	4b31      	ldr	r3, [pc, #196]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800790a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800790c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007914:	492e      	ldr	r1, [pc, #184]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007916:	4313      	orrs	r3, r2
 8007918:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007922:	2b00      	cmp	r3, #0
 8007924:	d009      	beq.n	800793a <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007926:	4b2a      	ldr	r3, [pc, #168]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007928:	691b      	ldr	r3, [r3, #16]
 800792a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8007934:	4926      	ldr	r1, [pc, #152]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007936:	4313      	orrs	r3, r2
 8007938:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007942:	2b00      	cmp	r3, #0
 8007944:	d008      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007946:	4b22      	ldr	r3, [pc, #136]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007948:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800794a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007952:	491f      	ldr	r1, [pc, #124]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007954:	4313      	orrs	r3, r2
 8007956:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007960:	2b00      	cmp	r3, #0
 8007962:	d00d      	beq.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007964:	4b1a      	ldr	r3, [pc, #104]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007966:	691b      	ldr	r3, [r3, #16]
 8007968:	4a19      	ldr	r2, [pc, #100]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800796a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800796e:	6113      	str	r3, [r2, #16]
 8007970:	4b17      	ldr	r3, [pc, #92]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007972:	691a      	ldr	r2, [r3, #16]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800797a:	4915      	ldr	r1, [pc, #84]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800797c:	4313      	orrs	r3, r2
 800797e:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2b00      	cmp	r3, #0
 8007986:	da08      	bge.n	800799a <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007988:	4b11      	ldr	r3, [pc, #68]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800798a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800798c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007994:	490e      	ldr	r1, [pc, #56]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8007996:	4313      	orrs	r3, r2
 8007998:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d009      	beq.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80079a6:	4b0a      	ldr	r3, [pc, #40]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80079a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079b4:	4906      	ldr	r1, [pc, #24]	; (80079d0 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80079b6:	4313      	orrs	r3, r2
 80079b8:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80079ba:	7dbb      	ldrb	r3, [r7, #22]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d101      	bne.n	80079c4 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 80079c0:	2300      	movs	r3, #0
 80079c2:	e000      	b.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 80079c4:	2301      	movs	r3, #1
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	3718      	adds	r7, #24
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}
 80079ce:	bf00      	nop
 80079d0:	58024400 	.word	0x58024400

080079d4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80079d8:	f7ff f85a 	bl	8006a90 <HAL_RCC_GetHCLKFreq>
 80079dc:	4602      	mov	r2, r0
 80079de:	4b06      	ldr	r3, [pc, #24]	; (80079f8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80079e0:	6a1b      	ldr	r3, [r3, #32]
 80079e2:	091b      	lsrs	r3, r3, #4
 80079e4:	f003 0307 	and.w	r3, r3, #7
 80079e8:	4904      	ldr	r1, [pc, #16]	; (80079fc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80079ea:	5ccb      	ldrb	r3, [r1, r3]
 80079ec:	f003 031f 	and.w	r3, r3, #31
 80079f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	58024400 	.word	0x58024400
 80079fc:	0800b31c 	.word	0x0800b31c

08007a00 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8007a00:	b480      	push	{r7}
 8007a02:	b089      	sub	sp, #36	; 0x24
 8007a04:	af00      	add	r7, sp, #0
 8007a06:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007a08:	4ba1      	ldr	r3, [pc, #644]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a0c:	f003 0303 	and.w	r3, r3, #3
 8007a10:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8007a12:	4b9f      	ldr	r3, [pc, #636]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a16:	0b1b      	lsrs	r3, r3, #12
 8007a18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007a1c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007a1e:	4b9c      	ldr	r3, [pc, #624]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a22:	091b      	lsrs	r3, r3, #4
 8007a24:	f003 0301 	and.w	r3, r3, #1
 8007a28:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8007a2a:	4b99      	ldr	r3, [pc, #612]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a2e:	08db      	lsrs	r3, r3, #3
 8007a30:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007a34:	693a      	ldr	r2, [r7, #16]
 8007a36:	fb02 f303 	mul.w	r3, r2, r3
 8007a3a:	ee07 3a90 	vmov	s15, r3
 8007a3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a42:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	f000 8111 	beq.w	8007c70 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8007a4e:	69bb      	ldr	r3, [r7, #24]
 8007a50:	2b02      	cmp	r3, #2
 8007a52:	f000 8083 	beq.w	8007b5c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007a56:	69bb      	ldr	r3, [r7, #24]
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	f200 80a1 	bhi.w	8007ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8007a5e:	69bb      	ldr	r3, [r7, #24]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d003      	beq.n	8007a6c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007a64:	69bb      	ldr	r3, [r7, #24]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	d056      	beq.n	8007b18 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007a6a:	e099      	b.n	8007ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a6c:	4b88      	ldr	r3, [pc, #544]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0320 	and.w	r3, r3, #32
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d02d      	beq.n	8007ad4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007a78:	4b85      	ldr	r3, [pc, #532]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	08db      	lsrs	r3, r3, #3
 8007a7e:	f003 0303 	and.w	r3, r3, #3
 8007a82:	4a84      	ldr	r2, [pc, #528]	; (8007c94 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007a84:	fa22 f303 	lsr.w	r3, r2, r3
 8007a88:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	ee07 3a90 	vmov	s15, r3
 8007a90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	ee07 3a90 	vmov	s15, r3
 8007a9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007a9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007aa2:	4b7b      	ldr	r3, [pc, #492]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aaa:	ee07 3a90 	vmov	s15, r3
 8007aae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007ab2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007ab6:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007c98 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007aba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007abe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007ac2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007ac6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007aca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007ace:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007ad2:	e087      	b.n	8007be4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	ee07 3a90 	vmov	s15, r3
 8007ada:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ade:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007c9c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007ae2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007ae6:	4b6a      	ldr	r3, [pc, #424]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007aee:	ee07 3a90 	vmov	s15, r3
 8007af2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007af6:	ed97 6a03 	vldr	s12, [r7, #12]
 8007afa:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007c98 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007afe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b12:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007b16:	e065      	b.n	8007be4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	ee07 3a90 	vmov	s15, r3
 8007b1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b22:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007b26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b2a:	4b59      	ldr	r3, [pc, #356]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b32:	ee07 3a90 	vmov	s15, r3
 8007b36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b3e:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007c98 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007b42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b56:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007b5a:	e043      	b.n	8007be4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	ee07 3a90 	vmov	s15, r3
 8007b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b66:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007ca4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007b6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b6e:	4b48      	ldr	r3, [pc, #288]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007b70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b76:	ee07 3a90 	vmov	s15, r3
 8007b7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007b82:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007c98 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007b86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b8e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b9a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007b9e:	e021      	b.n	8007be4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	ee07 3a90 	vmov	s15, r3
 8007ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007baa:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007ca0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007bae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bb2:	4b37      	ldr	r3, [pc, #220]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bba:	ee07 3a90 	vmov	s15, r3
 8007bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007bc6:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007c98 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007bca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007bd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bde:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007be2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8007be4:	4b2a      	ldr	r3, [pc, #168]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007be8:	0a5b      	lsrs	r3, r3, #9
 8007bea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007bee:	ee07 3a90 	vmov	s15, r3
 8007bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bf6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007bfa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007bfe:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c0a:	ee17 2a90 	vmov	r2, s15
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8007c12:	4b1f      	ldr	r3, [pc, #124]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c16:	0c1b      	lsrs	r3, r3, #16
 8007c18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c1c:	ee07 3a90 	vmov	s15, r3
 8007c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007c28:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c2c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c38:	ee17 2a90 	vmov	r2, s15
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8007c40:	4b13      	ldr	r3, [pc, #76]	; (8007c90 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007c42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c44:	0e1b      	lsrs	r3, r3, #24
 8007c46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c4a:	ee07 3a90 	vmov	s15, r3
 8007c4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c52:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007c56:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007c5a:	edd7 6a07 	vldr	s13, [r7, #28]
 8007c5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007c62:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007c66:	ee17 2a90 	vmov	r2, s15
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007c6e:	e008      	b.n	8007c82 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	609a      	str	r2, [r3, #8]
}
 8007c82:	bf00      	nop
 8007c84:	3724      	adds	r7, #36	; 0x24
 8007c86:	46bd      	mov	sp, r7
 8007c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8c:	4770      	bx	lr
 8007c8e:	bf00      	nop
 8007c90:	58024400 	.word	0x58024400
 8007c94:	03d09000 	.word	0x03d09000
 8007c98:	46000000 	.word	0x46000000
 8007c9c:	4c742400 	.word	0x4c742400
 8007ca0:	4a742400 	.word	0x4a742400
 8007ca4:	4af42400 	.word	0x4af42400

08007ca8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8007ca8:	b480      	push	{r7}
 8007caa:	b089      	sub	sp, #36	; 0x24
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007cb0:	4ba1      	ldr	r3, [pc, #644]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cb4:	f003 0303 	and.w	r3, r3, #3
 8007cb8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8007cba:	4b9f      	ldr	r3, [pc, #636]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cbe:	0d1b      	lsrs	r3, r3, #20
 8007cc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007cc4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007cc6:	4b9c      	ldr	r3, [pc, #624]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cca:	0a1b      	lsrs	r3, r3, #8
 8007ccc:	f003 0301 	and.w	r3, r3, #1
 8007cd0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8007cd2:	4b99      	ldr	r3, [pc, #612]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cd6:	08db      	lsrs	r3, r3, #3
 8007cd8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007cdc:	693a      	ldr	r2, [r7, #16]
 8007cde:	fb02 f303 	mul.w	r3, r2, r3
 8007ce2:	ee07 3a90 	vmov	s15, r3
 8007ce6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007cea:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007cee:	697b      	ldr	r3, [r7, #20]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	f000 8111 	beq.w	8007f18 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007cf6:	69bb      	ldr	r3, [r7, #24]
 8007cf8:	2b02      	cmp	r3, #2
 8007cfa:	f000 8083 	beq.w	8007e04 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007cfe:	69bb      	ldr	r3, [r7, #24]
 8007d00:	2b02      	cmp	r3, #2
 8007d02:	f200 80a1 	bhi.w	8007e48 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007d06:	69bb      	ldr	r3, [r7, #24]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d003      	beq.n	8007d14 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007d0c:	69bb      	ldr	r3, [r7, #24]
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d056      	beq.n	8007dc0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8007d12:	e099      	b.n	8007e48 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007d14:	4b88      	ldr	r3, [pc, #544]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f003 0320 	and.w	r3, r3, #32
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d02d      	beq.n	8007d7c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007d20:	4b85      	ldr	r3, [pc, #532]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	08db      	lsrs	r3, r3, #3
 8007d26:	f003 0303 	and.w	r3, r3, #3
 8007d2a:	4a84      	ldr	r2, [pc, #528]	; (8007f3c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007d2c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d30:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	ee07 3a90 	vmov	s15, r3
 8007d38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	ee07 3a90 	vmov	s15, r3
 8007d42:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d46:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d4a:	4b7b      	ldr	r3, [pc, #492]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d52:	ee07 3a90 	vmov	s15, r3
 8007d56:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d5a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007d5e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8007f40 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007d62:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007d66:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007d6a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007d6e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d76:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8007d7a:	e087      	b.n	8007e8c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	ee07 3a90 	vmov	s15, r3
 8007d82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007d86:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8007f44 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007d8a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007d8e:	4b6a      	ldr	r3, [pc, #424]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d96:	ee07 3a90 	vmov	s15, r3
 8007d9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007d9e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007da2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8007f40 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007da6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007daa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007dae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007db6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dba:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007dbe:	e065      	b.n	8007e8c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	ee07 3a90 	vmov	s15, r3
 8007dc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dca:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8007f48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007dd2:	4b59      	ldr	r3, [pc, #356]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dda:	ee07 3a90 	vmov	s15, r3
 8007dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007de2:	ed97 6a03 	vldr	s12, [r7, #12]
 8007de6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8007f40 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007df2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007dfe:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e02:	e043      	b.n	8007e8c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e04:	697b      	ldr	r3, [r7, #20]
 8007e06:	ee07 3a90 	vmov	s15, r3
 8007e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e0e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8007f4c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8007e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e16:	4b48      	ldr	r3, [pc, #288]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e1e:	ee07 3a90 	vmov	s15, r3
 8007e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e26:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e2a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8007f40 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e42:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e46:	e021      	b.n	8007e8c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	ee07 3a90 	vmov	s15, r3
 8007e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e52:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8007f48 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007e5a:	4b37      	ldr	r3, [pc, #220]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e62:	ee07 3a90 	vmov	s15, r3
 8007e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007e6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8007e6e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8007f40 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007e7a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e86:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007e8a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8007e8c:	4b2a      	ldr	r3, [pc, #168]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e90:	0a5b      	lsrs	r3, r3, #9
 8007e92:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007e96:	ee07 3a90 	vmov	s15, r3
 8007e9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007e9e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ea2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ea6:	edd7 6a07 	vldr	s13, [r7, #28]
 8007eaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007eae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007eb2:	ee17 2a90 	vmov	r2, s15
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8007eba:	4b1f      	ldr	r3, [pc, #124]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ebe:	0c1b      	lsrs	r3, r3, #16
 8007ec0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ec4:	ee07 3a90 	vmov	s15, r3
 8007ec8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ecc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007ed0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007ed4:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ed8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007edc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007ee0:	ee17 2a90 	vmov	r2, s15
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8007ee8:	4b13      	ldr	r3, [pc, #76]	; (8007f38 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eec:	0e1b      	lsrs	r3, r3, #24
 8007eee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007ef2:	ee07 3a90 	vmov	s15, r3
 8007ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007efa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007efe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007f02:	edd7 6a07 	vldr	s13, [r7, #28]
 8007f06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007f0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007f0e:	ee17 2a90 	vmov	r2, s15
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007f16:	e008      	b.n	8007f2a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	2200      	movs	r2, #0
 8007f22:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	609a      	str	r2, [r3, #8]
}
 8007f2a:	bf00      	nop
 8007f2c:	3724      	adds	r7, #36	; 0x24
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f34:	4770      	bx	lr
 8007f36:	bf00      	nop
 8007f38:	58024400 	.word	0x58024400
 8007f3c:	03d09000 	.word	0x03d09000
 8007f40:	46000000 	.word	0x46000000
 8007f44:	4c742400 	.word	0x4c742400
 8007f48:	4a742400 	.word	0x4a742400
 8007f4c:	4af42400 	.word	0x4af42400

08007f50 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007f50:	b580      	push	{r7, lr}
 8007f52:	b084      	sub	sp, #16
 8007f54:	af00      	add	r7, sp, #0
 8007f56:	6078      	str	r0, [r7, #4]
 8007f58:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007f5e:	4b53      	ldr	r3, [pc, #332]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8007f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f62:	f003 0303 	and.w	r3, r3, #3
 8007f66:	2b03      	cmp	r3, #3
 8007f68:	d101      	bne.n	8007f6e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007f6a:	2301      	movs	r3, #1
 8007f6c:	e099      	b.n	80080a2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007f6e:	4b4f      	ldr	r3, [pc, #316]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a4e      	ldr	r2, [pc, #312]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8007f74:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007f78:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f7a:	f7f9 fedd 	bl	8001d38 <HAL_GetTick>
 8007f7e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007f80:	e008      	b.n	8007f94 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007f82:	f7f9 fed9 	bl	8001d38 <HAL_GetTick>
 8007f86:	4602      	mov	r2, r0
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	1ad3      	subs	r3, r2, r3
 8007f8c:	2b02      	cmp	r3, #2
 8007f8e:	d901      	bls.n	8007f94 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007f90:	2303      	movs	r3, #3
 8007f92:	e086      	b.n	80080a2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007f94:	4b45      	ldr	r3, [pc, #276]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d1f0      	bne.n	8007f82 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007fa0:	4b42      	ldr	r3, [pc, #264]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8007fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fa4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	031b      	lsls	r3, r3, #12
 8007fae:	493f      	ldr	r1, [pc, #252]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	628b      	str	r3, [r1, #40]	; 0x28
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	3b01      	subs	r3, #1
 8007fc4:	025b      	lsls	r3, r3, #9
 8007fc6:	b29b      	uxth	r3, r3
 8007fc8:	431a      	orrs	r2, r3
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	68db      	ldr	r3, [r3, #12]
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	041b      	lsls	r3, r3, #16
 8007fd2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8007fd6:	431a      	orrs	r2, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	3b01      	subs	r3, #1
 8007fde:	061b      	lsls	r3, r3, #24
 8007fe0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007fe4:	4931      	ldr	r1, [pc, #196]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8007fe6:	4313      	orrs	r3, r2
 8007fe8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007fea:	4b30      	ldr	r3, [pc, #192]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8007fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fee:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	695b      	ldr	r3, [r3, #20]
 8007ff6:	492d      	ldr	r1, [pc, #180]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007ffc:	4b2b      	ldr	r3, [pc, #172]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8007ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008000:	f023 0220 	bic.w	r2, r3, #32
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	699b      	ldr	r3, [r3, #24]
 8008008:	4928      	ldr	r1, [pc, #160]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 800800a:	4313      	orrs	r3, r2
 800800c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800800e:	4b27      	ldr	r3, [pc, #156]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008012:	4a26      	ldr	r2, [pc, #152]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008014:	f023 0310 	bic.w	r3, r3, #16
 8008018:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800801a:	4b24      	ldr	r3, [pc, #144]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 800801c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800801e:	4b24      	ldr	r3, [pc, #144]	; (80080b0 <RCCEx_PLL2_Config+0x160>)
 8008020:	4013      	ands	r3, r2
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	69d2      	ldr	r2, [r2, #28]
 8008026:	00d2      	lsls	r2, r2, #3
 8008028:	4920      	ldr	r1, [pc, #128]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 800802a:	4313      	orrs	r3, r2
 800802c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800802e:	4b1f      	ldr	r3, [pc, #124]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008032:	4a1e      	ldr	r2, [pc, #120]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008034:	f043 0310 	orr.w	r3, r3, #16
 8008038:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	2b00      	cmp	r3, #0
 800803e:	d106      	bne.n	800804e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8008040:	4b1a      	ldr	r3, [pc, #104]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008044:	4a19      	ldr	r2, [pc, #100]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008046:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800804a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800804c:	e00f      	b.n	800806e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	2b01      	cmp	r3, #1
 8008052:	d106      	bne.n	8008062 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8008054:	4b15      	ldr	r3, [pc, #84]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008058:	4a14      	ldr	r2, [pc, #80]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 800805a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800805e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8008060:	e005      	b.n	800806e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8008062:	4b12      	ldr	r3, [pc, #72]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008066:	4a11      	ldr	r2, [pc, #68]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008068:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800806c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800806e:	4b0f      	ldr	r3, [pc, #60]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a0e      	ldr	r2, [pc, #56]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008074:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008078:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800807a:	f7f9 fe5d 	bl	8001d38 <HAL_GetTick>
 800807e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008080:	e008      	b.n	8008094 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8008082:	f7f9 fe59 	bl	8001d38 <HAL_GetTick>
 8008086:	4602      	mov	r2, r0
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	1ad3      	subs	r3, r2, r3
 800808c:	2b02      	cmp	r3, #2
 800808e:	d901      	bls.n	8008094 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8008090:	2303      	movs	r3, #3
 8008092:	e006      	b.n	80080a2 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008094:	4b05      	ldr	r3, [pc, #20]	; (80080ac <RCCEx_PLL2_Config+0x15c>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800809c:	2b00      	cmp	r3, #0
 800809e:	d0f0      	beq.n	8008082 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80080a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3710      	adds	r7, #16
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}
 80080aa:	bf00      	nop
 80080ac:	58024400 	.word	0x58024400
 80080b0:	ffff0007 	.word	0xffff0007

080080b4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80080be:	2300      	movs	r3, #0
 80080c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80080c2:	4b53      	ldr	r3, [pc, #332]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80080c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080c6:	f003 0303 	and.w	r3, r3, #3
 80080ca:	2b03      	cmp	r3, #3
 80080cc:	d101      	bne.n	80080d2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80080ce:	2301      	movs	r3, #1
 80080d0:	e099      	b.n	8008206 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80080d2:	4b4f      	ldr	r3, [pc, #316]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	4a4e      	ldr	r2, [pc, #312]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80080d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80080dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80080de:	f7f9 fe2b 	bl	8001d38 <HAL_GetTick>
 80080e2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80080e4:	e008      	b.n	80080f8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80080e6:	f7f9 fe27 	bl	8001d38 <HAL_GetTick>
 80080ea:	4602      	mov	r2, r0
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	1ad3      	subs	r3, r2, r3
 80080f0:	2b02      	cmp	r3, #2
 80080f2:	d901      	bls.n	80080f8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80080f4:	2303      	movs	r3, #3
 80080f6:	e086      	b.n	8008206 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80080f8:	4b45      	ldr	r3, [pc, #276]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008100:	2b00      	cmp	r3, #0
 8008102:	d1f0      	bne.n	80080e6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8008104:	4b42      	ldr	r3, [pc, #264]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 8008106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008108:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	051b      	lsls	r3, r3, #20
 8008112:	493f      	ldr	r1, [pc, #252]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 8008114:	4313      	orrs	r3, r2
 8008116:	628b      	str	r3, [r1, #40]	; 0x28
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	3b01      	subs	r3, #1
 800811e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	3b01      	subs	r3, #1
 8008128:	025b      	lsls	r3, r3, #9
 800812a:	b29b      	uxth	r3, r3
 800812c:	431a      	orrs	r2, r3
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	3b01      	subs	r3, #1
 8008134:	041b      	lsls	r3, r3, #16
 8008136:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800813a:	431a      	orrs	r2, r3
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	691b      	ldr	r3, [r3, #16]
 8008140:	3b01      	subs	r3, #1
 8008142:	061b      	lsls	r3, r3, #24
 8008144:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8008148:	4931      	ldr	r1, [pc, #196]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 800814a:	4313      	orrs	r3, r2
 800814c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800814e:	4b30      	ldr	r3, [pc, #192]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 8008150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008152:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	695b      	ldr	r3, [r3, #20]
 800815a:	492d      	ldr	r1, [pc, #180]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 800815c:	4313      	orrs	r3, r2
 800815e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8008160:	4b2b      	ldr	r3, [pc, #172]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 8008162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008164:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	699b      	ldr	r3, [r3, #24]
 800816c:	4928      	ldr	r1, [pc, #160]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 800816e:	4313      	orrs	r3, r2
 8008170:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8008172:	4b27      	ldr	r3, [pc, #156]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 8008174:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008176:	4a26      	ldr	r2, [pc, #152]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 8008178:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800817c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800817e:	4b24      	ldr	r3, [pc, #144]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 8008180:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008182:	4b24      	ldr	r3, [pc, #144]	; (8008214 <RCCEx_PLL3_Config+0x160>)
 8008184:	4013      	ands	r3, r2
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	69d2      	ldr	r2, [r2, #28]
 800818a:	00d2      	lsls	r2, r2, #3
 800818c:	4920      	ldr	r1, [pc, #128]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 800818e:	4313      	orrs	r3, r2
 8008190:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8008192:	4b1f      	ldr	r3, [pc, #124]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 8008194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008196:	4a1e      	ldr	r2, [pc, #120]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 8008198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800819c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d106      	bne.n	80081b2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80081a4:	4b1a      	ldr	r3, [pc, #104]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80081a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081a8:	4a19      	ldr	r2, [pc, #100]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80081aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80081ae:	62d3      	str	r3, [r2, #44]	; 0x2c
 80081b0:	e00f      	b.n	80081d2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d106      	bne.n	80081c6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80081b8:	4b15      	ldr	r3, [pc, #84]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80081ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081bc:	4a14      	ldr	r2, [pc, #80]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80081be:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80081c2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80081c4:	e005      	b.n	80081d2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80081c6:	4b12      	ldr	r3, [pc, #72]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80081c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ca:	4a11      	ldr	r2, [pc, #68]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80081cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80081d0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80081d2:	4b0f      	ldr	r3, [pc, #60]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a0e      	ldr	r2, [pc, #56]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80081d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80081de:	f7f9 fdab 	bl	8001d38 <HAL_GetTick>
 80081e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80081e4:	e008      	b.n	80081f8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80081e6:	f7f9 fda7 	bl	8001d38 <HAL_GetTick>
 80081ea:	4602      	mov	r2, r0
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	1ad3      	subs	r3, r2, r3
 80081f0:	2b02      	cmp	r3, #2
 80081f2:	d901      	bls.n	80081f8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80081f4:	2303      	movs	r3, #3
 80081f6:	e006      	b.n	8008206 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80081f8:	4b05      	ldr	r3, [pc, #20]	; (8008210 <RCCEx_PLL3_Config+0x15c>)
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008200:	2b00      	cmp	r3, #0
 8008202:	d0f0      	beq.n	80081e6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8008204:	7bfb      	ldrb	r3, [r7, #15]
}
 8008206:	4618      	mov	r0, r3
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	58024400 	.word	0x58024400
 8008214:	ffff0007 	.word	0xffff0007

08008218 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b084      	sub	sp, #16
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 8008220:	2300      	movs	r3, #0
 8008222:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d101      	bne.n	800822e <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e0eb      	b.n	8008406 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2200      	movs	r2, #0
 8008232:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	4a75      	ldr	r2, [pc, #468]	; (8008410 <HAL_SPI_Init+0x1f8>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d00f      	beq.n	800825e <HAL_SPI_Init+0x46>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	4a74      	ldr	r2, [pc, #464]	; (8008414 <HAL_SPI_Init+0x1fc>)
 8008244:	4293      	cmp	r3, r2
 8008246:	d00a      	beq.n	800825e <HAL_SPI_Init+0x46>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4a72      	ldr	r2, [pc, #456]	; (8008418 <HAL_SPI_Init+0x200>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d005      	beq.n	800825e <HAL_SPI_Init+0x46>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	68db      	ldr	r3, [r3, #12]
 8008256:	2b0f      	cmp	r3, #15
 8008258:	d901      	bls.n	800825e <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e0d3      	b.n	8008406 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 ff62 	bl	8009128 <SPI_GetPacketSize>
 8008264:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4a69      	ldr	r2, [pc, #420]	; (8008410 <HAL_SPI_Init+0x1f8>)
 800826c:	4293      	cmp	r3, r2
 800826e:	d00c      	beq.n	800828a <HAL_SPI_Init+0x72>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a67      	ldr	r2, [pc, #412]	; (8008414 <HAL_SPI_Init+0x1fc>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d007      	beq.n	800828a <HAL_SPI_Init+0x72>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a66      	ldr	r2, [pc, #408]	; (8008418 <HAL_SPI_Init+0x200>)
 8008280:	4293      	cmp	r3, r2
 8008282:	d002      	beq.n	800828a <HAL_SPI_Init+0x72>
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	2b08      	cmp	r3, #8
 8008288:	d811      	bhi.n	80082ae <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800828e:	4a60      	ldr	r2, [pc, #384]	; (8008410 <HAL_SPI_Init+0x1f8>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d009      	beq.n	80082a8 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a5e      	ldr	r2, [pc, #376]	; (8008414 <HAL_SPI_Init+0x1fc>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d004      	beq.n	80082a8 <HAL_SPI_Init+0x90>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a5d      	ldr	r2, [pc, #372]	; (8008418 <HAL_SPI_Init+0x200>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d104      	bne.n	80082b2 <HAL_SPI_Init+0x9a>
 80082a8:	68bb      	ldr	r3, [r7, #8]
 80082aa:	2b10      	cmp	r3, #16
 80082ac:	d901      	bls.n	80082b2 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	e0a9      	b.n	8008406 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 80082b8:	b2db      	uxtb	r3, r3
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d106      	bne.n	80082cc <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2200      	movs	r2, #0
 80082c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f7f9 f9d2 	bl	8001670 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2202      	movs	r2, #2
 80082d0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f022 0201 	bic.w	r2, r2, #1
 80082e2:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	699b      	ldr	r3, [r3, #24]
 80082e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80082ec:	d119      	bne.n	8008322 <HAL_SPI_Init+0x10a>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80082f6:	d103      	bne.n	8008300 <HAL_SPI_Init+0xe8>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d008      	beq.n	8008312 <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8008304:	2b00      	cmp	r3, #0
 8008306:	d10c      	bne.n	8008322 <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800830c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008310:	d107      	bne.n	8008322 <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008320:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	69da      	ldr	r2, [r3, #28]
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800832a:	431a      	orrs	r2, r3
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	431a      	orrs	r2, r3
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008334:	ea42 0103 	orr.w	r1, r2, r3
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	68da      	ldr	r2, [r3, #12]
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	430a      	orrs	r2, r1
 8008342:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800834c:	431a      	orrs	r2, r3
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008352:	431a      	orrs	r2, r3
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	699b      	ldr	r3, [r3, #24]
 8008358:	431a      	orrs	r2, r3
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	691b      	ldr	r3, [r3, #16]
 800835e:	431a      	orrs	r2, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	695b      	ldr	r3, [r3, #20]
 8008364:	431a      	orrs	r2, r3
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6a1b      	ldr	r3, [r3, #32]
 800836a:	431a      	orrs	r2, r3
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	431a      	orrs	r2, r3
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008376:	431a      	orrs	r2, r3
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	431a      	orrs	r2, r3
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008382:	ea42 0103 	orr.w	r1, r2, r3
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	430a      	orrs	r2, r1
 8008390:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d113      	bne.n	80083c2 <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80083ac:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	689b      	ldr	r3, [r3, #8]
 80083b4:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80083c0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f022 0201 	bic.w	r2, r2, #1
 80083d0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d00a      	beq.n	80083f4 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	430a      	orrs	r2, r1
 80083f2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 8008404:	2300      	movs	r3, #0
}
 8008406:	4618      	mov	r0, r3
 8008408:	3710      	adds	r7, #16
 800840a:	46bd      	mov	sp, r7
 800840c:	bd80      	pop	{r7, pc}
 800840e:	bf00      	nop
 8008410:	40013000 	.word	0x40013000
 8008414:	40003800 	.word	0x40003800
 8008418:	40003c00 	.word	0x40003c00

0800841c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b08a      	sub	sp, #40	; 0x28
 8008420:	af02      	add	r7, sp, #8
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	603b      	str	r3, [r7, #0]
 8008428:	4613      	mov	r3, r2
 800842a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	3320      	adds	r3, #32
 8008432:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008434:	2300      	movs	r3, #0
 8008436:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800843e:	2b01      	cmp	r3, #1
 8008440:	d101      	bne.n	8008446 <HAL_SPI_Transmit+0x2a>
 8008442:	2302      	movs	r3, #2
 8008444:	e1d7      	b.n	80087f6 <HAL_SPI_Transmit+0x3da>
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2201      	movs	r2, #1
 800844a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800844e:	f7f9 fc73 	bl	8001d38 <HAL_GetTick>
 8008452:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800845a:	b2db      	uxtb	r3, r3
 800845c:	2b01      	cmp	r3, #1
 800845e:	d007      	beq.n	8008470 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 8008460:	2302      	movs	r3, #2
 8008462:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2200      	movs	r2, #0
 8008468:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800846c:	7efb      	ldrb	r3, [r7, #27]
 800846e:	e1c2      	b.n	80087f6 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	2b00      	cmp	r3, #0
 8008474:	d002      	beq.n	800847c <HAL_SPI_Transmit+0x60>
 8008476:	88fb      	ldrh	r3, [r7, #6]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d107      	bne.n	800848c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800847c:	2301      	movs	r3, #1
 800847e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2200      	movs	r2, #0
 8008484:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008488:	7efb      	ldrb	r3, [r7, #27]
 800848a:	e1b4      	b.n	80087f6 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2203      	movs	r2, #3
 8008490:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2200      	movs	r2, #0
 8008498:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	68ba      	ldr	r2, [r7, #8]
 80084a0:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	88fa      	ldrh	r2, [r7, #6]
 80084a6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	88fa      	ldrh	r2, [r7, #6]
 80084ae:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	2200      	movs	r2, #0
 80084b6:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	2200      	movs	r2, #0
 80084bc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	2200      	movs	r2, #0
 80084c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	2200      	movs	r2, #0
 80084cc:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2200      	movs	r2, #0
 80084d2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80084dc:	d107      	bne.n	80084ee <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	681a      	ldr	r2, [r3, #0]
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	685a      	ldr	r2, [r3, #4]
 80084f4:	4b96      	ldr	r3, [pc, #600]	; (8008750 <HAL_SPI_Transmit+0x334>)
 80084f6:	4013      	ands	r3, r2
 80084f8:	88f9      	ldrh	r1, [r7, #6]
 80084fa:	68fa      	ldr	r2, [r7, #12]
 80084fc:	6812      	ldr	r2, [r2, #0]
 80084fe:	430b      	orrs	r3, r1
 8008500:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	681a      	ldr	r2, [r3, #0]
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	f042 0201 	orr.w	r2, r2, #1
 8008510:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800851a:	d107      	bne.n	800852c <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	681a      	ldr	r2, [r3, #0]
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800852a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	68db      	ldr	r3, [r3, #12]
 8008530:	2b0f      	cmp	r3, #15
 8008532:	d947      	bls.n	80085c4 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8008534:	e03f      	b.n	80085b6 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	695b      	ldr	r3, [r3, #20]
 800853c:	f003 0302 	and.w	r3, r3, #2
 8008540:	2b02      	cmp	r3, #2
 8008542:	d114      	bne.n	800856e <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	6812      	ldr	r2, [r2, #0]
 800854e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008554:	1d1a      	adds	r2, r3, #4
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008560:	b29b      	uxth	r3, r3
 8008562:	3b01      	subs	r3, #1
 8008564:	b29a      	uxth	r2, r3
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800856c:	e023      	b.n	80085b6 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800856e:	f7f9 fbe3 	bl	8001d38 <HAL_GetTick>
 8008572:	4602      	mov	r2, r0
 8008574:	697b      	ldr	r3, [r7, #20]
 8008576:	1ad3      	subs	r3, r2, r3
 8008578:	683a      	ldr	r2, [r7, #0]
 800857a:	429a      	cmp	r2, r3
 800857c:	d803      	bhi.n	8008586 <HAL_SPI_Transmit+0x16a>
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008584:	d102      	bne.n	800858c <HAL_SPI_Transmit+0x170>
 8008586:	683b      	ldr	r3, [r7, #0]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d114      	bne.n	80085b6 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800858c:	68f8      	ldr	r0, [r7, #12]
 800858e:	f000 fcfd 	bl	8008f8c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085a0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	2201      	movs	r2, #1
 80085ae:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 80085b2:	2301      	movs	r3, #1
 80085b4:	e11f      	b.n	80087f6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80085bc:	b29b      	uxth	r3, r3
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d1b9      	bne.n	8008536 <HAL_SPI_Transmit+0x11a>
 80085c2:	e0f2      	b.n	80087aa <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	68db      	ldr	r3, [r3, #12]
 80085c8:	2b07      	cmp	r3, #7
 80085ca:	f240 80e7 	bls.w	800879c <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80085ce:	e05d      	b.n	800868c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	695b      	ldr	r3, [r3, #20]
 80085d6:	f003 0302 	and.w	r3, r3, #2
 80085da:	2b02      	cmp	r3, #2
 80085dc:	d132      	bne.n	8008644 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80085e4:	b29b      	uxth	r3, r3
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d918      	bls.n	800861c <HAL_SPI_Transmit+0x200>
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d014      	beq.n	800861c <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	6812      	ldr	r2, [r2, #0]
 80085fc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008602:	1d1a      	adds	r2, r3, #4
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800860e:	b29b      	uxth	r3, r3
 8008610:	3b02      	subs	r3, #2
 8008612:	b29a      	uxth	r2, r3
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800861a:	e037      	b.n	800868c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008620:	881a      	ldrh	r2, [r3, #0]
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800862a:	1c9a      	adds	r2, r3, #2
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008636:	b29b      	uxth	r3, r3
 8008638:	3b01      	subs	r3, #1
 800863a:	b29a      	uxth	r2, r3
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008642:	e023      	b.n	800868c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008644:	f7f9 fb78 	bl	8001d38 <HAL_GetTick>
 8008648:	4602      	mov	r2, r0
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	1ad3      	subs	r3, r2, r3
 800864e:	683a      	ldr	r2, [r7, #0]
 8008650:	429a      	cmp	r2, r3
 8008652:	d803      	bhi.n	800865c <HAL_SPI_Transmit+0x240>
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800865a:	d102      	bne.n	8008662 <HAL_SPI_Transmit+0x246>
 800865c:	683b      	ldr	r3, [r7, #0]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d114      	bne.n	800868c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008662:	68f8      	ldr	r0, [r7, #12]
 8008664:	f000 fc92 	bl	8008f8c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2200      	movs	r2, #0
 800866c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008676:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8008688:	2301      	movs	r3, #1
 800868a:	e0b4      	b.n	80087f6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008692:	b29b      	uxth	r3, r3
 8008694:	2b00      	cmp	r3, #0
 8008696:	d19b      	bne.n	80085d0 <HAL_SPI_Transmit+0x1b4>
 8008698:	e087      	b.n	80087aa <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	695b      	ldr	r3, [r3, #20]
 80086a0:	f003 0302 	and.w	r3, r3, #2
 80086a4:	2b02      	cmp	r3, #2
 80086a6:	d155      	bne.n	8008754 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80086ae:	b29b      	uxth	r3, r3
 80086b0:	2b03      	cmp	r3, #3
 80086b2:	d918      	bls.n	80086e6 <HAL_SPI_Transmit+0x2ca>
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086b8:	2b40      	cmp	r3, #64	; 0x40
 80086ba:	d914      	bls.n	80086e6 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	6812      	ldr	r2, [r2, #0]
 80086c6:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086cc:	1d1a      	adds	r2, r3, #4
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80086d8:	b29b      	uxth	r3, r3
 80086da:	3b04      	subs	r3, #4
 80086dc:	b29a      	uxth	r2, r3
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 80086e4:	e05a      	b.n	800879c <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d917      	bls.n	8008722 <HAL_SPI_Transmit+0x306>
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d013      	beq.n	8008722 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086fe:	881a      	ldrh	r2, [r3, #0]
 8008700:	69fb      	ldr	r3, [r7, #28]
 8008702:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008708:	1c9a      	adds	r2, r3, #2
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008714:	b29b      	uxth	r3, r3
 8008716:	3b02      	subs	r3, #2
 8008718:	b29a      	uxth	r2, r3
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8008720:	e03c      	b.n	800879c <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	3320      	adds	r3, #32
 800872c:	7812      	ldrb	r2, [r2, #0]
 800872e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008734:	1c5a      	adds	r2, r3, #1
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008740:	b29b      	uxth	r3, r3
 8008742:	3b01      	subs	r3, #1
 8008744:	b29a      	uxth	r2, r3
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800874c:	e026      	b.n	800879c <HAL_SPI_Transmit+0x380>
 800874e:	bf00      	nop
 8008750:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008754:	f7f9 faf0 	bl	8001d38 <HAL_GetTick>
 8008758:	4602      	mov	r2, r0
 800875a:	697b      	ldr	r3, [r7, #20]
 800875c:	1ad3      	subs	r3, r2, r3
 800875e:	683a      	ldr	r2, [r7, #0]
 8008760:	429a      	cmp	r2, r3
 8008762:	d803      	bhi.n	800876c <HAL_SPI_Transmit+0x350>
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800876a:	d102      	bne.n	8008772 <HAL_SPI_Transmit+0x356>
 800876c:	683b      	ldr	r3, [r7, #0]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d114      	bne.n	800879c <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8008772:	68f8      	ldr	r0, [r7, #12]
 8008774:	f000 fc0a 	bl	8008f8c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2200      	movs	r2, #0
 800877c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008786:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 8008798:	2301      	movs	r3, #1
 800879a:	e02c      	b.n	80087f6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80087a2:	b29b      	uxth	r3, r3
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	f47f af78 	bne.w	800869a <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	9300      	str	r3, [sp, #0]
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	2200      	movs	r2, #0
 80087b2:	2108      	movs	r1, #8
 80087b4:	68f8      	ldr	r0, [r7, #12]
 80087b6:	f000 fc89 	bl	80090cc <SPI_WaitOnFlagUntilTimeout>
 80087ba:	4603      	mov	r3, r0
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d007      	beq.n	80087d0 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087c6:	f043 0220 	orr.w	r2, r3, #32
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80087d0:	68f8      	ldr	r0, [r7, #12]
 80087d2:	f000 fbdb 	bl	8008f8c <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2200      	movs	r2, #0
 80087da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2201      	movs	r2, #1
 80087e2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d001      	beq.n	80087f4 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e000      	b.n	80087f6 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 80087f4:	7efb      	ldrb	r3, [r7, #27]
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3720      	adds	r7, #32
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop

08008800 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b086      	sub	sp, #24
 8008804:	af00      	add	r7, sp, #0
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	4613      	mov	r3, r2
 800880c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800880e:	2300      	movs	r3, #0
 8008810:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008818:	2b01      	cmp	r3, #1
 800881a:	d101      	bne.n	8008820 <HAL_SPI_Transmit_DMA+0x20>
 800881c:	2302      	movs	r3, #2
 800881e:	e128      	b.n	8008a72 <HAL_SPI_Transmit_DMA+0x272>
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	2201      	movs	r2, #1
 8008824:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  if (hspi->State != HAL_SPI_STATE_READY)
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800882e:	b2db      	uxtb	r3, r3
 8008830:	2b01      	cmp	r3, #1
 8008832:	d007      	beq.n	8008844 <HAL_SPI_Transmit_DMA+0x44>
  {
    errorcode = HAL_BUSY;
 8008834:	2302      	movs	r3, #2
 8008836:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008840:	7dfb      	ldrb	r3, [r7, #23]
 8008842:	e116      	b.n	8008a72 <HAL_SPI_Transmit_DMA+0x272>
  }

  if ((pData == NULL) || (Size == 0UL))
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d002      	beq.n	8008850 <HAL_SPI_Transmit_DMA+0x50>
 800884a:	88fb      	ldrh	r3, [r7, #6]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d107      	bne.n	8008860 <HAL_SPI_Transmit_DMA+0x60>
  {
    errorcode = HAL_ERROR;
 8008850:	2301      	movs	r3, #1
 8008852:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800885c:	7dfb      	ldrb	r3, [r7, #23]
 800885e:	e108      	b.n	8008a72 <HAL_SPI_Transmit_DMA+0x272>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	2203      	movs	r2, #3
 8008864:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2200      	movs	r2, #0
 800886c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	68ba      	ldr	r2, [r7, #8]
 8008874:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	88fa      	ldrh	r2, [r7, #6]
 800887a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	88fa      	ldrh	r2, [r7, #6]
 8008882:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2200      	movs	r2, #0
 800888a:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->TxISR       = NULL;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2200      	movs	r2, #0
 8008890:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2200      	movs	r2, #0
 8008896:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2200      	movs	r2, #0
 800889c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	2200      	movs	r2, #0
 80088a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 80088b0:	d107      	bne.n	80088c2 <HAL_SPI_Transmit_DMA+0xc2>
  {
    SPI_1LINE_TX(hspi);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80088c0:	601a      	str	r2, [r3, #0]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	68db      	ldr	r3, [r3, #12]
 80088c6:	2b0f      	cmp	r3, #15
 80088c8:	d905      	bls.n	80088d6 <HAL_SPI_Transmit_DMA+0xd6>
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80088ce:	699b      	ldr	r3, [r3, #24]
 80088d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80088d4:	d10f      	bne.n	80088f6 <HAL_SPI_Transmit_DMA+0xf6>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 80088da:	2b07      	cmp	r3, #7
 80088dc:	d913      	bls.n	8008906 <HAL_SPI_Transmit_DMA+0x106>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088e8:	d00d      	beq.n	8008906 <HAL_SPI_Transmit_DMA+0x106>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80088ee:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 80088f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80088f4:	d007      	beq.n	8008906 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    errorcode = HAL_ERROR;
 80088f6:	2301      	movs	r3, #1
 80088f8:	75fb      	strb	r3, [r7, #23]
    __HAL_UNLOCK(hspi);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 8008902:	7dfb      	ldrb	r3, [r7, #23]
 8008904:	e0b5      	b.n	8008a72 <HAL_SPI_Transmit_DMA+0x272>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	68db      	ldr	r3, [r3, #12]
 800890a:	2b07      	cmp	r3, #7
 800890c:	d820      	bhi.n	8008950 <HAL_SPI_Transmit_DMA+0x150>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008912:	699b      	ldr	r3, [r3, #24]
 8008914:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008918:	d109      	bne.n	800892e <HAL_SPI_Transmit_DMA+0x12e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008920:	b29b      	uxth	r3, r3
 8008922:	3301      	adds	r3, #1
 8008924:	105b      	asrs	r3, r3, #1
 8008926:	b29a      	uxth	r2, r3
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008932:	699b      	ldr	r3, [r3, #24]
 8008934:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008938:	d11e      	bne.n	8008978 <HAL_SPI_Transmit_DMA+0x178>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8008940:	b29b      	uxth	r3, r3
 8008942:	3303      	adds	r3, #3
 8008944:	109b      	asrs	r3, r3, #2
 8008946:	b29a      	uxth	r2, r3
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800894e:	e013      	b.n	8008978 <HAL_SPI_Transmit_DMA+0x178>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	68db      	ldr	r3, [r3, #12]
 8008954:	2b0f      	cmp	r3, #15
 8008956:	d80f      	bhi.n	8008978 <HAL_SPI_Transmit_DMA+0x178>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800895c:	699b      	ldr	r3, [r3, #24]
 800895e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008962:	d109      	bne.n	8008978 <HAL_SPI_Transmit_DMA+0x178>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800896a:	b29b      	uxth	r3, r3
 800896c:	3301      	adds	r3, #1
 800896e:	105b      	asrs	r3, r3, #1
 8008970:	b29a      	uxth	r2, r3
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800897c:	4a3f      	ldr	r2, [pc, #252]	; (8008a7c <HAL_SPI_Transmit_DMA+0x27c>)
 800897e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008984:	4a3e      	ldr	r2, [pc, #248]	; (8008a80 <HAL_SPI_Transmit_DMA+0x280>)
 8008986:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800898c:	4a3d      	ldr	r2, [pc, #244]	; (8008a84 <HAL_SPI_Transmit_DMA+0x284>)
 800898e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008994:	2200      	movs	r2, #0
 8008996:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	689a      	ldr	r2, [r3, #8]
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80089a6:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR, hspi->TxXferCount))
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089b0:	4619      	mov	r1, r3
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	3320      	adds	r3, #32
 80089b8:	461a      	mov	r2, r3
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80089c0:	b29b      	uxth	r3, r3
 80089c2:	f7f9 fe75 	bl	80026b0 <HAL_DMA_Start_IT>
 80089c6:	4603      	mov	r3, r0
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d00f      	beq.n	80089ec <HAL_SPI_Transmit_DMA+0x1ec>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80089d2:	f043 0210 	orr.w	r2, r3, #16
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    errorcode = HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	75fb      	strb	r3, [r7, #23]
    hspi->State = HAL_SPI_STATE_READY;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2201      	movs	r2, #1
 80089e4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    return errorcode;
 80089e8:	7dfb      	ldrb	r3, [r7, #23]
 80089ea:	e042      	b.n	8008a72 <HAL_SPI_Transmit_DMA+0x272>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80089f0:	69db      	ldr	r3, [r3, #28]
 80089f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089f6:	d108      	bne.n	8008a0a <HAL_SPI_Transmit_DMA+0x20a>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	6859      	ldr	r1, [r3, #4]
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	4b21      	ldr	r3, [pc, #132]	; (8008a88 <HAL_SPI_Transmit_DMA+0x288>)
 8008a04:	400b      	ands	r3, r1
 8008a06:	6053      	str	r3, [r2, #4]
 8008a08:	e009      	b.n	8008a1e <HAL_SPI_Transmit_DMA+0x21e>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	685a      	ldr	r2, [r3, #4]
 8008a10:	4b1d      	ldr	r3, [pc, #116]	; (8008a88 <HAL_SPI_Transmit_DMA+0x288>)
 8008a12:	4013      	ands	r3, r2
 8008a14:	88f9      	ldrh	r1, [r7, #6]
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	6812      	ldr	r2, [r2, #0]
 8008a1a:	430b      	orrs	r3, r1
 8008a1c:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	689a      	ldr	r2, [r3, #8]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008a2c:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	691a      	ldr	r2, [r3, #16]
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f442 7248 	orr.w	r2, r2, #800	; 0x320
 8008a3c:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	681a      	ldr	r2, [r3, #0]
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f042 0201 	orr.w	r2, r2, #1
 8008a4c:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008a56:	d107      	bne.n	8008a68 <HAL_SPI_Transmit_DMA+0x268>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a66:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
  return errorcode;
 8008a70:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a72:	4618      	mov	r0, r3
 8008a74:	3718      	adds	r7, #24
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bd80      	pop	{r7, pc}
 8008a7a:	bf00      	nop
 8008a7c:	08008ef7 	.word	0x08008ef7
 8008a80:	08008eb1 	.word	0x08008eb1
 8008a84:	08008f13 	.word	0x08008f13
 8008a88:	ffff0000 	.word	0xffff0000

08008a8c <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b08a      	sub	sp, #40	; 0x28
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	691b      	ldr	r3, [r3, #16]
 8008a9a:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	695b      	ldr	r3, [r3, #20]
 8008aa2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8008aa4:	6a3a      	ldr	r2, [r7, #32]
 8008aa6:	69fb      	ldr	r3, [r7, #28]
 8008aa8:	4013      	ands	r3, r2
 8008aaa:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008abe:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	3330      	adds	r3, #48	; 0x30
 8008ac6:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */


  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8008ac8:	69bb      	ldr	r3, [r7, #24]
 8008aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d113      	bne.n	8008afa <HAL_SPI_IRQHandler+0x6e>
 8008ad2:	69bb      	ldr	r3, [r7, #24]
 8008ad4:	f003 0320 	and.w	r3, r3, #32
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d10e      	bne.n	8008afa <HAL_SPI_IRQHandler+0x6e>
 8008adc:	69bb      	ldr	r3, [r7, #24]
 8008ade:	f003 0304 	and.w	r3, r3, #4
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d009      	beq.n	8008afa <HAL_SPI_IRQHandler+0x6e>
  {
    hspi->TxISR(hspi);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	4798      	blx	r3
    hspi->RxISR(hspi);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	4798      	blx	r3
    handled = 1UL;
 8008af6:	2301      	movs	r3, #1
 8008af8:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d10f      	bne.n	8008b24 <HAL_SPI_IRQHandler+0x98>
 8008b04:	69bb      	ldr	r3, [r7, #24]
 8008b06:	f003 0301 	and.w	r3, r3, #1
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d00a      	beq.n	8008b24 <HAL_SPI_IRQHandler+0x98>
 8008b0e:	69bb      	ldr	r3, [r7, #24]
 8008b10:	f003 0304 	and.w	r3, r3, #4
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d105      	bne.n	8008b24 <HAL_SPI_IRQHandler+0x98>
  {
    hspi->RxISR(hspi);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	4798      	blx	r3
    handled = 1UL;
 8008b20:	2301      	movs	r3, #1
 8008b22:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	f003 0320 	and.w	r3, r3, #32
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d10f      	bne.n	8008b4e <HAL_SPI_IRQHandler+0xc2>
 8008b2e:	69bb      	ldr	r3, [r7, #24]
 8008b30:	f003 0302 	and.w	r3, r3, #2
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d00a      	beq.n	8008b4e <HAL_SPI_IRQHandler+0xc2>
 8008b38:	69bb      	ldr	r3, [r7, #24]
 8008b3a:	f003 0304 	and.w	r3, r3, #4
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d105      	bne.n	8008b4e <HAL_SPI_IRQHandler+0xc2>
  {
    hspi->TxISR(hspi);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b46:	6878      	ldr	r0, [r7, #4]
 8008b48:	4798      	blx	r3
    handled = 1UL;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	627b      	str	r3, [r7, #36]	; 0x24
    hspi->Reload.Requested = 0UL;
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_HSPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 8008b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	f040 816f 	bne.w	8008e34 <HAL_SPI_IRQHandler+0x3a8>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8008b56:	69bb      	ldr	r3, [r7, #24]
 8008b58:	f003 0308 	and.w	r3, r3, #8
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	f000 80a0 	beq.w	8008ca2 <HAL_SPI_IRQHandler+0x216>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	699a      	ldr	r2, [r3, #24]
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f042 0208 	orr.w	r2, r2, #8
 8008b70:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	699a      	ldr	r2, [r3, #24]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f042 0210 	orr.w	r2, r2, #16
 8008b80:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	699a      	ldr	r2, [r3, #24]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b90:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	691a      	ldr	r2, [r3, #16]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f022 0208 	bic.w	r2, r2, #8
 8008ba0:	611a      	str	r2, [r3, #16]

    /* DMA Normal Mode */
    if (HAL_IS_BIT_CLR(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN) ||                    // IT based transfer is done
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d00f      	beq.n	8008bcc <HAL_SPI_IRQHandler+0x140>
 8008bac:	7cfb      	ldrb	r3, [r7, #19]
 8008bae:	2b04      	cmp	r3, #4
 8008bb0:	d004      	beq.n	8008bbc <HAL_SPI_IRQHandler+0x130>
      ((State != HAL_SPI_STATE_BUSY_RX) && (hspi->hdmatx->Init.Mode == DMA_NORMAL)) ||  // DMA is used in normal mode
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008bb6:	69db      	ldr	r3, [r3, #28]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d007      	beq.n	8008bcc <HAL_SPI_IRQHandler+0x140>
 8008bbc:	7cfb      	ldrb	r3, [r7, #19]
 8008bbe:	2b03      	cmp	r3, #3
 8008bc0:	d059      	beq.n	8008c76 <HAL_SPI_IRQHandler+0x1ea>
      ((State != HAL_SPI_STATE_BUSY_TX) && (hspi->hdmarx->Init.Mode == DMA_NORMAL)))    // DMA is used in normal mode
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008bc6:	69db      	ldr	r3, [r3, #28]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d154      	bne.n	8008c76 <HAL_SPI_IRQHandler+0x1ea>
    {
      /* For the IT based receive extra polling maybe required for last packet */
      if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d13d      	bne.n	8008c56 <HAL_SPI_IRQHandler+0x1ca>
      {
        /* Pooling remaining data */
        while (hspi->RxXferCount != 0UL)
 8008bda:	e036      	b.n	8008c4a <HAL_SPI_IRQHandler+0x1be>
        {
          /* Receive data in 32 Bit mode */
          if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	68db      	ldr	r3, [r3, #12]
 8008be0:	2b0f      	cmp	r3, #15
 8008be2:	d90b      	bls.n	8008bfc <HAL_SPI_IRQHandler+0x170>
          {
            *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bec:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008bee:	601a      	str	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint32_t);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008bf4:	1d1a      	adds	r2, r3, #4
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	665a      	str	r2, [r3, #100]	; 0x64
 8008bfa:	e01d      	b.n	8008c38 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 16 Bit mode */
          else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	68db      	ldr	r3, [r3, #12]
 8008c00:	2b07      	cmp	r3, #7
 8008c02:	d90b      	bls.n	8008c1c <HAL_SPI_IRQHandler+0x190>
          {
#if defined (__GNUC__)
            *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c08:	68fa      	ldr	r2, [r7, #12]
 8008c0a:	8812      	ldrh	r2, [r2, #0]
 8008c0c:	b292      	uxth	r2, r2
 8008c0e:	801a      	strh	r2, [r3, #0]
#else
            *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
            hspi->pRxBuffPtr += sizeof(uint16_t);
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c14:	1c9a      	adds	r2, r3, #2
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	665a      	str	r2, [r3, #100]	; 0x64
 8008c1a:	e00d      	b.n	8008c38 <HAL_SPI_IRQHandler+0x1ac>
          }
          /* Receive data in 8 Bit mode */
          else
          {
            *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c28:	7812      	ldrb	r2, [r2, #0]
 8008c2a:	b2d2      	uxtb	r2, r2
 8008c2c:	701a      	strb	r2, [r3, #0]
            hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c32:	1c5a      	adds	r2, r3, #1
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	665a      	str	r2, [r3, #100]	; 0x64
          }

          hspi->RxXferCount--;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	3b01      	subs	r3, #1
 8008c42:	b29a      	uxth	r2, r3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        while (hspi->RxXferCount != 0UL)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d1c2      	bne.n	8008bdc <HAL_SPI_IRQHandler+0x150>
        }
      }

      /* Call SPI Standard close procedure */
      SPI_CloseTransfer(hspi);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f000 f998 	bl	8008f8c <SPI_CloseTransfer>

      hspi->State = HAL_SPI_STATE_READY;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2201      	movs	r2, #1
 8008c60:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
      if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d003      	beq.n	8008c76 <HAL_SPI_IRQHandler+0x1ea>
      {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008c6e:	6878      	ldr	r0, [r7, #4]
 8008c70:	f000 f914 	bl	8008e9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
        return;
 8008c74:	e0e3      	b.n	8008e3e <HAL_SPI_IRQHandler+0x3b2>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008c76:	7cfb      	ldrb	r3, [r7, #19]
 8008c78:	2b05      	cmp	r3, #5
 8008c7a:	d103      	bne.n	8008c84 <HAL_SPI_IRQHandler+0x1f8>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f000 f8f9 	bl	8008e74 <HAL_SPI_TxRxCpltCallback>
	else
    {
      /* End of the appropriate call */
    }

    return;
 8008c82:	e0d9      	b.n	8008e38 <HAL_SPI_IRQHandler+0x3ac>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008c84:	7cfb      	ldrb	r3, [r7, #19]
 8008c86:	2b04      	cmp	r3, #4
 8008c88:	d103      	bne.n	8008c92 <HAL_SPI_IRQHandler+0x206>
      HAL_SPI_RxCpltCallback(hspi);
 8008c8a:	6878      	ldr	r0, [r7, #4]
 8008c8c:	f000 f8e8 	bl	8008e60 <HAL_SPI_RxCpltCallback>
    return;
 8008c90:	e0d2      	b.n	8008e38 <HAL_SPI_IRQHandler+0x3ac>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008c92:	7cfb      	ldrb	r3, [r7, #19]
 8008c94:	2b03      	cmp	r3, #3
 8008c96:	f040 80cf 	bne.w	8008e38 <HAL_SPI_IRQHandler+0x3ac>
      HAL_SPI_TxCpltCallback(hspi);
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f000 f8d6 	bl	8008e4c <HAL_SPI_TxCpltCallback>
    return;
 8008ca0:	e0ca      	b.n	8008e38 <HAL_SPI_IRQHandler+0x3ac>
  }

  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8008ca2:	69fb      	ldr	r3, [r7, #28]
 8008ca4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d00d      	beq.n	8008cc8 <HAL_SPI_IRQHandler+0x23c>
 8008cac:	6a3b      	ldr	r3, [r7, #32]
 8008cae:	f003 0308 	and.w	r3, r3, #8
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d008      	beq.n	8008cc8 <HAL_SPI_IRQHandler+0x23c>
  {
    /* Abort on going, clear SUSP flag to avoid infinite looping */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	699a      	ldr	r2, [r3, #24]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008cc4:	619a      	str	r2, [r3, #24]

    return;
 8008cc6:	e0ba      	b.n	8008e3e <HAL_SPI_IRQHandler+0x3b2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8008cc8:	69bb      	ldr	r3, [r7, #24]
 8008cca:	f403 7358 	and.w	r3, r3, #864	; 0x360
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	f000 80b5 	beq.w	8008e3e <HAL_SPI_IRQHandler+0x3b2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 8008cd4:	69bb      	ldr	r3, [r7, #24]
 8008cd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d00f      	beq.n	8008cfe <HAL_SPI_IRQHandler+0x272>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ce4:	f043 0204 	orr.w	r2, r3, #4
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	699a      	ldr	r2, [r3, #24]
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008cfc:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008cfe:	69bb      	ldr	r3, [r7, #24]
 8008d00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d00f      	beq.n	8008d28 <HAL_SPI_IRQHandler+0x29c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d0e:	f043 0201 	orr.w	r2, r3, #1
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	699a      	ldr	r2, [r3, #24]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d26:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8008d28:	69bb      	ldr	r3, [r7, #24]
 8008d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d00f      	beq.n	8008d52 <HAL_SPI_IRQHandler+0x2c6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d38:	f043 0208 	orr.w	r2, r3, #8
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	699a      	ldr	r2, [r3, #24]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d50:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 8008d52:	69bb      	ldr	r3, [r7, #24]
 8008d54:	f003 0320 	and.w	r3, r3, #32
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d00f      	beq.n	8008d7c <HAL_SPI_IRQHandler+0x2f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d62:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	699a      	ldr	r2, [r3, #24]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f042 0220 	orr.w	r2, r2, #32
 8008d7a:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d05a      	beq.n	8008e3c <HAL_SPI_IRQHandler+0x3b0>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	681a      	ldr	r2, [r3, #0]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f022 0201 	bic.w	r2, r2, #1
 8008d94:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	6919      	ldr	r1, [r3, #16]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681a      	ldr	r2, [r3, #0]
 8008da0:	4b28      	ldr	r3, [pc, #160]	; (8008e44 <HAL_SPI_IRQHandler+0x3b8>)
 8008da2:	400b      	ands	r3, r1
 8008da4:	6113      	str	r3, [r2, #16]

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008dac:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008db0:	d138      	bne.n	8008e24 <HAL_SPI_IRQHandler+0x398>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	689a      	ldr	r2, [r3, #8]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8008dc0:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d013      	beq.n	8008df2 <HAL_SPI_IRQHandler+0x366>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008dce:	4a1e      	ldr	r2, [pc, #120]	; (8008e48 <HAL_SPI_IRQHandler+0x3bc>)
 8008dd0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f7fa f9f2 	bl	80031c0 <HAL_DMA_Abort_IT>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d007      	beq.n	8008df2 <HAL_SPI_IRQHandler+0x366>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008de8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d020      	beq.n	8008e3c <HAL_SPI_IRQHandler+0x3b0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008dfe:	4a12      	ldr	r2, [pc, #72]	; (8008e48 <HAL_SPI_IRQHandler+0x3bc>)
 8008e00:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008e06:	4618      	mov	r0, r3
 8008e08:	f7fa f9da 	bl	80031c0 <HAL_DMA_Abort_IT>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d014      	beq.n	8008e3c <HAL_SPI_IRQHandler+0x3b0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e18:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008e22:	e00b      	b.n	8008e3c <HAL_SPI_IRQHandler+0x3b0>
        hspi->State = HAL_SPI_STATE_READY;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2201      	movs	r2, #1
 8008e28:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        HAL_SPI_ErrorCallback(hspi);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 f835 	bl	8008e9c <HAL_SPI_ErrorCallback>
    return;
 8008e32:	e003      	b.n	8008e3c <HAL_SPI_IRQHandler+0x3b0>
    return;
 8008e34:	bf00      	nop
 8008e36:	e002      	b.n	8008e3e <HAL_SPI_IRQHandler+0x3b2>
    return;
 8008e38:	bf00      	nop
 8008e3a:	e000      	b.n	8008e3e <HAL_SPI_IRQHandler+0x3b2>
    return;
 8008e3c:	bf00      	nop
  }
}
 8008e3e:	3728      	adds	r7, #40	; 0x28
 8008e40:	46bd      	mov	sp, r7
 8008e42:	bd80      	pop	{r7, pc}
 8008e44:	fffffc94 	.word	0xfffffc94
 8008e48:	08008f59 	.word	0x08008f59

08008e4c <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	b083      	sub	sp, #12
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8008e54:	bf00      	nop
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008e68:	bf00      	nop
 8008e6a:	370c      	adds	r7, #12
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e86:	4770      	bx	lr

08008e88 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b083      	sub	sp, #12
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8008e90:	bf00      	nop
 8008e92:	370c      	adds	r7, #12
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b083      	sub	sp, #12
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008ea4:	bf00      	nop
 8008ea6:	370c      	adds	r7, #12
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eae:	4770      	bx	lr

08008eb0 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008eb0:	b580      	push	{r7, lr}
 8008eb2:	b084      	sub	sp, #16
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ebc:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008ec4:	b2db      	uxtb	r3, r3
 8008ec6:	2b07      	cmp	r3, #7
 8008ec8:	d011      	beq.n	8008eee <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008ece:	69db      	ldr	r3, [r3, #28]
 8008ed0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ed4:	d103      	bne.n	8008ede <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 8008ed6:	68f8      	ldr	r0, [r7, #12]
 8008ed8:	f7ff ffb8 	bl	8008e4c <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 8008edc:	e007      	b.n	8008eee <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	691a      	ldr	r2, [r3, #16]
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f042 0208 	orr.w	r2, r2, #8
 8008eec:	611a      	str	r2, [r3, #16]
}
 8008eee:	bf00      	nop
 8008ef0:	3710      	adds	r7, #16
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}

08008ef6 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b084      	sub	sp, #16
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f02:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8008f04:	68f8      	ldr	r0, [r7, #12]
 8008f06:	f7ff ffbf 	bl	8008e88 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008f0a:	bf00      	nop
 8008f0c:	3710      	adds	r7, #16
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}

08008f12 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008f12:	b580      	push	{r7, lr}
 8008f14:	b084      	sub	sp, #16
 8008f16:	af00      	add	r7, sp, #0
 8008f18:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f1e:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f7fb fabd 	bl	80044a0 <HAL_DMA_GetError>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2b02      	cmp	r3, #2
 8008f2a:	d011      	beq.n	8008f50 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8008f2c:	68f8      	ldr	r0, [r7, #12]
 8008f2e:	f000 f82d 	bl	8008f8c <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f38:	f043 0210 	orr.w	r2, r3, #16
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	2201      	movs	r2, #1
 8008f46:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8008f4a:	68f8      	ldr	r0, [r7, #12]
 8008f4c:	f7ff ffa6 	bl	8008e9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8008f50:	bf00      	nop
 8008f52:	3710      	adds	r7, #16
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b084      	sub	sp, #16
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f64:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	2200      	movs	r2, #0
 8008f72:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	2201      	movs	r2, #1
 8008f7a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008f7e:	68f8      	ldr	r0, [r7, #12]
 8008f80:	f7ff ff8c 	bl	8008e9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008f84:	bf00      	nop
 8008f86:	3710      	adds	r7, #16
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b085      	sub	sp, #20
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	695b      	ldr	r3, [r3, #20]
 8008f9a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	699a      	ldr	r2, [r3, #24]
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f042 0208 	orr.w	r2, r2, #8
 8008faa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	699a      	ldr	r2, [r3, #24]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	f042 0210 	orr.w	r2, r2, #16
 8008fba:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f022 0201 	bic.w	r2, r2, #1
 8008fca:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	6919      	ldr	r1, [r3, #16]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681a      	ldr	r2, [r3, #0]
 8008fd6:	4b3c      	ldr	r3, [pc, #240]	; (80090c8 <SPI_CloseTransfer+0x13c>)
 8008fd8:	400b      	ands	r3, r1
 8008fda:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	689a      	ldr	r2, [r3, #8]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8008fea:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	2b04      	cmp	r3, #4
 8008ff6:	d014      	beq.n	8009022 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f003 0320 	and.w	r3, r3, #32
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d00f      	beq.n	8009022 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009008:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	699a      	ldr	r2, [r3, #24]
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	f042 0220 	orr.w	r2, r2, #32
 8009020:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009028:	b2db      	uxtb	r3, r3
 800902a:	2b03      	cmp	r3, #3
 800902c:	d014      	beq.n	8009058 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009034:	2b00      	cmp	r3, #0
 8009036:	d00f      	beq.n	8009058 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800903e:	f043 0204 	orr.w	r2, r3, #4
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	699a      	ldr	r2, [r3, #24]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009056:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800905e:	2b00      	cmp	r3, #0
 8009060:	d00f      	beq.n	8009082 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009068:	f043 0201 	orr.w	r2, r3, #1
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	699a      	ldr	r2, [r3, #24]
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009080:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009088:	2b00      	cmp	r3, #0
 800908a:	d00f      	beq.n	80090ac <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009092:	f043 0208 	orr.w	r2, r3, #8
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	699a      	ldr	r2, [r3, #24]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80090aa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2200      	movs	r2, #0
 80090b0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 80090bc:	bf00      	nop
 80090be:	3714      	adds	r7, #20
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr
 80090c8:	fffffc90 	.word	0xfffffc90

080090cc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 80090cc:	b580      	push	{r7, lr}
 80090ce:	b084      	sub	sp, #16
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	603b      	str	r3, [r7, #0]
 80090d8:	4613      	mov	r3, r2
 80090da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80090dc:	e010      	b.n	8009100 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090de:	f7f8 fe2b 	bl	8001d38 <HAL_GetTick>
 80090e2:	4602      	mov	r2, r0
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	1ad3      	subs	r3, r2, r3
 80090e8:	69ba      	ldr	r2, [r7, #24]
 80090ea:	429a      	cmp	r2, r3
 80090ec:	d803      	bhi.n	80090f6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 80090ee:	69bb      	ldr	r3, [r7, #24]
 80090f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090f4:	d102      	bne.n	80090fc <SPI_WaitOnFlagUntilTimeout+0x30>
 80090f6:	69bb      	ldr	r3, [r7, #24]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d101      	bne.n	8009100 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 80090fc:	2303      	movs	r3, #3
 80090fe:	e00f      	b.n	8009120 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	695a      	ldr	r2, [r3, #20]
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	4013      	ands	r3, r2
 800910a:	68ba      	ldr	r2, [r7, #8]
 800910c:	429a      	cmp	r2, r3
 800910e:	bf0c      	ite	eq
 8009110:	2301      	moveq	r3, #1
 8009112:	2300      	movne	r3, #0
 8009114:	b2db      	uxtb	r3, r3
 8009116:	461a      	mov	r2, r3
 8009118:	79fb      	ldrb	r3, [r7, #7]
 800911a:	429a      	cmp	r2, r3
 800911c:	d0df      	beq.n	80090de <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800911e:	2300      	movs	r3, #0
}
 8009120:	4618      	mov	r0, r3
 8009122:	3710      	adds	r7, #16
 8009124:	46bd      	mov	sp, r7
 8009126:	bd80      	pop	{r7, pc}

08009128 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 8009128:	b480      	push	{r7}
 800912a:	b085      	sub	sp, #20
 800912c:	af00      	add	r7, sp, #0
 800912e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009134:	095b      	lsrs	r3, r3, #5
 8009136:	3301      	adds	r3, #1
 8009138:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	68db      	ldr	r3, [r3, #12]
 800913e:	3301      	adds	r3, #1
 8009140:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	3307      	adds	r3, #7
 8009146:	08db      	lsrs	r3, r3, #3
 8009148:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	68fa      	ldr	r2, [r7, #12]
 800914e:	fb02 f303 	mul.w	r3, r2, r3
}
 8009152:	4618      	mov	r0, r3
 8009154:	3714      	adds	r7, #20
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr

0800915e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800915e:	b580      	push	{r7, lr}
 8009160:	b082      	sub	sp, #8
 8009162:	af00      	add	r7, sp, #0
 8009164:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d101      	bne.n	8009170 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800916c:	2301      	movs	r3, #1
 800916e:	e042      	b.n	80091f6 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009176:	2b00      	cmp	r3, #0
 8009178:	d106      	bne.n	8009188 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2200      	movs	r2, #0
 800917e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f7f8 fb3a 	bl	80017fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2224      	movs	r2, #36	; 0x24
 800918c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f022 0201 	bic.w	r2, r2, #1
 800919e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80091a0:	6878      	ldr	r0, [r7, #4]
 80091a2:	f000 fb61 	bl	8009868 <UART_SetConfig>
 80091a6:	4603      	mov	r3, r0
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d101      	bne.n	80091b0 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80091ac:	2301      	movs	r3, #1
 80091ae:	e022      	b.n	80091f6 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d002      	beq.n	80091be <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	f001 f8bf 	bl	800a33c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	685a      	ldr	r2, [r3, #4]
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80091cc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	689a      	ldr	r2, [r3, #8]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80091dc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	681a      	ldr	r2, [r3, #0]
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f042 0201 	orr.w	r2, r2, #1
 80091ec:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f001 f946 	bl	800a480 <UART_CheckIdleState>
 80091f4:	4603      	mov	r3, r0
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
	...

08009200 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009200:	b580      	push	{r7, lr}
 8009202:	b084      	sub	sp, #16
 8009204:	af00      	add	r7, sp, #0
 8009206:	60f8      	str	r0, [r7, #12]
 8009208:	60b9      	str	r1, [r7, #8]
 800920a:	4613      	mov	r3, r2
 800920c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009214:	2b20      	cmp	r3, #32
 8009216:	d131      	bne.n	800927c <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d002      	beq.n	8009224 <HAL_UART_Receive_DMA+0x24>
 800921e:	88fb      	ldrh	r3, [r7, #6]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d101      	bne.n	8009228 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009224:	2301      	movs	r3, #1
 8009226:	e02a      	b.n	800927e <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800922e:	2b01      	cmp	r3, #1
 8009230:	d101      	bne.n	8009236 <HAL_UART_Receive_DMA+0x36>
 8009232:	2302      	movs	r3, #2
 8009234:	e023      	b.n	800927e <HAL_UART_Receive_DMA+0x7e>
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2201      	movs	r2, #1
 800923a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2200      	movs	r2, #0
 8009242:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	4a0f      	ldr	r2, [pc, #60]	; (8009288 <HAL_UART_Receive_DMA+0x88>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d00e      	beq.n	800926c <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009258:	2b00      	cmp	r3, #0
 800925a:	d007      	beq.n	800926c <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	681a      	ldr	r2, [r3, #0]
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800926a:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800926c:	88fb      	ldrh	r3, [r7, #6]
 800926e:	461a      	mov	r2, r3
 8009270:	68b9      	ldr	r1, [r7, #8]
 8009272:	68f8      	ldr	r0, [r7, #12]
 8009274:	f001 f9d0 	bl	800a618 <UART_Start_Receive_DMA>
 8009278:	4603      	mov	r3, r0
 800927a:	e000      	b.n	800927e <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800927c:	2302      	movs	r3, #2
  }
}
 800927e:	4618      	mov	r0, r3
 8009280:	3710      	adds	r7, #16
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	58000c00 	.word	0x58000c00

0800928c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b088      	sub	sp, #32
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	69db      	ldr	r3, [r3, #28]
 800929a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	689b      	ldr	r3, [r3, #8]
 80092aa:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80092ac:	69fa      	ldr	r2, [r7, #28]
 80092ae:	f640 030f 	movw	r3, #2063	; 0x80f
 80092b2:	4013      	ands	r3, r2
 80092b4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d118      	bne.n	80092ee <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80092bc:	69fb      	ldr	r3, [r7, #28]
 80092be:	f003 0320 	and.w	r3, r3, #32
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d013      	beq.n	80092ee <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80092c6:	69bb      	ldr	r3, [r7, #24]
 80092c8:	f003 0320 	and.w	r3, r3, #32
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d104      	bne.n	80092da <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d009      	beq.n	80092ee <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092de:	2b00      	cmp	r3, #0
 80092e0:	f000 8282 	beq.w	80097e8 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	4798      	blx	r3
      }
      return;
 80092ec:	e27c      	b.n	80097e8 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80092ee:	693b      	ldr	r3, [r7, #16]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f000 80ef 	beq.w	80094d4 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80092f6:	697a      	ldr	r2, [r7, #20]
 80092f8:	4b73      	ldr	r3, [pc, #460]	; (80094c8 <HAL_UART_IRQHandler+0x23c>)
 80092fa:	4013      	ands	r3, r2
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d105      	bne.n	800930c <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009300:	69ba      	ldr	r2, [r7, #24]
 8009302:	4b72      	ldr	r3, [pc, #456]	; (80094cc <HAL_UART_IRQHandler+0x240>)
 8009304:	4013      	ands	r3, r2
 8009306:	2b00      	cmp	r3, #0
 8009308:	f000 80e4 	beq.w	80094d4 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800930c:	69fb      	ldr	r3, [r7, #28]
 800930e:	f003 0301 	and.w	r3, r3, #1
 8009312:	2b00      	cmp	r3, #0
 8009314:	d010      	beq.n	8009338 <HAL_UART_IRQHandler+0xac>
 8009316:	69bb      	ldr	r3, [r7, #24]
 8009318:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800931c:	2b00      	cmp	r3, #0
 800931e:	d00b      	beq.n	8009338 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2201      	movs	r2, #1
 8009326:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800932e:	f043 0201 	orr.w	r2, r3, #1
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009338:	69fb      	ldr	r3, [r7, #28]
 800933a:	f003 0302 	and.w	r3, r3, #2
 800933e:	2b00      	cmp	r3, #0
 8009340:	d010      	beq.n	8009364 <HAL_UART_IRQHandler+0xd8>
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	f003 0301 	and.w	r3, r3, #1
 8009348:	2b00      	cmp	r3, #0
 800934a:	d00b      	beq.n	8009364 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	2202      	movs	r2, #2
 8009352:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800935a:	f043 0204 	orr.w	r2, r3, #4
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	f003 0304 	and.w	r3, r3, #4
 800936a:	2b00      	cmp	r3, #0
 800936c:	d010      	beq.n	8009390 <HAL_UART_IRQHandler+0x104>
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	f003 0301 	and.w	r3, r3, #1
 8009374:	2b00      	cmp	r3, #0
 8009376:	d00b      	beq.n	8009390 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	2204      	movs	r2, #4
 800937e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009386:	f043 0202 	orr.w	r2, r3, #2
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009390:	69fb      	ldr	r3, [r7, #28]
 8009392:	f003 0308 	and.w	r3, r3, #8
 8009396:	2b00      	cmp	r3, #0
 8009398:	d015      	beq.n	80093c6 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800939a:	69bb      	ldr	r3, [r7, #24]
 800939c:	f003 0320 	and.w	r3, r3, #32
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d104      	bne.n	80093ae <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80093a4:	697a      	ldr	r2, [r7, #20]
 80093a6:	4b48      	ldr	r3, [pc, #288]	; (80094c8 <HAL_UART_IRQHandler+0x23c>)
 80093a8:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d00b      	beq.n	80093c6 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	2208      	movs	r2, #8
 80093b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093bc:	f043 0208 	orr.w	r2, r3, #8
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80093c6:	69fb      	ldr	r3, [r7, #28]
 80093c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d011      	beq.n	80093f4 <HAL_UART_IRQHandler+0x168>
 80093d0:	69bb      	ldr	r3, [r7, #24]
 80093d2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d00c      	beq.n	80093f4 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80093e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093ea:	f043 0220 	orr.w	r2, r3, #32
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	f000 81f6 	beq.w	80097ec <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009400:	69fb      	ldr	r3, [r7, #28]
 8009402:	f003 0320 	and.w	r3, r3, #32
 8009406:	2b00      	cmp	r3, #0
 8009408:	d011      	beq.n	800942e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800940a:	69bb      	ldr	r3, [r7, #24]
 800940c:	f003 0320 	and.w	r3, r3, #32
 8009410:	2b00      	cmp	r3, #0
 8009412:	d104      	bne.n	800941e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800941a:	2b00      	cmp	r3, #0
 800941c:	d007      	beq.n	800942e <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009422:	2b00      	cmp	r3, #0
 8009424:	d003      	beq.n	800942e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009434:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009440:	2b40      	cmp	r3, #64	; 0x40
 8009442:	d004      	beq.n	800944e <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800944a:	2b00      	cmp	r3, #0
 800944c:	d031      	beq.n	80094b2 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800944e:	6878      	ldr	r0, [r7, #4]
 8009450:	f001 f96e 	bl	800a730 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	689b      	ldr	r3, [r3, #8]
 800945a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800945e:	2b40      	cmp	r3, #64	; 0x40
 8009460:	d123      	bne.n	80094aa <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	689a      	ldr	r2, [r3, #8]
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009470:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009476:	2b00      	cmp	r3, #0
 8009478:	d013      	beq.n	80094a2 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800947e:	4a14      	ldr	r2, [pc, #80]	; (80094d0 <HAL_UART_IRQHandler+0x244>)
 8009480:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009486:	4618      	mov	r0, r3
 8009488:	f7f9 fe9a 	bl	80031c0 <HAL_DMA_Abort_IT>
 800948c:	4603      	mov	r3, r0
 800948e:	2b00      	cmp	r3, #0
 8009490:	d017      	beq.n	80094c2 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009498:	687a      	ldr	r2, [r7, #4]
 800949a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800949c:	4610      	mov	r0, r2
 800949e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094a0:	e00f      	b.n	80094c2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f000 f9ca 	bl	800983c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094a8:	e00b      	b.n	80094c2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 f9c6 	bl	800983c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094b0:	e007      	b.n	80094c2 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 f9c2 	bl	800983c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2200      	movs	r2, #0
 80094bc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 80094c0:	e194      	b.n	80097ec <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094c2:	bf00      	nop
    return;
 80094c4:	e192      	b.n	80097ec <HAL_UART_IRQHandler+0x560>
 80094c6:	bf00      	nop
 80094c8:	10000001 	.word	0x10000001
 80094cc:	04000120 	.word	0x04000120
 80094d0:	0800a8e3 	.word	0x0800a8e3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80094d8:	2b01      	cmp	r3, #1
 80094da:	f040 810f 	bne.w	80096fc <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80094de:	69fb      	ldr	r3, [r7, #28]
 80094e0:	f003 0310 	and.w	r3, r3, #16
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	f000 8109 	beq.w	80096fc <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80094ea:	69bb      	ldr	r3, [r7, #24]
 80094ec:	f003 0310 	and.w	r3, r3, #16
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	f000 8103 	beq.w	80096fc <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	2210      	movs	r2, #16
 80094fc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	689b      	ldr	r3, [r3, #8]
 8009504:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009508:	2b40      	cmp	r3, #64	; 0x40
 800950a:	f040 80bb 	bne.w	8009684 <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	4a8f      	ldr	r2, [pc, #572]	; (8009754 <HAL_UART_IRQHandler+0x4c8>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d059      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	4a8d      	ldr	r2, [pc, #564]	; (8009758 <HAL_UART_IRQHandler+0x4cc>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d053      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	4a8b      	ldr	r2, [pc, #556]	; (800975c <HAL_UART_IRQHandler+0x4d0>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d04d      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a89      	ldr	r2, [pc, #548]	; (8009760 <HAL_UART_IRQHandler+0x4d4>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d047      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4a87      	ldr	r2, [pc, #540]	; (8009764 <HAL_UART_IRQHandler+0x4d8>)
 8009546:	4293      	cmp	r3, r2
 8009548:	d041      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4a85      	ldr	r2, [pc, #532]	; (8009768 <HAL_UART_IRQHandler+0x4dc>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d03b      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	4a83      	ldr	r2, [pc, #524]	; (800976c <HAL_UART_IRQHandler+0x4e0>)
 800955e:	4293      	cmp	r3, r2
 8009560:	d035      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a81      	ldr	r2, [pc, #516]	; (8009770 <HAL_UART_IRQHandler+0x4e4>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d02f      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a7f      	ldr	r2, [pc, #508]	; (8009774 <HAL_UART_IRQHandler+0x4e8>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d029      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	4a7d      	ldr	r2, [pc, #500]	; (8009778 <HAL_UART_IRQHandler+0x4ec>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d023      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a7b      	ldr	r2, [pc, #492]	; (800977c <HAL_UART_IRQHandler+0x4f0>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d01d      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	4a79      	ldr	r2, [pc, #484]	; (8009780 <HAL_UART_IRQHandler+0x4f4>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d017      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a77      	ldr	r2, [pc, #476]	; (8009784 <HAL_UART_IRQHandler+0x4f8>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d011      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4a75      	ldr	r2, [pc, #468]	; (8009788 <HAL_UART_IRQHandler+0x4fc>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d00b      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a73      	ldr	r2, [pc, #460]	; (800978c <HAL_UART_IRQHandler+0x500>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d005      	beq.n	80095ce <HAL_UART_IRQHandler+0x342>
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	4a71      	ldr	r2, [pc, #452]	; (8009790 <HAL_UART_IRQHandler+0x504>)
 80095ca:	4293      	cmp	r3, r2
 80095cc:	d105      	bne.n	80095da <HAL_UART_IRQHandler+0x34e>
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	685b      	ldr	r3, [r3, #4]
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	e004      	b.n	80095e4 <HAL_UART_IRQHandler+0x358>
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	685b      	ldr	r3, [r3, #4]
 80095e2:	b29b      	uxth	r3, r3
 80095e4:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 80095e6:	893b      	ldrh	r3, [r7, #8]
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	f000 8101 	beq.w	80097f0 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80095f4:	893a      	ldrh	r2, [r7, #8]
 80095f6:	429a      	cmp	r2, r3
 80095f8:	f080 80fa 	bcs.w	80097f0 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	893a      	ldrh	r2, [r7, #8]
 8009600:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009608:	69db      	ldr	r3, [r3, #28]
 800960a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800960e:	d02b      	beq.n	8009668 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	681a      	ldr	r2, [r3, #0]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800961e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	689a      	ldr	r2, [r3, #8]
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f022 0201 	bic.w	r2, r2, #1
 800962e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	689a      	ldr	r2, [r3, #8]
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800963e:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2220      	movs	r2, #32
 8009644:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2200      	movs	r2, #0
 800964c:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	f022 0210 	bic.w	r2, r2, #16
 800965c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009662:	4618      	mov	r0, r3
 8009664:	f7f9 fa8e 	bl	8002b84 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009674:	b29b      	uxth	r3, r3
 8009676:	1ad3      	subs	r3, r2, r3
 8009678:	b29b      	uxth	r3, r3
 800967a:	4619      	mov	r1, r3
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f000 f8e7 	bl	8009850 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009682:	e0b5      	b.n	80097f0 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009690:	b29b      	uxth	r3, r3
 8009692:	1ad3      	subs	r3, r2, r3
 8009694:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800969c:	b29b      	uxth	r3, r3
 800969e:	2b00      	cmp	r3, #0
 80096a0:	f000 80a8 	beq.w	80097f4 <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 80096a4:	897b      	ldrh	r3, [r7, #10]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	f000 80a4 	beq.w	80097f4 <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	681a      	ldr	r2, [r3, #0]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80096ba:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	6899      	ldr	r1, [r3, #8]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681a      	ldr	r2, [r3, #0]
 80096c6:	4b33      	ldr	r3, [pc, #204]	; (8009794 <HAL_UART_IRQHandler+0x508>)
 80096c8:	400b      	ands	r3, r1
 80096ca:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2220      	movs	r2, #32
 80096d0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2200      	movs	r2, #0
 80096d8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	681a      	ldr	r2, [r3, #0]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	f022 0210 	bic.w	r2, r2, #16
 80096ee:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80096f0:	897b      	ldrh	r3, [r7, #10]
 80096f2:	4619      	mov	r1, r3
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 f8ab 	bl	8009850 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80096fa:	e07b      	b.n	80097f4 <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80096fc:	69fb      	ldr	r3, [r7, #28]
 80096fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009702:	2b00      	cmp	r3, #0
 8009704:	d00d      	beq.n	8009722 <HAL_UART_IRQHandler+0x496>
 8009706:	697b      	ldr	r3, [r7, #20]
 8009708:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800970c:	2b00      	cmp	r3, #0
 800970e:	d008      	beq.n	8009722 <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009718:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f001 f911 	bl	800a942 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009720:	e06b      	b.n	80097fa <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009722:	69fb      	ldr	r3, [r7, #28]
 8009724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009728:	2b00      	cmp	r3, #0
 800972a:	d035      	beq.n	8009798 <HAL_UART_IRQHandler+0x50c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800972c:	69bb      	ldr	r3, [r7, #24]
 800972e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009732:	2b00      	cmp	r3, #0
 8009734:	d104      	bne.n	8009740 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009736:	697b      	ldr	r3, [r7, #20]
 8009738:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800973c:	2b00      	cmp	r3, #0
 800973e:	d02b      	beq.n	8009798 <HAL_UART_IRQHandler+0x50c>
  {
    if (huart->TxISR != NULL)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009744:	2b00      	cmp	r3, #0
 8009746:	d057      	beq.n	80097f8 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	4798      	blx	r3
    }
    return;
 8009750:	e052      	b.n	80097f8 <HAL_UART_IRQHandler+0x56c>
 8009752:	bf00      	nop
 8009754:	40020010 	.word	0x40020010
 8009758:	40020028 	.word	0x40020028
 800975c:	40020040 	.word	0x40020040
 8009760:	40020058 	.word	0x40020058
 8009764:	40020070 	.word	0x40020070
 8009768:	40020088 	.word	0x40020088
 800976c:	400200a0 	.word	0x400200a0
 8009770:	400200b8 	.word	0x400200b8
 8009774:	40020410 	.word	0x40020410
 8009778:	40020428 	.word	0x40020428
 800977c:	40020440 	.word	0x40020440
 8009780:	40020458 	.word	0x40020458
 8009784:	40020470 	.word	0x40020470
 8009788:	40020488 	.word	0x40020488
 800978c:	400204a0 	.word	0x400204a0
 8009790:	400204b8 	.word	0x400204b8
 8009794:	effffffe 	.word	0xeffffffe
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009798:	69fb      	ldr	r3, [r7, #28]
 800979a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d008      	beq.n	80097b4 <HAL_UART_IRQHandler+0x528>
 80097a2:	69bb      	ldr	r3, [r7, #24]
 80097a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d003      	beq.n	80097b4 <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f001 f8ae 	bl	800a90e <UART_EndTransmit_IT>
    return;
 80097b2:	e022      	b.n	80097fa <HAL_UART_IRQHandler+0x56e>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80097b4:	69fb      	ldr	r3, [r7, #28]
 80097b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d008      	beq.n	80097d0 <HAL_UART_IRQHandler+0x544>
 80097be:	69bb      	ldr	r3, [r7, #24]
 80097c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d003      	beq.n	80097d0 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f001 f8ce 	bl	800a96a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80097ce:	e014      	b.n	80097fa <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80097d0:	69fb      	ldr	r3, [r7, #28]
 80097d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d00f      	beq.n	80097fa <HAL_UART_IRQHandler+0x56e>
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	da0c      	bge.n	80097fa <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f001 f8b8 	bl	800a956 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80097e6:	e008      	b.n	80097fa <HAL_UART_IRQHandler+0x56e>
      return;
 80097e8:	bf00      	nop
 80097ea:	e006      	b.n	80097fa <HAL_UART_IRQHandler+0x56e>
    return;
 80097ec:	bf00      	nop
 80097ee:	e004      	b.n	80097fa <HAL_UART_IRQHandler+0x56e>
      return;
 80097f0:	bf00      	nop
 80097f2:	e002      	b.n	80097fa <HAL_UART_IRQHandler+0x56e>
      return;
 80097f4:	bf00      	nop
 80097f6:	e000      	b.n	80097fa <HAL_UART_IRQHandler+0x56e>
    return;
 80097f8:	bf00      	nop
  }
}
 80097fa:	3720      	adds	r7, #32
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}

08009800 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009800:	b480      	push	{r7}
 8009802:	b083      	sub	sp, #12
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009808:	bf00      	nop
 800980a:	370c      	adds	r7, #12
 800980c:	46bd      	mov	sp, r7
 800980e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009812:	4770      	bx	lr

08009814 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009814:	b480      	push	{r7}
 8009816:	b083      	sub	sp, #12
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800981c:	bf00      	nop
 800981e:	370c      	adds	r7, #12
 8009820:	46bd      	mov	sp, r7
 8009822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009826:	4770      	bx	lr

08009828 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009828:	b480      	push	{r7}
 800982a:	b083      	sub	sp, #12
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009830:	bf00      	nop
 8009832:	370c      	adds	r7, #12
 8009834:	46bd      	mov	sp, r7
 8009836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983a:	4770      	bx	lr

0800983c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800983c:	b480      	push	{r7}
 800983e:	b083      	sub	sp, #12
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009844:	bf00      	nop
 8009846:	370c      	adds	r7, #12
 8009848:	46bd      	mov	sp, r7
 800984a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984e:	4770      	bx	lr

08009850 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009850:	b480      	push	{r7}
 8009852:	b083      	sub	sp, #12
 8009854:	af00      	add	r7, sp, #0
 8009856:	6078      	str	r0, [r7, #4]
 8009858:	460b      	mov	r3, r1
 800985a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800985c:	bf00      	nop
 800985e:	370c      	adds	r7, #12
 8009860:	46bd      	mov	sp, r7
 8009862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009866:	4770      	bx	lr

08009868 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009868:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800986c:	b092      	sub	sp, #72	; 0x48
 800986e:	af00      	add	r7, sp, #0
 8009870:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009872:	2300      	movs	r3, #0
 8009874:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	689a      	ldr	r2, [r3, #8]
 800987c:	697b      	ldr	r3, [r7, #20]
 800987e:	691b      	ldr	r3, [r3, #16]
 8009880:	431a      	orrs	r2, r3
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	695b      	ldr	r3, [r3, #20]
 8009886:	431a      	orrs	r2, r3
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	69db      	ldr	r3, [r3, #28]
 800988c:	4313      	orrs	r3, r2
 800988e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681a      	ldr	r2, [r3, #0]
 8009896:	4bbe      	ldr	r3, [pc, #760]	; (8009b90 <UART_SetConfig+0x328>)
 8009898:	4013      	ands	r3, r2
 800989a:	697a      	ldr	r2, [r7, #20]
 800989c:	6812      	ldr	r2, [r2, #0]
 800989e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80098a0:	430b      	orrs	r3, r1
 80098a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80098a4:	697b      	ldr	r3, [r7, #20]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	685b      	ldr	r3, [r3, #4]
 80098aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80098ae:	697b      	ldr	r3, [r7, #20]
 80098b0:	68da      	ldr	r2, [r3, #12]
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	430a      	orrs	r2, r1
 80098b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	699b      	ldr	r3, [r3, #24]
 80098be:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80098c0:	697b      	ldr	r3, [r7, #20]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	4ab3      	ldr	r2, [pc, #716]	; (8009b94 <UART_SetConfig+0x32c>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d004      	beq.n	80098d4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	6a1b      	ldr	r3, [r3, #32]
 80098ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80098d0:	4313      	orrs	r3, r2
 80098d2:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	689a      	ldr	r2, [r3, #8]
 80098da:	4baf      	ldr	r3, [pc, #700]	; (8009b98 <UART_SetConfig+0x330>)
 80098dc:	4013      	ands	r3, r2
 80098de:	697a      	ldr	r2, [r7, #20]
 80098e0:	6812      	ldr	r2, [r2, #0]
 80098e2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80098e4:	430b      	orrs	r3, r1
 80098e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ee:	f023 010f 	bic.w	r1, r3, #15
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	430a      	orrs	r2, r1
 80098fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4aa6      	ldr	r2, [pc, #664]	; (8009b9c <UART_SetConfig+0x334>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d177      	bne.n	80099f8 <UART_SetConfig+0x190>
 8009908:	4ba5      	ldr	r3, [pc, #660]	; (8009ba0 <UART_SetConfig+0x338>)
 800990a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800990c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009910:	2b28      	cmp	r3, #40	; 0x28
 8009912:	d86d      	bhi.n	80099f0 <UART_SetConfig+0x188>
 8009914:	a201      	add	r2, pc, #4	; (adr r2, 800991c <UART_SetConfig+0xb4>)
 8009916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800991a:	bf00      	nop
 800991c:	080099c1 	.word	0x080099c1
 8009920:	080099f1 	.word	0x080099f1
 8009924:	080099f1 	.word	0x080099f1
 8009928:	080099f1 	.word	0x080099f1
 800992c:	080099f1 	.word	0x080099f1
 8009930:	080099f1 	.word	0x080099f1
 8009934:	080099f1 	.word	0x080099f1
 8009938:	080099f1 	.word	0x080099f1
 800993c:	080099c9 	.word	0x080099c9
 8009940:	080099f1 	.word	0x080099f1
 8009944:	080099f1 	.word	0x080099f1
 8009948:	080099f1 	.word	0x080099f1
 800994c:	080099f1 	.word	0x080099f1
 8009950:	080099f1 	.word	0x080099f1
 8009954:	080099f1 	.word	0x080099f1
 8009958:	080099f1 	.word	0x080099f1
 800995c:	080099d1 	.word	0x080099d1
 8009960:	080099f1 	.word	0x080099f1
 8009964:	080099f1 	.word	0x080099f1
 8009968:	080099f1 	.word	0x080099f1
 800996c:	080099f1 	.word	0x080099f1
 8009970:	080099f1 	.word	0x080099f1
 8009974:	080099f1 	.word	0x080099f1
 8009978:	080099f1 	.word	0x080099f1
 800997c:	080099d9 	.word	0x080099d9
 8009980:	080099f1 	.word	0x080099f1
 8009984:	080099f1 	.word	0x080099f1
 8009988:	080099f1 	.word	0x080099f1
 800998c:	080099f1 	.word	0x080099f1
 8009990:	080099f1 	.word	0x080099f1
 8009994:	080099f1 	.word	0x080099f1
 8009998:	080099f1 	.word	0x080099f1
 800999c:	080099e1 	.word	0x080099e1
 80099a0:	080099f1 	.word	0x080099f1
 80099a4:	080099f1 	.word	0x080099f1
 80099a8:	080099f1 	.word	0x080099f1
 80099ac:	080099f1 	.word	0x080099f1
 80099b0:	080099f1 	.word	0x080099f1
 80099b4:	080099f1 	.word	0x080099f1
 80099b8:	080099f1 	.word	0x080099f1
 80099bc:	080099e9 	.word	0x080099e9
 80099c0:	2301      	movs	r3, #1
 80099c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099c6:	e222      	b.n	8009e0e <UART_SetConfig+0x5a6>
 80099c8:	2304      	movs	r3, #4
 80099ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099ce:	e21e      	b.n	8009e0e <UART_SetConfig+0x5a6>
 80099d0:	2308      	movs	r3, #8
 80099d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099d6:	e21a      	b.n	8009e0e <UART_SetConfig+0x5a6>
 80099d8:	2310      	movs	r3, #16
 80099da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099de:	e216      	b.n	8009e0e <UART_SetConfig+0x5a6>
 80099e0:	2320      	movs	r3, #32
 80099e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099e6:	e212      	b.n	8009e0e <UART_SetConfig+0x5a6>
 80099e8:	2340      	movs	r3, #64	; 0x40
 80099ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099ee:	e20e      	b.n	8009e0e <UART_SetConfig+0x5a6>
 80099f0:	2380      	movs	r3, #128	; 0x80
 80099f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80099f6:	e20a      	b.n	8009e0e <UART_SetConfig+0x5a6>
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a69      	ldr	r2, [pc, #420]	; (8009ba4 <UART_SetConfig+0x33c>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d130      	bne.n	8009a64 <UART_SetConfig+0x1fc>
 8009a02:	4b67      	ldr	r3, [pc, #412]	; (8009ba0 <UART_SetConfig+0x338>)
 8009a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a06:	f003 0307 	and.w	r3, r3, #7
 8009a0a:	2b05      	cmp	r3, #5
 8009a0c:	d826      	bhi.n	8009a5c <UART_SetConfig+0x1f4>
 8009a0e:	a201      	add	r2, pc, #4	; (adr r2, 8009a14 <UART_SetConfig+0x1ac>)
 8009a10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a14:	08009a2d 	.word	0x08009a2d
 8009a18:	08009a35 	.word	0x08009a35
 8009a1c:	08009a3d 	.word	0x08009a3d
 8009a20:	08009a45 	.word	0x08009a45
 8009a24:	08009a4d 	.word	0x08009a4d
 8009a28:	08009a55 	.word	0x08009a55
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a32:	e1ec      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009a34:	2304      	movs	r3, #4
 8009a36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a3a:	e1e8      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009a3c:	2308      	movs	r3, #8
 8009a3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a42:	e1e4      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009a44:	2310      	movs	r3, #16
 8009a46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a4a:	e1e0      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009a4c:	2320      	movs	r3, #32
 8009a4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a52:	e1dc      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009a54:	2340      	movs	r3, #64	; 0x40
 8009a56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a5a:	e1d8      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009a5c:	2380      	movs	r3, #128	; 0x80
 8009a5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a62:	e1d4      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009a64:	697b      	ldr	r3, [r7, #20]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4a4f      	ldr	r2, [pc, #316]	; (8009ba8 <UART_SetConfig+0x340>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d130      	bne.n	8009ad0 <UART_SetConfig+0x268>
 8009a6e:	4b4c      	ldr	r3, [pc, #304]	; (8009ba0 <UART_SetConfig+0x338>)
 8009a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a72:	f003 0307 	and.w	r3, r3, #7
 8009a76:	2b05      	cmp	r3, #5
 8009a78:	d826      	bhi.n	8009ac8 <UART_SetConfig+0x260>
 8009a7a:	a201      	add	r2, pc, #4	; (adr r2, 8009a80 <UART_SetConfig+0x218>)
 8009a7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a80:	08009a99 	.word	0x08009a99
 8009a84:	08009aa1 	.word	0x08009aa1
 8009a88:	08009aa9 	.word	0x08009aa9
 8009a8c:	08009ab1 	.word	0x08009ab1
 8009a90:	08009ab9 	.word	0x08009ab9
 8009a94:	08009ac1 	.word	0x08009ac1
 8009a98:	2300      	movs	r3, #0
 8009a9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009a9e:	e1b6      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009aa0:	2304      	movs	r3, #4
 8009aa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009aa6:	e1b2      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009aa8:	2308      	movs	r3, #8
 8009aaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009aae:	e1ae      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009ab0:	2310      	movs	r3, #16
 8009ab2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ab6:	e1aa      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009ab8:	2320      	movs	r3, #32
 8009aba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009abe:	e1a6      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009ac0:	2340      	movs	r3, #64	; 0x40
 8009ac2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ac6:	e1a2      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009ac8:	2380      	movs	r3, #128	; 0x80
 8009aca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ace:	e19e      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4a35      	ldr	r2, [pc, #212]	; (8009bac <UART_SetConfig+0x344>)
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d130      	bne.n	8009b3c <UART_SetConfig+0x2d4>
 8009ada:	4b31      	ldr	r3, [pc, #196]	; (8009ba0 <UART_SetConfig+0x338>)
 8009adc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ade:	f003 0307 	and.w	r3, r3, #7
 8009ae2:	2b05      	cmp	r3, #5
 8009ae4:	d826      	bhi.n	8009b34 <UART_SetConfig+0x2cc>
 8009ae6:	a201      	add	r2, pc, #4	; (adr r2, 8009aec <UART_SetConfig+0x284>)
 8009ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aec:	08009b05 	.word	0x08009b05
 8009af0:	08009b0d 	.word	0x08009b0d
 8009af4:	08009b15 	.word	0x08009b15
 8009af8:	08009b1d 	.word	0x08009b1d
 8009afc:	08009b25 	.word	0x08009b25
 8009b00:	08009b2d 	.word	0x08009b2d
 8009b04:	2300      	movs	r3, #0
 8009b06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b0a:	e180      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b0c:	2304      	movs	r3, #4
 8009b0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b12:	e17c      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b14:	2308      	movs	r3, #8
 8009b16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b1a:	e178      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b1c:	2310      	movs	r3, #16
 8009b1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b22:	e174      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b24:	2320      	movs	r3, #32
 8009b26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b2a:	e170      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b2c:	2340      	movs	r3, #64	; 0x40
 8009b2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b32:	e16c      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b34:	2380      	movs	r3, #128	; 0x80
 8009b36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b3a:	e168      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	4a1b      	ldr	r2, [pc, #108]	; (8009bb0 <UART_SetConfig+0x348>)
 8009b42:	4293      	cmp	r3, r2
 8009b44:	d142      	bne.n	8009bcc <UART_SetConfig+0x364>
 8009b46:	4b16      	ldr	r3, [pc, #88]	; (8009ba0 <UART_SetConfig+0x338>)
 8009b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b4a:	f003 0307 	and.w	r3, r3, #7
 8009b4e:	2b05      	cmp	r3, #5
 8009b50:	d838      	bhi.n	8009bc4 <UART_SetConfig+0x35c>
 8009b52:	a201      	add	r2, pc, #4	; (adr r2, 8009b58 <UART_SetConfig+0x2f0>)
 8009b54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b58:	08009b71 	.word	0x08009b71
 8009b5c:	08009b79 	.word	0x08009b79
 8009b60:	08009b81 	.word	0x08009b81
 8009b64:	08009b89 	.word	0x08009b89
 8009b68:	08009bb5 	.word	0x08009bb5
 8009b6c:	08009bbd 	.word	0x08009bbd
 8009b70:	2300      	movs	r3, #0
 8009b72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b76:	e14a      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b78:	2304      	movs	r3, #4
 8009b7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b7e:	e146      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b80:	2308      	movs	r3, #8
 8009b82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b86:	e142      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b88:	2310      	movs	r3, #16
 8009b8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009b8e:	e13e      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009b90:	cfff69f3 	.word	0xcfff69f3
 8009b94:	58000c00 	.word	0x58000c00
 8009b98:	11fff4ff 	.word	0x11fff4ff
 8009b9c:	40011000 	.word	0x40011000
 8009ba0:	58024400 	.word	0x58024400
 8009ba4:	40004400 	.word	0x40004400
 8009ba8:	40004800 	.word	0x40004800
 8009bac:	40004c00 	.word	0x40004c00
 8009bb0:	40005000 	.word	0x40005000
 8009bb4:	2320      	movs	r3, #32
 8009bb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bba:	e128      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009bbc:	2340      	movs	r3, #64	; 0x40
 8009bbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bc2:	e124      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009bc4:	2380      	movs	r3, #128	; 0x80
 8009bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009bca:	e120      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4acb      	ldr	r2, [pc, #812]	; (8009f00 <UART_SetConfig+0x698>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d176      	bne.n	8009cc4 <UART_SetConfig+0x45c>
 8009bd6:	4bcb      	ldr	r3, [pc, #812]	; (8009f04 <UART_SetConfig+0x69c>)
 8009bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009bde:	2b28      	cmp	r3, #40	; 0x28
 8009be0:	d86c      	bhi.n	8009cbc <UART_SetConfig+0x454>
 8009be2:	a201      	add	r2, pc, #4	; (adr r2, 8009be8 <UART_SetConfig+0x380>)
 8009be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009be8:	08009c8d 	.word	0x08009c8d
 8009bec:	08009cbd 	.word	0x08009cbd
 8009bf0:	08009cbd 	.word	0x08009cbd
 8009bf4:	08009cbd 	.word	0x08009cbd
 8009bf8:	08009cbd 	.word	0x08009cbd
 8009bfc:	08009cbd 	.word	0x08009cbd
 8009c00:	08009cbd 	.word	0x08009cbd
 8009c04:	08009cbd 	.word	0x08009cbd
 8009c08:	08009c95 	.word	0x08009c95
 8009c0c:	08009cbd 	.word	0x08009cbd
 8009c10:	08009cbd 	.word	0x08009cbd
 8009c14:	08009cbd 	.word	0x08009cbd
 8009c18:	08009cbd 	.word	0x08009cbd
 8009c1c:	08009cbd 	.word	0x08009cbd
 8009c20:	08009cbd 	.word	0x08009cbd
 8009c24:	08009cbd 	.word	0x08009cbd
 8009c28:	08009c9d 	.word	0x08009c9d
 8009c2c:	08009cbd 	.word	0x08009cbd
 8009c30:	08009cbd 	.word	0x08009cbd
 8009c34:	08009cbd 	.word	0x08009cbd
 8009c38:	08009cbd 	.word	0x08009cbd
 8009c3c:	08009cbd 	.word	0x08009cbd
 8009c40:	08009cbd 	.word	0x08009cbd
 8009c44:	08009cbd 	.word	0x08009cbd
 8009c48:	08009ca5 	.word	0x08009ca5
 8009c4c:	08009cbd 	.word	0x08009cbd
 8009c50:	08009cbd 	.word	0x08009cbd
 8009c54:	08009cbd 	.word	0x08009cbd
 8009c58:	08009cbd 	.word	0x08009cbd
 8009c5c:	08009cbd 	.word	0x08009cbd
 8009c60:	08009cbd 	.word	0x08009cbd
 8009c64:	08009cbd 	.word	0x08009cbd
 8009c68:	08009cad 	.word	0x08009cad
 8009c6c:	08009cbd 	.word	0x08009cbd
 8009c70:	08009cbd 	.word	0x08009cbd
 8009c74:	08009cbd 	.word	0x08009cbd
 8009c78:	08009cbd 	.word	0x08009cbd
 8009c7c:	08009cbd 	.word	0x08009cbd
 8009c80:	08009cbd 	.word	0x08009cbd
 8009c84:	08009cbd 	.word	0x08009cbd
 8009c88:	08009cb5 	.word	0x08009cb5
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c92:	e0bc      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009c94:	2304      	movs	r3, #4
 8009c96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009c9a:	e0b8      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009c9c:	2308      	movs	r3, #8
 8009c9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009ca2:	e0b4      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009ca4:	2310      	movs	r3, #16
 8009ca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009caa:	e0b0      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009cac:	2320      	movs	r3, #32
 8009cae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009cb2:	e0ac      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009cb4:	2340      	movs	r3, #64	; 0x40
 8009cb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009cba:	e0a8      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009cbc:	2380      	movs	r3, #128	; 0x80
 8009cbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009cc2:	e0a4      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009cc4:	697b      	ldr	r3, [r7, #20]
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a8f      	ldr	r2, [pc, #572]	; (8009f08 <UART_SetConfig+0x6a0>)
 8009cca:	4293      	cmp	r3, r2
 8009ccc:	d130      	bne.n	8009d30 <UART_SetConfig+0x4c8>
 8009cce:	4b8d      	ldr	r3, [pc, #564]	; (8009f04 <UART_SetConfig+0x69c>)
 8009cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cd2:	f003 0307 	and.w	r3, r3, #7
 8009cd6:	2b05      	cmp	r3, #5
 8009cd8:	d826      	bhi.n	8009d28 <UART_SetConfig+0x4c0>
 8009cda:	a201      	add	r2, pc, #4	; (adr r2, 8009ce0 <UART_SetConfig+0x478>)
 8009cdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ce0:	08009cf9 	.word	0x08009cf9
 8009ce4:	08009d01 	.word	0x08009d01
 8009ce8:	08009d09 	.word	0x08009d09
 8009cec:	08009d11 	.word	0x08009d11
 8009cf0:	08009d19 	.word	0x08009d19
 8009cf4:	08009d21 	.word	0x08009d21
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009cfe:	e086      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d00:	2304      	movs	r3, #4
 8009d02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d06:	e082      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d08:	2308      	movs	r3, #8
 8009d0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d0e:	e07e      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d10:	2310      	movs	r3, #16
 8009d12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d16:	e07a      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d18:	2320      	movs	r3, #32
 8009d1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d1e:	e076      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d20:	2340      	movs	r3, #64	; 0x40
 8009d22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d26:	e072      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d28:	2380      	movs	r3, #128	; 0x80
 8009d2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d2e:	e06e      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d30:	697b      	ldr	r3, [r7, #20]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	4a75      	ldr	r2, [pc, #468]	; (8009f0c <UART_SetConfig+0x6a4>)
 8009d36:	4293      	cmp	r3, r2
 8009d38:	d130      	bne.n	8009d9c <UART_SetConfig+0x534>
 8009d3a:	4b72      	ldr	r3, [pc, #456]	; (8009f04 <UART_SetConfig+0x69c>)
 8009d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d3e:	f003 0307 	and.w	r3, r3, #7
 8009d42:	2b05      	cmp	r3, #5
 8009d44:	d826      	bhi.n	8009d94 <UART_SetConfig+0x52c>
 8009d46:	a201      	add	r2, pc, #4	; (adr r2, 8009d4c <UART_SetConfig+0x4e4>)
 8009d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d4c:	08009d65 	.word	0x08009d65
 8009d50:	08009d6d 	.word	0x08009d6d
 8009d54:	08009d75 	.word	0x08009d75
 8009d58:	08009d7d 	.word	0x08009d7d
 8009d5c:	08009d85 	.word	0x08009d85
 8009d60:	08009d8d 	.word	0x08009d8d
 8009d64:	2300      	movs	r3, #0
 8009d66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d6a:	e050      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d6c:	2304      	movs	r3, #4
 8009d6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d72:	e04c      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d74:	2308      	movs	r3, #8
 8009d76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d7a:	e048      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d7c:	2310      	movs	r3, #16
 8009d7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d82:	e044      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d84:	2320      	movs	r3, #32
 8009d86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d8a:	e040      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d8c:	2340      	movs	r3, #64	; 0x40
 8009d8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d92:	e03c      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d94:	2380      	movs	r3, #128	; 0x80
 8009d96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009d9a:	e038      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	4a5b      	ldr	r2, [pc, #364]	; (8009f10 <UART_SetConfig+0x6a8>)
 8009da2:	4293      	cmp	r3, r2
 8009da4:	d130      	bne.n	8009e08 <UART_SetConfig+0x5a0>
 8009da6:	4b57      	ldr	r3, [pc, #348]	; (8009f04 <UART_SetConfig+0x69c>)
 8009da8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009daa:	f003 0307 	and.w	r3, r3, #7
 8009dae:	2b05      	cmp	r3, #5
 8009db0:	d826      	bhi.n	8009e00 <UART_SetConfig+0x598>
 8009db2:	a201      	add	r2, pc, #4	; (adr r2, 8009db8 <UART_SetConfig+0x550>)
 8009db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009db8:	08009dd1 	.word	0x08009dd1
 8009dbc:	08009dd9 	.word	0x08009dd9
 8009dc0:	08009de1 	.word	0x08009de1
 8009dc4:	08009de9 	.word	0x08009de9
 8009dc8:	08009df1 	.word	0x08009df1
 8009dcc:	08009df9 	.word	0x08009df9
 8009dd0:	2302      	movs	r3, #2
 8009dd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009dd6:	e01a      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009dd8:	2304      	movs	r3, #4
 8009dda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009dde:	e016      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009de0:	2308      	movs	r3, #8
 8009de2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009de6:	e012      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009de8:	2310      	movs	r3, #16
 8009dea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009dee:	e00e      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009df0:	2320      	movs	r3, #32
 8009df2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009df6:	e00a      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009df8:	2340      	movs	r3, #64	; 0x40
 8009dfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009dfe:	e006      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009e00:	2380      	movs	r3, #128	; 0x80
 8009e02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8009e06:	e002      	b.n	8009e0e <UART_SetConfig+0x5a6>
 8009e08:	2380      	movs	r3, #128	; 0x80
 8009e0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	4a3f      	ldr	r2, [pc, #252]	; (8009f10 <UART_SetConfig+0x6a8>)
 8009e14:	4293      	cmp	r3, r2
 8009e16:	f040 80f8 	bne.w	800a00a <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009e1a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8009e1e:	2b20      	cmp	r3, #32
 8009e20:	dc46      	bgt.n	8009eb0 <UART_SetConfig+0x648>
 8009e22:	2b02      	cmp	r3, #2
 8009e24:	f2c0 8082 	blt.w	8009f2c <UART_SetConfig+0x6c4>
 8009e28:	3b02      	subs	r3, #2
 8009e2a:	2b1e      	cmp	r3, #30
 8009e2c:	d87e      	bhi.n	8009f2c <UART_SetConfig+0x6c4>
 8009e2e:	a201      	add	r2, pc, #4	; (adr r2, 8009e34 <UART_SetConfig+0x5cc>)
 8009e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e34:	08009eb7 	.word	0x08009eb7
 8009e38:	08009f2d 	.word	0x08009f2d
 8009e3c:	08009ebf 	.word	0x08009ebf
 8009e40:	08009f2d 	.word	0x08009f2d
 8009e44:	08009f2d 	.word	0x08009f2d
 8009e48:	08009f2d 	.word	0x08009f2d
 8009e4c:	08009ecf 	.word	0x08009ecf
 8009e50:	08009f2d 	.word	0x08009f2d
 8009e54:	08009f2d 	.word	0x08009f2d
 8009e58:	08009f2d 	.word	0x08009f2d
 8009e5c:	08009f2d 	.word	0x08009f2d
 8009e60:	08009f2d 	.word	0x08009f2d
 8009e64:	08009f2d 	.word	0x08009f2d
 8009e68:	08009f2d 	.word	0x08009f2d
 8009e6c:	08009edf 	.word	0x08009edf
 8009e70:	08009f2d 	.word	0x08009f2d
 8009e74:	08009f2d 	.word	0x08009f2d
 8009e78:	08009f2d 	.word	0x08009f2d
 8009e7c:	08009f2d 	.word	0x08009f2d
 8009e80:	08009f2d 	.word	0x08009f2d
 8009e84:	08009f2d 	.word	0x08009f2d
 8009e88:	08009f2d 	.word	0x08009f2d
 8009e8c:	08009f2d 	.word	0x08009f2d
 8009e90:	08009f2d 	.word	0x08009f2d
 8009e94:	08009f2d 	.word	0x08009f2d
 8009e98:	08009f2d 	.word	0x08009f2d
 8009e9c:	08009f2d 	.word	0x08009f2d
 8009ea0:	08009f2d 	.word	0x08009f2d
 8009ea4:	08009f2d 	.word	0x08009f2d
 8009ea8:	08009f2d 	.word	0x08009f2d
 8009eac:	08009f1f 	.word	0x08009f1f
 8009eb0:	2b40      	cmp	r3, #64	; 0x40
 8009eb2:	d037      	beq.n	8009f24 <UART_SetConfig+0x6bc>
 8009eb4:	e03a      	b.n	8009f2c <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009eb6:	f7fd fd8d 	bl	80079d4 <HAL_RCCEx_GetD3PCLK1Freq>
 8009eba:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8009ebc:	e03c      	b.n	8009f38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009ebe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f7fd fd9c 	bl	8007a00 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009eca:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009ecc:	e034      	b.n	8009f38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ece:	f107 0318 	add.w	r3, r7, #24
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f7fd fee8 	bl	8007ca8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009ed8:	69fb      	ldr	r3, [r7, #28]
 8009eda:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009edc:	e02c      	b.n	8009f38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009ede:	4b09      	ldr	r3, [pc, #36]	; (8009f04 <UART_SetConfig+0x69c>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f003 0320 	and.w	r3, r3, #32
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d016      	beq.n	8009f18 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009eea:	4b06      	ldr	r3, [pc, #24]	; (8009f04 <UART_SetConfig+0x69c>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	08db      	lsrs	r3, r3, #3
 8009ef0:	f003 0303 	and.w	r3, r3, #3
 8009ef4:	4a07      	ldr	r2, [pc, #28]	; (8009f14 <UART_SetConfig+0x6ac>)
 8009ef6:	fa22 f303 	lsr.w	r3, r2, r3
 8009efa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009efc:	e01c      	b.n	8009f38 <UART_SetConfig+0x6d0>
 8009efe:	bf00      	nop
 8009f00:	40011400 	.word	0x40011400
 8009f04:	58024400 	.word	0x58024400
 8009f08:	40007800 	.word	0x40007800
 8009f0c:	40007c00 	.word	0x40007c00
 8009f10:	58000c00 	.word	0x58000c00
 8009f14:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8009f18:	4b9e      	ldr	r3, [pc, #632]	; (800a194 <UART_SetConfig+0x92c>)
 8009f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009f1c:	e00c      	b.n	8009f38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009f1e:	4b9e      	ldr	r3, [pc, #632]	; (800a198 <UART_SetConfig+0x930>)
 8009f20:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009f22:	e009      	b.n	8009f38 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f24:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f28:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8009f2a:	e005      	b.n	8009f38 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8009f30:	2301      	movs	r3, #1
 8009f32:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8009f36:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009f38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f000 81e0 	beq.w	800a300 <UART_SetConfig+0xa98>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009f40:	697b      	ldr	r3, [r7, #20]
 8009f42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f44:	4a95      	ldr	r2, [pc, #596]	; (800a19c <UART_SetConfig+0x934>)
 8009f46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f4a:	461a      	mov	r2, r3
 8009f4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f52:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	685a      	ldr	r2, [r3, #4]
 8009f58:	4613      	mov	r3, r2
 8009f5a:	005b      	lsls	r3, r3, #1
 8009f5c:	4413      	add	r3, r2
 8009f5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f60:	429a      	cmp	r2, r3
 8009f62:	d305      	bcc.n	8009f70 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009f64:	697b      	ldr	r3, [r7, #20]
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009f6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f6c:	429a      	cmp	r2, r3
 8009f6e:	d903      	bls.n	8009f78 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8009f70:	2301      	movs	r3, #1
 8009f72:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8009f76:	e1c3      	b.n	800a300 <UART_SetConfig+0xa98>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	60bb      	str	r3, [r7, #8]
 8009f7e:	60fa      	str	r2, [r7, #12]
 8009f80:	697b      	ldr	r3, [r7, #20]
 8009f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f84:	4a85      	ldr	r2, [pc, #532]	; (800a19c <UART_SetConfig+0x934>)
 8009f86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f8a:	b29b      	uxth	r3, r3
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	603b      	str	r3, [r7, #0]
 8009f90:	607a      	str	r2, [r7, #4]
 8009f92:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f96:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009f9a:	f7f6 f99d 	bl	80002d8 <__aeabi_uldivmod>
 8009f9e:	4602      	mov	r2, r0
 8009fa0:	460b      	mov	r3, r1
 8009fa2:	4610      	mov	r0, r2
 8009fa4:	4619      	mov	r1, r3
 8009fa6:	f04f 0200 	mov.w	r2, #0
 8009faa:	f04f 0300 	mov.w	r3, #0
 8009fae:	020b      	lsls	r3, r1, #8
 8009fb0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009fb4:	0202      	lsls	r2, r0, #8
 8009fb6:	6979      	ldr	r1, [r7, #20]
 8009fb8:	6849      	ldr	r1, [r1, #4]
 8009fba:	0849      	lsrs	r1, r1, #1
 8009fbc:	2000      	movs	r0, #0
 8009fbe:	460c      	mov	r4, r1
 8009fc0:	4605      	mov	r5, r0
 8009fc2:	eb12 0804 	adds.w	r8, r2, r4
 8009fc6:	eb43 0905 	adc.w	r9, r3, r5
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	469a      	mov	sl, r3
 8009fd2:	4693      	mov	fp, r2
 8009fd4:	4652      	mov	r2, sl
 8009fd6:	465b      	mov	r3, fp
 8009fd8:	4640      	mov	r0, r8
 8009fda:	4649      	mov	r1, r9
 8009fdc:	f7f6 f97c 	bl	80002d8 <__aeabi_uldivmod>
 8009fe0:	4602      	mov	r2, r0
 8009fe2:	460b      	mov	r3, r1
 8009fe4:	4613      	mov	r3, r2
 8009fe6:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009fe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fea:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009fee:	d308      	bcc.n	800a002 <UART_SetConfig+0x79a>
 8009ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ff2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009ff6:	d204      	bcs.n	800a002 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ffe:	60da      	str	r2, [r3, #12]
 800a000:	e17e      	b.n	800a300 <UART_SetConfig+0xa98>
        }
        else
        {
          ret = HAL_ERROR;
 800a002:	2301      	movs	r3, #1
 800a004:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a008:	e17a      	b.n	800a300 <UART_SetConfig+0xa98>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	69db      	ldr	r3, [r3, #28]
 800a00e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a012:	f040 80c7 	bne.w	800a1a4 <UART_SetConfig+0x93c>
  {
    switch (clocksource)
 800a016:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a01a:	2b20      	cmp	r3, #32
 800a01c:	dc48      	bgt.n	800a0b0 <UART_SetConfig+0x848>
 800a01e:	2b00      	cmp	r3, #0
 800a020:	db7b      	blt.n	800a11a <UART_SetConfig+0x8b2>
 800a022:	2b20      	cmp	r3, #32
 800a024:	d879      	bhi.n	800a11a <UART_SetConfig+0x8b2>
 800a026:	a201      	add	r2, pc, #4	; (adr r2, 800a02c <UART_SetConfig+0x7c4>)
 800a028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a02c:	0800a0b7 	.word	0x0800a0b7
 800a030:	0800a0bf 	.word	0x0800a0bf
 800a034:	0800a11b 	.word	0x0800a11b
 800a038:	0800a11b 	.word	0x0800a11b
 800a03c:	0800a0c7 	.word	0x0800a0c7
 800a040:	0800a11b 	.word	0x0800a11b
 800a044:	0800a11b 	.word	0x0800a11b
 800a048:	0800a11b 	.word	0x0800a11b
 800a04c:	0800a0d7 	.word	0x0800a0d7
 800a050:	0800a11b 	.word	0x0800a11b
 800a054:	0800a11b 	.word	0x0800a11b
 800a058:	0800a11b 	.word	0x0800a11b
 800a05c:	0800a11b 	.word	0x0800a11b
 800a060:	0800a11b 	.word	0x0800a11b
 800a064:	0800a11b 	.word	0x0800a11b
 800a068:	0800a11b 	.word	0x0800a11b
 800a06c:	0800a0e7 	.word	0x0800a0e7
 800a070:	0800a11b 	.word	0x0800a11b
 800a074:	0800a11b 	.word	0x0800a11b
 800a078:	0800a11b 	.word	0x0800a11b
 800a07c:	0800a11b 	.word	0x0800a11b
 800a080:	0800a11b 	.word	0x0800a11b
 800a084:	0800a11b 	.word	0x0800a11b
 800a088:	0800a11b 	.word	0x0800a11b
 800a08c:	0800a11b 	.word	0x0800a11b
 800a090:	0800a11b 	.word	0x0800a11b
 800a094:	0800a11b 	.word	0x0800a11b
 800a098:	0800a11b 	.word	0x0800a11b
 800a09c:	0800a11b 	.word	0x0800a11b
 800a0a0:	0800a11b 	.word	0x0800a11b
 800a0a4:	0800a11b 	.word	0x0800a11b
 800a0a8:	0800a11b 	.word	0x0800a11b
 800a0ac:	0800a10d 	.word	0x0800a10d
 800a0b0:	2b40      	cmp	r3, #64	; 0x40
 800a0b2:	d02e      	beq.n	800a112 <UART_SetConfig+0x8aa>
 800a0b4:	e031      	b.n	800a11a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a0b6:	f7fc fd1b 	bl	8006af0 <HAL_RCC_GetPCLK1Freq>
 800a0ba:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a0bc:	e033      	b.n	800a126 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a0be:	f7fc fd2d 	bl	8006b1c <HAL_RCC_GetPCLK2Freq>
 800a0c2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a0c4:	e02f      	b.n	800a126 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f7fd fc98 	bl	8007a00 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a0d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a0d4:	e027      	b.n	800a126 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a0d6:	f107 0318 	add.w	r3, r7, #24
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f7fd fde4 	bl	8007ca8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a0e0:	69fb      	ldr	r3, [r7, #28]
 800a0e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a0e4:	e01f      	b.n	800a126 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a0e6:	4b2e      	ldr	r3, [pc, #184]	; (800a1a0 <UART_SetConfig+0x938>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	f003 0320 	and.w	r3, r3, #32
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d009      	beq.n	800a106 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a0f2:	4b2b      	ldr	r3, [pc, #172]	; (800a1a0 <UART_SetConfig+0x938>)
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	08db      	lsrs	r3, r3, #3
 800a0f8:	f003 0303 	and.w	r3, r3, #3
 800a0fc:	4a25      	ldr	r2, [pc, #148]	; (800a194 <UART_SetConfig+0x92c>)
 800a0fe:	fa22 f303 	lsr.w	r3, r2, r3
 800a102:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a104:	e00f      	b.n	800a126 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a106:	4b23      	ldr	r3, [pc, #140]	; (800a194 <UART_SetConfig+0x92c>)
 800a108:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a10a:	e00c      	b.n	800a126 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a10c:	4b22      	ldr	r3, [pc, #136]	; (800a198 <UART_SetConfig+0x930>)
 800a10e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a110:	e009      	b.n	800a126 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a112:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a116:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a118:	e005      	b.n	800a126 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a11a:	2300      	movs	r3, #0
 800a11c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a11e:	2301      	movs	r3, #1
 800a120:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a124:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a126:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a128:	2b00      	cmp	r3, #0
 800a12a:	f000 80e9 	beq.w	800a300 <UART_SetConfig+0xa98>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a132:	4a1a      	ldr	r2, [pc, #104]	; (800a19c <UART_SetConfig+0x934>)
 800a134:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a138:	461a      	mov	r2, r3
 800a13a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a13c:	fbb3 f3f2 	udiv	r3, r3, r2
 800a140:	005a      	lsls	r2, r3, #1
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	085b      	lsrs	r3, r3, #1
 800a148:	441a      	add	r2, r3
 800a14a:	697b      	ldr	r3, [r7, #20]
 800a14c:	685b      	ldr	r3, [r3, #4]
 800a14e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a152:	b29b      	uxth	r3, r3
 800a154:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a158:	2b0f      	cmp	r3, #15
 800a15a:	d916      	bls.n	800a18a <UART_SetConfig+0x922>
 800a15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a15e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a162:	d212      	bcs.n	800a18a <UART_SetConfig+0x922>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a166:	b29b      	uxth	r3, r3
 800a168:	f023 030f 	bic.w	r3, r3, #15
 800a16c:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a170:	085b      	lsrs	r3, r3, #1
 800a172:	b29b      	uxth	r3, r3
 800a174:	f003 0307 	and.w	r3, r3, #7
 800a178:	b29a      	uxth	r2, r3
 800a17a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a17c:	4313      	orrs	r3, r2
 800a17e:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a186:	60da      	str	r2, [r3, #12]
 800a188:	e0ba      	b.n	800a300 <UART_SetConfig+0xa98>
      }
      else
      {
        ret = HAL_ERROR;
 800a18a:	2301      	movs	r3, #1
 800a18c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800a190:	e0b6      	b.n	800a300 <UART_SetConfig+0xa98>
 800a192:	bf00      	nop
 800a194:	03d09000 	.word	0x03d09000
 800a198:	003d0900 	.word	0x003d0900
 800a19c:	0800b334 	.word	0x0800b334
 800a1a0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a1a4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a1a8:	2b20      	cmp	r3, #32
 800a1aa:	dc49      	bgt.n	800a240 <UART_SetConfig+0x9d8>
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	db7c      	blt.n	800a2aa <UART_SetConfig+0xa42>
 800a1b0:	2b20      	cmp	r3, #32
 800a1b2:	d87a      	bhi.n	800a2aa <UART_SetConfig+0xa42>
 800a1b4:	a201      	add	r2, pc, #4	; (adr r2, 800a1bc <UART_SetConfig+0x954>)
 800a1b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ba:	bf00      	nop
 800a1bc:	0800a247 	.word	0x0800a247
 800a1c0:	0800a24f 	.word	0x0800a24f
 800a1c4:	0800a2ab 	.word	0x0800a2ab
 800a1c8:	0800a2ab 	.word	0x0800a2ab
 800a1cc:	0800a257 	.word	0x0800a257
 800a1d0:	0800a2ab 	.word	0x0800a2ab
 800a1d4:	0800a2ab 	.word	0x0800a2ab
 800a1d8:	0800a2ab 	.word	0x0800a2ab
 800a1dc:	0800a267 	.word	0x0800a267
 800a1e0:	0800a2ab 	.word	0x0800a2ab
 800a1e4:	0800a2ab 	.word	0x0800a2ab
 800a1e8:	0800a2ab 	.word	0x0800a2ab
 800a1ec:	0800a2ab 	.word	0x0800a2ab
 800a1f0:	0800a2ab 	.word	0x0800a2ab
 800a1f4:	0800a2ab 	.word	0x0800a2ab
 800a1f8:	0800a2ab 	.word	0x0800a2ab
 800a1fc:	0800a277 	.word	0x0800a277
 800a200:	0800a2ab 	.word	0x0800a2ab
 800a204:	0800a2ab 	.word	0x0800a2ab
 800a208:	0800a2ab 	.word	0x0800a2ab
 800a20c:	0800a2ab 	.word	0x0800a2ab
 800a210:	0800a2ab 	.word	0x0800a2ab
 800a214:	0800a2ab 	.word	0x0800a2ab
 800a218:	0800a2ab 	.word	0x0800a2ab
 800a21c:	0800a2ab 	.word	0x0800a2ab
 800a220:	0800a2ab 	.word	0x0800a2ab
 800a224:	0800a2ab 	.word	0x0800a2ab
 800a228:	0800a2ab 	.word	0x0800a2ab
 800a22c:	0800a2ab 	.word	0x0800a2ab
 800a230:	0800a2ab 	.word	0x0800a2ab
 800a234:	0800a2ab 	.word	0x0800a2ab
 800a238:	0800a2ab 	.word	0x0800a2ab
 800a23c:	0800a29d 	.word	0x0800a29d
 800a240:	2b40      	cmp	r3, #64	; 0x40
 800a242:	d02e      	beq.n	800a2a2 <UART_SetConfig+0xa3a>
 800a244:	e031      	b.n	800a2aa <UART_SetConfig+0xa42>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a246:	f7fc fc53 	bl	8006af0 <HAL_RCC_GetPCLK1Freq>
 800a24a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a24c:	e033      	b.n	800a2b6 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a24e:	f7fc fc65 	bl	8006b1c <HAL_RCC_GetPCLK2Freq>
 800a252:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800a254:	e02f      	b.n	800a2b6 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a256:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a25a:	4618      	mov	r0, r3
 800a25c:	f7fd fbd0 	bl	8007a00 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a262:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a264:	e027      	b.n	800a2b6 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a266:	f107 0318 	add.w	r3, r7, #24
 800a26a:	4618      	mov	r0, r3
 800a26c:	f7fd fd1c 	bl	8007ca8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a270:	69fb      	ldr	r3, [r7, #28]
 800a272:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a274:	e01f      	b.n	800a2b6 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a276:	4b2d      	ldr	r3, [pc, #180]	; (800a32c <UART_SetConfig+0xac4>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f003 0320 	and.w	r3, r3, #32
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d009      	beq.n	800a296 <UART_SetConfig+0xa2e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a282:	4b2a      	ldr	r3, [pc, #168]	; (800a32c <UART_SetConfig+0xac4>)
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	08db      	lsrs	r3, r3, #3
 800a288:	f003 0303 	and.w	r3, r3, #3
 800a28c:	4a28      	ldr	r2, [pc, #160]	; (800a330 <UART_SetConfig+0xac8>)
 800a28e:	fa22 f303 	lsr.w	r3, r2, r3
 800a292:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a294:	e00f      	b.n	800a2b6 <UART_SetConfig+0xa4e>
          pclk = (uint32_t) HSI_VALUE;
 800a296:	4b26      	ldr	r3, [pc, #152]	; (800a330 <UART_SetConfig+0xac8>)
 800a298:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a29a:	e00c      	b.n	800a2b6 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a29c:	4b25      	ldr	r3, [pc, #148]	; (800a334 <UART_SetConfig+0xacc>)
 800a29e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a2a0:	e009      	b.n	800a2b6 <UART_SetConfig+0xa4e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a2a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a2a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800a2a8:	e005      	b.n	800a2b6 <UART_SetConfig+0xa4e>
      default:
        pclk = 0U;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800a2b4:	bf00      	nop
    }

    if (pclk != 0U)
 800a2b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d021      	beq.n	800a300 <UART_SetConfig+0xa98>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2c0:	4a1d      	ldr	r2, [pc, #116]	; (800a338 <UART_SetConfig+0xad0>)
 800a2c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a2c6:	461a      	mov	r2, r3
 800a2c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2ca:	fbb3 f2f2 	udiv	r2, r3, r2
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	685b      	ldr	r3, [r3, #4]
 800a2d2:	085b      	lsrs	r3, r3, #1
 800a2d4:	441a      	add	r2, r3
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	685b      	ldr	r3, [r3, #4]
 800a2da:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2de:	b29b      	uxth	r3, r3
 800a2e0:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a2e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2e4:	2b0f      	cmp	r3, #15
 800a2e6:	d908      	bls.n	800a2fa <UART_SetConfig+0xa92>
 800a2e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2ee:	d204      	bcs.n	800a2fa <UART_SetConfig+0xa92>
      {
        huart->Instance->BRR = usartdiv;
 800a2f0:	697b      	ldr	r3, [r7, #20]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a2f6:	60da      	str	r2, [r3, #12]
 800a2f8:	e002      	b.n	800a300 <UART_SetConfig+0xa98>
      }
      else
      {
        ret = HAL_ERROR;
 800a2fa:	2301      	movs	r3, #1
 800a2fc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a300:	697b      	ldr	r3, [r7, #20]
 800a302:	2201      	movs	r2, #1
 800a304:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a308:	697b      	ldr	r3, [r7, #20]
 800a30a:	2201      	movs	r2, #1
 800a30c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a310:	697b      	ldr	r3, [r7, #20]
 800a312:	2200      	movs	r2, #0
 800a314:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800a316:	697b      	ldr	r3, [r7, #20]
 800a318:	2200      	movs	r2, #0
 800a31a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800a31c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800a320:	4618      	mov	r0, r3
 800a322:	3748      	adds	r7, #72	; 0x48
 800a324:	46bd      	mov	sp, r7
 800a326:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a32a:	bf00      	nop
 800a32c:	58024400 	.word	0x58024400
 800a330:	03d09000 	.word	0x03d09000
 800a334:	003d0900 	.word	0x003d0900
 800a338:	0800b334 	.word	0x0800b334

0800a33c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b083      	sub	sp, #12
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a348:	f003 0301 	and.w	r3, r3, #1
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d00a      	beq.n	800a366 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	430a      	orrs	r2, r1
 800a364:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a36a:	f003 0302 	and.w	r3, r3, #2
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d00a      	beq.n	800a388 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	430a      	orrs	r2, r1
 800a386:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a38c:	f003 0304 	and.w	r3, r3, #4
 800a390:	2b00      	cmp	r3, #0
 800a392:	d00a      	beq.n	800a3aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	685b      	ldr	r3, [r3, #4]
 800a39a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	430a      	orrs	r2, r1
 800a3a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ae:	f003 0308 	and.w	r3, r3, #8
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d00a      	beq.n	800a3cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	430a      	orrs	r2, r1
 800a3ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3d0:	f003 0310 	and.w	r3, r3, #16
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d00a      	beq.n	800a3ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	689b      	ldr	r3, [r3, #8]
 800a3de:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	430a      	orrs	r2, r1
 800a3ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3f2:	f003 0320 	and.w	r3, r3, #32
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d00a      	beq.n	800a410 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	689b      	ldr	r3, [r3, #8]
 800a400:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	430a      	orrs	r2, r1
 800a40e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d01a      	beq.n	800a452 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	685b      	ldr	r3, [r3, #4]
 800a422:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	430a      	orrs	r2, r1
 800a430:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a436:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a43a:	d10a      	bne.n	800a452 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	685b      	ldr	r3, [r3, #4]
 800a442:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	430a      	orrs	r2, r1
 800a450:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d00a      	beq.n	800a474 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	685b      	ldr	r3, [r3, #4]
 800a464:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	430a      	orrs	r2, r1
 800a472:	605a      	str	r2, [r3, #4]
  }
}
 800a474:	bf00      	nop
 800a476:	370c      	adds	r7, #12
 800a478:	46bd      	mov	sp, r7
 800a47a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47e:	4770      	bx	lr

0800a480 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b086      	sub	sp, #24
 800a484:	af02      	add	r7, sp, #8
 800a486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2200      	movs	r2, #0
 800a48c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a490:	f7f7 fc52 	bl	8001d38 <HAL_GetTick>
 800a494:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	f003 0308 	and.w	r3, r3, #8
 800a4a0:	2b08      	cmp	r3, #8
 800a4a2:	d10e      	bne.n	800a4c2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a4a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a4a8:	9300      	str	r3, [sp, #0]
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a4b2:	6878      	ldr	r0, [r7, #4]
 800a4b4:	f000 f82f 	bl	800a516 <UART_WaitOnFlagUntilTimeout>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d001      	beq.n	800a4c2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a4be:	2303      	movs	r3, #3
 800a4c0:	e025      	b.n	800a50e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	f003 0304 	and.w	r3, r3, #4
 800a4cc:	2b04      	cmp	r3, #4
 800a4ce:	d10e      	bne.n	800a4ee <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a4d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a4d4:	9300      	str	r3, [sp, #0]
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a4de:	6878      	ldr	r0, [r7, #4]
 800a4e0:	f000 f819 	bl	800a516 <UART_WaitOnFlagUntilTimeout>
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d001      	beq.n	800a4ee <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a4ea:	2303      	movs	r3, #3
 800a4ec:	e00f      	b.n	800a50e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2220      	movs	r2, #32
 800a4f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2220      	movs	r2, #32
 800a4fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2200      	movs	r2, #0
 800a502:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2200      	movs	r2, #0
 800a508:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a50c:	2300      	movs	r3, #0
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3710      	adds	r7, #16
 800a512:	46bd      	mov	sp, r7
 800a514:	bd80      	pop	{r7, pc}

0800a516 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a516:	b580      	push	{r7, lr}
 800a518:	b084      	sub	sp, #16
 800a51a:	af00      	add	r7, sp, #0
 800a51c:	60f8      	str	r0, [r7, #12]
 800a51e:	60b9      	str	r1, [r7, #8]
 800a520:	603b      	str	r3, [r7, #0]
 800a522:	4613      	mov	r3, r2
 800a524:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a526:	e062      	b.n	800a5ee <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a528:	69bb      	ldr	r3, [r7, #24]
 800a52a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a52e:	d05e      	beq.n	800a5ee <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a530:	f7f7 fc02 	bl	8001d38 <HAL_GetTick>
 800a534:	4602      	mov	r2, r0
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	1ad3      	subs	r3, r2, r3
 800a53a:	69ba      	ldr	r2, [r7, #24]
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d302      	bcc.n	800a546 <UART_WaitOnFlagUntilTimeout+0x30>
 800a540:	69bb      	ldr	r3, [r7, #24]
 800a542:	2b00      	cmp	r3, #0
 800a544:	d11d      	bne.n	800a582 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a554:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	689a      	ldr	r2, [r3, #8]
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f022 0201 	bic.w	r2, r2, #1
 800a564:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	2220      	movs	r2, #32
 800a56a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	2220      	movs	r2, #32
 800a572:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2200      	movs	r2, #0
 800a57a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800a57e:	2303      	movs	r3, #3
 800a580:	e045      	b.n	800a60e <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	f003 0304 	and.w	r3, r3, #4
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d02e      	beq.n	800a5ee <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	69db      	ldr	r3, [r3, #28]
 800a596:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a59a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a59e:	d126      	bne.n	800a5ee <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a5a8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	681a      	ldr	r2, [r3, #0]
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a5b8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	689a      	ldr	r2, [r3, #8]
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f022 0201 	bic.w	r2, r2, #1
 800a5c8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	2220      	movs	r2, #32
 800a5ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	2220      	movs	r2, #32
 800a5d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2220      	movs	r2, #32
 800a5de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 800a5ea:	2303      	movs	r3, #3
 800a5ec:	e00f      	b.n	800a60e <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	69da      	ldr	r2, [r3, #28]
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	4013      	ands	r3, r2
 800a5f8:	68ba      	ldr	r2, [r7, #8]
 800a5fa:	429a      	cmp	r2, r3
 800a5fc:	bf0c      	ite	eq
 800a5fe:	2301      	moveq	r3, #1
 800a600:	2300      	movne	r3, #0
 800a602:	b2db      	uxtb	r3, r3
 800a604:	461a      	mov	r2, r3
 800a606:	79fb      	ldrb	r3, [r7, #7]
 800a608:	429a      	cmp	r2, r3
 800a60a:	d08d      	beq.n	800a528 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a60c:	2300      	movs	r3, #0
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3710      	adds	r7, #16
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}
	...

0800a618 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b084      	sub	sp, #16
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	60f8      	str	r0, [r7, #12]
 800a620:	60b9      	str	r1, [r7, #8]
 800a622:	4613      	mov	r3, r2
 800a624:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	68ba      	ldr	r2, [r7, #8]
 800a62a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	88fa      	ldrh	r2, [r7, #6]
 800a630:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	2200      	movs	r2, #0
 800a638:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	2222      	movs	r2, #34	; 0x22
 800a640:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d02c      	beq.n	800a6a6 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a650:	4a25      	ldr	r2, [pc, #148]	; (800a6e8 <UART_Start_Receive_DMA+0xd0>)
 800a652:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a658:	4a24      	ldr	r2, [pc, #144]	; (800a6ec <UART_Start_Receive_DMA+0xd4>)
 800a65a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a660:	4a23      	ldr	r2, [pc, #140]	; (800a6f0 <UART_Start_Receive_DMA+0xd8>)
 800a662:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a668:	2200      	movs	r2, #0
 800a66a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	3324      	adds	r3, #36	; 0x24
 800a676:	4619      	mov	r1, r3
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a67c:	461a      	mov	r2, r3
 800a67e:	88fb      	ldrh	r3, [r7, #6]
 800a680:	f7f8 f816 	bl	80026b0 <HAL_DMA_Start_IT>
 800a684:	4603      	mov	r3, r0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d00d      	beq.n	800a6a6 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	2210      	movs	r2, #16
 800a68e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	2200      	movs	r2, #0
 800a696:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2220      	movs	r2, #32
 800a69e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 800a6a2:	2301      	movs	r3, #1
 800a6a4:	e01c      	b.n	800a6e0 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	681a      	ldr	r2, [r3, #0]
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a6bc:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	689a      	ldr	r2, [r3, #8]
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	f042 0201 	orr.w	r2, r2, #1
 800a6cc:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	689a      	ldr	r2, [r3, #8]
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a6dc:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800a6de:	2300      	movs	r3, #0
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3710      	adds	r7, #16
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}
 800a6e8:	0800a795 	.word	0x0800a795
 800a6ec:	0800a82b 	.word	0x0800a82b
 800a6f0:	0800a863 	.word	0x0800a863

0800a6f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b083      	sub	sp, #12
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	681a      	ldr	r2, [r3, #0]
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a70a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	689a      	ldr	r2, [r3, #8]
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800a71a:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2220      	movs	r2, #32
 800a720:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 800a724:	bf00      	nop
 800a726:	370c      	adds	r7, #12
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a730:	b480      	push	{r7}
 800a732:	b083      	sub	sp, #12
 800a734:	af00      	add	r7, sp, #0
 800a736:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	681a      	ldr	r2, [r3, #0]
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a746:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	6899      	ldr	r1, [r3, #8]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681a      	ldr	r2, [r3, #0]
 800a752:	4b0f      	ldr	r3, [pc, #60]	; (800a790 <UART_EndRxTransfer+0x60>)
 800a754:	400b      	ands	r3, r1
 800a756:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a75c:	2b01      	cmp	r3, #1
 800a75e:	d107      	bne.n	800a770 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	681a      	ldr	r2, [r3, #0]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f022 0210 	bic.w	r2, r2, #16
 800a76e:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	2220      	movs	r2, #32
 800a774:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	2200      	movs	r2, #0
 800a782:	671a      	str	r2, [r3, #112]	; 0x70
}
 800a784:	bf00      	nop
 800a786:	370c      	adds	r7, #12
 800a788:	46bd      	mov	sp, r7
 800a78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78e:	4770      	bx	lr
 800a790:	effffffe 	.word	0xeffffffe

0800a794 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b084      	sub	sp, #16
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7a0:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	69db      	ldr	r3, [r3, #28]
 800a7a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7aa:	d02b      	beq.n	800a804 <UART_DMAReceiveCplt+0x70>
  {
    huart->RxXferCount = 0U;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	2200      	movs	r2, #0
 800a7b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	681a      	ldr	r2, [r3, #0]
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a7c2:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	689a      	ldr	r2, [r3, #8]
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	f022 0201 	bic.w	r2, r2, #1
 800a7d2:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	689a      	ldr	r2, [r3, #8]
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a7e2:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	2220      	movs	r2, #32
 800a7e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a7f0:	2b01      	cmp	r3, #1
 800a7f2:	d107      	bne.n	800a804 <UART_DMAReceiveCplt+0x70>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	681a      	ldr	r2, [r3, #0]
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	f022 0210 	bic.w	r2, r2, #16
 800a802:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a808:	2b01      	cmp	r3, #1
 800a80a:	d107      	bne.n	800a81c <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a812:	4619      	mov	r1, r3
 800a814:	68f8      	ldr	r0, [r7, #12]
 800a816:	f7ff f81b 	bl	8009850 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a81a:	e002      	b.n	800a822 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 800a81c:	68f8      	ldr	r0, [r7, #12]
 800a81e:	f7fe fff9 	bl	8009814 <HAL_UART_RxCpltCallback>
}
 800a822:	bf00      	nop
 800a824:	3710      	adds	r7, #16
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}

0800a82a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a82a:	b580      	push	{r7, lr}
 800a82c:	b084      	sub	sp, #16
 800a82e:	af00      	add	r7, sp, #0
 800a830:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a836:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a83c:	2b01      	cmp	r3, #1
 800a83e:	d109      	bne.n	800a854 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a846:	085b      	lsrs	r3, r3, #1
 800a848:	b29b      	uxth	r3, r3
 800a84a:	4619      	mov	r1, r3
 800a84c:	68f8      	ldr	r0, [r7, #12]
 800a84e:	f7fe ffff 	bl	8009850 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a852:	e002      	b.n	800a85a <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 800a854:	68f8      	ldr	r0, [r7, #12]
 800a856:	f7fe ffe7 	bl	8009828 <HAL_UART_RxHalfCpltCallback>
}
 800a85a:	bf00      	nop
 800a85c:	3710      	adds	r7, #16
 800a85e:	46bd      	mov	sp, r7
 800a860:	bd80      	pop	{r7, pc}

0800a862 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a862:	b580      	push	{r7, lr}
 800a864:	b086      	sub	sp, #24
 800a866:	af00      	add	r7, sp, #0
 800a868:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a86e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a870:	697b      	ldr	r3, [r7, #20]
 800a872:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a876:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a878:	697b      	ldr	r3, [r7, #20]
 800a87a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a87e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a880:	697b      	ldr	r3, [r7, #20]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	689b      	ldr	r3, [r3, #8]
 800a886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a88a:	2b80      	cmp	r3, #128	; 0x80
 800a88c:	d109      	bne.n	800a8a2 <UART_DMAError+0x40>
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	2b21      	cmp	r3, #33	; 0x21
 800a892:	d106      	bne.n	800a8a2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a894:	697b      	ldr	r3, [r7, #20]
 800a896:	2200      	movs	r2, #0
 800a898:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800a89c:	6978      	ldr	r0, [r7, #20]
 800a89e:	f7ff ff29 	bl	800a6f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	689b      	ldr	r3, [r3, #8]
 800a8a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8ac:	2b40      	cmp	r3, #64	; 0x40
 800a8ae:	d109      	bne.n	800a8c4 <UART_DMAError+0x62>
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	2b22      	cmp	r3, #34	; 0x22
 800a8b4:	d106      	bne.n	800a8c4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800a8be:	6978      	ldr	r0, [r7, #20]
 800a8c0:	f7ff ff36 	bl	800a730 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a8ca:	f043 0210 	orr.w	r2, r3, #16
 800a8ce:	697b      	ldr	r3, [r7, #20]
 800a8d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a8d4:	6978      	ldr	r0, [r7, #20]
 800a8d6:	f7fe ffb1 	bl	800983c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a8da:	bf00      	nop
 800a8dc:	3718      	adds	r7, #24
 800a8de:	46bd      	mov	sp, r7
 800a8e0:	bd80      	pop	{r7, pc}

0800a8e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a8e2:	b580      	push	{r7, lr}
 800a8e4:	b084      	sub	sp, #16
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a900:	68f8      	ldr	r0, [r7, #12]
 800a902:	f7fe ff9b 	bl	800983c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a906:	bf00      	nop
 800a908:	3710      	adds	r7, #16
 800a90a:	46bd      	mov	sp, r7
 800a90c:	bd80      	pop	{r7, pc}

0800a90e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a90e:	b580      	push	{r7, lr}
 800a910:	b082      	sub	sp, #8
 800a912:	af00      	add	r7, sp, #0
 800a914:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a924:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2220      	movs	r2, #32
 800a92a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2200      	movs	r2, #0
 800a932:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a934:	6878      	ldr	r0, [r7, #4]
 800a936:	f7fe ff63 	bl	8009800 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a93a:	bf00      	nop
 800a93c:	3708      	adds	r7, #8
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}

0800a942 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a942:	b480      	push	{r7}
 800a944:	b083      	sub	sp, #12
 800a946:	af00      	add	r7, sp, #0
 800a948:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a94a:	bf00      	nop
 800a94c:	370c      	adds	r7, #12
 800a94e:	46bd      	mov	sp, r7
 800a950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a954:	4770      	bx	lr

0800a956 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a956:	b480      	push	{r7}
 800a958:	b083      	sub	sp, #12
 800a95a:	af00      	add	r7, sp, #0
 800a95c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a95e:	bf00      	nop
 800a960:	370c      	adds	r7, #12
 800a962:	46bd      	mov	sp, r7
 800a964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a968:	4770      	bx	lr

0800a96a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a96a:	b480      	push	{r7}
 800a96c:	b083      	sub	sp, #12
 800a96e:	af00      	add	r7, sp, #0
 800a970:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a972:	bf00      	nop
 800a974:	370c      	adds	r7, #12
 800a976:	46bd      	mov	sp, r7
 800a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97c:	4770      	bx	lr

0800a97e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a97e:	b480      	push	{r7}
 800a980:	b085      	sub	sp, #20
 800a982:	af00      	add	r7, sp, #0
 800a984:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800a98c:	2b01      	cmp	r3, #1
 800a98e:	d101      	bne.n	800a994 <HAL_UARTEx_DisableFifoMode+0x16>
 800a990:	2302      	movs	r3, #2
 800a992:	e027      	b.n	800a9e4 <HAL_UARTEx_DisableFifoMode+0x66>
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2201      	movs	r2, #1
 800a998:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2224      	movs	r2, #36	; 0x24
 800a9a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	681a      	ldr	r2, [r3, #0]
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f022 0201 	bic.w	r2, r2, #1
 800a9ba:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a9c2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	68fa      	ldr	r2, [r7, #12]
 800a9d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2220      	movs	r2, #32
 800a9d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a9e2:	2300      	movs	r3, #0
}
 800a9e4:	4618      	mov	r0, r3
 800a9e6:	3714      	adds	r7, #20
 800a9e8:	46bd      	mov	sp, r7
 800a9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ee:	4770      	bx	lr

0800a9f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b084      	sub	sp, #16
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800aa00:	2b01      	cmp	r3, #1
 800aa02:	d101      	bne.n	800aa08 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800aa04:	2302      	movs	r3, #2
 800aa06:	e02d      	b.n	800aa64 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2224      	movs	r2, #36	; 0x24
 800aa14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	681a      	ldr	r2, [r3, #0]
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	f022 0201 	bic.w	r2, r2, #1
 800aa2e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	689b      	ldr	r3, [r3, #8]
 800aa36:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	683a      	ldr	r2, [r7, #0]
 800aa40:	430a      	orrs	r2, r1
 800aa42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f000 f84f 	bl	800aae8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	68fa      	ldr	r2, [r7, #12]
 800aa50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2220      	movs	r2, #32
 800aa56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aa62:	2300      	movs	r3, #0
}
 800aa64:	4618      	mov	r0, r3
 800aa66:	3710      	adds	r7, #16
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}

0800aa6c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b084      	sub	sp, #16
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800aa7c:	2b01      	cmp	r3, #1
 800aa7e:	d101      	bne.n	800aa84 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800aa80:	2302      	movs	r3, #2
 800aa82:	e02d      	b.n	800aae0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2201      	movs	r2, #1
 800aa88:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2224      	movs	r2, #36	; 0x24
 800aa90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	681a      	ldr	r2, [r3, #0]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	f022 0201 	bic.w	r2, r2, #1
 800aaaa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	689b      	ldr	r3, [r3, #8]
 800aab2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	683a      	ldr	r2, [r7, #0]
 800aabc:	430a      	orrs	r2, r1
 800aabe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f000 f811 	bl	800aae8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	68fa      	ldr	r2, [r7, #12]
 800aacc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	2220      	movs	r2, #32
 800aad2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800aade:	2300      	movs	r3, #0
}
 800aae0:	4618      	mov	r0, r3
 800aae2:	3710      	adds	r7, #16
 800aae4:	46bd      	mov	sp, r7
 800aae6:	bd80      	pop	{r7, pc}

0800aae8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aae8:	b480      	push	{r7}
 800aaea:	b085      	sub	sp, #20
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d108      	bne.n	800ab0a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2201      	movs	r2, #1
 800aafc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2201      	movs	r2, #1
 800ab04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ab08:	e031      	b.n	800ab6e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ab0a:	2310      	movs	r3, #16
 800ab0c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ab0e:	2310      	movs	r3, #16
 800ab10:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	689b      	ldr	r3, [r3, #8]
 800ab18:	0e5b      	lsrs	r3, r3, #25
 800ab1a:	b2db      	uxtb	r3, r3
 800ab1c:	f003 0307 	and.w	r3, r3, #7
 800ab20:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	0f5b      	lsrs	r3, r3, #29
 800ab2a:	b2db      	uxtb	r3, r3
 800ab2c:	f003 0307 	and.w	r3, r3, #7
 800ab30:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ab32:	7bbb      	ldrb	r3, [r7, #14]
 800ab34:	7b3a      	ldrb	r2, [r7, #12]
 800ab36:	4911      	ldr	r1, [pc, #68]	; (800ab7c <UARTEx_SetNbDataToProcess+0x94>)
 800ab38:	5c8a      	ldrb	r2, [r1, r2]
 800ab3a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ab3e:	7b3a      	ldrb	r2, [r7, #12]
 800ab40:	490f      	ldr	r1, [pc, #60]	; (800ab80 <UARTEx_SetNbDataToProcess+0x98>)
 800ab42:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ab44:	fb93 f3f2 	sdiv	r3, r3, r2
 800ab48:	b29a      	uxth	r2, r3
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ab50:	7bfb      	ldrb	r3, [r7, #15]
 800ab52:	7b7a      	ldrb	r2, [r7, #13]
 800ab54:	4909      	ldr	r1, [pc, #36]	; (800ab7c <UARTEx_SetNbDataToProcess+0x94>)
 800ab56:	5c8a      	ldrb	r2, [r1, r2]
 800ab58:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ab5c:	7b7a      	ldrb	r2, [r7, #13]
 800ab5e:	4908      	ldr	r1, [pc, #32]	; (800ab80 <UARTEx_SetNbDataToProcess+0x98>)
 800ab60:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ab62:	fb93 f3f2 	sdiv	r3, r3, r2
 800ab66:	b29a      	uxth	r2, r3
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ab6e:	bf00      	nop
 800ab70:	3714      	adds	r7, #20
 800ab72:	46bd      	mov	sp, r7
 800ab74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab78:	4770      	bx	lr
 800ab7a:	bf00      	nop
 800ab7c:	0800b34c 	.word	0x0800b34c
 800ab80:	0800b354 	.word	0x0800b354

0800ab84 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ab84:	b084      	sub	sp, #16
 800ab86:	b580      	push	{r7, lr}
 800ab88:	b084      	sub	sp, #16
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	6078      	str	r0, [r7, #4]
 800ab8e:	f107 001c 	add.w	r0, r7, #28
 800ab92:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ab96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab98:	2b01      	cmp	r3, #1
 800ab9a:	d120      	bne.n	800abde <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aba0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	68da      	ldr	r2, [r3, #12]
 800abac:	4b2a      	ldr	r3, [pc, #168]	; (800ac58 <USB_CoreInit+0xd4>)
 800abae:	4013      	ands	r3, r2
 800abb0:	687a      	ldr	r2, [r7, #4]
 800abb2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	68db      	ldr	r3, [r3, #12]
 800abb8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800abc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800abc2:	2b01      	cmp	r3, #1
 800abc4:	d105      	bne.n	800abd2 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	68db      	ldr	r3, [r3, #12]
 800abca:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800abd2:	6878      	ldr	r0, [r7, #4]
 800abd4:	f000 fa60 	bl	800b098 <USB_CoreReset>
 800abd8:	4603      	mov	r3, r0
 800abda:	73fb      	strb	r3, [r7, #15]
 800abdc:	e01a      	b.n	800ac14 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	68db      	ldr	r3, [r3, #12]
 800abe2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f000 fa54 	bl	800b098 <USB_CoreReset>
 800abf0:	4603      	mov	r3, r0
 800abf2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800abf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d106      	bne.n	800ac08 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abfe:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	639a      	str	r2, [r3, #56]	; 0x38
 800ac06:	e005      	b.n	800ac14 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac0c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800ac14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac16:	2b01      	cmp	r3, #1
 800ac18:	d116      	bne.n	800ac48 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac1e:	b29a      	uxth	r2, r3
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ac28:	4b0c      	ldr	r3, [pc, #48]	; (800ac5c <USB_CoreInit+0xd8>)
 800ac2a:	4313      	orrs	r3, r2
 800ac2c:	687a      	ldr	r2, [r7, #4]
 800ac2e:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	689b      	ldr	r3, [r3, #8]
 800ac34:	f043 0206 	orr.w	r2, r3, #6
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	689b      	ldr	r3, [r3, #8]
 800ac40:	f043 0220 	orr.w	r2, r3, #32
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800ac48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3710      	adds	r7, #16
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ac54:	b004      	add	sp, #16
 800ac56:	4770      	bx	lr
 800ac58:	ffbdffbf 	.word	0xffbdffbf
 800ac5c:	03ee0000 	.word	0x03ee0000

0800ac60 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b083      	sub	sp, #12
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	689b      	ldr	r3, [r3, #8]
 800ac6c:	f023 0201 	bic.w	r2, r3, #1
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ac74:	2300      	movs	r3, #0
}
 800ac76:	4618      	mov	r0, r3
 800ac78:	370c      	adds	r7, #12
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac80:	4770      	bx	lr

0800ac82 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ac82:	b580      	push	{r7, lr}
 800ac84:	b082      	sub	sp, #8
 800ac86:	af00      	add	r7, sp, #0
 800ac88:	6078      	str	r0, [r7, #4]
 800ac8a:	460b      	mov	r3, r1
 800ac8c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	68db      	ldr	r3, [r3, #12]
 800ac92:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ac9a:	78fb      	ldrb	r3, [r7, #3]
 800ac9c:	2b01      	cmp	r3, #1
 800ac9e:	d106      	bne.n	800acae <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	68db      	ldr	r3, [r3, #12]
 800aca4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	60da      	str	r2, [r3, #12]
 800acac:	e00b      	b.n	800acc6 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800acae:	78fb      	ldrb	r3, [r7, #3]
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d106      	bne.n	800acc2 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	68db      	ldr	r3, [r3, #12]
 800acb8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	60da      	str	r2, [r3, #12]
 800acc0:	e001      	b.n	800acc6 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800acc2:	2301      	movs	r3, #1
 800acc4:	e003      	b.n	800acce <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800acc6:	2032      	movs	r0, #50	; 0x32
 800acc8:	f7f7 f842 	bl	8001d50 <HAL_Delay>

  return HAL_OK;
 800accc:	2300      	movs	r3, #0
}
 800acce:	4618      	mov	r0, r3
 800acd0:	3708      	adds	r7, #8
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd80      	pop	{r7, pc}
	...

0800acd8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800acd8:	b084      	sub	sp, #16
 800acda:	b580      	push	{r7, lr}
 800acdc:	b086      	sub	sp, #24
 800acde:	af00      	add	r7, sp, #0
 800ace0:	6078      	str	r0, [r7, #4]
 800ace2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800ace6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800acea:	2300      	movs	r3, #0
 800acec:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800acf2:	2300      	movs	r3, #0
 800acf4:	613b      	str	r3, [r7, #16]
 800acf6:	e009      	b.n	800ad0c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800acf8:	687a      	ldr	r2, [r7, #4]
 800acfa:	693b      	ldr	r3, [r7, #16]
 800acfc:	3340      	adds	r3, #64	; 0x40
 800acfe:	009b      	lsls	r3, r3, #2
 800ad00:	4413      	add	r3, r2
 800ad02:	2200      	movs	r2, #0
 800ad04:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800ad06:	693b      	ldr	r3, [r7, #16]
 800ad08:	3301      	adds	r3, #1
 800ad0a:	613b      	str	r3, [r7, #16]
 800ad0c:	693b      	ldr	r3, [r7, #16]
 800ad0e:	2b0e      	cmp	r3, #14
 800ad10:	d9f2      	bls.n	800acf8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800ad12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d11c      	bne.n	800ad52 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad1e:	685b      	ldr	r3, [r3, #4]
 800ad20:	68fa      	ldr	r2, [r7, #12]
 800ad22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ad26:	f043 0302 	orr.w	r3, r3, #2
 800ad2a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad30:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	601a      	str	r2, [r3, #0]
 800ad50:	e005      	b.n	800ad5e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad56:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ad64:	461a      	mov	r2, r3
 800ad66:	2300      	movs	r3, #0
 800ad68:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad70:	4619      	mov	r1, r3
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad78:	461a      	mov	r2, r3
 800ad7a:	680b      	ldr	r3, [r1, #0]
 800ad7c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ad7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad80:	2b01      	cmp	r3, #1
 800ad82:	d10c      	bne.n	800ad9e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ad84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d104      	bne.n	800ad94 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ad8a:	2100      	movs	r1, #0
 800ad8c:	6878      	ldr	r0, [r7, #4]
 800ad8e:	f000 f949 	bl	800b024 <USB_SetDevSpeed>
 800ad92:	e008      	b.n	800ada6 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ad94:	2101      	movs	r1, #1
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f000 f944 	bl	800b024 <USB_SetDevSpeed>
 800ad9c:	e003      	b.n	800ada6 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ad9e:	2103      	movs	r1, #3
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f000 f93f 	bl	800b024 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ada6:	2110      	movs	r1, #16
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 f8f3 	bl	800af94 <USB_FlushTxFifo>
 800adae:	4603      	mov	r3, r0
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d001      	beq.n	800adb8 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800adb4:	2301      	movs	r3, #1
 800adb6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f000 f911 	bl	800afe0 <USB_FlushRxFifo>
 800adbe:	4603      	mov	r3, r0
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d001      	beq.n	800adc8 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800adc4:	2301      	movs	r3, #1
 800adc6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adce:	461a      	mov	r2, r3
 800add0:	2300      	movs	r3, #0
 800add2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adda:	461a      	mov	r2, r3
 800addc:	2300      	movs	r3, #0
 800adde:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ade6:	461a      	mov	r2, r3
 800ade8:	2300      	movs	r3, #0
 800adea:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800adec:	2300      	movs	r3, #0
 800adee:	613b      	str	r3, [r7, #16]
 800adf0:	e043      	b.n	800ae7a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	015a      	lsls	r2, r3, #5
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	4413      	add	r3, r2
 800adfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae08:	d118      	bne.n	800ae3c <USB_DevInit+0x164>
    {
      if (i == 0U)
 800ae0a:	693b      	ldr	r3, [r7, #16]
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d10a      	bne.n	800ae26 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800ae10:	693b      	ldr	r3, [r7, #16]
 800ae12:	015a      	lsls	r2, r3, #5
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	4413      	add	r3, r2
 800ae18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae1c:	461a      	mov	r2, r3
 800ae1e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800ae22:	6013      	str	r3, [r2, #0]
 800ae24:	e013      	b.n	800ae4e <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800ae26:	693b      	ldr	r3, [r7, #16]
 800ae28:	015a      	lsls	r2, r3, #5
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	4413      	add	r3, r2
 800ae2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae32:	461a      	mov	r2, r3
 800ae34:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800ae38:	6013      	str	r3, [r2, #0]
 800ae3a:	e008      	b.n	800ae4e <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	015a      	lsls	r2, r3, #5
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	4413      	add	r3, r2
 800ae44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae48:	461a      	mov	r2, r3
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800ae4e:	693b      	ldr	r3, [r7, #16]
 800ae50:	015a      	lsls	r2, r3, #5
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	4413      	add	r3, r2
 800ae56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ae60:	693b      	ldr	r3, [r7, #16]
 800ae62:	015a      	lsls	r2, r3, #5
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	4413      	add	r3, r2
 800ae68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae6c:	461a      	mov	r2, r3
 800ae6e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ae72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	3301      	adds	r3, #1
 800ae78:	613b      	str	r3, [r7, #16]
 800ae7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae7c:	693a      	ldr	r2, [r7, #16]
 800ae7e:	429a      	cmp	r2, r3
 800ae80:	d3b7      	bcc.n	800adf2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ae82:	2300      	movs	r3, #0
 800ae84:	613b      	str	r3, [r7, #16]
 800ae86:	e043      	b.n	800af10 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ae88:	693b      	ldr	r3, [r7, #16]
 800ae8a:	015a      	lsls	r2, r3, #5
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	4413      	add	r3, r2
 800ae90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae9e:	d118      	bne.n	800aed2 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d10a      	bne.n	800aebc <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800aea6:	693b      	ldr	r3, [r7, #16]
 800aea8:	015a      	lsls	r2, r3, #5
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	4413      	add	r3, r2
 800aeae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aeb2:	461a      	mov	r2, r3
 800aeb4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800aeb8:	6013      	str	r3, [r2, #0]
 800aeba:	e013      	b.n	800aee4 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800aebc:	693b      	ldr	r3, [r7, #16]
 800aebe:	015a      	lsls	r2, r3, #5
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	4413      	add	r3, r2
 800aec4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aec8:	461a      	mov	r2, r3
 800aeca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800aece:	6013      	str	r3, [r2, #0]
 800aed0:	e008      	b.n	800aee4 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	015a      	lsls	r2, r3, #5
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	4413      	add	r3, r2
 800aeda:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aede:	461a      	mov	r2, r3
 800aee0:	2300      	movs	r3, #0
 800aee2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800aee4:	693b      	ldr	r3, [r7, #16]
 800aee6:	015a      	lsls	r2, r3, #5
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	4413      	add	r3, r2
 800aeec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aef0:	461a      	mov	r2, r3
 800aef2:	2300      	movs	r3, #0
 800aef4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	015a      	lsls	r2, r3, #5
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	4413      	add	r3, r2
 800aefe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af02:	461a      	mov	r2, r3
 800af04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800af08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800af0a:	693b      	ldr	r3, [r7, #16]
 800af0c:	3301      	adds	r3, #1
 800af0e:	613b      	str	r3, [r7, #16]
 800af10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af12:	693a      	ldr	r2, [r7, #16]
 800af14:	429a      	cmp	r2, r3
 800af16:	d3b7      	bcc.n	800ae88 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af1e:	691b      	ldr	r3, [r3, #16]
 800af20:	68fa      	ldr	r2, [r7, #12]
 800af22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800af26:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af2a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800af38:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800af3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d105      	bne.n	800af4c <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	699b      	ldr	r3, [r3, #24]
 800af44:	f043 0210 	orr.w	r2, r3, #16
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	699a      	ldr	r2, [r3, #24]
 800af50:	4b0e      	ldr	r3, [pc, #56]	; (800af8c <USB_DevInit+0x2b4>)
 800af52:	4313      	orrs	r3, r2
 800af54:	687a      	ldr	r2, [r7, #4]
 800af56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800af58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d005      	beq.n	800af6a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	699b      	ldr	r3, [r3, #24]
 800af62:	f043 0208 	orr.w	r2, r3, #8
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800af6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af6c:	2b01      	cmp	r3, #1
 800af6e:	d105      	bne.n	800af7c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	699a      	ldr	r2, [r3, #24]
 800af74:	4b06      	ldr	r3, [pc, #24]	; (800af90 <USB_DevInit+0x2b8>)
 800af76:	4313      	orrs	r3, r2
 800af78:	687a      	ldr	r2, [r7, #4]
 800af7a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800af7c:	7dfb      	ldrb	r3, [r7, #23]
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3718      	adds	r7, #24
 800af82:	46bd      	mov	sp, r7
 800af84:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800af88:	b004      	add	sp, #16
 800af8a:	4770      	bx	lr
 800af8c:	803c3800 	.word	0x803c3800
 800af90:	40000004 	.word	0x40000004

0800af94 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800af94:	b480      	push	{r7}
 800af96:	b085      	sub	sp, #20
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
 800af9c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800af9e:	2300      	movs	r3, #0
 800afa0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	019b      	lsls	r3, r3, #6
 800afa6:	f043 0220 	orr.w	r2, r3, #32
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	3301      	adds	r3, #1
 800afb2:	60fb      	str	r3, [r7, #12]
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	4a09      	ldr	r2, [pc, #36]	; (800afdc <USB_FlushTxFifo+0x48>)
 800afb8:	4293      	cmp	r3, r2
 800afba:	d901      	bls.n	800afc0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800afbc:	2303      	movs	r3, #3
 800afbe:	e006      	b.n	800afce <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	691b      	ldr	r3, [r3, #16]
 800afc4:	f003 0320 	and.w	r3, r3, #32
 800afc8:	2b20      	cmp	r3, #32
 800afca:	d0f0      	beq.n	800afae <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800afcc:	2300      	movs	r3, #0
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3714      	adds	r7, #20
 800afd2:	46bd      	mov	sp, r7
 800afd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd8:	4770      	bx	lr
 800afda:	bf00      	nop
 800afdc:	00030d40 	.word	0x00030d40

0800afe0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800afe0:	b480      	push	{r7}
 800afe2:	b085      	sub	sp, #20
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800afe8:	2300      	movs	r3, #0
 800afea:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	2210      	movs	r2, #16
 800aff0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	3301      	adds	r3, #1
 800aff6:	60fb      	str	r3, [r7, #12]
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	4a09      	ldr	r2, [pc, #36]	; (800b020 <USB_FlushRxFifo+0x40>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d901      	bls.n	800b004 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800b000:	2303      	movs	r3, #3
 800b002:	e006      	b.n	800b012 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	691b      	ldr	r3, [r3, #16]
 800b008:	f003 0310 	and.w	r3, r3, #16
 800b00c:	2b10      	cmp	r3, #16
 800b00e:	d0f0      	beq.n	800aff2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800b010:	2300      	movs	r3, #0
}
 800b012:	4618      	mov	r0, r3
 800b014:	3714      	adds	r7, #20
 800b016:	46bd      	mov	sp, r7
 800b018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01c:	4770      	bx	lr
 800b01e:	bf00      	nop
 800b020:	00030d40 	.word	0x00030d40

0800b024 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b024:	b480      	push	{r7}
 800b026:	b085      	sub	sp, #20
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
 800b02c:	460b      	mov	r3, r1
 800b02e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b03a:	681a      	ldr	r2, [r3, #0]
 800b03c:	78fb      	ldrb	r3, [r7, #3]
 800b03e:	68f9      	ldr	r1, [r7, #12]
 800b040:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b044:	4313      	orrs	r3, r2
 800b046:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b048:	2300      	movs	r3, #0
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3714      	adds	r7, #20
 800b04e:	46bd      	mov	sp, r7
 800b050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b054:	4770      	bx	lr

0800b056 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b056:	b480      	push	{r7}
 800b058:	b085      	sub	sp, #20
 800b05a:	af00      	add	r7, sp, #0
 800b05c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	68fa      	ldr	r2, [r7, #12]
 800b06c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b070:	f023 0303 	bic.w	r3, r3, #3
 800b074:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b07c:	685b      	ldr	r3, [r3, #4]
 800b07e:	68fa      	ldr	r2, [r7, #12]
 800b080:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b084:	f043 0302 	orr.w	r3, r3, #2
 800b088:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b08a:	2300      	movs	r3, #0
}
 800b08c:	4618      	mov	r0, r3
 800b08e:	3714      	adds	r7, #20
 800b090:	46bd      	mov	sp, r7
 800b092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b096:	4770      	bx	lr

0800b098 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b098:	b480      	push	{r7}
 800b09a:	b085      	sub	sp, #20
 800b09c:	af00      	add	r7, sp, #0
 800b09e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	3301      	adds	r3, #1
 800b0a8:	60fb      	str	r3, [r7, #12]
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	4a13      	ldr	r2, [pc, #76]	; (800b0fc <USB_CoreReset+0x64>)
 800b0ae:	4293      	cmp	r3, r2
 800b0b0:	d901      	bls.n	800b0b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b0b2:	2303      	movs	r3, #3
 800b0b4:	e01b      	b.n	800b0ee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	691b      	ldr	r3, [r3, #16]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	daf2      	bge.n	800b0a4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b0be:	2300      	movs	r3, #0
 800b0c0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	691b      	ldr	r3, [r3, #16]
 800b0c6:	f043 0201 	orr.w	r2, r3, #1
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	3301      	adds	r3, #1
 800b0d2:	60fb      	str	r3, [r7, #12]
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	4a09      	ldr	r2, [pc, #36]	; (800b0fc <USB_CoreReset+0x64>)
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	d901      	bls.n	800b0e0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b0dc:	2303      	movs	r3, #3
 800b0de:	e006      	b.n	800b0ee <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	691b      	ldr	r3, [r3, #16]
 800b0e4:	f003 0301 	and.w	r3, r3, #1
 800b0e8:	2b01      	cmp	r3, #1
 800b0ea:	d0f0      	beq.n	800b0ce <USB_CoreReset+0x36>

  return HAL_OK;
 800b0ec:	2300      	movs	r3, #0
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3714      	adds	r7, #20
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0f8:	4770      	bx	lr
 800b0fa:	bf00      	nop
 800b0fc:	00030d40 	.word	0x00030d40

0800b100 <calloc>:
 800b100:	4b02      	ldr	r3, [pc, #8]	; (800b10c <calloc+0xc>)
 800b102:	460a      	mov	r2, r1
 800b104:	4601      	mov	r1, r0
 800b106:	6818      	ldr	r0, [r3, #0]
 800b108:	f000 b834 	b.w	800b174 <_calloc_r>
 800b10c:	24000020 	.word	0x24000020

0800b110 <__errno>:
 800b110:	4b01      	ldr	r3, [pc, #4]	; (800b118 <__errno+0x8>)
 800b112:	6818      	ldr	r0, [r3, #0]
 800b114:	4770      	bx	lr
 800b116:	bf00      	nop
 800b118:	24000020 	.word	0x24000020

0800b11c <__libc_init_array>:
 800b11c:	b570      	push	{r4, r5, r6, lr}
 800b11e:	4d0d      	ldr	r5, [pc, #52]	; (800b154 <__libc_init_array+0x38>)
 800b120:	4c0d      	ldr	r4, [pc, #52]	; (800b158 <__libc_init_array+0x3c>)
 800b122:	1b64      	subs	r4, r4, r5
 800b124:	10a4      	asrs	r4, r4, #2
 800b126:	2600      	movs	r6, #0
 800b128:	42a6      	cmp	r6, r4
 800b12a:	d109      	bne.n	800b140 <__libc_init_array+0x24>
 800b12c:	4d0b      	ldr	r5, [pc, #44]	; (800b15c <__libc_init_array+0x40>)
 800b12e:	4c0c      	ldr	r4, [pc, #48]	; (800b160 <__libc_init_array+0x44>)
 800b130:	f000 f8e8 	bl	800b304 <_init>
 800b134:	1b64      	subs	r4, r4, r5
 800b136:	10a4      	asrs	r4, r4, #2
 800b138:	2600      	movs	r6, #0
 800b13a:	42a6      	cmp	r6, r4
 800b13c:	d105      	bne.n	800b14a <__libc_init_array+0x2e>
 800b13e:	bd70      	pop	{r4, r5, r6, pc}
 800b140:	f855 3b04 	ldr.w	r3, [r5], #4
 800b144:	4798      	blx	r3
 800b146:	3601      	adds	r6, #1
 800b148:	e7ee      	b.n	800b128 <__libc_init_array+0xc>
 800b14a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b14e:	4798      	blx	r3
 800b150:	3601      	adds	r6, #1
 800b152:	e7f2      	b.n	800b13a <__libc_init_array+0x1e>
 800b154:	0800b364 	.word	0x0800b364
 800b158:	0800b364 	.word	0x0800b364
 800b15c:	0800b364 	.word	0x0800b364
 800b160:	0800b368 	.word	0x0800b368

0800b164 <memset>:
 800b164:	4402      	add	r2, r0
 800b166:	4603      	mov	r3, r0
 800b168:	4293      	cmp	r3, r2
 800b16a:	d100      	bne.n	800b16e <memset+0xa>
 800b16c:	4770      	bx	lr
 800b16e:	f803 1b01 	strb.w	r1, [r3], #1
 800b172:	e7f9      	b.n	800b168 <memset+0x4>

0800b174 <_calloc_r>:
 800b174:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b176:	fba1 2402 	umull	r2, r4, r1, r2
 800b17a:	b94c      	cbnz	r4, 800b190 <_calloc_r+0x1c>
 800b17c:	4611      	mov	r1, r2
 800b17e:	9201      	str	r2, [sp, #4]
 800b180:	f000 f82e 	bl	800b1e0 <_malloc_r>
 800b184:	9a01      	ldr	r2, [sp, #4]
 800b186:	4605      	mov	r5, r0
 800b188:	b930      	cbnz	r0, 800b198 <_calloc_r+0x24>
 800b18a:	4628      	mov	r0, r5
 800b18c:	b003      	add	sp, #12
 800b18e:	bd30      	pop	{r4, r5, pc}
 800b190:	220c      	movs	r2, #12
 800b192:	6002      	str	r2, [r0, #0]
 800b194:	2500      	movs	r5, #0
 800b196:	e7f8      	b.n	800b18a <_calloc_r+0x16>
 800b198:	4621      	mov	r1, r4
 800b19a:	f7ff ffe3 	bl	800b164 <memset>
 800b19e:	e7f4      	b.n	800b18a <_calloc_r+0x16>

0800b1a0 <sbrk_aligned>:
 800b1a0:	b570      	push	{r4, r5, r6, lr}
 800b1a2:	4e0e      	ldr	r6, [pc, #56]	; (800b1dc <sbrk_aligned+0x3c>)
 800b1a4:	460c      	mov	r4, r1
 800b1a6:	6831      	ldr	r1, [r6, #0]
 800b1a8:	4605      	mov	r5, r0
 800b1aa:	b911      	cbnz	r1, 800b1b2 <sbrk_aligned+0x12>
 800b1ac:	f000 f88c 	bl	800b2c8 <_sbrk_r>
 800b1b0:	6030      	str	r0, [r6, #0]
 800b1b2:	4621      	mov	r1, r4
 800b1b4:	4628      	mov	r0, r5
 800b1b6:	f000 f887 	bl	800b2c8 <_sbrk_r>
 800b1ba:	1c43      	adds	r3, r0, #1
 800b1bc:	d00a      	beq.n	800b1d4 <sbrk_aligned+0x34>
 800b1be:	1cc4      	adds	r4, r0, #3
 800b1c0:	f024 0403 	bic.w	r4, r4, #3
 800b1c4:	42a0      	cmp	r0, r4
 800b1c6:	d007      	beq.n	800b1d8 <sbrk_aligned+0x38>
 800b1c8:	1a21      	subs	r1, r4, r0
 800b1ca:	4628      	mov	r0, r5
 800b1cc:	f000 f87c 	bl	800b2c8 <_sbrk_r>
 800b1d0:	3001      	adds	r0, #1
 800b1d2:	d101      	bne.n	800b1d8 <sbrk_aligned+0x38>
 800b1d4:	f04f 34ff 	mov.w	r4, #4294967295
 800b1d8:	4620      	mov	r0, r4
 800b1da:	bd70      	pop	{r4, r5, r6, pc}
 800b1dc:	2400c910 	.word	0x2400c910

0800b1e0 <_malloc_r>:
 800b1e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1e4:	1ccd      	adds	r5, r1, #3
 800b1e6:	f025 0503 	bic.w	r5, r5, #3
 800b1ea:	3508      	adds	r5, #8
 800b1ec:	2d0c      	cmp	r5, #12
 800b1ee:	bf38      	it	cc
 800b1f0:	250c      	movcc	r5, #12
 800b1f2:	2d00      	cmp	r5, #0
 800b1f4:	4607      	mov	r7, r0
 800b1f6:	db01      	blt.n	800b1fc <_malloc_r+0x1c>
 800b1f8:	42a9      	cmp	r1, r5
 800b1fa:	d905      	bls.n	800b208 <_malloc_r+0x28>
 800b1fc:	230c      	movs	r3, #12
 800b1fe:	603b      	str	r3, [r7, #0]
 800b200:	2600      	movs	r6, #0
 800b202:	4630      	mov	r0, r6
 800b204:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b208:	4e2e      	ldr	r6, [pc, #184]	; (800b2c4 <_malloc_r+0xe4>)
 800b20a:	f000 f86d 	bl	800b2e8 <__malloc_lock>
 800b20e:	6833      	ldr	r3, [r6, #0]
 800b210:	461c      	mov	r4, r3
 800b212:	bb34      	cbnz	r4, 800b262 <_malloc_r+0x82>
 800b214:	4629      	mov	r1, r5
 800b216:	4638      	mov	r0, r7
 800b218:	f7ff ffc2 	bl	800b1a0 <sbrk_aligned>
 800b21c:	1c43      	adds	r3, r0, #1
 800b21e:	4604      	mov	r4, r0
 800b220:	d14d      	bne.n	800b2be <_malloc_r+0xde>
 800b222:	6834      	ldr	r4, [r6, #0]
 800b224:	4626      	mov	r6, r4
 800b226:	2e00      	cmp	r6, #0
 800b228:	d140      	bne.n	800b2ac <_malloc_r+0xcc>
 800b22a:	6823      	ldr	r3, [r4, #0]
 800b22c:	4631      	mov	r1, r6
 800b22e:	4638      	mov	r0, r7
 800b230:	eb04 0803 	add.w	r8, r4, r3
 800b234:	f000 f848 	bl	800b2c8 <_sbrk_r>
 800b238:	4580      	cmp	r8, r0
 800b23a:	d13a      	bne.n	800b2b2 <_malloc_r+0xd2>
 800b23c:	6821      	ldr	r1, [r4, #0]
 800b23e:	3503      	adds	r5, #3
 800b240:	1a6d      	subs	r5, r5, r1
 800b242:	f025 0503 	bic.w	r5, r5, #3
 800b246:	3508      	adds	r5, #8
 800b248:	2d0c      	cmp	r5, #12
 800b24a:	bf38      	it	cc
 800b24c:	250c      	movcc	r5, #12
 800b24e:	4629      	mov	r1, r5
 800b250:	4638      	mov	r0, r7
 800b252:	f7ff ffa5 	bl	800b1a0 <sbrk_aligned>
 800b256:	3001      	adds	r0, #1
 800b258:	d02b      	beq.n	800b2b2 <_malloc_r+0xd2>
 800b25a:	6823      	ldr	r3, [r4, #0]
 800b25c:	442b      	add	r3, r5
 800b25e:	6023      	str	r3, [r4, #0]
 800b260:	e00e      	b.n	800b280 <_malloc_r+0xa0>
 800b262:	6822      	ldr	r2, [r4, #0]
 800b264:	1b52      	subs	r2, r2, r5
 800b266:	d41e      	bmi.n	800b2a6 <_malloc_r+0xc6>
 800b268:	2a0b      	cmp	r2, #11
 800b26a:	d916      	bls.n	800b29a <_malloc_r+0xba>
 800b26c:	1961      	adds	r1, r4, r5
 800b26e:	42a3      	cmp	r3, r4
 800b270:	6025      	str	r5, [r4, #0]
 800b272:	bf18      	it	ne
 800b274:	6059      	strne	r1, [r3, #4]
 800b276:	6863      	ldr	r3, [r4, #4]
 800b278:	bf08      	it	eq
 800b27a:	6031      	streq	r1, [r6, #0]
 800b27c:	5162      	str	r2, [r4, r5]
 800b27e:	604b      	str	r3, [r1, #4]
 800b280:	4638      	mov	r0, r7
 800b282:	f104 060b 	add.w	r6, r4, #11
 800b286:	f000 f835 	bl	800b2f4 <__malloc_unlock>
 800b28a:	f026 0607 	bic.w	r6, r6, #7
 800b28e:	1d23      	adds	r3, r4, #4
 800b290:	1af2      	subs	r2, r6, r3
 800b292:	d0b6      	beq.n	800b202 <_malloc_r+0x22>
 800b294:	1b9b      	subs	r3, r3, r6
 800b296:	50a3      	str	r3, [r4, r2]
 800b298:	e7b3      	b.n	800b202 <_malloc_r+0x22>
 800b29a:	6862      	ldr	r2, [r4, #4]
 800b29c:	42a3      	cmp	r3, r4
 800b29e:	bf0c      	ite	eq
 800b2a0:	6032      	streq	r2, [r6, #0]
 800b2a2:	605a      	strne	r2, [r3, #4]
 800b2a4:	e7ec      	b.n	800b280 <_malloc_r+0xa0>
 800b2a6:	4623      	mov	r3, r4
 800b2a8:	6864      	ldr	r4, [r4, #4]
 800b2aa:	e7b2      	b.n	800b212 <_malloc_r+0x32>
 800b2ac:	4634      	mov	r4, r6
 800b2ae:	6876      	ldr	r6, [r6, #4]
 800b2b0:	e7b9      	b.n	800b226 <_malloc_r+0x46>
 800b2b2:	230c      	movs	r3, #12
 800b2b4:	603b      	str	r3, [r7, #0]
 800b2b6:	4638      	mov	r0, r7
 800b2b8:	f000 f81c 	bl	800b2f4 <__malloc_unlock>
 800b2bc:	e7a1      	b.n	800b202 <_malloc_r+0x22>
 800b2be:	6025      	str	r5, [r4, #0]
 800b2c0:	e7de      	b.n	800b280 <_malloc_r+0xa0>
 800b2c2:	bf00      	nop
 800b2c4:	2400c90c 	.word	0x2400c90c

0800b2c8 <_sbrk_r>:
 800b2c8:	b538      	push	{r3, r4, r5, lr}
 800b2ca:	4d06      	ldr	r5, [pc, #24]	; (800b2e4 <_sbrk_r+0x1c>)
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	4604      	mov	r4, r0
 800b2d0:	4608      	mov	r0, r1
 800b2d2:	602b      	str	r3, [r5, #0]
 800b2d4:	f7f6 fc4a 	bl	8001b6c <_sbrk>
 800b2d8:	1c43      	adds	r3, r0, #1
 800b2da:	d102      	bne.n	800b2e2 <_sbrk_r+0x1a>
 800b2dc:	682b      	ldr	r3, [r5, #0]
 800b2de:	b103      	cbz	r3, 800b2e2 <_sbrk_r+0x1a>
 800b2e0:	6023      	str	r3, [r4, #0]
 800b2e2:	bd38      	pop	{r3, r4, r5, pc}
 800b2e4:	2400c914 	.word	0x2400c914

0800b2e8 <__malloc_lock>:
 800b2e8:	4801      	ldr	r0, [pc, #4]	; (800b2f0 <__malloc_lock+0x8>)
 800b2ea:	f000 b809 	b.w	800b300 <__retarget_lock_acquire_recursive>
 800b2ee:	bf00      	nop
 800b2f0:	2400c918 	.word	0x2400c918

0800b2f4 <__malloc_unlock>:
 800b2f4:	4801      	ldr	r0, [pc, #4]	; (800b2fc <__malloc_unlock+0x8>)
 800b2f6:	f000 b804 	b.w	800b302 <__retarget_lock_release_recursive>
 800b2fa:	bf00      	nop
 800b2fc:	2400c918 	.word	0x2400c918

0800b300 <__retarget_lock_acquire_recursive>:
 800b300:	4770      	bx	lr

0800b302 <__retarget_lock_release_recursive>:
 800b302:	4770      	bx	lr

0800b304 <_init>:
 800b304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b306:	bf00      	nop
 800b308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b30a:	bc08      	pop	{r3}
 800b30c:	469e      	mov	lr, r3
 800b30e:	4770      	bx	lr

0800b310 <_fini>:
 800b310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b312:	bf00      	nop
 800b314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b316:	bc08      	pop	{r3}
 800b318:	469e      	mov	lr, r3
 800b31a:	4770      	bx	lr
