<html>
<head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
	<title>
		libLCS - A Logic Circuit Simulation Library in C++
	</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head>

<body>
<br>
<center>
<table>
	<tr>
		<td>
			<img src = "logo.jpg">
		</td>
		<td>
			<h1> - A Logic Circuit Simulation Library in C++</h1>
		</td>
	</tr>
</table>
</center>

<br><br>

<div class = "tabs">
<ul>
	<li><a class = "el" href = "index.html"><span>Home</span></a></li>
	<li><a class = "el" href = "news.html"><span>News</span></a></li>
	<li><a class = "el" href = "examples.html"><span>Examples</span></a></li>
	<li><a class = "el" href = "userguide.html"><span>Userguide</span></a></li>
	<li><a class = "el" href = "devguide.html"><span>Developer Guide</span></a></li>
	<li><a class = "el" href = "download.html"><span>Download</span></a></li>
	<li><a class = "el" href = "install.html"><span>Install</span></a></li>
	<li><a class = "el" href = "links.html"><span>Links</span></a></li>
	<li><a class = "el" href = "archives.html"><span>Archives</span></a></li>
</ul>
</div>

<br><br>

<!-- Generated by Doxygen 1.4.7 -->
<div class="nav">
<a class="el" href="namespacelcs.html">lcs</a>::<a class="el" href="classlcs_1_1_and.html">And</a></div>
<h1>lcs::And&lt; width, delay &gt; Class Template Reference</h1><!-- doxytag: class="lcs::And" --><!-- doxytag: inherits="lcs::Module" --><code>#include &lt;and.h&gt;</code>
<p>
<p>Inheritance diagram for lcs::And&lt; width, delay &gt;:
<p><center><img src="classlcs_1_1_and.png" usemap="#lcs::And< width, delay >_map" border="0" alt=""></center>
<map name="lcs::And< width, delay >_map">
<area href="classlcs_1_1_module.html" alt="lcs::Module" shape="rect" coords="0,0,150,24">
</map>
<a href="classlcs_1_1_and-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
<h3>template&lt;unsigned int width = 1, unsigned int delay = 0&gt;<br>
 class lcs::And&lt; width, delay &gt;</h3>

A template class which encapsulates a logical AND gate. The template parameter <code>width</code> denotes the number of lines in the input data bus. In other words, the template parameter <code>width</code> denotes the number of inputs to the AND gate. Hence, one can instantiate an N-input AND gate by setting the template parameter value to N. The second template parameter indicates the propogation delay from the input to the output of the AND gate. 
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classlcs_1_1_and.html#2ada346ec49254f5295c6719cf25304d">And</a> (const <a class="el" href="classlcs_1_1_bus.html">Bus</a>&lt; 1 &gt; &amp;output, const <a class="el" href="classlcs_1_1_input_bus.html">InputBus</a>&lt; width &gt; &amp;in1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classlcs_1_1_and.html#f33e8f1cb23b7236ff500d71187234fe">~And</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classlcs_1_1_and.html#ec1737521a23cd5c65df175ea98152d9">onStateChange</a> (int portId)</td></tr>

<tr><td colspan="2"><br><h2>Static Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classlcs_1_1_and.html#2b2f80b568adcfc206bfd070c3fc55c4">INPUT</a> = 0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classlcs_1_1_and.html#c5e9a290eb3f7833ac70bbd310c1610b">OUTPUT</a> = 1</td></tr>

</table>
<hr><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" name="2ada346ec49254f5295c6719cf25304d"></a><!-- doxytag: member="lcs::And::And" ref="2ada346ec49254f5295c6719cf25304d" args="(const Bus&lt; 1 &gt; &amp;output, const InputBus&lt; width &gt; &amp;in1)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int width, unsigned int delay&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classlcs_1_1_and.html">lcs::And</a>&lt; width, delay &gt;::<a class="el" href="classlcs_1_1_and.html">And</a>           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classlcs_1_1_bus.html">Bus</a>&lt; 1 &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>output</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classlcs_1_1_input_bus.html">InputBus</a>&lt; width &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>in1</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This is the only meaningfull constructor for the class. A default constructor is not explicitly provided. Moreover, the one synthesized by the compiler is practically useless.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>output</em>&nbsp;</td><td>The single line output bus of the gate. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>input</em>&nbsp;</td><td>The multiline input bus to the gate. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>width</em>&nbsp;</td><td>The number of lines in the input bus. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="f33e8f1cb23b7236ff500d71187234fe"></a><!-- doxytag: member="lcs::And::~And" ref="f33e8f1cb23b7236ff500d71187234fe" args="()" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int width, unsigned int delay&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classlcs_1_1_and.html">lcs::And</a>&lt; width, delay &gt;::~<a class="el" href="classlcs_1_1_and.html">And</a>           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Destructor. 
</div>
</div><p>
<hr><h2>Member Function Documentation</h2>
<a class="anchor" name="ec1737521a23cd5c65df175ea98152d9"></a><!-- doxytag: member="lcs::And::onStateChange" ref="ec1737521a23cd5c65df175ea98152d9" args="(int portId)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int width, unsigned int delay&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classlcs_1_1_and.html">lcs::And</a>&lt; width, delay &gt;::onStateChange           </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>portId</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Propogates the input data line states to the output when the line states of the input bus change. Specifically, an AND operation is performed on the line states of the data lines of the input bus, and the result is propogated to the single line output bus when a call is made to this function. 
<p>
Reimplemented from <a class="el" href="classlcs_1_1_module.html#7e0c94b92b58ae869d7663b16c566a7d">lcs::Module</a>.
</div>
</div><p>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="2b2f80b568adcfc206bfd070c3fc55c4"></a><!-- doxytag: member="lcs::And::INPUT" ref="2b2f80b568adcfc206bfd070c3fc55c4" args="" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int width = 1, unsigned int delay = 0&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="classlcs_1_1_and.html">lcs::And</a>&lt; width, delay &gt;::<a class="el" href="classlcs_1_1_and.html#2b2f80b568adcfc206bfd070c3fc55c4">INPUT</a> = 0<code> [static]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A constant integer which denotes the port id for the input port/bus. 
</div>
</div><p>
<a class="anchor" name="c5e9a290eb3f7833ac70bbd310c1610b"></a><!-- doxytag: member="lcs::And::OUTPUT" ref="c5e9a290eb3f7833ac70bbd310c1610b" args="" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int width = 1, unsigned int delay = 0&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">const int <a class="el" href="classlcs_1_1_and.html">lcs::And</a>&lt; width, delay &gt;::<a class="el" href="classlcs_1_1_and.html#c5e9a290eb3f7833ac70bbd310c1610b">OUTPUT</a> = 1<code> [static]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A constant integer which denotes the port id for the output bus/port. 
</div>
</div><p>
<hr>
<center>
	Copyright &copy 2006, 2007 Siva Chandra <br>
	<img src = "logo_small.jpg">
</center>
</body>
</html>

