#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Mar 14 09:15:57 2018
# Process ID: 2320
# Current directory: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11072 C:\Users\Nicklas Frahm\Desktop\GitLab\Uni\spro4-em\vivado\risc-cpu\risc-cpu.xpr
# Log file: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/vivado.log
# Journal file: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programme/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 703.234 ; gain = 43.254
update_compile_order -fileset sources_1
close [ open {C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/sources_1/new/risc_controller_8.vhd} w ]
add_files {{C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/sources_1/new/risc_controller_8.vhd}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets tests]
close [ open {C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/tests/new/risc_controller_8_test.vhd} w ]
add_files -fileset tests {{C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/tests/new/risc_controller_8_test.vhd}}
update_compile_order -fileset tests
update_compile_order -fileset tests
update_compile_order -fileset tests
launch_simulation -simset tests -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'tests'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1093.277 ; gain = 0.137
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1093.277 ; gain = 0.137
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1194.535 ; gain = 437.965
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/datapath_8_test_time_impl.v"
write_verilog: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 1355.887 ; gain = 144.578
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/datapath_8_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/datapath_8_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/datapath_8_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'datapath_8_test' in fileset 'tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
"xvlog --incr --relax -prj datapath_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/datapath_8_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_8
INFO: [VRFC 10-311] analyzing module memory_8_4
INFO: [VRFC 10-311] analyzing module register_8
INFO: [VRFC 10-311] analyzing module register_8_0
INFO: [VRFC 10-311] analyzing module register_8_1
INFO: [VRFC 10-311] analyzing module register_8_2
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj datapath_8_test_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1749.836 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fc347f81de364ed0b69ea5d2ad6c5d61 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot datapath_8_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.datapath_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "datapath_8_test_time_impl.sdf", for root module "datapath_8_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "datapath_8_test_time_impl.sdf", for root module "datapath_8_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.register_8
Compiling module xil_defaultlib.register_8_0
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.register_8_1
Compiling module xil_defaultlib.register_8_2
Compiling module xil_defaultlib.memory_8_4
Compiling module xil_defaultlib.datapath_8
Compiling architecture structural of entity xil_defaultlib.datapath_8_test
Built simulation snapshot datapath_8_test_time_impl

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nicklas -notrace
couldn't read file "C:/Users/Nicklas": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 10:06:46 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1749.836 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datapath_8_test_time_impl -key {Post-Implementation:tests:Timing:datapath_8_test} -tclbatch {datapath_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source datapath_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datapath_8_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:01:03 . Memory (MB): peak = 1758.352 ; gain = 1001.781
set_property top risc_controller_8 [current_fileset]
update_compile_order -fileset sources_1
set_property top risc_controller_8_test [get_filesets tests]
set_property top_lib xil_defaultlib [get_filesets tests]
update_compile_order -fileset tests
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Mar 14 10:07:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1/runme.log
[Wed Mar 14 10:07:28 2018] Launched impl_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1763.770 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1763.770 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1796.484 ; gain = 33.422
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Mar 14 10:17:05 2018] Launched synth_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1/runme.log
[Wed Mar 14 10:17:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1914.645 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1914.645 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1914.645 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -simset tests -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'tests'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'risc_controller_8_test' in fileset 'tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
"xvlog --incr --relax -prj risc_controller_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDCP_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module LDCP_HD10
INFO: [VRFC 10-311] analyzing module LDCP_HD11
INFO: [VRFC 10-311] analyzing module LDCP_HD12
INFO: [VRFC 10-311] analyzing module LDCP_HD7
INFO: [VRFC 10-311] analyzing module LDCP_HD8
INFO: [VRFC 10-311] analyzing module LDCP_HD9
INFO: [VRFC 10-311] analyzing module risc_controller_8
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj risc_controller_8_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/tests/new/risc_controller_8_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity risc_controller_8_test
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fc347f81de364ed0b69ea5d2ad6c5d61 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot risc_controller_8_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.risc_controller_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "risc_controller_8_test_time_impl.sdf", for root module "risc_controller_8_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "risc_controller_8_test_time_impl.sdf", for root module "risc_controller_8_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.LDCP_UNIQ_BASE_
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.LDCP_HD7
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.LDCP_HD8
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.LDCP_HD9
Compiling module xil_defaultlib.LDCP_HD10
Compiling module xil_defaultlib.LDCP_HD11
Compiling module xil_defaultlib.LDCP_HD12
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.risc_controller_8
Compiling architecture structural of entity xil_defaultlib.risc_controller_8_test
Built simulation snapshot risc_controller_8_test_time_impl

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nicklas -notrace
couldn't read file "C:/Users/Nicklas": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 10:46:46 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1927.488 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "risc_controller_8_test_time_impl -key {Post-Implementation:tests:Timing:risc_controller_8_test} -tclbatch {risc_controller_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source risc_controller_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 207533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 207533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 208182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 208182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 208182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 307533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 307533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 308182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 308182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 308182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 407533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 407533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 408182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 408182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 408182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /risc_controller_8_test/uut/data_b_sel_reg[1]/TChk166_282 at time 408430 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 507533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 507533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 508182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 508182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 508182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 607533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 607533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 608182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 608182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 608182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 707533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 707533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 708182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 708182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 708182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 807533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 807533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 808182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 808182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 808182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 907533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 907533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 908182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 908182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 908182 ps $width (negedge G,(0:0:0),0,notifier) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'risc_controller_8_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1927.488 ; gain = 9.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset tests -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'tests'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'risc_controller_8_test' in fileset 'tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
"xvlog --incr --relax -prj risc_controller_8_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim/risc_controller_8_test_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LDCP_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module LDCP_HD10
INFO: [VRFC 10-311] analyzing module LDCP_HD11
INFO: [VRFC 10-311] analyzing module LDCP_HD12
INFO: [VRFC 10-311] analyzing module LDCP_HD7
INFO: [VRFC 10-311] analyzing module LDCP_HD8
INFO: [VRFC 10-311] analyzing module LDCP_HD9
INFO: [VRFC 10-311] analyzing module risc_controller_8
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj risc_controller_8_test_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fc347f81de364ed0b69ea5d2ad6c5d61 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot risc_controller_8_test_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.risc_controller_8_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "risc_controller_8_test_time_impl.sdf", for root module "risc_controller_8_test/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "risc_controller_8_test_time_impl.sdf", for root module "risc_controller_8_test/uut".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.GND
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.VCC
Compiling module xil_defaultlib.LDCP_UNIQ_BASE_
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.LDCP_HD7
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.LDCP_HD8
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.LDCP_HD9
Compiling module xil_defaultlib.LDCP_HD10
Compiling module xil_defaultlib.LDCP_HD11
Compiling module xil_defaultlib.LDCP_HD12
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.risc_controller_8
Compiling architecture structural of entity xil_defaultlib.risc_controller_8_test
Built simulation snapshot risc_controller_8_test_time_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "risc_controller_8_test_time_impl -key {Post-Implementation:tests:Timing:risc_controller_8_test} -tclbatch {risc_controller_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source risc_controller_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 207533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 207533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 208182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 208182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 208182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 307533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 307533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 308182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 308182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 308182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 407533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 407533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 408182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 408182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 408182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 166: Timing violation in scope /risc_controller_8_test/uut/data_b_sel_reg[1]/TChk166_282 at time 408430 ps $setuphold (posedge G,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,G_dly,D_dly) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 507533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 507533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 508182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 508182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 508182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 607533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 607533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 608182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 608182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 608182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 707533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 707533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 708182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 708182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 708182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 807533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 807533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 808182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 808182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 808182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/b_enable_reg/TChk169_285 at time 907533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/data_in_sel_reg/TChk169_285 at time 907533 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/a_enable_reg/L7/TChk169_285 at time 908182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/carry_in_reg/L7/TChk169_285 at time 908182 ps $width (negedge G,(0:0:0),0,notifier) 
WARNING: "D:\Programme\Xilinx\Vivado\2017.4\data/verilog/src/unisims/LDCE.v" Line 169: Timing violation in scope /risc_controller_8_test/uut/pc_increment_reg/L7/TChk169_285 at time 908182 ps $width (negedge G,(0:0:0),0,notifier) 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'risc_controller_8_test_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1927.488 ; gain = 0.000
launch_simulation -simset tests
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'tests'
INFO: [SIM-utils-54] Inspecting design source files for 'risc_controller_8_test' in fileset 'tests'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'tests'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/behav/xsim'
"xvhdl --incr --relax -prj risc_controller_8_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/sources_1/new/risc_controller_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity risc_controller_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.srcs/tests/new/risc_controller_8_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity risc_controller_8_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto fc347f81de364ed0b69ea5d2ad6c5d61 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot risc_controller_8_test_behav xil_defaultlib.risc_controller_8_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.risc_controller_8 [risc_controller_8_default]
Compiling architecture structural of entity xil_defaultlib.risc_controller_8_test
Built simulation snapshot risc_controller_8_test_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Nicklas -notrace
couldn't read file "C:/Users/Nicklas": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 11:14:38 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.sim/tests/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "risc_controller_8_test_behav -key {Behavioral:tests:Functional:risc_controller_8_test} -tclbatch {risc_controller_8_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source risc_controller_8_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'risc_controller_8_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1927.488 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Mar 14 11:18:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1/runme.log
[Wed Mar 14 11:18:55 2018] Launched impl_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 8
[Wed Mar 14 11:23:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Mar 14 11:34:00 2018] Launched synth_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1/runme.log
[Wed Mar 14 11:34:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Mar 14 11:36:01 2018] Launched synth_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1/runme.log
[Wed Mar 14 11:36:01 2018] Launched impl_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Mar 14 11:38:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1/runme.log
[Wed Mar 14 11:38:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1

launch_runs impl_1 -jobs 8
[Wed Mar 14 11:44:37 2018] Launched synth_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/synth_1/runme.log
[Wed Mar 14 11:44:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc-cpu/risc-cpu.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 14 11:46:32 2018...
