=====
SETUP
2.346
8.339
10.685
NWDS_ibuf
5.000
5.688
D_0_s4
7.036
7.553
tx_send_s0
8.339
=====
SETUP
2.851
7.833
10.685
NWDS_ibuf
5.000
5.688
n314_s1
7.036
7.498
tx_data_4_s0
7.833
=====
SETUP
2.851
7.833
10.685
NWDS_ibuf
5.000
5.688
n314_s1
7.036
7.498
tx_data_6_s0
7.833
=====
SETUP
2.851
7.833
10.685
NWDS_ibuf
5.000
5.688
n314_s1
7.036
7.498
tx_data_7_s0
7.833
=====
SETUP
3.029
7.656
10.685
NWDS_ibuf
5.000
5.688
n314_s1
7.036
7.498
tx_data_0_s0
7.656
=====
SETUP
3.029
7.656
10.685
NWDS_ibuf
5.000
5.688
n314_s1
7.036
7.498
tx_data_1_s0
7.656
=====
SETUP
3.029
7.656
10.685
NWDS_ibuf
5.000
5.688
n314_s1
7.036
7.498
tx_data_2_s0
7.656
=====
SETUP
3.029
7.656
10.685
NWDS_ibuf
5.000
5.688
n314_s1
7.036
7.498
tx_data_3_s0
7.656
=====
SETUP
3.029
7.656
10.685
NWDS_ibuf
5.000
5.688
n314_s1
7.036
7.498
tx_data_5_s0
7.656
=====
SETUP
3.590
8.236
11.826
NWDS_ibuf
5.000
5.688
n48_s0
7.036
7.585
n448_s0
7.588
8.050
tx_data_dbg_0_s0
8.236
=====
SETUP
3.590
8.236
11.826
NWDS_ibuf
5.000
5.688
n48_s0
7.036
7.585
n448_s0
7.588
8.050
tx_data_dbg_7_s0
8.236
=====
SETUP
3.592
8.233
11.826
NWDS_ibuf
5.000
5.688
n48_s0
7.036
7.585
n65_s0
7.762
8.089
tx_send_dbg_s1
8.233
=====
SETUP
3.619
8.207
11.826
NWDS_ibuf
5.000
5.688
n48_s0
7.036
7.585
n448_s0
7.588
8.050
tx_data_dbg_1_s0
8.207
=====
SETUP
3.619
8.207
11.826
NWDS_ibuf
5.000
5.688
n48_s0
7.036
7.585
n448_s0
7.588
8.050
tx_data_dbg_2_s0
8.207
=====
SETUP
3.619
8.207
11.826
NWDS_ibuf
5.000
5.688
n48_s0
7.036
7.585
n448_s0
7.588
8.050
tx_data_dbg_3_s0
8.207
=====
SETUP
3.619
8.207
11.826
NWDS_ibuf
5.000
5.688
n48_s0
7.036
7.585
n448_s0
7.588
8.050
tx_data_dbg_4_s0
8.207
=====
SETUP
3.619
8.207
11.826
NWDS_ibuf
5.000
5.688
n48_s0
7.036
7.585
n448_s0
7.588
8.050
tx_data_dbg_5_s0
8.207
=====
SETUP
3.619
8.207
11.826
NWDS_ibuf
5.000
5.688
n48_s0
7.036
7.585
n448_s0
7.588
8.050
tx_data_dbg_6_s0
8.207
=====
SETUP
3.718
8.108
11.826
NWDS_ibuf
5.000
5.688
n48_s0
7.036
7.553
tx_send_dbg_s1
8.108
=====
SETUP
4.979
6.882
11.861
sys_clk_ibuf
0.000
0.683
onboard_rgb_led/clk_count_11_s1
1.896
2.128
onboard_rgb_led/n302_s22
2.561
3.116
onboard_rgb_led/n302_s18
3.538
4.093
onboard_rgb_led/n302_s17
4.767
5.322
onboard_rgb_led/clk_count_15_s4
5.774
6.323
onboard_rgb_led/clk_count_0_s1
6.882
=====
SETUP
4.979
6.882
11.861
sys_clk_ibuf
0.000
0.683
onboard_rgb_led/clk_count_11_s1
1.896
2.128
onboard_rgb_led/n302_s22
2.561
3.116
onboard_rgb_led/n302_s18
3.538
4.093
onboard_rgb_led/n302_s17
4.767
5.322
onboard_rgb_led/clk_count_15_s4
5.774
6.323
onboard_rgb_led/clk_count_9_s1
6.882
=====
SETUP
4.979
6.882
11.861
sys_clk_ibuf
0.000
0.683
onboard_rgb_led/clk_count_11_s1
1.896
2.128
onboard_rgb_led/n302_s22
2.561
3.116
onboard_rgb_led/n302_s18
3.538
4.093
onboard_rgb_led/n302_s17
4.767
5.322
onboard_rgb_led/clk_count_15_s4
5.774
6.323
onboard_rgb_led/clk_count_12_s1
6.882
=====
SETUP
4.982
6.878
11.861
sys_clk_ibuf
0.000
0.683
onboard_rgb_led/clk_count_11_s1
1.896
2.128
onboard_rgb_led/n302_s22
2.561
3.116
onboard_rgb_led/n302_s18
3.538
4.093
onboard_rgb_led/n302_s17
4.767
5.322
onboard_rgb_led/clk_count_15_s4
5.774
6.323
onboard_rgb_led/clk_count_10_s1
6.878
=====
SETUP
4.990
6.871
11.861
sys_clk_ibuf
0.000
0.683
onboard_rgb_led/clk_count_11_s1
1.896
2.128
onboard_rgb_led/n302_s22
2.561
3.116
onboard_rgb_led/n302_s18
3.538
4.093
onboard_rgb_led/n302_s17
4.767
5.322
onboard_rgb_led/clk_count_15_s4
5.774
6.323
onboard_rgb_led/clk_count_1_s1
6.871
=====
SETUP
4.990
6.871
11.861
sys_clk_ibuf
0.000
0.683
onboard_rgb_led/clk_count_11_s1
1.896
2.128
onboard_rgb_led/n302_s22
2.561
3.116
onboard_rgb_led/n302_s18
3.538
4.093
onboard_rgb_led/n302_s17
4.767
5.322
onboard_rgb_led/clk_count_15_s4
5.774
6.323
onboard_rgb_led/clk_count_11_s1
6.871
=====
HOLD
-1.351
0.234
1.585
n106_s2
0.002
0.234
CLK_div_s1
0.234
=====
HOLD
-0.910
0.675
1.585
NWDS_ibuf
0.000
0.675
lastNWDS_s0
0.675
=====
HOLD
-0.475
1.110
1.585
tx_data_5_s0
0.555
0.756
uart_tx_inst/send_buf_6_s0
1.110
=====
HOLD
-0.470
1.116
1.585
tx_data_0_s0
0.555
0.757
uart_tx_inst/send_buf_1_s0
1.116
=====
HOLD
-0.470
1.116
1.585
tx_data_3_s0
0.555
0.757
uart_tx_inst/send_buf_4_s0
1.116
=====
HOLD
-0.470
1.116
1.585
tx_data_4_s0
0.555
0.757
uart_tx_inst/send_buf_5_s0
1.116
=====
HOLD
-0.467
1.076
1.543
address_10_s0
0.593
0.795
mem_mem_0_3_s
1.076
=====
HOLD
-0.344
1.242
1.585
tx_data_2_s0
0.555
0.757
uart_tx_inst/send_buf_3_s0
1.242
=====
HOLD
-0.344
1.242
1.585
tx_data_7_s0
0.555
0.757
uart_tx_inst/send_buf_8_s0
1.242
=====
HOLD
-0.337
1.207
1.543
address_4_s0
0.593
0.795
mem_mem_1_3_s
1.207
=====
HOLD
-0.337
1.207
1.543
address_6_s0
0.593
0.795
mem_mem_1_0_s
1.207
=====
HOLD
-0.336
1.207
1.543
address_13_s0
0.593
0.795
mem_mem_2_4_s
1.207
=====
HOLD
-0.333
1.210
1.543
address_9_s0
0.593
0.795
mem_mem_0_3_s
1.210
=====
HOLD
-0.333
1.253
1.585
tx_data_1_s0
0.555
0.757
uart_tx_inst/send_buf_2_s0
1.253
=====
HOLD
-0.333
1.253
1.585
tx_data_6_s0
0.555
0.757
uart_tx_inst/send_buf_7_s0
1.253
=====
HOLD
-0.332
1.211
1.543
address_8_s0
0.593
0.795
mem_mem_0_3_s
1.211
=====
HOLD
-0.330
1.214
1.543
address_11_s0
0.593
0.795
mem_mem_0_5_s
1.214
=====
HOLD
-0.326
1.217
1.543
address_7_s0
0.593
0.795
mem_mem_0_3_s
1.217
=====
HOLD
-0.326
1.217
1.543
address_5_s0
0.593
0.795
mem_mem_1_0_s
1.217
=====
HOLD
-0.326
1.217
1.543
address_5_s0
0.593
0.795
mem_mem_0_5_s
1.217
=====
HOLD
-0.314
1.229
1.543
address_11_s0
0.593
0.795
mem_mem_0_3_s
1.229
=====
HOLD
-0.314
1.229
1.543
address_12_s0
0.593
0.795
mem_mem_0_3_s
1.229
=====
HOLD
-0.212
1.374
1.585
tx_send_s0
0.555
0.757
uart_tx_inst/n115_s4
1.010
1.374
uart_tx_inst/state_s4
1.374
=====
HOLD
-0.212
1.374
1.585
tx_send_s0
0.555
0.757
uart_tx_inst/n170_s3
1.010
1.374
uart_tx_inst/tx_ready_s2
1.374
=====
HOLD
-0.207
1.336
1.543
address_5_s0
0.593
0.795
mem_mem_1_3_s
1.336
