# Reading D:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do LED_CNT_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {E:/Project/VHDL/SequentialLogic/LED_CNT/LED_CNT.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_CNT
# -- Compiling architecture ART of LED_CNT
# vcom -93 -work work {E:/Project/VHDL/SequentialLogic/LED_CNT/BCD_CNT.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity BCD_CNT
# -- Compiling architecture ART1 of BCD_CNT
# vcom -93 -work work {E:/Project/VHDL/SequentialLogic/LED_CNT/SCANNER.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SCANNER
# -- Compiling architecture ART1 of SCANNER
# vcom -93 -work work {E:/Project/VHDL/SequentialLogic/LED_CNT/LED_DEC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity LED_DEC
# -- Compiling architecture ART1 of LED_DEC
# 
# vcom -93 -work work {E:/Project/VHDL/SequentialLogic/LED_CNT/simulation/modelsim/LED_CNT.vht}
# Model Technology ModelSim ALTERA vcom 10.1e Compiler 2013.06 Jun 12 2013
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LED_CNT_vhd_tst
# -- Compiling architecture LED_CNT_arch of LED_CNT_vhd_tst
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  LED_CNT_vhd_tst
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps LED_CNT_vhd_tst 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.led_cnt_vhd_tst(led_cnt_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.led_cnt(art)
# Loading work.bcd_cnt(art1)
# Loading work.scanner(art1)
# Loading work.led_dec(art1)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 us
add wave -position insertpoint  \
sim:/led_cnt_vhd_tst/i1/BCD_CNT_MID1
add wave -position insertpoint  \
sim:/led_cnt_vhd_tst/i1/SCAN_MID2
run 1000 us
