$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:19:05 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module ClockDividerTest $end
   $var wire  1 % cDiv $end
   $var wire  1 # clock $end
   $var wire  8 & reg1 [7:0] $end
   $var wire  8 ' reg2 [7:0] $end
   $var wire  1 $ reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
b00000000 &
b00000000 '
#1
1#
1%
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
#11
1#
0%
b00000001 &
#12
#13
#14
#15
#16
0#
#17
#18
#19
#20
#21
1#
1%
b00000010 &
b00000001 '
#22
#23
#24
#25
#26
0#
#27
#28
#29
#30
#31
1#
0%
b00000011 &
#32
#33
#34
#35
#36
0#
#37
#38
#39
#40
#41
1#
1%
b00000100 &
b00000010 '
#42
#43
#44
#45
#46
0#
#47
#48
#49
#50
#51
1#
0%
b00000101 &
#52
#53
#54
#55
#56
0#
#57
#58
#59
#60
#61
1#
1%
b00000110 &
b00000011 '
#62
#63
#64
#65
#66
0#
#67
#68
#69
#70
#71
1#
0%
b00000111 &
#72
#73
#74
#75
#76
0#
#77
#78
#79
#80
#81
1#
1%
b00001000 &
b00000100 '
#82
#83
#84
#85
#86
0#
#87
#88
#89
#90
#91
1#
0%
b00001001 &
#92
#93
#94
#95
#96
0#
#97
#98
#99
#100
#101
1#
1%
b00001010 &
b00000101 '
#102
#103
#104
#105
#106
0#
#107
#108
#109
#110
