/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_mdi_fcn_1.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 5:18p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:18 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_mdi_fcn_1.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 5:18p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_MDI_FCN_1_H__
#define BCHP_MDI_FCN_1_H__

/***************************************************************************
 *MDI_FCN_1 - MADR Field Control Block Registers 1
 ***************************************************************************/
#define BCHP_MDI_FCN_1_FIELD_STATE_FIFO_STATUS_0 0x00672c00 /* Field State FIFO Status 0 */
#define BCHP_MDI_FCN_1_FIELD_STATE_FIFO_STATUS_1 0x00672c04 /* Field State FIFO Status 1 */
#define BCHP_MDI_FCN_1_OBTS_STATUS               0x00672c08 /* OBTS Status */
#define BCHP_MDI_FCN_1_IT_STATISTICS_STORE_STATUS 0x00672c0c /* Inverse Telecine Statistics Store Status */
#define BCHP_MDI_FCN_1_DEBUG_IT_PHASE_0_CORRELATION_COUNTER 0x00672c10 /* Inverse Telecine Phase 0 Correlation Counter */
#define BCHP_MDI_FCN_1_DEBUG_IT_PHASE_1_CORRELATION_COUNTER 0x00672c14 /* Inverse Telecine Phase 1 Correlation Counter */
#define BCHP_MDI_FCN_1_DEBUG_IT_PHASE_2_CORRELATION_COUNTER 0x00672c18 /* Inverse Telecine Phase 2 Correlation Counter */
#define BCHP_MDI_FCN_1_DEBUG_IT_PHASE_3_CORRELATION_COUNTER 0x00672c1c /* Inverse Telecine Phase 3 Correlation Counter */
#define BCHP_MDI_FCN_1_DEBUG_IT_PHASE_4_CORRELATION_COUNTER 0x00672c20 /* Inverse Telecine Phase 4 Correlation Counter */
#define BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_0        0x00672c24 /* Inverse Telecine Histogram Bin 0 */
#define BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_1        0x00672c28 /* Inverse Telecine Histogram Bin 1 */
#define BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_2        0x00672c2c /* Inverse Telecine Histogram Bin 2 */
#define BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_3        0x00672c30 /* Inverse Telecine Histogram Bin 3 */
#define BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_4        0x00672c34 /* Inverse Telecine Histogram Bin 4 */
#define BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_0 0x00672c38 /* Inverse Telecine Frame Unexpected Motion 0 */
#define BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_1 0x00672c3c /* Inverse Telecine Frame Unexpected Motion 1 */
#define BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_2 0x00672c40 /* Inverse Telecine Frame Unexpected Motion 2 */
#define BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_3 0x00672c44 /* Inverse Telecine Frame Unexpected Motion 3 */
#define BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_4 0x00672c48 /* Inverse Telecine Frame Unexpected Motion 4 */
#define BCHP_MDI_FCN_1_DEBUG_IT_REV22_PHASE_0_COUNTER 0x00672c4c /* Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
#define BCHP_MDI_FCN_1_DEBUG_IT_REV22_PHASE_1_COUNTER 0x00672c50 /* Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
#define BCHP_MDI_FCN_1_IT_PCC_LUMA_BWD           0x00672c54 /* Inverse Telecine Polarity-Change Luma BWD Count */
#define BCHP_MDI_FCN_1_IT_PCC_LUMA_BBWD          0x00672c58 /* Inverse Telecine Polarity-Change Luma BBWD Count */
#define BCHP_MDI_FCN_1_IT_BAD_22_PHASE_DETECT    0x00672c5c /* Inverse Bad 2:2 Phase Detection Counter */
#define BCHP_MDI_FCN_1_DEBUG_CURRENT_FIELD_CONTROL_0 0x00672c60 /* Current Field Control set 0 */
#define BCHP_MDI_FCN_1_DEBUG_CURRENT_FIELD_CONTROL_1 0x00672c64 /* Current Field Control set 1 */
#define BCHP_MDI_FCN_1_DEBUG_CURRENT_FIELD_CONTROL_2 0x00672c68 /* Current Field Control set 2 */
#define BCHP_MDI_FCN_1_IT_FIELD_PHASE_CALC_CONTROL_0 0x00672c70 /* Inverse Telecine Field Phase Calculation Control Set 0 */
#define BCHP_MDI_FCN_1_IT_FIELD_PHASE_CALC_CONTROL_1 0x00672c74 /* Inverse Telecine Field Phase Calculation Control Set 1 */
#define BCHP_MDI_FCN_1_IT_FIELD_PHASE_CALC_CONTROL_2 0x00672c78 /* Inverse Telecine Field Phase Calculation Control Set 2 */
#define BCHP_MDI_FCN_1_IT_FIELD_PHASE_CALC_CONTROL_3 0x00672c7c /* Inverse Telecine Field Phase Calculation Control Set 3 */
#define BCHP_MDI_FCN_1_IT_FIELD_PHASE_CALC_CONTROL_4 0x00672c80 /* Inverse Telecine Field Phase Calculation Control Set 4 */
#define BCHP_MDI_FCN_1_IT_FIELD_PHASE_CALC_CONTROL_5 0x00672c84 /* Inverse Telecine Field Phase Calculation Control Set 5 */
#define BCHP_MDI_FCN_1_IT_FIELD_PHASE_CALC_CONTROL_8 0x00672c88 /* Inverse Telecine Field Phase Calculation Control Set 8 */
#define BCHP_MDI_FCN_1_IT_OUTPUT_CONTROL         0x00672c8c /* Inverse Telecine Output Control */
#define BCHP_MDI_FCN_1_OBTS_DECAY                0x00672c90 /* OBTS Decay */
#define BCHP_MDI_FCN_1_OBTS_HOLDOFF              0x00672c94 /* OBTS Hold Off */
#define BCHP_MDI_FCN_1_OBTS_MAX_HOLDOFF          0x00672c98 /* OBTS Maximum Hold Off */
#define BCHP_MDI_FCN_1_OBTS_CONTROL              0x00672c9c /* OBTS Control */
#define BCHP_MDI_FCN_1_MODE_CONTROL_0            0x00672ca0 /* Operation Mode Set 0 */
#define BCHP_MDI_FCN_1_MODE_CONTROL_1            0x00672ca4 /* Operation Mode Set 1 */
#define BCHP_MDI_FCN_1_SCRATCH_0                 0x00672ffc /* Scratch register 0 */

#endif /* #ifndef BCHP_MDI_FCN_1_H__ */

/* End of File */
