<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sensor de vibração MQTT - Trabalho de conclusão de curso: stm32l4xx_hal_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="CatolicaSC.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Sensor de vibração MQTT - Trabalho de conclusão de curso<span id="projectnumber">&#160;V01</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_8a47de0d9a7b537f24e8ff521c06cbd3.html">STM32L4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_79464964bc38874f394d0a750525cdb3.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32l4xx_hal_rcc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32l4xx__hal__def_8h_source.html">stm32l4xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32l4xx__hal__rcc__ex_8h_source.html">stm32l4xx_hal_rcc_ex.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32l4xx_hal_rcc.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32l4xx__hal__rcc_8h__incl.png" border="0" usemap="#astm32l4xx__hal__rcc_8h" alt=""/></div>
</div>
</div>
<p><a href="stm32l4xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, MSI, LSE and LSI) configuration structure definition.  <a href="struct_r_c_c___osc_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition.  <a href="struct_r_c_c___clk_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_DBP_TIMEOUT_VALUE</b>&#160;&#160;&#160;2U            /* 2 ms (minimum Tick + 1) */</td></tr>
<tr class="separator:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSE_TIMEOUT_VALUE</b>&#160;&#160;&#160;LSE_STARTUP_TIMEOUT</td></tr>
<tr class="separator:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967ab49a19c9c88b4d7a85faf4707243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga967ab49a19c9c88b4d7a85faf4707243">RCC_OSCILLATORTYPE_MSI</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="separator:ga967ab49a19c9c88b4d7a85faf4707243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>)</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;RCC_BDCR_LSEON</td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">RCC_HSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="separator:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;RCC_CSR_LSION</td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80ce94ec4b5a82e2f3a36abb7cc017a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">RCC_MSI_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac80ce94ec4b5a82e2f3a36abb7cc017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf942d45be1bc843650abc9e79426739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___config.html#gabf942d45be1bc843650abc9e79426739">RCC_MSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a></td></tr>
<tr class="separator:gabf942d45be1bc843650abc9e79426739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bb1809b5ba2dd69171f8f1c4d91728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___config.html#ga70bb1809b5ba2dd69171f8f1c4d91728">RCC_MSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga70bb1809b5ba2dd69171f8f1c4d91728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a653d6f271d56c96b63e02468ed3b65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i48___config.html#ga5a653d6f271d56c96b63e02468ed3b65">RCC_HSI48_OFF</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5a653d6f271d56c96b63e02468ed3b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d3b9f5dfb8c2fd9b531f92e3bb5567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_q___clock___divider.html#ga00d3b9f5dfb8c2fd9b531f92e3bb5567">RCC_PLLQ_DIV2</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga00d3b9f5dfb8c2fd9b531f92e3bb5567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfa786746ba970bc07183f3223f1a871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_q___clock___divider.html#gadfa786746ba970bc07183f3223f1a871">RCC_PLLQ_DIV4</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gadfa786746ba970bc07183f3223f1a871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea985440106df295feef97550d7067c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_q___clock___divider.html#gacea985440106df295feef97550d7067c">RCC_PLLQ_DIV6</a>&#160;&#160;&#160;0x00000006U</td></tr>
<tr class="separator:gacea985440106df295feef97550d7067c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaff78dbbc87b7f3b6bf7021791514c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_q___clock___divider.html#gafaff78dbbc87b7f3b6bf7021791514c0">RCC_PLLQ_DIV8</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:gafaff78dbbc87b7f3b6bf7021791514c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8542180301c08434a774ee3033b89564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#ga8542180301c08434a774ee3033b89564">RCC_PLLR_DIV2</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga8542180301c08434a774ee3033b89564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d7feff69617c885b7ad02abdf90a306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#ga4d7feff69617c885b7ad02abdf90a306">RCC_PLLR_DIV4</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:ga4d7feff69617c885b7ad02abdf90a306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9c23a036a7dd5c2c14d7df77656cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#gaea9c23a036a7dd5c2c14d7df77656cba">RCC_PLLR_DIV6</a>&#160;&#160;&#160;0x00000006U</td></tr>
<tr class="separator:gaea9c23a036a7dd5c2c14d7df77656cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2032e48945b9bfec98b9f342d34e2472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l_r___clock___divider.html#ga2032e48945b9bfec98b9f342d34e2472">RCC_PLLR_DIV8</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga2032e48945b9bfec98b9f342d34e2472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a440b01eaeb8f3a6282598fc748ef1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga2a440b01eaeb8f3a6282598fc748ef1f">RCC_PLLSOURCE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2a440b01eaeb8f3a6282598fc748ef1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a17d8f572153069f1914e622ca0f474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga5a17d8f572153069f1914e622ca0f474">RCC_PLLSOURCE_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f9ff55348d0249c2f23e7946d9174ac">RCC_PLLCFGR_PLLSRC_MSI</a></td></tr>
<tr class="separator:ga5a17d8f572153069f1914e622ca0f474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</a></td></tr>
<tr class="separator:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</a></td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951a7b0946764a1067f5dbcb359761cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga951a7b0946764a1067f5dbcb359761cf">RCC_PLL_48M1CLK</a>&#160;&#160;&#160;RCC_PLLCFGR_PLLQEN</td></tr>
<tr class="separator:ga951a7b0946764a1067f5dbcb359761cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2452d1b434015696d6129a247e9bfee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___output.html#ga2452d1b434015696d6129a247e9bfee9">RCC_PLL_SYSCLK</a>&#160;&#160;&#160;RCC_PLLCFGR_PLLREN</td></tr>
<tr class="separator:ga2452d1b434015696d6129a247e9bfee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a266a56e6a43bdaef4bbcc1eee4c360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga3a266a56e6a43bdaef4bbcc1eee4c360">RCC_MSIRANGE_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69cfc8a5af1ebbf3da2e6ec542dbbb61">RCC_CR_MSIRANGE_0</a></td></tr>
<tr class="separator:ga3a266a56e6a43bdaef4bbcc1eee4c360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90601d6a9beb6a00245ecbf193d0ece5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga90601d6a9beb6a00245ecbf193d0ece5">RCC_MSIRANGE_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54b7707236b2d49d9ffd684b87254659">RCC_CR_MSIRANGE_1</a></td></tr>
<tr class="separator:ga90601d6a9beb6a00245ecbf193d0ece5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12a5d5063914b4aa66c8f12324926e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gafa12a5d5063914b4aa66c8f12324926e">RCC_MSIRANGE_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6db35bd687b9dca2cc29cb93c410341b">RCC_CR_MSIRANGE_2</a></td></tr>
<tr class="separator:gafa12a5d5063914b4aa66c8f12324926e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb0f8e9e5800747454d52f5497dea57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga2eb0f8e9e5800747454d52f5497dea57">RCC_MSIRANGE_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ee2a9068c2cd1a9a14ca53055735fd2">RCC_CR_MSIRANGE_3</a></td></tr>
<tr class="separator:ga2eb0f8e9e5800747454d52f5497dea57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ca16a71f018ae2ceb5bcef29434f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gab5ca16a71f018ae2ceb5bcef29434f1c">RCC_MSIRANGE_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac68bcd3b8886b4215530f85c82e77ddc">RCC_CR_MSIRANGE_4</a></td></tr>
<tr class="separator:gab5ca16a71f018ae2ceb5bcef29434f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd068b50d4fdfb3529272fbb169ebb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gabcd068b50d4fdfb3529272fbb169ebb1">RCC_MSIRANGE_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6bd2007f991cdfc3a407f527dd2a67a">RCC_CR_MSIRANGE_5</a></td></tr>
<tr class="separator:gabcd068b50d4fdfb3529272fbb169ebb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6e3de13b041244869fba14585c43fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga7f6e3de13b041244869fba14585c43fe">RCC_MSIRANGE_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb5abf051c589f319fa511d657d16a39">RCC_CR_MSIRANGE_6</a></td></tr>
<tr class="separator:ga7f6e3de13b041244869fba14585c43fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0095aea854bcebdeaf424884611fdf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gaf0095aea854bcebdeaf424884611fdf7">RCC_MSIRANGE_7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b69dd0b3f60cafa016bcd6b5bf30dbf">RCC_CR_MSIRANGE_7</a></td></tr>
<tr class="separator:gaf0095aea854bcebdeaf424884611fdf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2486a2c68d9d1660cee46db8ff2d8a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga2486a2c68d9d1660cee46db8ff2d8a7e">RCC_MSIRANGE_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a464ebf18ac4aa5851b2683ae027ff8">RCC_CR_MSIRANGE_8</a></td></tr>
<tr class="separator:ga2486a2c68d9d1660cee46db8ff2d8a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff618662f94da794a4c4485d2c46eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gabff618662f94da794a4c4485d2c46eb0">RCC_MSIRANGE_9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeeabf82994437ed9358094e7bd082702">RCC_CR_MSIRANGE_9</a></td></tr>
<tr class="separator:gabff618662f94da794a4c4485d2c46eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74f652762f6663ff0255004a5dcaf249"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga74f652762f6663ff0255004a5dcaf249">RCC_MSIRANGE_10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ec71a5c7973dca2767574eee342838">RCC_CR_MSIRANGE_10</a></td></tr>
<tr class="separator:ga74f652762f6663ff0255004a5dcaf249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64bbb470bd6b2658b0723453bcfcff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gac64bbb470bd6b2658b0723453bcfcff4">RCC_MSIRANGE_11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc2574c5e3e2a8d0a3ba0c3ba10892a4">RCC_CR_MSIRANGE_11</a></td></tr>
<tr class="separator:gac64bbb470bd6b2658b0723453bcfcff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e02722521eb426d481d52ba9f79afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga1e02722521eb426d481d52ba9f79afef">RCC_SYSCLKSOURCE_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">RCC_CFGR_SW_MSI</a></td></tr>
<tr class="separator:ga1e02722521eb426d481d52ba9f79afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1cd59e7fe325bc5b765ae8171d6ce64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#gaf1cd59e7fe325bc5b765ae8171d6ce64">RCC_SYSCLKSOURCE_STATUS_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">RCC_CFGR_SWS_MSI</a></td></tr>
<tr class="separator:gaf1cd59e7fe325bc5b765ae8171d6ce64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></td></tr>
<tr class="separator:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3847769265bf19becf7b976a7e908a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></td></tr>
<tr class="separator:ga3847769265bf19becf7b976a7e908a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></td></tr>
<tr class="separator:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a></td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a></td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a></td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a></td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a></td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a></td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a></td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a></td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a></td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac4762e5f4ebe4a04aea58edc9c46a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga7ac4762e5f4ebe4a04aea58edc9c46a9">RCC_RTCCLKSOURCE_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga7ac4762e5f4ebe4a04aea58edc9c46a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a></td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a></td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070b819c6eca00d4b89cbf35216c3a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92">RCC_RTCCLKSOURCE_HSE_DIV32</a>&#160;&#160;&#160;RCC_BDCR_RTCSEL</td></tr>
<tr class="separator:ga070b819c6eca00d4b89cbf35216c3a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1</b>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>&#160;&#160;&#160;RCC_MCO1</td></tr>
<tr class="separator:gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">RCC_MCO1SOURCE_NOCLOCK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ca2959a1252ecd319843da02c79526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gae8ca2959a1252ecd319843da02c79526">RCC_MCO1SOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a></td></tr>
<tr class="separator:gae8ca2959a1252ecd319843da02c79526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ae615cfe916da9ecb212cf8ac102a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gac5ae615cfe916da9ecb212cf8ac102a6">RCC_MCO1SOURCE_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a></td></tr>
<tr class="separator:gac5ae615cfe916da9ecb212cf8ac102a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99c388c455852143220397db3730635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>| <a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>)</td></tr>
<tr class="separator:gad99c388c455852143220397db3730635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a></td></tr>
<tr class="separator:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>)</td></tr>
<tr class="separator:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ada18d28374df66c1b6da16606c23d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">RCC_MCO1SOURCE_LSI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>)</td></tr>
<tr class="separator:ga4ada18d28374df66c1b6da16606c23d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab02d2500aaedb40c512793f8c38290a9">RCC_CFGR_MCOSEL_0</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga85fcf02df023f6a18ceb6ba85478ff64">RCC_CFGR_MCOSEL_1</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga136d5fb2b22442eca6796b45dfa72d84">RCC_CFGR_MCOSEL_2</a>)</td></tr>
<tr class="separator:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd">RCC_CFGR_MCOPRE_DIV1</a></td></tr>
<tr class="separator:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6198330847077f4da351915518140bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">RCC_MCODIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659">RCC_CFGR_MCOPRE_DIV2</a></td></tr>
<tr class="separator:ga6198330847077f4da351915518140bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">RCC_MCODIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd">RCC_CFGR_MCOPRE_DIV4</a></td></tr>
<tr class="separator:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb84d9a10db2c49376be8fada619fe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#gadb84d9a10db2c49376be8fada619fe08">RCC_MCODIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4">RCC_CFGR_MCOPRE_DIV8</a></td></tr>
<tr class="separator:gadb84d9a10db2c49376be8fada619fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab3ab9547ef8800355111517b547882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga3ab3ab9547ef8800355111517b547882">RCC_MCODIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf">RCC_CFGR_MCOPRE_DIV16</a></td></tr>
<tr class="separator:ga3ab3ab9547ef8800355111517b547882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;RCC_CIFR_LSIRDYF</td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;RCC_CIFR_LSERDYF</td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cfda620ac8949e5b266661dba7ba0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gae0cfda620ac8949e5b266661dba7ba0a">RCC_IT_MSIRDY</a>&#160;&#160;&#160;RCC_CIFR_MSIRDYF</td></tr>
<tr class="separator:gae0cfda620ac8949e5b266661dba7ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;RCC_CIFR_HSIRDYF</td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;RCC_CIFR_HSERDYF</td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;RCC_CIFR_PLLRDYF</td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;RCC_CIFR_CSSF</td></tr>
<tr class="separator:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f259914cb56820b1649c9d4413736c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a>&#160;&#160;&#160;RCC_CIFR_LSECSSF</td></tr>
<tr class="separator:gaf3f259914cb56820b1649c9d4413736c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ed7a3bb53fc28801071a2ad0d4f1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga62ed7a3bb53fc28801071a2ad0d4f1af">RCC_FLAG_MSIRDY</a>&#160;&#160;&#160;((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_MSIRDY_Pos)</td></tr>
<tr class="separator:ga62ed7a3bb53fc28801071a2ad0d4f1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSIRDY_Pos)</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_HSERDY_Pos)</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLLRDY_Pos)</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((BDCR_REG_INDEX &lt;&lt; 5U) | RCC_BDCR_LSERDY_Pos)</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d9d4f36f383c67b34a733f14e33bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac1d9d4f36f383c67b34a733f14e33bfe">RCC_FLAG_LSECSSD</a>&#160;&#160;&#160;((BDCR_REG_INDEX &lt;&lt; 5U) | RCC_BDCR_LSECSSD_Pos)</td></tr>
<tr class="separator:gac1d9d4f36f383c67b34a733f14e33bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LSIRDY_Pos)</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5ccb833f87d45ea227a140f93839c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8b5ccb833f87d45ea227a140f93839c3">RCC_FLAG_FWRST</a>&#160;&#160;&#160;((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_FWRSTF_Pos)</td></tr>
<tr class="separator:ga8b5ccb833f87d45ea227a140f93839c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">RCC_FLAG_OBLRST</a>&#160;&#160;&#160;((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_OBLRSTF_Pos)</td></tr>
<tr class="separator:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_PINRSTF_Pos)</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d5211abcdf0e397442ca534ca04bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga23d5211abcdf0e397442ca534ca04bb4">RCC_FLAG_BORRST</a>&#160;&#160;&#160;((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_BORRSTF_Pos)</td></tr>
<tr class="separator:ga23d5211abcdf0e397442ca534ca04bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_SFTRSTF_Pos)</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_IWDGRSTF_Pos)</td></tr>
<tr class="separator:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_WWDGRSTF_Pos)</td></tr>
<tr class="separator:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67049531354aed7546971163d02c9920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((CSR_REG_INDEX &lt;&lt; 5U) | RCC_CSR_LPWRRSTF_Pos)</td></tr>
<tr class="separator:ga67049531354aed7546971163d02c9920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5fa5b50304710db2d7f6d583a225da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#gab5fa5b50304710db2d7f6d583a225da3">RCC_LSEDRIVE_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab5fa5b50304710db2d7f6d583a225da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1151beb7f9869e91fe7617936ad0efff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga1151beb7f9869e91fe7617936ad0efff">RCC_LSEDRIVE_MEDIUMLOW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58">RCC_BDCR_LSEDRV_0</a></td></tr>
<tr class="separator:ga1151beb7f9869e91fe7617936ad0efff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295eed1e1368d526fa0f6356ceecbc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga295eed1e1368d526fa0f6356ceecbc48">RCC_LSEDRIVE_MEDIUMHIGH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e">RCC_BDCR_LSEDRV_1</a></td></tr>
<tr class="separator:ga295eed1e1368d526fa0f6356ceecbc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b0854f3813d7ab2781519bfa58fd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e_drive___config.html#ga90b0854f3813d7ab2781519bfa58fd95">RCC_LSEDRIVE_HIGH</a>&#160;&#160;&#160;RCC_BDCR_LSEDRV</td></tr>
<tr class="separator:ga90b0854f3813d7ab2781519bfa58fd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac18b40ff768e227cbb2f661b9f40373a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___stop___wake_up_clock.html#gac18b40ff768e227cbb2f661b9f40373a">RCC_STOP_WAKEUPCLOCK_MSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac18b40ff768e227cbb2f661b9f40373a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7230033023839d06ad8cad89ea60a6c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___stop___wake_up_clock.html#ga7230033023839d06ad8cad89ea60a6c9">RCC_STOP_WAKEUPCLOCK_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a></td></tr>
<tr class="separator:ga7230033023839d06ad8cad89ea60a6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">__HAL_RCC_DMA1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5c4bd52d8e7c70e105dd415a191afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga1b5c4bd52d8e7c70e105dd415a191afd">__HAL_RCC_DMA2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1b5c4bd52d8e7c70e105dd415a191afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cf6cd8bf214d169901a8a976743169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#gaa6cf6cd8bf214d169901a8a976743169">__HAL_RCC_FLASH_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaa6cf6cd8bf214d169901a8a976743169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5222bac3ebfec517c93055ae065303da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">__HAL_RCC_CRC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5222bac3ebfec517c93055ae065303da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b681740c1fd9eaf0f369d155ceeecd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b1___peripheral___clock___enable___disable.html#ga1b681740c1fd9eaf0f369d155ceeecd1">__HAL_RCC_TSC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1b681740c1fd9eaf0f369d155ceeecd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN)</td></tr>
<tr class="separator:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa97383d7ee14e9a638eb8c9ba35658f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA2_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN)</td></tr>
<tr class="separator:gaa97383d7ee14e9a638eb8c9ba35658f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deb18cb63e5d380dc0987da283f7577"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLASH_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_FLASHEN)</td></tr>
<tr class="separator:ga3deb18cb63e5d380dc0987da283f7577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170a30954a78a81a8f9b381378e0c9af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN)</td></tr>
<tr class="separator:ga170a30954a78a81a8f9b381378e0c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4132ade2f170efda53e3f62924e15f6b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TSC_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_TSCEN)</td></tr>
<tr class="separator:ga4132ade2f170efda53e3f62924e15f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fde58d775fd2458002df817a68f486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">__HAL_RCC_GPIOA_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1fde58d775fd2458002df817a68f486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">__HAL_RCC_GPIOB_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebfeb136612f370950f52306d29b6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ebfeb136612f370950f52306d29b6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041e72359b94f19569e774030fc6ebff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga041e72359b94f19569e774030fc6ebff">__HAL_RCC_GPIOH_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga041e72359b94f19569e774030fc6ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646c863666584ab4fca8fc93fe4112c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga646c863666584ab4fca8fc93fe4112c5">__HAL_RCC_ADC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga646c863666584ab4fca8fc93fe4112c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b2___peripheral___clock___enable___disable.html#ga01b37cc75f9a14a55b9e89e8ccfac8af">__HAL_RCC_RNG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga01b37cc75f9a14a55b9e89e8ccfac8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7083e491e6a1e165d064d199304bd2f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOAEN)</td></tr>
<tr class="separator:ga7083e491e6a1e165d064d199304bd2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60be1be419b57dafbbb93df67d68a424"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOBEN)</td></tr>
<tr class="separator:ga60be1be419b57dafbbb93df67d68a424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOCEN)</td></tr>
<tr class="separator:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOHEN)</td></tr>
<tr class="separator:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcdcfe2178943b36539cd5edf8402c19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_ADCEN)</td></tr>
<tr class="separator:gabcdcfe2178943b36539cd5edf8402c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f885339c99130e538e4d7474933d470"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN)</td></tr>
<tr class="separator:ga8f885339c99130e538e4d7474933d470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e895257faa38376b9cdfcd756909a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga2e895257faa38376b9cdfcd756909a43">__HAL_RCC_TIM2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga2e895257faa38376b9cdfcd756909a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669982035ad2dd6cf095fd8b281f9dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga669982035ad2dd6cf095fd8b281f9dab">__HAL_RCC_TIM6_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga669982035ad2dd6cf095fd8b281f9dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">__HAL_RCC_WWDG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaf50c7d2265d978fab8fbb68a518096d">__HAL_RCC_USART2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeae5b9e93721dd4e34274600996baeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaeae5b9e93721dd4e34274600996baeb">__HAL_RCC_I2C1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaeae5b9e93721dd4e34274600996baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c510498725fb0c1245edaae3d9b1e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga1c510498725fb0c1245edaae3d9b1e53">__HAL_RCC_I2C3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1c510498725fb0c1245edaae3d9b1e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7399cc977622172aeda52a86ceed92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">__HAL_RCC_PWR_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6c7399cc977622172aeda52a86ceed92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e71c993204f3f8bccda80231e70c025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6e71c993204f3f8bccda80231e70c025">__HAL_RCC_OPAMP_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6e71c993204f3f8bccda80231e70c025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1e013e28c2c8049e057d5f797ef077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga7e1e013e28c2c8049e057d5f797ef077">__HAL_RCC_LPTIM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga7e1e013e28c2c8049e057d5f797ef077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4411749d5b9d76cf908e26239e4b213d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga4411749d5b9d76cf908e26239e4b213d">__HAL_RCC_LPUART1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga4411749d5b9d76cf908e26239e4b213d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eabc2676cb7daf17802807e13fc7a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga0eabc2676cb7daf17802807e13fc7a7d">__HAL_RCC_LPTIM2_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga0eabc2676cb7daf17802807e13fc7a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2def81b1df0e62cd322ab60b31ba59f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_TIM2EN)</td></tr>
<tr class="separator:gad2def81b1df0e62cd322ab60b31ba59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee14a6e314a50eee7a1a09482a25abf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_TIM6EN)</td></tr>
<tr class="separator:ga1ee14a6e314a50eee7a1a09482a25abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_USART2EN)</td></tr>
<tr class="separator:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490a853eae72da96aad5379a6e939dd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_I2C1EN)</td></tr>
<tr class="separator:ga490a853eae72da96aad5379a6e939dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab015d6340996f59fa36354ddcc10759d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_I2C3EN)</td></tr>
<tr class="separator:gab015d6340996f59fa36354ddcc10759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_PWREN)</td></tr>
<tr class="separator:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e0040fab0dbda3f643ba92cba9ee83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_OPAMP_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_OPAMPEN)</td></tr>
<tr class="separator:ga79e0040fab0dbda3f643ba92cba9ee83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed03071c92bed23b141d05c8409893aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM1_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_LPTIM1EN)</td></tr>
<tr class="separator:gaed03071c92bed23b141d05c8409893aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a258a48face94f421a9bf3777e6aa7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPUART1_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1ENR2, RCC_APB1ENR2_LPUART1EN)</td></tr>
<tr class="separator:gaa2a258a48face94f421a9bf3777e6aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17529f8824c5d76f6f0a4c27ec0b4b71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM2_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1ENR2, RCC_APB1ENR2_LPTIM2EN)</td></tr>
<tr class="separator:ga17529f8824c5d76f6f0a4c27ec0b4b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">__HAL_RCC_SYSCFG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4349badc0c595707b482f68ec2108ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gae4349badc0c595707b482f68ec2108ca">__HAL_RCC_FIREWALL_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gae4349badc0c595707b482f68ec2108ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad693d7300ed7134b60bb1a645e762358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358">__HAL_RCC_TIM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gad693d7300ed7134b60bb1a645e762358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856c7460aa481976644736c703c6702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d">__HAL_RCC_SPI1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga856c7460aa481976644736c703c6702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">__HAL_RCC_USART1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae809da64734c2dbfef1fb6ac8d00d39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gae809da64734c2dbfef1fb6ac8d00d39c">__HAL_RCC_TIM15_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gae809da64734c2dbfef1fb6ac8d00d39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9753b09f531d9d48d31abd4f74c26d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga9753b09f531d9d48d31abd4f74c26d26">__HAL_RCC_TIM16_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga9753b09f531d9d48d31abd4f74c26d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN)</td></tr>
<tr class="separator:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN)</td></tr>
<tr class="separator:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN)</td></tr>
<tr class="separator:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0050944298552e9f02f56ec8634f5a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN)</td></tr>
<tr class="separator:gae0050944298552e9f02f56ec8634f5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71501a0d6be9e1d0a17ff4c27a7cd8e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM15_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM15EN)</td></tr>
<tr class="separator:ga71501a0d6be9e1d0a17ff4c27a7cd8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f23f7c1565e07731f200059c8ed4db9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM16_CLK_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN)</td></tr>
<tr class="separator:ga4f23f7c1565e07731f200059c8ed4db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05e603c9cadd72e4b6397837b46cef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN) != 0U)</td></tr>
<tr class="separator:gaab05e603c9cadd72e4b6397837b46cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ccdaf669ea327e80c455db4dc36177"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA2_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN) != 0U)</td></tr>
<tr class="separator:gad0ccdaf669ea327e80c455db4dc36177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc14db2565af722699ef4b29221d2acd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLASH_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_FLASHEN) != 0U)</td></tr>
<tr class="separator:gacc14db2565af722699ef4b29221d2acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN) != 0U)</td></tr>
<tr class="separator:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134d0edbb0b67d1c6276ba2edb4b336a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TSC_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_TSCEN) != 0U)</td></tr>
<tr class="separator:ga134d0edbb0b67d1c6276ba2edb4b336a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89d94d6252c79e450623f69eb939ed6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA1EN) == 0U)</td></tr>
<tr class="separator:gae89d94d6252c79e450623f69eb939ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725d2a38d8519867922438d48a5885cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA2_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_DMA2EN) == 0U)</td></tr>
<tr class="separator:ga725d2a38d8519867922438d48a5885cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a09cde9411c951a02b82ef8b5129d6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLASH_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_FLASHEN) == 0U)</td></tr>
<tr class="separator:ga2a09cde9411c951a02b82ef8b5129d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_CRCEN) == 0U)</td></tr>
<tr class="separator:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8d629b7d0faf7a9a257a5a2f2c31a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TSC_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1ENR, RCC_AHB1ENR_TSCEN) == 0U)</td></tr>
<tr class="separator:ga9e8d629b7d0faf7a9a257a5a2f2c31a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1edbd9407c814110f04c1a609a214e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOAEN) != 0U)</td></tr>
<tr class="separator:gad1edbd9407c814110f04c1a609a214e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOBEN) != 0U)</td></tr>
<tr class="separator:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528029c120a0154dfd7cfd6159e8debe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOCEN) != 0U)</td></tr>
<tr class="separator:ga528029c120a0154dfd7cfd6159e8debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e182ed43301e2586bc198a729b50436"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOHEN) != 0U)</td></tr>
<tr class="separator:ga8e182ed43301e2586bc198a729b50436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga533cce6e679e55d54b4381b2817fc974"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_ADCEN) != 0U)</td></tr>
<tr class="separator:ga533cce6e679e55d54b4381b2817fc974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb083459b7bbd56c9b89db59bb75fdc2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN) != 0U)</td></tr>
<tr class="separator:gabb083459b7bbd56c9b89db59bb75fdc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d73b007700fe1576c7965ce677148bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOAEN) == 0U)</td></tr>
<tr class="separator:ga2d73b007700fe1576c7965ce677148bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOBEN) == 0U)</td></tr>
<tr class="separator:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e939d98ecca025c028bd1d837b84c81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOCEN) == 0U)</td></tr>
<tr class="separator:ga5e939d98ecca025c028bd1d837b84c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_GPIOHEN) == 0U)</td></tr>
<tr class="separator:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga452be040858dff873d54c0020d1cbeef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_ADCEN) == 0U)</td></tr>
<tr class="separator:ga452be040858dff873d54c0020d1cbeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b17b31dc3e560ead96b7d8a74c8c679"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2ENR, RCC_AHB2ENR_RNGEN) == 0U)</td></tr>
<tr class="separator:ga9b17b31dc3e560ead96b7d8a74c8c679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee5016adb1c8b62a5bb05f055859de0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_TIM2EN) != 0U)</td></tr>
<tr class="separator:gadee5016adb1c8b62a5bb05f055859de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb273361eaae66c857b5db26b639ff45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_TIM6EN) != 0U)</td></tr>
<tr class="separator:gabb273361eaae66c857b5db26b639ff45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_WWDGEN) != 0U)</td></tr>
<tr class="separator:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_USART2EN) != 0U)</td></tr>
<tr class="separator:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7570e5654fd61b44dabe0546e524c906"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_I2C1EN) != 0U)</td></tr>
<tr class="separator:ga7570e5654fd61b44dabe0546e524c906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae291bd8b020dff7ea7f52fec61aa3f9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_I2C3EN) != 0U)</td></tr>
<tr class="separator:gae291bd8b020dff7ea7f52fec61aa3f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850f4fd113303ed7322577ad023cf748"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_PWREN) != 0U)</td></tr>
<tr class="separator:ga850f4fd113303ed7322577ad023cf748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada470e2d6874bacb973e385ed245ccc5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_OPAMP_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_OPAMPEN) != 0U)</td></tr>
<tr class="separator:gada470e2d6874bacb973e385ed245ccc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c3c0f83528521d1122fe9436271ec70"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_LPTIM1EN) != 0U)</td></tr>
<tr class="separator:ga9c3c0f83528521d1122fe9436271ec70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1085236bff0042ce9f1c879f16ba27fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPUART1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR2, RCC_APB1ENR2_LPUART1EN) != 0U)</td></tr>
<tr class="separator:ga1085236bff0042ce9f1c879f16ba27fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafe8b8e253039c455ecd51bfbd60423"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM2_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR2, RCC_APB1ENR2_LPTIM2EN) != 0U)</td></tr>
<tr class="separator:gabafe8b8e253039c455ecd51bfbd60423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa75c78c8ef4cf85f30fb20d522054"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_TIM2EN) == 0U)</td></tr>
<tr class="separator:gacaaa75c78c8ef4cf85f30fb20d522054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e84a0b11a0dab64a048f8dd6bbafb2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_TIM6EN) == 0U)</td></tr>
<tr class="separator:ga70e84a0b11a0dab64a048f8dd6bbafb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d4e081c859ddccd4492343743bb245"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_WWDGEN) == 0U)</td></tr>
<tr class="separator:ga21d4e081c859ddccd4492343743bb245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_USART2EN) == 0U)</td></tr>
<tr class="separator:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_I2C1EN) == 0U)</td></tr>
<tr class="separator:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b791b360bab639782613994e9ef0aa6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_I2C3EN) == 0U)</td></tr>
<tr class="separator:ga8b791b360bab639782613994e9ef0aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_PWREN) == 0U)</td></tr>
<tr class="separator:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9075ed3e04ee9b8e624ed68ec2e3ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_OPAMP_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_OPAMPEN) == 0U)</td></tr>
<tr class="separator:ga8b9075ed3e04ee9b8e624ed68ec2e3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82602c2897dd670f007aea02f3a36dc8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR1, RCC_APB1ENR1_LPTIM1EN) == 0U)</td></tr>
<tr class="separator:ga82602c2897dd670f007aea02f3a36dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93fe3f9bc0b46640b63f13482637140c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPUART1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR2, RCC_APB1ENR2_LPUART1EN) == 0U)</td></tr>
<tr class="separator:ga93fe3f9bc0b46640b63f13482637140c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7ef99ddd6b3da5a7d502bd6ad07a7c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM2_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1ENR2, RCC_APB1ENR2_LPTIM2EN) == 0U)</td></tr>
<tr class="separator:ga8b7ef99ddd6b3da5a7d502bd6ad07a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN) != 0U)</td></tr>
<tr class="separator:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cd8bf6b0e097c09d5292e1ac44d2b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FIREWALL_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_FWEN) != 0U)</td></tr>
<tr class="separator:ga23cd8bf6b0e097c09d5292e1ac44d2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b7c3a381d791c4ee728e303935832a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN) != 0U)</td></tr>
<tr class="separator:gad2b7c3a381d791c4ee728e303935832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1787d7cdf591c099b8d96848aee835e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN) != 0U)</td></tr>
<tr class="separator:gab1787d7cdf591c099b8d96848aee835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bd3cd20df76f885695fcdad1edce27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN) != 0U)</td></tr>
<tr class="separator:ga59bd3cd20df76f885695fcdad1edce27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bba755c5ee38df4fb1e27d32cada06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM15_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM15EN) != 0U)</td></tr>
<tr class="separator:gab8bba755c5ee38df4fb1e27d32cada06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52afd021e3f0970ce10549dbfb69abac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM16_IS_CLK_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN) != 0U)</td></tr>
<tr class="separator:ga52afd021e3f0970ce10549dbfb69abac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SYSCFGEN) == 0U)</td></tr>
<tr class="separator:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7116893adbb7fc144102af49de55350b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM1EN) == 0U)</td></tr>
<tr class="separator:ga7116893adbb7fc144102af49de55350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd506be27916f029d2214e88bc48f6df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_SPI1EN) == 0U)</td></tr>
<tr class="separator:gabd506be27916f029d2214e88bc48f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_USART1EN) == 0U)</td></tr>
<tr class="separator:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa649af8007f817b25312fe2a82a2dc2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM15_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM15EN) == 0U)</td></tr>
<tr class="separator:gaa649af8007f817b25312fe2a82a2dc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55adb9971771c35d36a549a1948b7b1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM16_IS_CLK_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN) == 0U)</td></tr>
<tr class="separator:ga55adb9971771c35d36a549a1948b7b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d828d91e67aaa931853a60779826c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB1_FORCE_RESET</b>()&#160;&#160;&#160;WRITE_REG(RCC-&gt;AHB1RSTR, 0xFFFFFFFFUL)</td></tr>
<tr class="separator:ga87d828d91e67aaa931853a60779826c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1RSTR, RCC_AHB1RSTR_DMA1RST)</td></tr>
<tr class="separator:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0be736e6cdebf31eeded223acc25613"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA2_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1RSTR, RCC_AHB1RSTR_DMA2RST)</td></tr>
<tr class="separator:gaf0be736e6cdebf31eeded223acc25613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4f2a9ac8d2f458fdfc46be211cf2c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLASH_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1RSTR, RCC_AHB1RSTR_FLASHRST)</td></tr>
<tr class="separator:ga8b4f2a9ac8d2f458fdfc46be211cf2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12ffda90699081f29cf76dab39b1944"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1RSTR, RCC_AHB1RSTR_CRCRST)</td></tr>
<tr class="separator:gaf12ffda90699081f29cf76dab39b1944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fada5a115b059ae6221e18b5a64556d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TSC_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1RSTR, RCC_AHB1RSTR_TSCRST)</td></tr>
<tr class="separator:ga1fada5a115b059ae6221e18b5a64556d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23b6a1e77c4f045c29cc36a4b1e910b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB1_RELEASE_RESET</b>()&#160;&#160;&#160;WRITE_REG(RCC-&gt;AHB1RSTR, 0x00000000UL)</td></tr>
<tr class="separator:ga23b6a1e77c4f045c29cc36a4b1e910b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7eef8316c35175df11d77f5106d334"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1RSTR, RCC_AHB1RSTR_DMA1RST)</td></tr>
<tr class="separator:ga8f7eef8316c35175df11d77f5106d334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d22b3d82cd2616c8e3fa930e437757"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA2_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1RSTR, RCC_AHB1RSTR_DMA2RST)</td></tr>
<tr class="separator:gab7d22b3d82cd2616c8e3fa930e437757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac79372a9136c0932a622b7c40b6f2f8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLASH_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1RSTR, RCC_AHB1RSTR_FLASHRST)</td></tr>
<tr class="separator:gac79372a9136c0932a622b7c40b6f2f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7426b24c0b9d6aaec3c17f98735a178"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1RSTR, RCC_AHB1RSTR_CRCRST)</td></tr>
<tr class="separator:gab7426b24c0b9d6aaec3c17f98735a178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1895bd2464945e5cdd357d856fc849f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TSC_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1RSTR, RCC_AHB1RSTR_TSCRST)</td></tr>
<tr class="separator:ga1895bd2464945e5cdd357d856fc849f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae82cd541f933be46ec8d6c3ea50d402c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB2_FORCE_RESET</b>()&#160;&#160;&#160;WRITE_REG(RCC-&gt;AHB2RSTR, 0xFFFFFFFFUL)</td></tr>
<tr class="separator:gae82cd541f933be46ec8d6c3ea50d402c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab329bd497cccffd979bcca9fd42bbc79"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_GPIOARST)</td></tr>
<tr class="separator:gab329bd497cccffd979bcca9fd42bbc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_GPIOBRST)</td></tr>
<tr class="separator:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_GPIOCRST)</td></tr>
<tr class="separator:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05c575d762edf40a6d17f88671b68d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_GPIOHRST)</td></tr>
<tr class="separator:ga4f05c575d762edf40a6d17f88671b68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915c2f73eef5fc0e95d76219280ef6c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_ADCRST)</td></tr>
<tr class="separator:ga915c2f73eef5fc0e95d76219280ef6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f1fa1feca39e3aaa09aee9a14015b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_RNGRST)</td></tr>
<tr class="separator:gad5f1fa1feca39e3aaa09aee9a14015b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5bd400860d81b996fafa310df1f2eec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB2_RELEASE_RESET</b>()&#160;&#160;&#160;WRITE_REG(RCC-&gt;AHB2RSTR, 0x00000000UL)</td></tr>
<tr class="separator:gae5bd400860d81b996fafa310df1f2eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e47c2eacd972491f94296053d0cc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_GPIOARST)</td></tr>
<tr class="separator:gad56e47c2eacd972491f94296053d0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03da3b36478071844fbd77df618a686"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_GPIOBRST)</td></tr>
<tr class="separator:gaf03da3b36478071844fbd77df618a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df0e3536d3450435bdccdbe9c878736"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_GPIOCRST)</td></tr>
<tr class="separator:ga1df0e3536d3450435bdccdbe9c878736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_GPIOHRST)</td></tr>
<tr class="separator:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06411259bd987c32186d5851815cbd59"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_ADCRST)</td></tr>
<tr class="separator:ga06411259bd987c32186d5851815cbd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdd1350e70f9c77e25ea67c9929003e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2RSTR, RCC_AHB2RSTR_RNGRST)</td></tr>
<tr class="separator:gabdd1350e70f9c77e25ea67c9929003e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230a57ed6c129076b4fd17bdb07d79f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB3_FORCE_RESET</b>()&#160;&#160;&#160;WRITE_REG(RCC-&gt;AHB3RSTR, 0xFFFFFFFFUL)</td></tr>
<tr class="separator:ga230a57ed6c129076b4fd17bdb07d79f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga200c904f6644fc13da81eed085bc6850"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB3_RELEASE_RESET</b>()&#160;&#160;&#160;WRITE_REG(RCC-&gt;AHB3RSTR, 0x00000000UL)</td></tr>
<tr class="separator:ga200c904f6644fc13da81eed085bc6850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e7048eca1abd1be132027f5b79465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465">__HAL_RCC_APB1_FORCE_RESET</a>()</td></tr>
<tr class="separator:ga6f6e7048eca1abd1be132027f5b79465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1010b7c4a9122449860babb341f01d7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_TIM2RST)</td></tr>
<tr class="separator:ga1010b7c4a9122449860babb341f01d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3446c3ea4d5e101b591fcb0222d0fb10"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_TIM6RST)</td></tr>
<tr class="separator:ga3446c3ea4d5e101b591fcb0222d0fb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de80173ffa0e599baab0e76d562cc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_USART2RST)</td></tr>
<tr class="separator:gab4de80173ffa0e599baab0e76d562cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c171f88af86ca985db634ac9e3275"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_I2C1RST)</td></tr>
<tr class="separator:ga551c171f88af86ca985db634ac9e3275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d824c0c76161daaefa6fd7ba2c0302"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_I2C3RST)</td></tr>
<tr class="separator:gaf0d824c0c76161daaefa6fd7ba2c0302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_PWRRST)</td></tr>
<tr class="separator:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b583a5b7aa68cbc039d02a3cdb25e1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_OPAMP_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_OPAMPRST)</td></tr>
<tr class="separator:ga7b583a5b7aa68cbc039d02a3cdb25e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76cc40a6695938f9b0fb602a68a4ac31"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM1_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_LPTIM1RST)</td></tr>
<tr class="separator:ga76cc40a6695938f9b0fb602a68a4ac31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae490f9c0107ca58b2881ee5237653076"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPUART1_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1RSTR2, RCC_APB1RSTR2_LPUART1RST)</td></tr>
<tr class="separator:gae490f9c0107ca58b2881ee5237653076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaeb34a2efd7f91b417eee60045579fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM2_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1RSTR2, RCC_APB1RSTR2_LPTIM2RST)</td></tr>
<tr class="separator:gafaeb34a2efd7f91b417eee60045579fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">__HAL_RCC_APB1_RELEASE_RESET</a>()</td></tr>
<tr class="separator:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1b3b45c95788edb29ccd2bf6994826"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_TIM2RST)</td></tr>
<tr class="separator:ga4b1b3b45c95788edb29ccd2bf6994826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eba1763b83169bc7cec3e10bfbccf20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_TIM6RST)</td></tr>
<tr class="separator:ga7eba1763b83169bc7cec3e10bfbccf20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_USART2RST)</td></tr>
<tr class="separator:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_I2C1RST)</td></tr>
<tr class="separator:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga383f01978613c3b08659efab5153b4b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_I2C3RST)</td></tr>
<tr class="separator:ga383f01978613c3b08659efab5153b4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_PWRRST)</td></tr>
<tr class="separator:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037bf7392d6912aca9ad82fa90bb6197"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_OPAMP_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_OPAMPRST)</td></tr>
<tr class="separator:ga037bf7392d6912aca9ad82fa90bb6197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b1086ae23902e74a5a2a596a848430"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM1_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1RSTR1, RCC_APB1RSTR1_LPTIM1RST)</td></tr>
<tr class="separator:ga70b1086ae23902e74a5a2a596a848430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2353b603aec972b0bc0afa52ce78ad42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPUART1_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1RSTR2, RCC_APB1RSTR2_LPUART1RST)</td></tr>
<tr class="separator:ga2353b603aec972b0bc0afa52ce78ad42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55d7026280dfc8ef6c58f573412c3c4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM2_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1RSTR2, RCC_APB1RSTR2_LPTIM2RST)</td></tr>
<tr class="separator:ga55d7026280dfc8ef6c58f573412c3c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8788da8c644ad0cc54912baede7d49b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_APB2_FORCE_RESET</b>()&#160;&#160;&#160;WRITE_REG(RCC-&gt;APB2RSTR, 0xFFFFFFFFUL)</td></tr>
<tr class="separator:ga8788da8c644ad0cc54912baede7d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143ff27d8f59a39732efd79539e3765a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_SYSCFGRST)</td></tr>
<tr class="separator:ga143ff27d8f59a39732efd79539e3765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac423d6a52fa42423119844e4a7d68c7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_TIM1RST)</td></tr>
<tr class="separator:gac423d6a52fa42423119844e4a7d68c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_SPI1RST)</td></tr>
<tr class="separator:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_USART1RST)</td></tr>
<tr class="separator:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff60b9ea69452692f5d15054cf45c0d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM15_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_TIM15RST)</td></tr>
<tr class="separator:gaff60b9ea69452692f5d15054cf45c0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cdf6a4295cfb02eae6a70aecf2e3ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM16_FORCE_RESET</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_TIM16RST)</td></tr>
<tr class="separator:ga08cdf6a4295cfb02eae6a70aecf2e3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e413d623154942d5bbe89769161ece"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_APB2_RELEASE_RESET</b>()&#160;&#160;&#160;WRITE_REG(RCC-&gt;APB2RSTR, 0x00000000UL)</td></tr>
<tr class="separator:gae1e413d623154942d5bbe89769161ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_SYSCFGRST)</td></tr>
<tr class="separator:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_TIM1RST)</td></tr>
<tr class="separator:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_SPI1RST)</td></tr>
<tr class="separator:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243061674e38d05d222697046d43813a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_USART1RST)</td></tr>
<tr class="separator:ga243061674e38d05d222697046d43813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a3e73be86af6fa124bbd5447b732de4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM15_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_TIM15RST)</td></tr>
<tr class="separator:ga2a3e73be86af6fa124bbd5447b732de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccce3b7168e4357d179cb5c978a7bfe6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM16_RELEASE_RESET</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2RSTR, RCC_APB2RSTR_TIM16RST)</td></tr>
<tr class="separator:gaccce3b7168e4357d179cb5c978a7bfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568e4d004285fe009bc4e5d33e13af61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_DMA1SMEN)</td></tr>
<tr class="separator:ga568e4d004285fe009bc4e5d33e13af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c048816a705de87bb5fd3ce4003a82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_DMA2SMEN)</td></tr>
<tr class="separator:ga16c048816a705de87bb5fd3ce4003a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48733d5087a91250ee7248adc6b835b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLASH_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_FLASHSMEN)</td></tr>
<tr class="separator:ga48733d5087a91250ee7248adc6b835b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b6e96c9d5058f9bf0e0c1aaf19ab37"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_SRAM1SMEN)</td></tr>
<tr class="separator:ga94b6e96c9d5058f9bf0e0c1aaf19ab37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6703f096a151a86df9d76d4945cda"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_CRCSMEN)</td></tr>
<tr class="separator:gab9b6703f096a151a86df9d76d4945cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac113d2ed8df0f0d727f8ffa68033e681"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TSC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_TSCSMEN)</td></tr>
<tr class="separator:gac113d2ed8df0f0d727f8ffa68033e681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8786d21490439ef0564edff087203245"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_DMA1SMEN)</td></tr>
<tr class="separator:ga8786d21490439ef0564edff087203245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af5c50e1a578bcc17c9514c5ab976c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_DMA2SMEN)</td></tr>
<tr class="separator:ga6af5c50e1a578bcc17c9514c5ab976c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929bb0b8ae2f4da5481d73f265cacce0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLASH_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_FLASHSMEN)</td></tr>
<tr class="separator:ga929bb0b8ae2f4da5481d73f265cacce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725f14ee455c726c2a99be4714180dac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_SRAM1SMEN)</td></tr>
<tr class="separator:ga725f14ee455c726c2a99be4714180dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63d9f5ce9a6922314054a94ee85eac0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_CRCSMEN)</td></tr>
<tr class="separator:gaf63d9f5ce9a6922314054a94ee85eac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf092bddae9a4cffc3616b1669d5b83c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TSC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_TSCSMEN)</td></tr>
<tr class="separator:gaf092bddae9a4cffc3616b1669d5b83c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8820b47bd3764e7cded76b9368460b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN)</td></tr>
<tr class="separator:gaff8820b47bd3764e7cded76b9368460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e718efc965ab07752cd865c3f33551a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN)</td></tr>
<tr class="separator:ga0e718efc965ab07752cd865c3f33551a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN)</td></tr>
<tr class="separator:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN)</td></tr>
<tr class="separator:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485ced56558657be69e01a48e5d62f6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN)</td></tr>
<tr class="separator:ga485ced56558657be69e01a48e5d62f6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85048dead5f8505eaf8dc96d2806caf0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_ADCSMEN)</td></tr>
<tr class="separator:ga85048dead5f8505eaf8dc96d2806caf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03ec704e7309312630b3a572fb6f8856"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_RNGSMEN)</td></tr>
<tr class="separator:ga03ec704e7309312630b3a572fb6f8856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6753edbd9047eeac39ae4f234642942"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN)</td></tr>
<tr class="separator:gad6753edbd9047eeac39ae4f234642942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN)</td></tr>
<tr class="separator:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293f9870ba631d23f8011bad12420f83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN)</td></tr>
<tr class="separator:ga293f9870ba631d23f8011bad12420f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN)</td></tr>
<tr class="separator:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6313cca024215b6681c273ea588e2ecf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN)</td></tr>
<tr class="separator:ga6313cca024215b6681c273ea588e2ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0044305105587fff79e90770998a8744"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_ADCSMEN)</td></tr>
<tr class="separator:ga0044305105587fff79e90770998a8744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae85e4ea41a2b365ee27c459ddcb9a3a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_RNGSMEN)</td></tr>
<tr class="separator:gae85e4ea41a2b365ee27c459ddcb9a3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975142c90b4e1baf21b361524518235d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_TIM2SMEN)</td></tr>
<tr class="separator:ga975142c90b4e1baf21b361524518235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906c45719dcf2113473f2c3281926368"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_TIM6SMEN)</td></tr>
<tr class="separator:ga906c45719dcf2113473f2c3281926368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3978a2e193b921dc24976880dce7a26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_WWDGSMEN)</td></tr>
<tr class="separator:gaa3978a2e193b921dc24976880dce7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_USART2SMEN)</td></tr>
<tr class="separator:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dbeada170b01faef303d35de84917"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_I2C1SMEN)</td></tr>
<tr class="separator:ga894dbeada170b01faef303d35de84917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989121c3284e586d4fb14549d15dc0db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_I2C3SMEN)</td></tr>
<tr class="separator:ga989121c3284e586d4fb14549d15dc0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_PWRSMEN)</td></tr>
<tr class="separator:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_OPAMP_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_OPAMPSMEN)</td></tr>
<tr class="separator:gaa3cc4ffe474843e54c8b354b28111a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4782a5ec14457be65b7329655014ef7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_LPTIM1SMEN)</td></tr>
<tr class="separator:gae4782a5ec14457be65b7329655014ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94c265a4ca002e409bec72c7554cefb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPUART1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR2, RCC_APB1SMENR2_LPUART1SMEN)</td></tr>
<tr class="separator:gab94c265a4ca002e409bec72c7554cefb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458e8b510bea25ae7b8ac85227583295"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB1SMENR2, RCC_APB1SMENR2_LPTIM2SMEN)</td></tr>
<tr class="separator:ga458e8b510bea25ae7b8ac85227583295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_TIM2SMEN)</td></tr>
<tr class="separator:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd5073cae99e103545801e21f6e25fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_TIM6SMEN)</td></tr>
<tr class="separator:ga3dd5073cae99e103545801e21f6e25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_WWDGSMEN)</td></tr>
<tr class="separator:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_USART2SMEN)</td></tr>
<tr class="separator:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_I2C1SMEN)</td></tr>
<tr class="separator:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_I2C3SMEN)</td></tr>
<tr class="separator:ga6bd3af59e8a11e3321a41bc29ba51f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_PWRSMEN)</td></tr>
<tr class="separator:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23945074edb08935c4d17c3580e60f0d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_OPAMP_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_OPAMPSMEN)</td></tr>
<tr class="separator:ga23945074edb08935c4d17c3580e60f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_LPTIM1SMEN)</td></tr>
<tr class="separator:ga5f05fa1cd35c33e8c10ee13eca75e304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPUART1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR2, RCC_APB1SMENR2_LPUART1SMEN)</td></tr>
<tr class="separator:gaea69ea8dcb91d9778c2d917ed1f4cf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0712524061bcf92235794d83a84f9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB1SMENR2, RCC_APB1SMENR2_LPTIM2SMEN)</td></tr>
<tr class="separator:ga3a0712524061bcf92235794d83a84f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN)</td></tr>
<tr class="separator:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM1SMEN)</td></tr>
<tr class="separator:ga6ce02f1b2689c664010bebc2363d1db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_SPI1SMEN)</td></tr>
<tr class="separator:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454514918be60a95069da332eb212712"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_USART1SMEN)</td></tr>
<tr class="separator:ga454514918be60a95069da332eb212712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f40eb9b31422b08cb8b6bc7a9274e43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM15_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM15SMEN)</td></tr>
<tr class="separator:ga3f40eb9b31422b08cb8b6bc7a9274e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d7cd1e7ba9c04c2a37cf547b07a27aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM16_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;SET_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM16SMEN)</td></tr>
<tr class="separator:ga9d7cd1e7ba9c04c2a37cf547b07a27aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04863ff5c2174552387c549f0410df43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN)</td></tr>
<tr class="separator:ga04863ff5c2174552387c549f0410df43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990bf7664ac6c430c239eab292ec7ed5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM1SMEN)</td></tr>
<tr class="separator:ga990bf7664ac6c430c239eab292ec7ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abe90eeb15890f45e28e8926bf70838"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_SPI1SMEN)</td></tr>
<tr class="separator:ga2abe90eeb15890f45e28e8926bf70838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_USART1SMEN)</td></tr>
<tr class="separator:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e21e14c5cf621bcfc7d7cb248f5e11a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM15_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM15SMEN)</td></tr>
<tr class="separator:ga4e21e14c5cf621bcfc7d7cb248f5e11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98366992888d759ed4cd6734fd1e706"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM16_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM16SMEN)</td></tr>
<tr class="separator:gaa98366992888d759ed4cd6734fd1e706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2840d82c5565e7690a69a6848fa50fea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_DMA1SMEN) != 0U)</td></tr>
<tr class="separator:ga2840d82c5565e7690a69a6848fa50fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd54b2e17f88a7dbf9f3d30c728d8f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_DMA2SMEN) != 0U)</td></tr>
<tr class="separator:gaffd54b2e17f88a7dbf9f3d30c728d8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa385b298d6125a8dc4fd3b49e23f0d26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_FLASHSMEN) != 0U)</td></tr>
<tr class="separator:gaa385b298d6125a8dc4fd3b49e23f0d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efc49cf2ff318aa9ce6300b77b01a6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_SRAM1SMEN) != 0U)</td></tr>
<tr class="separator:ga2efc49cf2ff318aa9ce6300b77b01a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1983077cf8fed9d77dbb4950a46a3b7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_CRCSMEN) != 0U)</td></tr>
<tr class="separator:ga1983077cf8fed9d77dbb4950a46a3b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2effa26842da9516e21bf45d7176de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_TSCSMEN) != 0U)</td></tr>
<tr class="separator:ga2e2effa26842da9516e21bf45d7176de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b14fe76c4661619636fcdf08e2a874"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_DMA1SMEN) == 0U)</td></tr>
<tr class="separator:gac5b14fe76c4661619636fcdf08e2a874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e3ef7b34fec8e351c0d35a0c0b914"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_DMA2SMEN) == 0U)</td></tr>
<tr class="separator:gaef7e3ef7b34fec8e351c0d35a0c0b914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4695f616857083134141c3cd2e4a70fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_FLASHSMEN) == 0U)</td></tr>
<tr class="separator:ga4695f616857083134141c3cd2e4a70fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80892166d5a107df14d2420859bbd4e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_SRAM1SMEN) == 0U)</td></tr>
<tr class="separator:ga80892166d5a107df14d2420859bbd4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb97eeee02557f4c5a3afd480227dd1c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_CRCSMEN) == 0U)</td></tr>
<tr class="separator:gacb97eeee02557f4c5a3afd480227dd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be7b9fc0e44ced1e4a80be307692d9b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB1SMENR, RCC_AHB1SMENR_TSCSMEN) == 0U)</td></tr>
<tr class="separator:ga9be7b9fc0e44ced1e4a80be307692d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) != 0U)</td></tr>
<tr class="separator:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) != 0U)</td></tr>
<tr class="separator:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) != 0U)</td></tr>
<tr class="separator:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60e430f28a40aecfc376ad9c00e94f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) != 0U)</td></tr>
<tr class="separator:gac60e430f28a40aecfc376ad9c00e94f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39511ffeafa47299604652cb2603e519"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN) != 0U)</td></tr>
<tr class="separator:ga39511ffeafa47299604652cb2603e519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126e8386d8fd2c08f3d55459aa36df66"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) != 0U)</td></tr>
<tr class="separator:ga126e8386d8fd2c08f3d55459aa36df66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536dc31ed0e24ad8b82f5b8c2a920b42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_RNGSMEN) != 0U)</td></tr>
<tr class="separator:ga536dc31ed0e24ad8b82f5b8c2a920b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) == 0U)</td></tr>
<tr class="separator:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) == 0U)</td></tr>
<tr class="separator:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) == 0U)</td></tr>
<tr class="separator:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53e66bfd35d315af80f7d33a811de7c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) == 0U)</td></tr>
<tr class="separator:gae53e66bfd35d315af80f7d33a811de7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78941ee33c71aa732c6e865048574d37"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_SRAM2SMEN) == 0U)</td></tr>
<tr class="separator:ga78941ee33c71aa732c6e865048574d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5379dde2a5d532588ff930fab2c9ade2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) == 0U)</td></tr>
<tr class="separator:ga5379dde2a5d532588ff930fab2c9ade2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b5c1c60774ca2af36591d897eb352b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;AHB2SMENR, RCC_AHB2SMENR_RNGSMEN) == 0U)</td></tr>
<tr class="separator:gac7b5c1c60774ca2af36591d897eb352b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38181befdeecf6a61c03885d3645bf1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_TIM2SMEN) != 0U)</td></tr>
<tr class="separator:gaf38181befdeecf6a61c03885d3645bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5d8a349946a4c0698d754ee107c3cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_TIM6SMEN) != 0U)</td></tr>
<tr class="separator:ga8d5d8a349946a4c0698d754ee107c3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b229aff9ca29a44a5470f52a48bb2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_WWDGSMEN) != 0U)</td></tr>
<tr class="separator:ga60b229aff9ca29a44a5470f52a48bb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dc6d0fdf5c1c70158336df3bf5e097"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_USART2SMEN) != 0U)</td></tr>
<tr class="separator:ga91dc6d0fdf5c1c70158336df3bf5e097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a3efabea0fb3cffae7be7726dd668e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_I2C1SMEN) != 0U)</td></tr>
<tr class="separator:ga39a3efabea0fb3cffae7be7726dd668e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae09cbe8d45bdf89178a4adfed223f4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_I2C3SMEN) != 0U)</td></tr>
<tr class="separator:gaae09cbe8d45bdf89178a4adfed223f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898edde3fc183744da208db023828303"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_PWRSMEN) != 0U)</td></tr>
<tr class="separator:ga898edde3fc183744da208db023828303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2baaafae70189f5ee828764fd3e0aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_OPAMP_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_OPAMPSMEN) != 0U)</td></tr>
<tr class="separator:gaaa2baaafae70189f5ee828764fd3e0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffbc4ed076ab667f6d48b734a8d2220e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_LPTIM1SMEN) != 0U)</td></tr>
<tr class="separator:gaffbc4ed076ab667f6d48b734a8d2220e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfabd5ae7c0d36c5971387ed58059f67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR2, RCC_APB1SMENR2_LPUART1SMEN) != 0U)</td></tr>
<tr class="separator:gabfabd5ae7c0d36c5971387ed58059f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448c06537741a356609e5f9dfa27509e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR2, RCC_APB1SMENR2_LPTIM2SMEN) != 0U)</td></tr>
<tr class="separator:ga448c06537741a356609e5f9dfa27509e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a89c97a19d5057d710e475ff24b71ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_TIM2SMEN) == 0U)</td></tr>
<tr class="separator:ga0a89c97a19d5057d710e475ff24b71ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa07cf3cfeac5be4071e52201dfcc7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_TIM6SMEN) == 0U)</td></tr>
<tr class="separator:gaafa07cf3cfeac5be4071e52201dfcc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbf3b3683a84bac98b6d15d921f5ec8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_WWDGSMEN) == 0U)</td></tr>
<tr class="separator:ga3cbf3b3683a84bac98b6d15d921f5ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83f4e02928278fc0d9373020a82f4e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_USART2SMEN) == 0U)</td></tr>
<tr class="separator:gad83f4e02928278fc0d9373020a82f4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133208873edc0be1774bf4f3c224a2ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_I2C1SMEN) == 0U)</td></tr>
<tr class="separator:ga133208873edc0be1774bf4f3c224a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06401c2fc03285cb8a484569d0ec2f3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_I2C3SMEN) == 0U)</td></tr>
<tr class="separator:ga06401c2fc03285cb8a484569d0ec2f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a44a1aacea32084e5bcdba69e4a636"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_PWRSMEN) == 0U)</td></tr>
<tr class="separator:ga13a44a1aacea32084e5bcdba69e4a636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1816902da3b642b59136e69e6e48cc4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_OPAMP_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_OPAMPSMEN) == 0U)</td></tr>
<tr class="separator:gaf1816902da3b642b59136e69e6e48cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5d0c823a0efc995389abaa7e8bef4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR1, RCC_APB1SMENR1_LPTIM1SMEN) == 0U)</td></tr>
<tr class="separator:ga4b5d0c823a0efc995389abaa7e8bef4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7710f33531a498c0def848039e06827a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR2, RCC_APB1SMENR2_LPUART1SMEN) == 0U)</td></tr>
<tr class="separator:ga7710f33531a498c0def848039e06827a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f3f62a0fb9aa17dd0ff5e4effa5844"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB1SMENR2, RCC_APB1SMENR2_LPTIM2SMEN) == 0U)</td></tr>
<tr class="separator:ga65f3f62a0fb9aa17dd0ff5e4effa5844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e518b9a088d789d700d121db458403a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) != 0U)</td></tr>
<tr class="separator:ga0e518b9a088d789d700d121db458403a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b265851c7557da6b372ff462819caa9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM1SMEN) != 0U)</td></tr>
<tr class="separator:ga0b265851c7557da6b372ff462819caa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db4e1edb831584a39e791c16edfea28"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_SPI1SMEN) != 0U)</td></tr>
<tr class="separator:ga2db4e1edb831584a39e791c16edfea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1059a391a514543547809a524b4cdf0d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_USART1SMEN) != 0U)</td></tr>
<tr class="separator:ga1059a391a514543547809a524b4cdf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44817c5edd50805a6a4a101c463e2578"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM15_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM15SMEN) != 0U)</td></tr>
<tr class="separator:ga44817c5edd50805a6a4a101c463e2578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9f81eb8d1fe44a89ac57c1fc3a5b2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM16SMEN) != 0U)</td></tr>
<tr class="separator:gacb9f81eb8d1fe44a89ac57c1fc3a5b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_SYSCFGSMEN) == 0U)</td></tr>
<tr class="separator:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a957797ebffd3e539bb4c833c29a3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM1SMEN) == 0U)</td></tr>
<tr class="separator:ga78a957797ebffd3e539bb4c833c29a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a82b96c7950398956ee6f58c3d5dda"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_SPI1SMEN) == 0U)</td></tr>
<tr class="separator:gab9a82b96c7950398956ee6f58c3d5dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2123ed8a27c8cf060899c1e7a923b8c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_USART1SMEN) == 0U)</td></tr>
<tr class="separator:ga2123ed8a27c8cf060899c1e7a923b8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd995c3eeef42487d978242fcc9327b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM15_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM15SMEN) == 0U)</td></tr>
<tr class="separator:ga0dd995c3eeef42487d978242fcc9327b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b203fb1b015bc48bd3a707654d501ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;APB2SMENR, RCC_APB2SMENR_TIM16SMEN) == 0U)</td></tr>
<tr class="separator:ga9b203fb1b015bc48bd3a707654d501ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___backup___domain___reset.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to force or release the Backup domain reset.  <a href="group___r_c_c___backup___domain___reset.html#ga3bf7da608ff985873ca8e248fb1dc4f0">More...</a><br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_BACKUPRESET_RELEASE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_BDRST)</td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the RTC clock.  <a href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">More...</a><br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RTC_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCEN)</td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed 16MHz oscillator (HSI).  <a href="group___r_c_c___exported___macros.html#gaab944f562b53fc74bcc0e4958388fd42">More...</a><br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_HSI_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga74c3b20fdb9a7672c50aa97bb46537b1">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(__HSICALIBRATIONVALUE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, (__HSICALIBRATIONVALUE__) &lt;&lt; RCC_ICSCR_HSITRIM_Pos)</td></tr>
<tr class="memdesc:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed 16MHz oscillator (HSI) calibration value.  <a href="group___r_c_c___exported___macros.html#ga74c3b20fdb9a7672c50aa97bb46537b1">More...</a><br /></td></tr>
<tr class="separator:ga74c3b20fdb9a7672c50aa97bb46537b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7d0e174acf397e7d1410dddc54486b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga0a7d0e174acf397e7d1410dddc54486b">__HAL_RCC_HSIAUTOMATIC_START_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0aba1e728b2409378cda9d59e6a506">RCC_CR_HSIASFS</a>)</td></tr>
<tr class="memdesc:ga0a7d0e174acf397e7d1410dddc54486b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the wakeup the Internal High Speed oscillator (HSI) in parallel to the Internal Multi Speed oscillator (MSI) used at system wakeup.  <a href="group___r_c_c___exported___macros.html#ga0a7d0e174acf397e7d1410dddc54486b">More...</a><br /></td></tr>
<tr class="separator:ga0a7d0e174acf397e7d1410dddc54486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bd79bc1e116a980b1218af2f4b3597"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_HSIAUTOMATIC_START_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f0aba1e728b2409378cda9d59e6a506">RCC_CR_HSIASFS</a>)</td></tr>
<tr class="separator:gaf9bd79bc1e116a980b1218af2f4b3597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae069a430441e0547d753a7b47feaebd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gae069a430441e0547d753a7b47feaebd1">__HAL_RCC_HSISTOP_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="memdesc:gae069a430441e0547d753a7b47feaebd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for USARTs and I2Cs.  <a href="group___r_c_c___exported___macros.html#gae069a430441e0547d753a7b47feaebd1">More...</a><br /></td></tr>
<tr class="separator:gae069a430441e0547d753a7b47feaebd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_HSISTOP_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>)</td></tr>
<tr class="separator:gaca5ca4b6c2cbd0e638b4c3b8b71cbc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6797e8502d134483ba092f5d4345c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf6797e8502d134483ba092f5d4345c70">__HAL_RCC_MSI_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>)</td></tr>
<tr class="memdesc:gaf6797e8502d134483ba092f5d4345c70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Multi Speed oscillator (MSI).  <a href="group___r_c_c___exported___macros.html#gaf6797e8502d134483ba092f5d4345c70">More...</a><br /></td></tr>
<tr class="separator:gaf6797e8502d134483ba092f5d4345c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c15fd232bd099f020e508fe9c3cd12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_MSI_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>)</td></tr>
<tr class="separator:ga49c15fd232bd099f020e508fe9c3cd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e9aac4b5b3049bf2e10d04f2424e0ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2e9aac4b5b3049bf2e10d04f2424e0ce">__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST</a>(__MSICALIBRATIONVALUE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>, (__MSICALIBRATIONVALUE__) &lt;&lt; RCC_ICSCR_MSITRIM_Pos)</td></tr>
<tr class="memdesc:ga2e9aac4b5b3049bf2e10d04f2424e0ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro Adjusts the Internal Multi Speed oscillator (MSI) calibration value.  <a href="group___r_c_c___exported___macros.html#ga2e9aac4b5b3049bf2e10d04f2424e0ce">More...</a><br /></td></tr>
<tr class="separator:ga2e9aac4b5b3049bf2e10d04f2424e0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe679885cf67635d1ec8c36eb9bc4688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafe679885cf67635d1ec8c36eb9bc4688">__HAL_RCC_MSI_RANGE_CONFIG</a>(__MSIRANGEVALUE__)</td></tr>
<tr class="memdesc:gafe679885cf67635d1ec8c36eb9bc4688"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro configures the Internal Multi Speed oscillator (MSI) clock range in run mode.  <a href="group___r_c_c___exported___macros.html#gafe679885cf67635d1ec8c36eb9bc4688">More...</a><br /></td></tr>
<tr class="separator:gafe679885cf67635d1ec8c36eb9bc4688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ea8235fad928775ea22e112b18cb59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gab9ea8235fad928775ea22e112b18cb59">__HAL_RCC_MSI_STANDBY_RANGE_CONFIG</a>(__MSIRANGEVALUE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CSR, RCC_CSR_MSISRANGE, (__MSIRANGEVALUE__) &lt;&lt; 4U)</td></tr>
<tr class="memdesc:gab9ea8235fad928775ea22e112b18cb59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro configures the Internal Multi Speed oscillator (MSI) clock range after Standby mode After Standby its frequency can be selected between 4 possible values (1, 2, 4 or 8 MHz).  <a href="group___r_c_c___exported___macros.html#gab9ea8235fad928775ea22e112b18cb59">More...</a><br /></td></tr>
<tr class="separator:gab9ea8235fad928775ea22e112b18cb59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad04b0c76f81734ba4881d97321667b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaad04b0c76f81734ba4881d97321667b9">__HAL_RCC_GET_MSI_RANGE</a>()</td></tr>
<tr class="memdesc:gaad04b0c76f81734ba4881d97321667b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the Internal Multi Speed oscillator (MSI) clock range in run mode.  <a href="group___r_c_c___exported___macros.html#gaad04b0c76f81734ba4881d97321667b9">More...</a><br /></td></tr>
<tr class="separator:gaad04b0c76f81734ba4881d97321667b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___exported___macros.html#ga560de8b8991db4a296de878a7a8aa58b">More...</a><br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_LSI_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CSR, RCC_CSR_LSION)</td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <a href="group___r_c_c___exported___macros.html#gaa3d98648399f15d02645ef84f6ca8e4b">More...</a><br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <a href="group___r_c_c___exported___macros.html#ga6b2b48f429e347c1c9c469122c64798b">More...</a><br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">__HAL_RCC_RTC_CONFIG</a>(__RTC_CLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG( RCC-&gt;BDCR, RCC_BDCR_RTCSEL, (__RTC_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to configure the RTC clock (RTCCLK).  <a href="group___r_c_c___exported___macros.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">More...</a><br /></td></tr>
<tr class="separator:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;BDCR, RCC_BDCR_RTCSEL))</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <a href="group___r_c_c___exported___macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44">More...</a><br /></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the main PLL.  <a href="group___r_c_c___exported___macros.html#gaaf196a2df41b0bcbc32745c2b218e696">More...</a><br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PLL_DISABLE</b>()&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a8466f991888332ec978dc92c62d7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaf9a8466f991888332ec978dc92c62d7d">__HAL_RCC_PLL_PLLSOURCE_CONFIG</a>(__PLLSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))</td></tr>
<tr class="memdesc:gaf9a8466f991888332ec978dc92c62d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL clock source.  <a href="group___r_c_c___exported___macros.html#gaf9a8466f991888332ec978dc92c62d7d">More...</a><br /></td></tr>
<tr class="separator:gaf9a8466f991888332ec978dc92c62d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">__HAL_RCC_PLL_PLLM_CONFIG</a>(__PLLM__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLM, ((__PLLM__) - 1) &lt;&lt; 4U)</td></tr>
<tr class="memdesc:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL source division factor M.  <a href="group___r_c_c___exported___macros.html#gabca62f581e6c2553cca7ef0d7a2a4b7f">More...</a><br /></td></tr>
<tr class="separator:gabca62f581e6c2553cca7ef0d7a2a4b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6015c0052e797d909e5d9eab7771c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gafc6015c0052e797d909e5d9eab7771c9">__HAL_RCC_PLL_CONFIG</a>(__PLLSOURCE__,  __PLLM__,  __PLLN__,  __PLLQ__,  __PLLR__)</td></tr>
<tr class="memdesc:gafc6015c0052e797d909e5d9eab7771c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <a href="group___r_c_c___exported___macros.html#gafc6015c0052e797d909e5d9eab7771c9">More...</a><br /></td></tr>
<tr class="separator:gafc6015c0052e797d909e5d9eab7771c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLLSRC))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL clock source.  <a href="group___r_c_c___exported___macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">More...</a><br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab70beccea4c82e4acc69befcdb5e862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaab70beccea4c82e4acc69befcdb5e862">__HAL_RCC_PLLCLKOUT_ENABLE</a>(__PLLCLOCKOUT__)&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td></tr>
<tr class="memdesc:gaab70beccea4c82e4acc69befcdb5e862"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable each clock output (RCC_PLL_SYSCLK, RCC_PLL_48M1CLK, RCC_PLL_SAI3CLK)  <a href="group___r_c_c___exported___macros.html#gaab70beccea4c82e4acc69befcdb5e862">More...</a><br /></td></tr>
<tr class="separator:gaab70beccea4c82e4acc69befcdb5e862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee19cf9a5cb792b5c9a94ad88103ab93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PLLCLKOUT_DISABLE</b>(__PLLCLOCKOUT__)&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td></tr>
<tr class="separator:gaee19cf9a5cb792b5c9a94ad88103ab93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df63b4aaea1551f9d4ba3fe22360cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga8df63b4aaea1551f9d4ba3fe22360cbb">__HAL_RCC_GET_PLLCLKOUT_CONFIG</a>(__PLLCLOCKOUT__)&#160;&#160;&#160;READ_BIT(RCC-&gt;PLLCFGR, (__PLLCLOCKOUT__))</td></tr>
<tr class="memdesc:ga8df63b4aaea1551f9d4ba3fe22360cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get clock output enable status (RCC_PLL_SYSCLK, RCC_PLL_48M1CLK, RCC_PLL_SAI3CLK)  <a href="group___r_c_c___exported___macros.html#ga8df63b4aaea1551f9d4ba3fe22360cbb">More...</a><br /></td></tr>
<tr class="separator:ga8df63b4aaea1551f9d4ba3fe22360cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gaa29be28740b3d480e83efbc2e695c1b8">__HAL_RCC_SYSCLK_CONFIG</a>(__SYSCLKSOURCE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__SYSCLKSOURCE__))</td></tr>
<tr class="memdesc:gaa29be28740b3d480e83efbc2e695c1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <a href="group___r_c_c___exported___macros.html#gaa29be28740b3d480e83efbc2e695c1b8">More...</a><br /></td></tr>
<tr class="separator:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>))</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <a href="group___r_c_c___exported___macros.html#gac99c2453d9e77c8b457acc0210e754c2">More...</a><br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#gad6731530ebbbcc0696e9bd94eb0d2724">__HAL_RCC_LSEDRIVE_CONFIG</a>(__LSEDRIVE__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;BDCR, RCC_BDCR_LSEDRV, (__LSEDRIVE__))</td></tr>
<tr class="memdesc:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE) drive capability.  <a href="group___r_c_c___exported___macros.html#gad6731530ebbbcc0696e9bd94eb0d2724">More...</a><br /></td></tr>
<tr class="separator:gad6731530ebbbcc0696e9bd94eb0d2724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e665d8b6f33fd9371bb4fff4ce54811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga3e665d8b6f33fd9371bb4fff4ce54811">__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</a>(__STOPWUCLK__)&#160;&#160;&#160;                  MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>, (__STOPWUCLK__))</td></tr>
<tr class="memdesc:ga3e665d8b6f33fd9371bb4fff4ce54811"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the wake up from stop clock.  <a href="group___r_c_c___exported___macros.html#ga3e665d8b6f33fd9371bb4fff4ce54811">More...</a><br /></td></tr>
<tr class="separator:ga3e665d8b6f33fd9371bb4fff4ce54811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___macros.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;                 MODIFY_REG(RCC-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>), ((__MCOCLKSOURCE__) | (__MCODIV__)))</td></tr>
<tr class="memdesc:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO clock.  <a href="group___r_c_c___exported___macros.html#ga7e5f7f1efc92794b6f0e96068240b45e">More...</a><br /></td></tr>
<tr class="separator:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;SET_BIT(RCC-&gt;CIER, (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt(s).  <a href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">More...</a><br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;CLEAR_BIT(RCC-&gt;CIER, (__INTERRUPT__))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt(s).  <a href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">More...</a><br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;WRITE_REG(RCC-&gt;CICR, (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits.  <a href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">More...</a><br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(READ_BIT(RCC-&gt;CIFR, (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the RCC interrupt has occurred or not.  <a href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">More...</a><br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CSR, RCC_CSR_RMVF)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags. The reset flags are: RCC_FLAG_FWRRST, RCC_FLAG_OBLRST, RCC_FLAG_PINRST, RCC_FLAG_BORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.  <a href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">More...</a><br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)</td></tr>
<tr class="memdesc:gae2d7d461630562bf2a2ddb31b1f96449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check whether the selected RCC flag is set or not.  <a href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">More...</a><br /></td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56feb1abcd35b22427fa55164c585afa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CR_REG_INDEX</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ga56feb1abcd35b22427fa55164c585afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114b3e5b2a2cdb5d85f65511fe085a6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BDCR_REG_INDEX</b>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:ga114b3e5b2a2cdb5d85f65511fe085a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSR_REG_INDEX</b>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_FLAG_MASK</b>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68584e3b585c1c1770d504a030d0dd34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga68584e3b585c1c1770d504a030d0dd34">IS_RCC_OSCILLATORTYPE</a>(__OSCILLATOR__)</td></tr>
<tr class="separator:ga68584e3b585c1c1770d504a030d0dd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">IS_RCC_HSE</a>(__HSE__)</td></tr>
<tr class="separator:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga6c766af016cdc1d63f1ed64c5082737c">IS_RCC_LSE</a>(__LSE__)</td></tr>
<tr class="separator:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230f351a740560f6b51cdc4b7051606e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_HSI</b>(__HSI__)&#160;&#160;&#160;(((__HSI__) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>) || ((__HSI__) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>))</td></tr>
<tr class="separator:ga230f351a740560f6b51cdc4b7051606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1715cf2ee55db0d5b63b242ed63dab5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_HSI_CALIBRATION_VALUE</b>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a> &gt;&gt; RCC_ICSCR_HSITRIM_Pos))</td></tr>
<tr class="separator:ga1715cf2ee55db0d5b63b242ed63dab5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_LSI</b>(__LSI__)&#160;&#160;&#160;(((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac570b69943ae13dc611be7cf1216a76e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MSI</b>(__MSI__)&#160;&#160;&#160;(((__MSI__) == <a class="el" href="group___r_c_c___m_s_i___config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">RCC_MSI_OFF</a>) || ((__MSI__) == <a class="el" href="group___r_c_c___m_s_i___config.html#gabf942d45be1bc843650abc9e79426739">RCC_MSI_ON</a>))</td></tr>
<tr class="separator:gac570b69943ae13dc611be7cf1216a76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafddad15a3c57d33518053c9e6068d883"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MSICALIBRATION_VALUE</b>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= 255U)</td></tr>
<tr class="separator:gafddad15a3c57d33518053c9e6068d883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga4e8a1f3a151c3011e915df4da312dd73">IS_RCC_PLL</a>(__PLL__)</td></tr>
<tr class="separator:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13202f72c93b28705bd35aab3cbd951f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga13202f72c93b28705bd35aab3cbd951f">IS_RCC_PLLSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga13202f72c93b28705bd35aab3cbd951f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa3c5466a7e3c5adb779ce18f788a3c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLM_VALUE</b>(__VALUE__)&#160;&#160;&#160;((1U &lt;= (__VALUE__)) &amp;&amp; ((__VALUE__) &lt;= 8U))</td></tr>
<tr class="separator:gaefa3c5466a7e3c5adb779ce18f788a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9384dbb3bd0ec1c24093a9ecf075ce8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLN_VALUE</b>(__VALUE__)&#160;&#160;&#160;((8U &lt;= (__VALUE__)) &amp;&amp; ((__VALUE__) &lt;= 86U))</td></tr>
<tr class="separator:ga9384dbb3bd0ec1c24093a9ecf075ce8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e08547541611b4964de8ac95159365f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLP_VALUE</b>(__VALUE__)&#160;&#160;&#160;(((__VALUE__) == 7U) || ((__VALUE__) == 17U))</td></tr>
<tr class="separator:ga0e08547541611b4964de8ac95159365f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4a925c5ed1cd0deec4f390d290477b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga6d4a925c5ed1cd0deec4f390d290477b">IS_RCC_PLLQ_VALUE</a>(__VALUE__)</td></tr>
<tr class="separator:ga6d4a925c5ed1cd0deec4f390d290477b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276557dff8cad401f08c524ff17c4e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga276557dff8cad401f08c524ff17c4e12">IS_RCC_PLLR_VALUE</a>(__VALUE__)</td></tr>
<tr class="separator:ga276557dff8cad401f08c524ff17c4e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab858942210685d5f8c7b06c28712fb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gab858942210685d5f8c7b06c28712fb9d">IS_RCC_MSI_CLOCK_RANGE</a>(__RANGE__)</td></tr>
<tr class="separator:gab858942210685d5f8c7b06c28712fb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa599ff9388c39fd1822aace9d79c3930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gaa599ff9388c39fd1822aace9d79c3930">IS_RCC_MSI_STANDBY_CLOCK_RANGE</a>(__RANGE__)</td></tr>
<tr class="separator:gaa599ff9388c39fd1822aace9d79c3930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5639cc7f37f0cb7ce1e5d0f3918a48ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_CLOCKTYPE</b>(__CLK__)&#160;&#160;&#160;((1U &lt;= (__CLK__)) &amp;&amp; ((__CLK__) &lt;= 15U))</td></tr>
<tr class="separator:ga5639cc7f37f0cb7ce1e5d0f3918a48ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga7dc6fce00c2191e691fb2b17dd176d65">IS_RCC_SYSCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">IS_RCC_HCLK</a>(__HCLK__)</td></tr>
<tr class="separator:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">IS_RCC_PCLK</a>(__PCLK__)</td></tr>
<tr class="separator:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">IS_RCC_RTCCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5368a0b11fbade7ce74f2903dd39b46a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MCO</b>(__MCOX__)&#160;&#160;&#160;((__MCOX__) == RCC_MCO1)</td></tr>
<tr class="separator:ga5368a0b11fbade7ce74f2903dd39b46a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17690472f266a032db5324907a0ddc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga17690472f266a032db5324907a0ddc31">IS_RCC_MCO1SOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga17690472f266a032db5324907a0ddc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab281379d2f6361a20a082259be63af0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gab281379d2f6361a20a082259be63af0f">IS_RCC_MCODIV</a>(__DIV__)</td></tr>
<tr class="separator:gab281379d2f6361a20a082259be63af0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52778efb019c0bae5ac6dfb3592c290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gad52778efb019c0bae5ac6dfb3592c290">IS_RCC_LSE_DRIVE</a>(__DRIVE__)</td></tr>
<tr class="separator:gad52778efb019c0bae5ac6dfb3592c290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada59edca0ae621d02a6d4bff401130c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gada59edca0ae621d02a6d4bff401130c3">IS_RCC_STOP_WAKEUPCLOCK</a>(__SOURCE__)</td></tr>
<tr class="separator:gada59edca0ae621d02a6d4bff401130c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_DeInit</b> (void)</td></tr>
<tr class="separator:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_OscConfig</b> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top">
<a class="el" href="stm32l4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_ClockConfig</b> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_MCOConfig</b> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_EnableCSS</b> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetSysClockFreq</b> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetHCLKFreq</b> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetPCLK1Freq</b> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memItemLeft" align="right" valign="top">
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetPCLK2Freq</b> (void)</td></tr>
<tr class="separator:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetOscConfig</b> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetClockConfig</b> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_NMI_IRQHandler</b> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memItemLeft" align="right" valign="top">
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_CSSCallback</b> (void)</td></tr>
<tr class="separator:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of RCC HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p >This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Developed by &#160;<a href="https://www.catolicasc.org.br/">
<img class="footer" src="CatolicaSC.png" alt="Centro universitário Católica de Santa Catarina"/>
</a>
</small></address>
</body>
</html>
