// Seed: 3591254475
module module_0 (
    output tri0  id_0,
    output wor   id_1,
    output wand  id_2,
    output uwire id_3,
    input  wor   id_4,
    input  uwire id_5
);
  wire id_7;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1,
    output wor  id_2,
    input  tri  id_3,
    output wor  id_4,
    output wor  id_5,
    input  tri1 id_6
);
  assign id_1 = 1 - 1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_2,
      id_3,
      id_0
  );
  assign modCall_1.type_3 = 0;
endmodule
module module_2 ();
  assign id_1 = id_1;
  assign module_0.id_3 = 0;
endmodule
