<html lang="en">
<head>
<title>MIPS Options - Using the GNU Compiler Collection (GCC)</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Using the GNU Compiler Collection (GCC)">
<meta name="generator" content="makeinfo 4.8">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="Submodel-Options.html#Submodel-Options" title="Submodel Options">
<link rel="prev" href="MCore-Options.html#MCore-Options" title="MCore Options">
<link rel="next" href="MMIX-Options.html#MMIX-Options" title="MMIX Options">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<!--
Copyright (C) 1988, 1989, 1992, 1993, 1994, 1995, 1996, 1997, 1998,
1999, 2000, 2001, 2002, 2003, 2004, 2005 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.2 or
any later version published by the Free Software Foundation; with the
Invariant Sections being ``GNU General Public License'' and ``Funding
Free Software'', the Front-Cover texts being (a) (see below), and with
the Back-Cover Texts being (b) (see below).  A copy of the license is
included in the section entitled ``GNU Free Documentation License''.

(a) The FSF's Front-Cover Text is:

     A GNU Manual

(b) The FSF's Back-Cover Text is:

     You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development.-->
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc    { font-variant:small-caps }
  span.roman { font-family:serif; font-weight:normal; } 
  span.sansserif { font-family:sans-serif; font-weight:normal; } 
--></style>
</head>
<body>
<div class="node">
<p>
<a name="MIPS-Options"></a>
Next:&nbsp;<a rel="next" accesskey="n" href="MMIX-Options.html#MMIX-Options">MMIX Options</a>,
Previous:&nbsp;<a rel="previous" accesskey="p" href="MCore-Options.html#MCore-Options">MCore Options</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="Submodel-Options.html#Submodel-Options">Submodel Options</a>
<hr>
</div>

<h4 class="subsection">3.17.21 MIPS Options</h4>

<p><a name="index-MIPS-options-1195"></a>
     <dl>
<dt><code>-EB</code><dd><a name="index-EB-1196"></a>Generate big-endian code.

     <br><dt><code>-EL</code><dd><a name="index-EL-1197"></a>Generate little-endian code.  This is the default for `<samp><span class="samp">mips*el-*-*</span></samp>'
configurations.

     <br><dt><code>-march=</code><var>arch</var><dd><a name="index-march-1198"></a>Generate code that will run on <var>arch</var>, which can be the name of a
generic MIPS ISA, or the name of a particular processor. 
The ISA names are:
`<samp><span class="samp">mips1</span></samp>', `<samp><span class="samp">mips2</span></samp>', `<samp><span class="samp">mips3</span></samp>', `<samp><span class="samp">mips4</span></samp>',
`<samp><span class="samp">mips32</span></samp>', `<samp><span class="samp">mips32r2</span></samp>', and `<samp><span class="samp">mips64</span></samp>'. 
The processor names are:
`<samp><span class="samp">4kc</span></samp>', `<samp><span class="samp">4km</span></samp>', `<samp><span class="samp">4kp</span></samp>',
`<samp><span class="samp">5kc</span></samp>', `<samp><span class="samp">5kf</span></samp>',
`<samp><span class="samp">20kc</span></samp>',
`<samp><span class="samp">24k</span></samp>', `<samp><span class="samp">24kc</span></samp>', `<samp><span class="samp">24kf</span></samp>', `<samp><span class="samp">24kx</span></samp>',
`<samp><span class="samp">m4k</span></samp>',
`<samp><span class="samp">orion</span></samp>',
`<samp><span class="samp">r2000</span></samp>', `<samp><span class="samp">r3000</span></samp>', `<samp><span class="samp">r3900</span></samp>', `<samp><span class="samp">r4000</span></samp>', `<samp><span class="samp">r4400</span></samp>',
`<samp><span class="samp">r4600</span></samp>', `<samp><span class="samp">r4650</span></samp>', `<samp><span class="samp">r6000</span></samp>', `<samp><span class="samp">r8000</span></samp>',
`<samp><span class="samp">rm7000</span></samp>', `<samp><span class="samp">rm9000</span></samp>',
`<samp><span class="samp">sb1</span></samp>',
`<samp><span class="samp">sr71000</span></samp>',
`<samp><span class="samp">vr4100</span></samp>', `<samp><span class="samp">vr4111</span></samp>', `<samp><span class="samp">vr4120</span></samp>', `<samp><span class="samp">vr4130</span></samp>', `<samp><span class="samp">vr4300</span></samp>',
`<samp><span class="samp">vr5000</span></samp>', `<samp><span class="samp">vr5400</span></samp>' and `<samp><span class="samp">vr5500</span></samp>'. 
The special value `<samp><span class="samp">from-abi</span></samp>' selects the
most compatible architecture for the selected ABI (that is,
`<samp><span class="samp">mips1</span></samp>' for 32-bit ABIs and `<samp><span class="samp">mips3</span></samp>' for 64-bit ABIs).

     <p>In processor names, a final `<samp><span class="samp">000</span></samp>' can be abbreviated as `<samp><span class="samp">k</span></samp>'
(for example, `<samp><span class="samp">-march=r2k</span></samp>').  Prefixes are optional, and
`<samp><span class="samp">vr</span></samp>' may be written `<samp><span class="samp">r</span></samp>'.

     <p>GCC defines two macros based on the value of this option.  The first
is `<samp><span class="samp">_MIPS_ARCH</span></samp>', which gives the name of target architecture, as
a string.  The second has the form `<samp><span class="samp">_MIPS_ARCH_</span><var>foo</var></samp>',
where <var>foo</var> is the capitalized value of `<samp><span class="samp">_MIPS_ARCH</span></samp>'. 
For example, `<samp><span class="samp">-march=r2000</span></samp>' will set `<samp><span class="samp">_MIPS_ARCH</span></samp>'
to `<samp><span class="samp">"r2000"</span></samp>' and define the macro `<samp><span class="samp">_MIPS_ARCH_R2000</span></samp>'.

     <p>Note that the `<samp><span class="samp">_MIPS_ARCH</span></samp>' macro uses the processor names given
above.  In other words, it will have the full prefix and will not
abbreviate `<samp><span class="samp">000</span></samp>' as `<samp><span class="samp">k</span></samp>'.  In the case of `<samp><span class="samp">from-abi</span></samp>',
the macro names the resolved architecture (either `<samp><span class="samp">"mips1"</span></samp>' or
`<samp><span class="samp">"mips3"</span></samp>').  It names the default architecture when no
<samp><span class="option">-march</span></samp> option is given.

     <br><dt><code>-mtune=</code><var>arch</var><dd><a name="index-mtune-1199"></a>Optimize for <var>arch</var>.  Among other things, this option controls
the way instructions are scheduled, and the perceived cost of arithmetic
operations.  The list of <var>arch</var> values is the same as for
<samp><span class="option">-march</span></samp>.

     <p>When this option is not used, GCC will optimize for the processor
specified by <samp><span class="option">-march</span></samp>.  By using <samp><span class="option">-march</span></samp> and
<samp><span class="option">-mtune</span></samp> together, it is possible to generate code that will
run on a family of processors, but optimize the code for one
particular member of that family.

     <p>`<samp><span class="samp">-mtune</span></samp>' defines the macros `<samp><span class="samp">_MIPS_TUNE</span></samp>' and
`<samp><span class="samp">_MIPS_TUNE_</span><var>foo</var></samp>', which work in the same way as the
`<samp><span class="samp">-march</span></samp>' ones described above.

     <br><dt><code>-mips1</code><dd><a name="index-mips1-1200"></a>Equivalent to `<samp><span class="samp">-march=mips1</span></samp>'.

     <br><dt><code>-mips2</code><dd><a name="index-mips2-1201"></a>Equivalent to `<samp><span class="samp">-march=mips2</span></samp>'.

     <br><dt><code>-mips3</code><dd><a name="index-mips3-1202"></a>Equivalent to `<samp><span class="samp">-march=mips3</span></samp>'.

     <br><dt><code>-mips4</code><dd><a name="index-mips4-1203"></a>Equivalent to `<samp><span class="samp">-march=mips4</span></samp>'.

     <br><dt><code>-mips32</code><dd><a name="index-mips32-1204"></a>Equivalent to `<samp><span class="samp">-march=mips32</span></samp>'.

     <br><dt><code>-mips32r2</code><dd><a name="index-mips32r2-1205"></a>Equivalent to `<samp><span class="samp">-march=mips32r2</span></samp>'.

     <br><dt><code>-mips64</code><dd><a name="index-mips64-1206"></a>Equivalent to `<samp><span class="samp">-march=mips64</span></samp>'.

     <br><dt><code>-mips16</code><dt><code>-mno-mips16</code><dd><a name="index-mips16-1207"></a><a name="index-mno_002dmips16-1208"></a>Generate (do not generate) MIPS16 code.  If GCC is targetting a
MIPS32 or MIPS64 architecture, it will make use of the MIPS16e ASE.

     <br><dt><code>-mabi=32</code><dt><code>-mabi=o64</code><dt><code>-mabi=n32</code><dt><code>-mabi=64</code><dt><code>-mabi=eabi</code><dd><a name="index-mabi_003d32-1209"></a><a name="index-mabi_003do64-1210"></a><a name="index-mabi_003dn32-1211"></a><a name="index-mabi_003d64-1212"></a><a name="index-mabi_003deabi-1213"></a>Generate code for the given ABI.

     <p>Note that the EABI has a 32-bit and a 64-bit variant.  GCC normally
generates 64-bit code when you select a 64-bit architecture, but you
can use <samp><span class="option">-mgp32</span></samp> to get 32-bit code instead.

     <p>For information about the O64 ABI, see
<a href="http://gcc.gnu.org/projects/mipso64-abi.html">http://gcc.gnu.org/projects/mipso64-abi.html</a><!-- /@w -->.

     <br><dt><code>-mabicalls</code><dt><code>-mno-abicalls</code><dd><a name="index-mabicalls-1214"></a><a name="index-mno_002dabicalls-1215"></a>Generate (do not generate) SVR4-style position-independent code. 
<samp><span class="option">-mabicalls</span></samp> is the default for SVR4-based systems.

     <br><dt><code>-mxgot</code><dt><code>-mno-xgot</code><dd><a name="index-mxgot-1216"></a><a name="index-mno_002dxgot-1217"></a>Lift (do not lift) the usual restrictions on the size of the global
offset table.

     <p>GCC normally uses a single instruction to load values from the GOT. 
While this is relatively efficient, it will only work if the GOT
is smaller than about 64k.  Anything larger will cause the linker
to report an error such as:

     <p><a name="index-relocation-truncated-to-fit-_0028MIPS_0029-1218"></a>
     <pre class="smallexample">          relocation truncated to fit: R_MIPS_GOT16 foobar
     </pre>
     <p>If this happens, you should recompile your code with <samp><span class="option">-mxgot</span></samp>. 
It should then work with very large GOTs, although it will also be
less efficient, since it will take three instructions to fetch the
value of a global symbol.

     <p>Note that some linkers can create multiple GOTs.  If you have such a
linker, you should only need to use <samp><span class="option">-mxgot</span></samp> when a single object
file accesses more than 64k's worth of GOT entries.  Very few do.

     <p>These options have no effect unless GCC is generating position
independent code.

     <br><dt><code>-mgp32</code><dd><a name="index-mgp32-1219"></a>Assume that general-purpose registers are 32 bits wide.

     <br><dt><code>-mgp64</code><dd><a name="index-mgp64-1220"></a>Assume that general-purpose registers are 64 bits wide.

     <br><dt><code>-mfp32</code><dd><a name="index-mfp32-1221"></a>Assume that floating-point registers are 32 bits wide.

     <br><dt><code>-mfp64</code><dd><a name="index-mfp64-1222"></a>Assume that floating-point registers are 64 bits wide.

     <br><dt><code>-mhard-float</code><dd><a name="index-mhard_002dfloat-1223"></a>Use floating-point coprocessor instructions.

     <br><dt><code>-msoft-float</code><dd><a name="index-msoft_002dfloat-1224"></a>Do not use floating-point coprocessor instructions.  Implement
floating-point calculations using library calls instead.

     <br><dt><code>-msingle-float</code><dd><a name="index-msingle_002dfloat-1225"></a>Assume that the floating-point coprocessor only supports single-precision
operations.

     <dt><code>-mdouble-float</code><dd><a name="index-mdouble_002dfloat-1226"></a>Assume that the floating-point coprocessor supports double-precision
operations.  This is the default.

     <dt><code>-mdsp</code><dt><code>-mno-dsp</code><dd><a name="index-mdsp-1227"></a><a name="index-mno_002ddsp-1228"></a>Use (do not use) the MIPS DSP ASE.  See <a href="MIPS-DSP-Built_002din-Functions.html#MIPS-DSP-Built_002din-Functions">MIPS DSP Built-in Functions</a>.

     <dt><code>-mpaired-single</code><dt><code>-mno-paired-single</code><dd><a name="index-mpaired_002dsingle-1229"></a><a name="index-mno_002dpaired_002dsingle-1230"></a>Use (do not use) paired-single floating-point instructions. 
See <a href="MIPS-Paired_002dSingle-Support.html#MIPS-Paired_002dSingle-Support">MIPS Paired-Single Support</a>.  This option can only be used
when generating 64-bit code and requires hardware floating-point
support to be enabled.

     <dt><code>-mips3d</code><dt><code>-mno-mips3d</code><dd><a name="index-mips3d-1231"></a><a name="index-mno_002dmips3d-1232"></a>Use (do not use) the MIPS-3D ASE.  See <a href="MIPS_002d3D-Built_002din-Functions.html#MIPS_002d3D-Built_002din-Functions">MIPS-3D Built-in Functions</a>. 
The option <samp><span class="option">-mips3d</span></samp> implies <samp><span class="option">-mpaired-single</span></samp>.

     <br><dt><code>-mlong64</code><dd><a name="index-mlong64-1233"></a>Force <code>long</code> types to be 64 bits wide.  See <samp><span class="option">-mlong32</span></samp> for
an explanation of the default and the way that the pointer size is
determined.

     <br><dt><code>-mlong32</code><dd><a name="index-mlong32-1234"></a>Force <code>long</code>, <code>int</code>, and pointer types to be 32 bits wide.

     <p>The default size of <code>int</code>s, <code>long</code>s and pointers depends on
the ABI.  All the supported ABIs use 32-bit <code>int</code>s.  The n64 ABI
uses 64-bit <code>long</code>s, as does the 64-bit EABI; the others use
32-bit <code>long</code>s.  Pointers are the same size as <code>long</code>s,
or the same size as integer registers, whichever is smaller.

     <br><dt><code>-msym32</code><dt><code>-mno-sym32</code><dd><a name="index-msym32-1235"></a><a name="index-mno_002dsym32-1236"></a>Assume (do not assume) that all symbols have 32-bit values, regardless
of the selected ABI.  This option is useful in combination with
<samp><span class="option">-mabi=64</span></samp> and <samp><span class="option">-mno-abicalls</span></samp> because it allows GCC
to generate shorter and faster references to symbolic addresses.

     <br><dt><code>-G </code><var>num</var><dd><a name="index-G-1237"></a><a name="index-smaller-data-references-_0028MIPS_0029-1238"></a><a name="index-gp_002drelative-references-_0028MIPS_0029-1239"></a>Put global and static items less than or equal to <var>num</var> bytes into
the small data or bss section instead of the normal data or bss section. 
This allows the data to be accessed using a single instruction.

     <p>All modules should be compiled with the same <samp><span class="option">-G </span><var>num</var></samp>
value.

     <br><dt><code>-membedded-data</code><dt><code>-mno-embedded-data</code><dd><a name="index-membedded_002ddata-1240"></a><a name="index-mno_002dembedded_002ddata-1241"></a>Allocate variables to the read-only data section first if possible, then
next in the small data section if possible, otherwise in data.  This gives
slightly slower code than the default, but reduces the amount of RAM required
when executing, and thus may be preferred for some embedded systems.

     <br><dt><code>-muninit-const-in-rodata</code><dt><code>-mno-uninit-const-in-rodata</code><dd><a name="index-muninit_002dconst_002din_002drodata-1242"></a><a name="index-mno_002duninit_002dconst_002din_002drodata-1243"></a>Put uninitialized <code>const</code> variables in the read-only data section. 
This option is only meaningful in conjunction with <samp><span class="option">-membedded-data</span></samp>.

     <br><dt><code>-msplit-addresses</code><dt><code>-mno-split-addresses</code><dd><a name="index-msplit_002daddresses-1244"></a><a name="index-mno_002dsplit_002daddresses-1245"></a>Enable (disable) use of the <code>%hi()</code> and <code>%lo()</code> assembler
relocation operators.  This option has been superseded by
<samp><span class="option">-mexplicit-relocs</span></samp> but is retained for backwards compatibility.

     <br><dt><code>-mexplicit-relocs</code><dt><code>-mno-explicit-relocs</code><dd><a name="index-mexplicit_002drelocs-1246"></a><a name="index-mno_002dexplicit_002drelocs-1247"></a>Use (do not use) assembler relocation operators when dealing with symbolic
addresses.  The alternative, selected by <samp><span class="option">-mno-explicit-relocs</span></samp>,
is to use assembler macros instead.

     <p><samp><span class="option">-mexplicit-relocs</span></samp> is the default if GCC was configured
to use an assembler that supports relocation operators.

     <br><dt><code>-mcheck-zero-division</code><dt><code>-mno-check-zero-division</code><dd><a name="index-mcheck_002dzero_002ddivision-1248"></a><a name="index-mno_002dcheck_002dzero_002ddivision-1249"></a>Trap (do not trap) on integer division by zero.  The default is
<samp><span class="option">-mcheck-zero-division</span></samp>.

     <br><dt><code>-mdivide-traps</code><dt><code>-mdivide-breaks</code><dd><a name="index-mdivide_002dtraps-1250"></a><a name="index-mdivide_002dbreaks-1251"></a>MIPS systems check for division by zero by generating either a
conditional trap or a break instruction.  Using traps results in
smaller code, but is only supported on MIPS II and later.  Also, some
versions of the Linux kernel have a bug that prevents trap from
generating the proper signal (<code>SIGFPE</code>).  Use <samp><span class="option">-mdivide-traps</span></samp> to
allow conditional traps on architectures that support them and
<samp><span class="option">-mdivide-breaks</span></samp> to force the use of breaks.

     <p>The default is usually <samp><span class="option">-mdivide-traps</span></samp>, but this can be
overridden at configure time using <samp><span class="option">--with-divide=breaks</span></samp>. 
Divide-by-zero checks can be completely disabled using
<samp><span class="option">-mno-check-zero-division</span></samp>.

     <br><dt><code>-mmemcpy</code><dt><code>-mno-memcpy</code><dd><a name="index-mmemcpy-1252"></a><a name="index-mno_002dmemcpy-1253"></a>Force (do not force) the use of <code>memcpy()</code> for non-trivial block
moves.  The default is <samp><span class="option">-mno-memcpy</span></samp>, which allows GCC to inline
most constant-sized copies.

     <br><dt><code>-mlong-calls</code><dt><code>-mno-long-calls</code><dd><a name="index-mlong_002dcalls-1254"></a><a name="index-mno_002dlong_002dcalls-1255"></a>Disable (do not disable) use of the <code>jal</code> instruction.  Calling
functions using <code>jal</code> is more efficient but requires the caller
and callee to be in the same 256 megabyte segment.

     <p>This option has no effect on abicalls code.  The default is
<samp><span class="option">-mno-long-calls</span></samp>.

     <br><dt><code>-mmad</code><dt><code>-mno-mad</code><dd><a name="index-mmad-1256"></a><a name="index-mno_002dmad-1257"></a>Enable (disable) use of the <code>mad</code>, <code>madu</code> and <code>mul</code>
instructions, as provided by the R4650 ISA.

     <br><dt><code>-mfused-madd</code><dt><code>-mno-fused-madd</code><dd><a name="index-mfused_002dmadd-1258"></a><a name="index-mno_002dfused_002dmadd-1259"></a>Enable (disable) use of the floating point multiply-accumulate
instructions, when they are available.  The default is
<samp><span class="option">-mfused-madd</span></samp>.

     <p>When multiply-accumulate instructions are used, the intermediate
product is calculated to infinite precision and is not subject to
the FCSR Flush to Zero bit.  This may be undesirable in some
circumstances.

     <br><dt><code>-nocpp</code><dd><a name="index-nocpp-1260"></a>Tell the MIPS assembler to not run its preprocessor over user
assembler files (with a `<samp><span class="samp">.s</span></samp>' suffix) when assembling them.

     <br><dt><code>-mfix-r4000</code><dt><code>-mno-fix-r4000</code><dd><a name="index-mfix_002dr4000-1261"></a><a name="index-mno_002dfix_002dr4000-1262"></a>Work around certain R4000 CPU errata:
          <ul>
<li>A double-word or a variable shift may give an incorrect result if executed
immediately after starting an integer division. 
<li>A double-word or a variable shift may give an incorrect result if executed
while an integer multiplication is in progress. 
<li>An integer division may give an incorrect result if started in a delay slot
of a taken branch or a jump. 
</ul>

     <br><dt><code>-mfix-r4400</code><dt><code>-mno-fix-r4400</code><dd><a name="index-mfix_002dr4400-1263"></a><a name="index-mno_002dfix_002dr4400-1264"></a>Work around certain R4400 CPU errata:
          <ul>
<li>A double-word or a variable shift may give an incorrect result if executed
immediately after starting an integer division. 
</ul>

     <br><dt><code>-mfix-vr4120</code><dt><code>-mno-fix-vr4120</code><dd><a name="index-mfix_002dvr4120-1265"></a>Work around certain VR4120 errata:
          <ul>
<li><code>dmultu</code> does not always produce the correct result. 
<li><code>div</code> and <code>ddiv</code> do not always produce the correct result if one
of the operands is negative. 
</ul>
     The workarounds for the division errata rely on special functions in
<samp><span class="file">libgcc.a</span></samp>.  At present, these functions are only provided by
the <code>mips64vr*-elf</code> configurations.

     <p>Other VR4120 errata require a nop to be inserted between certain pairs of
instructions.  These errata are handled by the assembler, not by GCC itself.

     <br><dt><code>-mfix-vr4130</code><dd><a name="index-mfix_002dvr4130-1266"></a>Work around the VR4130 <code>mflo</code>/<code>mfhi</code> errata.  The
workarounds are implemented by the assembler rather than by GCC,
although GCC will avoid using <code>mflo</code> and <code>mfhi</code> if the
VR4130 <code>macc</code>, <code>macchi</code>, <code>dmacc</code> and <code>dmacchi</code>
instructions are available instead.

     <br><dt><code>-mfix-sb1</code><dt><code>-mno-fix-sb1</code><dd><a name="index-mfix_002dsb1-1267"></a>Work around certain SB-1 CPU core errata. 
(This flag currently works around the SB-1 revision 2
&ldquo;F1&rdquo; and &ldquo;F2&rdquo; floating point errata.)

     <br><dt><code>-mflush-func=</code><var>func</var><dt><code>-mno-flush-func</code><dd><a name="index-mflush_002dfunc-1268"></a>Specifies the function to call to flush the I and D caches, or to not
call any such function.  If called, the function must take the same
arguments as the common <code>_flush_func()</code>, that is, the address of the
memory range for which the cache is being flushed, the size of the
memory range, and the number 3 (to flush both caches).  The default
depends on the target GCC was configured for, but commonly is either
`<samp><span class="samp">_flush_func</span></samp>' or `<samp><span class="samp">__cpu_flush</span></samp>'.

     <br><dt><code>-mbranch-likely</code><dt><code>-mno-branch-likely</code><dd><a name="index-mbranch_002dlikely-1269"></a><a name="index-mno_002dbranch_002dlikely-1270"></a>Enable or disable use of Branch Likely instructions, regardless of the
default for the selected architecture.  By default, Branch Likely
instructions may be generated if they are supported by the selected
architecture.  An exception is for the MIPS32 and MIPS64 architectures
and processors which implement those architectures; for those, Branch
Likely instructions will not be generated by default because the MIPS32
and MIPS64 architectures specifically deprecate their use.

     <br><dt><code>-mfp-exceptions</code><dt><code>-mno-fp-exceptions</code><dd><a name="index-mfp_002dexceptions-1271"></a>Specifies whether FP exceptions are enabled.  This affects how we schedule
FP instructions for some processors.  The default is that FP exceptions are
enabled.

     <p>For instance, on the SB-1, if FP exceptions are disabled, and we are emitting
64-bit code, then we can use both FP pipes.  Otherwise, we can only use one
FP pipe.

     <br><dt><code>-mvr4130-align</code><dt><code>-mno-vr4130-align</code><dd><a name="index-mvr4130_002dalign-1272"></a>The VR4130 pipeline is two-way superscalar, but can only issue two
instructions together if the first one is 8-byte aligned.  When this
option is enabled, GCC will align pairs of instructions that it
thinks should execute in parallel.

     <p>This option only has an effect when optimizing for the VR4130. 
It normally makes code faster, but at the expense of making it bigger. 
It is enabled by default at optimization level <samp><span class="option">-O3</span></samp>. 
</dl>

 </body></html>

