
TPFINAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e44  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08004014  08004014  00014014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040b8  080040b8  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  080040b8  080040b8  000140b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040c0  080040c0  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040c0  080040c0  000140c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040c4  080040c4  000140c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  080040c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000248  2000005c  08004124  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002a4  08004124  000202a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d435  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023a6  00000000  00000000  0002d504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b30  00000000  00000000  0002f8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008a9  00000000  00000000  000303e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000224a8  00000000  00000000  00030c89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011252  00000000  00000000  00053131  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000caec9  00000000  00000000  00064383  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000031f0  00000000  00000000  0012f24c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a2  00000000  00000000  0013243c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003ffc 	.word	0x08003ffc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08003ffc 	.word	0x08003ffc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 fbf6 	bl	8000da0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f818 	bl	80005e8 <SystemClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */

  keypad_init();
 80005b8:	f000 fafa 	bl	8000bb0 <keypad_init>
  while(!(init_terminal()));
 80005bc:	bf00      	nop
 80005be:	f000 fb8b 	bl	8000cd8 <init_terminal>
 80005c2:	4603      	mov	r3, r0
 80005c4:	f083 0301 	eor.w	r3, r3, #1
 80005c8:	b2db      	uxtb	r3, r3
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d1f7      	bne.n	80005be <main+0x12>
  while(!(i2c_init()));
 80005ce:	bf00      	nop
 80005d0:	f000 fa48 	bl	8000a64 <i2c_init>
 80005d4:	4603      	mov	r3, r0
 80005d6:	f083 0301 	eor.w	r3, r3, #1
 80005da:	b2db      	uxtb	r3, r3
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d1f7      	bne.n	80005d0 <main+0x24>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  scan_address();
 80005e0:	f000 fa9e 	bl	8000b20 <scan_address>
 80005e4:	e7fc      	b.n	80005e0 <main+0x34>
	...

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b094      	sub	sp, #80	; 0x50
 80005ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	f107 031c 	add.w	r3, r7, #28
 80005f2:	2234      	movs	r2, #52	; 0x34
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f003 f87c 	bl	80036f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fc:	f107 0308 	add.w	r3, r7, #8
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	605a      	str	r2, [r3, #4]
 8000606:	609a      	str	r2, [r3, #8]
 8000608:	60da      	str	r2, [r3, #12]
 800060a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800060c:	2300      	movs	r3, #0
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	4b2a      	ldr	r3, [pc, #168]	; (80006bc <SystemClock_Config+0xd4>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000614:	4a29      	ldr	r2, [pc, #164]	; (80006bc <SystemClock_Config+0xd4>)
 8000616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800061a:	6413      	str	r3, [r2, #64]	; 0x40
 800061c:	4b27      	ldr	r3, [pc, #156]	; (80006bc <SystemClock_Config+0xd4>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000628:	2300      	movs	r3, #0
 800062a:	603b      	str	r3, [r7, #0]
 800062c:	4b24      	ldr	r3, [pc, #144]	; (80006c0 <SystemClock_Config+0xd8>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000634:	4a22      	ldr	r2, [pc, #136]	; (80006c0 <SystemClock_Config+0xd8>)
 8000636:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800063a:	6013      	str	r3, [r2, #0]
 800063c:	4b20      	ldr	r3, [pc, #128]	; (80006c0 <SystemClock_Config+0xd8>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000644:	603b      	str	r3, [r7, #0]
 8000646:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000648:	2302      	movs	r3, #2
 800064a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800064c:	2301      	movs	r3, #1
 800064e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000650:	2310      	movs	r3, #16
 8000652:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000654:	2302      	movs	r3, #2
 8000656:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000658:	2300      	movs	r3, #0
 800065a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 800065c:	2310      	movs	r3, #16
 800065e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000660:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000664:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000666:	2304      	movs	r3, #4
 8000668:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800066a:	2302      	movs	r3, #2
 800066c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800066e:	2302      	movs	r3, #2
 8000670:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000672:	f107 031c 	add.w	r3, r7, #28
 8000676:	4618      	mov	r0, r3
 8000678:	f001 fd6a 	bl	8002150 <HAL_RCC_OscConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000682:	f000 f81f 	bl	80006c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000686:	230f      	movs	r3, #15
 8000688:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068a:	2302      	movs	r3, #2
 800068c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000692:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000696:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800069c:	f107 0308 	add.w	r3, r7, #8
 80006a0:	2102      	movs	r1, #2
 80006a2:	4618      	mov	r0, r3
 80006a4:	f001 fa0a 	bl	8001abc <HAL_RCC_ClockConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006ae:	f000 f809 	bl	80006c4 <Error_Handler>
  }
}
 80006b2:	bf00      	nop
 80006b4:	3750      	adds	r7, #80	; 0x50
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40007000 	.word	0x40007000

080006c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c8:	b672      	cpsid	i
}
 80006ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006cc:	e7fe      	b.n	80006cc <Error_Handler+0x8>
	...

080006d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006d6:	2300      	movs	r3, #0
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	4b10      	ldr	r3, [pc, #64]	; (800071c <HAL_MspInit+0x4c>)
 80006dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006de:	4a0f      	ldr	r2, [pc, #60]	; (800071c <HAL_MspInit+0x4c>)
 80006e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006e4:	6453      	str	r3, [r2, #68]	; 0x44
 80006e6:	4b0d      	ldr	r3, [pc, #52]	; (800071c <HAL_MspInit+0x4c>)
 80006e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	603b      	str	r3, [r7, #0]
 80006f6:	4b09      	ldr	r3, [pc, #36]	; (800071c <HAL_MspInit+0x4c>)
 80006f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006fa:	4a08      	ldr	r2, [pc, #32]	; (800071c <HAL_MspInit+0x4c>)
 80006fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000700:	6413      	str	r3, [r2, #64]	; 0x40
 8000702:	4b06      	ldr	r3, [pc, #24]	; (800071c <HAL_MspInit+0x4c>)
 8000704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800070e:	2007      	movs	r0, #7
 8000710:	f000 fc88 	bl	8001024 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	40023800 	.word	0x40023800

08000720 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b08a      	sub	sp, #40	; 0x28
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000728:	f107 0314 	add.w	r3, r7, #20
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a19      	ldr	r2, [pc, #100]	; (80007a4 <HAL_I2C_MspInit+0x84>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d12c      	bne.n	800079c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	613b      	str	r3, [r7, #16]
 8000746:	4b18      	ldr	r3, [pc, #96]	; (80007a8 <HAL_I2C_MspInit+0x88>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	4a17      	ldr	r2, [pc, #92]	; (80007a8 <HAL_I2C_MspInit+0x88>)
 800074c:	f043 0302 	orr.w	r3, r3, #2
 8000750:	6313      	str	r3, [r2, #48]	; 0x30
 8000752:	4b15      	ldr	r3, [pc, #84]	; (80007a8 <HAL_I2C_MspInit+0x88>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	f003 0302 	and.w	r3, r3, #2
 800075a:	613b      	str	r3, [r7, #16]
 800075c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800075e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000762:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000764:	2312      	movs	r3, #18
 8000766:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000768:	2300      	movs	r3, #0
 800076a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800076c:	2303      	movs	r3, #3
 800076e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000770:	2304      	movs	r3, #4
 8000772:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000774:	f107 0314 	add.w	r3, r7, #20
 8000778:	4619      	mov	r1, r3
 800077a:	480c      	ldr	r0, [pc, #48]	; (80007ac <HAL_I2C_MspInit+0x8c>)
 800077c:	f000 fd26 	bl	80011cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000780:	2300      	movs	r3, #0
 8000782:	60fb      	str	r3, [r7, #12]
 8000784:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <HAL_I2C_MspInit+0x88>)
 8000786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000788:	4a07      	ldr	r2, [pc, #28]	; (80007a8 <HAL_I2C_MspInit+0x88>)
 800078a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800078e:	6413      	str	r3, [r2, #64]	; 0x40
 8000790:	4b05      	ldr	r3, [pc, #20]	; (80007a8 <HAL_I2C_MspInit+0x88>)
 8000792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000794:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000798:	60fb      	str	r3, [r7, #12]
 800079a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800079c:	bf00      	nop
 800079e:	3728      	adds	r7, #40	; 0x28
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40005400 	.word	0x40005400
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40020400 	.word	0x40020400

080007b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b08c      	sub	sp, #48	; 0x30
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b8:	f107 031c 	add.w	r3, r7, #28
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]
 80007c4:	60da      	str	r2, [r3, #12]
 80007c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a36      	ldr	r2, [pc, #216]	; (80008a8 <HAL_UART_MspInit+0xf8>)
 80007ce:	4293      	cmp	r3, r2
 80007d0:	d134      	bne.n	800083c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]
 80007d6:	4b35      	ldr	r3, [pc, #212]	; (80008ac <HAL_UART_MspInit+0xfc>)
 80007d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007da:	4a34      	ldr	r2, [pc, #208]	; (80008ac <HAL_UART_MspInit+0xfc>)
 80007dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80007e0:	6413      	str	r3, [r2, #64]	; 0x40
 80007e2:	4b32      	ldr	r3, [pc, #200]	; (80008ac <HAL_UART_MspInit+0xfc>)
 80007e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80007ea:	61bb      	str	r3, [r7, #24]
 80007ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
 80007f2:	4b2e      	ldr	r3, [pc, #184]	; (80008ac <HAL_UART_MspInit+0xfc>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	4a2d      	ldr	r2, [pc, #180]	; (80008ac <HAL_UART_MspInit+0xfc>)
 80007f8:	f043 0301 	orr.w	r3, r3, #1
 80007fc:	6313      	str	r3, [r2, #48]	; 0x30
 80007fe:	4b2b      	ldr	r3, [pc, #172]	; (80008ac <HAL_UART_MspInit+0xfc>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	f003 0301 	and.w	r3, r3, #1
 8000806:	617b      	str	r3, [r7, #20]
 8000808:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800080a:	2303      	movs	r3, #3
 800080c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800080e:	2302      	movs	r3, #2
 8000810:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000816:	2303      	movs	r3, #3
 8000818:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800081a:	2308      	movs	r3, #8
 800081c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081e:	f107 031c 	add.w	r3, r7, #28
 8000822:	4619      	mov	r1, r3
 8000824:	4822      	ldr	r0, [pc, #136]	; (80008b0 <HAL_UART_MspInit+0x100>)
 8000826:	f000 fcd1 	bl	80011cc <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800082a:	2200      	movs	r2, #0
 800082c:	2100      	movs	r1, #0
 800082e:	2034      	movs	r0, #52	; 0x34
 8000830:	f000 fc03 	bl	800103a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000834:	2034      	movs	r0, #52	; 0x34
 8000836:	f000 fc1c 	bl	8001072 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800083a:	e030      	b.n	800089e <HAL_UART_MspInit+0xee>
  else if(huart->Instance==USART2)
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	4a1c      	ldr	r2, [pc, #112]	; (80008b4 <HAL_UART_MspInit+0x104>)
 8000842:	4293      	cmp	r3, r2
 8000844:	d12b      	bne.n	800089e <HAL_UART_MspInit+0xee>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	613b      	str	r3, [r7, #16]
 800084a:	4b18      	ldr	r3, [pc, #96]	; (80008ac <HAL_UART_MspInit+0xfc>)
 800084c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084e:	4a17      	ldr	r2, [pc, #92]	; (80008ac <HAL_UART_MspInit+0xfc>)
 8000850:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000854:	6413      	str	r3, [r2, #64]	; 0x40
 8000856:	4b15      	ldr	r3, [pc, #84]	; (80008ac <HAL_UART_MspInit+0xfc>)
 8000858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800085e:	613b      	str	r3, [r7, #16]
 8000860:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	4b11      	ldr	r3, [pc, #68]	; (80008ac <HAL_UART_MspInit+0xfc>)
 8000868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086a:	4a10      	ldr	r2, [pc, #64]	; (80008ac <HAL_UART_MspInit+0xfc>)
 800086c:	f043 0301 	orr.w	r3, r3, #1
 8000870:	6313      	str	r3, [r2, #48]	; 0x30
 8000872:	4b0e      	ldr	r3, [pc, #56]	; (80008ac <HAL_UART_MspInit+0xfc>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	f003 0301 	and.w	r3, r3, #1
 800087a:	60fb      	str	r3, [r7, #12]
 800087c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800087e:	230c      	movs	r3, #12
 8000880:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000882:	2302      	movs	r3, #2
 8000884:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800088a:	2303      	movs	r3, #3
 800088c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800088e:	2307      	movs	r3, #7
 8000890:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000892:	f107 031c 	add.w	r3, r7, #28
 8000896:	4619      	mov	r1, r3
 8000898:	4805      	ldr	r0, [pc, #20]	; (80008b0 <HAL_UART_MspInit+0x100>)
 800089a:	f000 fc97 	bl	80011cc <HAL_GPIO_Init>
}
 800089e:	bf00      	nop
 80008a0:	3730      	adds	r7, #48	; 0x30
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40004c00 	.word	0x40004c00
 80008ac:	40023800 	.word	0x40023800
 80008b0:	40020000 	.word	0x40020000
 80008b4:	40004400 	.word	0x40004400

080008b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008bc:	e7fe      	b.n	80008bc <NMI_Handler+0x4>

080008be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008be:	b480      	push	{r7}
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008c2:	e7fe      	b.n	80008c2 <HardFault_Handler+0x4>

080008c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c8:	e7fe      	b.n	80008c8 <MemManage_Handler+0x4>

080008ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ce:	e7fe      	b.n	80008ce <BusFault_Handler+0x4>

080008d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d4:	e7fe      	b.n	80008d4 <UsageFault_Handler+0x4>

080008d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d6:	b480      	push	{r7}
 80008d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr

080008e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e8:	bf00      	nop
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr

080008f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr

08000900 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000904:	f000 fa9e 	bl	8000e44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000908:	bf00      	nop
 800090a:	bd80      	pop	{r7, pc}

0800090c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000910:	4802      	ldr	r0, [pc, #8]	; (800091c <UART4_IRQHandler+0x10>)
 8000912:	f001 ff9b 	bl	800284c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	200000d0 	.word	0x200000d0

08000920 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b086      	sub	sp, #24
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000928:	4a14      	ldr	r2, [pc, #80]	; (800097c <_sbrk+0x5c>)
 800092a:	4b15      	ldr	r3, [pc, #84]	; (8000980 <_sbrk+0x60>)
 800092c:	1ad3      	subs	r3, r2, r3
 800092e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000934:	4b13      	ldr	r3, [pc, #76]	; (8000984 <_sbrk+0x64>)
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d102      	bne.n	8000942 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800093c:	4b11      	ldr	r3, [pc, #68]	; (8000984 <_sbrk+0x64>)
 800093e:	4a12      	ldr	r2, [pc, #72]	; (8000988 <_sbrk+0x68>)
 8000940:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000942:	4b10      	ldr	r3, [pc, #64]	; (8000984 <_sbrk+0x64>)
 8000944:	681a      	ldr	r2, [r3, #0]
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	4413      	add	r3, r2
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	429a      	cmp	r2, r3
 800094e:	d207      	bcs.n	8000960 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000950:	f002 fed8 	bl	8003704 <__errno>
 8000954:	4603      	mov	r3, r0
 8000956:	220c      	movs	r2, #12
 8000958:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800095a:	f04f 33ff 	mov.w	r3, #4294967295
 800095e:	e009      	b.n	8000974 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000960:	4b08      	ldr	r3, [pc, #32]	; (8000984 <_sbrk+0x64>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000966:	4b07      	ldr	r3, [pc, #28]	; (8000984 <_sbrk+0x64>)
 8000968:	681a      	ldr	r2, [r3, #0]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4413      	add	r3, r2
 800096e:	4a05      	ldr	r2, [pc, #20]	; (8000984 <_sbrk+0x64>)
 8000970:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000972:	68fb      	ldr	r3, [r7, #12]
}
 8000974:	4618      	mov	r0, r3
 8000976:	3718      	adds	r7, #24
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}
 800097c:	20020000 	.word	0x20020000
 8000980:	00000400 	.word	0x00000400
 8000984:	20000078 	.word	0x20000078
 8000988:	200002a8 	.word	0x200002a8

0800098c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000990:	4b06      	ldr	r3, [pc, #24]	; (80009ac <SystemInit+0x20>)
 8000992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000996:	4a05      	ldr	r2, [pc, #20]	; (80009ac <SystemInit+0x20>)
 8000998:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800099c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	e000ed00 	.word	0xe000ed00

080009b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80009b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009b4:	480d      	ldr	r0, [pc, #52]	; (80009ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80009b6:	490e      	ldr	r1, [pc, #56]	; (80009f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009b8:	4a0e      	ldr	r2, [pc, #56]	; (80009f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009bc:	e002      	b.n	80009c4 <LoopCopyDataInit>

080009be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009c2:	3304      	adds	r3, #4

080009c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009c8:	d3f9      	bcc.n	80009be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009ca:	4a0b      	ldr	r2, [pc, #44]	; (80009f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80009cc:	4c0b      	ldr	r4, [pc, #44]	; (80009fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80009ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009d0:	e001      	b.n	80009d6 <LoopFillZerobss>

080009d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009d4:	3204      	adds	r2, #4

080009d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009d8:	d3fb      	bcc.n	80009d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80009da:	f7ff ffd7 	bl	800098c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80009de:	f002 fe97 	bl	8003710 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009e2:	f7ff fde3 	bl	80005ac <main>
  bx  lr    
 80009e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009f0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80009f4:	080040c8 	.word	0x080040c8
  ldr r2, =_sbss
 80009f8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80009fc:	200002a4 	.word	0x200002a4

08000a00 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a00:	e7fe      	b.n	8000a00 <ADC_IRQHandler>
	...

08000a04 <gpio_i2c_config>:
#include "driver_i2c1.h"

I2C_HandleTypeDef hi2c1_t;
extern UART_HandleTypeDef huart2;
void gpio_i2c_config(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b086      	sub	sp, #24
 8000a08:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef i2c_gpio={0};
 8000a0a:	1d3b      	adds	r3, r7, #4
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000a18:	2300      	movs	r3, #0
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <gpio_i2c_config+0x58>)
 8000a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a20:	4a0e      	ldr	r2, [pc, #56]	; (8000a5c <gpio_i2c_config+0x58>)
 8000a22:	f043 0302 	orr.w	r3, r3, #2
 8000a26:	6313      	str	r3, [r2, #48]	; 0x30
 8000a28:	4b0c      	ldr	r3, [pc, #48]	; (8000a5c <gpio_i2c_config+0x58>)
 8000a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2c:	f003 0302 	and.w	r3, r3, #2
 8000a30:	603b      	str	r3, [r7, #0]
 8000a32:	683b      	ldr	r3, [r7, #0]
	i2c_gpio.Pin=GPIO_PIN_8|GPIO_PIN_9;
 8000a34:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000a38:	607b      	str	r3, [r7, #4]
	i2c_gpio.Mode=GPIO_MODE_AF_OD; //Funcion alterna y lo dejamos en OPEN DRAIN,ya que I2C se maneja asi
 8000a3a:	2312      	movs	r3, #18
 8000a3c:	60bb      	str	r3, [r7, #8]
	i2c_gpio.Pull=GPIO_PULLUP;//Para poner en pull UP sd y scl
 8000a3e:	2301      	movs	r3, #1
 8000a40:	60fb      	str	r3, [r7, #12]
	i2c_gpio.Speed=GPIO_SPEED_FREQ_VERY_HIGH;//Debe ser alta la frecuencia debido a que seran pines de comunicacion
 8000a42:	2303      	movs	r3, #3
 8000a44:	613b      	str	r3, [r7, #16]
	i2c_gpio.Alternate=GPIO_AF4_I2C1;
 8000a46:	2304      	movs	r3, #4
 8000a48:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &i2c_gpio);
 8000a4a:	1d3b      	adds	r3, r7, #4
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4804      	ldr	r0, [pc, #16]	; (8000a60 <gpio_i2c_config+0x5c>)
 8000a50:	f000 fbbc 	bl	80011cc <HAL_GPIO_Init>

}
 8000a54:	bf00      	nop
 8000a56:	3718      	adds	r7, #24
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	40023800 	.word	0x40023800
 8000a60:	40020400 	.word	0x40020400

08000a64 <i2c_init>:
bool_t i2c_init(void)
{
 8000a64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a66:	b091      	sub	sp, #68	; 0x44
 8000a68:	af0e      	add	r7, sp, #56	; 0x38
	bool_t state_i2c_init=false;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	71fb      	strb	r3, [r7, #7]
	gpio_i2c_config();
 8000a6e:	f7ff ffc9 	bl	8000a04 <gpio_i2c_config>
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	603b      	str	r3, [r7, #0]
 8000a76:	4b24      	ldr	r3, [pc, #144]	; (8000b08 <i2c_init+0xa4>)
 8000a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7a:	4a23      	ldr	r2, [pc, #140]	; (8000b08 <i2c_init+0xa4>)
 8000a7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a80:	6413      	str	r3, [r2, #64]	; 0x40
 8000a82:	4b21      	ldr	r3, [pc, #132]	; (8000b08 <i2c_init+0xa4>)
 8000a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a8a:	603b      	str	r3, [r7, #0]
 8000a8c:	683b      	ldr	r3, [r7, #0]
	hi2c1_t.Instance = I2C1;
 8000a8e:	4b1f      	ldr	r3, [pc, #124]	; (8000b0c <i2c_init+0xa8>)
 8000a90:	4a1f      	ldr	r2, [pc, #124]	; (8000b10 <i2c_init+0xac>)
 8000a92:	601a      	str	r2, [r3, #0]
	hi2c1_t.Init.ClockSpeed = 100000;
 8000a94:	4b1d      	ldr	r3, [pc, #116]	; (8000b0c <i2c_init+0xa8>)
 8000a96:	4a1f      	ldr	r2, [pc, #124]	; (8000b14 <i2c_init+0xb0>)
 8000a98:	605a      	str	r2, [r3, #4]
	hi2c1_t.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	; (8000b0c <i2c_init+0xa8>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
	hi2c1_t.Init.OwnAddress1 = 0;
 8000aa0:	4b1a      	ldr	r3, [pc, #104]	; (8000b0c <i2c_init+0xa8>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	60da      	str	r2, [r3, #12]
	hi2c1_t.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000aa6:	4b19      	ldr	r3, [pc, #100]	; (8000b0c <i2c_init+0xa8>)
 8000aa8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000aac:	611a      	str	r2, [r3, #16]
	hi2c1_t.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aae:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <i2c_init+0xa8>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	615a      	str	r2, [r3, #20]
	hi2c1_t.Init.OwnAddress2 = 0;
 8000ab4:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <i2c_init+0xa8>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	619a      	str	r2, [r3, #24]
	hi2c1_t.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000aba:	4b14      	ldr	r3, [pc, #80]	; (8000b0c <i2c_init+0xa8>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	61da      	str	r2, [r3, #28]
	hi2c1_t.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ac0:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <i2c_init+0xa8>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1_t) == HAL_OK)
 8000ac6:	4811      	ldr	r0, [pc, #68]	; (8000b0c <i2c_init+0xa8>)
 8000ac8:	f000 fd2e 	bl	8001528 <HAL_I2C_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d114      	bne.n	8000afc <i2c_init+0x98>
	{
		state_i2c_init=true;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	71fb      	strb	r3, [r7, #7]
		enviar_stringCompleto_uart((uint8_t*)"I2C1 Inicializado...\r\n", huart2);
 8000ad6:	4e10      	ldr	r6, [pc, #64]	; (8000b18 <i2c_init+0xb4>)
 8000ad8:	466d      	mov	r5, sp
 8000ada:	f106 040c 	add.w	r4, r6, #12
 8000ade:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ae0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ae2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ae4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ae6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ae8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000aea:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000aee:	e885 0003 	stmia.w	r5, {r0, r1}
 8000af2:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000af6:	4809      	ldr	r0, [pc, #36]	; (8000b1c <i2c_init+0xb8>)
 8000af8:	f000 f932 	bl	8000d60 <enviar_stringCompleto_uart>

	}
	return state_i2c_init;
 8000afc:	79fb      	ldrb	r3, [r7, #7]
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	370c      	adds	r7, #12
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40023800 	.word	0x40023800
 8000b0c:	2000007c 	.word	0x2000007c
 8000b10:	40005400 	.word	0x40005400
 8000b14:	000186a0 	.word	0x000186a0
 8000b18:	20000114 	.word	0x20000114
 8000b1c:	08004014 	.word	0x08004014

08000b20 <scan_address>:

void scan_address(void)
{
 8000b20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b22:	b097      	sub	sp, #92	; 0x5c
 8000b24:	af0e      	add	r7, sp, #56	; 0x38
	  char txt2[scan_address_length];
	  for(uint8_t address=0;address< max_slave ; address++)
 8000b26:	2300      	movs	r3, #0
 8000b28:	77fb      	strb	r3, [r7, #31]
 8000b2a:	e032      	b.n	8000b92 <scan_address+0x72>
	  {
		  bool_t ack=HAL_I2C_IsDeviceReady(&hi2c1_t, address<<desplazamiento_7_bits, trial_scan, timeout_scan); //Al enviarse 8 bits siempre, y la direccion es de 7, se hace desplazamiento de 1 a la izquierda
 8000b2c:	7ffb      	ldrb	r3, [r7, #31]
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	b299      	uxth	r1, r3
 8000b34:	230a      	movs	r3, #10
 8000b36:	2203      	movs	r2, #3
 8000b38:	481a      	ldr	r0, [pc, #104]	; (8000ba4 <scan_address+0x84>)
 8000b3a:	f000 fe39 	bl	80017b0 <HAL_I2C_IsDeviceReady>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	bf14      	ite	ne
 8000b44:	2301      	movne	r3, #1
 8000b46:	2300      	moveq	r3, #0
 8000b48:	77bb      	strb	r3, [r7, #30]
		  if(ack == HAL_OK)
 8000b4a:	7fbb      	ldrb	r3, [r7, #30]
 8000b4c:	f083 0301 	eor.w	r3, r3, #1
 8000b50:	b2db      	uxtb	r3, r3
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d01a      	beq.n	8000b8c <scan_address+0x6c>
		  {
			  sprintf((char*)txt2,"Dispositivo encontrado 0x%X\n\r",address<<desplazamiento_7_bits);
 8000b56:	7ffb      	ldrb	r3, [r7, #31]
 8000b58:	005a      	lsls	r2, r3, #1
 8000b5a:	463b      	mov	r3, r7
 8000b5c:	4912      	ldr	r1, [pc, #72]	; (8000ba8 <scan_address+0x88>)
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f002 fda8 	bl	80036b4 <siprintf>
			  enviar_stringCompleto_uart((uint8_t*)txt2, huart2);
 8000b64:	4e11      	ldr	r6, [pc, #68]	; (8000bac <scan_address+0x8c>)
 8000b66:	46bc      	mov	ip, r7
 8000b68:	466d      	mov	r5, sp
 8000b6a:	f106 040c 	add.w	r4, r6, #12
 8000b6e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b70:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b7a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000b7e:	e885 0003 	stmia.w	r5, {r0, r1}
 8000b82:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000b86:	4660      	mov	r0, ip
 8000b88:	f000 f8ea 	bl	8000d60 <enviar_stringCompleto_uart>
	  for(uint8_t address=0;address< max_slave ; address++)
 8000b8c:	7ffb      	ldrb	r3, [r7, #31]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	77fb      	strb	r3, [r7, #31]
 8000b92:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	dac8      	bge.n	8000b2c <scan_address+0xc>
		  }
	  }
}
 8000b9a:	bf00      	nop
 8000b9c:	bf00      	nop
 8000b9e:	3724      	adds	r7, #36	; 0x24
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ba4:	2000007c 	.word	0x2000007c
 8000ba8:	0800402c 	.word	0x0800402c
 8000bac:	20000114 	.word	0x20000114

08000bb0 <keypad_init>:
void F2_OFF(void);
void F3_OFF(void);
void F4_OFF(void);
//Funcion que inicia los GPIOs que se utilizaran para el manejo del teclado
void keypad_init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b088      	sub	sp, #32
 8000bb4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0}; //Creacion de variable tipo estructura para configurar los Gpio's
 8000bb6:	f107 030c 	add.w	r3, r7, #12
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
 8000bc2:	60da      	str	r2, [r3, #12]
 8000bc4:	611a      	str	r2, [r3, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE(); //Habilitacion del clock del bus que se conecta al puerto A
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	4b28      	ldr	r3, [pc, #160]	; (8000c6c <keypad_init+0xbc>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	4a27      	ldr	r2, [pc, #156]	; (8000c6c <keypad_init+0xbc>)
 8000bd0:	f043 0301 	orr.w	r3, r3, #1
 8000bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd6:	4b25      	ldr	r3, [pc, #148]	; (8000c6c <keypad_init+0xbc>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	f003 0301 	and.w	r3, r3, #1
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE(); //Habilitacion del clock del bus que se conecta al puerto B
 8000be2:	2300      	movs	r3, #0
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	4b21      	ldr	r3, [pc, #132]	; (8000c6c <keypad_init+0xbc>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	4a20      	ldr	r2, [pc, #128]	; (8000c6c <keypad_init+0xbc>)
 8000bec:	f043 0302 	orr.w	r3, r3, #2
 8000bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf2:	4b1e      	ldr	r3, [pc, #120]	; (8000c6c <keypad_init+0xbc>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	f003 0302 	and.w	r3, r3, #2
 8000bfa:	607b      	str	r3, [r7, #4]
 8000bfc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE(); //Habilitacion del clock del bus que se conecta al puerto C
 8000bfe:	2300      	movs	r3, #0
 8000c00:	603b      	str	r3, [r7, #0]
 8000c02:	4b1a      	ldr	r3, [pc, #104]	; (8000c6c <keypad_init+0xbc>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	4a19      	ldr	r2, [pc, #100]	; (8000c6c <keypad_init+0xbc>)
 8000c08:	f043 0304 	orr.w	r3, r3, #4
 8000c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0e:	4b17      	ldr	r3, [pc, #92]	; (8000c6c <keypad_init+0xbc>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	f003 0304 	and.w	r3, r3, #4
 8000c16:	603b      	str	r3, [r7, #0]
 8000c18:	683b      	ldr	r3, [r7, #0]

	//Configuracion como salida de los pines correspondientes a las filas
	//FI-Pb4,F2-PB5,F3_PB6,F4_PB7 OUTPUT
	GPIO_InitStruct.Pin = F1_Pin|F2_Pin|F3_Pin|F4_Pin;
 8000c1a:	f44f 638e 	mov.w	r3, #1136	; 0x470
 8000c1e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c20:	2301      	movs	r3, #1
 8000c22:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(PORT_F, &GPIO_InitStruct);
 8000c2c:	f107 030c 	add.w	r3, r7, #12
 8000c30:	4619      	mov	r1, r3
 8000c32:	480f      	ldr	r0, [pc, #60]	; (8000c70 <keypad_init+0xc0>)
 8000c34:	f000 faca 	bl	80011cc <HAL_GPIO_Init>
	//Configuracion como entrada de los pines correspondientes a las columnas
	//C1-PA6,C2-PA7,C3-PA8,C4-PA9
	GPIO_InitStruct.Pin = C1_Pin|C2_Pin|C3_Pin|C4_Pin;
 8000c38:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000c3c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c42:	2301      	movs	r3, #1
 8000c44:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(PORT_C, &GPIO_InitStruct);
 8000c46:	f107 030c 	add.w	r3, r7, #12
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4809      	ldr	r0, [pc, #36]	; (8000c74 <keypad_init+0xc4>)
 8000c4e:	f000 fabd 	bl	80011cc <HAL_GPIO_Init>
	//Iniciar con los GPIOs de las filas en estado low
	F1_OFF();
 8000c52:	f000 f811 	bl	8000c78 <F1_OFF>
	F2_OFF();
 8000c56:	f000 f81b 	bl	8000c90 <F2_OFF>
	F3_OFF();
 8000c5a:	f000 f825 	bl	8000ca8 <F3_OFF>
	F4_OFF();
 8000c5e:	f000 f82f 	bl	8000cc0 <F4_OFF>
}
 8000c62:	bf00      	nop
 8000c64:	3720      	adds	r7, #32
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40023800 	.word	0x40023800
 8000c70:	40020400 	.word	0x40020400
 8000c74:	40020000 	.word	0x40020000

08000c78 <F1_OFF>:
static uint8_t Read_COL4(void) {
    return (HAL_GPIO_ReadPin(PORT_C, C4_Pin)) ? 1 : 0;
}

//Desarrollo funciones para apagar o encender una fila o columna
void F1_OFF(void){
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_F,F1_Pin , GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2110      	movs	r1, #16
 8000c80:	4802      	ldr	r0, [pc, #8]	; (8000c8c <F1_OFF+0x14>)
 8000c82:	f000 fc37 	bl	80014f4 <HAL_GPIO_WritePin>
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40020400 	.word	0x40020400

08000c90 <F2_OFF>:

void F2_OFF(void){
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_F,F2_Pin , GPIO_PIN_RESET);
 8000c94:	2200      	movs	r2, #0
 8000c96:	2120      	movs	r1, #32
 8000c98:	4802      	ldr	r0, [pc, #8]	; (8000ca4 <F2_OFF+0x14>)
 8000c9a:	f000 fc2b 	bl	80014f4 <HAL_GPIO_WritePin>
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40020400 	.word	0x40020400

08000ca8 <F3_OFF>:

void F3_OFF(void){
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_F,F3_Pin , GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2140      	movs	r1, #64	; 0x40
 8000cb0:	4802      	ldr	r0, [pc, #8]	; (8000cbc <F3_OFF+0x14>)
 8000cb2:	f000 fc1f 	bl	80014f4 <HAL_GPIO_WritePin>
}
 8000cb6:	bf00      	nop
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40020400 	.word	0x40020400

08000cc0 <F4_OFF>:

void F4_OFF(void){
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PORT_F,F4_Pin , GPIO_PIN_RESET);
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cca:	4802      	ldr	r0, [pc, #8]	; (8000cd4 <F4_OFF+0x14>)
 8000ccc:	f000 fc12 	bl	80014f4 <HAL_GPIO_WritePin>
}
 8000cd0:	bf00      	nop
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	40020400 	.word	0x40020400

08000cd8 <init_terminal>:
#include "driver_terminal.h"

UART_HandleTypeDef huart2;

bool_t init_terminal(void)
{
 8000cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cda:	b091      	sub	sp, #68	; 0x44
 8000cdc:	af0e      	add	r7, sp, #56	; 0x38
	bool_t state_uart=false;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	huart2.Instance = USART2;
 8000ce2:	4b1c      	ldr	r3, [pc, #112]	; (8000d54 <init_terminal+0x7c>)
 8000ce4:	4a1c      	ldr	r2, [pc, #112]	; (8000d58 <init_terminal+0x80>)
 8000ce6:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000ce8:	4b1a      	ldr	r3, [pc, #104]	; (8000d54 <init_terminal+0x7c>)
 8000cea:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cee:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cf0:	4b18      	ldr	r3, [pc, #96]	; (8000d54 <init_terminal+0x7c>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000cf6:	4b17      	ldr	r3, [pc, #92]	; (8000d54 <init_terminal+0x7c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000cfc:	4b15      	ldr	r3, [pc, #84]	; (8000d54 <init_terminal+0x7c>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000d02:	4b14      	ldr	r3, [pc, #80]	; (8000d54 <init_terminal+0x7c>)
 8000d04:	220c      	movs	r2, #12
 8000d06:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d08:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <init_terminal+0x7c>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d0e:	4b11      	ldr	r3, [pc, #68]	; (8000d54 <init_terminal+0x7c>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) == HAL_OK)
 8000d14:	480f      	ldr	r0, [pc, #60]	; (8000d54 <init_terminal+0x7c>)
 8000d16:	f001 fcb9 	bl	800268c <HAL_UART_Init>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d114      	bne.n	8000d4a <init_terminal+0x72>
	{
		state_uart=true;
 8000d20:	2301      	movs	r3, #1
 8000d22:	71fb      	strb	r3, [r7, #7]
		enviar_stringCompleto_uart((uint8_t*)"Terminal por UART2 lista...\r\n", huart2);
 8000d24:	4e0b      	ldr	r6, [pc, #44]	; (8000d54 <init_terminal+0x7c>)
 8000d26:	466d      	mov	r5, sp
 8000d28:	f106 040c 	add.w	r4, r6, #12
 8000d2c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d2e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d38:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d3c:	e885 0003 	stmia.w	r5, {r0, r1}
 8000d40:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8000d44:	4805      	ldr	r0, [pc, #20]	; (8000d5c <init_terminal+0x84>)
 8000d46:	f000 f80b 	bl	8000d60 <enviar_stringCompleto_uart>
	}
	return state_uart;
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	370c      	adds	r7, #12
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d54:	20000114 	.word	0x20000114
 8000d58:	40004400 	.word	0x40004400
 8000d5c:	0800404c 	.word	0x0800404c

08000d60 <enviar_stringCompleto_uart>:
 */
#include "driver_uart.h"


void enviar_stringCompleto_uart(uint8_t *pstring,UART_HandleTypeDef huart)
{
 8000d60:	b084      	sub	sp, #16
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b082      	sub	sp, #8
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	6078      	str	r0, [r7, #4]
 8000d6a:	f107 0014 	add.w	r0, r7, #20
 8000d6e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Envia por la uart string completo
	while(*pstring)
 8000d72:	e009      	b.n	8000d88 <enviar_stringCompleto_uart+0x28>
	{
		HAL_UART_Transmit(&huart, (const uint8_t *)pstring++,1, HAL_MAX_DELAY);
 8000d74:	6879      	ldr	r1, [r7, #4]
 8000d76:	1c4b      	adds	r3, r1, #1
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	f107 0014 	add.w	r0, r7, #20
 8000d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d82:	2201      	movs	r2, #1
 8000d84:	f001 fccf 	bl	8002726 <HAL_UART_Transmit>
	while(*pstring)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d1f1      	bne.n	8000d74 <enviar_stringCompleto_uart+0x14>
	}
}
 8000d90:	bf00      	nop
 8000d92:	bf00      	nop
 8000d94:	3708      	adds	r7, #8
 8000d96:	46bd      	mov	sp, r7
 8000d98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d9c:	b004      	add	sp, #16
 8000d9e:	4770      	bx	lr

08000da0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000da4:	4b0e      	ldr	r3, [pc, #56]	; (8000de0 <HAL_Init+0x40>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0d      	ldr	r2, [pc, #52]	; (8000de0 <HAL_Init+0x40>)
 8000daa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000db0:	4b0b      	ldr	r3, [pc, #44]	; (8000de0 <HAL_Init+0x40>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a0a      	ldr	r2, [pc, #40]	; (8000de0 <HAL_Init+0x40>)
 8000db6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dbc:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <HAL_Init+0x40>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a07      	ldr	r2, [pc, #28]	; (8000de0 <HAL_Init+0x40>)
 8000dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc8:	2003      	movs	r0, #3
 8000dca:	f000 f92b 	bl	8001024 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dce:	2000      	movs	r0, #0
 8000dd0:	f000 f808 	bl	8000de4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dd4:	f7ff fc7c 	bl	80006d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dd8:	2300      	movs	r3, #0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40023c00 	.word	0x40023c00

08000de4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dec:	4b12      	ldr	r3, [pc, #72]	; (8000e38 <HAL_InitTick+0x54>)
 8000dee:	681a      	ldr	r2, [r3, #0]
 8000df0:	4b12      	ldr	r3, [pc, #72]	; (8000e3c <HAL_InitTick+0x58>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	4619      	mov	r1, r3
 8000df6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dfa:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e02:	4618      	mov	r0, r3
 8000e04:	f000 f943 	bl	800108e <HAL_SYSTICK_Config>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e00e      	b.n	8000e30 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	2b0f      	cmp	r3, #15
 8000e16:	d80a      	bhi.n	8000e2e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	6879      	ldr	r1, [r7, #4]
 8000e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e20:	f000 f90b 	bl	800103a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e24:	4a06      	ldr	r2, [pc, #24]	; (8000e40 <HAL_InitTick+0x5c>)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	e000      	b.n	8000e30 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3708      	adds	r7, #8
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20000000 	.word	0x20000000
 8000e3c:	20000008 	.word	0x20000008
 8000e40:	20000004 	.word	0x20000004

08000e44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e48:	4b06      	ldr	r3, [pc, #24]	; (8000e64 <HAL_IncTick+0x20>)
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	4b06      	ldr	r3, [pc, #24]	; (8000e68 <HAL_IncTick+0x24>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	4413      	add	r3, r2
 8000e54:	4a04      	ldr	r2, [pc, #16]	; (8000e68 <HAL_IncTick+0x24>)
 8000e56:	6013      	str	r3, [r2, #0]
}
 8000e58:	bf00      	nop
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	20000008 	.word	0x20000008
 8000e68:	20000158 	.word	0x20000158

08000e6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e70:	4b03      	ldr	r3, [pc, #12]	; (8000e80 <HAL_GetTick+0x14>)
 8000e72:	681b      	ldr	r3, [r3, #0]
}
 8000e74:	4618      	mov	r0, r3
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	20000158 	.word	0x20000158

08000e84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b085      	sub	sp, #20
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f003 0307 	and.w	r3, r3, #7
 8000e92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e94:	4b0c      	ldr	r3, [pc, #48]	; (8000ec8 <__NVIC_SetPriorityGrouping+0x44>)
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e9a:	68ba      	ldr	r2, [r7, #8]
 8000e9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000eac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000eb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eb6:	4a04      	ldr	r2, [pc, #16]	; (8000ec8 <__NVIC_SetPriorityGrouping+0x44>)
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	60d3      	str	r3, [r2, #12]
}
 8000ebc:	bf00      	nop
 8000ebe:	3714      	adds	r7, #20
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr
 8000ec8:	e000ed00 	.word	0xe000ed00

08000ecc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ed0:	4b04      	ldr	r3, [pc, #16]	; (8000ee4 <__NVIC_GetPriorityGrouping+0x18>)
 8000ed2:	68db      	ldr	r3, [r3, #12]
 8000ed4:	0a1b      	lsrs	r3, r3, #8
 8000ed6:	f003 0307 	and.w	r3, r3, #7
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	e000ed00 	.word	0xe000ed00

08000ee8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b083      	sub	sp, #12
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	db0b      	blt.n	8000f12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	f003 021f 	and.w	r2, r3, #31
 8000f00:	4907      	ldr	r1, [pc, #28]	; (8000f20 <__NVIC_EnableIRQ+0x38>)
 8000f02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f06:	095b      	lsrs	r3, r3, #5
 8000f08:	2001      	movs	r0, #1
 8000f0a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f12:	bf00      	nop
 8000f14:	370c      	adds	r7, #12
 8000f16:	46bd      	mov	sp, r7
 8000f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	e000e100 	.word	0xe000e100

08000f24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	6039      	str	r1, [r7, #0]
 8000f2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	db0a      	blt.n	8000f4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	490c      	ldr	r1, [pc, #48]	; (8000f70 <__NVIC_SetPriority+0x4c>)
 8000f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f42:	0112      	lsls	r2, r2, #4
 8000f44:	b2d2      	uxtb	r2, r2
 8000f46:	440b      	add	r3, r1
 8000f48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f4c:	e00a      	b.n	8000f64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4908      	ldr	r1, [pc, #32]	; (8000f74 <__NVIC_SetPriority+0x50>)
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	f003 030f 	and.w	r3, r3, #15
 8000f5a:	3b04      	subs	r3, #4
 8000f5c:	0112      	lsls	r2, r2, #4
 8000f5e:	b2d2      	uxtb	r2, r2
 8000f60:	440b      	add	r3, r1
 8000f62:	761a      	strb	r2, [r3, #24]
}
 8000f64:	bf00      	nop
 8000f66:	370c      	adds	r7, #12
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	e000e100 	.word	0xe000e100
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b089      	sub	sp, #36	; 0x24
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	60f8      	str	r0, [r7, #12]
 8000f80:	60b9      	str	r1, [r7, #8]
 8000f82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	f1c3 0307 	rsb	r3, r3, #7
 8000f92:	2b04      	cmp	r3, #4
 8000f94:	bf28      	it	cs
 8000f96:	2304      	movcs	r3, #4
 8000f98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	2b06      	cmp	r3, #6
 8000fa0:	d902      	bls.n	8000fa8 <NVIC_EncodePriority+0x30>
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	3b03      	subs	r3, #3
 8000fa6:	e000      	b.n	8000faa <NVIC_EncodePriority+0x32>
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fac:	f04f 32ff 	mov.w	r2, #4294967295
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	43da      	mvns	r2, r3
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	401a      	ands	r2, r3
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fc0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fc4:	697b      	ldr	r3, [r7, #20]
 8000fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fca:	43d9      	mvns	r1, r3
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fd0:	4313      	orrs	r3, r2
         );
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	3724      	adds	r7, #36	; 0x24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
	...

08000fe0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	3b01      	subs	r3, #1
 8000fec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ff0:	d301      	bcc.n	8000ff6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	e00f      	b.n	8001016 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ff6:	4a0a      	ldr	r2, [pc, #40]	; (8001020 <SysTick_Config+0x40>)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ffe:	210f      	movs	r1, #15
 8001000:	f04f 30ff 	mov.w	r0, #4294967295
 8001004:	f7ff ff8e 	bl	8000f24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001008:	4b05      	ldr	r3, [pc, #20]	; (8001020 <SysTick_Config+0x40>)
 800100a:	2200      	movs	r2, #0
 800100c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800100e:	4b04      	ldr	r3, [pc, #16]	; (8001020 <SysTick_Config+0x40>)
 8001010:	2207      	movs	r2, #7
 8001012:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	e000e010 	.word	0xe000e010

08001024 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f7ff ff29 	bl	8000e84 <__NVIC_SetPriorityGrouping>
}
 8001032:	bf00      	nop
 8001034:	3708      	adds	r7, #8
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800103a:	b580      	push	{r7, lr}
 800103c:	b086      	sub	sp, #24
 800103e:	af00      	add	r7, sp, #0
 8001040:	4603      	mov	r3, r0
 8001042:	60b9      	str	r1, [r7, #8]
 8001044:	607a      	str	r2, [r7, #4]
 8001046:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800104c:	f7ff ff3e 	bl	8000ecc <__NVIC_GetPriorityGrouping>
 8001050:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001052:	687a      	ldr	r2, [r7, #4]
 8001054:	68b9      	ldr	r1, [r7, #8]
 8001056:	6978      	ldr	r0, [r7, #20]
 8001058:	f7ff ff8e 	bl	8000f78 <NVIC_EncodePriority>
 800105c:	4602      	mov	r2, r0
 800105e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001062:	4611      	mov	r1, r2
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff ff5d 	bl	8000f24 <__NVIC_SetPriority>
}
 800106a:	bf00      	nop
 800106c:	3718      	adds	r7, #24
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b082      	sub	sp, #8
 8001076:	af00      	add	r7, sp, #0
 8001078:	4603      	mov	r3, r0
 800107a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800107c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff ff31 	bl	8000ee8 <__NVIC_EnableIRQ>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b082      	sub	sp, #8
 8001092:	af00      	add	r7, sp, #0
 8001094:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f7ff ffa2 	bl	8000fe0 <SysTick_Config>
 800109c:	4603      	mov	r3, r0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b084      	sub	sp, #16
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010b2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80010b4:	f7ff feda 	bl	8000e6c <HAL_GetTick>
 80010b8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d008      	beq.n	80010d8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2280      	movs	r2, #128	; 0x80
 80010ca:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2200      	movs	r2, #0
 80010d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e052      	b.n	800117e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f022 0216 	bic.w	r2, r2, #22
 80010e6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	695a      	ldr	r2, [r3, #20]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80010f6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d103      	bne.n	8001108 <HAL_DMA_Abort+0x62>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001104:	2b00      	cmp	r3, #0
 8001106:	d007      	beq.n	8001118 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f022 0208 	bic.w	r2, r2, #8
 8001116:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f022 0201 	bic.w	r2, r2, #1
 8001126:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001128:	e013      	b.n	8001152 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800112a:	f7ff fe9f 	bl	8000e6c <HAL_GetTick>
 800112e:	4602      	mov	r2, r0
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	1ad3      	subs	r3, r2, r3
 8001134:	2b05      	cmp	r3, #5
 8001136:	d90c      	bls.n	8001152 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2220      	movs	r2, #32
 800113c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2203      	movs	r2, #3
 8001142:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2200      	movs	r2, #0
 800114a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e015      	b.n	800117e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0301 	and.w	r3, r3, #1
 800115c:	2b00      	cmp	r3, #0
 800115e:	d1e4      	bne.n	800112a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001164:	223f      	movs	r2, #63	; 0x3f
 8001166:	409a      	lsls	r2, r3
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2201      	movs	r2, #1
 8001170:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}

08001186 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001186:	b480      	push	{r7}
 8001188:	b083      	sub	sp, #12
 800118a:	af00      	add	r7, sp, #0
 800118c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001194:	b2db      	uxtb	r3, r3
 8001196:	2b02      	cmp	r3, #2
 8001198:	d004      	beq.n	80011a4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2280      	movs	r2, #128	; 0x80
 800119e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e00c      	b.n	80011be <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2205      	movs	r2, #5
 80011a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f022 0201 	bic.w	r2, r2, #1
 80011ba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80011bc:	2300      	movs	r3, #0
}
 80011be:	4618      	mov	r0, r3
 80011c0:	370c      	adds	r7, #12
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
	...

080011cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b089      	sub	sp, #36	; 0x24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011da:	2300      	movs	r3, #0
 80011dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011de:	2300      	movs	r3, #0
 80011e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011e2:	2300      	movs	r3, #0
 80011e4:	61fb      	str	r3, [r7, #28]
 80011e6:	e165      	b.n	80014b4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011e8:	2201      	movs	r2, #1
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	697a      	ldr	r2, [r7, #20]
 80011f8:	4013      	ands	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	429a      	cmp	r2, r3
 8001202:	f040 8154 	bne.w	80014ae <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 0303 	and.w	r3, r3, #3
 800120e:	2b01      	cmp	r3, #1
 8001210:	d005      	beq.n	800121e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800121a:	2b02      	cmp	r3, #2
 800121c:	d130      	bne.n	8001280 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	2203      	movs	r2, #3
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43db      	mvns	r3, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4013      	ands	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	68da      	ldr	r2, [r3, #12]
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	fa02 f303 	lsl.w	r3, r2, r3
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	4313      	orrs	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001254:	2201      	movs	r2, #1
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	43db      	mvns	r3, r3
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4013      	ands	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	091b      	lsrs	r3, r3, #4
 800126a:	f003 0201 	and.w	r2, r3, #1
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4313      	orrs	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f003 0303 	and.w	r3, r3, #3
 8001288:	2b03      	cmp	r3, #3
 800128a:	d017      	beq.n	80012bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	2203      	movs	r2, #3
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	689a      	ldr	r2, [r3, #8]
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f003 0303 	and.w	r3, r3, #3
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d123      	bne.n	8001310 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	08da      	lsrs	r2, r3, #3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3208      	adds	r2, #8
 80012d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	f003 0307 	and.w	r3, r3, #7
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	220f      	movs	r2, #15
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	43db      	mvns	r3, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4013      	ands	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	691a      	ldr	r2, [r3, #16]
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f003 0307 	and.w	r3, r3, #7
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4313      	orrs	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	08da      	lsrs	r2, r3, #3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	3208      	adds	r2, #8
 800130a:	69b9      	ldr	r1, [r7, #24]
 800130c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	2203      	movs	r2, #3
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	43db      	mvns	r3, r3
 8001322:	69ba      	ldr	r2, [r7, #24]
 8001324:	4013      	ands	r3, r2
 8001326:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f003 0203 	and.w	r2, r3, #3
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	fa02 f303 	lsl.w	r3, r2, r3
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	4313      	orrs	r3, r2
 800133c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800134c:	2b00      	cmp	r3, #0
 800134e:	f000 80ae 	beq.w	80014ae <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	4b5d      	ldr	r3, [pc, #372]	; (80014cc <HAL_GPIO_Init+0x300>)
 8001358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135a:	4a5c      	ldr	r2, [pc, #368]	; (80014cc <HAL_GPIO_Init+0x300>)
 800135c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001360:	6453      	str	r3, [r2, #68]	; 0x44
 8001362:	4b5a      	ldr	r3, [pc, #360]	; (80014cc <HAL_GPIO_Init+0x300>)
 8001364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001366:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800136e:	4a58      	ldr	r2, [pc, #352]	; (80014d0 <HAL_GPIO_Init+0x304>)
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	089b      	lsrs	r3, r3, #2
 8001374:	3302      	adds	r3, #2
 8001376:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800137a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	f003 0303 	and.w	r3, r3, #3
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	220f      	movs	r2, #15
 8001386:	fa02 f303 	lsl.w	r3, r2, r3
 800138a:	43db      	mvns	r3, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4013      	ands	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a4f      	ldr	r2, [pc, #316]	; (80014d4 <HAL_GPIO_Init+0x308>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d025      	beq.n	80013e6 <HAL_GPIO_Init+0x21a>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a4e      	ldr	r2, [pc, #312]	; (80014d8 <HAL_GPIO_Init+0x30c>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d01f      	beq.n	80013e2 <HAL_GPIO_Init+0x216>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a4d      	ldr	r2, [pc, #308]	; (80014dc <HAL_GPIO_Init+0x310>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d019      	beq.n	80013de <HAL_GPIO_Init+0x212>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a4c      	ldr	r2, [pc, #304]	; (80014e0 <HAL_GPIO_Init+0x314>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d013      	beq.n	80013da <HAL_GPIO_Init+0x20e>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a4b      	ldr	r2, [pc, #300]	; (80014e4 <HAL_GPIO_Init+0x318>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d00d      	beq.n	80013d6 <HAL_GPIO_Init+0x20a>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a4a      	ldr	r2, [pc, #296]	; (80014e8 <HAL_GPIO_Init+0x31c>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d007      	beq.n	80013d2 <HAL_GPIO_Init+0x206>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a49      	ldr	r2, [pc, #292]	; (80014ec <HAL_GPIO_Init+0x320>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d101      	bne.n	80013ce <HAL_GPIO_Init+0x202>
 80013ca:	2306      	movs	r3, #6
 80013cc:	e00c      	b.n	80013e8 <HAL_GPIO_Init+0x21c>
 80013ce:	2307      	movs	r3, #7
 80013d0:	e00a      	b.n	80013e8 <HAL_GPIO_Init+0x21c>
 80013d2:	2305      	movs	r3, #5
 80013d4:	e008      	b.n	80013e8 <HAL_GPIO_Init+0x21c>
 80013d6:	2304      	movs	r3, #4
 80013d8:	e006      	b.n	80013e8 <HAL_GPIO_Init+0x21c>
 80013da:	2303      	movs	r3, #3
 80013dc:	e004      	b.n	80013e8 <HAL_GPIO_Init+0x21c>
 80013de:	2302      	movs	r3, #2
 80013e0:	e002      	b.n	80013e8 <HAL_GPIO_Init+0x21c>
 80013e2:	2301      	movs	r3, #1
 80013e4:	e000      	b.n	80013e8 <HAL_GPIO_Init+0x21c>
 80013e6:	2300      	movs	r3, #0
 80013e8:	69fa      	ldr	r2, [r7, #28]
 80013ea:	f002 0203 	and.w	r2, r2, #3
 80013ee:	0092      	lsls	r2, r2, #2
 80013f0:	4093      	lsls	r3, r2
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013f8:	4935      	ldr	r1, [pc, #212]	; (80014d0 <HAL_GPIO_Init+0x304>)
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	089b      	lsrs	r3, r3, #2
 80013fe:	3302      	adds	r3, #2
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001406:	4b3a      	ldr	r3, [pc, #232]	; (80014f0 <HAL_GPIO_Init+0x324>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	43db      	mvns	r3, r3
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4013      	ands	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d003      	beq.n	800142a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	4313      	orrs	r3, r2
 8001428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800142a:	4a31      	ldr	r2, [pc, #196]	; (80014f0 <HAL_GPIO_Init+0x324>)
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001430:	4b2f      	ldr	r3, [pc, #188]	; (80014f0 <HAL_GPIO_Init+0x324>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	43db      	mvns	r3, r3
 800143a:	69ba      	ldr	r2, [r7, #24]
 800143c:	4013      	ands	r3, r2
 800143e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	4313      	orrs	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001454:	4a26      	ldr	r2, [pc, #152]	; (80014f0 <HAL_GPIO_Init+0x324>)
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800145a:	4b25      	ldr	r3, [pc, #148]	; (80014f0 <HAL_GPIO_Init+0x324>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	43db      	mvns	r3, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4013      	ands	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800147e:	4a1c      	ldr	r2, [pc, #112]	; (80014f0 <HAL_GPIO_Init+0x324>)
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001484:	4b1a      	ldr	r3, [pc, #104]	; (80014f0 <HAL_GPIO_Init+0x324>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	43db      	mvns	r3, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4013      	ands	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014a8:	4a11      	ldr	r2, [pc, #68]	; (80014f0 <HAL_GPIO_Init+0x324>)
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3301      	adds	r3, #1
 80014b2:	61fb      	str	r3, [r7, #28]
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	2b0f      	cmp	r3, #15
 80014b8:	f67f ae96 	bls.w	80011e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014bc:	bf00      	nop
 80014be:	bf00      	nop
 80014c0:	3724      	adds	r7, #36	; 0x24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40013800 	.word	0x40013800
 80014d4:	40020000 	.word	0x40020000
 80014d8:	40020400 	.word	0x40020400
 80014dc:	40020800 	.word	0x40020800
 80014e0:	40020c00 	.word	0x40020c00
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40021400 	.word	0x40021400
 80014ec:	40021800 	.word	0x40021800
 80014f0:	40013c00 	.word	0x40013c00

080014f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	460b      	mov	r3, r1
 80014fe:	807b      	strh	r3, [r7, #2]
 8001500:	4613      	mov	r3, r2
 8001502:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001504:	787b      	ldrb	r3, [r7, #1]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d003      	beq.n	8001512 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800150a:	887a      	ldrh	r2, [r7, #2]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001510:	e003      	b.n	800151a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001512:	887b      	ldrh	r3, [r7, #2]
 8001514:	041a      	lsls	r2, r3, #16
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	619a      	str	r2, [r3, #24]
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
	...

08001528 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d101      	bne.n	800153a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e12b      	b.n	8001792 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001540:	b2db      	uxtb	r3, r3
 8001542:	2b00      	cmp	r3, #0
 8001544:	d106      	bne.n	8001554 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2200      	movs	r2, #0
 800154a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f7ff f8e6 	bl	8000720 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2224      	movs	r2, #36	; 0x24
 8001558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f022 0201 	bic.w	r2, r2, #1
 800156a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800157a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800158a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800158c:	f000 fb88 	bl	8001ca0 <HAL_RCC_GetPCLK1Freq>
 8001590:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	4a81      	ldr	r2, [pc, #516]	; (800179c <HAL_I2C_Init+0x274>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d807      	bhi.n	80015ac <HAL_I2C_Init+0x84>
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	4a80      	ldr	r2, [pc, #512]	; (80017a0 <HAL_I2C_Init+0x278>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	bf94      	ite	ls
 80015a4:	2301      	movls	r3, #1
 80015a6:	2300      	movhi	r3, #0
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	e006      	b.n	80015ba <HAL_I2C_Init+0x92>
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	4a7d      	ldr	r2, [pc, #500]	; (80017a4 <HAL_I2C_Init+0x27c>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	bf94      	ite	ls
 80015b4:	2301      	movls	r3, #1
 80015b6:	2300      	movhi	r3, #0
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e0e7      	b.n	8001792 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	4a78      	ldr	r2, [pc, #480]	; (80017a8 <HAL_I2C_Init+0x280>)
 80015c6:	fba2 2303 	umull	r2, r3, r2, r3
 80015ca:	0c9b      	lsrs	r3, r3, #18
 80015cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	68ba      	ldr	r2, [r7, #8]
 80015de:	430a      	orrs	r2, r1
 80015e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	6a1b      	ldr	r3, [r3, #32]
 80015e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	4a6a      	ldr	r2, [pc, #424]	; (800179c <HAL_I2C_Init+0x274>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d802      	bhi.n	80015fc <HAL_I2C_Init+0xd4>
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	3301      	adds	r3, #1
 80015fa:	e009      	b.n	8001610 <HAL_I2C_Init+0xe8>
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001602:	fb02 f303 	mul.w	r3, r2, r3
 8001606:	4a69      	ldr	r2, [pc, #420]	; (80017ac <HAL_I2C_Init+0x284>)
 8001608:	fba2 2303 	umull	r2, r3, r2, r3
 800160c:	099b      	lsrs	r3, r3, #6
 800160e:	3301      	adds	r3, #1
 8001610:	687a      	ldr	r2, [r7, #4]
 8001612:	6812      	ldr	r2, [r2, #0]
 8001614:	430b      	orrs	r3, r1
 8001616:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001622:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	495c      	ldr	r1, [pc, #368]	; (800179c <HAL_I2C_Init+0x274>)
 800162c:	428b      	cmp	r3, r1
 800162e:	d819      	bhi.n	8001664 <HAL_I2C_Init+0x13c>
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	1e59      	subs	r1, r3, #1
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	fbb1 f3f3 	udiv	r3, r1, r3
 800163e:	1c59      	adds	r1, r3, #1
 8001640:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001644:	400b      	ands	r3, r1
 8001646:	2b00      	cmp	r3, #0
 8001648:	d00a      	beq.n	8001660 <HAL_I2C_Init+0x138>
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	1e59      	subs	r1, r3, #1
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	fbb1 f3f3 	udiv	r3, r1, r3
 8001658:	3301      	adds	r3, #1
 800165a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800165e:	e051      	b.n	8001704 <HAL_I2C_Init+0x1dc>
 8001660:	2304      	movs	r3, #4
 8001662:	e04f      	b.n	8001704 <HAL_I2C_Init+0x1dc>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d111      	bne.n	8001690 <HAL_I2C_Init+0x168>
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	1e58      	subs	r0, r3, #1
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6859      	ldr	r1, [r3, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	440b      	add	r3, r1
 800167a:	fbb0 f3f3 	udiv	r3, r0, r3
 800167e:	3301      	adds	r3, #1
 8001680:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001684:	2b00      	cmp	r3, #0
 8001686:	bf0c      	ite	eq
 8001688:	2301      	moveq	r3, #1
 800168a:	2300      	movne	r3, #0
 800168c:	b2db      	uxtb	r3, r3
 800168e:	e012      	b.n	80016b6 <HAL_I2C_Init+0x18e>
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	1e58      	subs	r0, r3, #1
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	6859      	ldr	r1, [r3, #4]
 8001698:	460b      	mov	r3, r1
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	440b      	add	r3, r1
 800169e:	0099      	lsls	r1, r3, #2
 80016a0:	440b      	add	r3, r1
 80016a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80016a6:	3301      	adds	r3, #1
 80016a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	bf0c      	ite	eq
 80016b0:	2301      	moveq	r3, #1
 80016b2:	2300      	movne	r3, #0
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <HAL_I2C_Init+0x196>
 80016ba:	2301      	movs	r3, #1
 80016bc:	e022      	b.n	8001704 <HAL_I2C_Init+0x1dc>
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d10e      	bne.n	80016e4 <HAL_I2C_Init+0x1bc>
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	1e58      	subs	r0, r3, #1
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6859      	ldr	r1, [r3, #4]
 80016ce:	460b      	mov	r3, r1
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	440b      	add	r3, r1
 80016d4:	fbb0 f3f3 	udiv	r3, r0, r3
 80016d8:	3301      	adds	r3, #1
 80016da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016e2:	e00f      	b.n	8001704 <HAL_I2C_Init+0x1dc>
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	1e58      	subs	r0, r3, #1
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6859      	ldr	r1, [r3, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	0099      	lsls	r1, r3, #2
 80016f4:	440b      	add	r3, r1
 80016f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80016fa:	3301      	adds	r3, #1
 80016fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001700:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001704:	6879      	ldr	r1, [r7, #4]
 8001706:	6809      	ldr	r1, [r1, #0]
 8001708:	4313      	orrs	r3, r2
 800170a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	69da      	ldr	r2, [r3, #28]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a1b      	ldr	r3, [r3, #32]
 800171e:	431a      	orrs	r2, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	430a      	orrs	r2, r1
 8001726:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001732:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	6911      	ldr	r1, [r2, #16]
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	68d2      	ldr	r2, [r2, #12]
 800173e:	4311      	orrs	r1, r2
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	6812      	ldr	r2, [r2, #0]
 8001744:	430b      	orrs	r3, r1
 8001746:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	695a      	ldr	r2, [r3, #20]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	431a      	orrs	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	430a      	orrs	r2, r1
 8001762:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f042 0201 	orr.w	r2, r2, #1
 8001772:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2200      	movs	r2, #0
 8001778:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2220      	movs	r2, #32
 800177e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001790:	2300      	movs	r3, #0
}
 8001792:	4618      	mov	r0, r3
 8001794:	3710      	adds	r7, #16
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	000186a0 	.word	0x000186a0
 80017a0:	001e847f 	.word	0x001e847f
 80017a4:	003d08ff 	.word	0x003d08ff
 80017a8:	431bde83 	.word	0x431bde83
 80017ac:	10624dd3 	.word	0x10624dd3

080017b0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08a      	sub	sp, #40	; 0x28
 80017b4:	af02      	add	r7, sp, #8
 80017b6:	60f8      	str	r0, [r7, #12]
 80017b8:	607a      	str	r2, [r7, #4]
 80017ba:	603b      	str	r3, [r7, #0]
 80017bc:	460b      	mov	r3, r1
 80017be:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80017c0:	f7ff fb54 	bl	8000e6c <HAL_GetTick>
 80017c4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	2b20      	cmp	r3, #32
 80017d4:	f040 8111 	bne.w	80019fa <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	9300      	str	r3, [sp, #0]
 80017dc:	2319      	movs	r3, #25
 80017de:	2201      	movs	r2, #1
 80017e0:	4988      	ldr	r1, [pc, #544]	; (8001a04 <HAL_I2C_IsDeviceReady+0x254>)
 80017e2:	68f8      	ldr	r0, [r7, #12]
 80017e4:	f000 f912 	bl	8001a0c <I2C_WaitOnFlagUntilTimeout>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80017ee:	2302      	movs	r3, #2
 80017f0:	e104      	b.n	80019fc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d101      	bne.n	8001800 <HAL_I2C_IsDeviceReady+0x50>
 80017fc:	2302      	movs	r3, #2
 80017fe:	e0fd      	b.n	80019fc <HAL_I2C_IsDeviceReady+0x24c>
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	2201      	movs	r2, #1
 8001804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	2b01      	cmp	r3, #1
 8001814:	d007      	beq.n	8001826 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f042 0201 	orr.w	r2, r2, #1
 8001824:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001834:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2224      	movs	r2, #36	; 0x24
 800183a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	2200      	movs	r2, #0
 8001842:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	4a70      	ldr	r2, [pc, #448]	; (8001a08 <HAL_I2C_IsDeviceReady+0x258>)
 8001848:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001858:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	2200      	movs	r2, #0
 8001862:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001866:	68f8      	ldr	r0, [r7, #12]
 8001868:	f000 f8d0 	bl	8001a0c <I2C_WaitOnFlagUntilTimeout>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d00d      	beq.n	800188e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800187c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001880:	d103      	bne.n	800188a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001888:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e0b6      	b.n	80019fc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800188e:	897b      	ldrh	r3, [r7, #10]
 8001890:	b2db      	uxtb	r3, r3
 8001892:	461a      	mov	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800189c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800189e:	f7ff fae5 	bl	8000e6c <HAL_GetTick>
 80018a2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	695b      	ldr	r3, [r3, #20]
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	bf0c      	ite	eq
 80018b2:	2301      	moveq	r3, #1
 80018b4:	2300      	movne	r3, #0
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	695b      	ldr	r3, [r3, #20]
 80018c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80018c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80018c8:	bf0c      	ite	eq
 80018ca:	2301      	moveq	r3, #1
 80018cc:	2300      	movne	r3, #0
 80018ce:	b2db      	uxtb	r3, r3
 80018d0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80018d2:	e025      	b.n	8001920 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80018d4:	f7ff faca 	bl	8000e6c <HAL_GetTick>
 80018d8:	4602      	mov	r2, r0
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	683a      	ldr	r2, [r7, #0]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d302      	bcc.n	80018ea <HAL_I2C_IsDeviceReady+0x13a>
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d103      	bne.n	80018f2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	22a0      	movs	r2, #160	; 0xa0
 80018ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	695b      	ldr	r3, [r3, #20]
 80018f8:	f003 0302 	and.w	r3, r3, #2
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	bf0c      	ite	eq
 8001900:	2301      	moveq	r3, #1
 8001902:	2300      	movne	r3, #0
 8001904:	b2db      	uxtb	r3, r3
 8001906:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	695b      	ldr	r3, [r3, #20]
 800190e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001912:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001916:	bf0c      	ite	eq
 8001918:	2301      	moveq	r3, #1
 800191a:	2300      	movne	r3, #0
 800191c:	b2db      	uxtb	r3, r3
 800191e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001926:	b2db      	uxtb	r3, r3
 8001928:	2ba0      	cmp	r3, #160	; 0xa0
 800192a:	d005      	beq.n	8001938 <HAL_I2C_IsDeviceReady+0x188>
 800192c:	7dfb      	ldrb	r3, [r7, #23]
 800192e:	2b00      	cmp	r3, #0
 8001930:	d102      	bne.n	8001938 <HAL_I2C_IsDeviceReady+0x188>
 8001932:	7dbb      	ldrb	r3, [r7, #22]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d0cd      	beq.n	80018d4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2220      	movs	r2, #32
 800193c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b02      	cmp	r3, #2
 800194c:	d129      	bne.n	80019a2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800195c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800195e:	2300      	movs	r3, #0
 8001960:	613b      	str	r3, [r7, #16]
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	695b      	ldr	r3, [r3, #20]
 8001968:	613b      	str	r3, [r7, #16]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	613b      	str	r3, [r7, #16]
 8001972:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	2319      	movs	r3, #25
 800197a:	2201      	movs	r2, #1
 800197c:	4921      	ldr	r1, [pc, #132]	; (8001a04 <HAL_I2C_IsDeviceReady+0x254>)
 800197e:	68f8      	ldr	r0, [r7, #12]
 8001980:	f000 f844 	bl	8001a0c <I2C_WaitOnFlagUntilTimeout>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e036      	b.n	80019fc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	2220      	movs	r2, #32
 8001992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2200      	movs	r2, #0
 800199a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800199e:	2300      	movs	r3, #0
 80019a0:	e02c      	b.n	80019fc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	681a      	ldr	r2, [r3, #0]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019b0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80019ba:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	9300      	str	r3, [sp, #0]
 80019c0:	2319      	movs	r3, #25
 80019c2:	2201      	movs	r2, #1
 80019c4:	490f      	ldr	r1, [pc, #60]	; (8001a04 <HAL_I2C_IsDeviceReady+0x254>)
 80019c6:	68f8      	ldr	r0, [r7, #12]
 80019c8:	f000 f820 	bl	8001a0c <I2C_WaitOnFlagUntilTimeout>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e012      	b.n	80019fc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	3301      	adds	r3, #1
 80019da:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	429a      	cmp	r2, r3
 80019e2:	f4ff af32 	bcc.w	800184a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	2220      	movs	r2, #32
 80019ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e000      	b.n	80019fc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80019fa:	2302      	movs	r3, #2
  }
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3720      	adds	r7, #32
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	00100002 	.word	0x00100002
 8001a08:	ffff0000 	.word	0xffff0000

08001a0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b084      	sub	sp, #16
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	603b      	str	r3, [r7, #0]
 8001a18:	4613      	mov	r3, r2
 8001a1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a1c:	e025      	b.n	8001a6a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a24:	d021      	beq.n	8001a6a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001a26:	f7ff fa21 	bl	8000e6c <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	69bb      	ldr	r3, [r7, #24]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	683a      	ldr	r2, [r7, #0]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d302      	bcc.n	8001a3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d116      	bne.n	8001a6a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	2220      	movs	r2, #32
 8001a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a56:	f043 0220 	orr.w	r2, r3, #32
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	2200      	movs	r2, #0
 8001a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e023      	b.n	8001ab2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	0c1b      	lsrs	r3, r3, #16
 8001a6e:	b2db      	uxtb	r3, r3
 8001a70:	2b01      	cmp	r3, #1
 8001a72:	d10d      	bne.n	8001a90 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	695b      	ldr	r3, [r3, #20]
 8001a7a:	43da      	mvns	r2, r3
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	4013      	ands	r3, r2
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	bf0c      	ite	eq
 8001a86:	2301      	moveq	r3, #1
 8001a88:	2300      	movne	r3, #0
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	e00c      	b.n	8001aaa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	43da      	mvns	r2, r3
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	bf0c      	ite	eq
 8001aa2:	2301      	moveq	r3, #1
 8001aa4:	2300      	movne	r3, #0
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d0b6      	beq.n	8001a1e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b084      	sub	sp, #16
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d101      	bne.n	8001ad0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e0cc      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ad0:	4b68      	ldr	r3, [pc, #416]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 030f 	and.w	r3, r3, #15
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	429a      	cmp	r2, r3
 8001adc:	d90c      	bls.n	8001af8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ade:	4b65      	ldr	r3, [pc, #404]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	b2d2      	uxtb	r2, r2
 8001ae4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae6:	4b63      	ldr	r3, [pc, #396]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 030f 	and.w	r3, r3, #15
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d001      	beq.n	8001af8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e0b8      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d020      	beq.n	8001b46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0304 	and.w	r3, r3, #4
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d005      	beq.n	8001b1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b10:	4b59      	ldr	r3, [pc, #356]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	4a58      	ldr	r2, [pc, #352]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 0308 	and.w	r3, r3, #8
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d005      	beq.n	8001b34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b28:	4b53      	ldr	r3, [pc, #332]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	4a52      	ldr	r2, [pc, #328]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b34:	4b50      	ldr	r3, [pc, #320]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	494d      	ldr	r1, [pc, #308]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b42:	4313      	orrs	r3, r2
 8001b44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d044      	beq.n	8001bdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d107      	bne.n	8001b6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b5a:	4b47      	ldr	r3, [pc, #284]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d119      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e07f      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	2b02      	cmp	r3, #2
 8001b70:	d003      	beq.n	8001b7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b76:	2b03      	cmp	r3, #3
 8001b78:	d107      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b7a:	4b3f      	ldr	r3, [pc, #252]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d109      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e06f      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b8a:	4b3b      	ldr	r3, [pc, #236]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b96:	2301      	movs	r3, #1
 8001b98:	e067      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b9a:	4b37      	ldr	r3, [pc, #220]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9c:	689b      	ldr	r3, [r3, #8]
 8001b9e:	f023 0203 	bic.w	r2, r3, #3
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	4934      	ldr	r1, [pc, #208]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bac:	f7ff f95e 	bl	8000e6c <HAL_GetTick>
 8001bb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bb2:	e00a      	b.n	8001bca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bb4:	f7ff f95a 	bl	8000e6c <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d901      	bls.n	8001bca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	e04f      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bca:	4b2b      	ldr	r3, [pc, #172]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	f003 020c 	and.w	r2, r3, #12
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	d1eb      	bne.n	8001bb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bdc:	4b25      	ldr	r3, [pc, #148]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 030f 	and.w	r3, r3, #15
 8001be4:	683a      	ldr	r2, [r7, #0]
 8001be6:	429a      	cmp	r2, r3
 8001be8:	d20c      	bcs.n	8001c04 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bea:	4b22      	ldr	r3, [pc, #136]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bf2:	4b20      	ldr	r3, [pc, #128]	; (8001c74 <HAL_RCC_ClockConfig+0x1b8>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	f003 030f 	and.w	r3, r3, #15
 8001bfa:	683a      	ldr	r2, [r7, #0]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d001      	beq.n	8001c04 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e032      	b.n	8001c6a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f003 0304 	and.w	r3, r3, #4
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d008      	beq.n	8001c22 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c10:	4b19      	ldr	r3, [pc, #100]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	4916      	ldr	r1, [pc, #88]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0308 	and.w	r3, r3, #8
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d009      	beq.n	8001c42 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c2e:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c30:	689b      	ldr	r3, [r3, #8]
 8001c32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	691b      	ldr	r3, [r3, #16]
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	490e      	ldr	r1, [pc, #56]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3e:	4313      	orrs	r3, r2
 8001c40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c42:	f000 f855 	bl	8001cf0 <HAL_RCC_GetSysClockFreq>
 8001c46:	4602      	mov	r2, r0
 8001c48:	4b0b      	ldr	r3, [pc, #44]	; (8001c78 <HAL_RCC_ClockConfig+0x1bc>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	091b      	lsrs	r3, r3, #4
 8001c4e:	f003 030f 	and.w	r3, r3, #15
 8001c52:	490a      	ldr	r1, [pc, #40]	; (8001c7c <HAL_RCC_ClockConfig+0x1c0>)
 8001c54:	5ccb      	ldrb	r3, [r1, r3]
 8001c56:	fa22 f303 	lsr.w	r3, r2, r3
 8001c5a:	4a09      	ldr	r2, [pc, #36]	; (8001c80 <HAL_RCC_ClockConfig+0x1c4>)
 8001c5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c5e:	4b09      	ldr	r3, [pc, #36]	; (8001c84 <HAL_RCC_ClockConfig+0x1c8>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7ff f8be 	bl	8000de4 <HAL_InitTick>

  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40023c00 	.word	0x40023c00
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	0800406c 	.word	0x0800406c
 8001c80:	20000000 	.word	0x20000000
 8001c84:	20000004 	.word	0x20000004

08001c88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c8c:	4b03      	ldr	r3, [pc, #12]	; (8001c9c <HAL_RCC_GetHCLKFreq+0x14>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	20000000 	.word	0x20000000

08001ca0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ca4:	f7ff fff0 	bl	8001c88 <HAL_RCC_GetHCLKFreq>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	4b05      	ldr	r3, [pc, #20]	; (8001cc0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	0a9b      	lsrs	r3, r3, #10
 8001cb0:	f003 0307 	and.w	r3, r3, #7
 8001cb4:	4903      	ldr	r1, [pc, #12]	; (8001cc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cb6:	5ccb      	ldrb	r3, [r1, r3]
 8001cb8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	0800407c 	.word	0x0800407c

08001cc8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ccc:	f7ff ffdc 	bl	8001c88 <HAL_RCC_GetHCLKFreq>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	4b05      	ldr	r3, [pc, #20]	; (8001ce8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	0b5b      	lsrs	r3, r3, #13
 8001cd8:	f003 0307 	and.w	r3, r3, #7
 8001cdc:	4903      	ldr	r1, [pc, #12]	; (8001cec <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cde:	5ccb      	ldrb	r3, [r1, r3]
 8001ce0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	0800407c 	.word	0x0800407c

08001cf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001cf4:	b0ae      	sub	sp, #184	; 0xb8
 8001cf6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001d04:	2300      	movs	r3, #0
 8001d06:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001d10:	2300      	movs	r3, #0
 8001d12:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d16:	4bcb      	ldr	r3, [pc, #812]	; (8002044 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f003 030c 	and.w	r3, r3, #12
 8001d1e:	2b0c      	cmp	r3, #12
 8001d20:	f200 8206 	bhi.w	8002130 <HAL_RCC_GetSysClockFreq+0x440>
 8001d24:	a201      	add	r2, pc, #4	; (adr r2, 8001d2c <HAL_RCC_GetSysClockFreq+0x3c>)
 8001d26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d2a:	bf00      	nop
 8001d2c:	08001d61 	.word	0x08001d61
 8001d30:	08002131 	.word	0x08002131
 8001d34:	08002131 	.word	0x08002131
 8001d38:	08002131 	.word	0x08002131
 8001d3c:	08001d69 	.word	0x08001d69
 8001d40:	08002131 	.word	0x08002131
 8001d44:	08002131 	.word	0x08002131
 8001d48:	08002131 	.word	0x08002131
 8001d4c:	08001d71 	.word	0x08001d71
 8001d50:	08002131 	.word	0x08002131
 8001d54:	08002131 	.word	0x08002131
 8001d58:	08002131 	.word	0x08002131
 8001d5c:	08001f61 	.word	0x08001f61
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d60:	4bb9      	ldr	r3, [pc, #740]	; (8002048 <HAL_RCC_GetSysClockFreq+0x358>)
 8001d62:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001d66:	e1e7      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d68:	4bb8      	ldr	r3, [pc, #736]	; (800204c <HAL_RCC_GetSysClockFreq+0x35c>)
 8001d6a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001d6e:	e1e3      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d70:	4bb4      	ldr	r3, [pc, #720]	; (8002044 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d78:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d7c:	4bb1      	ldr	r3, [pc, #708]	; (8002044 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d071      	beq.n	8001e6c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d88:	4bae      	ldr	r3, [pc, #696]	; (8002044 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	099b      	lsrs	r3, r3, #6
 8001d8e:	2200      	movs	r2, #0
 8001d90:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001d94:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001d98:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001d9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001da0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001da4:	2300      	movs	r3, #0
 8001da6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001daa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001dae:	4622      	mov	r2, r4
 8001db0:	462b      	mov	r3, r5
 8001db2:	f04f 0000 	mov.w	r0, #0
 8001db6:	f04f 0100 	mov.w	r1, #0
 8001dba:	0159      	lsls	r1, r3, #5
 8001dbc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dc0:	0150      	lsls	r0, r2, #5
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	4621      	mov	r1, r4
 8001dc8:	1a51      	subs	r1, r2, r1
 8001dca:	6439      	str	r1, [r7, #64]	; 0x40
 8001dcc:	4629      	mov	r1, r5
 8001dce:	eb63 0301 	sbc.w	r3, r3, r1
 8001dd2:	647b      	str	r3, [r7, #68]	; 0x44
 8001dd4:	f04f 0200 	mov.w	r2, #0
 8001dd8:	f04f 0300 	mov.w	r3, #0
 8001ddc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001de0:	4649      	mov	r1, r9
 8001de2:	018b      	lsls	r3, r1, #6
 8001de4:	4641      	mov	r1, r8
 8001de6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dea:	4641      	mov	r1, r8
 8001dec:	018a      	lsls	r2, r1, #6
 8001dee:	4641      	mov	r1, r8
 8001df0:	1a51      	subs	r1, r2, r1
 8001df2:	63b9      	str	r1, [r7, #56]	; 0x38
 8001df4:	4649      	mov	r1, r9
 8001df6:	eb63 0301 	sbc.w	r3, r3, r1
 8001dfa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001dfc:	f04f 0200 	mov.w	r2, #0
 8001e00:	f04f 0300 	mov.w	r3, #0
 8001e04:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001e08:	4649      	mov	r1, r9
 8001e0a:	00cb      	lsls	r3, r1, #3
 8001e0c:	4641      	mov	r1, r8
 8001e0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e12:	4641      	mov	r1, r8
 8001e14:	00ca      	lsls	r2, r1, #3
 8001e16:	4610      	mov	r0, r2
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	4622      	mov	r2, r4
 8001e1e:	189b      	adds	r3, r3, r2
 8001e20:	633b      	str	r3, [r7, #48]	; 0x30
 8001e22:	462b      	mov	r3, r5
 8001e24:	460a      	mov	r2, r1
 8001e26:	eb42 0303 	adc.w	r3, r2, r3
 8001e2a:	637b      	str	r3, [r7, #52]	; 0x34
 8001e2c:	f04f 0200 	mov.w	r2, #0
 8001e30:	f04f 0300 	mov.w	r3, #0
 8001e34:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001e38:	4629      	mov	r1, r5
 8001e3a:	024b      	lsls	r3, r1, #9
 8001e3c:	4621      	mov	r1, r4
 8001e3e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e42:	4621      	mov	r1, r4
 8001e44:	024a      	lsls	r2, r1, #9
 8001e46:	4610      	mov	r0, r2
 8001e48:	4619      	mov	r1, r3
 8001e4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001e4e:	2200      	movs	r2, #0
 8001e50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001e54:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001e58:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001e5c:	f7fe fa28 	bl	80002b0 <__aeabi_uldivmod>
 8001e60:	4602      	mov	r2, r0
 8001e62:	460b      	mov	r3, r1
 8001e64:	4613      	mov	r3, r2
 8001e66:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001e6a:	e067      	b.n	8001f3c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e6c:	4b75      	ldr	r3, [pc, #468]	; (8002044 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	099b      	lsrs	r3, r3, #6
 8001e72:	2200      	movs	r2, #0
 8001e74:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e78:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001e7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e84:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e86:	2300      	movs	r3, #0
 8001e88:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001e8a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001e8e:	4622      	mov	r2, r4
 8001e90:	462b      	mov	r3, r5
 8001e92:	f04f 0000 	mov.w	r0, #0
 8001e96:	f04f 0100 	mov.w	r1, #0
 8001e9a:	0159      	lsls	r1, r3, #5
 8001e9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ea0:	0150      	lsls	r0, r2, #5
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	1a51      	subs	r1, r2, r1
 8001eaa:	62b9      	str	r1, [r7, #40]	; 0x28
 8001eac:	4629      	mov	r1, r5
 8001eae:	eb63 0301 	sbc.w	r3, r3, r1
 8001eb2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001eb4:	f04f 0200 	mov.w	r2, #0
 8001eb8:	f04f 0300 	mov.w	r3, #0
 8001ebc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001ec0:	4649      	mov	r1, r9
 8001ec2:	018b      	lsls	r3, r1, #6
 8001ec4:	4641      	mov	r1, r8
 8001ec6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eca:	4641      	mov	r1, r8
 8001ecc:	018a      	lsls	r2, r1, #6
 8001ece:	4641      	mov	r1, r8
 8001ed0:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ed4:	4649      	mov	r1, r9
 8001ed6:	eb63 0b01 	sbc.w	fp, r3, r1
 8001eda:	f04f 0200 	mov.w	r2, #0
 8001ede:	f04f 0300 	mov.w	r3, #0
 8001ee2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001ee6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001eea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001eee:	4692      	mov	sl, r2
 8001ef0:	469b      	mov	fp, r3
 8001ef2:	4623      	mov	r3, r4
 8001ef4:	eb1a 0303 	adds.w	r3, sl, r3
 8001ef8:	623b      	str	r3, [r7, #32]
 8001efa:	462b      	mov	r3, r5
 8001efc:	eb4b 0303 	adc.w	r3, fp, r3
 8001f00:	627b      	str	r3, [r7, #36]	; 0x24
 8001f02:	f04f 0200 	mov.w	r2, #0
 8001f06:	f04f 0300 	mov.w	r3, #0
 8001f0a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001f0e:	4629      	mov	r1, r5
 8001f10:	028b      	lsls	r3, r1, #10
 8001f12:	4621      	mov	r1, r4
 8001f14:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f18:	4621      	mov	r1, r4
 8001f1a:	028a      	lsls	r2, r1, #10
 8001f1c:	4610      	mov	r0, r2
 8001f1e:	4619      	mov	r1, r3
 8001f20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001f24:	2200      	movs	r2, #0
 8001f26:	673b      	str	r3, [r7, #112]	; 0x70
 8001f28:	677a      	str	r2, [r7, #116]	; 0x74
 8001f2a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001f2e:	f7fe f9bf 	bl	80002b0 <__aeabi_uldivmod>
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	4613      	mov	r3, r2
 8001f38:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001f3c:	4b41      	ldr	r3, [pc, #260]	; (8002044 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	0c1b      	lsrs	r3, r3, #16
 8001f42:	f003 0303 	and.w	r3, r3, #3
 8001f46:	3301      	adds	r3, #1
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001f4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001f52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001f5e:	e0eb      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f60:	4b38      	ldr	r3, [pc, #224]	; (8002044 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f6c:	4b35      	ldr	r3, [pc, #212]	; (8002044 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d06b      	beq.n	8002050 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f78:	4b32      	ldr	r3, [pc, #200]	; (8002044 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	099b      	lsrs	r3, r3, #6
 8001f7e:	2200      	movs	r2, #0
 8001f80:	66bb      	str	r3, [r7, #104]	; 0x68
 8001f82:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001f84:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f8a:	663b      	str	r3, [r7, #96]	; 0x60
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	667b      	str	r3, [r7, #100]	; 0x64
 8001f90:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001f94:	4622      	mov	r2, r4
 8001f96:	462b      	mov	r3, r5
 8001f98:	f04f 0000 	mov.w	r0, #0
 8001f9c:	f04f 0100 	mov.w	r1, #0
 8001fa0:	0159      	lsls	r1, r3, #5
 8001fa2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fa6:	0150      	lsls	r0, r2, #5
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	4621      	mov	r1, r4
 8001fae:	1a51      	subs	r1, r2, r1
 8001fb0:	61b9      	str	r1, [r7, #24]
 8001fb2:	4629      	mov	r1, r5
 8001fb4:	eb63 0301 	sbc.w	r3, r3, r1
 8001fb8:	61fb      	str	r3, [r7, #28]
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	f04f 0300 	mov.w	r3, #0
 8001fc2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001fc6:	4659      	mov	r1, fp
 8001fc8:	018b      	lsls	r3, r1, #6
 8001fca:	4651      	mov	r1, sl
 8001fcc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fd0:	4651      	mov	r1, sl
 8001fd2:	018a      	lsls	r2, r1, #6
 8001fd4:	4651      	mov	r1, sl
 8001fd6:	ebb2 0801 	subs.w	r8, r2, r1
 8001fda:	4659      	mov	r1, fp
 8001fdc:	eb63 0901 	sbc.w	r9, r3, r1
 8001fe0:	f04f 0200 	mov.w	r2, #0
 8001fe4:	f04f 0300 	mov.w	r3, #0
 8001fe8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001fec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ff0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ff4:	4690      	mov	r8, r2
 8001ff6:	4699      	mov	r9, r3
 8001ff8:	4623      	mov	r3, r4
 8001ffa:	eb18 0303 	adds.w	r3, r8, r3
 8001ffe:	613b      	str	r3, [r7, #16]
 8002000:	462b      	mov	r3, r5
 8002002:	eb49 0303 	adc.w	r3, r9, r3
 8002006:	617b      	str	r3, [r7, #20]
 8002008:	f04f 0200 	mov.w	r2, #0
 800200c:	f04f 0300 	mov.w	r3, #0
 8002010:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002014:	4629      	mov	r1, r5
 8002016:	024b      	lsls	r3, r1, #9
 8002018:	4621      	mov	r1, r4
 800201a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800201e:	4621      	mov	r1, r4
 8002020:	024a      	lsls	r2, r1, #9
 8002022:	4610      	mov	r0, r2
 8002024:	4619      	mov	r1, r3
 8002026:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800202a:	2200      	movs	r2, #0
 800202c:	65bb      	str	r3, [r7, #88]	; 0x58
 800202e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002030:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002034:	f7fe f93c 	bl	80002b0 <__aeabi_uldivmod>
 8002038:	4602      	mov	r2, r0
 800203a:	460b      	mov	r3, r1
 800203c:	4613      	mov	r3, r2
 800203e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002042:	e065      	b.n	8002110 <HAL_RCC_GetSysClockFreq+0x420>
 8002044:	40023800 	.word	0x40023800
 8002048:	00f42400 	.word	0x00f42400
 800204c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002050:	4b3d      	ldr	r3, [pc, #244]	; (8002148 <HAL_RCC_GetSysClockFreq+0x458>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	099b      	lsrs	r3, r3, #6
 8002056:	2200      	movs	r2, #0
 8002058:	4618      	mov	r0, r3
 800205a:	4611      	mov	r1, r2
 800205c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002060:	653b      	str	r3, [r7, #80]	; 0x50
 8002062:	2300      	movs	r3, #0
 8002064:	657b      	str	r3, [r7, #84]	; 0x54
 8002066:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800206a:	4642      	mov	r2, r8
 800206c:	464b      	mov	r3, r9
 800206e:	f04f 0000 	mov.w	r0, #0
 8002072:	f04f 0100 	mov.w	r1, #0
 8002076:	0159      	lsls	r1, r3, #5
 8002078:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800207c:	0150      	lsls	r0, r2, #5
 800207e:	4602      	mov	r2, r0
 8002080:	460b      	mov	r3, r1
 8002082:	4641      	mov	r1, r8
 8002084:	1a51      	subs	r1, r2, r1
 8002086:	60b9      	str	r1, [r7, #8]
 8002088:	4649      	mov	r1, r9
 800208a:	eb63 0301 	sbc.w	r3, r3, r1
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	f04f 0200 	mov.w	r2, #0
 8002094:	f04f 0300 	mov.w	r3, #0
 8002098:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800209c:	4659      	mov	r1, fp
 800209e:	018b      	lsls	r3, r1, #6
 80020a0:	4651      	mov	r1, sl
 80020a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020a6:	4651      	mov	r1, sl
 80020a8:	018a      	lsls	r2, r1, #6
 80020aa:	4651      	mov	r1, sl
 80020ac:	1a54      	subs	r4, r2, r1
 80020ae:	4659      	mov	r1, fp
 80020b0:	eb63 0501 	sbc.w	r5, r3, r1
 80020b4:	f04f 0200 	mov.w	r2, #0
 80020b8:	f04f 0300 	mov.w	r3, #0
 80020bc:	00eb      	lsls	r3, r5, #3
 80020be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020c2:	00e2      	lsls	r2, r4, #3
 80020c4:	4614      	mov	r4, r2
 80020c6:	461d      	mov	r5, r3
 80020c8:	4643      	mov	r3, r8
 80020ca:	18e3      	adds	r3, r4, r3
 80020cc:	603b      	str	r3, [r7, #0]
 80020ce:	464b      	mov	r3, r9
 80020d0:	eb45 0303 	adc.w	r3, r5, r3
 80020d4:	607b      	str	r3, [r7, #4]
 80020d6:	f04f 0200 	mov.w	r2, #0
 80020da:	f04f 0300 	mov.w	r3, #0
 80020de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020e2:	4629      	mov	r1, r5
 80020e4:	028b      	lsls	r3, r1, #10
 80020e6:	4621      	mov	r1, r4
 80020e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020ec:	4621      	mov	r1, r4
 80020ee:	028a      	lsls	r2, r1, #10
 80020f0:	4610      	mov	r0, r2
 80020f2:	4619      	mov	r1, r3
 80020f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80020f8:	2200      	movs	r2, #0
 80020fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80020fc:	64fa      	str	r2, [r7, #76]	; 0x4c
 80020fe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002102:	f7fe f8d5 	bl	80002b0 <__aeabi_uldivmod>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	4613      	mov	r3, r2
 800210c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002110:	4b0d      	ldr	r3, [pc, #52]	; (8002148 <HAL_RCC_GetSysClockFreq+0x458>)
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	0f1b      	lsrs	r3, r3, #28
 8002116:	f003 0307 	and.w	r3, r3, #7
 800211a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800211e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002122:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002126:	fbb2 f3f3 	udiv	r3, r2, r3
 800212a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800212e:	e003      	b.n	8002138 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002130:	4b06      	ldr	r3, [pc, #24]	; (800214c <HAL_RCC_GetSysClockFreq+0x45c>)
 8002132:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002136:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002138:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800213c:	4618      	mov	r0, r3
 800213e:	37b8      	adds	r7, #184	; 0xb8
 8002140:	46bd      	mov	sp, r7
 8002142:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800
 800214c:	00f42400 	.word	0x00f42400

08002150 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e28d      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	2b00      	cmp	r3, #0
 800216c:	f000 8083 	beq.w	8002276 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002170:	4b94      	ldr	r3, [pc, #592]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 030c 	and.w	r3, r3, #12
 8002178:	2b04      	cmp	r3, #4
 800217a:	d019      	beq.n	80021b0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800217c:	4b91      	ldr	r3, [pc, #580]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002184:	2b08      	cmp	r3, #8
 8002186:	d106      	bne.n	8002196 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002188:	4b8e      	ldr	r3, [pc, #568]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002190:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002194:	d00c      	beq.n	80021b0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002196:	4b8b      	ldr	r3, [pc, #556]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002198:	689b      	ldr	r3, [r3, #8]
 800219a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800219e:	2b0c      	cmp	r3, #12
 80021a0:	d112      	bne.n	80021c8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021a2:	4b88      	ldr	r3, [pc, #544]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80021ae:	d10b      	bne.n	80021c8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021b0:	4b84      	ldr	r3, [pc, #528]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d05b      	beq.n	8002274 <HAL_RCC_OscConfig+0x124>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d157      	bne.n	8002274 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e25a      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021d0:	d106      	bne.n	80021e0 <HAL_RCC_OscConfig+0x90>
 80021d2:	4b7c      	ldr	r3, [pc, #496]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4a7b      	ldr	r2, [pc, #492]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80021d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021dc:	6013      	str	r3, [r2, #0]
 80021de:	e01d      	b.n	800221c <HAL_RCC_OscConfig+0xcc>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021e8:	d10c      	bne.n	8002204 <HAL_RCC_OscConfig+0xb4>
 80021ea:	4b76      	ldr	r3, [pc, #472]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4a75      	ldr	r2, [pc, #468]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80021f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021f4:	6013      	str	r3, [r2, #0]
 80021f6:	4b73      	ldr	r3, [pc, #460]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a72      	ldr	r2, [pc, #456]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80021fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002200:	6013      	str	r3, [r2, #0]
 8002202:	e00b      	b.n	800221c <HAL_RCC_OscConfig+0xcc>
 8002204:	4b6f      	ldr	r3, [pc, #444]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a6e      	ldr	r2, [pc, #440]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 800220a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800220e:	6013      	str	r3, [r2, #0]
 8002210:	4b6c      	ldr	r3, [pc, #432]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	4a6b      	ldr	r2, [pc, #428]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002216:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800221a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d013      	beq.n	800224c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002224:	f7fe fe22 	bl	8000e6c <HAL_GetTick>
 8002228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800222a:	e008      	b.n	800223e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800222c:	f7fe fe1e 	bl	8000e6c <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	2b64      	cmp	r3, #100	; 0x64
 8002238:	d901      	bls.n	800223e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e21f      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800223e:	4b61      	ldr	r3, [pc, #388]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d0f0      	beq.n	800222c <HAL_RCC_OscConfig+0xdc>
 800224a:	e014      	b.n	8002276 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800224c:	f7fe fe0e 	bl	8000e6c <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002254:	f7fe fe0a 	bl	8000e6c <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b64      	cmp	r3, #100	; 0x64
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e20b      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002266:	4b57      	ldr	r3, [pc, #348]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d1f0      	bne.n	8002254 <HAL_RCC_OscConfig+0x104>
 8002272:	e000      	b.n	8002276 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002274:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b00      	cmp	r3, #0
 8002280:	d06f      	beq.n	8002362 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002282:	4b50      	ldr	r3, [pc, #320]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002284:	689b      	ldr	r3, [r3, #8]
 8002286:	f003 030c 	and.w	r3, r3, #12
 800228a:	2b00      	cmp	r3, #0
 800228c:	d017      	beq.n	80022be <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800228e:	4b4d      	ldr	r3, [pc, #308]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002296:	2b08      	cmp	r3, #8
 8002298:	d105      	bne.n	80022a6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800229a:	4b4a      	ldr	r3, [pc, #296]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d00b      	beq.n	80022be <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022a6:	4b47      	ldr	r3, [pc, #284]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80022ae:	2b0c      	cmp	r3, #12
 80022b0:	d11c      	bne.n	80022ec <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022b2:	4b44      	ldr	r3, [pc, #272]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d116      	bne.n	80022ec <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022be:	4b41      	ldr	r3, [pc, #260]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d005      	beq.n	80022d6 <HAL_RCC_OscConfig+0x186>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d001      	beq.n	80022d6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e1d3      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022d6:	4b3b      	ldr	r3, [pc, #236]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	691b      	ldr	r3, [r3, #16]
 80022e2:	00db      	lsls	r3, r3, #3
 80022e4:	4937      	ldr	r1, [pc, #220]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 80022e6:	4313      	orrs	r3, r2
 80022e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022ea:	e03a      	b.n	8002362 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d020      	beq.n	8002336 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80022f4:	4b34      	ldr	r3, [pc, #208]	; (80023c8 <HAL_RCC_OscConfig+0x278>)
 80022f6:	2201      	movs	r2, #1
 80022f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022fa:	f7fe fdb7 	bl	8000e6c <HAL_GetTick>
 80022fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002300:	e008      	b.n	8002314 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002302:	f7fe fdb3 	bl	8000e6c <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b02      	cmp	r3, #2
 800230e:	d901      	bls.n	8002314 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e1b4      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002314:	4b2b      	ldr	r3, [pc, #172]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0302 	and.w	r3, r3, #2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0f0      	beq.n	8002302 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002320:	4b28      	ldr	r3, [pc, #160]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	691b      	ldr	r3, [r3, #16]
 800232c:	00db      	lsls	r3, r3, #3
 800232e:	4925      	ldr	r1, [pc, #148]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002330:	4313      	orrs	r3, r2
 8002332:	600b      	str	r3, [r1, #0]
 8002334:	e015      	b.n	8002362 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002336:	4b24      	ldr	r3, [pc, #144]	; (80023c8 <HAL_RCC_OscConfig+0x278>)
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800233c:	f7fe fd96 	bl	8000e6c <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002342:	e008      	b.n	8002356 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002344:	f7fe fd92 	bl	8000e6c <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d901      	bls.n	8002356 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e193      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002356:	4b1b      	ldr	r3, [pc, #108]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1f0      	bne.n	8002344 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0308 	and.w	r3, r3, #8
 800236a:	2b00      	cmp	r3, #0
 800236c:	d036      	beq.n	80023dc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	695b      	ldr	r3, [r3, #20]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d016      	beq.n	80023a4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002376:	4b15      	ldr	r3, [pc, #84]	; (80023cc <HAL_RCC_OscConfig+0x27c>)
 8002378:	2201      	movs	r2, #1
 800237a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237c:	f7fe fd76 	bl	8000e6c <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002382:	e008      	b.n	8002396 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002384:	f7fe fd72 	bl	8000e6c <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	2b02      	cmp	r3, #2
 8002390:	d901      	bls.n	8002396 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e173      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002396:	4b0b      	ldr	r3, [pc, #44]	; (80023c4 <HAL_RCC_OscConfig+0x274>)
 8002398:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800239a:	f003 0302 	and.w	r3, r3, #2
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d0f0      	beq.n	8002384 <HAL_RCC_OscConfig+0x234>
 80023a2:	e01b      	b.n	80023dc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023a4:	4b09      	ldr	r3, [pc, #36]	; (80023cc <HAL_RCC_OscConfig+0x27c>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023aa:	f7fe fd5f 	bl	8000e6c <HAL_GetTick>
 80023ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023b0:	e00e      	b.n	80023d0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023b2:	f7fe fd5b 	bl	8000e6c <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d907      	bls.n	80023d0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e15c      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
 80023c4:	40023800 	.word	0x40023800
 80023c8:	42470000 	.word	0x42470000
 80023cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023d0:	4b8a      	ldr	r3, [pc, #552]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 80023d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d1ea      	bne.n	80023b2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	f000 8097 	beq.w	8002518 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023ea:	2300      	movs	r3, #0
 80023ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80023ee:	4b83      	ldr	r3, [pc, #524]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 80023f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d10f      	bne.n	800241a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	60bb      	str	r3, [r7, #8]
 80023fe:	4b7f      	ldr	r3, [pc, #508]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002402:	4a7e      	ldr	r2, [pc, #504]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002404:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002408:	6413      	str	r3, [r2, #64]	; 0x40
 800240a:	4b7c      	ldr	r3, [pc, #496]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 800240c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002412:	60bb      	str	r3, [r7, #8]
 8002414:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002416:	2301      	movs	r3, #1
 8002418:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800241a:	4b79      	ldr	r3, [pc, #484]	; (8002600 <HAL_RCC_OscConfig+0x4b0>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002422:	2b00      	cmp	r3, #0
 8002424:	d118      	bne.n	8002458 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002426:	4b76      	ldr	r3, [pc, #472]	; (8002600 <HAL_RCC_OscConfig+0x4b0>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a75      	ldr	r2, [pc, #468]	; (8002600 <HAL_RCC_OscConfig+0x4b0>)
 800242c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002430:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002432:	f7fe fd1b 	bl	8000e6c <HAL_GetTick>
 8002436:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002438:	e008      	b.n	800244c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800243a:	f7fe fd17 	bl	8000e6c <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b02      	cmp	r3, #2
 8002446:	d901      	bls.n	800244c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e118      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244c:	4b6c      	ldr	r3, [pc, #432]	; (8002600 <HAL_RCC_OscConfig+0x4b0>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002454:	2b00      	cmp	r3, #0
 8002456:	d0f0      	beq.n	800243a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	689b      	ldr	r3, [r3, #8]
 800245c:	2b01      	cmp	r3, #1
 800245e:	d106      	bne.n	800246e <HAL_RCC_OscConfig+0x31e>
 8002460:	4b66      	ldr	r3, [pc, #408]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002462:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002464:	4a65      	ldr	r2, [pc, #404]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002466:	f043 0301 	orr.w	r3, r3, #1
 800246a:	6713      	str	r3, [r2, #112]	; 0x70
 800246c:	e01c      	b.n	80024a8 <HAL_RCC_OscConfig+0x358>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	2b05      	cmp	r3, #5
 8002474:	d10c      	bne.n	8002490 <HAL_RCC_OscConfig+0x340>
 8002476:	4b61      	ldr	r3, [pc, #388]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800247a:	4a60      	ldr	r2, [pc, #384]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 800247c:	f043 0304 	orr.w	r3, r3, #4
 8002480:	6713      	str	r3, [r2, #112]	; 0x70
 8002482:	4b5e      	ldr	r3, [pc, #376]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002486:	4a5d      	ldr	r2, [pc, #372]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	6713      	str	r3, [r2, #112]	; 0x70
 800248e:	e00b      	b.n	80024a8 <HAL_RCC_OscConfig+0x358>
 8002490:	4b5a      	ldr	r3, [pc, #360]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002492:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002494:	4a59      	ldr	r2, [pc, #356]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002496:	f023 0301 	bic.w	r3, r3, #1
 800249a:	6713      	str	r3, [r2, #112]	; 0x70
 800249c:	4b57      	ldr	r3, [pc, #348]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 800249e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024a0:	4a56      	ldr	r2, [pc, #344]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 80024a2:	f023 0304 	bic.w	r3, r3, #4
 80024a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	689b      	ldr	r3, [r3, #8]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d015      	beq.n	80024dc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b0:	f7fe fcdc 	bl	8000e6c <HAL_GetTick>
 80024b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024b6:	e00a      	b.n	80024ce <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024b8:	f7fe fcd8 	bl	8000e6c <HAL_GetTick>
 80024bc:	4602      	mov	r2, r0
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d901      	bls.n	80024ce <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80024ca:	2303      	movs	r3, #3
 80024cc:	e0d7      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ce:	4b4b      	ldr	r3, [pc, #300]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 80024d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024d2:	f003 0302 	and.w	r3, r3, #2
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d0ee      	beq.n	80024b8 <HAL_RCC_OscConfig+0x368>
 80024da:	e014      	b.n	8002506 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024dc:	f7fe fcc6 	bl	8000e6c <HAL_GetTick>
 80024e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024e2:	e00a      	b.n	80024fa <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80024e4:	f7fe fcc2 	bl	8000e6c <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e0c1      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024fa:	4b40      	ldr	r3, [pc, #256]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 80024fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80024fe:	f003 0302 	and.w	r3, r3, #2
 8002502:	2b00      	cmp	r3, #0
 8002504:	d1ee      	bne.n	80024e4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002506:	7dfb      	ldrb	r3, [r7, #23]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d105      	bne.n	8002518 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800250c:	4b3b      	ldr	r3, [pc, #236]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 800250e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002510:	4a3a      	ldr	r2, [pc, #232]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002512:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002516:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	699b      	ldr	r3, [r3, #24]
 800251c:	2b00      	cmp	r3, #0
 800251e:	f000 80ad 	beq.w	800267c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002522:	4b36      	ldr	r3, [pc, #216]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 030c 	and.w	r3, r3, #12
 800252a:	2b08      	cmp	r3, #8
 800252c:	d060      	beq.n	80025f0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	699b      	ldr	r3, [r3, #24]
 8002532:	2b02      	cmp	r3, #2
 8002534:	d145      	bne.n	80025c2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002536:	4b33      	ldr	r3, [pc, #204]	; (8002604 <HAL_RCC_OscConfig+0x4b4>)
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800253c:	f7fe fc96 	bl	8000e6c <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002544:	f7fe fc92 	bl	8000e6c <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e093      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002556:	4b29      	ldr	r3, [pc, #164]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1f0      	bne.n	8002544 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	69da      	ldr	r2, [r3, #28]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	431a      	orrs	r2, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002570:	019b      	lsls	r3, r3, #6
 8002572:	431a      	orrs	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002578:	085b      	lsrs	r3, r3, #1
 800257a:	3b01      	subs	r3, #1
 800257c:	041b      	lsls	r3, r3, #16
 800257e:	431a      	orrs	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002584:	061b      	lsls	r3, r3, #24
 8002586:	431a      	orrs	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258c:	071b      	lsls	r3, r3, #28
 800258e:	491b      	ldr	r1, [pc, #108]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 8002590:	4313      	orrs	r3, r2
 8002592:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002594:	4b1b      	ldr	r3, [pc, #108]	; (8002604 <HAL_RCC_OscConfig+0x4b4>)
 8002596:	2201      	movs	r2, #1
 8002598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800259a:	f7fe fc67 	bl	8000e6c <HAL_GetTick>
 800259e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025a0:	e008      	b.n	80025b4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025a2:	f7fe fc63 	bl	8000e6c <HAL_GetTick>
 80025a6:	4602      	mov	r2, r0
 80025a8:	693b      	ldr	r3, [r7, #16]
 80025aa:	1ad3      	subs	r3, r2, r3
 80025ac:	2b02      	cmp	r3, #2
 80025ae:	d901      	bls.n	80025b4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e064      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025b4:	4b11      	ldr	r3, [pc, #68]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d0f0      	beq.n	80025a2 <HAL_RCC_OscConfig+0x452>
 80025c0:	e05c      	b.n	800267c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025c2:	4b10      	ldr	r3, [pc, #64]	; (8002604 <HAL_RCC_OscConfig+0x4b4>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025c8:	f7fe fc50 	bl	8000e6c <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025d0:	f7fe fc4c 	bl	8000e6c <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b02      	cmp	r3, #2
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e04d      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025e2:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_RCC_OscConfig+0x4ac>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f0      	bne.n	80025d0 <HAL_RCC_OscConfig+0x480>
 80025ee:	e045      	b.n	800267c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	699b      	ldr	r3, [r3, #24]
 80025f4:	2b01      	cmp	r3, #1
 80025f6:	d107      	bne.n	8002608 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80025f8:	2301      	movs	r3, #1
 80025fa:	e040      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
 80025fc:	40023800 	.word	0x40023800
 8002600:	40007000 	.word	0x40007000
 8002604:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002608:	4b1f      	ldr	r3, [pc, #124]	; (8002688 <HAL_RCC_OscConfig+0x538>)
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d030      	beq.n	8002678 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002620:	429a      	cmp	r2, r3
 8002622:	d129      	bne.n	8002678 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800262e:	429a      	cmp	r2, r3
 8002630:	d122      	bne.n	8002678 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002632:	68fa      	ldr	r2, [r7, #12]
 8002634:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002638:	4013      	ands	r3, r2
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800263e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002640:	4293      	cmp	r3, r2
 8002642:	d119      	bne.n	8002678 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800264e:	085b      	lsrs	r3, r3, #1
 8002650:	3b01      	subs	r3, #1
 8002652:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002654:	429a      	cmp	r2, r3
 8002656:	d10f      	bne.n	8002678 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002662:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002664:	429a      	cmp	r2, r3
 8002666:	d107      	bne.n	8002678 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002672:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002674:	429a      	cmp	r2, r3
 8002676:	d001      	beq.n	800267c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e000      	b.n	800267e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800267c:	2300      	movs	r3, #0
}
 800267e:	4618      	mov	r0, r3
 8002680:	3718      	adds	r7, #24
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40023800 	.word	0x40023800

0800268c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d101      	bne.n	800269e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800269a:	2301      	movs	r3, #1
 800269c:	e03f      	b.n	800271e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d106      	bne.n	80026b8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2200      	movs	r2, #0
 80026ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7fe f87c 	bl	80007b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2224      	movs	r2, #36	; 0x24
 80026bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68da      	ldr	r2, [r3, #12]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026ce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026d0:	6878      	ldr	r0, [r7, #4]
 80026d2:	f000 fd7b 	bl	80031cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	691a      	ldr	r2, [r3, #16]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026e4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	695a      	ldr	r2, [r3, #20]
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026f4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68da      	ldr	r2, [r3, #12]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002704:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2220      	movs	r2, #32
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002726:	b580      	push	{r7, lr}
 8002728:	b08a      	sub	sp, #40	; 0x28
 800272a:	af02      	add	r7, sp, #8
 800272c:	60f8      	str	r0, [r7, #12]
 800272e:	60b9      	str	r1, [r7, #8]
 8002730:	603b      	str	r3, [r7, #0]
 8002732:	4613      	mov	r3, r2
 8002734:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002736:	2300      	movs	r3, #0
 8002738:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b20      	cmp	r3, #32
 8002744:	d17c      	bne.n	8002840 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d002      	beq.n	8002752 <HAL_UART_Transmit+0x2c>
 800274c:	88fb      	ldrh	r3, [r7, #6]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e075      	b.n	8002842 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800275c:	2b01      	cmp	r3, #1
 800275e:	d101      	bne.n	8002764 <HAL_UART_Transmit+0x3e>
 8002760:	2302      	movs	r3, #2
 8002762:	e06e      	b.n	8002842 <HAL_UART_Transmit+0x11c>
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	2200      	movs	r2, #0
 8002770:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2221      	movs	r2, #33	; 0x21
 8002776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800277a:	f7fe fb77 	bl	8000e6c <HAL_GetTick>
 800277e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	88fa      	ldrh	r2, [r7, #6]
 8002784:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	88fa      	ldrh	r2, [r7, #6]
 800278a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002794:	d108      	bne.n	80027a8 <HAL_UART_Transmit+0x82>
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d104      	bne.n	80027a8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800279e:	2300      	movs	r3, #0
 80027a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	61bb      	str	r3, [r7, #24]
 80027a6:	e003      	b.n	80027b0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027ac:	2300      	movs	r3, #0
 80027ae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80027b8:	e02a      	b.n	8002810 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	697b      	ldr	r3, [r7, #20]
 80027c0:	2200      	movs	r2, #0
 80027c2:	2180      	movs	r1, #128	; 0x80
 80027c4:	68f8      	ldr	r0, [r7, #12]
 80027c6:	f000 faf9 	bl	8002dbc <UART_WaitOnFlagUntilTimeout>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80027d0:	2303      	movs	r3, #3
 80027d2:	e036      	b.n	8002842 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80027d4:	69fb      	ldr	r3, [r7, #28]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10b      	bne.n	80027f2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	881b      	ldrh	r3, [r3, #0]
 80027de:	461a      	mov	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	3302      	adds	r3, #2
 80027ee:	61bb      	str	r3, [r7, #24]
 80027f0:	e007      	b.n	8002802 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	781a      	ldrb	r2, [r3, #0]
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	3301      	adds	r3, #1
 8002800:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002806:	b29b      	uxth	r3, r3
 8002808:	3b01      	subs	r3, #1
 800280a:	b29a      	uxth	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002814:	b29b      	uxth	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1cf      	bne.n	80027ba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	2200      	movs	r2, #0
 8002822:	2140      	movs	r1, #64	; 0x40
 8002824:	68f8      	ldr	r0, [r7, #12]
 8002826:	f000 fac9 	bl	8002dbc <UART_WaitOnFlagUntilTimeout>
 800282a:	4603      	mov	r3, r0
 800282c:	2b00      	cmp	r3, #0
 800282e:	d001      	beq.n	8002834 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e006      	b.n	8002842 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2220      	movs	r2, #32
 8002838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800283c:	2300      	movs	r3, #0
 800283e:	e000      	b.n	8002842 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002840:	2302      	movs	r3, #2
  }
}
 8002842:	4618      	mov	r0, r3
 8002844:	3720      	adds	r7, #32
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
	...

0800284c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b0ba      	sub	sp, #232	; 0xe8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002872:	2300      	movs	r3, #0
 8002874:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002878:	2300      	movs	r3, #0
 800287a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800287e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002882:	f003 030f 	and.w	r3, r3, #15
 8002886:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800288a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800288e:	2b00      	cmp	r3, #0
 8002890:	d10f      	bne.n	80028b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002892:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002896:	f003 0320 	and.w	r3, r3, #32
 800289a:	2b00      	cmp	r3, #0
 800289c:	d009      	beq.n	80028b2 <HAL_UART_IRQHandler+0x66>
 800289e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028a2:	f003 0320 	and.w	r3, r3, #32
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 fbd3 	bl	8003056 <UART_Receive_IT>
      return;
 80028b0:	e256      	b.n	8002d60 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80028b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f000 80de 	beq.w	8002a78 <HAL_UART_IRQHandler+0x22c>
 80028bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d106      	bne.n	80028d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80028c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028cc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	f000 80d1 	beq.w	8002a78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80028d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00b      	beq.n	80028fa <HAL_UART_IRQHandler+0xae>
 80028e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d005      	beq.n	80028fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028f2:	f043 0201 	orr.w	r2, r3, #1
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00b      	beq.n	800291e <HAL_UART_IRQHandler+0xd2>
 8002906:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	2b00      	cmp	r3, #0
 8002910:	d005      	beq.n	800291e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002916:	f043 0202 	orr.w	r2, r3, #2
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800291e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d00b      	beq.n	8002942 <HAL_UART_IRQHandler+0xf6>
 800292a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b00      	cmp	r3, #0
 8002934:	d005      	beq.n	8002942 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800293a:	f043 0204 	orr.w	r2, r3, #4
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002946:	f003 0308 	and.w	r3, r3, #8
 800294a:	2b00      	cmp	r3, #0
 800294c:	d011      	beq.n	8002972 <HAL_UART_IRQHandler+0x126>
 800294e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002952:	f003 0320 	and.w	r3, r3, #32
 8002956:	2b00      	cmp	r3, #0
 8002958:	d105      	bne.n	8002966 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800295a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b00      	cmp	r3, #0
 8002964:	d005      	beq.n	8002972 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296a:	f043 0208 	orr.w	r2, r3, #8
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002976:	2b00      	cmp	r3, #0
 8002978:	f000 81ed 	beq.w	8002d56 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800297c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002980:	f003 0320 	and.w	r3, r3, #32
 8002984:	2b00      	cmp	r3, #0
 8002986:	d008      	beq.n	800299a <HAL_UART_IRQHandler+0x14e>
 8002988:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800298c:	f003 0320 	and.w	r3, r3, #32
 8002990:	2b00      	cmp	r3, #0
 8002992:	d002      	beq.n	800299a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f000 fb5e 	bl	8003056 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029a4:	2b40      	cmp	r3, #64	; 0x40
 80029a6:	bf0c      	ite	eq
 80029a8:	2301      	moveq	r3, #1
 80029aa:	2300      	movne	r3, #0
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b6:	f003 0308 	and.w	r3, r3, #8
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d103      	bne.n	80029c6 <HAL_UART_IRQHandler+0x17a>
 80029be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d04f      	beq.n	8002a66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 fa66 	bl	8002e98 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	695b      	ldr	r3, [r3, #20]
 80029d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029d6:	2b40      	cmp	r3, #64	; 0x40
 80029d8:	d141      	bne.n	8002a5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	3314      	adds	r3, #20
 80029e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80029e8:	e853 3f00 	ldrex	r3, [r3]
 80029ec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80029f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80029f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029f8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	3314      	adds	r3, #20
 8002a02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002a06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002a0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002a12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002a16:	e841 2300 	strex	r3, r2, [r1]
 8002a1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002a1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d1d9      	bne.n	80029da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d013      	beq.n	8002a56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a32:	4a7d      	ldr	r2, [pc, #500]	; (8002c28 <HAL_UART_IRQHandler+0x3dc>)
 8002a34:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7fe fba3 	bl	8001186 <HAL_DMA_Abort_IT>
 8002a40:	4603      	mov	r3, r0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d016      	beq.n	8002a74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002a50:	4610      	mov	r0, r2
 8002a52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a54:	e00e      	b.n	8002a74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 f99a 	bl	8002d90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a5c:	e00a      	b.n	8002a74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 f996 	bl	8002d90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a64:	e006      	b.n	8002a74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 f992 	bl	8002d90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002a72:	e170      	b.n	8002d56 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a74:	bf00      	nop
    return;
 8002a76:	e16e      	b.n	8002d56 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	f040 814a 	bne.w	8002d16 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a86:	f003 0310 	and.w	r3, r3, #16
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f000 8143 	beq.w	8002d16 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002a90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a94:	f003 0310 	and.w	r3, r3, #16
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	f000 813c 	beq.w	8002d16 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	60bb      	str	r3, [r7, #8]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	60bb      	str	r3, [r7, #8]
 8002ab2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002abe:	2b40      	cmp	r3, #64	; 0x40
 8002ac0:	f040 80b4 	bne.w	8002c2c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002ad0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	f000 8140 	beq.w	8002d5a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002ade:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	f080 8139 	bcs.w	8002d5a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002aee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002af4:	69db      	ldr	r3, [r3, #28]
 8002af6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002afa:	f000 8088 	beq.w	8002c0e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	330c      	adds	r3, #12
 8002b04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b08:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002b0c:	e853 3f00 	ldrex	r3, [r3]
 8002b10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002b14:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002b18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b1c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	330c      	adds	r3, #12
 8002b26:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002b2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002b2e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b32:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002b36:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002b3a:	e841 2300 	strex	r3, r2, [r1]
 8002b3e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002b42:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d1d9      	bne.n	8002afe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	3314      	adds	r3, #20
 8002b50:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b54:	e853 3f00 	ldrex	r3, [r3]
 8002b58:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002b5a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b5c:	f023 0301 	bic.w	r3, r3, #1
 8002b60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	3314      	adds	r3, #20
 8002b6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002b6e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002b72:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b74:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002b76:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002b7a:	e841 2300 	strex	r3, r2, [r1]
 8002b7e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002b80:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1e1      	bne.n	8002b4a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	3314      	adds	r3, #20
 8002b8c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b8e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b90:	e853 3f00 	ldrex	r3, [r3]
 8002b94:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002b96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b98:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b9c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	3314      	adds	r3, #20
 8002ba6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002baa:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002bac:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bae:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002bb0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002bb2:	e841 2300 	strex	r3, r2, [r1]
 8002bb6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002bb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1e3      	bne.n	8002b86 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2220      	movs	r2, #32
 8002bc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	330c      	adds	r3, #12
 8002bd2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bd6:	e853 3f00 	ldrex	r3, [r3]
 8002bda:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002bdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bde:	f023 0310 	bic.w	r3, r3, #16
 8002be2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	330c      	adds	r3, #12
 8002bec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002bf0:	65ba      	str	r2, [r7, #88]	; 0x58
 8002bf2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002bf6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bf8:	e841 2300 	strex	r3, r2, [r1]
 8002bfc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002bfe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1e3      	bne.n	8002bcc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7fe fa4c 	bl	80010a6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c16:	b29b      	uxth	r3, r3
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f000 f8c0 	bl	8002da4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c24:	e099      	b.n	8002d5a <HAL_UART_IRQHandler+0x50e>
 8002c26:	bf00      	nop
 8002c28:	08002f5f 	.word	0x08002f5f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c34:	b29b      	uxth	r3, r3
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	f000 808b 	beq.w	8002d5e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002c48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	f000 8086 	beq.w	8002d5e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	330c      	adds	r3, #12
 8002c58:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c5c:	e853 3f00 	ldrex	r3, [r3]
 8002c60:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c64:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c68:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	330c      	adds	r3, #12
 8002c72:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002c76:	647a      	str	r2, [r7, #68]	; 0x44
 8002c78:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c7a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002c7c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c7e:	e841 2300 	strex	r3, r2, [r1]
 8002c82:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002c84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1e3      	bne.n	8002c52 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	3314      	adds	r3, #20
 8002c90:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c94:	e853 3f00 	ldrex	r3, [r3]
 8002c98:	623b      	str	r3, [r7, #32]
   return(result);
 8002c9a:	6a3b      	ldr	r3, [r7, #32]
 8002c9c:	f023 0301 	bic.w	r3, r3, #1
 8002ca0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	3314      	adds	r3, #20
 8002caa:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002cae:	633a      	str	r2, [r7, #48]	; 0x30
 8002cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cb2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002cb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cb6:	e841 2300 	strex	r3, r2, [r1]
 8002cba:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1e3      	bne.n	8002c8a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2220      	movs	r2, #32
 8002cc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	330c      	adds	r3, #12
 8002cd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	e853 3f00 	ldrex	r3, [r3]
 8002cde:	60fb      	str	r3, [r7, #12]
   return(result);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f023 0310 	bic.w	r3, r3, #16
 8002ce6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	330c      	adds	r3, #12
 8002cf0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002cf4:	61fa      	str	r2, [r7, #28]
 8002cf6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf8:	69b9      	ldr	r1, [r7, #24]
 8002cfa:	69fa      	ldr	r2, [r7, #28]
 8002cfc:	e841 2300 	strex	r3, r2, [r1]
 8002d00:	617b      	str	r3, [r7, #20]
   return(result);
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1e3      	bne.n	8002cd0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002d08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f848 	bl	8002da4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002d14:	e023      	b.n	8002d5e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d009      	beq.n	8002d36 <HAL_UART_IRQHandler+0x4ea>
 8002d22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d003      	beq.n	8002d36 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 f929 	bl	8002f86 <UART_Transmit_IT>
    return;
 8002d34:	e014      	b.n	8002d60 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002d36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00e      	beq.n	8002d60 <HAL_UART_IRQHandler+0x514>
 8002d42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d008      	beq.n	8002d60 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002d4e:	6878      	ldr	r0, [r7, #4]
 8002d50:	f000 f969 	bl	8003026 <UART_EndTransmit_IT>
    return;
 8002d54:	e004      	b.n	8002d60 <HAL_UART_IRQHandler+0x514>
    return;
 8002d56:	bf00      	nop
 8002d58:	e002      	b.n	8002d60 <HAL_UART_IRQHandler+0x514>
      return;
 8002d5a:	bf00      	nop
 8002d5c:	e000      	b.n	8002d60 <HAL_UART_IRQHandler+0x514>
      return;
 8002d5e:	bf00      	nop
  }
}
 8002d60:	37e8      	adds	r7, #232	; 0xe8
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop

08002d68 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	460b      	mov	r3, r1
 8002dae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002db0:	bf00      	nop
 8002db2:	370c      	adds	r7, #12
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b090      	sub	sp, #64	; 0x40
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	603b      	str	r3, [r7, #0]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dcc:	e050      	b.n	8002e70 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dd4:	d04c      	beq.n	8002e70 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002dd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d007      	beq.n	8002dec <UART_WaitOnFlagUntilTimeout+0x30>
 8002ddc:	f7fe f846 	bl	8000e6c <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d241      	bcs.n	8002e70 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	330c      	adds	r3, #12
 8002df2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002df6:	e853 3f00 	ldrex	r3, [r3]
 8002dfa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dfe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002e02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	330c      	adds	r3, #12
 8002e0a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002e0c:	637a      	str	r2, [r7, #52]	; 0x34
 8002e0e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e10:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002e12:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e14:	e841 2300 	strex	r3, r2, [r1]
 8002e18:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002e1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d1e5      	bne.n	8002dec <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	3314      	adds	r3, #20
 8002e26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	e853 3f00 	ldrex	r3, [r3]
 8002e2e:	613b      	str	r3, [r7, #16]
   return(result);
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	f023 0301 	bic.w	r3, r3, #1
 8002e36:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	3314      	adds	r3, #20
 8002e3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e40:	623a      	str	r2, [r7, #32]
 8002e42:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e44:	69f9      	ldr	r1, [r7, #28]
 8002e46:	6a3a      	ldr	r2, [r7, #32]
 8002e48:	e841 2300 	strex	r3, r2, [r1]
 8002e4c:	61bb      	str	r3, [r7, #24]
   return(result);
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1e5      	bne.n	8002e20 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2220      	movs	r2, #32
 8002e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2220      	movs	r2, #32
 8002e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	2200      	movs	r2, #0
 8002e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e00f      	b.n	8002e90 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	bf0c      	ite	eq
 8002e80:	2301      	moveq	r3, #1
 8002e82:	2300      	movne	r3, #0
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	461a      	mov	r2, r3
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d09f      	beq.n	8002dce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3740      	adds	r7, #64	; 0x40
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b095      	sub	sp, #84	; 0x54
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	330c      	adds	r3, #12
 8002ea6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ea8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eaa:	e853 3f00 	ldrex	r3, [r3]
 8002eae:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	330c      	adds	r3, #12
 8002ebe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ec0:	643a      	str	r2, [r7, #64]	; 0x40
 8002ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ec4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002ec6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002ec8:	e841 2300 	strex	r3, r2, [r1]
 8002ecc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1e5      	bne.n	8002ea0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	3314      	adds	r3, #20
 8002eda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	e853 3f00 	ldrex	r3, [r3]
 8002ee2:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	f023 0301 	bic.w	r3, r3, #1
 8002eea:	64bb      	str	r3, [r7, #72]	; 0x48
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	3314      	adds	r3, #20
 8002ef2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ef4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002ef6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ef8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002efa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002efc:	e841 2300 	strex	r3, r2, [r1]
 8002f00:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1e5      	bne.n	8002ed4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f0c:	2b01      	cmp	r3, #1
 8002f0e:	d119      	bne.n	8002f44 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	330c      	adds	r3, #12
 8002f16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	e853 3f00 	ldrex	r3, [r3]
 8002f1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	f023 0310 	bic.w	r3, r3, #16
 8002f26:	647b      	str	r3, [r7, #68]	; 0x44
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	330c      	adds	r3, #12
 8002f2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f30:	61ba      	str	r2, [r7, #24]
 8002f32:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f34:	6979      	ldr	r1, [r7, #20]
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	e841 2300 	strex	r3, r2, [r1]
 8002f3c:	613b      	str	r3, [r7, #16]
   return(result);
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1e5      	bne.n	8002f10 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2220      	movs	r2, #32
 8002f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002f52:	bf00      	nop
 8002f54:	3754      	adds	r7, #84	; 0x54
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr

08002f5e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f5e:	b580      	push	{r7, lr}
 8002f60:	b084      	sub	sp, #16
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f6a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2200      	movs	r2, #0
 8002f76:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f78:	68f8      	ldr	r0, [r7, #12]
 8002f7a:	f7ff ff09 	bl	8002d90 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f7e:	bf00      	nop
 8002f80:	3710      	adds	r7, #16
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f86:	b480      	push	{r7}
 8002f88:	b085      	sub	sp, #20
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b21      	cmp	r3, #33	; 0x21
 8002f98:	d13e      	bne.n	8003018 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fa2:	d114      	bne.n	8002fce <UART_Transmit_IT+0x48>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	691b      	ldr	r3, [r3, #16]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d110      	bne.n	8002fce <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6a1b      	ldr	r3, [r3, #32]
 8002fb0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	881b      	ldrh	r3, [r3, #0]
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fc0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a1b      	ldr	r3, [r3, #32]
 8002fc6:	1c9a      	adds	r2, r3, #2
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	621a      	str	r2, [r3, #32]
 8002fcc:	e008      	b.n	8002fe0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6a1b      	ldr	r3, [r3, #32]
 8002fd2:	1c59      	adds	r1, r3, #1
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	6211      	str	r1, [r2, #32]
 8002fd8:	781a      	ldrb	r2, [r3, #0]
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	3b01      	subs	r3, #1
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	687a      	ldr	r2, [r7, #4]
 8002fec:	4619      	mov	r1, r3
 8002fee:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d10f      	bne.n	8003014 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	68da      	ldr	r2, [r3, #12]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003002:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68da      	ldr	r2, [r3, #12]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003012:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003014:	2300      	movs	r3, #0
 8003016:	e000      	b.n	800301a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003018:	2302      	movs	r3, #2
  }
}
 800301a:	4618      	mov	r0, r3
 800301c:	3714      	adds	r7, #20
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr

08003026 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003026:	b580      	push	{r7, lr}
 8003028:	b082      	sub	sp, #8
 800302a:	af00      	add	r7, sp, #0
 800302c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68da      	ldr	r2, [r3, #12]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800303c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2220      	movs	r2, #32
 8003042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	f7ff fe8e 	bl	8002d68 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b08c      	sub	sp, #48	; 0x30
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b22      	cmp	r3, #34	; 0x22
 8003068:	f040 80ab 	bne.w	80031c2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003074:	d117      	bne.n	80030a6 <UART_Receive_IT+0x50>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	691b      	ldr	r3, [r3, #16]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d113      	bne.n	80030a6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800307e:	2300      	movs	r3, #0
 8003080:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003086:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	b29b      	uxth	r3, r3
 8003090:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003094:	b29a      	uxth	r2, r3
 8003096:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003098:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309e:	1c9a      	adds	r2, r3, #2
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	629a      	str	r2, [r3, #40]	; 0x28
 80030a4:	e026      	b.n	80030f4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80030ac:	2300      	movs	r3, #0
 80030ae:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030b8:	d007      	beq.n	80030ca <UART_Receive_IT+0x74>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d10a      	bne.n	80030d8 <UART_Receive_IT+0x82>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d106      	bne.n	80030d8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	b2da      	uxtb	r2, r3
 80030d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030d4:	701a      	strb	r2, [r3, #0]
 80030d6:	e008      	b.n	80030ea <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	b2db      	uxtb	r3, r3
 80030e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030e4:	b2da      	uxtb	r2, r3
 80030e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030e8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ee:	1c5a      	adds	r2, r3, #1
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	3b01      	subs	r3, #1
 80030fc:	b29b      	uxth	r3, r3
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	4619      	mov	r1, r3
 8003102:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003104:	2b00      	cmp	r3, #0
 8003106:	d15a      	bne.n	80031be <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	68da      	ldr	r2, [r3, #12]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 0220 	bic.w	r2, r2, #32
 8003116:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68da      	ldr	r2, [r3, #12]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003126:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	695a      	ldr	r2, [r3, #20]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 0201 	bic.w	r2, r2, #1
 8003136:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2220      	movs	r2, #32
 800313c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003144:	2b01      	cmp	r3, #1
 8003146:	d135      	bne.n	80031b4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2200      	movs	r2, #0
 800314c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	330c      	adds	r3, #12
 8003154:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	e853 3f00 	ldrex	r3, [r3]
 800315c:	613b      	str	r3, [r7, #16]
   return(result);
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	f023 0310 	bic.w	r3, r3, #16
 8003164:	627b      	str	r3, [r7, #36]	; 0x24
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	330c      	adds	r3, #12
 800316c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800316e:	623a      	str	r2, [r7, #32]
 8003170:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003172:	69f9      	ldr	r1, [r7, #28]
 8003174:	6a3a      	ldr	r2, [r7, #32]
 8003176:	e841 2300 	strex	r3, r2, [r1]
 800317a:	61bb      	str	r3, [r7, #24]
   return(result);
 800317c:	69bb      	ldr	r3, [r7, #24]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1e5      	bne.n	800314e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0310 	and.w	r3, r3, #16
 800318c:	2b10      	cmp	r3, #16
 800318e:	d10a      	bne.n	80031a6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003190:	2300      	movs	r3, #0
 8003192:	60fb      	str	r3, [r7, #12]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	60fb      	str	r3, [r7, #12]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	60fb      	str	r3, [r7, #12]
 80031a4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80031aa:	4619      	mov	r1, r3
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	f7ff fdf9 	bl	8002da4 <HAL_UARTEx_RxEventCallback>
 80031b2:	e002      	b.n	80031ba <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f7ff fde1 	bl	8002d7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80031ba:	2300      	movs	r3, #0
 80031bc:	e002      	b.n	80031c4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80031be:	2300      	movs	r3, #0
 80031c0:	e000      	b.n	80031c4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80031c2:	2302      	movs	r3, #2
  }
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3730      	adds	r7, #48	; 0x30
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031d0:	b0c0      	sub	sp, #256	; 0x100
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	691b      	ldr	r3, [r3, #16]
 80031e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80031e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031e8:	68d9      	ldr	r1, [r3, #12]
 80031ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	ea40 0301 	orr.w	r3, r0, r1
 80031f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80031f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003200:	691b      	ldr	r3, [r3, #16]
 8003202:	431a      	orrs	r2, r3
 8003204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003208:	695b      	ldr	r3, [r3, #20]
 800320a:	431a      	orrs	r2, r3
 800320c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003210:	69db      	ldr	r3, [r3, #28]
 8003212:	4313      	orrs	r3, r2
 8003214:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003218:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003224:	f021 010c 	bic.w	r1, r1, #12
 8003228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003232:	430b      	orrs	r3, r1
 8003234:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	695b      	ldr	r3, [r3, #20]
 800323e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003242:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003246:	6999      	ldr	r1, [r3, #24]
 8003248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	ea40 0301 	orr.w	r3, r0, r1
 8003252:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	4b8f      	ldr	r3, [pc, #572]	; (8003498 <UART_SetConfig+0x2cc>)
 800325c:	429a      	cmp	r2, r3
 800325e:	d005      	beq.n	800326c <UART_SetConfig+0xa0>
 8003260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	4b8d      	ldr	r3, [pc, #564]	; (800349c <UART_SetConfig+0x2d0>)
 8003268:	429a      	cmp	r2, r3
 800326a:	d104      	bne.n	8003276 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800326c:	f7fe fd2c 	bl	8001cc8 <HAL_RCC_GetPCLK2Freq>
 8003270:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003274:	e003      	b.n	800327e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003276:	f7fe fd13 	bl	8001ca0 <HAL_RCC_GetPCLK1Freq>
 800327a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800327e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003282:	69db      	ldr	r3, [r3, #28]
 8003284:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003288:	f040 810c 	bne.w	80034a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800328c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003290:	2200      	movs	r2, #0
 8003292:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003296:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800329a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800329e:	4622      	mov	r2, r4
 80032a0:	462b      	mov	r3, r5
 80032a2:	1891      	adds	r1, r2, r2
 80032a4:	65b9      	str	r1, [r7, #88]	; 0x58
 80032a6:	415b      	adcs	r3, r3
 80032a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80032ae:	4621      	mov	r1, r4
 80032b0:	eb12 0801 	adds.w	r8, r2, r1
 80032b4:	4629      	mov	r1, r5
 80032b6:	eb43 0901 	adc.w	r9, r3, r1
 80032ba:	f04f 0200 	mov.w	r2, #0
 80032be:	f04f 0300 	mov.w	r3, #0
 80032c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032ce:	4690      	mov	r8, r2
 80032d0:	4699      	mov	r9, r3
 80032d2:	4623      	mov	r3, r4
 80032d4:	eb18 0303 	adds.w	r3, r8, r3
 80032d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80032dc:	462b      	mov	r3, r5
 80032de:	eb49 0303 	adc.w	r3, r9, r3
 80032e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80032e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80032f2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80032f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80032fa:	460b      	mov	r3, r1
 80032fc:	18db      	adds	r3, r3, r3
 80032fe:	653b      	str	r3, [r7, #80]	; 0x50
 8003300:	4613      	mov	r3, r2
 8003302:	eb42 0303 	adc.w	r3, r2, r3
 8003306:	657b      	str	r3, [r7, #84]	; 0x54
 8003308:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800330c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003310:	f7fc ffce 	bl	80002b0 <__aeabi_uldivmod>
 8003314:	4602      	mov	r2, r0
 8003316:	460b      	mov	r3, r1
 8003318:	4b61      	ldr	r3, [pc, #388]	; (80034a0 <UART_SetConfig+0x2d4>)
 800331a:	fba3 2302 	umull	r2, r3, r3, r2
 800331e:	095b      	lsrs	r3, r3, #5
 8003320:	011c      	lsls	r4, r3, #4
 8003322:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003326:	2200      	movs	r2, #0
 8003328:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800332c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003330:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003334:	4642      	mov	r2, r8
 8003336:	464b      	mov	r3, r9
 8003338:	1891      	adds	r1, r2, r2
 800333a:	64b9      	str	r1, [r7, #72]	; 0x48
 800333c:	415b      	adcs	r3, r3
 800333e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003340:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003344:	4641      	mov	r1, r8
 8003346:	eb12 0a01 	adds.w	sl, r2, r1
 800334a:	4649      	mov	r1, r9
 800334c:	eb43 0b01 	adc.w	fp, r3, r1
 8003350:	f04f 0200 	mov.w	r2, #0
 8003354:	f04f 0300 	mov.w	r3, #0
 8003358:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800335c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003360:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003364:	4692      	mov	sl, r2
 8003366:	469b      	mov	fp, r3
 8003368:	4643      	mov	r3, r8
 800336a:	eb1a 0303 	adds.w	r3, sl, r3
 800336e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003372:	464b      	mov	r3, r9
 8003374:	eb4b 0303 	adc.w	r3, fp, r3
 8003378:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800337c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003388:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800338c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003390:	460b      	mov	r3, r1
 8003392:	18db      	adds	r3, r3, r3
 8003394:	643b      	str	r3, [r7, #64]	; 0x40
 8003396:	4613      	mov	r3, r2
 8003398:	eb42 0303 	adc.w	r3, r2, r3
 800339c:	647b      	str	r3, [r7, #68]	; 0x44
 800339e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80033a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80033a6:	f7fc ff83 	bl	80002b0 <__aeabi_uldivmod>
 80033aa:	4602      	mov	r2, r0
 80033ac:	460b      	mov	r3, r1
 80033ae:	4611      	mov	r1, r2
 80033b0:	4b3b      	ldr	r3, [pc, #236]	; (80034a0 <UART_SetConfig+0x2d4>)
 80033b2:	fba3 2301 	umull	r2, r3, r3, r1
 80033b6:	095b      	lsrs	r3, r3, #5
 80033b8:	2264      	movs	r2, #100	; 0x64
 80033ba:	fb02 f303 	mul.w	r3, r2, r3
 80033be:	1acb      	subs	r3, r1, r3
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80033c6:	4b36      	ldr	r3, [pc, #216]	; (80034a0 <UART_SetConfig+0x2d4>)
 80033c8:	fba3 2302 	umull	r2, r3, r3, r2
 80033cc:	095b      	lsrs	r3, r3, #5
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033d4:	441c      	add	r4, r3
 80033d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033da:	2200      	movs	r2, #0
 80033dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80033e0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80033e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80033e8:	4642      	mov	r2, r8
 80033ea:	464b      	mov	r3, r9
 80033ec:	1891      	adds	r1, r2, r2
 80033ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80033f0:	415b      	adcs	r3, r3
 80033f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80033f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80033f8:	4641      	mov	r1, r8
 80033fa:	1851      	adds	r1, r2, r1
 80033fc:	6339      	str	r1, [r7, #48]	; 0x30
 80033fe:	4649      	mov	r1, r9
 8003400:	414b      	adcs	r3, r1
 8003402:	637b      	str	r3, [r7, #52]	; 0x34
 8003404:	f04f 0200 	mov.w	r2, #0
 8003408:	f04f 0300 	mov.w	r3, #0
 800340c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003410:	4659      	mov	r1, fp
 8003412:	00cb      	lsls	r3, r1, #3
 8003414:	4651      	mov	r1, sl
 8003416:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800341a:	4651      	mov	r1, sl
 800341c:	00ca      	lsls	r2, r1, #3
 800341e:	4610      	mov	r0, r2
 8003420:	4619      	mov	r1, r3
 8003422:	4603      	mov	r3, r0
 8003424:	4642      	mov	r2, r8
 8003426:	189b      	adds	r3, r3, r2
 8003428:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800342c:	464b      	mov	r3, r9
 800342e:	460a      	mov	r2, r1
 8003430:	eb42 0303 	adc.w	r3, r2, r3
 8003434:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003444:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003448:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800344c:	460b      	mov	r3, r1
 800344e:	18db      	adds	r3, r3, r3
 8003450:	62bb      	str	r3, [r7, #40]	; 0x28
 8003452:	4613      	mov	r3, r2
 8003454:	eb42 0303 	adc.w	r3, r2, r3
 8003458:	62fb      	str	r3, [r7, #44]	; 0x2c
 800345a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800345e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003462:	f7fc ff25 	bl	80002b0 <__aeabi_uldivmod>
 8003466:	4602      	mov	r2, r0
 8003468:	460b      	mov	r3, r1
 800346a:	4b0d      	ldr	r3, [pc, #52]	; (80034a0 <UART_SetConfig+0x2d4>)
 800346c:	fba3 1302 	umull	r1, r3, r3, r2
 8003470:	095b      	lsrs	r3, r3, #5
 8003472:	2164      	movs	r1, #100	; 0x64
 8003474:	fb01 f303 	mul.w	r3, r1, r3
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	00db      	lsls	r3, r3, #3
 800347c:	3332      	adds	r3, #50	; 0x32
 800347e:	4a08      	ldr	r2, [pc, #32]	; (80034a0 <UART_SetConfig+0x2d4>)
 8003480:	fba2 2303 	umull	r2, r3, r2, r3
 8003484:	095b      	lsrs	r3, r3, #5
 8003486:	f003 0207 	and.w	r2, r3, #7
 800348a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4422      	add	r2, r4
 8003492:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003494:	e106      	b.n	80036a4 <UART_SetConfig+0x4d8>
 8003496:	bf00      	nop
 8003498:	40011000 	.word	0x40011000
 800349c:	40011400 	.word	0x40011400
 80034a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034a8:	2200      	movs	r2, #0
 80034aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80034ae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80034b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80034b6:	4642      	mov	r2, r8
 80034b8:	464b      	mov	r3, r9
 80034ba:	1891      	adds	r1, r2, r2
 80034bc:	6239      	str	r1, [r7, #32]
 80034be:	415b      	adcs	r3, r3
 80034c0:	627b      	str	r3, [r7, #36]	; 0x24
 80034c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034c6:	4641      	mov	r1, r8
 80034c8:	1854      	adds	r4, r2, r1
 80034ca:	4649      	mov	r1, r9
 80034cc:	eb43 0501 	adc.w	r5, r3, r1
 80034d0:	f04f 0200 	mov.w	r2, #0
 80034d4:	f04f 0300 	mov.w	r3, #0
 80034d8:	00eb      	lsls	r3, r5, #3
 80034da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034de:	00e2      	lsls	r2, r4, #3
 80034e0:	4614      	mov	r4, r2
 80034e2:	461d      	mov	r5, r3
 80034e4:	4643      	mov	r3, r8
 80034e6:	18e3      	adds	r3, r4, r3
 80034e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80034ec:	464b      	mov	r3, r9
 80034ee:	eb45 0303 	adc.w	r3, r5, r3
 80034f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80034f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003502:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003506:	f04f 0200 	mov.w	r2, #0
 800350a:	f04f 0300 	mov.w	r3, #0
 800350e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003512:	4629      	mov	r1, r5
 8003514:	008b      	lsls	r3, r1, #2
 8003516:	4621      	mov	r1, r4
 8003518:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800351c:	4621      	mov	r1, r4
 800351e:	008a      	lsls	r2, r1, #2
 8003520:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003524:	f7fc fec4 	bl	80002b0 <__aeabi_uldivmod>
 8003528:	4602      	mov	r2, r0
 800352a:	460b      	mov	r3, r1
 800352c:	4b60      	ldr	r3, [pc, #384]	; (80036b0 <UART_SetConfig+0x4e4>)
 800352e:	fba3 2302 	umull	r2, r3, r3, r2
 8003532:	095b      	lsrs	r3, r3, #5
 8003534:	011c      	lsls	r4, r3, #4
 8003536:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800353a:	2200      	movs	r2, #0
 800353c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003540:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003544:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003548:	4642      	mov	r2, r8
 800354a:	464b      	mov	r3, r9
 800354c:	1891      	adds	r1, r2, r2
 800354e:	61b9      	str	r1, [r7, #24]
 8003550:	415b      	adcs	r3, r3
 8003552:	61fb      	str	r3, [r7, #28]
 8003554:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003558:	4641      	mov	r1, r8
 800355a:	1851      	adds	r1, r2, r1
 800355c:	6139      	str	r1, [r7, #16]
 800355e:	4649      	mov	r1, r9
 8003560:	414b      	adcs	r3, r1
 8003562:	617b      	str	r3, [r7, #20]
 8003564:	f04f 0200 	mov.w	r2, #0
 8003568:	f04f 0300 	mov.w	r3, #0
 800356c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003570:	4659      	mov	r1, fp
 8003572:	00cb      	lsls	r3, r1, #3
 8003574:	4651      	mov	r1, sl
 8003576:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800357a:	4651      	mov	r1, sl
 800357c:	00ca      	lsls	r2, r1, #3
 800357e:	4610      	mov	r0, r2
 8003580:	4619      	mov	r1, r3
 8003582:	4603      	mov	r3, r0
 8003584:	4642      	mov	r2, r8
 8003586:	189b      	adds	r3, r3, r2
 8003588:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800358c:	464b      	mov	r3, r9
 800358e:	460a      	mov	r2, r1
 8003590:	eb42 0303 	adc.w	r3, r2, r3
 8003594:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80035a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80035a4:	f04f 0200 	mov.w	r2, #0
 80035a8:	f04f 0300 	mov.w	r3, #0
 80035ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80035b0:	4649      	mov	r1, r9
 80035b2:	008b      	lsls	r3, r1, #2
 80035b4:	4641      	mov	r1, r8
 80035b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035ba:	4641      	mov	r1, r8
 80035bc:	008a      	lsls	r2, r1, #2
 80035be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80035c2:	f7fc fe75 	bl	80002b0 <__aeabi_uldivmod>
 80035c6:	4602      	mov	r2, r0
 80035c8:	460b      	mov	r3, r1
 80035ca:	4611      	mov	r1, r2
 80035cc:	4b38      	ldr	r3, [pc, #224]	; (80036b0 <UART_SetConfig+0x4e4>)
 80035ce:	fba3 2301 	umull	r2, r3, r3, r1
 80035d2:	095b      	lsrs	r3, r3, #5
 80035d4:	2264      	movs	r2, #100	; 0x64
 80035d6:	fb02 f303 	mul.w	r3, r2, r3
 80035da:	1acb      	subs	r3, r1, r3
 80035dc:	011b      	lsls	r3, r3, #4
 80035de:	3332      	adds	r3, #50	; 0x32
 80035e0:	4a33      	ldr	r2, [pc, #204]	; (80036b0 <UART_SetConfig+0x4e4>)
 80035e2:	fba2 2303 	umull	r2, r3, r2, r3
 80035e6:	095b      	lsrs	r3, r3, #5
 80035e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80035ec:	441c      	add	r4, r3
 80035ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80035f2:	2200      	movs	r2, #0
 80035f4:	673b      	str	r3, [r7, #112]	; 0x70
 80035f6:	677a      	str	r2, [r7, #116]	; 0x74
 80035f8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80035fc:	4642      	mov	r2, r8
 80035fe:	464b      	mov	r3, r9
 8003600:	1891      	adds	r1, r2, r2
 8003602:	60b9      	str	r1, [r7, #8]
 8003604:	415b      	adcs	r3, r3
 8003606:	60fb      	str	r3, [r7, #12]
 8003608:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800360c:	4641      	mov	r1, r8
 800360e:	1851      	adds	r1, r2, r1
 8003610:	6039      	str	r1, [r7, #0]
 8003612:	4649      	mov	r1, r9
 8003614:	414b      	adcs	r3, r1
 8003616:	607b      	str	r3, [r7, #4]
 8003618:	f04f 0200 	mov.w	r2, #0
 800361c:	f04f 0300 	mov.w	r3, #0
 8003620:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003624:	4659      	mov	r1, fp
 8003626:	00cb      	lsls	r3, r1, #3
 8003628:	4651      	mov	r1, sl
 800362a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800362e:	4651      	mov	r1, sl
 8003630:	00ca      	lsls	r2, r1, #3
 8003632:	4610      	mov	r0, r2
 8003634:	4619      	mov	r1, r3
 8003636:	4603      	mov	r3, r0
 8003638:	4642      	mov	r2, r8
 800363a:	189b      	adds	r3, r3, r2
 800363c:	66bb      	str	r3, [r7, #104]	; 0x68
 800363e:	464b      	mov	r3, r9
 8003640:	460a      	mov	r2, r1
 8003642:	eb42 0303 	adc.w	r3, r2, r3
 8003646:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003648:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	663b      	str	r3, [r7, #96]	; 0x60
 8003652:	667a      	str	r2, [r7, #100]	; 0x64
 8003654:	f04f 0200 	mov.w	r2, #0
 8003658:	f04f 0300 	mov.w	r3, #0
 800365c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003660:	4649      	mov	r1, r9
 8003662:	008b      	lsls	r3, r1, #2
 8003664:	4641      	mov	r1, r8
 8003666:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800366a:	4641      	mov	r1, r8
 800366c:	008a      	lsls	r2, r1, #2
 800366e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003672:	f7fc fe1d 	bl	80002b0 <__aeabi_uldivmod>
 8003676:	4602      	mov	r2, r0
 8003678:	460b      	mov	r3, r1
 800367a:	4b0d      	ldr	r3, [pc, #52]	; (80036b0 <UART_SetConfig+0x4e4>)
 800367c:	fba3 1302 	umull	r1, r3, r3, r2
 8003680:	095b      	lsrs	r3, r3, #5
 8003682:	2164      	movs	r1, #100	; 0x64
 8003684:	fb01 f303 	mul.w	r3, r1, r3
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	011b      	lsls	r3, r3, #4
 800368c:	3332      	adds	r3, #50	; 0x32
 800368e:	4a08      	ldr	r2, [pc, #32]	; (80036b0 <UART_SetConfig+0x4e4>)
 8003690:	fba2 2303 	umull	r2, r3, r2, r3
 8003694:	095b      	lsrs	r3, r3, #5
 8003696:	f003 020f 	and.w	r2, r3, #15
 800369a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4422      	add	r2, r4
 80036a2:	609a      	str	r2, [r3, #8]
}
 80036a4:	bf00      	nop
 80036a6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80036aa:	46bd      	mov	sp, r7
 80036ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036b0:	51eb851f 	.word	0x51eb851f

080036b4 <siprintf>:
 80036b4:	b40e      	push	{r1, r2, r3}
 80036b6:	b500      	push	{lr}
 80036b8:	b09c      	sub	sp, #112	; 0x70
 80036ba:	ab1d      	add	r3, sp, #116	; 0x74
 80036bc:	9002      	str	r0, [sp, #8]
 80036be:	9006      	str	r0, [sp, #24]
 80036c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80036c4:	4809      	ldr	r0, [pc, #36]	; (80036ec <siprintf+0x38>)
 80036c6:	9107      	str	r1, [sp, #28]
 80036c8:	9104      	str	r1, [sp, #16]
 80036ca:	4909      	ldr	r1, [pc, #36]	; (80036f0 <siprintf+0x3c>)
 80036cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80036d0:	9105      	str	r1, [sp, #20]
 80036d2:	6800      	ldr	r0, [r0, #0]
 80036d4:	9301      	str	r3, [sp, #4]
 80036d6:	a902      	add	r1, sp, #8
 80036d8:	f000 f992 	bl	8003a00 <_svfiprintf_r>
 80036dc:	9b02      	ldr	r3, [sp, #8]
 80036de:	2200      	movs	r2, #0
 80036e0:	701a      	strb	r2, [r3, #0]
 80036e2:	b01c      	add	sp, #112	; 0x70
 80036e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80036e8:	b003      	add	sp, #12
 80036ea:	4770      	bx	lr
 80036ec:	20000058 	.word	0x20000058
 80036f0:	ffff0208 	.word	0xffff0208

080036f4 <memset>:
 80036f4:	4402      	add	r2, r0
 80036f6:	4603      	mov	r3, r0
 80036f8:	4293      	cmp	r3, r2
 80036fa:	d100      	bne.n	80036fe <memset+0xa>
 80036fc:	4770      	bx	lr
 80036fe:	f803 1b01 	strb.w	r1, [r3], #1
 8003702:	e7f9      	b.n	80036f8 <memset+0x4>

08003704 <__errno>:
 8003704:	4b01      	ldr	r3, [pc, #4]	; (800370c <__errno+0x8>)
 8003706:	6818      	ldr	r0, [r3, #0]
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	20000058 	.word	0x20000058

08003710 <__libc_init_array>:
 8003710:	b570      	push	{r4, r5, r6, lr}
 8003712:	4d0d      	ldr	r5, [pc, #52]	; (8003748 <__libc_init_array+0x38>)
 8003714:	4c0d      	ldr	r4, [pc, #52]	; (800374c <__libc_init_array+0x3c>)
 8003716:	1b64      	subs	r4, r4, r5
 8003718:	10a4      	asrs	r4, r4, #2
 800371a:	2600      	movs	r6, #0
 800371c:	42a6      	cmp	r6, r4
 800371e:	d109      	bne.n	8003734 <__libc_init_array+0x24>
 8003720:	4d0b      	ldr	r5, [pc, #44]	; (8003750 <__libc_init_array+0x40>)
 8003722:	4c0c      	ldr	r4, [pc, #48]	; (8003754 <__libc_init_array+0x44>)
 8003724:	f000 fc6a 	bl	8003ffc <_init>
 8003728:	1b64      	subs	r4, r4, r5
 800372a:	10a4      	asrs	r4, r4, #2
 800372c:	2600      	movs	r6, #0
 800372e:	42a6      	cmp	r6, r4
 8003730:	d105      	bne.n	800373e <__libc_init_array+0x2e>
 8003732:	bd70      	pop	{r4, r5, r6, pc}
 8003734:	f855 3b04 	ldr.w	r3, [r5], #4
 8003738:	4798      	blx	r3
 800373a:	3601      	adds	r6, #1
 800373c:	e7ee      	b.n	800371c <__libc_init_array+0xc>
 800373e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003742:	4798      	blx	r3
 8003744:	3601      	adds	r6, #1
 8003746:	e7f2      	b.n	800372e <__libc_init_array+0x1e>
 8003748:	080040c0 	.word	0x080040c0
 800374c:	080040c0 	.word	0x080040c0
 8003750:	080040c0 	.word	0x080040c0
 8003754:	080040c4 	.word	0x080040c4

08003758 <__retarget_lock_acquire_recursive>:
 8003758:	4770      	bx	lr

0800375a <__retarget_lock_release_recursive>:
 800375a:	4770      	bx	lr

0800375c <_free_r>:
 800375c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800375e:	2900      	cmp	r1, #0
 8003760:	d044      	beq.n	80037ec <_free_r+0x90>
 8003762:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003766:	9001      	str	r0, [sp, #4]
 8003768:	2b00      	cmp	r3, #0
 800376a:	f1a1 0404 	sub.w	r4, r1, #4
 800376e:	bfb8      	it	lt
 8003770:	18e4      	addlt	r4, r4, r3
 8003772:	f000 f8df 	bl	8003934 <__malloc_lock>
 8003776:	4a1e      	ldr	r2, [pc, #120]	; (80037f0 <_free_r+0x94>)
 8003778:	9801      	ldr	r0, [sp, #4]
 800377a:	6813      	ldr	r3, [r2, #0]
 800377c:	b933      	cbnz	r3, 800378c <_free_r+0x30>
 800377e:	6063      	str	r3, [r4, #4]
 8003780:	6014      	str	r4, [r2, #0]
 8003782:	b003      	add	sp, #12
 8003784:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003788:	f000 b8da 	b.w	8003940 <__malloc_unlock>
 800378c:	42a3      	cmp	r3, r4
 800378e:	d908      	bls.n	80037a2 <_free_r+0x46>
 8003790:	6825      	ldr	r5, [r4, #0]
 8003792:	1961      	adds	r1, r4, r5
 8003794:	428b      	cmp	r3, r1
 8003796:	bf01      	itttt	eq
 8003798:	6819      	ldreq	r1, [r3, #0]
 800379a:	685b      	ldreq	r3, [r3, #4]
 800379c:	1949      	addeq	r1, r1, r5
 800379e:	6021      	streq	r1, [r4, #0]
 80037a0:	e7ed      	b.n	800377e <_free_r+0x22>
 80037a2:	461a      	mov	r2, r3
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	b10b      	cbz	r3, 80037ac <_free_r+0x50>
 80037a8:	42a3      	cmp	r3, r4
 80037aa:	d9fa      	bls.n	80037a2 <_free_r+0x46>
 80037ac:	6811      	ldr	r1, [r2, #0]
 80037ae:	1855      	adds	r5, r2, r1
 80037b0:	42a5      	cmp	r5, r4
 80037b2:	d10b      	bne.n	80037cc <_free_r+0x70>
 80037b4:	6824      	ldr	r4, [r4, #0]
 80037b6:	4421      	add	r1, r4
 80037b8:	1854      	adds	r4, r2, r1
 80037ba:	42a3      	cmp	r3, r4
 80037bc:	6011      	str	r1, [r2, #0]
 80037be:	d1e0      	bne.n	8003782 <_free_r+0x26>
 80037c0:	681c      	ldr	r4, [r3, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	6053      	str	r3, [r2, #4]
 80037c6:	440c      	add	r4, r1
 80037c8:	6014      	str	r4, [r2, #0]
 80037ca:	e7da      	b.n	8003782 <_free_r+0x26>
 80037cc:	d902      	bls.n	80037d4 <_free_r+0x78>
 80037ce:	230c      	movs	r3, #12
 80037d0:	6003      	str	r3, [r0, #0]
 80037d2:	e7d6      	b.n	8003782 <_free_r+0x26>
 80037d4:	6825      	ldr	r5, [r4, #0]
 80037d6:	1961      	adds	r1, r4, r5
 80037d8:	428b      	cmp	r3, r1
 80037da:	bf04      	itt	eq
 80037dc:	6819      	ldreq	r1, [r3, #0]
 80037de:	685b      	ldreq	r3, [r3, #4]
 80037e0:	6063      	str	r3, [r4, #4]
 80037e2:	bf04      	itt	eq
 80037e4:	1949      	addeq	r1, r1, r5
 80037e6:	6021      	streq	r1, [r4, #0]
 80037e8:	6054      	str	r4, [r2, #4]
 80037ea:	e7ca      	b.n	8003782 <_free_r+0x26>
 80037ec:	b003      	add	sp, #12
 80037ee:	bd30      	pop	{r4, r5, pc}
 80037f0:	2000029c 	.word	0x2000029c

080037f4 <sbrk_aligned>:
 80037f4:	b570      	push	{r4, r5, r6, lr}
 80037f6:	4e0e      	ldr	r6, [pc, #56]	; (8003830 <sbrk_aligned+0x3c>)
 80037f8:	460c      	mov	r4, r1
 80037fa:	6831      	ldr	r1, [r6, #0]
 80037fc:	4605      	mov	r5, r0
 80037fe:	b911      	cbnz	r1, 8003806 <sbrk_aligned+0x12>
 8003800:	f000 fba6 	bl	8003f50 <_sbrk_r>
 8003804:	6030      	str	r0, [r6, #0]
 8003806:	4621      	mov	r1, r4
 8003808:	4628      	mov	r0, r5
 800380a:	f000 fba1 	bl	8003f50 <_sbrk_r>
 800380e:	1c43      	adds	r3, r0, #1
 8003810:	d00a      	beq.n	8003828 <sbrk_aligned+0x34>
 8003812:	1cc4      	adds	r4, r0, #3
 8003814:	f024 0403 	bic.w	r4, r4, #3
 8003818:	42a0      	cmp	r0, r4
 800381a:	d007      	beq.n	800382c <sbrk_aligned+0x38>
 800381c:	1a21      	subs	r1, r4, r0
 800381e:	4628      	mov	r0, r5
 8003820:	f000 fb96 	bl	8003f50 <_sbrk_r>
 8003824:	3001      	adds	r0, #1
 8003826:	d101      	bne.n	800382c <sbrk_aligned+0x38>
 8003828:	f04f 34ff 	mov.w	r4, #4294967295
 800382c:	4620      	mov	r0, r4
 800382e:	bd70      	pop	{r4, r5, r6, pc}
 8003830:	200002a0 	.word	0x200002a0

08003834 <_malloc_r>:
 8003834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003838:	1ccd      	adds	r5, r1, #3
 800383a:	f025 0503 	bic.w	r5, r5, #3
 800383e:	3508      	adds	r5, #8
 8003840:	2d0c      	cmp	r5, #12
 8003842:	bf38      	it	cc
 8003844:	250c      	movcc	r5, #12
 8003846:	2d00      	cmp	r5, #0
 8003848:	4607      	mov	r7, r0
 800384a:	db01      	blt.n	8003850 <_malloc_r+0x1c>
 800384c:	42a9      	cmp	r1, r5
 800384e:	d905      	bls.n	800385c <_malloc_r+0x28>
 8003850:	230c      	movs	r3, #12
 8003852:	603b      	str	r3, [r7, #0]
 8003854:	2600      	movs	r6, #0
 8003856:	4630      	mov	r0, r6
 8003858:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800385c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003930 <_malloc_r+0xfc>
 8003860:	f000 f868 	bl	8003934 <__malloc_lock>
 8003864:	f8d8 3000 	ldr.w	r3, [r8]
 8003868:	461c      	mov	r4, r3
 800386a:	bb5c      	cbnz	r4, 80038c4 <_malloc_r+0x90>
 800386c:	4629      	mov	r1, r5
 800386e:	4638      	mov	r0, r7
 8003870:	f7ff ffc0 	bl	80037f4 <sbrk_aligned>
 8003874:	1c43      	adds	r3, r0, #1
 8003876:	4604      	mov	r4, r0
 8003878:	d155      	bne.n	8003926 <_malloc_r+0xf2>
 800387a:	f8d8 4000 	ldr.w	r4, [r8]
 800387e:	4626      	mov	r6, r4
 8003880:	2e00      	cmp	r6, #0
 8003882:	d145      	bne.n	8003910 <_malloc_r+0xdc>
 8003884:	2c00      	cmp	r4, #0
 8003886:	d048      	beq.n	800391a <_malloc_r+0xe6>
 8003888:	6823      	ldr	r3, [r4, #0]
 800388a:	4631      	mov	r1, r6
 800388c:	4638      	mov	r0, r7
 800388e:	eb04 0903 	add.w	r9, r4, r3
 8003892:	f000 fb5d 	bl	8003f50 <_sbrk_r>
 8003896:	4581      	cmp	r9, r0
 8003898:	d13f      	bne.n	800391a <_malloc_r+0xe6>
 800389a:	6821      	ldr	r1, [r4, #0]
 800389c:	1a6d      	subs	r5, r5, r1
 800389e:	4629      	mov	r1, r5
 80038a0:	4638      	mov	r0, r7
 80038a2:	f7ff ffa7 	bl	80037f4 <sbrk_aligned>
 80038a6:	3001      	adds	r0, #1
 80038a8:	d037      	beq.n	800391a <_malloc_r+0xe6>
 80038aa:	6823      	ldr	r3, [r4, #0]
 80038ac:	442b      	add	r3, r5
 80038ae:	6023      	str	r3, [r4, #0]
 80038b0:	f8d8 3000 	ldr.w	r3, [r8]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d038      	beq.n	800392a <_malloc_r+0xf6>
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	42a2      	cmp	r2, r4
 80038bc:	d12b      	bne.n	8003916 <_malloc_r+0xe2>
 80038be:	2200      	movs	r2, #0
 80038c0:	605a      	str	r2, [r3, #4]
 80038c2:	e00f      	b.n	80038e4 <_malloc_r+0xb0>
 80038c4:	6822      	ldr	r2, [r4, #0]
 80038c6:	1b52      	subs	r2, r2, r5
 80038c8:	d41f      	bmi.n	800390a <_malloc_r+0xd6>
 80038ca:	2a0b      	cmp	r2, #11
 80038cc:	d917      	bls.n	80038fe <_malloc_r+0xca>
 80038ce:	1961      	adds	r1, r4, r5
 80038d0:	42a3      	cmp	r3, r4
 80038d2:	6025      	str	r5, [r4, #0]
 80038d4:	bf18      	it	ne
 80038d6:	6059      	strne	r1, [r3, #4]
 80038d8:	6863      	ldr	r3, [r4, #4]
 80038da:	bf08      	it	eq
 80038dc:	f8c8 1000 	streq.w	r1, [r8]
 80038e0:	5162      	str	r2, [r4, r5]
 80038e2:	604b      	str	r3, [r1, #4]
 80038e4:	4638      	mov	r0, r7
 80038e6:	f104 060b 	add.w	r6, r4, #11
 80038ea:	f000 f829 	bl	8003940 <__malloc_unlock>
 80038ee:	f026 0607 	bic.w	r6, r6, #7
 80038f2:	1d23      	adds	r3, r4, #4
 80038f4:	1af2      	subs	r2, r6, r3
 80038f6:	d0ae      	beq.n	8003856 <_malloc_r+0x22>
 80038f8:	1b9b      	subs	r3, r3, r6
 80038fa:	50a3      	str	r3, [r4, r2]
 80038fc:	e7ab      	b.n	8003856 <_malloc_r+0x22>
 80038fe:	42a3      	cmp	r3, r4
 8003900:	6862      	ldr	r2, [r4, #4]
 8003902:	d1dd      	bne.n	80038c0 <_malloc_r+0x8c>
 8003904:	f8c8 2000 	str.w	r2, [r8]
 8003908:	e7ec      	b.n	80038e4 <_malloc_r+0xb0>
 800390a:	4623      	mov	r3, r4
 800390c:	6864      	ldr	r4, [r4, #4]
 800390e:	e7ac      	b.n	800386a <_malloc_r+0x36>
 8003910:	4634      	mov	r4, r6
 8003912:	6876      	ldr	r6, [r6, #4]
 8003914:	e7b4      	b.n	8003880 <_malloc_r+0x4c>
 8003916:	4613      	mov	r3, r2
 8003918:	e7cc      	b.n	80038b4 <_malloc_r+0x80>
 800391a:	230c      	movs	r3, #12
 800391c:	603b      	str	r3, [r7, #0]
 800391e:	4638      	mov	r0, r7
 8003920:	f000 f80e 	bl	8003940 <__malloc_unlock>
 8003924:	e797      	b.n	8003856 <_malloc_r+0x22>
 8003926:	6025      	str	r5, [r4, #0]
 8003928:	e7dc      	b.n	80038e4 <_malloc_r+0xb0>
 800392a:	605b      	str	r3, [r3, #4]
 800392c:	deff      	udf	#255	; 0xff
 800392e:	bf00      	nop
 8003930:	2000029c 	.word	0x2000029c

08003934 <__malloc_lock>:
 8003934:	4801      	ldr	r0, [pc, #4]	; (800393c <__malloc_lock+0x8>)
 8003936:	f7ff bf0f 	b.w	8003758 <__retarget_lock_acquire_recursive>
 800393a:	bf00      	nop
 800393c:	20000298 	.word	0x20000298

08003940 <__malloc_unlock>:
 8003940:	4801      	ldr	r0, [pc, #4]	; (8003948 <__malloc_unlock+0x8>)
 8003942:	f7ff bf0a 	b.w	800375a <__retarget_lock_release_recursive>
 8003946:	bf00      	nop
 8003948:	20000298 	.word	0x20000298

0800394c <__ssputs_r>:
 800394c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003950:	688e      	ldr	r6, [r1, #8]
 8003952:	461f      	mov	r7, r3
 8003954:	42be      	cmp	r6, r7
 8003956:	680b      	ldr	r3, [r1, #0]
 8003958:	4682      	mov	sl, r0
 800395a:	460c      	mov	r4, r1
 800395c:	4690      	mov	r8, r2
 800395e:	d82c      	bhi.n	80039ba <__ssputs_r+0x6e>
 8003960:	898a      	ldrh	r2, [r1, #12]
 8003962:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003966:	d026      	beq.n	80039b6 <__ssputs_r+0x6a>
 8003968:	6965      	ldr	r5, [r4, #20]
 800396a:	6909      	ldr	r1, [r1, #16]
 800396c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003970:	eba3 0901 	sub.w	r9, r3, r1
 8003974:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003978:	1c7b      	adds	r3, r7, #1
 800397a:	444b      	add	r3, r9
 800397c:	106d      	asrs	r5, r5, #1
 800397e:	429d      	cmp	r5, r3
 8003980:	bf38      	it	cc
 8003982:	461d      	movcc	r5, r3
 8003984:	0553      	lsls	r3, r2, #21
 8003986:	d527      	bpl.n	80039d8 <__ssputs_r+0x8c>
 8003988:	4629      	mov	r1, r5
 800398a:	f7ff ff53 	bl	8003834 <_malloc_r>
 800398e:	4606      	mov	r6, r0
 8003990:	b360      	cbz	r0, 80039ec <__ssputs_r+0xa0>
 8003992:	6921      	ldr	r1, [r4, #16]
 8003994:	464a      	mov	r2, r9
 8003996:	f000 faeb 	bl	8003f70 <memcpy>
 800399a:	89a3      	ldrh	r3, [r4, #12]
 800399c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80039a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039a4:	81a3      	strh	r3, [r4, #12]
 80039a6:	6126      	str	r6, [r4, #16]
 80039a8:	6165      	str	r5, [r4, #20]
 80039aa:	444e      	add	r6, r9
 80039ac:	eba5 0509 	sub.w	r5, r5, r9
 80039b0:	6026      	str	r6, [r4, #0]
 80039b2:	60a5      	str	r5, [r4, #8]
 80039b4:	463e      	mov	r6, r7
 80039b6:	42be      	cmp	r6, r7
 80039b8:	d900      	bls.n	80039bc <__ssputs_r+0x70>
 80039ba:	463e      	mov	r6, r7
 80039bc:	6820      	ldr	r0, [r4, #0]
 80039be:	4632      	mov	r2, r6
 80039c0:	4641      	mov	r1, r8
 80039c2:	f000 faab 	bl	8003f1c <memmove>
 80039c6:	68a3      	ldr	r3, [r4, #8]
 80039c8:	1b9b      	subs	r3, r3, r6
 80039ca:	60a3      	str	r3, [r4, #8]
 80039cc:	6823      	ldr	r3, [r4, #0]
 80039ce:	4433      	add	r3, r6
 80039d0:	6023      	str	r3, [r4, #0]
 80039d2:	2000      	movs	r0, #0
 80039d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039d8:	462a      	mov	r2, r5
 80039da:	f000 fad7 	bl	8003f8c <_realloc_r>
 80039de:	4606      	mov	r6, r0
 80039e0:	2800      	cmp	r0, #0
 80039e2:	d1e0      	bne.n	80039a6 <__ssputs_r+0x5a>
 80039e4:	6921      	ldr	r1, [r4, #16]
 80039e6:	4650      	mov	r0, sl
 80039e8:	f7ff feb8 	bl	800375c <_free_r>
 80039ec:	230c      	movs	r3, #12
 80039ee:	f8ca 3000 	str.w	r3, [sl]
 80039f2:	89a3      	ldrh	r3, [r4, #12]
 80039f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039f8:	81a3      	strh	r3, [r4, #12]
 80039fa:	f04f 30ff 	mov.w	r0, #4294967295
 80039fe:	e7e9      	b.n	80039d4 <__ssputs_r+0x88>

08003a00 <_svfiprintf_r>:
 8003a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a04:	4698      	mov	r8, r3
 8003a06:	898b      	ldrh	r3, [r1, #12]
 8003a08:	061b      	lsls	r3, r3, #24
 8003a0a:	b09d      	sub	sp, #116	; 0x74
 8003a0c:	4607      	mov	r7, r0
 8003a0e:	460d      	mov	r5, r1
 8003a10:	4614      	mov	r4, r2
 8003a12:	d50e      	bpl.n	8003a32 <_svfiprintf_r+0x32>
 8003a14:	690b      	ldr	r3, [r1, #16]
 8003a16:	b963      	cbnz	r3, 8003a32 <_svfiprintf_r+0x32>
 8003a18:	2140      	movs	r1, #64	; 0x40
 8003a1a:	f7ff ff0b 	bl	8003834 <_malloc_r>
 8003a1e:	6028      	str	r0, [r5, #0]
 8003a20:	6128      	str	r0, [r5, #16]
 8003a22:	b920      	cbnz	r0, 8003a2e <_svfiprintf_r+0x2e>
 8003a24:	230c      	movs	r3, #12
 8003a26:	603b      	str	r3, [r7, #0]
 8003a28:	f04f 30ff 	mov.w	r0, #4294967295
 8003a2c:	e0d0      	b.n	8003bd0 <_svfiprintf_r+0x1d0>
 8003a2e:	2340      	movs	r3, #64	; 0x40
 8003a30:	616b      	str	r3, [r5, #20]
 8003a32:	2300      	movs	r3, #0
 8003a34:	9309      	str	r3, [sp, #36]	; 0x24
 8003a36:	2320      	movs	r3, #32
 8003a38:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003a3c:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a40:	2330      	movs	r3, #48	; 0x30
 8003a42:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003be8 <_svfiprintf_r+0x1e8>
 8003a46:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003a4a:	f04f 0901 	mov.w	r9, #1
 8003a4e:	4623      	mov	r3, r4
 8003a50:	469a      	mov	sl, r3
 8003a52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a56:	b10a      	cbz	r2, 8003a5c <_svfiprintf_r+0x5c>
 8003a58:	2a25      	cmp	r2, #37	; 0x25
 8003a5a:	d1f9      	bne.n	8003a50 <_svfiprintf_r+0x50>
 8003a5c:	ebba 0b04 	subs.w	fp, sl, r4
 8003a60:	d00b      	beq.n	8003a7a <_svfiprintf_r+0x7a>
 8003a62:	465b      	mov	r3, fp
 8003a64:	4622      	mov	r2, r4
 8003a66:	4629      	mov	r1, r5
 8003a68:	4638      	mov	r0, r7
 8003a6a:	f7ff ff6f 	bl	800394c <__ssputs_r>
 8003a6e:	3001      	adds	r0, #1
 8003a70:	f000 80a9 	beq.w	8003bc6 <_svfiprintf_r+0x1c6>
 8003a74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a76:	445a      	add	r2, fp
 8003a78:	9209      	str	r2, [sp, #36]	; 0x24
 8003a7a:	f89a 3000 	ldrb.w	r3, [sl]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	f000 80a1 	beq.w	8003bc6 <_svfiprintf_r+0x1c6>
 8003a84:	2300      	movs	r3, #0
 8003a86:	f04f 32ff 	mov.w	r2, #4294967295
 8003a8a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a8e:	f10a 0a01 	add.w	sl, sl, #1
 8003a92:	9304      	str	r3, [sp, #16]
 8003a94:	9307      	str	r3, [sp, #28]
 8003a96:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003a9a:	931a      	str	r3, [sp, #104]	; 0x68
 8003a9c:	4654      	mov	r4, sl
 8003a9e:	2205      	movs	r2, #5
 8003aa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003aa4:	4850      	ldr	r0, [pc, #320]	; (8003be8 <_svfiprintf_r+0x1e8>)
 8003aa6:	f7fc fbb3 	bl	8000210 <memchr>
 8003aaa:	9a04      	ldr	r2, [sp, #16]
 8003aac:	b9d8      	cbnz	r0, 8003ae6 <_svfiprintf_r+0xe6>
 8003aae:	06d0      	lsls	r0, r2, #27
 8003ab0:	bf44      	itt	mi
 8003ab2:	2320      	movmi	r3, #32
 8003ab4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ab8:	0711      	lsls	r1, r2, #28
 8003aba:	bf44      	itt	mi
 8003abc:	232b      	movmi	r3, #43	; 0x2b
 8003abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ac2:	f89a 3000 	ldrb.w	r3, [sl]
 8003ac6:	2b2a      	cmp	r3, #42	; 0x2a
 8003ac8:	d015      	beq.n	8003af6 <_svfiprintf_r+0xf6>
 8003aca:	9a07      	ldr	r2, [sp, #28]
 8003acc:	4654      	mov	r4, sl
 8003ace:	2000      	movs	r0, #0
 8003ad0:	f04f 0c0a 	mov.w	ip, #10
 8003ad4:	4621      	mov	r1, r4
 8003ad6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ada:	3b30      	subs	r3, #48	; 0x30
 8003adc:	2b09      	cmp	r3, #9
 8003ade:	d94d      	bls.n	8003b7c <_svfiprintf_r+0x17c>
 8003ae0:	b1b0      	cbz	r0, 8003b10 <_svfiprintf_r+0x110>
 8003ae2:	9207      	str	r2, [sp, #28]
 8003ae4:	e014      	b.n	8003b10 <_svfiprintf_r+0x110>
 8003ae6:	eba0 0308 	sub.w	r3, r0, r8
 8003aea:	fa09 f303 	lsl.w	r3, r9, r3
 8003aee:	4313      	orrs	r3, r2
 8003af0:	9304      	str	r3, [sp, #16]
 8003af2:	46a2      	mov	sl, r4
 8003af4:	e7d2      	b.n	8003a9c <_svfiprintf_r+0x9c>
 8003af6:	9b03      	ldr	r3, [sp, #12]
 8003af8:	1d19      	adds	r1, r3, #4
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	9103      	str	r1, [sp, #12]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	bfbb      	ittet	lt
 8003b02:	425b      	neglt	r3, r3
 8003b04:	f042 0202 	orrlt.w	r2, r2, #2
 8003b08:	9307      	strge	r3, [sp, #28]
 8003b0a:	9307      	strlt	r3, [sp, #28]
 8003b0c:	bfb8      	it	lt
 8003b0e:	9204      	strlt	r2, [sp, #16]
 8003b10:	7823      	ldrb	r3, [r4, #0]
 8003b12:	2b2e      	cmp	r3, #46	; 0x2e
 8003b14:	d10c      	bne.n	8003b30 <_svfiprintf_r+0x130>
 8003b16:	7863      	ldrb	r3, [r4, #1]
 8003b18:	2b2a      	cmp	r3, #42	; 0x2a
 8003b1a:	d134      	bne.n	8003b86 <_svfiprintf_r+0x186>
 8003b1c:	9b03      	ldr	r3, [sp, #12]
 8003b1e:	1d1a      	adds	r2, r3, #4
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	9203      	str	r2, [sp, #12]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	bfb8      	it	lt
 8003b28:	f04f 33ff 	movlt.w	r3, #4294967295
 8003b2c:	3402      	adds	r4, #2
 8003b2e:	9305      	str	r3, [sp, #20]
 8003b30:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003bf8 <_svfiprintf_r+0x1f8>
 8003b34:	7821      	ldrb	r1, [r4, #0]
 8003b36:	2203      	movs	r2, #3
 8003b38:	4650      	mov	r0, sl
 8003b3a:	f7fc fb69 	bl	8000210 <memchr>
 8003b3e:	b138      	cbz	r0, 8003b50 <_svfiprintf_r+0x150>
 8003b40:	9b04      	ldr	r3, [sp, #16]
 8003b42:	eba0 000a 	sub.w	r0, r0, sl
 8003b46:	2240      	movs	r2, #64	; 0x40
 8003b48:	4082      	lsls	r2, r0
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	3401      	adds	r4, #1
 8003b4e:	9304      	str	r3, [sp, #16]
 8003b50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b54:	4825      	ldr	r0, [pc, #148]	; (8003bec <_svfiprintf_r+0x1ec>)
 8003b56:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003b5a:	2206      	movs	r2, #6
 8003b5c:	f7fc fb58 	bl	8000210 <memchr>
 8003b60:	2800      	cmp	r0, #0
 8003b62:	d038      	beq.n	8003bd6 <_svfiprintf_r+0x1d6>
 8003b64:	4b22      	ldr	r3, [pc, #136]	; (8003bf0 <_svfiprintf_r+0x1f0>)
 8003b66:	bb1b      	cbnz	r3, 8003bb0 <_svfiprintf_r+0x1b0>
 8003b68:	9b03      	ldr	r3, [sp, #12]
 8003b6a:	3307      	adds	r3, #7
 8003b6c:	f023 0307 	bic.w	r3, r3, #7
 8003b70:	3308      	adds	r3, #8
 8003b72:	9303      	str	r3, [sp, #12]
 8003b74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b76:	4433      	add	r3, r6
 8003b78:	9309      	str	r3, [sp, #36]	; 0x24
 8003b7a:	e768      	b.n	8003a4e <_svfiprintf_r+0x4e>
 8003b7c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b80:	460c      	mov	r4, r1
 8003b82:	2001      	movs	r0, #1
 8003b84:	e7a6      	b.n	8003ad4 <_svfiprintf_r+0xd4>
 8003b86:	2300      	movs	r3, #0
 8003b88:	3401      	adds	r4, #1
 8003b8a:	9305      	str	r3, [sp, #20]
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	f04f 0c0a 	mov.w	ip, #10
 8003b92:	4620      	mov	r0, r4
 8003b94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003b98:	3a30      	subs	r2, #48	; 0x30
 8003b9a:	2a09      	cmp	r2, #9
 8003b9c:	d903      	bls.n	8003ba6 <_svfiprintf_r+0x1a6>
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d0c6      	beq.n	8003b30 <_svfiprintf_r+0x130>
 8003ba2:	9105      	str	r1, [sp, #20]
 8003ba4:	e7c4      	b.n	8003b30 <_svfiprintf_r+0x130>
 8003ba6:	fb0c 2101 	mla	r1, ip, r1, r2
 8003baa:	4604      	mov	r4, r0
 8003bac:	2301      	movs	r3, #1
 8003bae:	e7f0      	b.n	8003b92 <_svfiprintf_r+0x192>
 8003bb0:	ab03      	add	r3, sp, #12
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	462a      	mov	r2, r5
 8003bb6:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <_svfiprintf_r+0x1f4>)
 8003bb8:	a904      	add	r1, sp, #16
 8003bba:	4638      	mov	r0, r7
 8003bbc:	f3af 8000 	nop.w
 8003bc0:	1c42      	adds	r2, r0, #1
 8003bc2:	4606      	mov	r6, r0
 8003bc4:	d1d6      	bne.n	8003b74 <_svfiprintf_r+0x174>
 8003bc6:	89ab      	ldrh	r3, [r5, #12]
 8003bc8:	065b      	lsls	r3, r3, #25
 8003bca:	f53f af2d 	bmi.w	8003a28 <_svfiprintf_r+0x28>
 8003bce:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003bd0:	b01d      	add	sp, #116	; 0x74
 8003bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bd6:	ab03      	add	r3, sp, #12
 8003bd8:	9300      	str	r3, [sp, #0]
 8003bda:	462a      	mov	r2, r5
 8003bdc:	4b05      	ldr	r3, [pc, #20]	; (8003bf4 <_svfiprintf_r+0x1f4>)
 8003bde:	a904      	add	r1, sp, #16
 8003be0:	4638      	mov	r0, r7
 8003be2:	f000 f879 	bl	8003cd8 <_printf_i>
 8003be6:	e7eb      	b.n	8003bc0 <_svfiprintf_r+0x1c0>
 8003be8:	08004084 	.word	0x08004084
 8003bec:	0800408e 	.word	0x0800408e
 8003bf0:	00000000 	.word	0x00000000
 8003bf4:	0800394d 	.word	0x0800394d
 8003bf8:	0800408a 	.word	0x0800408a

08003bfc <_printf_common>:
 8003bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c00:	4616      	mov	r6, r2
 8003c02:	4699      	mov	r9, r3
 8003c04:	688a      	ldr	r2, [r1, #8]
 8003c06:	690b      	ldr	r3, [r1, #16]
 8003c08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	bfb8      	it	lt
 8003c10:	4613      	movlt	r3, r2
 8003c12:	6033      	str	r3, [r6, #0]
 8003c14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003c18:	4607      	mov	r7, r0
 8003c1a:	460c      	mov	r4, r1
 8003c1c:	b10a      	cbz	r2, 8003c22 <_printf_common+0x26>
 8003c1e:	3301      	adds	r3, #1
 8003c20:	6033      	str	r3, [r6, #0]
 8003c22:	6823      	ldr	r3, [r4, #0]
 8003c24:	0699      	lsls	r1, r3, #26
 8003c26:	bf42      	ittt	mi
 8003c28:	6833      	ldrmi	r3, [r6, #0]
 8003c2a:	3302      	addmi	r3, #2
 8003c2c:	6033      	strmi	r3, [r6, #0]
 8003c2e:	6825      	ldr	r5, [r4, #0]
 8003c30:	f015 0506 	ands.w	r5, r5, #6
 8003c34:	d106      	bne.n	8003c44 <_printf_common+0x48>
 8003c36:	f104 0a19 	add.w	sl, r4, #25
 8003c3a:	68e3      	ldr	r3, [r4, #12]
 8003c3c:	6832      	ldr	r2, [r6, #0]
 8003c3e:	1a9b      	subs	r3, r3, r2
 8003c40:	42ab      	cmp	r3, r5
 8003c42:	dc26      	bgt.n	8003c92 <_printf_common+0x96>
 8003c44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003c48:	1e13      	subs	r3, r2, #0
 8003c4a:	6822      	ldr	r2, [r4, #0]
 8003c4c:	bf18      	it	ne
 8003c4e:	2301      	movne	r3, #1
 8003c50:	0692      	lsls	r2, r2, #26
 8003c52:	d42b      	bmi.n	8003cac <_printf_common+0xb0>
 8003c54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c58:	4649      	mov	r1, r9
 8003c5a:	4638      	mov	r0, r7
 8003c5c:	47c0      	blx	r8
 8003c5e:	3001      	adds	r0, #1
 8003c60:	d01e      	beq.n	8003ca0 <_printf_common+0xa4>
 8003c62:	6823      	ldr	r3, [r4, #0]
 8003c64:	6922      	ldr	r2, [r4, #16]
 8003c66:	f003 0306 	and.w	r3, r3, #6
 8003c6a:	2b04      	cmp	r3, #4
 8003c6c:	bf02      	ittt	eq
 8003c6e:	68e5      	ldreq	r5, [r4, #12]
 8003c70:	6833      	ldreq	r3, [r6, #0]
 8003c72:	1aed      	subeq	r5, r5, r3
 8003c74:	68a3      	ldr	r3, [r4, #8]
 8003c76:	bf0c      	ite	eq
 8003c78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c7c:	2500      	movne	r5, #0
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	bfc4      	itt	gt
 8003c82:	1a9b      	subgt	r3, r3, r2
 8003c84:	18ed      	addgt	r5, r5, r3
 8003c86:	2600      	movs	r6, #0
 8003c88:	341a      	adds	r4, #26
 8003c8a:	42b5      	cmp	r5, r6
 8003c8c:	d11a      	bne.n	8003cc4 <_printf_common+0xc8>
 8003c8e:	2000      	movs	r0, #0
 8003c90:	e008      	b.n	8003ca4 <_printf_common+0xa8>
 8003c92:	2301      	movs	r3, #1
 8003c94:	4652      	mov	r2, sl
 8003c96:	4649      	mov	r1, r9
 8003c98:	4638      	mov	r0, r7
 8003c9a:	47c0      	blx	r8
 8003c9c:	3001      	adds	r0, #1
 8003c9e:	d103      	bne.n	8003ca8 <_printf_common+0xac>
 8003ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ca8:	3501      	adds	r5, #1
 8003caa:	e7c6      	b.n	8003c3a <_printf_common+0x3e>
 8003cac:	18e1      	adds	r1, r4, r3
 8003cae:	1c5a      	adds	r2, r3, #1
 8003cb0:	2030      	movs	r0, #48	; 0x30
 8003cb2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003cb6:	4422      	add	r2, r4
 8003cb8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003cbc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003cc0:	3302      	adds	r3, #2
 8003cc2:	e7c7      	b.n	8003c54 <_printf_common+0x58>
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	4622      	mov	r2, r4
 8003cc8:	4649      	mov	r1, r9
 8003cca:	4638      	mov	r0, r7
 8003ccc:	47c0      	blx	r8
 8003cce:	3001      	adds	r0, #1
 8003cd0:	d0e6      	beq.n	8003ca0 <_printf_common+0xa4>
 8003cd2:	3601      	adds	r6, #1
 8003cd4:	e7d9      	b.n	8003c8a <_printf_common+0x8e>
	...

08003cd8 <_printf_i>:
 8003cd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003cdc:	7e0f      	ldrb	r7, [r1, #24]
 8003cde:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003ce0:	2f78      	cmp	r7, #120	; 0x78
 8003ce2:	4691      	mov	r9, r2
 8003ce4:	4680      	mov	r8, r0
 8003ce6:	460c      	mov	r4, r1
 8003ce8:	469a      	mov	sl, r3
 8003cea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003cee:	d807      	bhi.n	8003d00 <_printf_i+0x28>
 8003cf0:	2f62      	cmp	r7, #98	; 0x62
 8003cf2:	d80a      	bhi.n	8003d0a <_printf_i+0x32>
 8003cf4:	2f00      	cmp	r7, #0
 8003cf6:	f000 80d4 	beq.w	8003ea2 <_printf_i+0x1ca>
 8003cfa:	2f58      	cmp	r7, #88	; 0x58
 8003cfc:	f000 80c0 	beq.w	8003e80 <_printf_i+0x1a8>
 8003d00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003d08:	e03a      	b.n	8003d80 <_printf_i+0xa8>
 8003d0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003d0e:	2b15      	cmp	r3, #21
 8003d10:	d8f6      	bhi.n	8003d00 <_printf_i+0x28>
 8003d12:	a101      	add	r1, pc, #4	; (adr r1, 8003d18 <_printf_i+0x40>)
 8003d14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d18:	08003d71 	.word	0x08003d71
 8003d1c:	08003d85 	.word	0x08003d85
 8003d20:	08003d01 	.word	0x08003d01
 8003d24:	08003d01 	.word	0x08003d01
 8003d28:	08003d01 	.word	0x08003d01
 8003d2c:	08003d01 	.word	0x08003d01
 8003d30:	08003d85 	.word	0x08003d85
 8003d34:	08003d01 	.word	0x08003d01
 8003d38:	08003d01 	.word	0x08003d01
 8003d3c:	08003d01 	.word	0x08003d01
 8003d40:	08003d01 	.word	0x08003d01
 8003d44:	08003e89 	.word	0x08003e89
 8003d48:	08003db1 	.word	0x08003db1
 8003d4c:	08003e43 	.word	0x08003e43
 8003d50:	08003d01 	.word	0x08003d01
 8003d54:	08003d01 	.word	0x08003d01
 8003d58:	08003eab 	.word	0x08003eab
 8003d5c:	08003d01 	.word	0x08003d01
 8003d60:	08003db1 	.word	0x08003db1
 8003d64:	08003d01 	.word	0x08003d01
 8003d68:	08003d01 	.word	0x08003d01
 8003d6c:	08003e4b 	.word	0x08003e4b
 8003d70:	682b      	ldr	r3, [r5, #0]
 8003d72:	1d1a      	adds	r2, r3, #4
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	602a      	str	r2, [r5, #0]
 8003d78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d80:	2301      	movs	r3, #1
 8003d82:	e09f      	b.n	8003ec4 <_printf_i+0x1ec>
 8003d84:	6820      	ldr	r0, [r4, #0]
 8003d86:	682b      	ldr	r3, [r5, #0]
 8003d88:	0607      	lsls	r7, r0, #24
 8003d8a:	f103 0104 	add.w	r1, r3, #4
 8003d8e:	6029      	str	r1, [r5, #0]
 8003d90:	d501      	bpl.n	8003d96 <_printf_i+0xbe>
 8003d92:	681e      	ldr	r6, [r3, #0]
 8003d94:	e003      	b.n	8003d9e <_printf_i+0xc6>
 8003d96:	0646      	lsls	r6, r0, #25
 8003d98:	d5fb      	bpl.n	8003d92 <_printf_i+0xba>
 8003d9a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003d9e:	2e00      	cmp	r6, #0
 8003da0:	da03      	bge.n	8003daa <_printf_i+0xd2>
 8003da2:	232d      	movs	r3, #45	; 0x2d
 8003da4:	4276      	negs	r6, r6
 8003da6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003daa:	485a      	ldr	r0, [pc, #360]	; (8003f14 <_printf_i+0x23c>)
 8003dac:	230a      	movs	r3, #10
 8003dae:	e012      	b.n	8003dd6 <_printf_i+0xfe>
 8003db0:	682b      	ldr	r3, [r5, #0]
 8003db2:	6820      	ldr	r0, [r4, #0]
 8003db4:	1d19      	adds	r1, r3, #4
 8003db6:	6029      	str	r1, [r5, #0]
 8003db8:	0605      	lsls	r5, r0, #24
 8003dba:	d501      	bpl.n	8003dc0 <_printf_i+0xe8>
 8003dbc:	681e      	ldr	r6, [r3, #0]
 8003dbe:	e002      	b.n	8003dc6 <_printf_i+0xee>
 8003dc0:	0641      	lsls	r1, r0, #25
 8003dc2:	d5fb      	bpl.n	8003dbc <_printf_i+0xe4>
 8003dc4:	881e      	ldrh	r6, [r3, #0]
 8003dc6:	4853      	ldr	r0, [pc, #332]	; (8003f14 <_printf_i+0x23c>)
 8003dc8:	2f6f      	cmp	r7, #111	; 0x6f
 8003dca:	bf0c      	ite	eq
 8003dcc:	2308      	moveq	r3, #8
 8003dce:	230a      	movne	r3, #10
 8003dd0:	2100      	movs	r1, #0
 8003dd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003dd6:	6865      	ldr	r5, [r4, #4]
 8003dd8:	60a5      	str	r5, [r4, #8]
 8003dda:	2d00      	cmp	r5, #0
 8003ddc:	bfa2      	ittt	ge
 8003dde:	6821      	ldrge	r1, [r4, #0]
 8003de0:	f021 0104 	bicge.w	r1, r1, #4
 8003de4:	6021      	strge	r1, [r4, #0]
 8003de6:	b90e      	cbnz	r6, 8003dec <_printf_i+0x114>
 8003de8:	2d00      	cmp	r5, #0
 8003dea:	d04b      	beq.n	8003e84 <_printf_i+0x1ac>
 8003dec:	4615      	mov	r5, r2
 8003dee:	fbb6 f1f3 	udiv	r1, r6, r3
 8003df2:	fb03 6711 	mls	r7, r3, r1, r6
 8003df6:	5dc7      	ldrb	r7, [r0, r7]
 8003df8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003dfc:	4637      	mov	r7, r6
 8003dfe:	42bb      	cmp	r3, r7
 8003e00:	460e      	mov	r6, r1
 8003e02:	d9f4      	bls.n	8003dee <_printf_i+0x116>
 8003e04:	2b08      	cmp	r3, #8
 8003e06:	d10b      	bne.n	8003e20 <_printf_i+0x148>
 8003e08:	6823      	ldr	r3, [r4, #0]
 8003e0a:	07de      	lsls	r6, r3, #31
 8003e0c:	d508      	bpl.n	8003e20 <_printf_i+0x148>
 8003e0e:	6923      	ldr	r3, [r4, #16]
 8003e10:	6861      	ldr	r1, [r4, #4]
 8003e12:	4299      	cmp	r1, r3
 8003e14:	bfde      	ittt	le
 8003e16:	2330      	movle	r3, #48	; 0x30
 8003e18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003e1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003e20:	1b52      	subs	r2, r2, r5
 8003e22:	6122      	str	r2, [r4, #16]
 8003e24:	f8cd a000 	str.w	sl, [sp]
 8003e28:	464b      	mov	r3, r9
 8003e2a:	aa03      	add	r2, sp, #12
 8003e2c:	4621      	mov	r1, r4
 8003e2e:	4640      	mov	r0, r8
 8003e30:	f7ff fee4 	bl	8003bfc <_printf_common>
 8003e34:	3001      	adds	r0, #1
 8003e36:	d14a      	bne.n	8003ece <_printf_i+0x1f6>
 8003e38:	f04f 30ff 	mov.w	r0, #4294967295
 8003e3c:	b004      	add	sp, #16
 8003e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e42:	6823      	ldr	r3, [r4, #0]
 8003e44:	f043 0320 	orr.w	r3, r3, #32
 8003e48:	6023      	str	r3, [r4, #0]
 8003e4a:	4833      	ldr	r0, [pc, #204]	; (8003f18 <_printf_i+0x240>)
 8003e4c:	2778      	movs	r7, #120	; 0x78
 8003e4e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003e52:	6823      	ldr	r3, [r4, #0]
 8003e54:	6829      	ldr	r1, [r5, #0]
 8003e56:	061f      	lsls	r7, r3, #24
 8003e58:	f851 6b04 	ldr.w	r6, [r1], #4
 8003e5c:	d402      	bmi.n	8003e64 <_printf_i+0x18c>
 8003e5e:	065f      	lsls	r7, r3, #25
 8003e60:	bf48      	it	mi
 8003e62:	b2b6      	uxthmi	r6, r6
 8003e64:	07df      	lsls	r7, r3, #31
 8003e66:	bf48      	it	mi
 8003e68:	f043 0320 	orrmi.w	r3, r3, #32
 8003e6c:	6029      	str	r1, [r5, #0]
 8003e6e:	bf48      	it	mi
 8003e70:	6023      	strmi	r3, [r4, #0]
 8003e72:	b91e      	cbnz	r6, 8003e7c <_printf_i+0x1a4>
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	f023 0320 	bic.w	r3, r3, #32
 8003e7a:	6023      	str	r3, [r4, #0]
 8003e7c:	2310      	movs	r3, #16
 8003e7e:	e7a7      	b.n	8003dd0 <_printf_i+0xf8>
 8003e80:	4824      	ldr	r0, [pc, #144]	; (8003f14 <_printf_i+0x23c>)
 8003e82:	e7e4      	b.n	8003e4e <_printf_i+0x176>
 8003e84:	4615      	mov	r5, r2
 8003e86:	e7bd      	b.n	8003e04 <_printf_i+0x12c>
 8003e88:	682b      	ldr	r3, [r5, #0]
 8003e8a:	6826      	ldr	r6, [r4, #0]
 8003e8c:	6961      	ldr	r1, [r4, #20]
 8003e8e:	1d18      	adds	r0, r3, #4
 8003e90:	6028      	str	r0, [r5, #0]
 8003e92:	0635      	lsls	r5, r6, #24
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	d501      	bpl.n	8003e9c <_printf_i+0x1c4>
 8003e98:	6019      	str	r1, [r3, #0]
 8003e9a:	e002      	b.n	8003ea2 <_printf_i+0x1ca>
 8003e9c:	0670      	lsls	r0, r6, #25
 8003e9e:	d5fb      	bpl.n	8003e98 <_printf_i+0x1c0>
 8003ea0:	8019      	strh	r1, [r3, #0]
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	6123      	str	r3, [r4, #16]
 8003ea6:	4615      	mov	r5, r2
 8003ea8:	e7bc      	b.n	8003e24 <_printf_i+0x14c>
 8003eaa:	682b      	ldr	r3, [r5, #0]
 8003eac:	1d1a      	adds	r2, r3, #4
 8003eae:	602a      	str	r2, [r5, #0]
 8003eb0:	681d      	ldr	r5, [r3, #0]
 8003eb2:	6862      	ldr	r2, [r4, #4]
 8003eb4:	2100      	movs	r1, #0
 8003eb6:	4628      	mov	r0, r5
 8003eb8:	f7fc f9aa 	bl	8000210 <memchr>
 8003ebc:	b108      	cbz	r0, 8003ec2 <_printf_i+0x1ea>
 8003ebe:	1b40      	subs	r0, r0, r5
 8003ec0:	6060      	str	r0, [r4, #4]
 8003ec2:	6863      	ldr	r3, [r4, #4]
 8003ec4:	6123      	str	r3, [r4, #16]
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ecc:	e7aa      	b.n	8003e24 <_printf_i+0x14c>
 8003ece:	6923      	ldr	r3, [r4, #16]
 8003ed0:	462a      	mov	r2, r5
 8003ed2:	4649      	mov	r1, r9
 8003ed4:	4640      	mov	r0, r8
 8003ed6:	47d0      	blx	sl
 8003ed8:	3001      	adds	r0, #1
 8003eda:	d0ad      	beq.n	8003e38 <_printf_i+0x160>
 8003edc:	6823      	ldr	r3, [r4, #0]
 8003ede:	079b      	lsls	r3, r3, #30
 8003ee0:	d413      	bmi.n	8003f0a <_printf_i+0x232>
 8003ee2:	68e0      	ldr	r0, [r4, #12]
 8003ee4:	9b03      	ldr	r3, [sp, #12]
 8003ee6:	4298      	cmp	r0, r3
 8003ee8:	bfb8      	it	lt
 8003eea:	4618      	movlt	r0, r3
 8003eec:	e7a6      	b.n	8003e3c <_printf_i+0x164>
 8003eee:	2301      	movs	r3, #1
 8003ef0:	4632      	mov	r2, r6
 8003ef2:	4649      	mov	r1, r9
 8003ef4:	4640      	mov	r0, r8
 8003ef6:	47d0      	blx	sl
 8003ef8:	3001      	adds	r0, #1
 8003efa:	d09d      	beq.n	8003e38 <_printf_i+0x160>
 8003efc:	3501      	adds	r5, #1
 8003efe:	68e3      	ldr	r3, [r4, #12]
 8003f00:	9903      	ldr	r1, [sp, #12]
 8003f02:	1a5b      	subs	r3, r3, r1
 8003f04:	42ab      	cmp	r3, r5
 8003f06:	dcf2      	bgt.n	8003eee <_printf_i+0x216>
 8003f08:	e7eb      	b.n	8003ee2 <_printf_i+0x20a>
 8003f0a:	2500      	movs	r5, #0
 8003f0c:	f104 0619 	add.w	r6, r4, #25
 8003f10:	e7f5      	b.n	8003efe <_printf_i+0x226>
 8003f12:	bf00      	nop
 8003f14:	08004095 	.word	0x08004095
 8003f18:	080040a6 	.word	0x080040a6

08003f1c <memmove>:
 8003f1c:	4288      	cmp	r0, r1
 8003f1e:	b510      	push	{r4, lr}
 8003f20:	eb01 0402 	add.w	r4, r1, r2
 8003f24:	d902      	bls.n	8003f2c <memmove+0x10>
 8003f26:	4284      	cmp	r4, r0
 8003f28:	4623      	mov	r3, r4
 8003f2a:	d807      	bhi.n	8003f3c <memmove+0x20>
 8003f2c:	1e43      	subs	r3, r0, #1
 8003f2e:	42a1      	cmp	r1, r4
 8003f30:	d008      	beq.n	8003f44 <memmove+0x28>
 8003f32:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f36:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003f3a:	e7f8      	b.n	8003f2e <memmove+0x12>
 8003f3c:	4402      	add	r2, r0
 8003f3e:	4601      	mov	r1, r0
 8003f40:	428a      	cmp	r2, r1
 8003f42:	d100      	bne.n	8003f46 <memmove+0x2a>
 8003f44:	bd10      	pop	{r4, pc}
 8003f46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003f4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003f4e:	e7f7      	b.n	8003f40 <memmove+0x24>

08003f50 <_sbrk_r>:
 8003f50:	b538      	push	{r3, r4, r5, lr}
 8003f52:	4d06      	ldr	r5, [pc, #24]	; (8003f6c <_sbrk_r+0x1c>)
 8003f54:	2300      	movs	r3, #0
 8003f56:	4604      	mov	r4, r0
 8003f58:	4608      	mov	r0, r1
 8003f5a:	602b      	str	r3, [r5, #0]
 8003f5c:	f7fc fce0 	bl	8000920 <_sbrk>
 8003f60:	1c43      	adds	r3, r0, #1
 8003f62:	d102      	bne.n	8003f6a <_sbrk_r+0x1a>
 8003f64:	682b      	ldr	r3, [r5, #0]
 8003f66:	b103      	cbz	r3, 8003f6a <_sbrk_r+0x1a>
 8003f68:	6023      	str	r3, [r4, #0]
 8003f6a:	bd38      	pop	{r3, r4, r5, pc}
 8003f6c:	20000294 	.word	0x20000294

08003f70 <memcpy>:
 8003f70:	440a      	add	r2, r1
 8003f72:	4291      	cmp	r1, r2
 8003f74:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f78:	d100      	bne.n	8003f7c <memcpy+0xc>
 8003f7a:	4770      	bx	lr
 8003f7c:	b510      	push	{r4, lr}
 8003f7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f86:	4291      	cmp	r1, r2
 8003f88:	d1f9      	bne.n	8003f7e <memcpy+0xe>
 8003f8a:	bd10      	pop	{r4, pc}

08003f8c <_realloc_r>:
 8003f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f90:	4680      	mov	r8, r0
 8003f92:	4614      	mov	r4, r2
 8003f94:	460e      	mov	r6, r1
 8003f96:	b921      	cbnz	r1, 8003fa2 <_realloc_r+0x16>
 8003f98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003f9c:	4611      	mov	r1, r2
 8003f9e:	f7ff bc49 	b.w	8003834 <_malloc_r>
 8003fa2:	b92a      	cbnz	r2, 8003fb0 <_realloc_r+0x24>
 8003fa4:	f7ff fbda 	bl	800375c <_free_r>
 8003fa8:	4625      	mov	r5, r4
 8003faa:	4628      	mov	r0, r5
 8003fac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fb0:	f000 f81b 	bl	8003fea <_malloc_usable_size_r>
 8003fb4:	4284      	cmp	r4, r0
 8003fb6:	4607      	mov	r7, r0
 8003fb8:	d802      	bhi.n	8003fc0 <_realloc_r+0x34>
 8003fba:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003fbe:	d812      	bhi.n	8003fe6 <_realloc_r+0x5a>
 8003fc0:	4621      	mov	r1, r4
 8003fc2:	4640      	mov	r0, r8
 8003fc4:	f7ff fc36 	bl	8003834 <_malloc_r>
 8003fc8:	4605      	mov	r5, r0
 8003fca:	2800      	cmp	r0, #0
 8003fcc:	d0ed      	beq.n	8003faa <_realloc_r+0x1e>
 8003fce:	42bc      	cmp	r4, r7
 8003fd0:	4622      	mov	r2, r4
 8003fd2:	4631      	mov	r1, r6
 8003fd4:	bf28      	it	cs
 8003fd6:	463a      	movcs	r2, r7
 8003fd8:	f7ff ffca 	bl	8003f70 <memcpy>
 8003fdc:	4631      	mov	r1, r6
 8003fde:	4640      	mov	r0, r8
 8003fe0:	f7ff fbbc 	bl	800375c <_free_r>
 8003fe4:	e7e1      	b.n	8003faa <_realloc_r+0x1e>
 8003fe6:	4635      	mov	r5, r6
 8003fe8:	e7df      	b.n	8003faa <_realloc_r+0x1e>

08003fea <_malloc_usable_size_r>:
 8003fea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003fee:	1f18      	subs	r0, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	bfbc      	itt	lt
 8003ff4:	580b      	ldrlt	r3, [r1, r0]
 8003ff6:	18c0      	addlt	r0, r0, r3
 8003ff8:	4770      	bx	lr
	...

08003ffc <_init>:
 8003ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ffe:	bf00      	nop
 8004000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004002:	bc08      	pop	{r3}
 8004004:	469e      	mov	lr, r3
 8004006:	4770      	bx	lr

08004008 <_fini>:
 8004008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800400a:	bf00      	nop
 800400c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800400e:	bc08      	pop	{r3}
 8004010:	469e      	mov	lr, r3
 8004012:	4770      	bx	lr
