
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components

design:      user_proj_example
die area:    ( 0 0 ) ( 600000 600000 )
trackPts:    12
defvias:     4
#components: 28038
#terminals:  614
#snets:      2
#nets:       1049

reading guide ...

#guides:     5875
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
#unique instances = 60

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 175155
mcon shape region query size = 543416
met1 shape region query size = 58784
via shape region query size = 3408
met2 shape region query size = 2311
via2 shape region query size = 3408
met3 shape region query size = 1709
via3 shape region query size = 3408
met4 shape region query size = 892
via4 shape region query size = 32
met5 shape region query size = 42


start pin access
  complete 100 pins
  complete 147 pins
  complete 54 unique inst patterns
  complete 703 groups
Expt1 runtime (pin-level access point gen): 1.87713
Expt2 runtime (design-level access pattern gen): 0.25997
#scanned instances     = 28038
#unique  instances     = 60
#stdCellGenAp          = 1047
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 711
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1953
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 60.61 (MB), peak = 72.60 (MB)

post process guides ...
GCELLGRID X -1 DO 86 STEP 6900 ;
GCELLGRID Y -1 DO 86 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 1885
mcon guide region query size = 0
met1 guide region query size = 1973
via guide region query size = 0
met2 guide region query size = 1314
via2 guide region query size = 0
met3 guide region query size = 56
via3 guide region query size = 0
met4 guide region query size = 4
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 3203 vertical wires in 2 frboxes and 2029 horizontal wires in 2 frboxes.
Done with 477 vertical wires in 2 frboxes and 1012 horizontal wires in 2 frboxes.

complete track assignment
cpu time = 00:00:03, elapsed time = 00:00:03, memory = 61.95 (MB), peak = 162.18 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 61.95 (MB), peak = 162.18 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:02, memory = 119.09 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:07, memory = 136.73 (MB)
    completing 30% with 1124 violations
    elapsed time = 00:00:18, memory = 101.49 (MB)
    completing 40% with 1124 violations
    elapsed time = 00:00:23, memory = 133.66 (MB)
    completing 50% with 1124 violations
    elapsed time = 00:00:26, memory = 134.16 (MB)
    completing 60% with 1125 violations
    elapsed time = 00:00:28, memory = 128.87 (MB)
    completing 70% with 1125 violations
    elapsed time = 00:00:36, memory = 144.23 (MB)
    completing 80% with 1654 violations
    elapsed time = 00:00:58, memory = 124.64 (MB)
    completing 90% with 1654 violations
    elapsed time = 00:01:01, memory = 129.83 (MB)
    completing 100% with 1414 violations
    elapsed time = 00:01:04, memory = 102.18 (MB)
  number of violations = 1544
cpu time = 00:01:01, elapsed time = 00:01:04, memory = 439.39 (MB), peak = 439.54 (MB)
total wire length = 68771 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 25600 um
total wire length on LAYER met2 = 38464 um
total wire length on LAYER met3 = 4472 um
total wire length on LAYER met4 = 211 um
total wire length on LAYER met5 = 0 um
total number of vias = 5567
up-via summary (total 5567):

-----------------------
 FR_MASTERSLICE       0
            li1    1989
           met1    3137
           met2     412
           met3      29
           met4       0
-----------------------
                   5567


start 1st optimization iteration ...
    completing 10% with 1544 violations
    elapsed time = 00:00:02, memory = 469.46 (MB)
    completing 20% with 1544 violations
    elapsed time = 00:00:07, memory = 480.62 (MB)
    completing 30% with 1243 violations
    elapsed time = 00:00:12, memory = 439.38 (MB)
    completing 40% with 1243 violations
    elapsed time = 00:00:15, memory = 488.66 (MB)
    completing 50% with 1243 violations
    elapsed time = 00:00:18, memory = 497.16 (MB)
    completing 60% with 1181 violations
    elapsed time = 00:00:22, memory = 468.91 (MB)
    completing 70% with 1181 violations
    elapsed time = 00:00:30, memory = 475.23 (MB)
    completing 80% with 1049 violations
    elapsed time = 00:00:35, memory = 462.48 (MB)
    completing 90% with 1049 violations
    elapsed time = 00:00:39, memory = 486.82 (MB)
    completing 100% with 952 violations
    elapsed time = 00:00:48, memory = 427.84 (MB)
  number of violations = 952
cpu time = 00:00:47, elapsed time = 00:00:48, memory = 427.84 (MB), peak = 497.42 (MB)
total wire length = 68498 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 25111 um
total wire length on LAYER met2 = 38354 um
total wire length on LAYER met3 = 4790 um
total wire length on LAYER met4 = 219 um
total wire length on LAYER met5 = 0 um
total number of vias = 5428
up-via summary (total 5428):

-----------------------
 FR_MASTERSLICE       0
            li1    1997
           met1    2980
           met2     426
           met3      25
           met4       0
-----------------------
                   5428


start 2nd optimization iteration ...
    completing 10% with 952 violations
    elapsed time = 00:00:01, memory = 463.30 (MB)
    completing 20% with 952 violations
    elapsed time = 00:00:03, memory = 464.39 (MB)
    completing 30% with 996 violations
    elapsed time = 00:00:04, memory = 431.29 (MB)
    completing 40% with 996 violations
    elapsed time = 00:00:08, memory = 490.43 (MB)
    completing 50% with 996 violations
    elapsed time = 00:00:16, memory = 505.59 (MB)
    completing 60% with 1022 violations
    elapsed time = 00:00:28, memory = 467.14 (MB)
    completing 70% with 1022 violations
    elapsed time = 00:00:30, memory = 472.35 (MB)
    completing 80% with 1059 violations
    elapsed time = 00:00:31, memory = 444.12 (MB)
    completing 90% with 1059 violations
    elapsed time = 00:00:35, memory = 498.24 (MB)
    completing 100% with 1078 violations
    elapsed time = 00:00:50, memory = 427.84 (MB)
  number of violations = 1078
cpu time = 00:00:48, elapsed time = 00:00:50, memory = 427.84 (MB), peak = 513.54 (MB)
total wire length = 68461 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25076 um
total wire length on LAYER met2 = 38306 um
total wire length on LAYER met3 = 4735 um
total wire length on LAYER met4 = 323 um
total wire length on LAYER met5 = 0 um
total number of vias = 5435
up-via summary (total 5435):

-----------------------
 FR_MASTERSLICE       0
            li1    1993
           met1    2980
           met2     421
           met3      41
           met4       0
-----------------------
                   5435


start 3rd optimization iteration ...
    completing 10% with 1078 violations
    elapsed time = 00:00:04, memory = 498.23 (MB)
    completing 20% with 1078 violations
    elapsed time = 00:00:15, memory = 488.23 (MB)
    completing 30% with 823 violations
    elapsed time = 00:00:19, memory = 445.75 (MB)
    completing 40% with 823 violations
    elapsed time = 00:00:23, memory = 481.48 (MB)
    completing 50% with 823 violations
    elapsed time = 00:00:26, memory = 480.71 (MB)
    completing 60% with 692 violations
    elapsed time = 00:00:32, memory = 492.33 (MB)
    completing 70% with 692 violations
    elapsed time = 00:00:41, memory = 483.42 (MB)
    completing 80% with 365 violations
    elapsed time = 00:00:47, memory = 467.76 (MB)
    completing 90% with 365 violations
    elapsed time = 00:00:56, memory = 467.93 (MB)
    completing 100% with 254 violations
    elapsed time = 00:01:05, memory = 451.40 (MB)
  number of violations = 254
cpu time = 00:01:04, elapsed time = 00:01:06, memory = 451.40 (MB), peak = 513.54 (MB)
total wire length = 68415 um
total wire length on LAYER li1 = 23 um
total wire length on LAYER met1 = 23297 um
total wire length on LAYER met2 = 37994 um
total wire length on LAYER met3 = 6496 um
total wire length on LAYER met4 = 603 um
total wire length on LAYER met5 = 0 um
total number of vias = 5825
up-via summary (total 5825):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3160
           met2     598
           met3      72
           met4       0
-----------------------
                   5825


start 4th optimization iteration ...
    completing 10% with 254 violations
    elapsed time = 00:00:01, memory = 471.33 (MB)
    completing 20% with 254 violations
    elapsed time = 00:00:04, memory = 471.81 (MB)
    completing 30% with 213 violations
    elapsed time = 00:00:05, memory = 448.13 (MB)
    completing 40% with 213 violations
    elapsed time = 00:00:10, memory = 483.51 (MB)
    completing 50% with 213 violations
    elapsed time = 00:00:11, memory = 484.95 (MB)
    completing 60% with 191 violations
    elapsed time = 00:00:14, memory = 473.12 (MB)
    completing 70% with 191 violations
    elapsed time = 00:00:17, memory = 479.87 (MB)
    completing 80% with 133 violations
    elapsed time = 00:00:18, memory = 448.39 (MB)
    completing 90% with 133 violations
    elapsed time = 00:00:21, memory = 485.25 (MB)
    completing 100% with 25 violations
    elapsed time = 00:00:22, memory = 440.83 (MB)
  number of violations = 25
cpu time = 00:00:22, elapsed time = 00:00:23, memory = 440.83 (MB), peak = 513.54 (MB)
total wire length = 68405 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 23161 um
total wire length on LAYER met2 = 37902 um
total wire length on LAYER met3 = 6663 um
total wire length on LAYER met4 = 656 um
total wire length on LAYER met5 = 0 um
total number of vias = 5903
up-via summary (total 5903):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3232
           met2     608
           met3      68
           met4       0
-----------------------
                   5903


start 5th optimization iteration ...
    completing 10% with 25 violations
    elapsed time = 00:00:01, memory = 443.16 (MB)
    completing 20% with 25 violations
    elapsed time = 00:00:02, memory = 444.30 (MB)
    completing 30% with 24 violations
    elapsed time = 00:00:03, memory = 437.41 (MB)
    completing 40% with 24 violations
    elapsed time = 00:00:04, memory = 450.32 (MB)
    completing 50% with 24 violations
    elapsed time = 00:00:05, memory = 453.24 (MB)
    completing 60% with 23 violations
    elapsed time = 00:00:06, memory = 445.33 (MB)
    completing 70% with 23 violations
    elapsed time = 00:00:08, memory = 464.05 (MB)
    completing 80% with 5 violations
    elapsed time = 00:00:09, memory = 452.93 (MB)
    completing 90% with 5 violations
    elapsed time = 00:00:10, memory = 454.89 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:11, memory = 446.09 (MB)
  number of violations = 0
cpu time = 00:00:11, elapsed time = 00:00:12, memory = 446.09 (MB), peak = 513.54 (MB)
total wire length = 68410 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 23170 um
total wire length on LAYER met2 = 37894 um
total wire length on LAYER met3 = 6666 um
total wire length on LAYER met4 = 656 um
total wire length on LAYER met5 = 0 um
total number of vias = 5923
up-via summary (total 5923):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3250
           met2     610
           met3      68
           met4       0
-----------------------
                   5923


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 454.32 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 452.84 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 444.17 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 456.25 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 448.31 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:06, memory = 447.19 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:07, memory = 453.30 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:08, memory = 455.00 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:09, memory = 453.31 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:10, memory = 453.02 (MB)
  number of violations = 0
cpu time = 00:00:10, elapsed time = 00:00:10, memory = 453.02 (MB), peak = 513.54 (MB)
total wire length = 68410 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 23170 um
total wire length on LAYER met2 = 37894 um
total wire length on LAYER met3 = 6666 um
total wire length on LAYER met4 = 656 um
total wire length on LAYER met5 = 0 um
total number of vias = 5923
up-via summary (total 5923):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3250
           met2     610
           met3      68
           met4       0
-----------------------
                   5923


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 446.92 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 447.84 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 443.00 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 446.50 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:05, memory = 446.79 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:07, memory = 447.91 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:08, memory = 444.99 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:09, memory = 445.76 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:10, memory = 444.39 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:11, memory = 443.87 (MB)
  number of violations = 0
cpu time = 00:00:10, elapsed time = 00:00:11, memory = 443.87 (MB), peak = 513.54 (MB)
total wire length = 68410 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 23170 um
total wire length on LAYER met2 = 37894 um
total wire length on LAYER met3 = 6666 um
total wire length on LAYER met4 = 656 um
total wire length on LAYER met5 = 0 um
total number of vias = 5923
up-via summary (total 5923):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3250
           met2     610
           met3      68
           met4       0
-----------------------
                   5923


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 442.09 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 442.59 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 442.40 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:05, memory = 442.30 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:06, memory = 441.37 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:07, memory = 441.64 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:08, memory = 442.52 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:10, memory = 442.41 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:11, memory = 440.98 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:12, memory = 442.68 (MB)
  number of violations = 0
cpu time = 00:00:11, elapsed time = 00:00:12, memory = 442.68 (MB), peak = 513.54 (MB)
total wire length = 68410 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 23170 um
total wire length on LAYER met2 = 37894 um
total wire length on LAYER met3 = 6666 um
total wire length on LAYER met4 = 656 um
total wire length on LAYER met5 = 0 um
total number of vias = 5923
up-via summary (total 5923):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3250
           met2     610
           met3      68
           met4       0
-----------------------
                   5923


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 441.65 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 441.80 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 442.77 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 441.10 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:06, memory = 442.37 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:07, memory = 442.78 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:08, memory = 442.48 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:10, memory = 442.67 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:11, memory = 441.74 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:12, memory = 440.00 (MB)
  number of violations = 0
cpu time = 00:00:11, elapsed time = 00:00:12, memory = 440.00 (MB), peak = 513.54 (MB)
total wire length = 68410 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 23170 um
total wire length on LAYER met2 = 37894 um
total wire length on LAYER met3 = 6666 um
total wire length on LAYER met4 = 656 um
total wire length on LAYER met5 = 0 um
total number of vias = 5923
up-via summary (total 5923):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3250
           met2     610
           met3      68
           met4       0
-----------------------
                   5923


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 441.21 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 442.37 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 442.71 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:04, memory = 442.34 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:06, memory = 442.56 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:07, memory = 441.77 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:08, memory = 441.24 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:10, memory = 443.42 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:11, memory = 442.12 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:13, memory = 442.54 (MB)
  number of violations = 0
cpu time = 00:00:12, elapsed time = 00:00:13, memory = 442.54 (MB), peak = 513.54 (MB)
total wire length = 68410 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 23170 um
total wire length on LAYER met2 = 37894 um
total wire length on LAYER met3 = 6666 um
total wire length on LAYER met4 = 656 um
total wire length on LAYER met5 = 0 um
total number of vias = 5923
up-via summary (total 5923):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3250
           met2     610
           met3      68
           met4       0
-----------------------
                   5923


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:01, memory = 441.18 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:02, memory = 441.80 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:03, memory = 442.55 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:05, memory = 443.11 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:06, memory = 442.30 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:08, memory = 440.98 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:10, memory = 442.58 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:11, memory = 443.16 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:13, memory = 441.11 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:14, memory = 442.68 (MB)
  number of violations = 0
cpu time = 00:00:13, elapsed time = 00:00:14, memory = 442.68 (MB), peak = 513.54 (MB)
total wire length = 68410 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 23170 um
total wire length on LAYER met2 = 37894 um
total wire length on LAYER met3 = 6666 um
total wire length on LAYER met4 = 656 um
total wire length on LAYER met5 = 0 um
total number of vias = 5923
up-via summary (total 5923):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3250
           met2     610
           met3      68
           met4       0
-----------------------
                   5923


complete detail routing
total wire length = 68410 um
total wire length on LAYER li1 = 22 um
total wire length on LAYER met1 = 23170 um
total wire length on LAYER met2 = 37894 um
total wire length on LAYER met3 = 6666 um
total wire length on LAYER met4 = 656 um
total wire length on LAYER met5 = 0 um
total number of vias = 5923
up-via summary (total 5923):

-----------------------
 FR_MASTERSLICE       0
            li1    1995
           met1    3250
           met2     610
           met3      68
           met4       0
-----------------------
                   5923

cpu time = 00:05:26, elapsed time = 00:05:41, memory = 442.68 (MB), peak = 513.54 (MB)

post processing ...

Runtime taken (hrt): 350.236
