<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="pp">#include "c2000BoardSupport.h"</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="pp">#include "DSP2833x_Device.h"</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="pp">#include "DSP2833x_Examples.h"</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="pp">#include "DSP2833x_GlobalPrototypes.h"</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="pp">#include "rtwtypes.h"</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="pp">#include "Fuel_Pump_V3_1_20201113_20KHz.h"</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="pp">#include "Fuel_Pump_V3_1_20201113_20KHz_private.h"</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="kw">void</span> <a id="9c6" class="tk">config_ADC_A</a>(<a id="9c19" class="tk">uint16_T</a> <a id="9c28" class="tk">maxConv</a>, <a id="9c37" class="tk">uint16_T</a> <a id="9c46" class="tk">adcChselSEQ1Reg</a>, <a id="9c63" class="tk">uint16_T</a></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td>                  <a id="10c19" class="tk">adcChselSEQ2Reg</a>, <a id="10c36" class="tk">uint16_T</a> <a id="10c45" class="tk">adcChselSEQ3Reg</a>, <a id="10c62" class="tk">uint16_T</a></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td>                  <a id="11c19" class="tk">adcChselSEQ4Reg</a>)</td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td><span class="br">{</span></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td>  <a id="13c3" class="tk">AdcRegs</a>.<a id="13c11" class="tk">ADCTRL1</a>.<a id="13c19" class="tk">bit</a>.<a id="13c23" class="tk">SUSMOD</a> = 0x0;    <span class="ct">/* Emulation suspend ignored*/</span></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td>  <a id="14c3" class="tk">AdcRegs</a>.<a id="14c11" class="tk">ADCTRL1</a>.<a id="14c19" class="tk">bit</a>.<a id="14c23" class="tk">ACQ_PS</a> = 14;     <span class="ct">/* Acquisition window size*/</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td>  <a id="15c3" class="tk">AdcRegs</a>.<a id="15c11" class="tk">ADCTRL1</a>.<a id="15c19" class="tk">bit</a>.<a id="15c23" class="tk">CPS</a> = 1;         <span class="ct">/* Core clock pre-scaler*/</span></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td>  <a id="16c3" class="tk">AdcRegs</a>.<a id="16c11" class="tk">ADCTRL3</a>.<a id="16c19" class="tk">bit</a>.<a id="16c23" class="tk">ADCCLKPS</a> = 5;    <span class="ct">/* Core clock divider*/</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td>  <a id="17c3" class="tk">AdcRegs</a>.<a id="17c11" class="tk">ADCREFSEL</a>.<a id="17c21" class="tk">bit</a>.<a id="17c25" class="tk">REF_SEL</a> = 0 ;  <span class="ct">/* Set Reference Voltage*/</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td>  <a id="18c3" class="tk">AdcRegs</a>.<a id="18c11" class="tk">ADCOFFTRIM</a>.<a id="18c22" class="tk">bit</a>.<a id="18c26" class="tk">OFFSET_TRIM</a> = <a id="18c40" class="tk">AdcRegs</a>.<a id="18c48" class="tk">ADCOFFTRIM</a>.<a id="18c59" class="tk">bit</a>.<a id="18c63" class="tk">OFFSET_TRIM</a>;<span class="ct">/* Set Offset Error Correctino Value*/</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td>  <a id="19c3" class="tk">AdcRegs</a>.<a id="19c11" class="tk">ADCTRL1</a>.<a id="19c19" class="tk">bit</a>.<a id="19c23" class="tk">CONT_RUN</a> = 0;</td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td>                                  <span class="ct">/* 0:Start-Stop or continuous sequencer mode*/</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td>  <a id="21c3" class="tk">AdcRegs</a>.<a id="21c11" class="tk">ADCTRL3</a>.<a id="21c19" class="tk">bit</a>.<a id="21c23" class="tk">ADCBGRFDN</a> = 0x3; <span class="ct">/* Bandgap and reference powered up*/</span></td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td>  <a id="22c3" class="tk">AdcRegs</a>.<a id="22c11" class="tk">ADCTRL3</a>.<a id="22c19" class="tk">bit</a>.<a id="22c23" class="tk">SMODE_SEL</a> = 0 ; <span class="ct">/* 1:Simultaneous, 0:Sequential sampling*/</span></td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td>  <a id="23c3" class="tk">AdcRegs</a>.<a id="23c11" class="tk">ADCMAXCONV</a>.<a id="23c22" class="tk">bit</a>.<a id="23c26" class="tk">MAX_CONV1</a> = <a id="23c38" class="tk">maxConv</a>;</td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td>                         <span class="ct">/* Number of conversions in CONV2 when using B module*/</span></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td>  <a id="25c3" class="tk">AdcRegs</a>.<a id="25c11" class="tk">ADCTRL1</a>.<a id="25c19" class="tk">bit</a>.<a id="25c23" class="tk">SEQ_CASC</a> = 0;    <span class="ct">/* 1:Cascaded, 0:Dual sequencer mode*/</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td>  <a id="26c3" class="tk">AdcRegs</a>.<a id="26c11" class="tk">ADCCHSELSEQ1</a>.<a id="26c24" class="tk">all</a> = <a id="26c30" class="tk">adcChselSEQ1Reg</a>;<span class="ct">/* Channels for conversion*/</span></td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td>  <a id="27c3" class="tk">AdcRegs</a>.<a id="27c11" class="tk">ADCCHSELSEQ2</a>.<a id="27c24" class="tk">all</a> = <a id="27c30" class="tk">adcChselSEQ2Reg</a>;<span class="ct">/* Channels for conversion*/</span></td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td>  <a id="28c3" class="tk">AdcRegs</a>.<a id="28c11" class="tk">ADCTRL2</a>.<a id="28c19" class="tk">bit</a>.<a id="28c23" class="tk">INT_MOD_SEQ1</a> = 0;</td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td>  <a id="29c3" class="tk">AdcRegs</a>.<a id="29c11" class="tk">ADCTRL2</a>.<a id="29c19" class="tk">bit</a>.<a id="29c23" class="tk">INT_ENA_SEQ1</a> = 1;</td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td>  <a id="30c3" class="tk">AdcRegs</a>.<a id="30c11" class="tk">ADCTRL2</a>.<a id="30c19" class="tk">bit</a>.<a id="30c23" class="tk">RST_SEQ1</a> = 0x1;  <span class="ct">/* Reset SEQ1*/</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td>  <a id="31c3" class="tk">AdcRegs</a>.<a id="31c11" class="tk">ADCTRL2</a>.<a id="31c19" class="tk">bit</a>.<a id="31c23" class="tk">EPWM_SOCA_SEQ1</a> = 1;<span class="ct">/* Enable ePWMxA SOC */</span></td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="br">}</span></td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
