Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ae4d450348f8463ca0645d75d9e957fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot OperationSelectorSim_behav xil_defaultlib.OperationSelectorSim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.OperationSelector [operationselector_default]
Compiling architecture behavioral of entity xil_defaultlib.operationselectorsim
Built simulation snapshot OperationSelectorSim_behav
