#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x124eadf70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124eb0770 .scope module, "tb_batch_inference" "tb_batch_inference" 3 16;
 .timescale -9 -12;
P_0x125011400 .param/l "CLK" 0 3 18, +C4<00000000000000000000000000001010>;
P_0x125011440 .param/l "FEATURES" 0 3 21, +C4<00000000000000000000000000000100>;
P_0x125011480 .param/l "N" 0 3 20, +C4<00000000000000000000000000000100>;
P_0x1250114c0 .param/l "OP_HALT" 1 3 76, C4<11111111>;
P_0x125011500 .param/l "OP_SYNC" 1 3 75, C4<00000100>;
P_0x125011540 .param/l "OP_TENSOR" 1 3 73, C4<00000001>;
P_0x125011580 .param/l "OP_VECTOR" 1 3 74, C4<00000010>;
P_0x1250115c0 .param/l "SRAM_B" 1 3 87, C4<00000000000000110000>;
P_0x125011600 .param/l "SRAM_W" 1 3 86, C4<00000000000000010000>;
P_0x125011640 .param/l "SRAM_WIDTH" 0 3 19, +C4<00000000000000000000000100000000>;
P_0x125011680 .param/l "SRAM_X" 1 3 85, C4<00000000000000000000>;
P_0x1250116c0 .param/l "SRAM_Y" 1 3 89, C4<00000000000001000000>;
P_0x125011700 .param/l "SRAM_Z" 1 3 88, C4<00000000000000100000>;
P_0x125011740 .param/l "SYNC_MXU" 1 3 81, C4<00000001>;
P_0x125011780 .param/l "SYNC_VPU" 1 3 82, C4<00000010>;
P_0x1250117c0 .param/l "VOP_ADD" 1 3 77, C4<00000001>;
P_0x125011800 .param/l "VOP_LOAD" 1 3 79, C4<00110000>;
P_0x125011840 .param/l "VOP_RELU" 1 3 78, C4<00010000>;
P_0x125011880 .param/l "VOP_STORE" 1 3 80, C4<00110001>;
L_0x12809aba8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000028f4900_0 .net "W_row0", 255 0, L_0x12809aba8;  1 drivers
L_0x12809abf0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x6000028f4990_0 .net "W_row1", 255 0, L_0x12809abf0;  1 drivers
L_0x12809ac38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028f4a20_0 .net "W_row2", 255 0, L_0x12809ac38;  1 drivers
L_0x12809ac80 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028f4ab0_0 .net "W_row3", 255 0, L_0x12809ac80;  1 drivers
L_0x12809aa88 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000010000000100000001>, C4<0>, C4<0>, C4<0>;
v0x6000028f4b40_0 .net "X_row0", 255 0, L_0x12809aa88;  1 drivers
L_0x12809aad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000100000001000000010>, C4<0>, C4<0>, C4<0>;
v0x6000028f4bd0_0 .net "X_row1", 255 0, L_0x12809aad0;  1 drivers
L_0x12809ab18 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000110000001100000011>, C4<0>, C4<0>, C4<0>;
v0x6000028f4c60_0 .net "X_row2", 255 0, L_0x12809ab18;  1 drivers
L_0x12809ab60 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000001000000010000000100>, C4<0>, C4<0>, C4<0>;
v0x6000028f4cf0_0 .net "X_row3", 255 0, L_0x12809ab60;  1 drivers
L_0x12809ad10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80 .array "Y_expected", 15 0;
v0x6000028f4d80_0 .net/s v0x6000028f4d80 0, 31 0, L_0x12809ad10; 1 drivers
L_0x12809ad58 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_1 .net/s v0x6000028f4d80 1, 31 0, L_0x12809ad58; 1 drivers
L_0x12809ada0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_2 .net/s v0x6000028f4d80 2, 31 0, L_0x12809ada0; 1 drivers
L_0x12809ade8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_3 .net/s v0x6000028f4d80 3, 31 0, L_0x12809ade8; 1 drivers
L_0x12809ae30 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_4 .net/s v0x6000028f4d80 4, 31 0, L_0x12809ae30; 1 drivers
L_0x12809ae78 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_5 .net/s v0x6000028f4d80 5, 31 0, L_0x12809ae78; 1 drivers
L_0x12809aec0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_6 .net/s v0x6000028f4d80 6, 31 0, L_0x12809aec0; 1 drivers
L_0x12809af08 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_7 .net/s v0x6000028f4d80 7, 31 0, L_0x12809af08; 1 drivers
L_0x12809af50 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_8 .net/s v0x6000028f4d80 8, 31 0, L_0x12809af50; 1 drivers
L_0x12809af98 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_9 .net/s v0x6000028f4d80 9, 31 0, L_0x12809af98; 1 drivers
L_0x12809afe0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_10 .net/s v0x6000028f4d80 10, 31 0, L_0x12809afe0; 1 drivers
L_0x12809b028 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_11 .net/s v0x6000028f4d80 11, 31 0, L_0x12809b028; 1 drivers
L_0x12809b070 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_12 .net/s v0x6000028f4d80 12, 31 0, L_0x12809b070; 1 drivers
L_0x12809b0b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_13 .net/s v0x6000028f4d80 13, 31 0, L_0x12809b0b8; 1 drivers
L_0x12809b100 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_14 .net/s v0x6000028f4d80 14, 31 0, L_0x12809b100; 1 drivers
L_0x12809b148 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000028f4d80_15 .net/s v0x6000028f4d80 15, 31 0, L_0x12809b148; 1 drivers
v0x6000028f4e10_0 .var/s "actual", 31 0;
v0x6000028f4ea0_0 .net "axi_araddr", 39 0, L_0x6000031a5e30;  1 drivers
v0x6000028f4f30_0 .net "axi_arlen", 7 0, L_0x6000031a5ea0;  1 drivers
v0x6000028f4fc0_0 .var "axi_arready", 0 0;
v0x6000028f5050_0 .net "axi_arvalid", 0 0, L_0x6000031a5f80;  1 drivers
v0x6000028f50e0_0 .net "axi_awaddr", 39 0, L_0x6000031a5b90;  1 drivers
v0x6000028f5170_0 .net "axi_awlen", 7 0, L_0x6000031a5c00;  1 drivers
v0x6000028f5200_0 .var "axi_awready", 0 0;
v0x6000028f5290_0 .net "axi_awvalid", 0 0, L_0x6000031a5c70;  1 drivers
L_0x12809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000028f5320_0 .net "axi_bready", 0 0, L_0x12809a968;  1 drivers
v0x6000028f53b0_0 .var "axi_bresp", 1 0;
v0x6000028f5440_0 .var "axi_bvalid", 0 0;
v0x6000028f54d0_0 .var "axi_rdata", 255 0;
v0x6000028f5560_0 .var "axi_rlast", 0 0;
v0x6000028f55f0_0 .net "axi_rready", 0 0, L_0x6000031a5ff0;  1 drivers
v0x6000028f5680_0 .var "axi_rvalid", 0 0;
v0x6000028f5710_0 .net "axi_wdata", 255 0, L_0x6000031a5ce0;  1 drivers
v0x6000028f57a0_0 .net "axi_wlast", 0 0, L_0x6000031a5d50;  1 drivers
v0x6000028f5830_0 .var "axi_wready", 0 0;
v0x6000028f58c0_0 .net "axi_wvalid", 0 0, L_0x6000031a5dc0;  1 drivers
L_0x12809acc8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028f5950_0 .net "bias_word", 255 0, L_0x12809acc8;  1 drivers
v0x6000028f59e0_0 .var "clk", 0 0;
v0x6000028f5a70_0 .var/i "errors", 31 0;
v0x6000028f5b00_0 .var/s "expected", 31 0;
v0x6000028f5b90_0 .var "global_sync_in", 0 0;
v0x6000028f5c20_0 .var/i "i", 31 0;
v0x6000028f5cb0_0 .var/i "j", 31 0;
v0x6000028f5d40_0 .var "noc_rx_addr", 19 0;
v0x6000028f5dd0_0 .var "noc_rx_data", 255 0;
v0x6000028f5e60_0 .var "noc_rx_is_instr", 0 0;
v0x6000028f5ef0_0 .net "noc_rx_ready", 0 0, L_0x600002bb2e40;  1 drivers
v0x6000028f5f80_0 .var "noc_rx_valid", 0 0;
L_0x12809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028f6010_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  1 drivers
L_0x12809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028f60a0_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  1 drivers
v0x6000028f6130_0 .var "noc_tx_ready", 0 0;
L_0x12809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000028f61c0_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  1 drivers
v0x6000028f6250_0 .var "rst_n", 0 0;
v0x6000028f62e0_0 .var "sync_grant", 0 0;
v0x6000028f6370_0 .net "sync_request", 0 0, L_0x6000031a9d50;  1 drivers
v0x6000028f6400_0 .net "tpc_busy", 0 0, L_0x6000031a9f10;  1 drivers
v0x6000028f6490_0 .net "tpc_done", 0 0, L_0x6000031a9dc0;  1 drivers
v0x6000028f6520_0 .net "tpc_error", 0 0, L_0x6000031a9ce0;  1 drivers
v0x6000028f65b0_0 .var "tpc_start", 0 0;
v0x6000028f6640_0 .var "tpc_start_pc", 19 0;
E_0x600000fe0280 .event negedge, v0x60000289ddd0_0;
S_0x124e9e5b0 .scope module, "dut" "tensor_processing_cluster" 3 56, 4 15 0, S_0x124eb0770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x125023600 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x125023640 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x125023680 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1250236c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x125023700 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x125023740 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x125023780 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1250237c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x125023800 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x125023840 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x125023880 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1250238c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x125023900 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x125023940 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x125023980 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1250239c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x125023a00 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000031aaca0 .functor BUFZ 1, v0x6000028fa010_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a5490 .functor OR 1, L_0x600002bb7ca0, L_0x600002bb7e80, C4<0>, C4<0>;
L_0x6000031a5500 .functor AND 1, L_0x6000031a5420, L_0x6000031a5490, C4<1>, C4<1>;
L_0x6000031a5570 .functor BUFZ 1, v0x6000028fb060_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a55e0 .functor BUFZ 1, v0x6000028fab50_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a61b0 .functor AND 1, v0x6000028f5f80_0, L_0x600002bb2e40, C4<1>, C4<1>;
L_0x6000031a6220 .functor AND 1, L_0x6000031a61b0, L_0x600002bb2ee0, C4<1>, C4<1>;
v0x6000028f8000_0 .net *"_ivl_24", 19 0, L_0x600002bb75c0;  1 drivers
L_0x12809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000028f8090_0 .net *"_ivl_27", 3 0, L_0x12809a530;  1 drivers
v0x6000028f8120_0 .net *"_ivl_28", 19 0, L_0x600002bb7660;  1 drivers
L_0x12809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028f81b0_0 .net *"_ivl_31", 14 0, L_0x12809a578;  1 drivers
L_0x12809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000028f8240_0 .net/2u *"_ivl_34", 2 0, L_0x12809a5c0;  1 drivers
v0x6000028f82d0_0 .net *"_ivl_38", 19 0, L_0x600002bb7840;  1 drivers
L_0x12809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000028f8360_0 .net *"_ivl_41", 3 0, L_0x12809a608;  1 drivers
v0x6000028f83f0_0 .net *"_ivl_42", 19 0, L_0x600002bb78e0;  1 drivers
L_0x12809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000028f8480_0 .net *"_ivl_45", 3 0, L_0x12809a650;  1 drivers
L_0x12809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000028f8510_0 .net/2u *"_ivl_48", 2 0, L_0x12809a698;  1 drivers
v0x6000028f85a0_0 .net *"_ivl_52", 19 0, L_0x600002bb7ac0;  1 drivers
L_0x12809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000028f8630_0 .net *"_ivl_55", 3 0, L_0x12809a6e0;  1 drivers
v0x6000028f86c0_0 .net *"_ivl_56", 19 0, L_0x600002bb7b60;  1 drivers
L_0x12809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000028f8750_0 .net *"_ivl_59", 3 0, L_0x12809a728;  1 drivers
L_0x12809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000028f87e0_0 .net *"_ivl_63", 127 0, L_0x12809a770;  1 drivers
v0x6000028f8870_0 .net *"_ivl_65", 127 0, L_0x600002bb7d40;  1 drivers
L_0x12809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000028f8900_0 .net/2u *"_ivl_68", 2 0, L_0x12809a7b8;  1 drivers
v0x6000028f8990_0 .net *"_ivl_70", 0 0, L_0x600002bb7ca0;  1 drivers
L_0x12809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000028f8a20_0 .net/2u *"_ivl_72", 2 0, L_0x12809a800;  1 drivers
v0x6000028f8ab0_0 .net *"_ivl_74", 0 0, L_0x600002bb7e80;  1 drivers
v0x6000028f8b40_0 .net *"_ivl_77", 0 0, L_0x6000031a5490;  1 drivers
v0x6000028f8bd0_0 .net *"_ivl_87", 0 0, L_0x6000031a61b0;  1 drivers
v0x6000028f8c60_0 .net *"_ivl_89", 0 0, L_0x600002bb2ee0;  1 drivers
v0x6000028f8cf0_0 .var "act_data_d", 31 0;
v0x6000028f8d80_0 .var "act_valid_d", 0 0;
v0x6000028f8e10_0 .var "act_valid_d2", 0 0;
v0x6000028f8ea0_0 .net "axi_araddr", 39 0, L_0x6000031a5e30;  alias, 1 drivers
v0x6000028f8f30_0 .net "axi_arlen", 7 0, L_0x6000031a5ea0;  alias, 1 drivers
v0x6000028f8fc0_0 .net "axi_arready", 0 0, v0x6000028f4fc0_0;  1 drivers
v0x6000028f9050_0 .net "axi_arvalid", 0 0, L_0x6000031a5f80;  alias, 1 drivers
v0x6000028f90e0_0 .net "axi_awaddr", 39 0, L_0x6000031a5b90;  alias, 1 drivers
v0x6000028f9170_0 .net "axi_awlen", 7 0, L_0x6000031a5c00;  alias, 1 drivers
v0x6000028f9200_0 .net "axi_awready", 0 0, v0x6000028f5200_0;  1 drivers
v0x6000028f9290_0 .net "axi_awvalid", 0 0, L_0x6000031a5c70;  alias, 1 drivers
v0x6000028f9320_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x6000028f93b0_0 .net "axi_bresp", 1 0, v0x6000028f53b0_0;  1 drivers
v0x6000028f9440_0 .net "axi_bvalid", 0 0, v0x6000028f5440_0;  1 drivers
v0x6000028f94d0_0 .net "axi_rdata", 255 0, v0x6000028f54d0_0;  1 drivers
v0x6000028f9560_0 .net "axi_rlast", 0 0, v0x6000028f5560_0;  1 drivers
v0x6000028f95f0_0 .net "axi_rready", 0 0, L_0x6000031a5ff0;  alias, 1 drivers
v0x6000028f9680_0 .net "axi_rvalid", 0 0, v0x6000028f5680_0;  1 drivers
v0x6000028f9710_0 .net "axi_wdata", 255 0, L_0x6000031a5ce0;  alias, 1 drivers
v0x6000028f97a0_0 .net "axi_wlast", 0 0, L_0x6000031a5d50;  alias, 1 drivers
v0x6000028f9830_0 .net "axi_wready", 0 0, v0x6000028f5830_0;  1 drivers
v0x6000028f98c0_0 .net "axi_wvalid", 0 0, L_0x6000031a5dc0;  alias, 1 drivers
v0x6000028f9950_0 .net "clk", 0 0, v0x6000028f59e0_0;  1 drivers
v0x6000028f99e0_0 .net "dma_lcp_done", 0 0, L_0x6000031a5960;  1 drivers
v0x6000028f9a70_0 .net "dma_lcp_ready", 0 0, L_0x600002bb1f40;  1 drivers
v0x6000028f9b00_0 .net "dma_sram_addr", 19 0, v0x60000289eb50_0;  1 drivers
v0x6000028f9b90_0 .net "dma_sram_rdata", 255 0, L_0x6000031a6140;  1 drivers
v0x6000028f9c20_0 .net "dma_sram_re", 0 0, L_0x6000031a5b20;  1 drivers
v0x6000028f9cb0_0 .net "dma_sram_ready", 0 0, L_0x600002bb2da0;  1 drivers
v0x6000028f9d40_0 .net "dma_sram_wdata", 255 0, L_0x6000031a5a40;  1 drivers
v0x6000028f9dd0_0 .net "dma_sram_we", 0 0, L_0x6000031a5ab0;  1 drivers
v0x6000028f9e60_0 .net "global_sync_in", 0 0, v0x6000028f5b90_0;  1 drivers
v0x6000028f9ef0 .array "instr_mem", 4095 0, 127 0;
v0x6000028f9f80_0 .var "instr_rdata_reg", 127 0;
v0x6000028fa010_0 .var "instr_valid_reg", 0 0;
v0x6000028fa0a0_0 .net "lcp_dma_cmd", 127 0, v0x6000028985a0_0;  1 drivers
v0x6000028fa130_0 .net "lcp_dma_valid", 0 0, L_0x6000031a9ff0;  1 drivers
v0x6000028fa1c0_0 .net "lcp_imem_addr", 19 0, L_0x6000031aaa70;  1 drivers
v0x6000028fa250_0 .net "lcp_imem_data", 127 0, v0x6000028f9f80_0;  1 drivers
v0x6000028fa2e0_0 .net "lcp_imem_re", 0 0, L_0x6000031aaae0;  1 drivers
v0x6000028fa370_0 .net "lcp_imem_valid", 0 0, L_0x6000031aaca0;  1 drivers
v0x6000028fa400_0 .net "lcp_mxu_cmd", 127 0, v0x600002899290_0;  1 drivers
v0x6000028fa490_0 .net "lcp_mxu_valid", 0 0, L_0x6000031aa290;  1 drivers
v0x6000028fa520_0 .net "lcp_vpu_cmd", 127 0, v0x600002899e60_0;  1 drivers
v0x6000028fa5b0_0 .net "lcp_vpu_valid", 0 0, L_0x6000031aa0d0;  1 drivers
v0x6000028fa640_0 .net "mxu_a_addr", 19 0, L_0x600002bb7980;  1 drivers
v0x6000028fa6d0_0 .net "mxu_a_rdata", 255 0, L_0x6000031a6060;  1 drivers
v0x6000028fa760_0 .net "mxu_a_re", 0 0, L_0x600002bb7a20;  1 drivers
v0x6000028fa7f0_0 .net "mxu_a_ready", 0 0, L_0x600002bb2c60;  1 drivers
v0x6000028fa880_0 .net "mxu_cfg_k", 15 0, L_0x600002bb9900;  1 drivers
v0x6000028fa910_0 .net "mxu_cfg_m", 15 0, L_0x600002bb97c0;  1 drivers
v0x6000028fa9a0_0 .net "mxu_cfg_n", 15 0, L_0x600002bb9860;  1 drivers
v0x6000028faa30_0 .var "mxu_col_cnt", 4 0;
v0x6000028faac0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000028fab50_0 .var "mxu_done_reg", 0 0;
v0x6000028fabe0_0 .net "mxu_dst_addr", 15 0, L_0x600002bb95e0;  1 drivers
v0x6000028fac70_0 .net "mxu_lcp_done", 0 0, L_0x6000031a55e0;  1 drivers
v0x6000028fad00_0 .net "mxu_lcp_ready", 0 0, L_0x6000031a5570;  1 drivers
v0x6000028fad90_0 .net "mxu_o_addr", 19 0, L_0x600002bb7c00;  1 drivers
v0x6000028fae20_0 .net "mxu_o_ready", 0 0, L_0x600002bb2d00;  1 drivers
v0x6000028faeb0_0 .net "mxu_o_wdata", 255 0, L_0x600002bb7de0;  1 drivers
v0x6000028faf40_0 .net "mxu_o_we", 0 0, L_0x6000031a5500;  1 drivers
v0x6000028fafd0_0 .var "mxu_out_cnt", 15 0;
v0x6000028fb060_0 .var "mxu_ready_reg", 0 0;
v0x6000028fb0f0_0 .net "mxu_src0_addr", 15 0, L_0x600002bb9680;  1 drivers
v0x6000028fb180_0 .net "mxu_src1_addr", 15 0, L_0x600002bb9720;  1 drivers
v0x6000028fb210_0 .var "mxu_start_array", 0 0;
v0x6000028fb2a0_0 .var "mxu_start_array_d", 0 0;
v0x6000028fb330_0 .var "mxu_state", 2 0;
v0x6000028fb3c0_0 .net "mxu_subop", 7 0, L_0x600002bb9540;  1 drivers
v0x6000028fb450_0 .net "mxu_w_addr", 19 0, L_0x600002bb7700;  1 drivers
v0x6000028fb4e0_0 .net "mxu_w_rdata", 255 0, v0x6000028fd560_0;  1 drivers
v0x6000028fb570_0 .net "mxu_w_re", 0 0, L_0x600002bb77a0;  1 drivers
v0x6000028fb600_0 .net "mxu_w_ready", 0 0, L_0x600002bb2b20;  1 drivers
v0x6000028fb690_0 .net "noc_data_write", 0 0, L_0x6000031a6220;  1 drivers
v0x6000028fb720_0 .net "noc_rx_addr", 19 0, v0x6000028f5d40_0;  1 drivers
v0x6000028fb7b0_0 .net "noc_rx_data", 255 0, v0x6000028f5dd0_0;  1 drivers
v0x6000028fb840_0 .net "noc_rx_is_instr", 0 0, v0x6000028f5e60_0;  1 drivers
v0x6000028fb8d0_0 .net "noc_rx_ready", 0 0, L_0x600002bb2e40;  alias, 1 drivers
v0x6000028fb960_0 .net "noc_rx_valid", 0 0, v0x6000028f5f80_0;  1 drivers
v0x6000028fb9f0_0 .net "noc_tx_addr", 19 0, L_0x12809a9f8;  alias, 1 drivers
v0x6000028fba80_0 .net "noc_tx_data", 255 0, L_0x12809a9b0;  alias, 1 drivers
v0x6000028fbb10_0 .net "noc_tx_ready", 0 0, v0x6000028f6130_0;  1 drivers
v0x6000028fbba0_0 .net "noc_tx_valid", 0 0, L_0x12809aa40;  alias, 1 drivers
v0x6000028fbc30_0 .net "rst_n", 0 0, v0x6000028f6250_0;  1 drivers
v0x6000028fbcc0_0 .net "sync_grant", 0 0, v0x6000028f62e0_0;  1 drivers
v0x6000028fbd50_0 .net "sync_request", 0 0, L_0x6000031a9d50;  alias, 1 drivers
v0x6000028fbde0_0 .net "systolic_busy", 0 0, L_0x6000031a5340;  1 drivers
v0x6000028fbe70_0 .net "systolic_done", 0 0, L_0x600002bb70c0;  1 drivers
v0x6000028fbf00_0 .net "systolic_result", 127 0, L_0x600002bb6c60;  1 drivers
v0x6000028f4000_0 .net "systolic_result_valid", 0 0, L_0x6000031a5420;  1 drivers
v0x6000028f4090_0 .net "tpc_busy", 0 0, L_0x6000031a9f10;  alias, 1 drivers
v0x6000028f4120_0 .net "tpc_done", 0 0, L_0x6000031a9dc0;  alias, 1 drivers
v0x6000028f41b0_0 .net "tpc_error", 0 0, L_0x6000031a9ce0;  alias, 1 drivers
v0x6000028f4240_0 .net "tpc_start", 0 0, v0x6000028f65b0_0;  1 drivers
v0x6000028f42d0_0 .net "tpc_start_pc", 19 0, v0x6000028f6640_0;  1 drivers
v0x6000028f4360_0 .net "vpu_lcp_done", 0 0, L_0x6000031a5730;  1 drivers
v0x6000028f43f0_0 .net "vpu_lcp_ready", 0 0, L_0x600002bb1a40;  1 drivers
v0x6000028f4480_0 .net "vpu_sram_addr", 19 0, v0x6000028ff330_0;  1 drivers
v0x6000028f4510_0 .net "vpu_sram_rdata", 255 0, L_0x6000031a60d0;  1 drivers
v0x6000028f45a0_0 .net "vpu_sram_re", 0 0, L_0x6000031a58f0;  1 drivers
v0x6000028f4630_0 .net "vpu_sram_ready", 0 0, L_0x600002bb2bc0;  1 drivers
v0x6000028f46c0_0 .net "vpu_sram_wdata", 255 0, L_0x6000031a5810;  1 drivers
v0x6000028f4750_0 .net "vpu_sram_we", 0 0, L_0x6000031a5880;  1 drivers
v0x6000028f47e0_0 .var "weight_load_col_d", 1 0;
v0x6000028f4870_0 .var "weight_load_en_d", 0 0;
L_0x600002bb9540 .part v0x600002899290_0, 112, 8;
L_0x600002bb95e0 .part v0x600002899290_0, 96, 16;
L_0x600002bb9680 .part v0x600002899290_0, 80, 16;
L_0x600002bb9720 .part v0x600002899290_0, 64, 16;
L_0x600002bb97c0 .part v0x600002899290_0, 48, 16;
L_0x600002bb9860 .part v0x600002899290_0, 32, 16;
L_0x600002bb9900 .part v0x600002899290_0, 16, 16;
L_0x600002bb7520 .part v0x6000028fd560_0, 0, 32;
L_0x600002bb75c0 .concat [ 16 4 0 0], L_0x600002bb9720, L_0x12809a530;
L_0x600002bb7660 .concat [ 5 15 0 0], v0x6000028faa30_0, L_0x12809a578;
L_0x600002bb7700 .arith/sum 20, L_0x600002bb75c0, L_0x600002bb7660;
L_0x600002bb77a0 .cmp/eq 3, v0x6000028fb330_0, L_0x12809a5c0;
L_0x600002bb7840 .concat [ 16 4 0 0], L_0x600002bb9680, L_0x12809a608;
L_0x600002bb78e0 .concat [ 16 4 0 0], v0x6000028faac0_0, L_0x12809a650;
L_0x600002bb7980 .arith/sum 20, L_0x600002bb7840, L_0x600002bb78e0;
L_0x600002bb7a20 .cmp/eq 3, v0x6000028fb330_0, L_0x12809a698;
L_0x600002bb7ac0 .concat [ 16 4 0 0], L_0x600002bb95e0, L_0x12809a6e0;
L_0x600002bb7b60 .concat [ 16 4 0 0], v0x6000028fafd0_0, L_0x12809a728;
L_0x600002bb7c00 .arith/sum 20, L_0x600002bb7ac0, L_0x600002bb7b60;
L_0x600002bb7d40 .part L_0x600002bb6c60, 0, 128;
L_0x600002bb7de0 .concat [ 128 128 0 0], L_0x600002bb7d40, L_0x12809a770;
L_0x600002bb7ca0 .cmp/eq 3, v0x6000028fb330_0, L_0x12809a7b8;
L_0x600002bb7e80 .cmp/eq 3, v0x6000028fb330_0, L_0x12809a800;
L_0x600002bb2e40 .reduce/nor L_0x6000031a9f10;
L_0x600002bb2ee0 .reduce/nor v0x6000028f5e60_0;
S_0x124e6f560 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x124e9e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x125028600 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x125028640 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x125028680 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1250286c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x125028700 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x125028740 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x125028780 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1250287c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x125028800 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x125028840 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x125028880 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1250288c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x125028900 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x125028940 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x125028980 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1250289c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x125028a00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x125028a40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x125028a80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x125028ac0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x125028b00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000031a5960 .functor BUFZ 1, v0x60000289e250_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a5a40 .functor BUFZ 256, v0x60000289eeb0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000031a5ab0 .functor BUFZ 1, v0x60000289efd0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a5b20 .functor BUFZ 1, v0x60000289ed00_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a5b90 .functor BUFZ 40, v0x60000289d0e0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000031a5c00 .functor BUFZ 8, v0x60000289d200_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000031a5c70 .functor BUFZ 1, v0x60000289d3b0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a5ce0 .functor BUFZ 256, v0x60000289d950_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000031a5d50 .functor BUFZ 1, v0x60000289da70_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a5dc0 .functor BUFZ 1, v0x60000289dc20_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a5e30 .functor BUFZ 40, v0x60000289ccf0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000031a5ea0 .functor BUFZ 8, v0x60000289ce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000031a5f80 .functor BUFZ 1, v0x60000289cfc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a5ff0 .functor BUFZ 1, v0x60000289d7a0_0, C4<0>, C4<0>, C4<0>;
L_0x12809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000289cbd0_0 .net/2u *"_ivl_14", 3 0, L_0x12809a920;  1 drivers
v0x60000289cc60_0 .net "axi_araddr", 39 0, L_0x6000031a5e30;  alias, 1 drivers
v0x60000289ccf0_0 .var "axi_araddr_reg", 39 0;
v0x60000289cd80_0 .net "axi_arlen", 7 0, L_0x6000031a5ea0;  alias, 1 drivers
v0x60000289ce10_0 .var "axi_arlen_reg", 7 0;
v0x60000289cea0_0 .net "axi_arready", 0 0, v0x6000028f4fc0_0;  alias, 1 drivers
v0x60000289cf30_0 .net "axi_arvalid", 0 0, L_0x6000031a5f80;  alias, 1 drivers
v0x60000289cfc0_0 .var "axi_arvalid_reg", 0 0;
v0x60000289d050_0 .net "axi_awaddr", 39 0, L_0x6000031a5b90;  alias, 1 drivers
v0x60000289d0e0_0 .var "axi_awaddr_reg", 39 0;
v0x60000289d170_0 .net "axi_awlen", 7 0, L_0x6000031a5c00;  alias, 1 drivers
v0x60000289d200_0 .var "axi_awlen_reg", 7 0;
v0x60000289d290_0 .net "axi_awready", 0 0, v0x6000028f5200_0;  alias, 1 drivers
v0x60000289d320_0 .net "axi_awvalid", 0 0, L_0x6000031a5c70;  alias, 1 drivers
v0x60000289d3b0_0 .var "axi_awvalid_reg", 0 0;
v0x60000289d440_0 .net "axi_bready", 0 0, L_0x12809a968;  alias, 1 drivers
v0x60000289d4d0_0 .net "axi_bresp", 1 0, v0x6000028f53b0_0;  alias, 1 drivers
v0x60000289d560_0 .net "axi_bvalid", 0 0, v0x6000028f5440_0;  alias, 1 drivers
v0x60000289d5f0_0 .net "axi_rdata", 255 0, v0x6000028f54d0_0;  alias, 1 drivers
v0x60000289d680_0 .net "axi_rlast", 0 0, v0x6000028f5560_0;  alias, 1 drivers
v0x60000289d710_0 .net "axi_rready", 0 0, L_0x6000031a5ff0;  alias, 1 drivers
v0x60000289d7a0_0 .var "axi_rready_reg", 0 0;
v0x60000289d830_0 .net "axi_rvalid", 0 0, v0x6000028f5680_0;  alias, 1 drivers
v0x60000289d8c0_0 .net "axi_wdata", 255 0, L_0x6000031a5ce0;  alias, 1 drivers
v0x60000289d950_0 .var "axi_wdata_reg", 255 0;
v0x60000289d9e0_0 .net "axi_wlast", 0 0, L_0x6000031a5d50;  alias, 1 drivers
v0x60000289da70_0 .var "axi_wlast_reg", 0 0;
v0x60000289db00_0 .net "axi_wready", 0 0, v0x6000028f5830_0;  alias, 1 drivers
v0x60000289db90_0 .net "axi_wvalid", 0 0, L_0x6000031a5dc0;  alias, 1 drivers
v0x60000289dc20_0 .var "axi_wvalid_reg", 0 0;
v0x60000289dcb0_0 .net "cfg_cols", 11 0, L_0x600002bb1d60;  1 drivers
v0x60000289dd40_0 .net "cfg_rows", 11 0, L_0x600002bb1cc0;  1 drivers
v0x60000289ddd0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x60000289de60_0 .net "cmd", 127 0, v0x6000028985a0_0;  alias, 1 drivers
v0x60000289def0_0 .net "cmd_done", 0 0, L_0x6000031a5960;  alias, 1 drivers
v0x60000289df80_0 .net "cmd_ready", 0 0, L_0x600002bb1f40;  alias, 1 drivers
v0x60000289e010_0 .net "cmd_valid", 0 0, L_0x6000031a9ff0;  alias, 1 drivers
v0x60000289e0a0_0 .var "col_count", 11 0;
v0x60000289e130_0 .var "cols_cfg", 11 0;
v0x60000289e1c0_0 .var "data_buf", 255 0;
v0x60000289e250_0 .var "done_reg", 0 0;
v0x60000289e2e0_0 .net "ext_addr", 39 0, L_0x600002bb1b80;  1 drivers
v0x60000289e370_0 .var "ext_base", 39 0;
v0x60000289e400_0 .var "ext_ptr", 39 0;
v0x60000289e490_0 .net "ext_stride", 11 0, L_0x600002bb1e00;  1 drivers
v0x60000289e520_0 .var "ext_stride_cfg", 11 0;
v0x60000289e5b0_0 .net "int_addr", 19 0, L_0x600002bb1c20;  1 drivers
v0x60000289e640_0 .var "int_base", 19 0;
v0x60000289e6d0_0 .var "int_ptr", 19 0;
v0x60000289e760_0 .net "int_stride", 11 0, L_0x600002bb1ea0;  1 drivers
v0x60000289e7f0_0 .var "int_stride_cfg", 11 0;
v0x60000289e880_0 .var "op_type", 7 0;
v0x60000289e910_0 .var "row_count", 11 0;
v0x60000289e9a0_0 .var "rows_cfg", 11 0;
v0x60000289ea30_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x60000289eac0_0 .net "sram_addr", 19 0, v0x60000289eb50_0;  alias, 1 drivers
v0x60000289eb50_0 .var "sram_addr_reg", 19 0;
v0x60000289ebe0_0 .net "sram_rdata", 255 0, L_0x6000031a6140;  alias, 1 drivers
v0x60000289ec70_0 .net "sram_re", 0 0, L_0x6000031a5b20;  alias, 1 drivers
v0x60000289ed00_0 .var "sram_re_reg", 0 0;
v0x60000289ed90_0 .net "sram_ready", 0 0, L_0x600002bb2da0;  alias, 1 drivers
v0x60000289ee20_0 .net "sram_wdata", 255 0, L_0x6000031a5a40;  alias, 1 drivers
v0x60000289eeb0_0 .var "sram_wdata_reg", 255 0;
v0x60000289ef40_0 .net "sram_we", 0 0, L_0x6000031a5ab0;  alias, 1 drivers
v0x60000289efd0_0 .var "sram_we_reg", 0 0;
v0x60000289f060_0 .var "state", 3 0;
v0x60000289f0f0_0 .net "subop", 7 0, L_0x600002bb1ae0;  1 drivers
E_0x600000fe0c40/0 .event negedge, v0x60000289ea30_0;
E_0x600000fe0c40/1 .event posedge, v0x60000289ddd0_0;
E_0x600000fe0c40 .event/or E_0x600000fe0c40/0, E_0x600000fe0c40/1;
L_0x600002bb1ae0 .part v0x6000028985a0_0, 112, 8;
L_0x600002bb1b80 .part v0x6000028985a0_0, 72, 40;
L_0x600002bb1c20 .part v0x6000028985a0_0, 52, 20;
L_0x600002bb1cc0 .part v0x6000028985a0_0, 40, 12;
L_0x600002bb1d60 .part v0x6000028985a0_0, 28, 12;
L_0x600002bb1e00 .part v0x6000028985a0_0, 16, 12;
L_0x600002bb1ea0 .part v0x6000028985a0_0, 4, 12;
L_0x600002bb1f40 .cmp/eq 4, v0x60000289f060_0, L_0x12809a920;
S_0x124e993c0 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x124e9e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x12500fc00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x12500fc40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x12500fc80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x12500fcc0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x12500fd00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x12500fd40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x12500fd80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x12500fdc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x12500fe00 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x12500fe40 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x12500fe80 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x12500fec0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x12500ff00 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x12500ff40 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x12500ff80 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x12500ffc0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x125010000 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x125010040 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x125010080 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1250100c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x125010100 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x125010140 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x125010180 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1250101c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x125010200 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x125010240 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x125010280 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000031aad80 .functor AND 1, L_0x600002bb8b40, L_0x600002bb8c80, C4<1>, C4<1>;
L_0x6000031aaa00 .functor AND 1, L_0x6000031aad80, L_0x600002bb8820, C4<1>, C4<1>;
L_0x6000031aaa70 .functor BUFZ 20, v0x600002898bd0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000031aaae0 .functor BUFZ 1, v0x600002898d80_0, C4<0>, C4<0>, C4<0>;
L_0x6000031aa290 .functor BUFZ 1, v0x6000028994d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031aa0d0 .functor BUFZ 1, v0x60000289a0a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a9ff0 .functor BUFZ 1, v0x6000028987e0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a9ea0 .functor AND 1, L_0x600002bb92c0, L_0x600002bb9360, C4<1>, C4<1>;
L_0x6000031a9f10 .functor AND 1, L_0x6000031a9ea0, L_0x600002bb9400, C4<1>, C4<1>;
L_0x6000031a9dc0 .functor BUFZ 1, v0x600002898900_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a9ce0 .functor BUFZ 1, v0x600002898a20_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a9d50 .functor BUFZ 1, v0x600002899cb0_0, C4<0>, C4<0>, C4<0>;
L_0x128098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289f210_0 .net *"_ivl_11", 23 0, L_0x128098010;  1 drivers
L_0x128098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289f2a0_0 .net/2u *"_ivl_12", 31 0, L_0x128098058;  1 drivers
v0x60000289f330_0 .net *"_ivl_14", 0 0, L_0x600002bb8b40;  1 drivers
v0x60000289f3c0_0 .net *"_ivl_16", 31 0, L_0x600002bb8be0;  1 drivers
L_0x1280980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289f450_0 .net *"_ivl_19", 23 0, L_0x1280980a0;  1 drivers
L_0x1280980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289f4e0_0 .net/2u *"_ivl_20", 31 0, L_0x1280980e8;  1 drivers
v0x60000289f570_0 .net *"_ivl_22", 0 0, L_0x600002bb8c80;  1 drivers
v0x60000289f600_0 .net *"_ivl_25", 0 0, L_0x6000031aad80;  1 drivers
v0x60000289f690_0 .net *"_ivl_26", 31 0, L_0x600002bb8d20;  1 drivers
L_0x128098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289f720_0 .net *"_ivl_29", 23 0, L_0x128098130;  1 drivers
L_0x128098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289f7b0_0 .net/2u *"_ivl_30", 31 0, L_0x128098178;  1 drivers
v0x60000289f840_0 .net *"_ivl_32", 0 0, L_0x600002bb8820;  1 drivers
v0x60000289f8d0_0 .net *"_ivl_36", 31 0, L_0x600002bb8640;  1 drivers
L_0x1280981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289f960_0 .net *"_ivl_39", 23 0, L_0x1280981c0;  1 drivers
L_0x128098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289f9f0_0 .net/2u *"_ivl_40", 31 0, L_0x128098208;  1 drivers
v0x60000289fa80_0 .net *"_ivl_44", 31 0, L_0x600002bb8500;  1 drivers
L_0x128098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289fb10_0 .net *"_ivl_47", 23 0, L_0x128098250;  1 drivers
L_0x128098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289fba0_0 .net/2u *"_ivl_48", 31 0, L_0x128098298;  1 drivers
v0x60000289fc30_0 .net *"_ivl_52", 31 0, L_0x600002bb9180;  1 drivers
L_0x1280982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289fcc0_0 .net *"_ivl_55", 23 0, L_0x1280982e0;  1 drivers
L_0x128098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289fd50_0 .net/2u *"_ivl_56", 31 0, L_0x128098328;  1 drivers
L_0x128098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000289fde0_0 .net/2u *"_ivl_76", 3 0, L_0x128098370;  1 drivers
v0x60000289fe70_0 .net *"_ivl_78", 0 0, L_0x600002bb92c0;  1 drivers
v0x60000289ff00_0 .net *"_ivl_8", 31 0, L_0x600002bb8aa0;  1 drivers
L_0x1280983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000028a57a0_0 .net/2u *"_ivl_80", 3 0, L_0x1280983b8;  1 drivers
v0x6000028a5710_0 .net *"_ivl_82", 0 0, L_0x600002bb9360;  1 drivers
v0x600002898000_0 .net *"_ivl_85", 0 0, L_0x6000031a9ea0;  1 drivers
L_0x128098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002898090_0 .net/2u *"_ivl_86", 3 0, L_0x128098400;  1 drivers
v0x600002898120_0 .net *"_ivl_88", 0 0, L_0x600002bb9400;  1 drivers
v0x6000028981b0_0 .net "all_done", 0 0, L_0x6000031aaa00;  1 drivers
v0x600002898240_0 .net "busy", 0 0, L_0x6000031a9f10;  alias, 1 drivers
v0x6000028982d0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002898360_0 .var "decoded_opcode", 7 0;
v0x6000028983f0_0 .var "decoded_subop", 7 0;
v0x600002898480_0 .net "dma_clear", 0 0, L_0x600002bb9220;  1 drivers
v0x600002898510_0 .net "dma_cmd", 127 0, v0x6000028985a0_0;  alias, 1 drivers
v0x6000028985a0_0 .var "dma_cmd_reg", 127 0;
v0x600002898630_0 .net "dma_done", 0 0, L_0x6000031a5960;  alias, 1 drivers
v0x6000028986c0_0 .net "dma_ready", 0 0, L_0x600002bb1f40;  alias, 1 drivers
v0x600002898750_0 .net "dma_valid", 0 0, L_0x6000031a9ff0;  alias, 1 drivers
v0x6000028987e0_0 .var "dma_valid_reg", 0 0;
v0x600002898870_0 .net "done", 0 0, L_0x6000031a9dc0;  alias, 1 drivers
v0x600002898900_0 .var "done_reg", 0 0;
v0x600002898990_0 .net "error", 0 0, L_0x6000031a9ce0;  alias, 1 drivers
v0x600002898a20_0 .var "error_reg", 0 0;
v0x600002898ab0_0 .net "global_sync_in", 0 0, v0x6000028f5b90_0;  alias, 1 drivers
v0x600002898b40_0 .net "imem_addr", 19 0, L_0x6000031aaa70;  alias, 1 drivers
v0x600002898bd0_0 .var "imem_addr_reg", 19 0;
v0x600002898c60_0 .net "imem_data", 127 0, v0x6000028f9f80_0;  alias, 1 drivers
v0x600002898cf0_0 .net "imem_re", 0 0, L_0x6000031aaae0;  alias, 1 drivers
v0x600002898d80_0 .var "imem_re_reg", 0 0;
v0x600002898e10_0 .net "imem_valid", 0 0, L_0x6000031aaca0;  alias, 1 drivers
v0x600002898ea0_0 .var "instr_reg", 127 0;
v0x600002898f30_0 .net "loop_count", 15 0, L_0x600002bb8960;  1 drivers
v0x600002898fc0 .array "loop_counter", 3 0, 15 0;
v0x600002899050_0 .var "loop_sp", 1 0;
v0x6000028990e0 .array "loop_start_addr", 3 0, 19 0;
v0x600002899170_0 .net "mxu_clear", 0 0, L_0x600002bb85a0;  1 drivers
v0x600002899200_0 .net "mxu_cmd", 127 0, v0x600002899290_0;  alias, 1 drivers
v0x600002899290_0 .var "mxu_cmd_reg", 127 0;
v0x600002899320_0 .net "mxu_done", 0 0, L_0x6000031a55e0;  alias, 1 drivers
v0x6000028993b0_0 .net "mxu_ready", 0 0, L_0x6000031a5570;  alias, 1 drivers
v0x600002899440_0 .net "mxu_valid", 0 0, L_0x6000031aa290;  alias, 1 drivers
v0x6000028994d0_0 .var "mxu_valid_reg", 0 0;
v0x600002899560_0 .net "opcode", 7 0, L_0x600002bb8f00;  1 drivers
v0x6000028995f0_0 .var "pc", 19 0;
v0x600002899680_0 .var "pending_dma", 7 0;
v0x600002899710_0 .var "pending_mxu", 7 0;
v0x6000028997a0_0 .var "pending_vpu", 7 0;
v0x600002899830_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x6000028998c0_0 .net "start", 0 0, v0x6000028f65b0_0;  alias, 1 drivers
v0x600002899950_0 .net "start_pc", 19 0, v0x6000028f6640_0;  alias, 1 drivers
v0x6000028999e0_0 .var "state", 3 0;
v0x600002899a70_0 .net "subop", 7 0, L_0x600002bb9040;  1 drivers
v0x600002899b00_0 .net "sync_grant", 0 0, v0x6000028f62e0_0;  alias, 1 drivers
v0x600002899b90_0 .net "sync_mask", 7 0, L_0x600002bb8a00;  1 drivers
v0x600002899c20_0 .net "sync_request", 0 0, L_0x6000031a9d50;  alias, 1 drivers
v0x600002899cb0_0 .var "sync_request_reg", 0 0;
v0x600002899d40_0 .net "vpu_clear", 0 0, L_0x600002bb90e0;  1 drivers
v0x600002899dd0_0 .net "vpu_cmd", 127 0, v0x600002899e60_0;  alias, 1 drivers
v0x600002899e60_0 .var "vpu_cmd_reg", 127 0;
v0x600002899ef0_0 .net "vpu_done", 0 0, L_0x6000031a5730;  alias, 1 drivers
v0x600002899f80_0 .net "vpu_ready", 0 0, L_0x600002bb1a40;  alias, 1 drivers
v0x60000289a010_0 .net "vpu_valid", 0 0, L_0x6000031aa0d0;  alias, 1 drivers
v0x60000289a0a0_0 .var "vpu_valid_reg", 0 0;
L_0x600002bb8f00 .part v0x6000028f9f80_0, 120, 8;
L_0x600002bb9040 .part v0x6000028f9f80_0, 112, 8;
L_0x600002bb8960 .part v0x6000028f9f80_0, 32, 16;
L_0x600002bb8a00 .part v0x6000028f9f80_0, 104, 8;
L_0x600002bb8aa0 .concat [ 8 24 0 0], v0x600002899710_0, L_0x128098010;
L_0x600002bb8b40 .cmp/eq 32, L_0x600002bb8aa0, L_0x128098058;
L_0x600002bb8be0 .concat [ 8 24 0 0], v0x6000028997a0_0, L_0x1280980a0;
L_0x600002bb8c80 .cmp/eq 32, L_0x600002bb8be0, L_0x1280980e8;
L_0x600002bb8d20 .concat [ 8 24 0 0], v0x600002899680_0, L_0x128098130;
L_0x600002bb8820 .cmp/eq 32, L_0x600002bb8d20, L_0x128098178;
L_0x600002bb8640 .concat [ 8 24 0 0], v0x600002899710_0, L_0x1280981c0;
L_0x600002bb85a0 .cmp/eq 32, L_0x600002bb8640, L_0x128098208;
L_0x600002bb8500 .concat [ 8 24 0 0], v0x6000028997a0_0, L_0x128098250;
L_0x600002bb90e0 .cmp/eq 32, L_0x600002bb8500, L_0x128098298;
L_0x600002bb9180 .concat [ 8 24 0 0], v0x600002899680_0, L_0x1280982e0;
L_0x600002bb9220 .cmp/eq 32, L_0x600002bb9180, L_0x128098328;
L_0x600002bb92c0 .cmp/ne 4, v0x6000028999e0_0, L_0x128098370;
L_0x600002bb9360 .cmp/ne 4, v0x6000028999e0_0, L_0x1280983b8;
L_0x600002bb9400 .cmp/ne 4, v0x6000028999e0_0, L_0x128098400;
S_0x124e6f120 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x124e993c0;
 .timescale 0 0;
v0x60000289f180_0 .var/i "i", 31 0;
S_0x124e6ece0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x124e9e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x124e94b70 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x124e94bb0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x124e94bf0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x124e94c30 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x124e94c70 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x124e94cb0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x124e94cf0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x124e94d30 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000031a5110 .functor OR 1, L_0x600002bb6d00, L_0x600002bb6da0, C4<0>, C4<0>;
L_0x6000031a5180 .functor AND 1, L_0x600002bb6e40, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031a51f0 .functor AND 1, L_0x6000031a5180, L_0x600002bb6ee0, C4<1>, C4<1>;
L_0x6000031a5260 .functor OR 1, L_0x6000031a5110, L_0x6000031a51f0, C4<0>, C4<0>;
L_0x6000031a52d0 .functor BUFZ 1, L_0x6000031a5260, C4<0>, C4<0>, C4<0>;
L_0x6000031a5340 .functor AND 1, L_0x600002bb6f80, L_0x600002bb7020, C4<1>, C4<1>;
L_0x6000031a53b0 .functor AND 1, L_0x600002bb7200, L_0x600002bb72a0, C4<1>, C4<1>;
L_0x6000031a5420 .functor AND 1, L_0x6000031a53b0, L_0x600002bb7480, C4<1>, C4<1>;
v0x600002880990_0 .net *"_ivl_101", 0 0, L_0x600002bb7480;  1 drivers
L_0x12809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002880a20_0 .net/2u *"_ivl_37", 2 0, L_0x12809a188;  1 drivers
v0x600002880ab0_0 .net *"_ivl_39", 0 0, L_0x600002bb6d00;  1 drivers
L_0x12809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002880b40_0 .net/2u *"_ivl_41", 2 0, L_0x12809a1d0;  1 drivers
v0x600002880bd0_0 .net *"_ivl_43", 0 0, L_0x600002bb6da0;  1 drivers
v0x600002880c60_0 .net *"_ivl_46", 0 0, L_0x6000031a5110;  1 drivers
L_0x12809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002880cf0_0 .net/2u *"_ivl_47", 2 0, L_0x12809a218;  1 drivers
v0x600002880d80_0 .net *"_ivl_49", 0 0, L_0x600002bb6e40;  1 drivers
v0x600002880e10_0 .net *"_ivl_52", 0 0, L_0x6000031a5180;  1 drivers
v0x600002880ea0_0 .net *"_ivl_54", 0 0, L_0x600002bb6ee0;  1 drivers
v0x600002880f30_0 .net *"_ivl_56", 0 0, L_0x6000031a51f0;  1 drivers
L_0x12809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002880fc0_0 .net/2u *"_ivl_61", 2 0, L_0x12809a260;  1 drivers
v0x600002881050_0 .net *"_ivl_63", 0 0, L_0x600002bb6f80;  1 drivers
L_0x12809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000028810e0_0 .net/2u *"_ivl_65", 2 0, L_0x12809a2a8;  1 drivers
v0x600002881170_0 .net *"_ivl_67", 0 0, L_0x600002bb7020;  1 drivers
L_0x12809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002881200_0 .net/2u *"_ivl_71", 2 0, L_0x12809a2f0;  1 drivers
L_0x12809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002881290_0 .net/2u *"_ivl_75", 2 0, L_0x12809a338;  1 drivers
L_0x12809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002881320_0 .net/2u *"_ivl_81", 2 0, L_0x12809a3c8;  1 drivers
v0x6000028813b0_0 .net *"_ivl_83", 0 0, L_0x600002bb7200;  1 drivers
v0x600002881440_0 .net *"_ivl_85", 0 0, L_0x600002bb72a0;  1 drivers
v0x6000028814d0_0 .net *"_ivl_88", 0 0, L_0x6000031a53b0;  1 drivers
v0x600002881560_0 .net *"_ivl_89", 31 0, L_0x600002bb7340;  1 drivers
L_0x12809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028815f0_0 .net *"_ivl_92", 15 0, L_0x12809a410;  1 drivers
L_0x12809b190 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002881680_0 .net *"_ivl_93", 31 0, L_0x12809b190;  1 drivers
L_0x12809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002881710_0 .net/2u *"_ivl_97", 31 0, L_0x12809a458;  1 drivers
v0x6000028817a0_0 .net *"_ivl_99", 31 0, L_0x600002bb73e0;  1 drivers
v0x600002881830_0 .net "act_data", 31 0, v0x6000028f8cf0_0;  1 drivers
v0x6000028818c0 .array "act_h", 19 0;
v0x6000028818c0_0 .net v0x6000028818c0 0, 7 0, L_0x6000031a9b90; 1 drivers
v0x6000028818c0_1 .net v0x6000028818c0 1, 7 0, v0x60000289b210_0; 1 drivers
v0x6000028818c0_2 .net v0x6000028818c0 2, 7 0, v0x6000028947e0_0; 1 drivers
v0x6000028818c0_3 .net v0x6000028818c0 3, 7 0, v0x600002895d40_0; 1 drivers
v0x6000028818c0_4 .net v0x6000028818c0 4, 7 0, v0x6000028972a0_0; 1 drivers
v0x6000028818c0_5 .net v0x6000028818c0 5, 7 0, L_0x6000031a9a40; 1 drivers
v0x6000028818c0_6 .net v0x6000028818c0 6, 7 0, v0x600002890870_0; 1 drivers
v0x6000028818c0_7 .net v0x6000028818c0 7, 7 0, v0x600002891dd0_0; 1 drivers
v0x6000028818c0_8 .net v0x6000028818c0 8, 7 0, v0x600002893330_0; 1 drivers
v0x6000028818c0_9 .net v0x6000028818c0 9, 7 0, v0x60000288c900_0; 1 drivers
v0x6000028818c0_10 .net v0x6000028818c0 10, 7 0, L_0x6000031a9ab0; 1 drivers
v0x6000028818c0_11 .net v0x6000028818c0 11, 7 0, v0x60000288de60_0; 1 drivers
v0x6000028818c0_12 .net v0x6000028818c0 12, 7 0, v0x60000288f3c0_0; 1 drivers
v0x6000028818c0_13 .net v0x6000028818c0 13, 7 0, v0x600002888990_0; 1 drivers
v0x6000028818c0_14 .net v0x6000028818c0 14, 7 0, v0x600002889ef0_0; 1 drivers
v0x6000028818c0_15 .net v0x6000028818c0 15, 7 0, L_0x6000031a9960; 1 drivers
v0x6000028818c0_16 .net v0x6000028818c0 16, 7 0, v0x60000288b450_0; 1 drivers
v0x6000028818c0_17 .net v0x6000028818c0 17, 7 0, v0x600002884a20_0; 1 drivers
v0x6000028818c0_18 .net v0x6000028818c0 18, 7 0, v0x600002885f80_0; 1 drivers
v0x6000028818c0_19 .net v0x6000028818c0 19, 7 0, v0x6000028874e0_0; 1 drivers
v0x600002881950_0 .net "act_ready", 0 0, L_0x600002bb7160;  1 drivers
v0x6000028819e0_0 .net "act_valid", 0 0, v0x6000028f8e10_0;  1 drivers
v0x600002881a70_0 .net "busy", 0 0, L_0x6000031a5340;  alias, 1 drivers
v0x600002881b00_0 .net "cfg_k_tiles", 15 0, L_0x600002bb9900;  alias, 1 drivers
L_0x12809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002881b90_0 .net "clear_acc", 0 0, L_0x12809a4a0;  1 drivers
v0x600002881c20_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002881cb0_0 .var "cycle_count", 15 0;
v0x600002881d40_0 .var "cycle_count_next", 15 0;
v0x60000289a130_5 .array/port v0x60000289a130, 5;
v0x600002881dd0 .array "deskew_output", 3 0;
v0x600002881dd0_0 .net v0x600002881dd0 0, 31 0, v0x60000289a130_5; 1 drivers
v0x60000289a250_3 .array/port v0x60000289a250, 3;
v0x600002881dd0_1 .net v0x600002881dd0 1, 31 0, v0x60000289a250_3; 1 drivers
v0x60000289a370_1 .array/port v0x60000289a370, 1;
v0x600002881dd0_2 .net v0x600002881dd0 2, 31 0, v0x60000289a370_1; 1 drivers
v0x600002881dd0_3 .net v0x600002881dd0 3, 31 0, L_0x6000031a4ee0; 1 drivers
v0x600002881e60_0 .net "done", 0 0, L_0x600002bb70c0;  alias, 1 drivers
L_0x12809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002881ef0_0 .net "drain_delay", 15 0, L_0x12809a380;  1 drivers
v0x600002881f80_0 .net "pe_enable", 0 0, L_0x6000031a5260;  1 drivers
v0x600002882010 .array "psum_bottom", 3 0;
v0x600002882010_0 .net v0x600002882010 0, 31 0, L_0x6000031a4bd0; 1 drivers
v0x600002882010_1 .net v0x600002882010 1, 31 0, L_0x6000031a4cb0; 1 drivers
v0x600002882010_2 .net v0x600002882010 2, 31 0, L_0x6000031a4d90; 1 drivers
v0x600002882010_3 .net v0x600002882010 3, 31 0, L_0x6000031a4e70; 1 drivers
L_0x128098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028820a0 .array "psum_v", 19 0;
v0x6000028820a0_0 .net v0x6000028820a0 0, 31 0, L_0x128098568; 1 drivers
L_0x1280985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028820a0_1 .net v0x6000028820a0 1, 31 0, L_0x1280985b0; 1 drivers
L_0x1280985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028820a0_2 .net v0x6000028820a0 2, 31 0, L_0x1280985f8; 1 drivers
L_0x128098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028820a0_3 .net v0x6000028820a0 3, 31 0, L_0x128098640; 1 drivers
v0x6000028820a0_4 .net v0x6000028820a0 4, 31 0, v0x60000289b720_0; 1 drivers
v0x6000028820a0_5 .net v0x6000028820a0 5, 31 0, v0x600002894cf0_0; 1 drivers
v0x6000028820a0_6 .net v0x6000028820a0 6, 31 0, v0x600002896250_0; 1 drivers
v0x6000028820a0_7 .net v0x6000028820a0 7, 31 0, v0x6000028977b0_0; 1 drivers
v0x6000028820a0_8 .net v0x6000028820a0 8, 31 0, v0x600002890d80_0; 1 drivers
v0x6000028820a0_9 .net v0x6000028820a0 9, 31 0, v0x6000028922e0_0; 1 drivers
v0x6000028820a0_10 .net v0x6000028820a0 10, 31 0, v0x600002893840_0; 1 drivers
v0x6000028820a0_11 .net v0x6000028820a0 11, 31 0, v0x60000288ce10_0; 1 drivers
v0x6000028820a0_12 .net v0x6000028820a0 12, 31 0, v0x60000288e370_0; 1 drivers
v0x6000028820a0_13 .net v0x6000028820a0 13, 31 0, v0x60000288f8d0_0; 1 drivers
v0x6000028820a0_14 .net v0x6000028820a0 14, 31 0, v0x600002888ea0_0; 1 drivers
v0x6000028820a0_15 .net v0x6000028820a0 15, 31 0, v0x60000288a400_0; 1 drivers
v0x6000028820a0_16 .net v0x6000028820a0 16, 31 0, v0x60000288b960_0; 1 drivers
v0x6000028820a0_17 .net v0x6000028820a0 17, 31 0, v0x600002884f30_0; 1 drivers
v0x6000028820a0_18 .net v0x6000028820a0 18, 31 0, v0x600002886490_0; 1 drivers
v0x6000028820a0_19 .net v0x6000028820a0 19, 31 0, v0x6000028879f0_0; 1 drivers
v0x600002882130_0 .net "result_data", 127 0, L_0x600002bb6c60;  alias, 1 drivers
L_0x12809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000028821c0_0 .net "result_ready", 0 0, L_0x12809a4e8;  1 drivers
v0x600002882250_0 .net "result_valid", 0 0, L_0x6000031a5420;  alias, 1 drivers
v0x6000028822e0_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x600002882370_0 .net "skew_enable", 0 0, L_0x6000031a52d0;  1 drivers
v0x600002882400 .array "skew_input", 3 0;
v0x600002882400_0 .net v0x600002882400 0, 7 0, L_0x600002bb9a40; 1 drivers
v0x600002882400_1 .net v0x600002882400 1, 7 0, L_0x600002bb9b80; 1 drivers
v0x600002882400_2 .net v0x600002882400 2, 7 0, L_0x600002bb9cc0; 1 drivers
v0x600002882400_3 .net v0x600002882400 3, 7 0, L_0x600002bb9e00; 1 drivers
v0x600002882490 .array "skew_output", 3 0;
v0x600002882490_0 .net v0x600002882490 0, 7 0, v0x60000289a490_0; 1 drivers
v0x600002882490_1 .net v0x600002882490 1, 7 0, v0x60000289a760_0; 1 drivers
v0x600002882490_2 .net v0x600002882490 2, 7 0, v0x60000289aa30_0; 1 drivers
v0x600002882490_3 .net v0x600002882490 3, 7 0, v0x60000289ad00_0; 1 drivers
v0x600002882520_0 .net "start", 0 0, v0x6000028fb2a0_0;  1 drivers
v0x6000028825b0_0 .var "state", 2 0;
v0x600002882640_0 .var "state_next", 2 0;
v0x6000028826d0_0 .net "weight_load_col", 1 0, v0x6000028f47e0_0;  1 drivers
v0x600002882760_0 .net "weight_load_data", 31 0, L_0x600002bb7520;  1 drivers
v0x6000028827f0_0 .net "weight_load_en", 0 0, v0x6000028f4870_0;  1 drivers
E_0x600000fe1540/0 .event anyedge, v0x6000028825b0_0, v0x600002881cb0_0, v0x600002882520_0, v0x6000028827f0_0;
E_0x600000fe1540/1 .event anyedge, v0x600002881b00_0, v0x600002881ef0_0;
E_0x600000fe1540 .event/or E_0x600000fe1540/0, E_0x600000fe1540/1;
L_0x600002bb99a0 .part v0x6000028f8cf0_0, 0, 8;
L_0x128098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002bb9a40 .functor MUXZ 8, L_0x128098448, L_0x600002bb99a0, v0x6000028f8e10_0, C4<>;
L_0x600002bb9ae0 .part v0x6000028f8cf0_0, 8, 8;
L_0x128098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002bb9b80 .functor MUXZ 8, L_0x128098490, L_0x600002bb9ae0, v0x6000028f8e10_0, C4<>;
L_0x600002bb9c20 .part v0x6000028f8cf0_0, 16, 8;
L_0x1280984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002bb9cc0 .functor MUXZ 8, L_0x1280984d8, L_0x600002bb9c20, v0x6000028f8e10_0, C4<>;
L_0x600002bb9d60 .part v0x6000028f8cf0_0, 24, 8;
L_0x128098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002bb9e00 .functor MUXZ 8, L_0x128098520, L_0x600002bb9d60, v0x6000028f8e10_0, C4<>;
L_0x600002bb9fe0 .part L_0x600002bb7520, 0, 8;
L_0x600002bba800 .part L_0x600002bb7520, 0, 8;
L_0x600002bbb020 .part L_0x600002bb7520, 0, 8;
L_0x600002bbb840 .part L_0x600002bb7520, 0, 8;
L_0x600002bbfa20 .part L_0x600002bb7520, 8, 8;
L_0x600002bbf3e0 .part L_0x600002bb7520, 8, 8;
L_0x600002bbec60 .part L_0x600002bb7520, 8, 8;
L_0x600002bbdd60 .part L_0x600002bb7520, 8, 8;
L_0x600002bbd680 .part L_0x600002bb7520, 16, 8;
L_0x600002bbcd20 .part L_0x600002bb7520, 16, 8;
L_0x600002bbe300 .part L_0x600002bb7520, 16, 8;
L_0x600002bb4500 .part L_0x600002bb7520, 16, 8;
L_0x600002bb4d20 .part L_0x600002bb7520, 24, 8;
L_0x600002bb5540 .part L_0x600002bb7520, 24, 8;
L_0x600002bb5d60 .part L_0x600002bb7520, 24, 8;
L_0x600002bb6580 .part L_0x600002bb7520, 24, 8;
L_0x600002bb6c60 .concat8 [ 32 32 32 32], L_0x6000031a4f50, L_0x6000031a4fc0, L_0x6000031a5030, L_0x6000031a50a0;
L_0x600002bb6d00 .cmp/eq 3, v0x6000028825b0_0, L_0x12809a188;
L_0x600002bb6da0 .cmp/eq 3, v0x6000028825b0_0, L_0x12809a1d0;
L_0x600002bb6e40 .cmp/eq 3, v0x6000028825b0_0, L_0x12809a218;
L_0x600002bb6ee0 .reduce/nor v0x6000028f4870_0;
L_0x600002bb6f80 .cmp/ne 3, v0x6000028825b0_0, L_0x12809a260;
L_0x600002bb7020 .cmp/ne 3, v0x6000028825b0_0, L_0x12809a2a8;
L_0x600002bb70c0 .cmp/eq 3, v0x6000028825b0_0, L_0x12809a2f0;
L_0x600002bb7160 .cmp/eq 3, v0x6000028825b0_0, L_0x12809a338;
L_0x600002bb7200 .cmp/eq 3, v0x6000028825b0_0, L_0x12809a3c8;
L_0x600002bb72a0 .cmp/ge 16, v0x600002881cb0_0, L_0x12809a380;
L_0x600002bb7340 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x12809a410;
L_0x600002bb73e0 .arith/sum 32, L_0x12809b190, L_0x12809a458;
L_0x600002bb7480 .cmp/gt 32, L_0x600002bb73e0, L_0x600002bb7340;
S_0x124e8fed0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x6000034a1b80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000034a1bc0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000031a4bd0 .functor BUFZ 32, v0x60000288b960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124e8d880 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x124e8fed0;
 .timescale 0 0;
v0x60000289a130 .array "delay_stages", 5 0, 31 0;
v0x60000289a1c0_0 .var/i "i", 31 0;
S_0x124e8b230 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x6000034a1b00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000034a1b40 .param/l "col" 1 7 248, +C4<01>;
L_0x6000031a4cb0 .functor BUFZ 32, v0x600002884f30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124e88be0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x124e8b230;
 .timescale 0 0;
v0x60000289a250 .array "delay_stages", 3 0, 31 0;
v0x60000289a2e0_0 .var/i "i", 31 0;
S_0x124e86590 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x6000034a1c00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000034a1c40 .param/l "col" 1 7 248, +C4<010>;
L_0x6000031a4d90 .functor BUFZ 32, v0x600002886490_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124e83f40 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x124e86590;
 .timescale 0 0;
v0x60000289a370 .array "delay_stages", 1 0, 31 0;
v0x60000289a400_0 .var/i "i", 31 0;
S_0x124e818f0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x6000034a1c80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000034a1cc0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000031a4e70 .functor BUFZ 32, v0x6000028879f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124e7f2a0 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x124e818f0;
 .timescale 0 0;
L_0x6000031a4ee0 .functor BUFZ 32, L_0x6000031a4e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x124e7cc50 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe17c0 .param/l "row" 1 7 142, +C4<00>;
v0x60000289a520_0 .net *"_ivl_1", 7 0, L_0x600002bb99a0;  1 drivers
v0x60000289a5b0_0 .net/2u *"_ivl_2", 7 0, L_0x128098448;  1 drivers
S_0x124e7a600 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x124e7cc50;
 .timescale 0 0;
v0x60000289a490_0 .var "out_reg", 7 0;
S_0x124e77fb0 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe1840 .param/l "row" 1 7 142, +C4<01>;
v0x60000289a7f0_0 .net *"_ivl_1", 7 0, L_0x600002bb9ae0;  1 drivers
v0x60000289a880_0 .net/2u *"_ivl_2", 7 0, L_0x128098490;  1 drivers
S_0x124e75960 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x124e77fb0;
 .timescale 0 0;
v0x60000289a640 .array "delay_stages", 0 0, 7 0;
v0x60000289a6d0_0 .var/i "i", 31 0;
v0x60000289a760_0 .var "out_reg", 7 0;
S_0x124e73310 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe18c0 .param/l "row" 1 7 142, +C4<010>;
v0x60000289aac0_0 .net *"_ivl_1", 7 0, L_0x600002bb9c20;  1 drivers
v0x60000289ab50_0 .net/2u *"_ivl_2", 7 0, L_0x1280984d8;  1 drivers
S_0x124e70cc0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x124e73310;
 .timescale 0 0;
v0x60000289a910 .array "delay_stages", 1 0, 7 0;
v0x60000289a9a0_0 .var/i "i", 31 0;
v0x60000289aa30_0 .var "out_reg", 7 0;
S_0x124e20760 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe1940 .param/l "row" 1 7 142, +C4<011>;
v0x60000289ad90_0 .net *"_ivl_1", 7 0, L_0x600002bb9d60;  1 drivers
v0x60000289ae20_0 .net/2u *"_ivl_2", 7 0, L_0x128098520;  1 drivers
S_0x124e208d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x124e20760;
 .timescale 0 0;
v0x60000289abe0 .array "delay_stages", 2 0, 7 0;
v0x60000289ac70_0 .var/i "i", 31 0;
v0x60000289ad00_0 .var "out_reg", 7 0;
S_0x124e0baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe1780 .param/l "row" 1 7 213, +C4<00>;
S_0x124e0bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124e0baa0;
 .timescale 0 0;
P_0x600000fe1a00 .param/l "col" 1 7 214, +C4<00>;
L_0x6000031a99d0 .functor AND 1, v0x6000028f4870_0, L_0x600002bb9f40, C4<1>, C4<1>;
L_0x6000031a9880 .functor AND 1, L_0x600002bba120, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031a98f0 .functor OR 1, L_0x600002bba080, L_0x6000031a9880, C4<0>, C4<0>;
L_0x6000031a97a0 .functor AND 1, L_0x12809a4a0, L_0x6000031a98f0, C4<1>, C4<1>;
L_0x6000031a9810 .functor AND 1, L_0x6000031a97a0, L_0x600002bba260, C4<1>, C4<1>;
v0x60000289b9f0_0 .net *"_ivl_0", 2 0, L_0x600002bb9ea0;  1 drivers
L_0x128098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000289ba80_0 .net/2u *"_ivl_11", 2 0, L_0x128098718;  1 drivers
v0x60000289bb10_0 .net *"_ivl_13", 0 0, L_0x600002bba080;  1 drivers
L_0x128098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000289bba0_0 .net/2u *"_ivl_15", 2 0, L_0x128098760;  1 drivers
v0x60000289bc30_0 .net *"_ivl_17", 0 0, L_0x600002bba120;  1 drivers
v0x60000289bcc0_0 .net *"_ivl_20", 0 0, L_0x6000031a9880;  1 drivers
v0x60000289bd50_0 .net *"_ivl_22", 0 0, L_0x6000031a98f0;  1 drivers
v0x60000289bde0_0 .net *"_ivl_24", 0 0, L_0x6000031a97a0;  1 drivers
v0x60000289be70_0 .net *"_ivl_25", 31 0, L_0x600002bba1c0;  1 drivers
L_0x1280987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000289bf00_0 .net *"_ivl_28", 15 0, L_0x1280987a8;  1 drivers
L_0x1280987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002894000_0 .net/2u *"_ivl_29", 31 0, L_0x1280987f0;  1 drivers
L_0x128098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002894090_0 .net *"_ivl_3", 0 0, L_0x128098688;  1 drivers
v0x600002894120_0 .net *"_ivl_31", 0 0, L_0x600002bba260;  1 drivers
L_0x1280986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000028941b0_0 .net/2u *"_ivl_4", 2 0, L_0x1280986d0;  1 drivers
v0x600002894240_0 .net *"_ivl_6", 0 0, L_0x600002bb9f40;  1 drivers
v0x6000028942d0_0 .net "do_clear", 0 0, L_0x6000031a9810;  1 drivers
v0x600002894360_0 .net "load_weight", 0 0, L_0x6000031a99d0;  1 drivers
v0x6000028943f0_0 .net "weight_in", 7 0, L_0x600002bb9fe0;  1 drivers
L_0x600002bb9ea0 .concat [ 2 1 0 0], v0x6000028f47e0_0, L_0x128098688;
L_0x600002bb9f40 .cmp/eq 3, L_0x600002bb9ea0, L_0x1280986d0;
L_0x600002bba080 .cmp/eq 3, v0x6000028825b0_0, L_0x128098718;
L_0x600002bba120 .cmp/eq 3, v0x6000028825b0_0, L_0x128098760;
L_0x600002bba1c0 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x1280987a8;
L_0x600002bba260 .cmp/eq 32, L_0x600002bba1c0, L_0x1280987f0;
S_0x124e19c40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e0bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a1e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a1ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000289aeb0_0 .net *"_ivl_11", 0 0, L_0x600002bba4e0;  1 drivers
v0x60000289af40_0 .net *"_ivl_12", 15 0, L_0x600002bba580;  1 drivers
v0x60000289afd0_0 .net/s *"_ivl_4", 15 0, L_0x600002bba300;  1 drivers
v0x60000289b060_0 .net/s *"_ivl_6", 15 0, L_0x600002bba3a0;  1 drivers
v0x60000289b0f0_0 .net/s "a_signed", 7 0, v0x60000289b2a0_0;  1 drivers
v0x60000289b180_0 .net "act_in", 7 0, L_0x6000031a9b90;  alias, 1 drivers
v0x60000289b210_0 .var "act_out", 7 0;
v0x60000289b2a0_0 .var "act_reg", 7 0;
v0x60000289b330_0 .net "clear_acc", 0 0, L_0x6000031a9810;  alias, 1 drivers
v0x60000289b3c0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x60000289b450_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x60000289b4e0_0 .net "load_weight", 0 0, L_0x6000031a99d0;  alias, 1 drivers
v0x60000289b570_0 .net/s "product", 15 0, L_0x600002bba440;  1 drivers
v0x60000289b600_0 .net/s "product_ext", 31 0, L_0x600002bba620;  1 drivers
v0x60000289b690_0 .net "psum_in", 31 0, L_0x128098568;  alias, 1 drivers
v0x60000289b720_0 .var "psum_out", 31 0;
v0x60000289b7b0_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x60000289b840_0 .net/s "w_signed", 7 0, v0x60000289b960_0;  1 drivers
v0x60000289b8d0_0 .net "weight_in", 7 0, L_0x600002bb9fe0;  alias, 1 drivers
v0x60000289b960_0 .var "weight_reg", 7 0;
L_0x600002bba300 .extend/s 16, v0x60000289b2a0_0;
L_0x600002bba3a0 .extend/s 16, v0x60000289b960_0;
L_0x600002bba440 .arith/mult 16, L_0x600002bba300, L_0x600002bba3a0;
L_0x600002bba4e0 .part L_0x600002bba440, 15, 1;
LS_0x600002bba580_0_0 .concat [ 1 1 1 1], L_0x600002bba4e0, L_0x600002bba4e0, L_0x600002bba4e0, L_0x600002bba4e0;
LS_0x600002bba580_0_4 .concat [ 1 1 1 1], L_0x600002bba4e0, L_0x600002bba4e0, L_0x600002bba4e0, L_0x600002bba4e0;
LS_0x600002bba580_0_8 .concat [ 1 1 1 1], L_0x600002bba4e0, L_0x600002bba4e0, L_0x600002bba4e0, L_0x600002bba4e0;
LS_0x600002bba580_0_12 .concat [ 1 1 1 1], L_0x600002bba4e0, L_0x600002bba4e0, L_0x600002bba4e0, L_0x600002bba4e0;
L_0x600002bba580 .concat [ 4 4 4 4], LS_0x600002bba580_0_0, LS_0x600002bba580_0_4, LS_0x600002bba580_0_8, LS_0x600002bba580_0_12;
L_0x600002bba620 .concat [ 16 16 0 0], L_0x600002bba440, L_0x600002bba580;
S_0x124e19db0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124e0baa0;
 .timescale 0 0;
P_0x600000fe1b80 .param/l "col" 1 7 214, +C4<01>;
L_0x6000031a95e0 .functor AND 1, v0x6000028f4870_0, L_0x600002bba760, C4<1>, C4<1>;
L_0x6000031a9650 .functor AND 1, L_0x600002bba940, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031a9500 .functor OR 1, L_0x600002bba8a0, L_0x6000031a9650, C4<0>, C4<0>;
L_0x6000031a9570 .functor AND 1, L_0x12809a4a0, L_0x6000031a9500, C4<1>, C4<1>;
L_0x6000031a9420 .functor AND 1, L_0x6000031a9570, L_0x600002bbaa80, C4<1>, C4<1>;
v0x600002894fc0_0 .net *"_ivl_0", 2 0, L_0x600002bba6c0;  1 drivers
L_0x1280988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002895050_0 .net/2u *"_ivl_11", 2 0, L_0x1280988c8;  1 drivers
v0x6000028950e0_0 .net *"_ivl_13", 0 0, L_0x600002bba8a0;  1 drivers
L_0x128098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002895170_0 .net/2u *"_ivl_15", 2 0, L_0x128098910;  1 drivers
v0x600002895200_0 .net *"_ivl_17", 0 0, L_0x600002bba940;  1 drivers
v0x600002895290_0 .net *"_ivl_20", 0 0, L_0x6000031a9650;  1 drivers
v0x600002895320_0 .net *"_ivl_22", 0 0, L_0x6000031a9500;  1 drivers
v0x6000028953b0_0 .net *"_ivl_24", 0 0, L_0x6000031a9570;  1 drivers
v0x600002895440_0 .net *"_ivl_25", 31 0, L_0x600002bba9e0;  1 drivers
L_0x128098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028954d0_0 .net *"_ivl_28", 15 0, L_0x128098958;  1 drivers
L_0x1280989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002895560_0 .net/2u *"_ivl_29", 31 0, L_0x1280989a0;  1 drivers
L_0x128098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000028955f0_0 .net *"_ivl_3", 0 0, L_0x128098838;  1 drivers
v0x600002895680_0 .net *"_ivl_31", 0 0, L_0x600002bbaa80;  1 drivers
L_0x128098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002895710_0 .net/2u *"_ivl_4", 2 0, L_0x128098880;  1 drivers
v0x6000028957a0_0 .net *"_ivl_6", 0 0, L_0x600002bba760;  1 drivers
v0x600002895830_0 .net "do_clear", 0 0, L_0x6000031a9420;  1 drivers
v0x6000028958c0_0 .net "load_weight", 0 0, L_0x6000031a95e0;  1 drivers
v0x600002895950_0 .net "weight_in", 7 0, L_0x600002bba800;  1 drivers
L_0x600002bba6c0 .concat [ 2 1 0 0], v0x6000028f47e0_0, L_0x128098838;
L_0x600002bba760 .cmp/eq 3, L_0x600002bba6c0, L_0x128098880;
L_0x600002bba8a0 .cmp/eq 3, v0x6000028825b0_0, L_0x1280988c8;
L_0x600002bba940 .cmp/eq 3, v0x6000028825b0_0, L_0x128098910;
L_0x600002bba9e0 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128098958;
L_0x600002bbaa80 .cmp/eq 32, L_0x600002bba9e0, L_0x1280989a0;
S_0x124e1c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e19db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a1f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a1f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002894480_0 .net *"_ivl_11", 0 0, L_0x600002bbad00;  1 drivers
v0x600002894510_0 .net *"_ivl_12", 15 0, L_0x600002bbada0;  1 drivers
v0x6000028945a0_0 .net/s *"_ivl_4", 15 0, L_0x600002bbab20;  1 drivers
v0x600002894630_0 .net/s *"_ivl_6", 15 0, L_0x600002bbabc0;  1 drivers
v0x6000028946c0_0 .net/s "a_signed", 7 0, v0x600002894870_0;  1 drivers
v0x600002894750_0 .net "act_in", 7 0, v0x60000289b210_0;  alias, 1 drivers
v0x6000028947e0_0 .var "act_out", 7 0;
v0x600002894870_0 .var "act_reg", 7 0;
v0x600002894900_0 .net "clear_acc", 0 0, L_0x6000031a9420;  alias, 1 drivers
v0x600002894990_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002894a20_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x600002894ab0_0 .net "load_weight", 0 0, L_0x6000031a95e0;  alias, 1 drivers
v0x600002894b40_0 .net/s "product", 15 0, L_0x600002bbac60;  1 drivers
v0x600002894bd0_0 .net/s "product_ext", 31 0, L_0x600002bbae40;  1 drivers
v0x600002894c60_0 .net "psum_in", 31 0, L_0x1280985b0;  alias, 1 drivers
v0x600002894cf0_0 .var "psum_out", 31 0;
v0x600002894d80_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x600002894e10_0 .net/s "w_signed", 7 0, v0x600002894f30_0;  1 drivers
v0x600002894ea0_0 .net "weight_in", 7 0, L_0x600002bba800;  alias, 1 drivers
v0x600002894f30_0 .var "weight_reg", 7 0;
L_0x600002bbab20 .extend/s 16, v0x600002894870_0;
L_0x600002bbabc0 .extend/s 16, v0x600002894f30_0;
L_0x600002bbac60 .arith/mult 16, L_0x600002bbab20, L_0x600002bbabc0;
L_0x600002bbad00 .part L_0x600002bbac60, 15, 1;
LS_0x600002bbada0_0_0 .concat [ 1 1 1 1], L_0x600002bbad00, L_0x600002bbad00, L_0x600002bbad00, L_0x600002bbad00;
LS_0x600002bbada0_0_4 .concat [ 1 1 1 1], L_0x600002bbad00, L_0x600002bbad00, L_0x600002bbad00, L_0x600002bbad00;
LS_0x600002bbada0_0_8 .concat [ 1 1 1 1], L_0x600002bbad00, L_0x600002bbad00, L_0x600002bbad00, L_0x600002bbad00;
LS_0x600002bbada0_0_12 .concat [ 1 1 1 1], L_0x600002bbad00, L_0x600002bbad00, L_0x600002bbad00, L_0x600002bbad00;
L_0x600002bbada0 .concat [ 4 4 4 4], LS_0x600002bbada0_0_0, LS_0x600002bbada0_0_4, LS_0x600002bbada0_0_8, LS_0x600002bbada0_0_12;
L_0x600002bbae40 .concat [ 16 16 0 0], L_0x600002bbac60, L_0x600002bbada0;
S_0x124e1c210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124e0baa0;
 .timescale 0 0;
P_0x600000fe1c80 .param/l "col" 1 7 214, +C4<010>;
L_0x6000031aa4c0 .functor AND 1, v0x6000028f4870_0, L_0x600002bbaf80, C4<1>, C4<1>;
L_0x6000031aa450 .functor AND 1, L_0x600002bbb160, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031aa3e0 .functor OR 1, L_0x600002bbb0c0, L_0x6000031aa450, C4<0>, C4<0>;
L_0x6000031a8e70 .functor AND 1, L_0x12809a4a0, L_0x6000031aa3e0, C4<1>, C4<1>;
L_0x6000031a88c0 .functor AND 1, L_0x6000031a8e70, L_0x600002bbb2a0, C4<1>, C4<1>;
v0x600002896520_0 .net *"_ivl_0", 3 0, L_0x600002bbaee0;  1 drivers
L_0x128098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000028965b0_0 .net/2u *"_ivl_11", 2 0, L_0x128098a78;  1 drivers
v0x600002896640_0 .net *"_ivl_13", 0 0, L_0x600002bbb0c0;  1 drivers
L_0x128098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000028966d0_0 .net/2u *"_ivl_15", 2 0, L_0x128098ac0;  1 drivers
v0x600002896760_0 .net *"_ivl_17", 0 0, L_0x600002bbb160;  1 drivers
v0x6000028967f0_0 .net *"_ivl_20", 0 0, L_0x6000031aa450;  1 drivers
v0x600002896880_0 .net *"_ivl_22", 0 0, L_0x6000031aa3e0;  1 drivers
v0x600002896910_0 .net *"_ivl_24", 0 0, L_0x6000031a8e70;  1 drivers
v0x6000028969a0_0 .net *"_ivl_25", 31 0, L_0x600002bbb200;  1 drivers
L_0x128098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002896a30_0 .net *"_ivl_28", 15 0, L_0x128098b08;  1 drivers
L_0x128098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002896ac0_0 .net/2u *"_ivl_29", 31 0, L_0x128098b50;  1 drivers
L_0x1280989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002896b50_0 .net *"_ivl_3", 1 0, L_0x1280989e8;  1 drivers
v0x600002896be0_0 .net *"_ivl_31", 0 0, L_0x600002bbb2a0;  1 drivers
L_0x128098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002896c70_0 .net/2u *"_ivl_4", 3 0, L_0x128098a30;  1 drivers
v0x600002896d00_0 .net *"_ivl_6", 0 0, L_0x600002bbaf80;  1 drivers
v0x600002896d90_0 .net "do_clear", 0 0, L_0x6000031a88c0;  1 drivers
v0x600002896e20_0 .net "load_weight", 0 0, L_0x6000031aa4c0;  1 drivers
v0x600002896eb0_0 .net "weight_in", 7 0, L_0x600002bbb020;  1 drivers
L_0x600002bbaee0 .concat [ 2 2 0 0], v0x6000028f47e0_0, L_0x1280989e8;
L_0x600002bbaf80 .cmp/eq 4, L_0x600002bbaee0, L_0x128098a30;
L_0x600002bbb0c0 .cmp/eq 3, v0x6000028825b0_0, L_0x128098a78;
L_0x600002bbb160 .cmp/eq 3, v0x6000028825b0_0, L_0x128098ac0;
L_0x600002bbb200 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128098b08;
L_0x600002bbb2a0 .cmp/eq 32, L_0x600002bbb200, L_0x128098b50;
S_0x124e0ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e1c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a1f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a1fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000028959e0_0 .net *"_ivl_11", 0 0, L_0x600002bbb520;  1 drivers
v0x600002895a70_0 .net *"_ivl_12", 15 0, L_0x600002bbb5c0;  1 drivers
v0x600002895b00_0 .net/s *"_ivl_4", 15 0, L_0x600002bbb340;  1 drivers
v0x600002895b90_0 .net/s *"_ivl_6", 15 0, L_0x600002bbb3e0;  1 drivers
v0x600002895c20_0 .net/s "a_signed", 7 0, v0x600002895dd0_0;  1 drivers
v0x600002895cb0_0 .net "act_in", 7 0, v0x6000028947e0_0;  alias, 1 drivers
v0x600002895d40_0 .var "act_out", 7 0;
v0x600002895dd0_0 .var "act_reg", 7 0;
v0x600002895e60_0 .net "clear_acc", 0 0, L_0x6000031a88c0;  alias, 1 drivers
v0x600002895ef0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002895f80_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x600002896010_0 .net "load_weight", 0 0, L_0x6000031aa4c0;  alias, 1 drivers
v0x6000028960a0_0 .net/s "product", 15 0, L_0x600002bbb480;  1 drivers
v0x600002896130_0 .net/s "product_ext", 31 0, L_0x600002bbb660;  1 drivers
v0x6000028961c0_0 .net "psum_in", 31 0, L_0x1280985f8;  alias, 1 drivers
v0x600002896250_0 .var "psum_out", 31 0;
v0x6000028962e0_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x600002896370_0 .net/s "w_signed", 7 0, v0x600002896490_0;  1 drivers
v0x600002896400_0 .net "weight_in", 7 0, L_0x600002bbb020;  alias, 1 drivers
v0x600002896490_0 .var "weight_reg", 7 0;
L_0x600002bbb340 .extend/s 16, v0x600002895dd0_0;
L_0x600002bbb3e0 .extend/s 16, v0x600002896490_0;
L_0x600002bbb480 .arith/mult 16, L_0x600002bbb340, L_0x600002bbb3e0;
L_0x600002bbb520 .part L_0x600002bbb480, 15, 1;
LS_0x600002bbb5c0_0_0 .concat [ 1 1 1 1], L_0x600002bbb520, L_0x600002bbb520, L_0x600002bbb520, L_0x600002bbb520;
LS_0x600002bbb5c0_0_4 .concat [ 1 1 1 1], L_0x600002bbb520, L_0x600002bbb520, L_0x600002bbb520, L_0x600002bbb520;
LS_0x600002bbb5c0_0_8 .concat [ 1 1 1 1], L_0x600002bbb520, L_0x600002bbb520, L_0x600002bbb520, L_0x600002bbb520;
LS_0x600002bbb5c0_0_12 .concat [ 1 1 1 1], L_0x600002bbb520, L_0x600002bbb520, L_0x600002bbb520, L_0x600002bbb520;
L_0x600002bbb5c0 .concat [ 4 4 4 4], LS_0x600002bbb5c0_0_0, LS_0x600002bbb5c0_0_4, LS_0x600002bbb5c0_0_8, LS_0x600002bbb5c0_0_12;
L_0x600002bbb660 .concat [ 16 16 0 0], L_0x600002bbb480, L_0x600002bbb5c0;
S_0x124e100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124e0baa0;
 .timescale 0 0;
P_0x600000fe1b40 .param/l "col" 1 7 214, +C4<011>;
L_0x6000031a8a10 .functor AND 1, v0x6000028f4870_0, L_0x600002bbb7a0, C4<1>, C4<1>;
L_0x6000031a89a0 .functor AND 1, L_0x600002bbb980, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031a8930 .functor OR 1, L_0x600002bbb8e0, L_0x6000031a89a0, C4<0>, C4<0>;
L_0x6000031a8d90 .functor AND 1, L_0x12809a4a0, L_0x6000031a8930, C4<1>, C4<1>;
L_0x6000031aadf0 .functor AND 1, L_0x6000031a8d90, L_0x600002bbbac0, C4<1>, C4<1>;
v0x600002897a80_0 .net *"_ivl_0", 3 0, L_0x600002bbb700;  1 drivers
L_0x128098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002897b10_0 .net/2u *"_ivl_11", 2 0, L_0x128098c28;  1 drivers
v0x600002897ba0_0 .net *"_ivl_13", 0 0, L_0x600002bbb8e0;  1 drivers
L_0x128098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002897c30_0 .net/2u *"_ivl_15", 2 0, L_0x128098c70;  1 drivers
v0x600002897cc0_0 .net *"_ivl_17", 0 0, L_0x600002bbb980;  1 drivers
v0x600002897d50_0 .net *"_ivl_20", 0 0, L_0x6000031a89a0;  1 drivers
v0x600002897de0_0 .net *"_ivl_22", 0 0, L_0x6000031a8930;  1 drivers
v0x600002897e70_0 .net *"_ivl_24", 0 0, L_0x6000031a8d90;  1 drivers
v0x600002897f00_0 .net *"_ivl_25", 31 0, L_0x600002bbba20;  1 drivers
L_0x128098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002890000_0 .net *"_ivl_28", 15 0, L_0x128098cb8;  1 drivers
L_0x128098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002890090_0 .net/2u *"_ivl_29", 31 0, L_0x128098d00;  1 drivers
L_0x128098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002890120_0 .net *"_ivl_3", 1 0, L_0x128098b98;  1 drivers
v0x6000028901b0_0 .net *"_ivl_31", 0 0, L_0x600002bbbac0;  1 drivers
L_0x128098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002890240_0 .net/2u *"_ivl_4", 3 0, L_0x128098be0;  1 drivers
v0x6000028902d0_0 .net *"_ivl_6", 0 0, L_0x600002bbb7a0;  1 drivers
v0x600002890360_0 .net "do_clear", 0 0, L_0x6000031aadf0;  1 drivers
v0x6000028903f0_0 .net "load_weight", 0 0, L_0x6000031a8a10;  1 drivers
v0x600002890480_0 .net "weight_in", 7 0, L_0x600002bbb840;  1 drivers
L_0x600002bbb700 .concat [ 2 2 0 0], v0x6000028f47e0_0, L_0x128098b98;
L_0x600002bbb7a0 .cmp/eq 4, L_0x600002bbb700, L_0x128098be0;
L_0x600002bbb8e0 .cmp/eq 3, v0x6000028825b0_0, L_0x128098c28;
L_0x600002bbb980 .cmp/eq 3, v0x6000028825b0_0, L_0x128098c70;
L_0x600002bbba20 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128098cb8;
L_0x600002bbbac0 .cmp/eq 32, L_0x600002bbba20, L_0x128098d00;
S_0x124e04b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a2140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002896f40_0 .net *"_ivl_11", 0 0, L_0x600002bbbd40;  1 drivers
v0x600002896fd0_0 .net *"_ivl_12", 15 0, L_0x600002bbbde0;  1 drivers
v0x600002897060_0 .net/s *"_ivl_4", 15 0, L_0x600002bbbb60;  1 drivers
v0x6000028970f0_0 .net/s *"_ivl_6", 15 0, L_0x600002bbbc00;  1 drivers
v0x600002897180_0 .net/s "a_signed", 7 0, v0x600002897330_0;  1 drivers
v0x600002897210_0 .net "act_in", 7 0, v0x600002895d40_0;  alias, 1 drivers
v0x6000028972a0_0 .var "act_out", 7 0;
v0x600002897330_0 .var "act_reg", 7 0;
v0x6000028973c0_0 .net "clear_acc", 0 0, L_0x6000031aadf0;  alias, 1 drivers
v0x600002897450_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x6000028974e0_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x600002897570_0 .net "load_weight", 0 0, L_0x6000031a8a10;  alias, 1 drivers
v0x600002897600_0 .net/s "product", 15 0, L_0x600002bbbca0;  1 drivers
v0x600002897690_0 .net/s "product_ext", 31 0, L_0x600002bbbe80;  1 drivers
v0x600002897720_0 .net "psum_in", 31 0, L_0x128098640;  alias, 1 drivers
v0x6000028977b0_0 .var "psum_out", 31 0;
v0x600002897840_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x6000028978d0_0 .net/s "w_signed", 7 0, v0x6000028979f0_0;  1 drivers
v0x600002897960_0 .net "weight_in", 7 0, L_0x600002bbb840;  alias, 1 drivers
v0x6000028979f0_0 .var "weight_reg", 7 0;
L_0x600002bbbb60 .extend/s 16, v0x600002897330_0;
L_0x600002bbbc00 .extend/s 16, v0x6000028979f0_0;
L_0x600002bbbca0 .arith/mult 16, L_0x600002bbbb60, L_0x600002bbbc00;
L_0x600002bbbd40 .part L_0x600002bbbca0, 15, 1;
LS_0x600002bbbde0_0_0 .concat [ 1 1 1 1], L_0x600002bbbd40, L_0x600002bbbd40, L_0x600002bbbd40, L_0x600002bbbd40;
LS_0x600002bbbde0_0_4 .concat [ 1 1 1 1], L_0x600002bbbd40, L_0x600002bbbd40, L_0x600002bbbd40, L_0x600002bbbd40;
LS_0x600002bbbde0_0_8 .concat [ 1 1 1 1], L_0x600002bbbd40, L_0x600002bbbd40, L_0x600002bbbd40, L_0x600002bbbd40;
LS_0x600002bbbde0_0_12 .concat [ 1 1 1 1], L_0x600002bbbd40, L_0x600002bbbd40, L_0x600002bbbd40, L_0x600002bbbd40;
L_0x600002bbbde0 .concat [ 4 4 4 4], LS_0x600002bbbde0_0_0, LS_0x600002bbbde0_0_4, LS_0x600002bbbde0_0_8, LS_0x600002bbbde0_0_12;
L_0x600002bbbe80 .concat [ 16 16 0 0], L_0x600002bbbca0, L_0x600002bbbde0;
S_0x124e04c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe1e40 .param/l "row" 1 7 213, +C4<01>;
S_0x124e16100 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124e04c80;
 .timescale 0 0;
P_0x600000fe1ec0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000031aaf40 .functor AND 1, v0x6000028f4870_0, L_0x600002bbfb60, C4<1>, C4<1>;
L_0x6000031ab020 .functor AND 1, L_0x600002bbfe80, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031ab090 .functor OR 1, L_0x600002bbf7a0, L_0x6000031ab020, C4<0>, C4<0>;
L_0x6000031ab100 .functor AND 1, L_0x12809a4a0, L_0x6000031ab090, C4<1>, C4<1>;
L_0x6000031ab170 .functor AND 1, L_0x6000031ab100, L_0x600002bbfd40, C4<1>, C4<1>;
v0x600002891050_0 .net *"_ivl_0", 2 0, L_0x600002bbbf20;  1 drivers
L_0x128098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000028910e0_0 .net/2u *"_ivl_11", 2 0, L_0x128098dd8;  1 drivers
v0x600002891170_0 .net *"_ivl_13", 0 0, L_0x600002bbf7a0;  1 drivers
L_0x128098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002891200_0 .net/2u *"_ivl_15", 2 0, L_0x128098e20;  1 drivers
v0x600002891290_0 .net *"_ivl_17", 0 0, L_0x600002bbfe80;  1 drivers
v0x600002891320_0 .net *"_ivl_20", 0 0, L_0x6000031ab020;  1 drivers
v0x6000028913b0_0 .net *"_ivl_22", 0 0, L_0x6000031ab090;  1 drivers
v0x600002891440_0 .net *"_ivl_24", 0 0, L_0x6000031ab100;  1 drivers
v0x6000028914d0_0 .net *"_ivl_25", 31 0, L_0x600002bbf660;  1 drivers
L_0x128098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002891560_0 .net *"_ivl_28", 15 0, L_0x128098e68;  1 drivers
L_0x128098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028915f0_0 .net/2u *"_ivl_29", 31 0, L_0x128098eb0;  1 drivers
L_0x128098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002891680_0 .net *"_ivl_3", 0 0, L_0x128098d48;  1 drivers
v0x600002891710_0 .net *"_ivl_31", 0 0, L_0x600002bbfd40;  1 drivers
L_0x128098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000028917a0_0 .net/2u *"_ivl_4", 2 0, L_0x128098d90;  1 drivers
v0x600002891830_0 .net *"_ivl_6", 0 0, L_0x600002bbfb60;  1 drivers
v0x6000028918c0_0 .net "do_clear", 0 0, L_0x6000031ab170;  1 drivers
v0x600002891950_0 .net "load_weight", 0 0, L_0x6000031aaf40;  1 drivers
v0x6000028919e0_0 .net "weight_in", 7 0, L_0x600002bbfa20;  1 drivers
L_0x600002bbbf20 .concat [ 2 1 0 0], v0x6000028f47e0_0, L_0x128098d48;
L_0x600002bbfb60 .cmp/eq 3, L_0x600002bbbf20, L_0x128098d90;
L_0x600002bbf7a0 .cmp/eq 3, v0x6000028825b0_0, L_0x128098dd8;
L_0x600002bbfe80 .cmp/eq 3, v0x6000028825b0_0, L_0x128098e20;
L_0x600002bbf660 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128098e68;
L_0x600002bbfd40 .cmp/eq 32, L_0x600002bbf660, L_0x128098eb0;
S_0x124e16270 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e16100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a21c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002890510_0 .net *"_ivl_11", 0 0, L_0x600002bbfac0;  1 drivers
v0x6000028905a0_0 .net *"_ivl_12", 15 0, L_0x600002bbf2a0;  1 drivers
v0x600002890630_0 .net/s *"_ivl_4", 15 0, L_0x600002bbf520;  1 drivers
v0x6000028906c0_0 .net/s *"_ivl_6", 15 0, L_0x600002bbfc00;  1 drivers
v0x600002890750_0 .net/s "a_signed", 7 0, v0x600002890900_0;  1 drivers
v0x6000028907e0_0 .net "act_in", 7 0, L_0x6000031a9a40;  alias, 1 drivers
v0x600002890870_0 .var "act_out", 7 0;
v0x600002890900_0 .var "act_reg", 7 0;
v0x600002890990_0 .net "clear_acc", 0 0, L_0x6000031ab170;  alias, 1 drivers
v0x600002890a20_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002890ab0_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x600002890b40_0 .net "load_weight", 0 0, L_0x6000031aaf40;  alias, 1 drivers
v0x600002890bd0_0 .net/s "product", 15 0, L_0x600002bbf200;  1 drivers
v0x600002890c60_0 .net/s "product_ext", 31 0, L_0x600002bbf980;  1 drivers
v0x600002890cf0_0 .net "psum_in", 31 0, v0x60000289b720_0;  alias, 1 drivers
v0x600002890d80_0 .var "psum_out", 31 0;
v0x600002890e10_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x600002890ea0_0 .net/s "w_signed", 7 0, v0x600002890fc0_0;  1 drivers
v0x600002890f30_0 .net "weight_in", 7 0, L_0x600002bbfa20;  alias, 1 drivers
v0x600002890fc0_0 .var "weight_reg", 7 0;
L_0x600002bbf520 .extend/s 16, v0x600002890900_0;
L_0x600002bbfc00 .extend/s 16, v0x600002890fc0_0;
L_0x600002bbf200 .arith/mult 16, L_0x600002bbf520, L_0x600002bbfc00;
L_0x600002bbfac0 .part L_0x600002bbf200, 15, 1;
LS_0x600002bbf2a0_0_0 .concat [ 1 1 1 1], L_0x600002bbfac0, L_0x600002bbfac0, L_0x600002bbfac0, L_0x600002bbfac0;
LS_0x600002bbf2a0_0_4 .concat [ 1 1 1 1], L_0x600002bbfac0, L_0x600002bbfac0, L_0x600002bbfac0, L_0x600002bbfac0;
LS_0x600002bbf2a0_0_8 .concat [ 1 1 1 1], L_0x600002bbfac0, L_0x600002bbfac0, L_0x600002bbfac0, L_0x600002bbfac0;
LS_0x600002bbf2a0_0_12 .concat [ 1 1 1 1], L_0x600002bbfac0, L_0x600002bbfac0, L_0x600002bbfac0, L_0x600002bbfac0;
L_0x600002bbf2a0 .concat [ 4 4 4 4], LS_0x600002bbf2a0_0_0, LS_0x600002bbf2a0_0_4, LS_0x600002bbf2a0_0_8, LS_0x600002bbf2a0_0_12;
L_0x600002bbf980 .concat [ 16 16 0 0], L_0x600002bbf200, L_0x600002bbf2a0;
S_0x124e9b630 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124e04c80;
 .timescale 0 0;
P_0x600000fe1b00 .param/l "col" 1 7 214, +C4<01>;
L_0x6000031ab2c0 .functor AND 1, v0x6000028f4870_0, L_0x600002bbf840, C4<1>, C4<1>;
L_0x6000031ab330 .functor AND 1, L_0x600002bbf480, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031ab3a0 .functor OR 1, L_0x600002bbf700, L_0x6000031ab330, C4<0>, C4<0>;
L_0x6000031ab410 .functor AND 1, L_0x12809a4a0, L_0x6000031ab3a0, C4<1>, C4<1>;
L_0x6000031ab480 .functor AND 1, L_0x6000031ab410, L_0x600002bbf0c0, C4<1>, C4<1>;
v0x6000028925b0_0 .net *"_ivl_0", 2 0, L_0x600002bbf340;  1 drivers
L_0x128098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002892640_0 .net/2u *"_ivl_11", 2 0, L_0x128098f88;  1 drivers
v0x6000028926d0_0 .net *"_ivl_13", 0 0, L_0x600002bbf700;  1 drivers
L_0x128098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002892760_0 .net/2u *"_ivl_15", 2 0, L_0x128098fd0;  1 drivers
v0x6000028927f0_0 .net *"_ivl_17", 0 0, L_0x600002bbf480;  1 drivers
v0x600002892880_0 .net *"_ivl_20", 0 0, L_0x6000031ab330;  1 drivers
v0x600002892910_0 .net *"_ivl_22", 0 0, L_0x6000031ab3a0;  1 drivers
v0x6000028929a0_0 .net *"_ivl_24", 0 0, L_0x6000031ab410;  1 drivers
v0x600002892a30_0 .net *"_ivl_25", 31 0, L_0x600002bbf5c0;  1 drivers
L_0x128099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002892ac0_0 .net *"_ivl_28", 15 0, L_0x128099018;  1 drivers
L_0x128099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002892b50_0 .net/2u *"_ivl_29", 31 0, L_0x128099060;  1 drivers
L_0x128098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002892be0_0 .net *"_ivl_3", 0 0, L_0x128098ef8;  1 drivers
v0x600002892c70_0 .net *"_ivl_31", 0 0, L_0x600002bbf0c0;  1 drivers
L_0x128098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002892d00_0 .net/2u *"_ivl_4", 2 0, L_0x128098f40;  1 drivers
v0x600002892d90_0 .net *"_ivl_6", 0 0, L_0x600002bbf840;  1 drivers
v0x600002892e20_0 .net "do_clear", 0 0, L_0x6000031ab480;  1 drivers
v0x600002892eb0_0 .net "load_weight", 0 0, L_0x6000031ab2c0;  1 drivers
v0x600002892f40_0 .net "weight_in", 7 0, L_0x600002bbf3e0;  1 drivers
L_0x600002bbf340 .concat [ 2 1 0 0], v0x6000028f47e0_0, L_0x128098ef8;
L_0x600002bbf840 .cmp/eq 3, L_0x600002bbf340, L_0x128098f40;
L_0x600002bbf700 .cmp/eq 3, v0x6000028825b0_0, L_0x128098f88;
L_0x600002bbf480 .cmp/eq 3, v0x6000028825b0_0, L_0x128098fd0;
L_0x600002bbf5c0 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128099018;
L_0x600002bbf0c0 .cmp/eq 32, L_0x600002bbf5c0, L_0x128099060;
S_0x124e9b7a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e9b630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a2240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002891a70_0 .net *"_ivl_11", 0 0, L_0x600002bbee40;  1 drivers
v0x600002891b00_0 .net *"_ivl_12", 15 0, L_0x600002bbeee0;  1 drivers
v0x600002891b90_0 .net/s *"_ivl_4", 15 0, L_0x600002bbf160;  1 drivers
v0x600002891c20_0 .net/s *"_ivl_6", 15 0, L_0x600002bbef80;  1 drivers
v0x600002891cb0_0 .net/s "a_signed", 7 0, v0x600002891e60_0;  1 drivers
v0x600002891d40_0 .net "act_in", 7 0, v0x600002890870_0;  alias, 1 drivers
v0x600002891dd0_0 .var "act_out", 7 0;
v0x600002891e60_0 .var "act_reg", 7 0;
v0x600002891ef0_0 .net "clear_acc", 0 0, L_0x6000031ab480;  alias, 1 drivers
v0x600002891f80_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002892010_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x6000028920a0_0 .net "load_weight", 0 0, L_0x6000031ab2c0;  alias, 1 drivers
v0x600002892130_0 .net/s "product", 15 0, L_0x600002bbf020;  1 drivers
v0x6000028921c0_0 .net/s "product_ext", 31 0, L_0x600002bbed00;  1 drivers
v0x600002892250_0 .net "psum_in", 31 0, v0x600002894cf0_0;  alias, 1 drivers
v0x6000028922e0_0 .var "psum_out", 31 0;
v0x600002892370_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x600002892400_0 .net/s "w_signed", 7 0, v0x600002892520_0;  1 drivers
v0x600002892490_0 .net "weight_in", 7 0, L_0x600002bbf3e0;  alias, 1 drivers
v0x600002892520_0 .var "weight_reg", 7 0;
L_0x600002bbf160 .extend/s 16, v0x600002891e60_0;
L_0x600002bbef80 .extend/s 16, v0x600002892520_0;
L_0x600002bbf020 .arith/mult 16, L_0x600002bbf160, L_0x600002bbef80;
L_0x600002bbee40 .part L_0x600002bbf020, 15, 1;
LS_0x600002bbeee0_0_0 .concat [ 1 1 1 1], L_0x600002bbee40, L_0x600002bbee40, L_0x600002bbee40, L_0x600002bbee40;
LS_0x600002bbeee0_0_4 .concat [ 1 1 1 1], L_0x600002bbee40, L_0x600002bbee40, L_0x600002bbee40, L_0x600002bbee40;
LS_0x600002bbeee0_0_8 .concat [ 1 1 1 1], L_0x600002bbee40, L_0x600002bbee40, L_0x600002bbee40, L_0x600002bbee40;
LS_0x600002bbeee0_0_12 .concat [ 1 1 1 1], L_0x600002bbee40, L_0x600002bbee40, L_0x600002bbee40, L_0x600002bbee40;
L_0x600002bbeee0 .concat [ 4 4 4 4], LS_0x600002bbeee0_0_0, LS_0x600002bbeee0_0_4, LS_0x600002bbeee0_0_8, LS_0x600002bbeee0_0_12;
L_0x600002bbed00 .concat [ 16 16 0 0], L_0x600002bbf020, L_0x600002bbeee0;
S_0x124e95c70 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124e04c80;
 .timescale 0 0;
P_0x600000fe2080 .param/l "col" 1 7 214, +C4<010>;
L_0x6000031ab5d0 .functor AND 1, v0x6000028f4870_0, L_0x600002bbebc0, C4<1>, C4<1>;
L_0x6000031aafb0 .functor AND 1, L_0x600002bbeb20, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031ab640 .functor OR 1, L_0x600002bbea80, L_0x6000031aafb0, C4<0>, C4<0>;
L_0x6000031ab6b0 .functor AND 1, L_0x12809a4a0, L_0x6000031ab640, C4<1>, C4<1>;
L_0x6000031ab720 .functor AND 1, L_0x6000031ab6b0, L_0x600002bbe9e0, C4<1>, C4<1>;
v0x600002893b10_0 .net *"_ivl_0", 3 0, L_0x600002bbeda0;  1 drivers
L_0x128099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002893ba0_0 .net/2u *"_ivl_11", 2 0, L_0x128099138;  1 drivers
v0x600002893c30_0 .net *"_ivl_13", 0 0, L_0x600002bbea80;  1 drivers
L_0x128099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002893cc0_0 .net/2u *"_ivl_15", 2 0, L_0x128099180;  1 drivers
v0x600002893d50_0 .net *"_ivl_17", 0 0, L_0x600002bbeb20;  1 drivers
v0x600002893de0_0 .net *"_ivl_20", 0 0, L_0x6000031aafb0;  1 drivers
v0x600002893e70_0 .net *"_ivl_22", 0 0, L_0x6000031ab640;  1 drivers
v0x600002893f00_0 .net *"_ivl_24", 0 0, L_0x6000031ab6b0;  1 drivers
v0x60000288c000_0 .net *"_ivl_25", 31 0, L_0x600002bbe940;  1 drivers
L_0x1280991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000288c090_0 .net *"_ivl_28", 15 0, L_0x1280991c8;  1 drivers
L_0x128099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000288c120_0 .net/2u *"_ivl_29", 31 0, L_0x128099210;  1 drivers
L_0x1280990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000288c1b0_0 .net *"_ivl_3", 1 0, L_0x1280990a8;  1 drivers
v0x60000288c240_0 .net *"_ivl_31", 0 0, L_0x600002bbe9e0;  1 drivers
L_0x1280990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000288c2d0_0 .net/2u *"_ivl_4", 3 0, L_0x1280990f0;  1 drivers
v0x60000288c360_0 .net *"_ivl_6", 0 0, L_0x600002bbebc0;  1 drivers
v0x60000288c3f0_0 .net "do_clear", 0 0, L_0x6000031ab720;  1 drivers
v0x60000288c480_0 .net "load_weight", 0 0, L_0x6000031ab5d0;  1 drivers
v0x60000288c510_0 .net "weight_in", 7 0, L_0x600002bbec60;  1 drivers
L_0x600002bbeda0 .concat [ 2 2 0 0], v0x6000028f47e0_0, L_0x1280990a8;
L_0x600002bbebc0 .cmp/eq 4, L_0x600002bbeda0, L_0x1280990f0;
L_0x600002bbea80 .cmp/eq 3, v0x6000028825b0_0, L_0x128099138;
L_0x600002bbeb20 .cmp/eq 3, v0x6000028825b0_0, L_0x128099180;
L_0x600002bbe940 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x1280991c8;
L_0x600002bbe9e0 .cmp/eq 32, L_0x600002bbe940, L_0x128099210;
S_0x124e95de0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e95c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a2340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002892fd0_0 .net *"_ivl_11", 0 0, L_0x600002bbe1c0;  1 drivers
v0x600002893060_0 .net *"_ivl_12", 15 0, L_0x600002bbdfe0;  1 drivers
v0x6000028930f0_0 .net/s *"_ivl_4", 15 0, L_0x600002bbe620;  1 drivers
v0x600002893180_0 .net/s *"_ivl_6", 15 0, L_0x600002bbe6c0;  1 drivers
v0x600002893210_0 .net/s "a_signed", 7 0, v0x6000028933c0_0;  1 drivers
v0x6000028932a0_0 .net "act_in", 7 0, v0x600002891dd0_0;  alias, 1 drivers
v0x600002893330_0 .var "act_out", 7 0;
v0x6000028933c0_0 .var "act_reg", 7 0;
v0x600002893450_0 .net "clear_acc", 0 0, L_0x6000031ab720;  alias, 1 drivers
v0x6000028934e0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002893570_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x600002893600_0 .net "load_weight", 0 0, L_0x6000031ab5d0;  alias, 1 drivers
v0x600002893690_0 .net/s "product", 15 0, L_0x600002bbe120;  1 drivers
v0x600002893720_0 .net/s "product_ext", 31 0, L_0x600002bbe080;  1 drivers
v0x6000028937b0_0 .net "psum_in", 31 0, v0x600002896250_0;  alias, 1 drivers
v0x600002893840_0 .var "psum_out", 31 0;
v0x6000028938d0_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x600002893960_0 .net/s "w_signed", 7 0, v0x600002893a80_0;  1 drivers
v0x6000028939f0_0 .net "weight_in", 7 0, L_0x600002bbec60;  alias, 1 drivers
v0x600002893a80_0 .var "weight_reg", 7 0;
L_0x600002bbe620 .extend/s 16, v0x6000028933c0_0;
L_0x600002bbe6c0 .extend/s 16, v0x600002893a80_0;
L_0x600002bbe120 .arith/mult 16, L_0x600002bbe620, L_0x600002bbe6c0;
L_0x600002bbe1c0 .part L_0x600002bbe120, 15, 1;
LS_0x600002bbdfe0_0_0 .concat [ 1 1 1 1], L_0x600002bbe1c0, L_0x600002bbe1c0, L_0x600002bbe1c0, L_0x600002bbe1c0;
LS_0x600002bbdfe0_0_4 .concat [ 1 1 1 1], L_0x600002bbe1c0, L_0x600002bbe1c0, L_0x600002bbe1c0, L_0x600002bbe1c0;
LS_0x600002bbdfe0_0_8 .concat [ 1 1 1 1], L_0x600002bbe1c0, L_0x600002bbe1c0, L_0x600002bbe1c0, L_0x600002bbe1c0;
LS_0x600002bbdfe0_0_12 .concat [ 1 1 1 1], L_0x600002bbe1c0, L_0x600002bbe1c0, L_0x600002bbe1c0, L_0x600002bbe1c0;
L_0x600002bbdfe0 .concat [ 4 4 4 4], LS_0x600002bbdfe0_0_0, LS_0x600002bbdfe0_0_4, LS_0x600002bbdfe0_0_8, LS_0x600002bbdfe0_0_12;
L_0x600002bbe080 .concat [ 16 16 0 0], L_0x600002bbe120, L_0x600002bbdfe0;
S_0x124e93620 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124e04c80;
 .timescale 0 0;
P_0x600000fe2180 .param/l "col" 1 7 214, +C4<011>;
L_0x6000031ab870 .functor AND 1, v0x6000028f4870_0, L_0x600002bbdf40, C4<1>, C4<1>;
L_0x6000031ab8e0 .functor AND 1, L_0x600002bbdc20, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031ab950 .functor OR 1, L_0x600002bbde00, L_0x6000031ab8e0, C4<0>, C4<0>;
L_0x6000031ab9c0 .functor AND 1, L_0x12809a4a0, L_0x6000031ab950, C4<1>, C4<1>;
L_0x6000031aba30 .functor AND 1, L_0x6000031ab9c0, L_0x600002bbdae0, C4<1>, C4<1>;
v0x60000288d0e0_0 .net *"_ivl_0", 3 0, L_0x600002bbdea0;  1 drivers
L_0x1280992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000288d170_0 .net/2u *"_ivl_11", 2 0, L_0x1280992e8;  1 drivers
v0x60000288d200_0 .net *"_ivl_13", 0 0, L_0x600002bbde00;  1 drivers
L_0x128099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000288d290_0 .net/2u *"_ivl_15", 2 0, L_0x128099330;  1 drivers
v0x60000288d320_0 .net *"_ivl_17", 0 0, L_0x600002bbdc20;  1 drivers
v0x60000288d3b0_0 .net *"_ivl_20", 0 0, L_0x6000031ab8e0;  1 drivers
v0x60000288d440_0 .net *"_ivl_22", 0 0, L_0x6000031ab950;  1 drivers
v0x60000288d4d0_0 .net *"_ivl_24", 0 0, L_0x6000031ab9c0;  1 drivers
v0x60000288d560_0 .net *"_ivl_25", 31 0, L_0x600002bbdcc0;  1 drivers
L_0x128099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000288d5f0_0 .net *"_ivl_28", 15 0, L_0x128099378;  1 drivers
L_0x1280993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000288d680_0 .net/2u *"_ivl_29", 31 0, L_0x1280993c0;  1 drivers
L_0x128099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000288d710_0 .net *"_ivl_3", 1 0, L_0x128099258;  1 drivers
v0x60000288d7a0_0 .net *"_ivl_31", 0 0, L_0x600002bbdae0;  1 drivers
L_0x1280992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000288d830_0 .net/2u *"_ivl_4", 3 0, L_0x1280992a0;  1 drivers
v0x60000288d8c0_0 .net *"_ivl_6", 0 0, L_0x600002bbdf40;  1 drivers
v0x60000288d950_0 .net "do_clear", 0 0, L_0x6000031aba30;  1 drivers
v0x60000288d9e0_0 .net "load_weight", 0 0, L_0x6000031ab870;  1 drivers
v0x60000288da70_0 .net "weight_in", 7 0, L_0x600002bbdd60;  1 drivers
L_0x600002bbdea0 .concat [ 2 2 0 0], v0x6000028f47e0_0, L_0x128099258;
L_0x600002bbdf40 .cmp/eq 4, L_0x600002bbdea0, L_0x1280992a0;
L_0x600002bbde00 .cmp/eq 3, v0x6000028825b0_0, L_0x1280992e8;
L_0x600002bbdc20 .cmp/eq 3, v0x6000028825b0_0, L_0x128099330;
L_0x600002bbdcc0 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128099378;
L_0x600002bbdae0 .cmp/eq 32, L_0x600002bbdcc0, L_0x1280993c0;
S_0x124e93790 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e93620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a2040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000288c5a0_0 .net *"_ivl_11", 0 0, L_0x600002bbd860;  1 drivers
v0x60000288c630_0 .net *"_ivl_12", 15 0, L_0x600002bbd900;  1 drivers
v0x60000288c6c0_0 .net/s *"_ivl_4", 15 0, L_0x600002bbdb80;  1 drivers
v0x60000288c750_0 .net/s *"_ivl_6", 15 0, L_0x600002bbd9a0;  1 drivers
v0x60000288c7e0_0 .net/s "a_signed", 7 0, v0x60000288c990_0;  1 drivers
v0x60000288c870_0 .net "act_in", 7 0, v0x600002893330_0;  alias, 1 drivers
v0x60000288c900_0 .var "act_out", 7 0;
v0x60000288c990_0 .var "act_reg", 7 0;
v0x60000288ca20_0 .net "clear_acc", 0 0, L_0x6000031aba30;  alias, 1 drivers
v0x60000288cab0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x60000288cb40_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x60000288cbd0_0 .net "load_weight", 0 0, L_0x6000031ab870;  alias, 1 drivers
v0x60000288cc60_0 .net/s "product", 15 0, L_0x600002bbda40;  1 drivers
v0x60000288ccf0_0 .net/s "product_ext", 31 0, L_0x600002bbd720;  1 drivers
v0x60000288cd80_0 .net "psum_in", 31 0, v0x6000028977b0_0;  alias, 1 drivers
v0x60000288ce10_0 .var "psum_out", 31 0;
v0x60000288cea0_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x60000288cf30_0 .net/s "w_signed", 7 0, v0x60000288d050_0;  1 drivers
v0x60000288cfc0_0 .net "weight_in", 7 0, L_0x600002bbdd60;  alias, 1 drivers
v0x60000288d050_0 .var "weight_reg", 7 0;
L_0x600002bbdb80 .extend/s 16, v0x60000288c990_0;
L_0x600002bbd9a0 .extend/s 16, v0x60000288d050_0;
L_0x600002bbda40 .arith/mult 16, L_0x600002bbdb80, L_0x600002bbd9a0;
L_0x600002bbd860 .part L_0x600002bbda40, 15, 1;
LS_0x600002bbd900_0_0 .concat [ 1 1 1 1], L_0x600002bbd860, L_0x600002bbd860, L_0x600002bbd860, L_0x600002bbd860;
LS_0x600002bbd900_0_4 .concat [ 1 1 1 1], L_0x600002bbd860, L_0x600002bbd860, L_0x600002bbd860, L_0x600002bbd860;
LS_0x600002bbd900_0_8 .concat [ 1 1 1 1], L_0x600002bbd860, L_0x600002bbd860, L_0x600002bbd860, L_0x600002bbd860;
LS_0x600002bbd900_0_12 .concat [ 1 1 1 1], L_0x600002bbd860, L_0x600002bbd860, L_0x600002bbd860, L_0x600002bbd860;
L_0x600002bbd900 .concat [ 4 4 4 4], LS_0x600002bbd900_0_0, LS_0x600002bbd900_0_4, LS_0x600002bbd900_0_8, LS_0x600002bbd900_0_12;
L_0x600002bbd720 .concat [ 16 16 0 0], L_0x600002bbda40, L_0x600002bbd900;
S_0x124e90fd0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2280 .param/l "row" 1 7 213, +C4<010>;
S_0x124e91140 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124e90fd0;
 .timescale 0 0;
P_0x600000fe2300 .param/l "col" 1 7 214, +C4<00>;
L_0x6000031abb80 .functor AND 1, v0x6000028f4870_0, L_0x600002bbd5e0, C4<1>, C4<1>;
L_0x6000031abbf0 .functor AND 1, L_0x600002bbd540, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031abc60 .functor OR 1, L_0x600002bbd4a0, L_0x6000031abbf0, C4<0>, C4<0>;
L_0x6000031abcd0 .functor AND 1, L_0x12809a4a0, L_0x6000031abc60, C4<1>, C4<1>;
L_0x6000031abd40 .functor AND 1, L_0x6000031abcd0, L_0x600002bbd400, C4<1>, C4<1>;
v0x60000288e640_0 .net *"_ivl_0", 2 0, L_0x600002bbd7c0;  1 drivers
L_0x128099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000288e6d0_0 .net/2u *"_ivl_11", 2 0, L_0x128099498;  1 drivers
v0x60000288e760_0 .net *"_ivl_13", 0 0, L_0x600002bbd4a0;  1 drivers
L_0x1280994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000288e7f0_0 .net/2u *"_ivl_15", 2 0, L_0x1280994e0;  1 drivers
v0x60000288e880_0 .net *"_ivl_17", 0 0, L_0x600002bbd540;  1 drivers
v0x60000288e910_0 .net *"_ivl_20", 0 0, L_0x6000031abbf0;  1 drivers
v0x60000288e9a0_0 .net *"_ivl_22", 0 0, L_0x6000031abc60;  1 drivers
v0x60000288ea30_0 .net *"_ivl_24", 0 0, L_0x6000031abcd0;  1 drivers
v0x60000288eac0_0 .net *"_ivl_25", 31 0, L_0x600002bbd360;  1 drivers
L_0x128099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000288eb50_0 .net *"_ivl_28", 15 0, L_0x128099528;  1 drivers
L_0x128099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000288ebe0_0 .net/2u *"_ivl_29", 31 0, L_0x128099570;  1 drivers
L_0x128099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000288ec70_0 .net *"_ivl_3", 0 0, L_0x128099408;  1 drivers
v0x60000288ed00_0 .net *"_ivl_31", 0 0, L_0x600002bbd400;  1 drivers
L_0x128099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000288ed90_0 .net/2u *"_ivl_4", 2 0, L_0x128099450;  1 drivers
v0x60000288ee20_0 .net *"_ivl_6", 0 0, L_0x600002bbd5e0;  1 drivers
v0x60000288eeb0_0 .net "do_clear", 0 0, L_0x6000031abd40;  1 drivers
v0x60000288ef40_0 .net "load_weight", 0 0, L_0x6000031abb80;  1 drivers
v0x60000288efd0_0 .net "weight_in", 7 0, L_0x600002bbd680;  1 drivers
L_0x600002bbd7c0 .concat [ 2 1 0 0], v0x6000028f47e0_0, L_0x128099408;
L_0x600002bbd5e0 .cmp/eq 3, L_0x600002bbd7c0, L_0x128099450;
L_0x600002bbd4a0 .cmp/eq 3, v0x6000028825b0_0, L_0x128099498;
L_0x600002bbd540 .cmp/eq 3, v0x6000028825b0_0, L_0x1280994e0;
L_0x600002bbd360 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128099528;
L_0x600002bbd400 .cmp/eq 32, L_0x600002bbd360, L_0x128099570;
S_0x124e8e980 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e91140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a23c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000288db00_0 .net *"_ivl_11", 0 0, L_0x600002bbd180;  1 drivers
v0x60000288db90_0 .net *"_ivl_12", 15 0, L_0x600002bbcfa0;  1 drivers
v0x60000288dc20_0 .net/s *"_ivl_4", 15 0, L_0x600002bbd220;  1 drivers
v0x60000288dcb0_0 .net/s *"_ivl_6", 15 0, L_0x600002bbd2c0;  1 drivers
v0x60000288dd40_0 .net/s "a_signed", 7 0, v0x60000288def0_0;  1 drivers
v0x60000288ddd0_0 .net "act_in", 7 0, L_0x6000031a9ab0;  alias, 1 drivers
v0x60000288de60_0 .var "act_out", 7 0;
v0x60000288def0_0 .var "act_reg", 7 0;
v0x60000288df80_0 .net "clear_acc", 0 0, L_0x6000031abd40;  alias, 1 drivers
v0x60000288e010_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x60000288e0a0_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x60000288e130_0 .net "load_weight", 0 0, L_0x6000031abb80;  alias, 1 drivers
v0x60000288e1c0_0 .net/s "product", 15 0, L_0x600002bbd0e0;  1 drivers
v0x60000288e250_0 .net/s "product_ext", 31 0, L_0x600002bbd040;  1 drivers
v0x60000288e2e0_0 .net "psum_in", 31 0, v0x600002890d80_0;  alias, 1 drivers
v0x60000288e370_0 .var "psum_out", 31 0;
v0x60000288e400_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x60000288e490_0 .net/s "w_signed", 7 0, v0x60000288e5b0_0;  1 drivers
v0x60000288e520_0 .net "weight_in", 7 0, L_0x600002bbd680;  alias, 1 drivers
v0x60000288e5b0_0 .var "weight_reg", 7 0;
L_0x600002bbd220 .extend/s 16, v0x60000288def0_0;
L_0x600002bbd2c0 .extend/s 16, v0x60000288e5b0_0;
L_0x600002bbd0e0 .arith/mult 16, L_0x600002bbd220, L_0x600002bbd2c0;
L_0x600002bbd180 .part L_0x600002bbd0e0, 15, 1;
LS_0x600002bbcfa0_0_0 .concat [ 1 1 1 1], L_0x600002bbd180, L_0x600002bbd180, L_0x600002bbd180, L_0x600002bbd180;
LS_0x600002bbcfa0_0_4 .concat [ 1 1 1 1], L_0x600002bbd180, L_0x600002bbd180, L_0x600002bbd180, L_0x600002bbd180;
LS_0x600002bbcfa0_0_8 .concat [ 1 1 1 1], L_0x600002bbd180, L_0x600002bbd180, L_0x600002bbd180, L_0x600002bbd180;
LS_0x600002bbcfa0_0_12 .concat [ 1 1 1 1], L_0x600002bbd180, L_0x600002bbd180, L_0x600002bbd180, L_0x600002bbd180;
L_0x600002bbcfa0 .concat [ 4 4 4 4], LS_0x600002bbcfa0_0_0, LS_0x600002bbcfa0_0_4, LS_0x600002bbcfa0_0_8, LS_0x600002bbcfa0_0_12;
L_0x600002bbd040 .concat [ 16 16 0 0], L_0x600002bbd0e0, L_0x600002bbcfa0;
S_0x124e8eaf0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124e90fd0;
 .timescale 0 0;
P_0x600000fe2400 .param/l "col" 1 7 214, +C4<01>;
L_0x6000031abe90 .functor AND 1, v0x6000028f4870_0, L_0x600002bbcf00, C4<1>, C4<1>;
L_0x6000031abf00 .functor AND 1, L_0x600002bbcbe0, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031abf70 .functor OR 1, L_0x600002bbcdc0, L_0x6000031abf00, C4<0>, C4<0>;
L_0x6000031afb80 .functor AND 1, L_0x12809a4a0, L_0x6000031abf70, C4<1>, C4<1>;
L_0x6000031af720 .functor AND 1, L_0x6000031afb80, L_0x600002bbcaa0, C4<1>, C4<1>;
v0x60000288fba0_0 .net *"_ivl_0", 2 0, L_0x600002bbce60;  1 drivers
L_0x128099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000288fc30_0 .net/2u *"_ivl_11", 2 0, L_0x128099648;  1 drivers
v0x60000288fcc0_0 .net *"_ivl_13", 0 0, L_0x600002bbcdc0;  1 drivers
L_0x128099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000288fd50_0 .net/2u *"_ivl_15", 2 0, L_0x128099690;  1 drivers
v0x60000288fde0_0 .net *"_ivl_17", 0 0, L_0x600002bbcbe0;  1 drivers
v0x60000288fe70_0 .net *"_ivl_20", 0 0, L_0x6000031abf00;  1 drivers
v0x60000288ff00_0 .net *"_ivl_22", 0 0, L_0x6000031abf70;  1 drivers
v0x600002888000_0 .net *"_ivl_24", 0 0, L_0x6000031afb80;  1 drivers
v0x600002888090_0 .net *"_ivl_25", 31 0, L_0x600002bbcc80;  1 drivers
L_0x1280996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002888120_0 .net *"_ivl_28", 15 0, L_0x1280996d8;  1 drivers
L_0x128099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028881b0_0 .net/2u *"_ivl_29", 31 0, L_0x128099720;  1 drivers
L_0x1280995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002888240_0 .net *"_ivl_3", 0 0, L_0x1280995b8;  1 drivers
v0x6000028882d0_0 .net *"_ivl_31", 0 0, L_0x600002bbcaa0;  1 drivers
L_0x128099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002888360_0 .net/2u *"_ivl_4", 2 0, L_0x128099600;  1 drivers
v0x6000028883f0_0 .net *"_ivl_6", 0 0, L_0x600002bbcf00;  1 drivers
v0x600002888480_0 .net "do_clear", 0 0, L_0x6000031af720;  1 drivers
v0x600002888510_0 .net "load_weight", 0 0, L_0x6000031abe90;  1 drivers
v0x6000028885a0_0 .net "weight_in", 7 0, L_0x600002bbcd20;  1 drivers
L_0x600002bbce60 .concat [ 2 1 0 0], v0x6000028f47e0_0, L_0x1280995b8;
L_0x600002bbcf00 .cmp/eq 3, L_0x600002bbce60, L_0x128099600;
L_0x600002bbcdc0 .cmp/eq 3, v0x6000028825b0_0, L_0x128099648;
L_0x600002bbcbe0 .cmp/eq 3, v0x6000028825b0_0, L_0x128099690;
L_0x600002bbcc80 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x1280996d8;
L_0x600002bbcaa0 .cmp/eq 32, L_0x600002bbcc80, L_0x128099720;
S_0x124e8c330 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e8eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a20c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000288f060_0 .net *"_ivl_11", 0 0, L_0x600002bbe4e0;  1 drivers
v0x60000288f0f0_0 .net *"_ivl_12", 15 0, L_0x600002bbe580;  1 drivers
v0x60000288f180_0 .net/s *"_ivl_4", 15 0, L_0x600002bbcb40;  1 drivers
v0x60000288f210_0 .net/s *"_ivl_6", 15 0, L_0x600002bbc960;  1 drivers
v0x60000288f2a0_0 .net/s "a_signed", 7 0, v0x60000288f450_0;  1 drivers
v0x60000288f330_0 .net "act_in", 7 0, v0x60000288de60_0;  alias, 1 drivers
v0x60000288f3c0_0 .var "act_out", 7 0;
v0x60000288f450_0 .var "act_reg", 7 0;
v0x60000288f4e0_0 .net "clear_acc", 0 0, L_0x6000031af720;  alias, 1 drivers
v0x60000288f570_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x60000288f600_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x60000288f690_0 .net "load_weight", 0 0, L_0x6000031abe90;  alias, 1 drivers
v0x60000288f720_0 .net/s "product", 15 0, L_0x600002bbca00;  1 drivers
v0x60000288f7b0_0 .net/s "product_ext", 31 0, L_0x600002bbe3a0;  1 drivers
v0x60000288f840_0 .net "psum_in", 31 0, v0x6000028922e0_0;  alias, 1 drivers
v0x60000288f8d0_0 .var "psum_out", 31 0;
v0x60000288f960_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x60000288f9f0_0 .net/s "w_signed", 7 0, v0x60000288fb10_0;  1 drivers
v0x60000288fa80_0 .net "weight_in", 7 0, L_0x600002bbcd20;  alias, 1 drivers
v0x60000288fb10_0 .var "weight_reg", 7 0;
L_0x600002bbcb40 .extend/s 16, v0x60000288f450_0;
L_0x600002bbc960 .extend/s 16, v0x60000288fb10_0;
L_0x600002bbca00 .arith/mult 16, L_0x600002bbcb40, L_0x600002bbc960;
L_0x600002bbe4e0 .part L_0x600002bbca00, 15, 1;
LS_0x600002bbe580_0_0 .concat [ 1 1 1 1], L_0x600002bbe4e0, L_0x600002bbe4e0, L_0x600002bbe4e0, L_0x600002bbe4e0;
LS_0x600002bbe580_0_4 .concat [ 1 1 1 1], L_0x600002bbe4e0, L_0x600002bbe4e0, L_0x600002bbe4e0, L_0x600002bbe4e0;
LS_0x600002bbe580_0_8 .concat [ 1 1 1 1], L_0x600002bbe4e0, L_0x600002bbe4e0, L_0x600002bbe4e0, L_0x600002bbe4e0;
LS_0x600002bbe580_0_12 .concat [ 1 1 1 1], L_0x600002bbe4e0, L_0x600002bbe4e0, L_0x600002bbe4e0, L_0x600002bbe4e0;
L_0x600002bbe580 .concat [ 4 4 4 4], LS_0x600002bbe580_0_0, LS_0x600002bbe580_0_4, LS_0x600002bbe580_0_8, LS_0x600002bbe580_0_12;
L_0x600002bbe3a0 .concat [ 16 16 0 0], L_0x600002bbca00, L_0x600002bbe580;
S_0x124e8c4a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124e90fd0;
 .timescale 0 0;
P_0x600000fe2500 .param/l "col" 1 7 214, +C4<010>;
L_0x6000031aea00 .functor AND 1, v0x6000028f4870_0, L_0x600002bbe260, C4<1>, C4<1>;
L_0x6000031ae5a0 .functor AND 1, L_0x600002bbc820, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031ae140 .functor OR 1, L_0x600002bbc6e0, L_0x6000031ae5a0, C4<0>, C4<0>;
L_0x6000031adce0 .functor AND 1, L_0x12809a4a0, L_0x6000031ae140, C4<1>, C4<1>;
L_0x6000031ad880 .functor AND 1, L_0x6000031adce0, L_0x600002bbf8e0, C4<1>, C4<1>;
v0x600002889170_0 .net *"_ivl_0", 3 0, L_0x600002bbe440;  1 drivers
L_0x1280997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002889200_0 .net/2u *"_ivl_11", 2 0, L_0x1280997f8;  1 drivers
v0x600002889290_0 .net *"_ivl_13", 0 0, L_0x600002bbc6e0;  1 drivers
L_0x128099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002889320_0 .net/2u *"_ivl_15", 2 0, L_0x128099840;  1 drivers
v0x6000028893b0_0 .net *"_ivl_17", 0 0, L_0x600002bbc820;  1 drivers
v0x600002889440_0 .net *"_ivl_20", 0 0, L_0x6000031ae5a0;  1 drivers
v0x6000028894d0_0 .net *"_ivl_22", 0 0, L_0x6000031ae140;  1 drivers
v0x600002889560_0 .net *"_ivl_24", 0 0, L_0x6000031adce0;  1 drivers
v0x6000028895f0_0 .net *"_ivl_25", 31 0, L_0x600002bbc8c0;  1 drivers
L_0x128099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002889680_0 .net *"_ivl_28", 15 0, L_0x128099888;  1 drivers
L_0x1280998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002889710_0 .net/2u *"_ivl_29", 31 0, L_0x1280998d0;  1 drivers
L_0x128099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000028897a0_0 .net *"_ivl_3", 1 0, L_0x128099768;  1 drivers
v0x600002889830_0 .net *"_ivl_31", 0 0, L_0x600002bbf8e0;  1 drivers
L_0x1280997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000028898c0_0 .net/2u *"_ivl_4", 3 0, L_0x1280997b0;  1 drivers
v0x600002889950_0 .net *"_ivl_6", 0 0, L_0x600002bbe260;  1 drivers
v0x6000028899e0_0 .net "do_clear", 0 0, L_0x6000031ad880;  1 drivers
v0x600002889a70_0 .net "load_weight", 0 0, L_0x6000031aea00;  1 drivers
v0x600002889b00_0 .net "weight_in", 7 0, L_0x600002bbe300;  1 drivers
L_0x600002bbe440 .concat [ 2 2 0 0], v0x6000028f47e0_0, L_0x128099768;
L_0x600002bbe260 .cmp/eq 4, L_0x600002bbe440, L_0x1280997b0;
L_0x600002bbc6e0 .cmp/eq 3, v0x6000028825b0_0, L_0x1280997f8;
L_0x600002bbc820 .cmp/eq 3, v0x6000028825b0_0, L_0x128099840;
L_0x600002bbc8c0 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128099888;
L_0x600002bbf8e0 .cmp/eq 32, L_0x600002bbc8c0, L_0x1280998d0;
S_0x124e89ce0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e8c4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a22c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002888630_0 .net *"_ivl_11", 0 0, L_0x600002bb41e0;  1 drivers
v0x6000028886c0_0 .net *"_ivl_12", 15 0, L_0x600002bb4280;  1 drivers
v0x600002888750_0 .net/s *"_ivl_4", 15 0, L_0x600002bb4000;  1 drivers
v0x6000028887e0_0 .net/s *"_ivl_6", 15 0, L_0x600002bb40a0;  1 drivers
v0x600002888870_0 .net/s "a_signed", 7 0, v0x600002888a20_0;  1 drivers
v0x600002888900_0 .net "act_in", 7 0, v0x60000288f3c0_0;  alias, 1 drivers
v0x600002888990_0 .var "act_out", 7 0;
v0x600002888a20_0 .var "act_reg", 7 0;
v0x600002888ab0_0 .net "clear_acc", 0 0, L_0x6000031ad880;  alias, 1 drivers
v0x600002888b40_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002888bd0_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x600002888c60_0 .net "load_weight", 0 0, L_0x6000031aea00;  alias, 1 drivers
v0x600002888cf0_0 .net/s "product", 15 0, L_0x600002bb4140;  1 drivers
v0x600002888d80_0 .net/s "product_ext", 31 0, L_0x600002bb4320;  1 drivers
v0x600002888e10_0 .net "psum_in", 31 0, v0x600002893840_0;  alias, 1 drivers
v0x600002888ea0_0 .var "psum_out", 31 0;
v0x600002888f30_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x600002888fc0_0 .net/s "w_signed", 7 0, v0x6000028890e0_0;  1 drivers
v0x600002889050_0 .net "weight_in", 7 0, L_0x600002bbe300;  alias, 1 drivers
v0x6000028890e0_0 .var "weight_reg", 7 0;
L_0x600002bb4000 .extend/s 16, v0x600002888a20_0;
L_0x600002bb40a0 .extend/s 16, v0x6000028890e0_0;
L_0x600002bb4140 .arith/mult 16, L_0x600002bb4000, L_0x600002bb40a0;
L_0x600002bb41e0 .part L_0x600002bb4140, 15, 1;
LS_0x600002bb4280_0_0 .concat [ 1 1 1 1], L_0x600002bb41e0, L_0x600002bb41e0, L_0x600002bb41e0, L_0x600002bb41e0;
LS_0x600002bb4280_0_4 .concat [ 1 1 1 1], L_0x600002bb41e0, L_0x600002bb41e0, L_0x600002bb41e0, L_0x600002bb41e0;
LS_0x600002bb4280_0_8 .concat [ 1 1 1 1], L_0x600002bb41e0, L_0x600002bb41e0, L_0x600002bb41e0, L_0x600002bb41e0;
LS_0x600002bb4280_0_12 .concat [ 1 1 1 1], L_0x600002bb41e0, L_0x600002bb41e0, L_0x600002bb41e0, L_0x600002bb41e0;
L_0x600002bb4280 .concat [ 4 4 4 4], LS_0x600002bb4280_0_0, LS_0x600002bb4280_0_4, LS_0x600002bb4280_0_8, LS_0x600002bb4280_0_12;
L_0x600002bb4320 .concat [ 16 16 0 0], L_0x600002bb4140, L_0x600002bb4280;
S_0x124e89e50 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124e90fd0;
 .timescale 0 0;
P_0x600000fe2600 .param/l "col" 1 7 214, +C4<011>;
L_0x6000031acb60 .functor AND 1, v0x6000028f4870_0, L_0x600002bb4460, C4<1>, C4<1>;
L_0x6000031ac700 .functor AND 1, L_0x600002bb4640, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031ac2a0 .functor OR 1, L_0x600002bb45a0, L_0x6000031ac700, C4<0>, C4<0>;
L_0x6000031ac230 .functor AND 1, L_0x12809a4a0, L_0x6000031ac2a0, C4<1>, C4<1>;
L_0x6000031ac1c0 .functor AND 1, L_0x6000031ac230, L_0x600002bb4780, C4<1>, C4<1>;
v0x60000288a6d0_0 .net *"_ivl_0", 3 0, L_0x600002bb43c0;  1 drivers
L_0x1280999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000288a760_0 .net/2u *"_ivl_11", 2 0, L_0x1280999a8;  1 drivers
v0x60000288a7f0_0 .net *"_ivl_13", 0 0, L_0x600002bb45a0;  1 drivers
L_0x1280999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000288a880_0 .net/2u *"_ivl_15", 2 0, L_0x1280999f0;  1 drivers
v0x60000288a910_0 .net *"_ivl_17", 0 0, L_0x600002bb4640;  1 drivers
v0x60000288a9a0_0 .net *"_ivl_20", 0 0, L_0x6000031ac700;  1 drivers
v0x60000288aa30_0 .net *"_ivl_22", 0 0, L_0x6000031ac2a0;  1 drivers
v0x60000288aac0_0 .net *"_ivl_24", 0 0, L_0x6000031ac230;  1 drivers
v0x60000288ab50_0 .net *"_ivl_25", 31 0, L_0x600002bb46e0;  1 drivers
L_0x128099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000288abe0_0 .net *"_ivl_28", 15 0, L_0x128099a38;  1 drivers
L_0x128099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000288ac70_0 .net/2u *"_ivl_29", 31 0, L_0x128099a80;  1 drivers
L_0x128099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000288ad00_0 .net *"_ivl_3", 1 0, L_0x128099918;  1 drivers
v0x60000288ad90_0 .net *"_ivl_31", 0 0, L_0x600002bb4780;  1 drivers
L_0x128099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000288ae20_0 .net/2u *"_ivl_4", 3 0, L_0x128099960;  1 drivers
v0x60000288aeb0_0 .net *"_ivl_6", 0 0, L_0x600002bb4460;  1 drivers
v0x60000288af40_0 .net "do_clear", 0 0, L_0x6000031ac1c0;  1 drivers
v0x60000288afd0_0 .net "load_weight", 0 0, L_0x6000031acb60;  1 drivers
v0x60000288b060_0 .net "weight_in", 7 0, L_0x600002bb4500;  1 drivers
L_0x600002bb43c0 .concat [ 2 2 0 0], v0x6000028f47e0_0, L_0x128099918;
L_0x600002bb4460 .cmp/eq 4, L_0x600002bb43c0, L_0x128099960;
L_0x600002bb45a0 .cmp/eq 3, v0x6000028825b0_0, L_0x1280999a8;
L_0x600002bb4640 .cmp/eq 3, v0x6000028825b0_0, L_0x1280999f0;
L_0x600002bb46e0 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128099a38;
L_0x600002bb4780 .cmp/eq 32, L_0x600002bb46e0, L_0x128099a80;
S_0x124e87690 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e89e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a2440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002889b90_0 .net *"_ivl_11", 0 0, L_0x600002bb4a00;  1 drivers
v0x600002889c20_0 .net *"_ivl_12", 15 0, L_0x600002bb4aa0;  1 drivers
v0x600002889cb0_0 .net/s *"_ivl_4", 15 0, L_0x600002bb4820;  1 drivers
v0x600002889d40_0 .net/s *"_ivl_6", 15 0, L_0x600002bb48c0;  1 drivers
v0x600002889dd0_0 .net/s "a_signed", 7 0, v0x600002889f80_0;  1 drivers
v0x600002889e60_0 .net "act_in", 7 0, v0x600002888990_0;  alias, 1 drivers
v0x600002889ef0_0 .var "act_out", 7 0;
v0x600002889f80_0 .var "act_reg", 7 0;
v0x60000288a010_0 .net "clear_acc", 0 0, L_0x6000031ac1c0;  alias, 1 drivers
v0x60000288a0a0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x60000288a130_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x60000288a1c0_0 .net "load_weight", 0 0, L_0x6000031acb60;  alias, 1 drivers
v0x60000288a250_0 .net/s "product", 15 0, L_0x600002bb4960;  1 drivers
v0x60000288a2e0_0 .net/s "product_ext", 31 0, L_0x600002bb4b40;  1 drivers
v0x60000288a370_0 .net "psum_in", 31 0, v0x60000288ce10_0;  alias, 1 drivers
v0x60000288a400_0 .var "psum_out", 31 0;
v0x60000288a490_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x60000288a520_0 .net/s "w_signed", 7 0, v0x60000288a640_0;  1 drivers
v0x60000288a5b0_0 .net "weight_in", 7 0, L_0x600002bb4500;  alias, 1 drivers
v0x60000288a640_0 .var "weight_reg", 7 0;
L_0x600002bb4820 .extend/s 16, v0x600002889f80_0;
L_0x600002bb48c0 .extend/s 16, v0x60000288a640_0;
L_0x600002bb4960 .arith/mult 16, L_0x600002bb4820, L_0x600002bb48c0;
L_0x600002bb4a00 .part L_0x600002bb4960, 15, 1;
LS_0x600002bb4aa0_0_0 .concat [ 1 1 1 1], L_0x600002bb4a00, L_0x600002bb4a00, L_0x600002bb4a00, L_0x600002bb4a00;
LS_0x600002bb4aa0_0_4 .concat [ 1 1 1 1], L_0x600002bb4a00, L_0x600002bb4a00, L_0x600002bb4a00, L_0x600002bb4a00;
LS_0x600002bb4aa0_0_8 .concat [ 1 1 1 1], L_0x600002bb4a00, L_0x600002bb4a00, L_0x600002bb4a00, L_0x600002bb4a00;
LS_0x600002bb4aa0_0_12 .concat [ 1 1 1 1], L_0x600002bb4a00, L_0x600002bb4a00, L_0x600002bb4a00, L_0x600002bb4a00;
L_0x600002bb4aa0 .concat [ 4 4 4 4], LS_0x600002bb4aa0_0_0, LS_0x600002bb4aa0_0_4, LS_0x600002bb4aa0_0_8, LS_0x600002bb4aa0_0_12;
L_0x600002bb4b40 .concat [ 16 16 0 0], L_0x600002bb4960, L_0x600002bb4aa0;
S_0x124e87800 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2700 .param/l "row" 1 7 213, +C4<011>;
S_0x124e85040 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x124e87800;
 .timescale 0 0;
P_0x600000fe2780 .param/l "col" 1 7 214, +C4<00>;
L_0x6000031ac0e0 .functor AND 1, v0x6000028f4870_0, L_0x600002bb4c80, C4<1>, C4<1>;
L_0x6000031a4000 .functor AND 1, L_0x600002bb4e60, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031a4070 .functor OR 1, L_0x600002bb4dc0, L_0x6000031a4000, C4<0>, C4<0>;
L_0x6000031a40e0 .functor AND 1, L_0x12809a4a0, L_0x6000031a4070, C4<1>, C4<1>;
L_0x6000031a4150 .functor AND 1, L_0x6000031a40e0, L_0x600002bb4fa0, C4<1>, C4<1>;
v0x60000288bc30_0 .net *"_ivl_0", 2 0, L_0x600002bb4be0;  1 drivers
L_0x128099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000288bcc0_0 .net/2u *"_ivl_11", 2 0, L_0x128099b58;  1 drivers
v0x60000288bd50_0 .net *"_ivl_13", 0 0, L_0x600002bb4dc0;  1 drivers
L_0x128099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000288bde0_0 .net/2u *"_ivl_15", 2 0, L_0x128099ba0;  1 drivers
v0x60000288be70_0 .net *"_ivl_17", 0 0, L_0x600002bb4e60;  1 drivers
v0x60000288bf00_0 .net *"_ivl_20", 0 0, L_0x6000031a4000;  1 drivers
v0x600002884000_0 .net *"_ivl_22", 0 0, L_0x6000031a4070;  1 drivers
v0x600002884090_0 .net *"_ivl_24", 0 0, L_0x6000031a40e0;  1 drivers
v0x600002884120_0 .net *"_ivl_25", 31 0, L_0x600002bb4f00;  1 drivers
L_0x128099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028841b0_0 .net *"_ivl_28", 15 0, L_0x128099be8;  1 drivers
L_0x128099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002884240_0 .net/2u *"_ivl_29", 31 0, L_0x128099c30;  1 drivers
L_0x128099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000028842d0_0 .net *"_ivl_3", 0 0, L_0x128099ac8;  1 drivers
v0x600002884360_0 .net *"_ivl_31", 0 0, L_0x600002bb4fa0;  1 drivers
L_0x128099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000028843f0_0 .net/2u *"_ivl_4", 2 0, L_0x128099b10;  1 drivers
v0x600002884480_0 .net *"_ivl_6", 0 0, L_0x600002bb4c80;  1 drivers
v0x600002884510_0 .net "do_clear", 0 0, L_0x6000031a4150;  1 drivers
v0x6000028845a0_0 .net "load_weight", 0 0, L_0x6000031ac0e0;  1 drivers
v0x600002884630_0 .net "weight_in", 7 0, L_0x600002bb4d20;  1 drivers
L_0x600002bb4be0 .concat [ 2 1 0 0], v0x6000028f47e0_0, L_0x128099ac8;
L_0x600002bb4c80 .cmp/eq 3, L_0x600002bb4be0, L_0x128099b10;
L_0x600002bb4dc0 .cmp/eq 3, v0x6000028825b0_0, L_0x128099b58;
L_0x600002bb4e60 .cmp/eq 3, v0x6000028825b0_0, L_0x128099ba0;
L_0x600002bb4f00 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128099be8;
L_0x600002bb4fa0 .cmp/eq 32, L_0x600002bb4f00, L_0x128099c30;
S_0x124e851b0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e85040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a24c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000288b0f0_0 .net *"_ivl_11", 0 0, L_0x600002bb5220;  1 drivers
v0x60000288b180_0 .net *"_ivl_12", 15 0, L_0x600002bb52c0;  1 drivers
v0x60000288b210_0 .net/s *"_ivl_4", 15 0, L_0x600002bb5040;  1 drivers
v0x60000288b2a0_0 .net/s *"_ivl_6", 15 0, L_0x600002bb50e0;  1 drivers
v0x60000288b330_0 .net/s "a_signed", 7 0, v0x60000288b4e0_0;  1 drivers
v0x60000288b3c0_0 .net "act_in", 7 0, L_0x6000031a9960;  alias, 1 drivers
v0x60000288b450_0 .var "act_out", 7 0;
v0x60000288b4e0_0 .var "act_reg", 7 0;
v0x60000288b570_0 .net "clear_acc", 0 0, L_0x6000031a4150;  alias, 1 drivers
v0x60000288b600_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x60000288b690_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x60000288b720_0 .net "load_weight", 0 0, L_0x6000031ac0e0;  alias, 1 drivers
v0x60000288b7b0_0 .net/s "product", 15 0, L_0x600002bb5180;  1 drivers
v0x60000288b840_0 .net/s "product_ext", 31 0, L_0x600002bb5360;  1 drivers
v0x60000288b8d0_0 .net "psum_in", 31 0, v0x60000288e370_0;  alias, 1 drivers
v0x60000288b960_0 .var "psum_out", 31 0;
v0x60000288b9f0_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x60000288ba80_0 .net/s "w_signed", 7 0, v0x60000288bba0_0;  1 drivers
v0x60000288bb10_0 .net "weight_in", 7 0, L_0x600002bb4d20;  alias, 1 drivers
v0x60000288bba0_0 .var "weight_reg", 7 0;
L_0x600002bb5040 .extend/s 16, v0x60000288b4e0_0;
L_0x600002bb50e0 .extend/s 16, v0x60000288bba0_0;
L_0x600002bb5180 .arith/mult 16, L_0x600002bb5040, L_0x600002bb50e0;
L_0x600002bb5220 .part L_0x600002bb5180, 15, 1;
LS_0x600002bb52c0_0_0 .concat [ 1 1 1 1], L_0x600002bb5220, L_0x600002bb5220, L_0x600002bb5220, L_0x600002bb5220;
LS_0x600002bb52c0_0_4 .concat [ 1 1 1 1], L_0x600002bb5220, L_0x600002bb5220, L_0x600002bb5220, L_0x600002bb5220;
LS_0x600002bb52c0_0_8 .concat [ 1 1 1 1], L_0x600002bb5220, L_0x600002bb5220, L_0x600002bb5220, L_0x600002bb5220;
LS_0x600002bb52c0_0_12 .concat [ 1 1 1 1], L_0x600002bb5220, L_0x600002bb5220, L_0x600002bb5220, L_0x600002bb5220;
L_0x600002bb52c0 .concat [ 4 4 4 4], LS_0x600002bb52c0_0_0, LS_0x600002bb52c0_0_4, LS_0x600002bb52c0_0_8, LS_0x600002bb52c0_0_12;
L_0x600002bb5360 .concat [ 16 16 0 0], L_0x600002bb5180, L_0x600002bb52c0;
S_0x124e829f0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x124e87800;
 .timescale 0 0;
P_0x600000fe2880 .param/l "col" 1 7 214, +C4<01>;
L_0x6000031a42a0 .functor AND 1, v0x6000028f4870_0, L_0x600002bb54a0, C4<1>, C4<1>;
L_0x6000031a4310 .functor AND 1, L_0x600002bb5680, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031a4380 .functor OR 1, L_0x600002bb55e0, L_0x6000031a4310, C4<0>, C4<0>;
L_0x6000031a43f0 .functor AND 1, L_0x12809a4a0, L_0x6000031a4380, C4<1>, C4<1>;
L_0x6000031a4460 .functor AND 1, L_0x6000031a43f0, L_0x600002bb57c0, C4<1>, C4<1>;
v0x600002885200_0 .net *"_ivl_0", 2 0, L_0x600002bb5400;  1 drivers
L_0x128099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002885290_0 .net/2u *"_ivl_11", 2 0, L_0x128099d08;  1 drivers
v0x600002885320_0 .net *"_ivl_13", 0 0, L_0x600002bb55e0;  1 drivers
L_0x128099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000028853b0_0 .net/2u *"_ivl_15", 2 0, L_0x128099d50;  1 drivers
v0x600002885440_0 .net *"_ivl_17", 0 0, L_0x600002bb5680;  1 drivers
v0x6000028854d0_0 .net *"_ivl_20", 0 0, L_0x6000031a4310;  1 drivers
v0x600002885560_0 .net *"_ivl_22", 0 0, L_0x6000031a4380;  1 drivers
v0x6000028855f0_0 .net *"_ivl_24", 0 0, L_0x6000031a43f0;  1 drivers
v0x600002885680_0 .net *"_ivl_25", 31 0, L_0x600002bb5720;  1 drivers
L_0x128099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002885710_0 .net *"_ivl_28", 15 0, L_0x128099d98;  1 drivers
L_0x128099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028857a0_0 .net/2u *"_ivl_29", 31 0, L_0x128099de0;  1 drivers
L_0x128099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002885830_0 .net *"_ivl_3", 0 0, L_0x128099c78;  1 drivers
v0x6000028858c0_0 .net *"_ivl_31", 0 0, L_0x600002bb57c0;  1 drivers
L_0x128099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002885950_0 .net/2u *"_ivl_4", 2 0, L_0x128099cc0;  1 drivers
v0x6000028859e0_0 .net *"_ivl_6", 0 0, L_0x600002bb54a0;  1 drivers
v0x600002885a70_0 .net "do_clear", 0 0, L_0x6000031a4460;  1 drivers
v0x600002885b00_0 .net "load_weight", 0 0, L_0x6000031a42a0;  1 drivers
v0x600002885b90_0 .net "weight_in", 7 0, L_0x600002bb5540;  1 drivers
L_0x600002bb5400 .concat [ 2 1 0 0], v0x6000028f47e0_0, L_0x128099c78;
L_0x600002bb54a0 .cmp/eq 3, L_0x600002bb5400, L_0x128099cc0;
L_0x600002bb55e0 .cmp/eq 3, v0x6000028825b0_0, L_0x128099d08;
L_0x600002bb5680 .cmp/eq 3, v0x6000028825b0_0, L_0x128099d50;
L_0x600002bb5720 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128099d98;
L_0x600002bb57c0 .cmp/eq 32, L_0x600002bb5720, L_0x128099de0;
S_0x124e82b60 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e829f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a2540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000028846c0_0 .net *"_ivl_11", 0 0, L_0x600002bb5a40;  1 drivers
v0x600002884750_0 .net *"_ivl_12", 15 0, L_0x600002bb5ae0;  1 drivers
v0x6000028847e0_0 .net/s *"_ivl_4", 15 0, L_0x600002bb5860;  1 drivers
v0x600002884870_0 .net/s *"_ivl_6", 15 0, L_0x600002bb5900;  1 drivers
v0x600002884900_0 .net/s "a_signed", 7 0, v0x600002884ab0_0;  1 drivers
v0x600002884990_0 .net "act_in", 7 0, v0x60000288b450_0;  alias, 1 drivers
v0x600002884a20_0 .var "act_out", 7 0;
v0x600002884ab0_0 .var "act_reg", 7 0;
v0x600002884b40_0 .net "clear_acc", 0 0, L_0x6000031a4460;  alias, 1 drivers
v0x600002884bd0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002884c60_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x600002884cf0_0 .net "load_weight", 0 0, L_0x6000031a42a0;  alias, 1 drivers
v0x600002884d80_0 .net/s "product", 15 0, L_0x600002bb59a0;  1 drivers
v0x600002884e10_0 .net/s "product_ext", 31 0, L_0x600002bb5b80;  1 drivers
v0x600002884ea0_0 .net "psum_in", 31 0, v0x60000288f8d0_0;  alias, 1 drivers
v0x600002884f30_0 .var "psum_out", 31 0;
v0x600002884fc0_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x600002885050_0 .net/s "w_signed", 7 0, v0x600002885170_0;  1 drivers
v0x6000028850e0_0 .net "weight_in", 7 0, L_0x600002bb5540;  alias, 1 drivers
v0x600002885170_0 .var "weight_reg", 7 0;
L_0x600002bb5860 .extend/s 16, v0x600002884ab0_0;
L_0x600002bb5900 .extend/s 16, v0x600002885170_0;
L_0x600002bb59a0 .arith/mult 16, L_0x600002bb5860, L_0x600002bb5900;
L_0x600002bb5a40 .part L_0x600002bb59a0, 15, 1;
LS_0x600002bb5ae0_0_0 .concat [ 1 1 1 1], L_0x600002bb5a40, L_0x600002bb5a40, L_0x600002bb5a40, L_0x600002bb5a40;
LS_0x600002bb5ae0_0_4 .concat [ 1 1 1 1], L_0x600002bb5a40, L_0x600002bb5a40, L_0x600002bb5a40, L_0x600002bb5a40;
LS_0x600002bb5ae0_0_8 .concat [ 1 1 1 1], L_0x600002bb5a40, L_0x600002bb5a40, L_0x600002bb5a40, L_0x600002bb5a40;
LS_0x600002bb5ae0_0_12 .concat [ 1 1 1 1], L_0x600002bb5a40, L_0x600002bb5a40, L_0x600002bb5a40, L_0x600002bb5a40;
L_0x600002bb5ae0 .concat [ 4 4 4 4], LS_0x600002bb5ae0_0_0, LS_0x600002bb5ae0_0_4, LS_0x600002bb5ae0_0_8, LS_0x600002bb5ae0_0_12;
L_0x600002bb5b80 .concat [ 16 16 0 0], L_0x600002bb59a0, L_0x600002bb5ae0;
S_0x124e803a0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x124e87800;
 .timescale 0 0;
P_0x600000fe2980 .param/l "col" 1 7 214, +C4<010>;
L_0x6000031a45b0 .functor AND 1, v0x6000028f4870_0, L_0x600002bb5cc0, C4<1>, C4<1>;
L_0x6000031a4620 .functor AND 1, L_0x600002bb5ea0, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031a4690 .functor OR 1, L_0x600002bb5e00, L_0x6000031a4620, C4<0>, C4<0>;
L_0x6000031a4700 .functor AND 1, L_0x12809a4a0, L_0x6000031a4690, C4<1>, C4<1>;
L_0x6000031a4770 .functor AND 1, L_0x6000031a4700, L_0x600002bb5fe0, C4<1>, C4<1>;
v0x600002886760_0 .net *"_ivl_0", 3 0, L_0x600002bb5c20;  1 drivers
L_0x128099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000028867f0_0 .net/2u *"_ivl_11", 2 0, L_0x128099eb8;  1 drivers
v0x600002886880_0 .net *"_ivl_13", 0 0, L_0x600002bb5e00;  1 drivers
L_0x128099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002886910_0 .net/2u *"_ivl_15", 2 0, L_0x128099f00;  1 drivers
v0x6000028869a0_0 .net *"_ivl_17", 0 0, L_0x600002bb5ea0;  1 drivers
v0x600002886a30_0 .net *"_ivl_20", 0 0, L_0x6000031a4620;  1 drivers
v0x600002886ac0_0 .net *"_ivl_22", 0 0, L_0x6000031a4690;  1 drivers
v0x600002886b50_0 .net *"_ivl_24", 0 0, L_0x6000031a4700;  1 drivers
v0x600002886be0_0 .net *"_ivl_25", 31 0, L_0x600002bb5f40;  1 drivers
L_0x128099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002886c70_0 .net *"_ivl_28", 15 0, L_0x128099f48;  1 drivers
L_0x128099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002886d00_0 .net/2u *"_ivl_29", 31 0, L_0x128099f90;  1 drivers
L_0x128099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002886d90_0 .net *"_ivl_3", 1 0, L_0x128099e28;  1 drivers
v0x600002886e20_0 .net *"_ivl_31", 0 0, L_0x600002bb5fe0;  1 drivers
L_0x128099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002886eb0_0 .net/2u *"_ivl_4", 3 0, L_0x128099e70;  1 drivers
v0x600002886f40_0 .net *"_ivl_6", 0 0, L_0x600002bb5cc0;  1 drivers
v0x600002886fd0_0 .net "do_clear", 0 0, L_0x6000031a4770;  1 drivers
v0x600002887060_0 .net "load_weight", 0 0, L_0x6000031a45b0;  1 drivers
v0x6000028870f0_0 .net "weight_in", 7 0, L_0x600002bb5d60;  1 drivers
L_0x600002bb5c20 .concat [ 2 2 0 0], v0x6000028f47e0_0, L_0x128099e28;
L_0x600002bb5cc0 .cmp/eq 4, L_0x600002bb5c20, L_0x128099e70;
L_0x600002bb5e00 .cmp/eq 3, v0x6000028825b0_0, L_0x128099eb8;
L_0x600002bb5ea0 .cmp/eq 3, v0x6000028825b0_0, L_0x128099f00;
L_0x600002bb5f40 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x128099f48;
L_0x600002bb5fe0 .cmp/eq 32, L_0x600002bb5f40, L_0x128099f90;
S_0x124e80510 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e803a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a25c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002885c20_0 .net *"_ivl_11", 0 0, L_0x600002bb6260;  1 drivers
v0x600002885cb0_0 .net *"_ivl_12", 15 0, L_0x600002bb6300;  1 drivers
v0x600002885d40_0 .net/s *"_ivl_4", 15 0, L_0x600002bb6080;  1 drivers
v0x600002885dd0_0 .net/s *"_ivl_6", 15 0, L_0x600002bb6120;  1 drivers
v0x600002885e60_0 .net/s "a_signed", 7 0, v0x600002886010_0;  1 drivers
v0x600002885ef0_0 .net "act_in", 7 0, v0x600002884a20_0;  alias, 1 drivers
v0x600002885f80_0 .var "act_out", 7 0;
v0x600002886010_0 .var "act_reg", 7 0;
v0x6000028860a0_0 .net "clear_acc", 0 0, L_0x6000031a4770;  alias, 1 drivers
v0x600002886130_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x6000028861c0_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x600002886250_0 .net "load_weight", 0 0, L_0x6000031a45b0;  alias, 1 drivers
v0x6000028862e0_0 .net/s "product", 15 0, L_0x600002bb61c0;  1 drivers
v0x600002886370_0 .net/s "product_ext", 31 0, L_0x600002bb63a0;  1 drivers
v0x600002886400_0 .net "psum_in", 31 0, v0x600002888ea0_0;  alias, 1 drivers
v0x600002886490_0 .var "psum_out", 31 0;
v0x600002886520_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x6000028865b0_0 .net/s "w_signed", 7 0, v0x6000028866d0_0;  1 drivers
v0x600002886640_0 .net "weight_in", 7 0, L_0x600002bb5d60;  alias, 1 drivers
v0x6000028866d0_0 .var "weight_reg", 7 0;
L_0x600002bb6080 .extend/s 16, v0x600002886010_0;
L_0x600002bb6120 .extend/s 16, v0x6000028866d0_0;
L_0x600002bb61c0 .arith/mult 16, L_0x600002bb6080, L_0x600002bb6120;
L_0x600002bb6260 .part L_0x600002bb61c0, 15, 1;
LS_0x600002bb6300_0_0 .concat [ 1 1 1 1], L_0x600002bb6260, L_0x600002bb6260, L_0x600002bb6260, L_0x600002bb6260;
LS_0x600002bb6300_0_4 .concat [ 1 1 1 1], L_0x600002bb6260, L_0x600002bb6260, L_0x600002bb6260, L_0x600002bb6260;
LS_0x600002bb6300_0_8 .concat [ 1 1 1 1], L_0x600002bb6260, L_0x600002bb6260, L_0x600002bb6260, L_0x600002bb6260;
LS_0x600002bb6300_0_12 .concat [ 1 1 1 1], L_0x600002bb6260, L_0x600002bb6260, L_0x600002bb6260, L_0x600002bb6260;
L_0x600002bb6300 .concat [ 4 4 4 4], LS_0x600002bb6300_0_0, LS_0x600002bb6300_0_4, LS_0x600002bb6300_0_8, LS_0x600002bb6300_0_12;
L_0x600002bb63a0 .concat [ 16 16 0 0], L_0x600002bb61c0, L_0x600002bb6300;
S_0x124e790b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x124e87800;
 .timescale 0 0;
P_0x600000fe2a80 .param/l "col" 1 7 214, +C4<011>;
L_0x6000031a48c0 .functor AND 1, v0x6000028f4870_0, L_0x600002bb64e0, C4<1>, C4<1>;
L_0x6000031a4930 .functor AND 1, L_0x600002bb66c0, v0x6000028fb2a0_0, C4<1>, C4<1>;
L_0x6000031a49a0 .functor OR 1, L_0x600002bb6620, L_0x6000031a4930, C4<0>, C4<0>;
L_0x6000031a4a10 .functor AND 1, L_0x12809a4a0, L_0x6000031a49a0, C4<1>, C4<1>;
L_0x6000031a4a80 .functor AND 1, L_0x6000031a4a10, L_0x600002bb6800, C4<1>, C4<1>;
v0x600002887cc0_0 .net *"_ivl_0", 3 0, L_0x600002bb6440;  1 drivers
L_0x12809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002887d50_0 .net/2u *"_ivl_11", 2 0, L_0x12809a068;  1 drivers
v0x600002887de0_0 .net *"_ivl_13", 0 0, L_0x600002bb6620;  1 drivers
L_0x12809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002887e70_0 .net/2u *"_ivl_15", 2 0, L_0x12809a0b0;  1 drivers
v0x600002887f00_0 .net *"_ivl_17", 0 0, L_0x600002bb66c0;  1 drivers
v0x600002880000_0 .net *"_ivl_20", 0 0, L_0x6000031a4930;  1 drivers
v0x600002880090_0 .net *"_ivl_22", 0 0, L_0x6000031a49a0;  1 drivers
v0x600002880120_0 .net *"_ivl_24", 0 0, L_0x6000031a4a10;  1 drivers
v0x6000028801b0_0 .net *"_ivl_25", 31 0, L_0x600002bb6760;  1 drivers
L_0x12809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002880240_0 .net *"_ivl_28", 15 0, L_0x12809a0f8;  1 drivers
L_0x12809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000028802d0_0 .net/2u *"_ivl_29", 31 0, L_0x12809a140;  1 drivers
L_0x128099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002880360_0 .net *"_ivl_3", 1 0, L_0x128099fd8;  1 drivers
v0x6000028803f0_0 .net *"_ivl_31", 0 0, L_0x600002bb6800;  1 drivers
L_0x12809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002880480_0 .net/2u *"_ivl_4", 3 0, L_0x12809a020;  1 drivers
v0x600002880510_0 .net *"_ivl_6", 0 0, L_0x600002bb64e0;  1 drivers
v0x6000028805a0_0 .net "do_clear", 0 0, L_0x6000031a4a80;  1 drivers
v0x600002880630_0 .net "load_weight", 0 0, L_0x6000031a48c0;  1 drivers
v0x6000028806c0_0 .net "weight_in", 7 0, L_0x600002bb6580;  1 drivers
L_0x600002bb6440 .concat [ 2 2 0 0], v0x6000028f47e0_0, L_0x128099fd8;
L_0x600002bb64e0 .cmp/eq 4, L_0x600002bb6440, L_0x12809a020;
L_0x600002bb6620 .cmp/eq 3, v0x6000028825b0_0, L_0x12809a068;
L_0x600002bb66c0 .cmp/eq 3, v0x6000028825b0_0, L_0x12809a0b0;
L_0x600002bb6760 .concat [ 16 16 0 0], v0x600002881cb0_0, L_0x12809a0f8;
L_0x600002bb6800 .cmp/eq 32, L_0x600002bb6760, L_0x12809a140;
S_0x124e79220 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x124e790b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000034a2600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000034a2640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002887180_0 .net *"_ivl_11", 0 0, L_0x600002bb6a80;  1 drivers
v0x600002887210_0 .net *"_ivl_12", 15 0, L_0x600002bb6b20;  1 drivers
v0x6000028872a0_0 .net/s *"_ivl_4", 15 0, L_0x600002bb68a0;  1 drivers
v0x600002887330_0 .net/s *"_ivl_6", 15 0, L_0x600002bb6940;  1 drivers
v0x6000028873c0_0 .net/s "a_signed", 7 0, v0x600002887570_0;  1 drivers
v0x600002887450_0 .net "act_in", 7 0, v0x600002885f80_0;  alias, 1 drivers
v0x6000028874e0_0 .var "act_out", 7 0;
v0x600002887570_0 .var "act_reg", 7 0;
v0x600002887600_0 .net "clear_acc", 0 0, L_0x6000031a4a80;  alias, 1 drivers
v0x600002887690_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002887720_0 .net "enable", 0 0, L_0x6000031a5260;  alias, 1 drivers
v0x6000028877b0_0 .net "load_weight", 0 0, L_0x6000031a48c0;  alias, 1 drivers
v0x600002887840_0 .net/s "product", 15 0, L_0x600002bb69e0;  1 drivers
v0x6000028878d0_0 .net/s "product_ext", 31 0, L_0x600002bb6bc0;  1 drivers
v0x600002887960_0 .net "psum_in", 31 0, v0x60000288a400_0;  alias, 1 drivers
v0x6000028879f0_0 .var "psum_out", 31 0;
v0x600002887a80_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x600002887b10_0 .net/s "w_signed", 7 0, v0x600002887c30_0;  1 drivers
v0x600002887ba0_0 .net "weight_in", 7 0, L_0x600002bb6580;  alias, 1 drivers
v0x600002887c30_0 .var "weight_reg", 7 0;
L_0x600002bb68a0 .extend/s 16, v0x600002887570_0;
L_0x600002bb6940 .extend/s 16, v0x600002887c30_0;
L_0x600002bb69e0 .arith/mult 16, L_0x600002bb68a0, L_0x600002bb6940;
L_0x600002bb6a80 .part L_0x600002bb69e0, 15, 1;
LS_0x600002bb6b20_0_0 .concat [ 1 1 1 1], L_0x600002bb6a80, L_0x600002bb6a80, L_0x600002bb6a80, L_0x600002bb6a80;
LS_0x600002bb6b20_0_4 .concat [ 1 1 1 1], L_0x600002bb6a80, L_0x600002bb6a80, L_0x600002bb6a80, L_0x600002bb6a80;
LS_0x600002bb6b20_0_8 .concat [ 1 1 1 1], L_0x600002bb6a80, L_0x600002bb6a80, L_0x600002bb6a80, L_0x600002bb6a80;
LS_0x600002bb6b20_0_12 .concat [ 1 1 1 1], L_0x600002bb6a80, L_0x600002bb6a80, L_0x600002bb6a80, L_0x600002bb6a80;
L_0x600002bb6b20 .concat [ 4 4 4 4], LS_0x600002bb6b20_0_0, LS_0x600002bb6b20_0_4, LS_0x600002bb6b20_0_8, LS_0x600002bb6b20_0_12;
L_0x600002bb6bc0 .concat [ 16 16 0 0], L_0x600002bb69e0, L_0x600002bb6b20;
S_0x124e76a60 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2b80 .param/l "row" 1 7 198, +C4<00>;
L_0x6000031a9b90 .functor BUFZ 8, v0x60000289a490_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124e76bd0 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2c00 .param/l "row" 1 7 198, +C4<01>;
L_0x6000031a9a40 .functor BUFZ 8, v0x60000289a760_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124e74410 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2c80 .param/l "row" 1 7 198, +C4<010>;
L_0x6000031a9ab0 .functor BUFZ 8, v0x60000289aa30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124e74580 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2d00 .param/l "row" 1 7 198, +C4<011>;
L_0x6000031a9960 .functor BUFZ 8, v0x60000289ad00_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x124e71dc0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2d80 .param/l "col" 1 7 279, +C4<00>;
L_0x6000031a4f50 .functor BUFZ 32, v0x60000289a130_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002880750_0 .net *"_ivl_2", 31 0, L_0x6000031a4f50;  1 drivers
S_0x124e71f30 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2e00 .param/l "col" 1 7 279, +C4<01>;
L_0x6000031a4fc0 .functor BUFZ 32, v0x60000289a250_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000028807e0_0 .net *"_ivl_2", 31 0, L_0x6000031a4fc0;  1 drivers
S_0x124eb14b0 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2e80 .param/l "col" 1 7 279, +C4<010>;
L_0x6000031a5030 .functor BUFZ 32, v0x60000289a370_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002880870_0 .net *"_ivl_2", 31 0, L_0x6000031a5030;  1 drivers
S_0x124eb1620 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2f00 .param/l "col" 1 7 279, +C4<011>;
L_0x6000031a50a0 .functor BUFZ 32, L_0x6000031a4ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002880900_0 .net *"_ivl_2", 31 0, L_0x6000031a50a0;  1 drivers
S_0x124eab430 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe2f80 .param/l "col" 1 7 206, +C4<00>;
S_0x124eab5a0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe3000 .param/l "col" 1 7 206, +C4<01>;
S_0x124eab710 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe3080 .param/l "col" 1 7 206, +C4<010>;
S_0x124eab880 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x124e6ece0;
 .timescale 0 0;
P_0x600000fe3100 .param/l "col" 1 7 206, +C4<011>;
S_0x124eabdf0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x124e9e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x124eabf60 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x124eabfa0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x124eabfe0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x124eac020 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x124eac060 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x124eac0a0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000031a6060 .functor BUFZ 256, v0x6000028fd050_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000031a60d0 .functor BUFZ 256, v0x6000028fdb90_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000031a6140 .functor BUFZ 256, v0x6000028fc990_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002883f00_0 .var/i "b", 31 0;
v0x6000028fc000 .array "bank_addr", 3 0, 7 0;
v0x6000028fc090_0 .net "bank_dma", 1 0, L_0x600002bb2760;  1 drivers
v0x6000028fc120_0 .var "bank_dma_d", 1 0;
v0x6000028fc1b0_0 .net "bank_mxu_a", 1 0, L_0x600002bb2580;  1 drivers
v0x6000028fc240_0 .var "bank_mxu_a_d", 1 0;
v0x6000028fc2d0_0 .net "bank_mxu_o", 1 0, L_0x600002bb2620;  1 drivers
v0x6000028fc360_0 .net "bank_mxu_w", 1 0, L_0x600002bb24e0;  1 drivers
v0x6000028fc3f0_0 .var "bank_mxu_w_d", 1 0;
v0x6000028fc480 .array "bank_rdata", 3 0;
v0x6000028fc480_0 .net v0x6000028fc480 0, 255 0, v0x600002882b50_0; 1 drivers
v0x6000028fc480_1 .net v0x6000028fc480 1, 255 0, v0x600002883060_0; 1 drivers
v0x6000028fc480_2 .net v0x6000028fc480 2, 255 0, v0x600002883570_0; 1 drivers
v0x6000028fc480_3 .net v0x6000028fc480 3, 255 0, v0x600002883a80_0; 1 drivers
v0x6000028fc510_0 .var "bank_re", 3 0;
v0x6000028fc5a0_0 .net "bank_vpu", 1 0, L_0x600002bb26c0;  1 drivers
v0x6000028fc630_0 .var "bank_vpu_d", 1 0;
v0x6000028fc6c0 .array "bank_wdata", 3 0, 255 0;
v0x6000028fc750_0 .var "bank_we", 3 0;
v0x6000028fc7e0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x6000028fc870_0 .net "dma_addr", 19 0, v0x60000289eb50_0;  alias, 1 drivers
v0x6000028fc900_0 .net "dma_rdata", 255 0, L_0x6000031a6140;  alias, 1 drivers
v0x6000028fc990_0 .var "dma_rdata_reg", 255 0;
v0x6000028fca20_0 .net "dma_re", 0 0, L_0x6000031a5b20;  alias, 1 drivers
v0x6000028fcab0_0 .net "dma_ready", 0 0, L_0x600002bb2da0;  alias, 1 drivers
v0x6000028fcb40_0 .net "dma_wdata", 255 0, L_0x6000031a5a40;  alias, 1 drivers
v0x6000028fcbd0_0 .net "dma_we", 0 0, L_0x6000031a5ab0;  alias, 1 drivers
v0x6000028fcc60_0 .var "grant_dma", 3 0;
v0x6000028fccf0_0 .var "grant_mxu_a", 3 0;
v0x6000028fcd80_0 .var "grant_mxu_o", 3 0;
v0x6000028fce10_0 .var "grant_mxu_w", 3 0;
v0x6000028fcea0_0 .var "grant_vpu", 3 0;
v0x6000028fcf30_0 .net "mxu_a_addr", 19 0, L_0x600002bb7980;  alias, 1 drivers
v0x6000028fcfc0_0 .net "mxu_a_rdata", 255 0, L_0x6000031a6060;  alias, 1 drivers
v0x6000028fd050_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000028fd0e0_0 .net "mxu_a_re", 0 0, L_0x600002bb7a20;  alias, 1 drivers
v0x6000028fd170_0 .net "mxu_a_ready", 0 0, L_0x600002bb2c60;  alias, 1 drivers
v0x6000028fd200_0 .net "mxu_o_addr", 19 0, L_0x600002bb7c00;  alias, 1 drivers
v0x6000028fd290_0 .net "mxu_o_ready", 0 0, L_0x600002bb2d00;  alias, 1 drivers
v0x6000028fd320_0 .net "mxu_o_wdata", 255 0, L_0x600002bb7de0;  alias, 1 drivers
v0x6000028fd3b0_0 .net "mxu_o_we", 0 0, L_0x6000031a5500;  alias, 1 drivers
v0x6000028fd440_0 .net "mxu_w_addr", 19 0, L_0x600002bb7700;  alias, 1 drivers
v0x6000028fd4d0_0 .net "mxu_w_rdata", 255 0, v0x6000028fd560_0;  alias, 1 drivers
v0x6000028fd560_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000028fd5f0_0 .net "mxu_w_re", 0 0, L_0x600002bb77a0;  alias, 1 drivers
v0x6000028fd680_0 .net "mxu_w_ready", 0 0, L_0x600002bb2b20;  alias, 1 drivers
v0x6000028fd710_0 .var "req_dma", 3 0;
v0x6000028fd7a0_0 .var "req_mxu_a", 3 0;
v0x6000028fd830_0 .var "req_mxu_o", 3 0;
v0x6000028fd8c0_0 .var "req_mxu_w", 3 0;
v0x6000028fd950_0 .var "req_vpu", 3 0;
v0x6000028fd9e0_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x6000028fda70_0 .net "vpu_addr", 19 0, v0x6000028ff330_0;  alias, 1 drivers
v0x6000028fdb00_0 .net "vpu_rdata", 255 0, L_0x6000031a60d0;  alias, 1 drivers
v0x6000028fdb90_0 .var "vpu_rdata_reg", 255 0;
v0x6000028fdc20_0 .net "vpu_re", 0 0, L_0x6000031a58f0;  alias, 1 drivers
v0x6000028fdcb0_0 .net "vpu_ready", 0 0, L_0x600002bb2bc0;  alias, 1 drivers
v0x6000028fdd40_0 .net "vpu_wdata", 255 0, L_0x6000031a5810;  alias, 1 drivers
v0x6000028fddd0_0 .net "vpu_we", 0 0, L_0x6000031a5880;  alias, 1 drivers
v0x6000028fde60_0 .net "word_dma", 7 0, L_0x600002bb2a80;  1 drivers
v0x6000028fdef0_0 .net "word_mxu_a", 7 0, L_0x600002bb28a0;  1 drivers
v0x6000028fdf80_0 .net "word_mxu_o", 7 0, L_0x600002bb2940;  1 drivers
v0x6000028fe010_0 .net "word_mxu_w", 7 0, L_0x600002bb2800;  1 drivers
v0x6000028fe0a0_0 .net "word_vpu", 7 0, L_0x600002bb29e0;  1 drivers
E_0x600000fe3900/0 .event anyedge, v0x6000028fc3f0_0, v0x600002882b50_0, v0x600002883060_0, v0x600002883570_0;
E_0x600000fe3900/1 .event anyedge, v0x600002883a80_0, v0x6000028fc240_0, v0x6000028fc630_0, v0x6000028fc120_0;
E_0x600000fe3900 .event/or E_0x600000fe3900/0, E_0x600000fe3900/1;
E_0x600000fe3980/0 .event anyedge, v0x6000028fd8c0_0, v0x6000028fd7a0_0, v0x6000028fd830_0, v0x6000028fd950_0;
E_0x600000fe3980/1 .event anyedge, v0x6000028fd710_0, v0x6000028fce10_0, v0x6000028fe010_0, v0x6000028fccf0_0;
E_0x600000fe3980/2 .event anyedge, v0x6000028fdef0_0, v0x6000028fcd80_0, v0x6000028fdf80_0, v0x6000028fd320_0;
E_0x600000fe3980/3 .event anyedge, v0x6000028fcea0_0, v0x6000028fe0a0_0, v0x6000028fdd40_0, v0x6000028fddd0_0;
E_0x600000fe3980/4 .event anyedge, v0x6000028fdc20_0, v0x6000028fcc60_0, v0x6000028fde60_0, v0x60000289ee20_0;
E_0x600000fe3980/5 .event anyedge, v0x60000289ef40_0, v0x60000289ec70_0;
E_0x600000fe3980 .event/or E_0x600000fe3980/0, E_0x600000fe3980/1, E_0x600000fe3980/2, E_0x600000fe3980/3, E_0x600000fe3980/4, E_0x600000fe3980/5;
E_0x600000fe39c0/0 .event anyedge, v0x6000028fd5f0_0, v0x6000028fc360_0, v0x6000028fd0e0_0, v0x6000028fc1b0_0;
E_0x600000fe39c0/1 .event anyedge, v0x6000028fd3b0_0, v0x6000028fc2d0_0, v0x6000028fddd0_0, v0x6000028fdc20_0;
E_0x600000fe39c0/2 .event anyedge, v0x6000028fc5a0_0, v0x60000289ef40_0, v0x60000289ec70_0, v0x6000028fc090_0;
E_0x600000fe39c0 .event/or E_0x600000fe39c0/0, E_0x600000fe39c0/1, E_0x600000fe39c0/2;
L_0x600002bb1fe0 .part v0x6000028fc750_0, 0, 1;
L_0x600002bb2080 .part v0x6000028fc510_0, 0, 1;
L_0x600002bb2120 .part v0x6000028fc750_0, 1, 1;
L_0x600002bb21c0 .part v0x6000028fc510_0, 1, 1;
L_0x600002bb2260 .part v0x6000028fc750_0, 2, 1;
L_0x600002bb2300 .part v0x6000028fc510_0, 2, 1;
L_0x600002bb23a0 .part v0x6000028fc750_0, 3, 1;
L_0x600002bb2440 .part v0x6000028fc510_0, 3, 1;
L_0x600002bb24e0 .ufunc/vec4 TD_tb_batch_inference.dut.sram_inst.get_bank, 2, L_0x600002bb7700 (v0x600002883cc0_0) S_0x124eaa860;
L_0x600002bb2580 .ufunc/vec4 TD_tb_batch_inference.dut.sram_inst.get_bank, 2, L_0x600002bb7980 (v0x600002883cc0_0) S_0x124eaa860;
L_0x600002bb2620 .ufunc/vec4 TD_tb_batch_inference.dut.sram_inst.get_bank, 2, L_0x600002bb7c00 (v0x600002883cc0_0) S_0x124eaa860;
L_0x600002bb26c0 .ufunc/vec4 TD_tb_batch_inference.dut.sram_inst.get_bank, 2, v0x6000028ff330_0 (v0x600002883cc0_0) S_0x124eaa860;
L_0x600002bb2760 .ufunc/vec4 TD_tb_batch_inference.dut.sram_inst.get_bank, 2, v0x60000289eb50_0 (v0x600002883cc0_0) S_0x124eaa860;
L_0x600002bb2800 .ufunc/vec4 TD_tb_batch_inference.dut.sram_inst.get_word, 8, L_0x600002bb7700 (v0x600002883de0_0) S_0x124eaa9d0;
L_0x600002bb28a0 .ufunc/vec4 TD_tb_batch_inference.dut.sram_inst.get_word, 8, L_0x600002bb7980 (v0x600002883de0_0) S_0x124eaa9d0;
L_0x600002bb2940 .ufunc/vec4 TD_tb_batch_inference.dut.sram_inst.get_word, 8, L_0x600002bb7c00 (v0x600002883de0_0) S_0x124eaa9d0;
L_0x600002bb29e0 .ufunc/vec4 TD_tb_batch_inference.dut.sram_inst.get_word, 8, v0x6000028ff330_0 (v0x600002883de0_0) S_0x124eaa9d0;
L_0x600002bb2a80 .ufunc/vec4 TD_tb_batch_inference.dut.sram_inst.get_word, 8, v0x60000289eb50_0 (v0x600002883de0_0) S_0x124eaa9d0;
L_0x600002bb2b20 .part/v v0x6000028fce10_0, L_0x600002bb24e0, 1;
L_0x600002bb2c60 .part/v v0x6000028fccf0_0, L_0x600002bb2580, 1;
L_0x600002bb2d00 .part/v v0x6000028fcd80_0, L_0x600002bb2620, 1;
L_0x600002bb2bc0 .part/v v0x6000028fcea0_0, L_0x600002bb26c0, 1;
L_0x600002bb2da0 .part/v v0x6000028fcc60_0, L_0x600002bb2760, 1;
S_0x124eac350 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x124eabdf0;
 .timescale 0 0;
P_0x600000fe3a00 .param/l "i" 1 9 184, +C4<00>;
S_0x124eac4c0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124eac350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000034a1d80 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000034a1dc0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000028fc000_0 .array/port v0x6000028fc000, 0;
v0x600002882910_0 .net "addr", 7 0, v0x6000028fc000_0;  1 drivers
v0x6000028829a0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002882a30_0 .var/i "i", 31 0;
v0x600002882ac0 .array "mem", 255 0, 255 0;
v0x600002882b50_0 .var "rdata", 255 0;
v0x600002882be0_0 .net "re", 0 0, L_0x600002bb2080;  1 drivers
v0x6000028fc6c0_0 .array/port v0x6000028fc6c0, 0;
v0x600002882c70_0 .net "wdata", 255 0, v0x6000028fc6c0_0;  1 drivers
v0x600002882d00_0 .net "we", 0 0, L_0x600002bb1fe0;  1 drivers
E_0x600000fe3b00 .event posedge, v0x60000289ddd0_0;
S_0x124eac630 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x124eabdf0;
 .timescale 0 0;
P_0x600000fe3b80 .param/l "i" 1 9 184, +C4<01>;
S_0x124eac7a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124eac630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000034a2680 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000034a26c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000028fc000_1 .array/port v0x6000028fc000, 1;
v0x600002882e20_0 .net "addr", 7 0, v0x6000028fc000_1;  1 drivers
v0x600002882eb0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002882f40_0 .var/i "i", 31 0;
v0x600002882fd0 .array "mem", 255 0, 255 0;
v0x600002883060_0 .var "rdata", 255 0;
v0x6000028830f0_0 .net "re", 0 0, L_0x600002bb21c0;  1 drivers
v0x6000028fc6c0_1 .array/port v0x6000028fc6c0, 1;
v0x600002883180_0 .net "wdata", 255 0, v0x6000028fc6c0_1;  1 drivers
v0x600002883210_0 .net "we", 0 0, L_0x600002bb2120;  1 drivers
S_0x124eac910 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x124eabdf0;
 .timescale 0 0;
P_0x600000fe3cc0 .param/l "i" 1 9 184, +C4<010>;
S_0x124eaca80 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124eac910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000034a2700 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000034a2740 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000028fc000_2 .array/port v0x6000028fc000, 2;
v0x600002883330_0 .net "addr", 7 0, v0x6000028fc000_2;  1 drivers
v0x6000028833c0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002883450_0 .var/i "i", 31 0;
v0x6000028834e0 .array "mem", 255 0, 255 0;
v0x600002883570_0 .var "rdata", 255 0;
v0x600002883600_0 .net "re", 0 0, L_0x600002bb2300;  1 drivers
v0x6000028fc6c0_2 .array/port v0x6000028fc6c0, 2;
v0x600002883690_0 .net "wdata", 255 0, v0x6000028fc6c0_2;  1 drivers
v0x600002883720_0 .net "we", 0 0, L_0x600002bb2260;  1 drivers
S_0x124eacbf0 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x124eabdf0;
 .timescale 0 0;
P_0x600000fe3e00 .param/l "i" 1 9 184, +C4<011>;
S_0x124eacd60 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x124eacbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000034a2780 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000034a27c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000028fc000_3 .array/port v0x6000028fc000, 3;
v0x600002883840_0 .net "addr", 7 0, v0x6000028fc000_3;  1 drivers
v0x6000028838d0_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x600002883960_0 .var/i "i", 31 0;
v0x6000028839f0 .array "mem", 255 0, 255 0;
v0x600002883a80_0 .var "rdata", 255 0;
v0x600002883b10_0 .net "re", 0 0, L_0x600002bb2440;  1 drivers
v0x6000028fc6c0_3 .array/port v0x6000028fc6c0, 3;
v0x600002883ba0_0 .net "wdata", 255 0, v0x6000028fc6c0_3;  1 drivers
v0x600002883c30_0 .net "we", 0 0, L_0x600002bb23a0;  1 drivers
S_0x124eaa860 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x124eabdf0;
 .timescale 0 0;
v0x600002883cc0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x124eaa860
TD_tb_batch_inference.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002883cc0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002883cc0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x124eaa9d0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x124eabdf0;
 .timescale 0 0;
v0x600002883de0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x124eaa9d0
TD_tb_batch_inference.dut.sram_inst.get_word ;
    %load/vec4 v0x600002883de0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x124e9df40 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x124e9e5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x125010400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x125010440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x125010480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x1250104c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x125010500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x125010540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x125010580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x1250105c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x125010600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x125010640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x125010680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1250106c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x125010700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x125010740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x125010780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1250107c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x125010800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x125010840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x125010880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1250108c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x125010900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x125010940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x125010980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1250109c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x125010a00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x125010a40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x125010a80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x125010ac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x125010b00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000031a5650 .functor BUFZ 256, L_0x600002bb17c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000031a56c0 .functor BUFZ 256, L_0x600002bb1900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000031a5730 .functor BUFZ 1, v0x6000028feac0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a5810 .functor BUFZ 256, v0x6000028ff690_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000031a5880 .functor BUFZ 1, v0x6000028ff7b0_0, C4<0>, C4<0>, C4<0>;
L_0x6000031a58f0 .functor BUFZ 1, v0x6000028ff4e0_0, C4<0>, C4<0>, C4<0>;
v0x6000028fe130_0 .net *"_ivl_48", 255 0, L_0x600002bb17c0;  1 drivers
v0x6000028fe1c0_0 .net *"_ivl_50", 6 0, L_0x600002bb1860;  1 drivers
L_0x12809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000028fe250_0 .net *"_ivl_53", 1 0, L_0x12809a848;  1 drivers
v0x6000028fe2e0_0 .net *"_ivl_56", 255 0, L_0x600002bb1900;  1 drivers
v0x6000028fe370_0 .net *"_ivl_58", 6 0, L_0x600002bb19a0;  1 drivers
L_0x12809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000028fe400_0 .net *"_ivl_61", 1 0, L_0x12809a890;  1 drivers
L_0x12809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000028fe490_0 .net/2u *"_ivl_64", 2 0, L_0x12809a8d8;  1 drivers
v0x6000028fe520_0 .var "addr_reg", 19 0;
v0x6000028fe5b0_0 .var "alu_result", 255 0;
v0x6000028fe640_0 .net "clk", 0 0, v0x6000028f59e0_0;  alias, 1 drivers
v0x6000028fe6d0_0 .net "cmd", 127 0, v0x600002899e60_0;  alias, 1 drivers
v0x6000028fe760_0 .net "cmd_done", 0 0, L_0x6000031a5730;  alias, 1 drivers
v0x6000028fe7f0_0 .net "cmd_ready", 0 0, L_0x600002bb1a40;  alias, 1 drivers
v0x6000028fe880_0 .var "cmd_reg", 127 0;
v0x6000028fe910_0 .net "cmd_valid", 0 0, L_0x6000031aa0d0;  alias, 1 drivers
v0x6000028fe9a0_0 .net "count", 15 0, L_0x600002bb1720;  1 drivers
v0x6000028fea30_0 .var "count_reg", 15 0;
v0x6000028feac0_0 .var "done_reg", 0 0;
v0x6000028feb50_0 .var "elem_count", 15 0;
v0x6000028febe0_0 .net "imm", 15 0, L_0x600002bb15e0;  1 drivers
v0x6000028fec70_0 .var "imm_reg", 15 0;
v0x6000028fed00_0 .var/i "lane", 31 0;
v0x6000028fed90 .array "lane_a", 15 0;
v0x6000028fed90_0 .net v0x6000028fed90 0, 15 0, L_0x600002bb7f20; 1 drivers
v0x6000028fed90_1 .net v0x6000028fed90 1, 15 0, L_0x600002bb0000; 1 drivers
v0x6000028fed90_2 .net v0x6000028fed90 2, 15 0, L_0x600002bb0140; 1 drivers
v0x6000028fed90_3 .net v0x6000028fed90 3, 15 0, L_0x600002bb0280; 1 drivers
v0x6000028fed90_4 .net v0x6000028fed90 4, 15 0, L_0x600002bb03c0; 1 drivers
v0x6000028fed90_5 .net v0x6000028fed90 5, 15 0, L_0x600002bb0500; 1 drivers
v0x6000028fed90_6 .net v0x6000028fed90 6, 15 0, L_0x600002bb0640; 1 drivers
v0x6000028fed90_7 .net v0x6000028fed90 7, 15 0, L_0x600002bb0780; 1 drivers
v0x6000028fed90_8 .net v0x6000028fed90 8, 15 0, L_0x600002bb08c0; 1 drivers
v0x6000028fed90_9 .net v0x6000028fed90 9, 15 0, L_0x600002bb0a00; 1 drivers
v0x6000028fed90_10 .net v0x6000028fed90 10, 15 0, L_0x600002bb0be0; 1 drivers
v0x6000028fed90_11 .net v0x6000028fed90 11, 15 0, L_0x600002bb0c80; 1 drivers
v0x6000028fed90_12 .net v0x6000028fed90 12, 15 0, L_0x600002bb0dc0; 1 drivers
v0x6000028fed90_13 .net v0x6000028fed90 13, 15 0, L_0x600002bb0f00; 1 drivers
v0x6000028fed90_14 .net v0x6000028fed90 14, 15 0, L_0x600002bb1040; 1 drivers
v0x6000028fed90_15 .net v0x6000028fed90 15, 15 0, L_0x600002bb1180; 1 drivers
v0x6000028fee20 .array "lane_b", 15 0;
v0x6000028fee20_0 .net v0x6000028fee20 0, 15 0, L_0x600002bbc640; 1 drivers
v0x6000028fee20_1 .net v0x6000028fee20 1, 15 0, L_0x600002bb00a0; 1 drivers
v0x6000028fee20_2 .net v0x6000028fee20 2, 15 0, L_0x600002bb01e0; 1 drivers
v0x6000028fee20_3 .net v0x6000028fee20 3, 15 0, L_0x600002bb0320; 1 drivers
v0x6000028fee20_4 .net v0x6000028fee20 4, 15 0, L_0x600002bb0460; 1 drivers
v0x6000028fee20_5 .net v0x6000028fee20 5, 15 0, L_0x600002bb05a0; 1 drivers
v0x6000028fee20_6 .net v0x6000028fee20 6, 15 0, L_0x600002bb06e0; 1 drivers
v0x6000028fee20_7 .net v0x6000028fee20 7, 15 0, L_0x600002bb0820; 1 drivers
v0x6000028fee20_8 .net v0x6000028fee20 8, 15 0, L_0x600002bb0960; 1 drivers
v0x6000028fee20_9 .net v0x6000028fee20 9, 15 0, L_0x600002bb0b40; 1 drivers
v0x6000028fee20_10 .net v0x6000028fee20 10, 15 0, L_0x600002bb0aa0; 1 drivers
v0x6000028fee20_11 .net v0x6000028fee20 11, 15 0, L_0x600002bb0d20; 1 drivers
v0x6000028fee20_12 .net v0x6000028fee20 12, 15 0, L_0x600002bb0e60; 1 drivers
v0x6000028fee20_13 .net v0x6000028fee20 13, 15 0, L_0x600002bb0fa0; 1 drivers
v0x6000028fee20_14 .net v0x6000028fee20 14, 15 0, L_0x600002bb10e0; 1 drivers
v0x6000028fee20_15 .net v0x6000028fee20 15, 15 0, L_0x600002bb1220; 1 drivers
v0x6000028feeb0 .array "lane_result", 15 0, 15 0;
v0x6000028fef40_0 .net "mem_addr", 19 0, L_0x600002bb1680;  1 drivers
v0x6000028fefd0_0 .var "mem_addr_reg", 19 0;
v0x6000028ff060_0 .net "opcode", 7 0, L_0x600002bb12c0;  1 drivers
v0x6000028ff0f0_0 .var "reduce_result", 15 0;
v0x6000028ff180 .array "reduce_tree", 79 0, 15 0;
v0x6000028ff210_0 .net "rst_n", 0 0, v0x6000028f6250_0;  alias, 1 drivers
v0x6000028ff2a0_0 .net "sram_addr", 19 0, v0x6000028ff330_0;  alias, 1 drivers
v0x6000028ff330_0 .var "sram_addr_reg", 19 0;
v0x6000028ff3c0_0 .net "sram_rdata", 255 0, L_0x6000031a60d0;  alias, 1 drivers
v0x6000028ff450_0 .net "sram_re", 0 0, L_0x6000031a58f0;  alias, 1 drivers
v0x6000028ff4e0_0 .var "sram_re_reg", 0 0;
v0x6000028ff570_0 .net "sram_ready", 0 0, L_0x600002bb2bc0;  alias, 1 drivers
v0x6000028ff600_0 .net "sram_wdata", 255 0, L_0x6000031a5810;  alias, 1 drivers
v0x6000028ff690_0 .var "sram_wdata_reg", 255 0;
v0x6000028ff720_0 .net "sram_we", 0 0, L_0x6000031a5880;  alias, 1 drivers
v0x6000028ff7b0_0 .var "sram_we_reg", 0 0;
v0x6000028ff840_0 .var/i "stage", 31 0;
v0x6000028ff8d0_0 .var "state", 2 0;
v0x6000028ff960_0 .net "subop", 7 0, L_0x600002bb1360;  1 drivers
v0x6000028ff9f0_0 .var "subop_reg", 7 0;
v0x6000028ffa80_0 .net "vd", 4 0, L_0x600002bb1400;  1 drivers
v0x6000028ffb10_0 .var "vd_reg", 4 0;
v0x6000028ffba0 .array "vrf", 31 0, 255 0;
v0x6000028ffc30_0 .net "vs1", 4 0, L_0x600002bb14a0;  1 drivers
v0x6000028ffcc0_0 .net "vs1_data", 255 0, L_0x6000031a5650;  1 drivers
v0x6000028ffd50_0 .var "vs1_reg", 4 0;
v0x6000028ffde0_0 .net "vs2", 4 0, L_0x600002bb1540;  1 drivers
v0x6000028ffe70_0 .net "vs2_data", 255 0, L_0x6000031a56c0;  1 drivers
v0x6000028fff00_0 .var "vs2_reg", 4 0;
E_0x600000fdc700/0 .event anyedge, v0x6000028fed90_0, v0x6000028fed90_1, v0x6000028fed90_2, v0x6000028fed90_3;
E_0x600000fdc700/1 .event anyedge, v0x6000028fed90_4, v0x6000028fed90_5, v0x6000028fed90_6, v0x6000028fed90_7;
E_0x600000fdc700/2 .event anyedge, v0x6000028fed90_8, v0x6000028fed90_9, v0x6000028fed90_10, v0x6000028fed90_11;
E_0x600000fdc700/3 .event anyedge, v0x6000028fed90_12, v0x6000028fed90_13, v0x6000028fed90_14, v0x6000028fed90_15;
v0x6000028ff180_0 .array/port v0x6000028ff180, 0;
v0x6000028ff180_1 .array/port v0x6000028ff180, 1;
v0x6000028ff180_2 .array/port v0x6000028ff180, 2;
E_0x600000fdc700/4 .event anyedge, v0x6000028ff9f0_0, v0x6000028ff180_0, v0x6000028ff180_1, v0x6000028ff180_2;
v0x6000028ff180_3 .array/port v0x6000028ff180, 3;
v0x6000028ff180_4 .array/port v0x6000028ff180, 4;
v0x6000028ff180_5 .array/port v0x6000028ff180, 5;
v0x6000028ff180_6 .array/port v0x6000028ff180, 6;
E_0x600000fdc700/5 .event anyedge, v0x6000028ff180_3, v0x6000028ff180_4, v0x6000028ff180_5, v0x6000028ff180_6;
v0x6000028ff180_7 .array/port v0x6000028ff180, 7;
v0x6000028ff180_8 .array/port v0x6000028ff180, 8;
v0x6000028ff180_9 .array/port v0x6000028ff180, 9;
v0x6000028ff180_10 .array/port v0x6000028ff180, 10;
E_0x600000fdc700/6 .event anyedge, v0x6000028ff180_7, v0x6000028ff180_8, v0x6000028ff180_9, v0x6000028ff180_10;
v0x6000028ff180_11 .array/port v0x6000028ff180, 11;
v0x6000028ff180_12 .array/port v0x6000028ff180, 12;
v0x6000028ff180_13 .array/port v0x6000028ff180, 13;
v0x6000028ff180_14 .array/port v0x6000028ff180, 14;
E_0x600000fdc700/7 .event anyedge, v0x6000028ff180_11, v0x6000028ff180_12, v0x6000028ff180_13, v0x6000028ff180_14;
v0x6000028ff180_15 .array/port v0x6000028ff180, 15;
v0x6000028ff180_16 .array/port v0x6000028ff180, 16;
v0x6000028ff180_17 .array/port v0x6000028ff180, 17;
v0x6000028ff180_18 .array/port v0x6000028ff180, 18;
E_0x600000fdc700/8 .event anyedge, v0x6000028ff180_15, v0x6000028ff180_16, v0x6000028ff180_17, v0x6000028ff180_18;
v0x6000028ff180_19 .array/port v0x6000028ff180, 19;
v0x6000028ff180_20 .array/port v0x6000028ff180, 20;
v0x6000028ff180_21 .array/port v0x6000028ff180, 21;
v0x6000028ff180_22 .array/port v0x6000028ff180, 22;
E_0x600000fdc700/9 .event anyedge, v0x6000028ff180_19, v0x6000028ff180_20, v0x6000028ff180_21, v0x6000028ff180_22;
v0x6000028ff180_23 .array/port v0x6000028ff180, 23;
v0x6000028ff180_24 .array/port v0x6000028ff180, 24;
v0x6000028ff180_25 .array/port v0x6000028ff180, 25;
v0x6000028ff180_26 .array/port v0x6000028ff180, 26;
E_0x600000fdc700/10 .event anyedge, v0x6000028ff180_23, v0x6000028ff180_24, v0x6000028ff180_25, v0x6000028ff180_26;
v0x6000028ff180_27 .array/port v0x6000028ff180, 27;
v0x6000028ff180_28 .array/port v0x6000028ff180, 28;
v0x6000028ff180_29 .array/port v0x6000028ff180, 29;
v0x6000028ff180_30 .array/port v0x6000028ff180, 30;
E_0x600000fdc700/11 .event anyedge, v0x6000028ff180_27, v0x6000028ff180_28, v0x6000028ff180_29, v0x6000028ff180_30;
v0x6000028ff180_31 .array/port v0x6000028ff180, 31;
v0x6000028ff180_32 .array/port v0x6000028ff180, 32;
v0x6000028ff180_33 .array/port v0x6000028ff180, 33;
v0x6000028ff180_34 .array/port v0x6000028ff180, 34;
E_0x600000fdc700/12 .event anyedge, v0x6000028ff180_31, v0x6000028ff180_32, v0x6000028ff180_33, v0x6000028ff180_34;
v0x6000028ff180_35 .array/port v0x6000028ff180, 35;
v0x6000028ff180_36 .array/port v0x6000028ff180, 36;
v0x6000028ff180_37 .array/port v0x6000028ff180, 37;
v0x6000028ff180_38 .array/port v0x6000028ff180, 38;
E_0x600000fdc700/13 .event anyedge, v0x6000028ff180_35, v0x6000028ff180_36, v0x6000028ff180_37, v0x6000028ff180_38;
v0x6000028ff180_39 .array/port v0x6000028ff180, 39;
v0x6000028ff180_40 .array/port v0x6000028ff180, 40;
v0x6000028ff180_41 .array/port v0x6000028ff180, 41;
v0x6000028ff180_42 .array/port v0x6000028ff180, 42;
E_0x600000fdc700/14 .event anyedge, v0x6000028ff180_39, v0x6000028ff180_40, v0x6000028ff180_41, v0x6000028ff180_42;
v0x6000028ff180_43 .array/port v0x6000028ff180, 43;
v0x6000028ff180_44 .array/port v0x6000028ff180, 44;
v0x6000028ff180_45 .array/port v0x6000028ff180, 45;
v0x6000028ff180_46 .array/port v0x6000028ff180, 46;
E_0x600000fdc700/15 .event anyedge, v0x6000028ff180_43, v0x6000028ff180_44, v0x6000028ff180_45, v0x6000028ff180_46;
v0x6000028ff180_47 .array/port v0x6000028ff180, 47;
v0x6000028ff180_48 .array/port v0x6000028ff180, 48;
v0x6000028ff180_49 .array/port v0x6000028ff180, 49;
v0x6000028ff180_50 .array/port v0x6000028ff180, 50;
E_0x600000fdc700/16 .event anyedge, v0x6000028ff180_47, v0x6000028ff180_48, v0x6000028ff180_49, v0x6000028ff180_50;
v0x6000028ff180_51 .array/port v0x6000028ff180, 51;
v0x6000028ff180_52 .array/port v0x6000028ff180, 52;
v0x6000028ff180_53 .array/port v0x6000028ff180, 53;
v0x6000028ff180_54 .array/port v0x6000028ff180, 54;
E_0x600000fdc700/17 .event anyedge, v0x6000028ff180_51, v0x6000028ff180_52, v0x6000028ff180_53, v0x6000028ff180_54;
v0x6000028ff180_55 .array/port v0x6000028ff180, 55;
v0x6000028ff180_56 .array/port v0x6000028ff180, 56;
v0x6000028ff180_57 .array/port v0x6000028ff180, 57;
v0x6000028ff180_58 .array/port v0x6000028ff180, 58;
E_0x600000fdc700/18 .event anyedge, v0x6000028ff180_55, v0x6000028ff180_56, v0x6000028ff180_57, v0x6000028ff180_58;
v0x6000028ff180_59 .array/port v0x6000028ff180, 59;
v0x6000028ff180_60 .array/port v0x6000028ff180, 60;
v0x6000028ff180_61 .array/port v0x6000028ff180, 61;
v0x6000028ff180_62 .array/port v0x6000028ff180, 62;
E_0x600000fdc700/19 .event anyedge, v0x6000028ff180_59, v0x6000028ff180_60, v0x6000028ff180_61, v0x6000028ff180_62;
v0x6000028ff180_63 .array/port v0x6000028ff180, 63;
v0x6000028ff180_64 .array/port v0x6000028ff180, 64;
v0x6000028ff180_65 .array/port v0x6000028ff180, 65;
v0x6000028ff180_66 .array/port v0x6000028ff180, 66;
E_0x600000fdc700/20 .event anyedge, v0x6000028ff180_63, v0x6000028ff180_64, v0x6000028ff180_65, v0x6000028ff180_66;
v0x6000028ff180_67 .array/port v0x6000028ff180, 67;
v0x6000028ff180_68 .array/port v0x6000028ff180, 68;
v0x6000028ff180_69 .array/port v0x6000028ff180, 69;
v0x6000028ff180_70 .array/port v0x6000028ff180, 70;
E_0x600000fdc700/21 .event anyedge, v0x6000028ff180_67, v0x6000028ff180_68, v0x6000028ff180_69, v0x6000028ff180_70;
v0x6000028ff180_71 .array/port v0x6000028ff180, 71;
v0x6000028ff180_72 .array/port v0x6000028ff180, 72;
v0x6000028ff180_73 .array/port v0x6000028ff180, 73;
v0x6000028ff180_74 .array/port v0x6000028ff180, 74;
E_0x600000fdc700/22 .event anyedge, v0x6000028ff180_71, v0x6000028ff180_72, v0x6000028ff180_73, v0x6000028ff180_74;
v0x6000028ff180_75 .array/port v0x6000028ff180, 75;
v0x6000028ff180_76 .array/port v0x6000028ff180, 76;
v0x6000028ff180_77 .array/port v0x6000028ff180, 77;
v0x6000028ff180_78 .array/port v0x6000028ff180, 78;
E_0x600000fdc700/23 .event anyedge, v0x6000028ff180_75, v0x6000028ff180_76, v0x6000028ff180_77, v0x6000028ff180_78;
v0x6000028ff180_79 .array/port v0x6000028ff180, 79;
E_0x600000fdc700/24 .event anyedge, v0x6000028ff180_79;
E_0x600000fdc700 .event/or E_0x600000fdc700/0, E_0x600000fdc700/1, E_0x600000fdc700/2, E_0x600000fdc700/3, E_0x600000fdc700/4, E_0x600000fdc700/5, E_0x600000fdc700/6, E_0x600000fdc700/7, E_0x600000fdc700/8, E_0x600000fdc700/9, E_0x600000fdc700/10, E_0x600000fdc700/11, E_0x600000fdc700/12, E_0x600000fdc700/13, E_0x600000fdc700/14, E_0x600000fdc700/15, E_0x600000fdc700/16, E_0x600000fdc700/17, E_0x600000fdc700/18, E_0x600000fdc700/19, E_0x600000fdc700/20, E_0x600000fdc700/21, E_0x600000fdc700/22, E_0x600000fdc700/23, E_0x600000fdc700/24;
L_0x600002bb7f20 .part L_0x6000031a5650, 0, 16;
L_0x600002bbc640 .part L_0x6000031a56c0, 0, 16;
L_0x600002bb0000 .part L_0x6000031a5650, 16, 16;
L_0x600002bb00a0 .part L_0x6000031a56c0, 16, 16;
L_0x600002bb0140 .part L_0x6000031a5650, 32, 16;
L_0x600002bb01e0 .part L_0x6000031a56c0, 32, 16;
L_0x600002bb0280 .part L_0x6000031a5650, 48, 16;
L_0x600002bb0320 .part L_0x6000031a56c0, 48, 16;
L_0x600002bb03c0 .part L_0x6000031a5650, 64, 16;
L_0x600002bb0460 .part L_0x6000031a56c0, 64, 16;
L_0x600002bb0500 .part L_0x6000031a5650, 80, 16;
L_0x600002bb05a0 .part L_0x6000031a56c0, 80, 16;
L_0x600002bb0640 .part L_0x6000031a5650, 96, 16;
L_0x600002bb06e0 .part L_0x6000031a56c0, 96, 16;
L_0x600002bb0780 .part L_0x6000031a5650, 112, 16;
L_0x600002bb0820 .part L_0x6000031a56c0, 112, 16;
L_0x600002bb08c0 .part L_0x6000031a5650, 128, 16;
L_0x600002bb0960 .part L_0x6000031a56c0, 128, 16;
L_0x600002bb0a00 .part L_0x6000031a5650, 144, 16;
L_0x600002bb0b40 .part L_0x6000031a56c0, 144, 16;
L_0x600002bb0be0 .part L_0x6000031a5650, 160, 16;
L_0x600002bb0aa0 .part L_0x6000031a56c0, 160, 16;
L_0x600002bb0c80 .part L_0x6000031a5650, 176, 16;
L_0x600002bb0d20 .part L_0x6000031a56c0, 176, 16;
L_0x600002bb0dc0 .part L_0x6000031a5650, 192, 16;
L_0x600002bb0e60 .part L_0x6000031a56c0, 192, 16;
L_0x600002bb0f00 .part L_0x6000031a5650, 208, 16;
L_0x600002bb0fa0 .part L_0x6000031a56c0, 208, 16;
L_0x600002bb1040 .part L_0x6000031a5650, 224, 16;
L_0x600002bb10e0 .part L_0x6000031a56c0, 224, 16;
L_0x600002bb1180 .part L_0x6000031a5650, 240, 16;
L_0x600002bb1220 .part L_0x6000031a56c0, 240, 16;
L_0x600002bb12c0 .part v0x600002899e60_0, 120, 8;
L_0x600002bb1360 .part v0x600002899e60_0, 112, 8;
L_0x600002bb1400 .part v0x600002899e60_0, 107, 5;
L_0x600002bb14a0 .part v0x600002899e60_0, 102, 5;
L_0x600002bb1540 .part v0x600002899e60_0, 97, 5;
L_0x600002bb15e0 .part v0x600002899e60_0, 32, 16;
L_0x600002bb1680 .part v0x600002899e60_0, 76, 20;
L_0x600002bb1720 .part v0x600002899e60_0, 48, 16;
L_0x600002bb17c0 .array/port v0x6000028ffba0, L_0x600002bb1860;
L_0x600002bb1860 .concat [ 5 2 0 0], v0x6000028ffd50_0, L_0x12809a848;
L_0x600002bb1900 .array/port v0x6000028ffba0, L_0x600002bb19a0;
L_0x600002bb19a0 .concat [ 5 2 0 0], v0x6000028fff00_0, L_0x12809a890;
L_0x600002bb1a40 .cmp/eq 3, v0x6000028ff8d0_0, L_0x12809a8d8;
S_0x124e9e0b0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdc740 .param/l "i" 1 10 137, +C4<00>;
v0x6000028feeb0_0 .array/port v0x6000028feeb0, 0;
v0x6000028feeb0_1 .array/port v0x6000028feeb0, 1;
v0x6000028feeb0_2 .array/port v0x6000028feeb0, 2;
v0x6000028feeb0_3 .array/port v0x6000028feeb0, 3;
E_0x600000fdc7c0/0 .event anyedge, v0x6000028feeb0_0, v0x6000028feeb0_1, v0x6000028feeb0_2, v0x6000028feeb0_3;
v0x6000028feeb0_4 .array/port v0x6000028feeb0, 4;
v0x6000028feeb0_5 .array/port v0x6000028feeb0, 5;
v0x6000028feeb0_6 .array/port v0x6000028feeb0, 6;
v0x6000028feeb0_7 .array/port v0x6000028feeb0, 7;
E_0x600000fdc7c0/1 .event anyedge, v0x6000028feeb0_4, v0x6000028feeb0_5, v0x6000028feeb0_6, v0x6000028feeb0_7;
v0x6000028feeb0_8 .array/port v0x6000028feeb0, 8;
v0x6000028feeb0_9 .array/port v0x6000028feeb0, 9;
v0x6000028feeb0_10 .array/port v0x6000028feeb0, 10;
v0x6000028feeb0_11 .array/port v0x6000028feeb0, 11;
E_0x600000fdc7c0/2 .event anyedge, v0x6000028feeb0_8, v0x6000028feeb0_9, v0x6000028feeb0_10, v0x6000028feeb0_11;
v0x6000028feeb0_12 .array/port v0x6000028feeb0, 12;
v0x6000028feeb0_13 .array/port v0x6000028feeb0, 13;
v0x6000028feeb0_14 .array/port v0x6000028feeb0, 14;
v0x6000028feeb0_15 .array/port v0x6000028feeb0, 15;
E_0x600000fdc7c0/3 .event anyedge, v0x6000028feeb0_12, v0x6000028feeb0_13, v0x6000028feeb0_14, v0x6000028feeb0_15;
E_0x600000fdc7c0 .event/or E_0x600000fdc7c0/0, E_0x600000fdc7c0/1, E_0x600000fdc7c0/2, E_0x600000fdc7c0/3;
E_0x600000fdc800/0 .event anyedge, v0x6000028ff9f0_0, v0x6000028fed90_0, v0x6000028fed90_1, v0x6000028fed90_2;
E_0x600000fdc800/1 .event anyedge, v0x6000028fed90_3, v0x6000028fed90_4, v0x6000028fed90_5, v0x6000028fed90_6;
E_0x600000fdc800/2 .event anyedge, v0x6000028fed90_7, v0x6000028fed90_8, v0x6000028fed90_9, v0x6000028fed90_10;
E_0x600000fdc800/3 .event anyedge, v0x6000028fed90_11, v0x6000028fed90_12, v0x6000028fed90_13, v0x6000028fed90_14;
E_0x600000fdc800/4 .event anyedge, v0x6000028fed90_15, v0x6000028fee20_0, v0x6000028fee20_1, v0x6000028fee20_2;
E_0x600000fdc800/5 .event anyedge, v0x6000028fee20_3, v0x6000028fee20_4, v0x6000028fee20_5, v0x6000028fee20_6;
E_0x600000fdc800/6 .event anyedge, v0x6000028fee20_7, v0x6000028fee20_8, v0x6000028fee20_9, v0x6000028fee20_10;
E_0x600000fdc800/7 .event anyedge, v0x6000028fee20_11, v0x6000028fee20_12, v0x6000028fee20_13, v0x6000028fee20_14;
E_0x600000fdc800/8 .event anyedge, v0x6000028fee20_15, v0x6000028fec70_0;
E_0x600000fdc800 .event/or E_0x600000fdc800/0, E_0x600000fdc800/1, E_0x600000fdc800/2, E_0x600000fdc800/3, E_0x600000fdc800/4, E_0x600000fdc800/5, E_0x600000fdc800/6, E_0x600000fdc800/7, E_0x600000fdc800/8;
S_0x124e9e220 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdc840 .param/l "i" 1 10 137, +C4<01>;
S_0x124e6d5b0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdc8c0 .param/l "i" 1 10 137, +C4<010>;
S_0x124e6d720 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdc940 .param/l "i" 1 10 137, +C4<011>;
S_0x124e6e350 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdca00 .param/l "i" 1 10 137, +C4<0100>;
S_0x124e6e4c0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdca80 .param/l "i" 1 10 137, +C4<0101>;
S_0x124e6e630 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdcb00 .param/l "i" 1 10 137, +C4<0110>;
S_0x124e6e7a0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdcb80 .param/l "i" 1 10 137, +C4<0111>;
S_0x124ea47b0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdc9c0 .param/l "i" 1 10 137, +C4<01000>;
S_0x124ea4920 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdcc40 .param/l "i" 1 10 137, +C4<01001>;
S_0x124ea4a90 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdccc0 .param/l "i" 1 10 137, +C4<01010>;
S_0x124e9e9b0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdcd40 .param/l "i" 1 10 137, +C4<01011>;
S_0x124e9eb20 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdcdc0 .param/l "i" 1 10 137, +C4<01100>;
S_0x124e9ec90 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdce40 .param/l "i" 1 10 137, +C4<01101>;
S_0x124e9ee00 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdcec0 .param/l "i" 1 10 137, +C4<01110>;
S_0x124e9ef70 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x124e9df40;
 .timescale 0 0;
P_0x600000fdcf40 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x124e993c0;
T_2 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x600002899830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002899710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028997a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002899680_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002899320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002899710_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002899710_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002899710_0, 0;
T_2.2 ;
    %load/vec4 v0x600002899ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000028997a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000028997a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000028997a0_0, 0;
T_2.5 ;
    %load/vec4 v0x600002898630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002899680_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600002899680_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002899680_0, 0;
T_2.8 ;
    %load/vec4 v0x6000028994d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000028993b0_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600002899710_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002899710_0, 0;
T_2.11 ;
    %load/vec4 v0x60000289a0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600002899f80_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000028997a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000028997a0_0, 0;
T_2.14 ;
    %load/vec4 v0x6000028987e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000028986c0_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600002899680_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002899680_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x124e993c0;
T_3 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x600002899830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002898ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002899050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002898bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002898d80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002899290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028994d0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002899e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289a0a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000028985a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028987e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002898900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002898a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002899cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002898360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028983f0_0, 0;
    %fork t_1, S_0x124e6f120;
    %jmp t_0;
    .scope S_0x124e6f120;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000289f180_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x60000289f180_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000289f180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028990e0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000289f180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002898fc0, 0, 4;
    %load/vec4 v0x60000289f180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289f180_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x124e993c0;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000028994d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000028993b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028994d0_0, 0;
T_3.4 ;
    %load/vec4 v0x60000289a0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600002899f80_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289a0a0_0, 0;
T_3.7 ;
    %load/vec4 v0x6000028987e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000028986c0_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028987e0_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002898900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002898d80_0, 0;
    %load/vec4 v0x6000028999e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000028998c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600002899950_0;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002899050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002898a20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000028995f0_0;
    %assign/vec4 v0x600002898bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002898d80_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600002898e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600002898c60_0;
    %assign/vec4 v0x600002898ea0_0, 0;
    %load/vec4 v0x600002898c60_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002898360_0, 0;
    %load/vec4 v0x600002898c60_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000028983f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600002898360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002898a20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600002899050_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002899050_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028990e0, 0, 4;
    %load/vec4 v0x600002898ea0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002899050_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002898fc0, 0, 4;
    %load/vec4 v0x600002899050_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002899050_0, 0;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002898a20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600002899050_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600002899050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002898fc0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600002899050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002898fc0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002899050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002898fc0, 0, 4;
    %load/vec4 v0x600002899050_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000028990e0, 4;
    %assign/vec4 v0x6000028995f0_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600002899050_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002899050_0, 0;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002898a20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002899cb0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000028981b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002898900_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000028981b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600002898360_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600002898ea0_0;
    %assign/vec4 v0x600002899290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028994d0_0, 0;
    %load/vec4 v0x6000028993b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600002898ea0_0;
    %assign/vec4 v0x600002899e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000289a0a0_0, 0;
    %load/vec4 v0x600002899f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600002898ea0_0;
    %assign/vec4 v0x6000028985a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028987e0_0, 0;
    %load/vec4 v0x6000028986c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000028983f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600002899170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600002899d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600002898480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000028981b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600002899b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002899cb0_0, 0;
    %load/vec4 v0x6000028995f0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000028998c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600002899950_0;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002899050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002898900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000028998c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002898a20_0, 0;
    %load/vec4 v0x600002899950_0;
    %assign/vec4 v0x6000028995f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002899050_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000028999e0_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x124e7a600;
T_4 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028822e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289a490_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002882370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002882400, 4;
    %assign/vec4 v0x60000289a490_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x124e75960;
T_5 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028822e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000289a6d0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x60000289a6d0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000289a6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a640, 0, 4;
    %load/vec4 v0x60000289a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289a6d0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289a760_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002882370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002882400, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a640, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000289a6d0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x60000289a6d0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x60000289a6d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000289a640, 4;
    %ix/getv/s 3, v0x60000289a6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a640, 0, 4;
    %load/vec4 v0x60000289a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289a6d0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000289a640, 4;
    %assign/vec4 v0x60000289a760_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x124e70cc0;
T_6 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028822e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000289a9a0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x60000289a9a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000289a9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a910, 0, 4;
    %load/vec4 v0x60000289a9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289a9a0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289aa30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002882370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002882400, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a910, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000289a9a0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x60000289a9a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x60000289a9a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000289a910, 4;
    %ix/getv/s 3, v0x60000289a9a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a910, 0, 4;
    %load/vec4 v0x60000289a9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289a9a0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000289a910, 4;
    %assign/vec4 v0x60000289aa30_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x124e208d0;
T_7 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028822e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000289ac70_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x60000289ac70_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000289ac70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289abe0, 0, 4;
    %load/vec4 v0x60000289ac70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289ac70_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289ad00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002882370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002882400, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289abe0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000289ac70_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x60000289ac70_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x60000289ac70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000289abe0, 4;
    %ix/getv/s 3, v0x60000289ac70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289abe0, 0, 4;
    %load/vec4 v0x60000289ac70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289ac70_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000289abe0, 4;
    %assign/vec4 v0x60000289ad00_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x124e19c40;
T_8 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x60000289b7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289b960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289b2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289b210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000289b720_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000289b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x60000289b8d0_0;
    %assign/vec4 v0x60000289b960_0, 0;
T_8.2 ;
    %load/vec4 v0x60000289b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x60000289b180_0;
    %assign/vec4 v0x60000289b2a0_0, 0;
    %load/vec4 v0x60000289b2a0_0;
    %assign/vec4 v0x60000289b210_0, 0;
    %load/vec4 v0x60000289b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x60000289b600_0;
    %assign/vec4 v0x60000289b720_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x60000289b690_0;
    %load/vec4 v0x60000289b600_0;
    %add;
    %assign/vec4 v0x60000289b720_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x124e1c0a0;
T_9 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x600002894d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002894f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002894870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028947e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002894cf0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002894ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600002894ea0_0;
    %assign/vec4 v0x600002894f30_0, 0;
T_9.2 ;
    %load/vec4 v0x600002894a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600002894750_0;
    %assign/vec4 v0x600002894870_0, 0;
    %load/vec4 v0x600002894870_0;
    %assign/vec4 v0x6000028947e0_0, 0;
    %load/vec4 v0x600002894900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600002894bd0_0;
    %assign/vec4 v0x600002894cf0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600002894c60_0;
    %load/vec4 v0x600002894bd0_0;
    %add;
    %assign/vec4 v0x600002894cf0_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x124e0ff40;
T_10 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028962e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002896490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002895dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002895d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002896250_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002896010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002896400_0;
    %assign/vec4 v0x600002896490_0, 0;
T_10.2 ;
    %load/vec4 v0x600002895f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002895cb0_0;
    %assign/vec4 v0x600002895dd0_0, 0;
    %load/vec4 v0x600002895dd0_0;
    %assign/vec4 v0x600002895d40_0, 0;
    %load/vec4 v0x600002895e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002896130_0;
    %assign/vec4 v0x600002896250_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000028961c0_0;
    %load/vec4 v0x600002896130_0;
    %add;
    %assign/vec4 v0x600002896250_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x124e04b10;
T_11 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x600002897840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028979f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002897330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028972a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000028977b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002897570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002897960_0;
    %assign/vec4 v0x6000028979f0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000028974e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600002897210_0;
    %assign/vec4 v0x600002897330_0, 0;
    %load/vec4 v0x600002897330_0;
    %assign/vec4 v0x6000028972a0_0, 0;
    %load/vec4 v0x6000028973c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002897690_0;
    %assign/vec4 v0x6000028977b0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002897720_0;
    %load/vec4 v0x600002897690_0;
    %add;
    %assign/vec4 v0x6000028977b0_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x124e16270;
T_12 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x600002890e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002890fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002890900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002890870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002890d80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002890b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002890f30_0;
    %assign/vec4 v0x600002890fc0_0, 0;
T_12.2 ;
    %load/vec4 v0x600002890ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000028907e0_0;
    %assign/vec4 v0x600002890900_0, 0;
    %load/vec4 v0x600002890900_0;
    %assign/vec4 v0x600002890870_0, 0;
    %load/vec4 v0x600002890990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002890c60_0;
    %assign/vec4 v0x600002890d80_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002890cf0_0;
    %load/vec4 v0x600002890c60_0;
    %add;
    %assign/vec4 v0x600002890d80_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x124e9b7a0;
T_13 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x600002892370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002892520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002891e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002891dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000028922e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000028920a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002892490_0;
    %assign/vec4 v0x600002892520_0, 0;
T_13.2 ;
    %load/vec4 v0x600002892010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002891d40_0;
    %assign/vec4 v0x600002891e60_0, 0;
    %load/vec4 v0x600002891e60_0;
    %assign/vec4 v0x600002891dd0_0, 0;
    %load/vec4 v0x600002891ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000028921c0_0;
    %assign/vec4 v0x6000028922e0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002892250_0;
    %load/vec4 v0x6000028921c0_0;
    %add;
    %assign/vec4 v0x6000028922e0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x124e95de0;
T_14 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028938d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002893a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028933c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002893330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002893840_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002893600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000028939f0_0;
    %assign/vec4 v0x600002893a80_0, 0;
T_14.2 ;
    %load/vec4 v0x600002893570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000028932a0_0;
    %assign/vec4 v0x6000028933c0_0, 0;
    %load/vec4 v0x6000028933c0_0;
    %assign/vec4 v0x600002893330_0, 0;
    %load/vec4 v0x600002893450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002893720_0;
    %assign/vec4 v0x600002893840_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000028937b0_0;
    %load/vec4 v0x600002893720_0;
    %add;
    %assign/vec4 v0x600002893840_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x124e93790;
T_15 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x60000288cea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288d050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288c900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000288ce10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000288cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60000288cfc0_0;
    %assign/vec4 v0x60000288d050_0, 0;
T_15.2 ;
    %load/vec4 v0x60000288cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x60000288c870_0;
    %assign/vec4 v0x60000288c990_0, 0;
    %load/vec4 v0x60000288c990_0;
    %assign/vec4 v0x60000288c900_0, 0;
    %load/vec4 v0x60000288ca20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x60000288ccf0_0;
    %assign/vec4 v0x60000288ce10_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000288cd80_0;
    %load/vec4 v0x60000288ccf0_0;
    %add;
    %assign/vec4 v0x60000288ce10_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x124e8e980;
T_16 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x60000288e400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288e5b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288de60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000288e370_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x60000288e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x60000288e520_0;
    %assign/vec4 v0x60000288e5b0_0, 0;
T_16.2 ;
    %load/vec4 v0x60000288e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x60000288ddd0_0;
    %assign/vec4 v0x60000288def0_0, 0;
    %load/vec4 v0x60000288def0_0;
    %assign/vec4 v0x60000288de60_0, 0;
    %load/vec4 v0x60000288df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x60000288e250_0;
    %assign/vec4 v0x60000288e370_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x60000288e2e0_0;
    %load/vec4 v0x60000288e250_0;
    %add;
    %assign/vec4 v0x60000288e370_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x124e8c330;
T_17 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x60000288f960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288fb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288f3c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000288f8d0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x60000288f690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x60000288fa80_0;
    %assign/vec4 v0x60000288fb10_0, 0;
T_17.2 ;
    %load/vec4 v0x60000288f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x60000288f330_0;
    %assign/vec4 v0x60000288f450_0, 0;
    %load/vec4 v0x60000288f450_0;
    %assign/vec4 v0x60000288f3c0_0, 0;
    %load/vec4 v0x60000288f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x60000288f7b0_0;
    %assign/vec4 v0x60000288f8d0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x60000288f840_0;
    %load/vec4 v0x60000288f7b0_0;
    %add;
    %assign/vec4 v0x60000288f8d0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x124e89ce0;
T_18 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x600002888f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028890e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002888a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002888990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002888ea0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002888c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002889050_0;
    %assign/vec4 v0x6000028890e0_0, 0;
T_18.2 ;
    %load/vec4 v0x600002888bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002888900_0;
    %assign/vec4 v0x600002888a20_0, 0;
    %load/vec4 v0x600002888a20_0;
    %assign/vec4 v0x600002888990_0, 0;
    %load/vec4 v0x600002888ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002888d80_0;
    %assign/vec4 v0x600002888ea0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002888e10_0;
    %load/vec4 v0x600002888d80_0;
    %add;
    %assign/vec4 v0x600002888ea0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x124e87690;
T_19 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x60000288a490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288a640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002889f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002889ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000288a400_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x60000288a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x60000288a5b0_0;
    %assign/vec4 v0x60000288a640_0, 0;
T_19.2 ;
    %load/vec4 v0x60000288a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002889e60_0;
    %assign/vec4 v0x600002889f80_0, 0;
    %load/vec4 v0x600002889f80_0;
    %assign/vec4 v0x600002889ef0_0, 0;
    %load/vec4 v0x60000288a010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x60000288a2e0_0;
    %assign/vec4 v0x60000288a400_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x60000288a370_0;
    %load/vec4 v0x60000288a2e0_0;
    %add;
    %assign/vec4 v0x60000288a400_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x124e851b0;
T_20 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x60000288b9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288bba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288b4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000288b450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000288b960_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x60000288b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x60000288bb10_0;
    %assign/vec4 v0x60000288bba0_0, 0;
T_20.2 ;
    %load/vec4 v0x60000288b690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x60000288b3c0_0;
    %assign/vec4 v0x60000288b4e0_0, 0;
    %load/vec4 v0x60000288b4e0_0;
    %assign/vec4 v0x60000288b450_0, 0;
    %load/vec4 v0x60000288b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x60000288b840_0;
    %assign/vec4 v0x60000288b960_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x60000288b8d0_0;
    %load/vec4 v0x60000288b840_0;
    %add;
    %assign/vec4 v0x60000288b960_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x124e82b60;
T_21 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x600002884fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002885170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002884ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002884a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002884f30_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002884cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000028850e0_0;
    %assign/vec4 v0x600002885170_0, 0;
T_21.2 ;
    %load/vec4 v0x600002884c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002884990_0;
    %assign/vec4 v0x600002884ab0_0, 0;
    %load/vec4 v0x600002884ab0_0;
    %assign/vec4 v0x600002884a20_0, 0;
    %load/vec4 v0x600002884b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002884e10_0;
    %assign/vec4 v0x600002884f30_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002884ea0_0;
    %load/vec4 v0x600002884e10_0;
    %add;
    %assign/vec4 v0x600002884f30_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x124e80510;
T_22 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x600002886520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028866d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002886010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002885f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002886490_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002886250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002886640_0;
    %assign/vec4 v0x6000028866d0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000028861c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002885ef0_0;
    %assign/vec4 v0x600002886010_0, 0;
    %load/vec4 v0x600002886010_0;
    %assign/vec4 v0x600002885f80_0, 0;
    %load/vec4 v0x6000028860a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002886370_0;
    %assign/vec4 v0x600002886490_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002886400_0;
    %load/vec4 v0x600002886370_0;
    %add;
    %assign/vec4 v0x600002886490_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x124e79220;
T_23 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x600002887a80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002887c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002887570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028874e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000028879f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000028877b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002887ba0_0;
    %assign/vec4 v0x600002887c30_0, 0;
T_23.2 ;
    %load/vec4 v0x600002887720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002887450_0;
    %assign/vec4 v0x600002887570_0, 0;
    %load/vec4 v0x600002887570_0;
    %assign/vec4 v0x6000028874e0_0, 0;
    %load/vec4 v0x600002887600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000028878d0_0;
    %assign/vec4 v0x6000028879f0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002887960_0;
    %load/vec4 v0x6000028878d0_0;
    %add;
    %assign/vec4 v0x6000028879f0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x124e8d880;
T_24 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028822e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000289a1c0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x60000289a1c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000289a1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a130, 0, 4;
    %load/vec4 v0x60000289a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289a1c0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002881f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002882010, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a130, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000289a1c0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x60000289a1c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x60000289a1c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000289a130, 4;
    %ix/getv/s 3, v0x60000289a1c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a130, 0, 4;
    %load/vec4 v0x60000289a1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289a1c0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x124e88be0;
T_25 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028822e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000289a2e0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x60000289a2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000289a2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a250, 0, 4;
    %load/vec4 v0x60000289a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289a2e0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002881f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002882010, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a250, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000289a2e0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x60000289a2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x60000289a2e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000289a250, 4;
    %ix/getv/s 3, v0x60000289a2e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a250, 0, 4;
    %load/vec4 v0x60000289a2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289a2e0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x124e83f40;
T_26 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028822e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000289a400_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x60000289a400_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000289a400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a370, 0, 4;
    %load/vec4 v0x60000289a400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289a400_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002881f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002882010, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a370, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000289a400_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x60000289a400_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x60000289a400_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000289a370, 4;
    %ix/getv/s 3, v0x60000289a400_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000289a370, 0, 4;
    %load/vec4 v0x60000289a400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000289a400_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x124e6ece0;
T_27 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028822e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000028825b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002881cb0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002882640_0;
    %assign/vec4 v0x6000028825b0_0, 0;
    %load/vec4 v0x600002881d40_0;
    %assign/vec4 v0x600002881cb0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x124e6ece0;
T_28 ;
    %wait E_0x600000fe1540;
    %load/vec4 v0x6000028825b0_0;
    %store/vec4 v0x600002882640_0, 0, 3;
    %load/vec4 v0x600002881cb0_0;
    %store/vec4 v0x600002881d40_0, 0, 16;
    %load/vec4 v0x6000028825b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002882520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000028827f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002882640_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002881d40_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000028827f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002882640_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002881d40_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002881cb0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002881d40_0, 0, 16;
    %load/vec4 v0x600002881b00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002881cb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002882640_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002881d40_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002881cb0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002881d40_0, 0, 16;
    %load/vec4 v0x600002881ef0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002881cb0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002882640_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002881d40_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002882640_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x124e9e0b0;
T_29 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x124e9e0b0;
T_30 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x124e9e220;
T_31 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x124e9e220;
T_32 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x124e6d5b0;
T_33 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x124e6d5b0;
T_34 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x124e6d720;
T_35 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x124e6d720;
T_36 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x124e6e350;
T_37 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x124e6e350;
T_38 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x124e6e4c0;
T_39 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x124e6e4c0;
T_40 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x124e6e630;
T_41 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x124e6e630;
T_42 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x124e6e7a0;
T_43 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x124e6e7a0;
T_44 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x124ea47b0;
T_45 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x124ea47b0;
T_46 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x124ea4920;
T_47 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x124ea4920;
T_48 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x124ea4a90;
T_49 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x124ea4a90;
T_50 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x124e9e9b0;
T_51 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x124e9e9b0;
T_52 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x124e9eb20;
T_53 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x124e9eb20;
T_54 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x124e9ec90;
T_55 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x124e9ec90;
T_56 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x124e9ee00;
T_57 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x124e9ee00;
T_58 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x124e9ef70;
T_59 ;
    %wait E_0x600000fdc800;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fee20, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000028fec70_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028feeb0, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x124e9ef70;
T_60 ;
    %wait E_0x600000fdc7c0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028feeb0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000028fe5b0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x124e9df40;
T_61 ;
    %wait E_0x600000fdc700;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028fed00_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000028fed00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000028fed00_0;
    %load/vec4a v0x6000028fed90, 4;
    %ix/getv/s 4, v0x6000028fed00_0;
    %store/vec4a v0x6000028ff180, 4, 0;
    %load/vec4 v0x6000028fed00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028fed00_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000028ff840_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000028ff840_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028fed00_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000028fed00_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000028ff840_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %load/vec4 v0x6000028ff840_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000028ff180, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %add;
    %load/vec4 v0x6000028ff840_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000028ff180, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000028ff840_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000028ff180, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000028ff840_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000028ff180, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000028ff840_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000028fed00_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000028ff180, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000028fed00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028fed00_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000028ff840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028ff840_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000028ff180, 4;
    %store/vec4 v0x6000028ff0f0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x124e9df40;
T_62 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028ff210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000028fe880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000028feb50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000028fe520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028ff7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028ff4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028feac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000028ff9f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000028ffb10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000028ffd50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000028fff00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000028fec70_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000028fefd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000028fea30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028ff7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028ff4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028feac0_0, 0;
    %load/vec4 v0x6000028ff8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x6000028fe910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x6000028fe6d0_0;
    %assign/vec4 v0x6000028fe880_0, 0;
    %load/vec4 v0x6000028ff960_0;
    %assign/vec4 v0x6000028ff9f0_0, 0;
    %load/vec4 v0x6000028ffa80_0;
    %assign/vec4 v0x6000028ffb10_0, 0;
    %load/vec4 v0x6000028ffc30_0;
    %assign/vec4 v0x6000028ffd50_0, 0;
    %load/vec4 v0x6000028ffde0_0;
    %assign/vec4 v0x6000028fff00_0, 0;
    %load/vec4 v0x6000028febe0_0;
    %assign/vec4 v0x6000028fec70_0, 0;
    %load/vec4 v0x6000028fef40_0;
    %assign/vec4 v0x6000028fefd0_0, 0;
    %load/vec4 v0x6000028fe9a0_0;
    %assign/vec4 v0x6000028fea30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x6000028fea30_0;
    %assign/vec4 v0x6000028feb50_0, 0;
    %load/vec4 v0x6000028fefd0_0;
    %assign/vec4 v0x6000028fe520_0, 0;
    %load/vec4 v0x6000028ff9f0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028ff4e0_0, 0;
    %load/vec4 v0x6000028fefd0_0;
    %assign/vec4 v0x6000028ff330_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028ff7b0_0, 0;
    %load/vec4 v0x6000028fefd0_0;
    %assign/vec4 v0x6000028ff330_0, 0;
    %load/vec4 v0x6000028ffcc0_0;
    %assign/vec4 v0x6000028ff690_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x6000028fe5b0_0;
    %load/vec4 v0x6000028ffb10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028ffba0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x6000028ff570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x6000028ff9f0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000028ff3c0_0;
    %load/vec4 v0x6000028ffb10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028ffba0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000028ff0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000028ffb10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028ffba0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028feac0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000028ff8d0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x124e6f560;
T_63 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x60000289ea30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289e880_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000289e910_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000289e0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000289e9a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000289e130_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000289e520_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000289e7f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000289e370_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000289e400_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000289e640_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000289e6d0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000289e1c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000289eb50_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000289eeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289ed00_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000289d0e0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000289ccf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289d200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289ce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289d3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289cfc0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000289d950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289da70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289dc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289e250_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289efd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289ed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289e250_0, 0;
    %load/vec4 v0x60000289f060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x60000289e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x60000289f0f0_0;
    %assign/vec4 v0x60000289e880_0, 0;
    %load/vec4 v0x60000289e2e0_0;
    %assign/vec4 v0x60000289e370_0, 0;
    %load/vec4 v0x60000289e5b0_0;
    %assign/vec4 v0x60000289e640_0, 0;
    %load/vec4 v0x60000289dd40_0;
    %assign/vec4 v0x60000289e9a0_0, 0;
    %load/vec4 v0x60000289dcb0_0;
    %assign/vec4 v0x60000289e130_0, 0;
    %load/vec4 v0x60000289e490_0;
    %assign/vec4 v0x60000289e520_0, 0;
    %load/vec4 v0x60000289e760_0;
    %assign/vec4 v0x60000289e7f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x60000289e370_0;
    %assign/vec4 v0x60000289e400_0, 0;
    %load/vec4 v0x60000289e640_0;
    %assign/vec4 v0x60000289e6d0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000289e910_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000289e0a0_0, 0;
    %load/vec4 v0x60000289e880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x60000289e400_0;
    %assign/vec4 v0x60000289ccf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289ce10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000289cfc0_0, 0;
    %load/vec4 v0x60000289cea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x60000289cfc0_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289cfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000289d7a0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x60000289d830_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x60000289d7a0_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x60000289d5f0_0;
    %assign/vec4 v0x60000289e1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289d7a0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x60000289e6d0_0;
    %assign/vec4 v0x60000289eb50_0, 0;
    %load/vec4 v0x60000289e1c0_0;
    %assign/vec4 v0x60000289eeb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000289efd0_0, 0;
    %load/vec4 v0x60000289ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x60000289e6d0_0;
    %assign/vec4 v0x60000289eb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000289ed00_0, 0;
    %load/vec4 v0x60000289ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x60000289ebe0_0;
    %assign/vec4 v0x60000289e1c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x60000289e400_0;
    %assign/vec4 v0x60000289d0e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000289d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000289d3b0_0, 0;
    %load/vec4 v0x60000289d290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x60000289d3b0_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289d3b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x60000289e1c0_0;
    %assign/vec4 v0x60000289d950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000289da70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000289dc20_0, 0;
    %load/vec4 v0x60000289db00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x60000289dc20_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289dc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000289da70_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x60000289d560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x60000289e0a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000289e0a0_0, 0;
    %load/vec4 v0x60000289e400_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000289e400_0, 0;
    %load/vec4 v0x60000289e6d0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000289e6d0_0, 0;
    %load/vec4 v0x60000289e130_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000289e0a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x60000289e880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x60000289e910_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000289e910_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000289e0a0_0, 0;
    %load/vec4 v0x60000289e9a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000289e910_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x60000289e370_0;
    %load/vec4 v0x60000289e910_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000289e520_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000289e400_0, 0;
    %load/vec4 v0x60000289e640_0;
    %load/vec4 v0x60000289e910_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000289e7f0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000289e6d0_0, 0;
    %load/vec4 v0x60000289e880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000289e250_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000289f060_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x124eac4c0;
T_64 ;
    %wait E_0x600000fe3b00;
    %load/vec4 v0x600002882d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002882c70_0;
    %load/vec4 v0x600002882910_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002882ac0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002882be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002882910_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002882ac0, 4;
    %assign/vec4 v0x600002882b50_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x124eac4c0;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002882a30_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002882a30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002882a30_0;
    %store/vec4a v0x600002882ac0, 4, 0;
    %load/vec4 v0x600002882a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002882a30_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x124eac7a0;
T_66 ;
    %wait E_0x600000fe3b00;
    %load/vec4 v0x600002883210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002883180_0;
    %load/vec4 v0x600002882e20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002882fd0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000028830f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002882e20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002882fd0, 4;
    %assign/vec4 v0x600002883060_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x124eac7a0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002882f40_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002882f40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002882f40_0;
    %store/vec4a v0x600002882fd0, 4, 0;
    %load/vec4 v0x600002882f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002882f40_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x124eaca80;
T_68 ;
    %wait E_0x600000fe3b00;
    %load/vec4 v0x600002883720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002883690_0;
    %load/vec4 v0x600002883330_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028834e0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002883600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002883330_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000028834e0, 4;
    %assign/vec4 v0x600002883570_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x124eaca80;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002883450_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002883450_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002883450_0;
    %store/vec4a v0x6000028834e0, 4, 0;
    %load/vec4 v0x600002883450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002883450_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x124eacd60;
T_70 ;
    %wait E_0x600000fe3b00;
    %load/vec4 v0x600002883c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002883ba0_0;
    %load/vec4 v0x600002883840_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028839f0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002883b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002883840_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000028839f0, 4;
    %assign/vec4 v0x600002883a80_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x124eacd60;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002883960_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002883960_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002883960_0;
    %store/vec4a v0x6000028839f0, 4, 0;
    %load/vec4 v0x600002883960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002883960_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x124eabdf0;
T_72 ;
    %wait E_0x600000fe39c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002883f00_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600002883f00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000028fd5f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000028fc360_0;
    %pad/u 32;
    %load/vec4 v0x600002883f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fd8c0_0, 4, 1;
    %load/vec4 v0x6000028fd0e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000028fc1b0_0;
    %pad/u 32;
    %load/vec4 v0x600002883f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fd7a0_0, 4, 1;
    %load/vec4 v0x6000028fd3b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000028fc2d0_0;
    %pad/u 32;
    %load/vec4 v0x600002883f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fd830_0, 4, 1;
    %load/vec4 v0x6000028fddd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000028fdc20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000028fc5a0_0;
    %pad/u 32;
    %load/vec4 v0x600002883f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fd950_0, 4, 1;
    %load/vec4 v0x6000028fcbd0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000028fca20_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000028fc090_0;
    %pad/u 32;
    %load/vec4 v0x600002883f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fd710_0, 4, 1;
    %load/vec4 v0x600002883f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002883f00_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x124eabdf0;
T_73 ;
    %wait E_0x600000fe3980;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002883f00_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002883f00_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000028fd8c0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fce10_0, 4, 1;
    %load/vec4 v0x6000028fd7a0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000028fd8c0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fccf0_0, 4, 1;
    %load/vec4 v0x6000028fd830_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000028fd8c0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000028fd7a0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fcd80_0, 4, 1;
    %load/vec4 v0x6000028fd950_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000028fd8c0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000028fd7a0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000028fd830_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fcea0_0, 4, 1;
    %load/vec4 v0x6000028fd710_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000028fd8c0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000028fd7a0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000028fd830_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000028fd950_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fcc60_0, 4, 1;
    %load/vec4 v0x6000028fce10_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000028fe010_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc000, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc6c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc750_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc510_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000028fccf0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000028fdef0_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc000, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc6c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc750_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc510_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000028fcd80_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000028fdf80_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc000, 4, 0;
    %load/vec4 v0x6000028fd320_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc6c0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc750_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc510_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000028fcea0_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000028fe0a0_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc000, 4, 0;
    %load/vec4 v0x6000028fdd40_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc6c0, 4, 0;
    %load/vec4 v0x6000028fddd0_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc750_0, 4, 1;
    %load/vec4 v0x6000028fdc20_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc510_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000028fcc60_0;
    %load/vec4 v0x600002883f00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000028fde60_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc000, 4, 0;
    %load/vec4 v0x6000028fcb40_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc6c0, 4, 0;
    %load/vec4 v0x6000028fcbd0_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc750_0, 4, 1;
    %load/vec4 v0x6000028fca20_0;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc510_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc000, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4a v0x6000028fc6c0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc750_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002883f00_0;
    %store/vec4 v0x6000028fc510_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600002883f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002883f00_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x124eabdf0;
T_74 ;
    %wait E_0x600000fe3b00;
    %load/vec4 v0x6000028fc360_0;
    %assign/vec4 v0x6000028fc3f0_0, 0;
    %load/vec4 v0x6000028fc1b0_0;
    %assign/vec4 v0x6000028fc240_0, 0;
    %load/vec4 v0x6000028fc5a0_0;
    %assign/vec4 v0x6000028fc630_0, 0;
    %load/vec4 v0x6000028fc090_0;
    %assign/vec4 v0x6000028fc120_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x124eabdf0;
T_75 ;
    %wait E_0x600000fe3900;
    %load/vec4 v0x6000028fc3f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028fc480, 4;
    %store/vec4 v0x6000028fd560_0, 0, 256;
    %load/vec4 v0x6000028fc240_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028fc480, 4;
    %store/vec4 v0x6000028fd050_0, 0, 256;
    %load/vec4 v0x6000028fc630_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028fc480, 4;
    %store/vec4 v0x6000028fdb90_0, 0, 256;
    %load/vec4 v0x6000028fc120_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000028fc480, 4;
    %store/vec4 v0x6000028fc990_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x124e9e5b0;
T_76 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028fbc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000028f9f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028fa010_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000028fa2e0_0;
    %assign/vec4 v0x6000028fa010_0, 0;
    %load/vec4 v0x6000028fa2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000028fa1c0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000028f9ef0, 4;
    %assign/vec4 v0x6000028f9f80_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x124e9e5b0;
T_77 ;
    %wait E_0x600000fe3b00;
    %load/vec4 v0x6000028fb960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000028fb8d0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000028fb840_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000028fb7b0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000028fb720_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000028f9ef0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x124e9e5b0;
T_78 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028fbc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028f4870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000028f47e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028f8d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028f8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028fb2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000028f8cf0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000028fb330_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000028f4870_0, 0;
    %load/vec4 v0x6000028faa30_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000028f47e0_0, 0;
    %load/vec4 v0x6000028fb330_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000028f8d80_0, 0;
    %load/vec4 v0x6000028f8d80_0;
    %assign/vec4 v0x6000028f8e10_0, 0;
    %load/vec4 v0x6000028fb210_0;
    %assign/vec4 v0x6000028fb2a0_0, 0;
    %load/vec4 v0x6000028fa6d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000028f8cf0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x124e9e5b0;
T_79 ;
    %wait E_0x600000fe0c40;
    %load/vec4 v0x6000028fbc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000028fb330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000028faac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000028fafd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000028faa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028fb210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028fb060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028fab50_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028fb210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028fab50_0, 0;
    %load/vec4 v0x6000028f4000_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000028fae20_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000028fb330_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000028fb330_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000028fafd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000028fafd0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000028fb330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028fb060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000028fafd0_0, 0;
    %load/vec4 v0x6000028fa490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000028fb060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000028faa30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000028fb330_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000028fb600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000028faa30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000028faa30_0, 0;
    %load/vec4 v0x6000028faa30_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028fb210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000028faac0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000028fb330_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000028fa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000028faac0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000028faac0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000028fbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000028fb330_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000028fafd0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000028fb330_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000028fab50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000028fb330_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x124eb0770;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f59e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f6250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f65b0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000028f6640_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f5b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f62e0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000028f5dd0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000028f5d40_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f5f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f5e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028f6130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028f5200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028f4fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028f5830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f5440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f5680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f5560_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000028f53b0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000028f54d0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x124eb0770;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000028f59e0_0;
    %inv;
    %store/vec4 v0x6000028f59e0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x124eb0770;
T_82 ;
    %vpi_call/w 3 129 "$display", "\000" {0 0 0};
    %vpi_call/w 3 130 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 131 "$display", "\342\225\221        Batch Processing Test: Y[n] = ReLU(X[n]\303\227W + b)        \342\225\221" {0 0 0};
    %vpi_call/w 3 132 "$display", "\342\225\221        N=%0d samples, shared weights W                         \342\225\221", P_0x125011480 {0 0 0};
    %vpi_call/w 3 133 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 134 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028f5a70_0, 0, 32;
    %vpi_call/w 3 141 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002882ac0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002882fd0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028834e0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028839f0, 4, 0;
    %pushi/vec4 16843009, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002882ac0, 4, 0;
    %pushi/vec4 33686018, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002882fd0, 4, 0;
    %pushi/vec4 50529027, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028834e0, 4, 0;
    %pushi/vec4 67372036, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000028839f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002882ac0, 4, 0;
    %vpi_call/w 3 158 "$display", "  X: %0d\303\227%0d batch (4 samples)", P_0x125011480, P_0x125011440 {0 0 0};
    %vpi_call/w 3 159 "$display", "  W: %0d\303\227%0d shared weights", P_0x125011440, P_0x125011440 {0 0 0};
    %vpi_call/w 3 160 "$display", "  b: %0d-element bias", P_0x125011440 {0 0 0};
    %vpi_call/w 3 165 "$display", "\000" {0 0 0};
    %vpi_call/w 3 166 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2147483648, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x6000028f5c20_0;
    %store/vec4a v0x6000028f9ef0, 4, 0;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 195 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 196 "$display", "  Flow: GEMM (all samples) \342\206\222 ADD bias \342\206\222 ReLU \342\206\222 Store" {0 0 0};
    %vpi_call/w 3 197 "$display", "  Note: Weight reuse - W loaded once, used for all samples" {0 0 0};
    %vpi_call/w 3 202 "$display", "\000" {0 0 0};
    %vpi_call/w 3 203 "$display", "[EXEC] Running batch inference..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f6250_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028f6250_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600000fe0280;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000028f65b0_0, 0, 1;
    %wait E_0x600000fe3b00;
    %wait E_0x600000fe3b00;
    %wait E_0x600000fe0280;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000028f65b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000028f5c20_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600000fe3b00;
    %load/vec4 v0x6000028f6490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 217 "$display", "  Completed in %0d cycles", v0x6000028f5c20_0 {0 0 0};
    %pushi/vec4 10000, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000028f5c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5c20_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x6000028f5c20_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 223 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x6000028f5a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5a70_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 232 "$display", "\000" {0 0 0};
    %vpi_call/w 3 233 "$display", "[VERIFY] Checking output Y (sample 0 only in this simplified test)..." {0 0 0};
    %vpi_call/w 3 236 "$display", "  Y[0] raw: %h", &APV<v0x600002882ac0, 16, 0, 128> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000028f5cb0_0, 0, 32;
T_82.6 ;
    %load/vec4 v0x6000028f5cb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.7, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002882ac0, 4;
    %load/vec4 v0x6000028f5cb0_0;
    %muli 32, 0, 32;
    %part/s 32;
    %store/vec4 v0x6000028f4e10_0, 0, 32;
    %ix/getv/s 4, v0x6000028f5cb0_0;
    %load/vec4a v0x6000028f4d80, 4;
    %store/vec4 v0x6000028f5b00_0, 0, 32;
    %load/vec4 v0x6000028f4e10_0;
    %load/vec4 v0x6000028f5b00_0;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 243 "$display", "    PASS: Y[0,%0d] = %0d", v0x6000028f5cb0_0, v0x6000028f4e10_0 {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 245 "$display", "    FAIL: Y[0,%0d] = %0d, expected %0d", v0x6000028f5cb0_0, v0x6000028f4e10_0, v0x6000028f5b00_0 {0 0 0};
    %load/vec4 v0x6000028f5a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5a70_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x6000028f5cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000028f5cb0_0, 0, 32;
    %jmp T_82.6;
T_82.7 ;
    %vpi_call/w 3 251 "$display", "\000" {0 0 0};
    %vpi_call/w 3 252 "$display", "  GEMM output Z (all samples):" {0 0 0};
    %vpi_call/w 3 253 "$display", "    Z[0]: %h", &APV<v0x600002882ac0, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 254 "$display", "    Z[1]: %h", &APV<v0x600002882fd0, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 255 "$display", "    Z[2]: %h", &APV<v0x6000028834e0, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 256 "$display", "    Z[3]: %h", &APV<v0x6000028839f0, 8, 0, 128> {0 0 0};
    %vpi_call/w 3 261 "$display", "\000" {0 0 0};
    %vpi_call/w 3 262 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 263 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 264 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000028f5a70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 266 "$display", "\342\225\221   PASSED: Batch processing with shared weights             \342\225\221" {0 0 0};
    %vpi_call/w 3 267 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 268 "$display", ">>> BATCH PROCESSING TEST PASSED! <<<" {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 270 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x6000028f5a70_0 {0 0 0};
    %vpi_call/w 3 271 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 272 "$display", ">>> BATCH PROCESSING TEST FAILED <<<" {0 0 0};
T_82.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 276 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x124eb0770;
T_83 ;
    %delay 200000000, 0;
    %vpi_call/w 3 281 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 282 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_batch_inference.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
