/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 24 248 192 264)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "FPGA_CLK" (rect 5 0 64 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -32 264 24 280))
)
(pin
	(input)
	(rect 320 232 488 248)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "KEY4" (rect 5 0 34 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 192 192 248 208))
)
(pin
	(output)
	(rect 712 248 888 264)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LED[1]" (rect 90 0 124 11)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 944 208 1000 224))
)
(pin
	(bidir)
	(rect 952 264 1128 280)
	(text "BIDIR" (rect 1 0 26 10)(font "Arial" (font_size 6)))
	(text "beep" (rect 90 0 115 13)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 56 4)(pt 78 4))
		(line (pt 0 8)(pt 52 8))
		(line (pt 56 12)(pt 78 12))
		(line (pt 78 4)(pt 82 8))
		(line (pt 78 12)(pt 82 8))
		(line (pt 56 4)(pt 52 8))
		(line (pt 52 8)(pt 56 12))
	)
	(text "VCC" (rect 4 7 24 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 1128 280 1192 296))
)
(symbol
	(rect 568 208 712 304)
	(text "chave_led_buzzer" (rect 5 0 107 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 79 26 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "KEY" (rect 0 0 23 15)(font "Intel Clear" (font_size 8)))
		(text "KEY" (rect 21 27 44 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "FPGA_CLK" (rect 0 0 60 15)(font "Intel Clear" (font_size 8)))
		(text "FPGA_CLK" (rect 21 43 81 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "freq_in" (rect 0 0 40 15)(font "Intel Clear" (font_size 8)))
		(text "freq_in" (rect 21 59 61 74)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 144 32)
		(output)
		(text "BIT" (rect 0 0 20 15)(font "Intel Clear" (font_size 8)))
		(text "BIT" (rect 103 27 123 42)(font "Intel Clear" (font_size 8)))
		(line (pt 144 32)(pt 128 32))
	)
	(port
		(pt 144 48)
		(output)
		(text "LED" (rect 0 0 23 15)(font "Intel Clear" (font_size 8)))
		(text "LED" (rect 100 43 123 58)(font "Intel Clear" (font_size 8)))
		(line (pt 144 48)(pt 128 48))
	)
	(port
		(pt 144 64)
		(output)
		(text "beep" (rect 0 0 29 15)(font "Intel Clear" (font_size 8)))
		(text "beep" (rect 94 59 123 74)(font "Intel Clear" (font_size 8)))
		(line (pt 144 64)(pt 128 64))
	)
	(drawing
		(rectangle (rect 16 16 128 80))
	)
)
(symbol
	(rect 320 272 480 368)
	(text "freq_523hz" (rect 5 0 71 15)(font "Intel Clear" (font_size 8)))
	(text "inst3" (rect 8 79 32 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "FPGA_CLK" (rect 0 0 60 15)(font "Intel Clear" (font_size 8)))
		(text "FPGA_CLK" (rect 21 27 81 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 160 32)
		(output)
		(text "clk_out" (rect 0 0 42 15)(font "Intel Clear" (font_size 8)))
		(text "clk_out" (rect 97 27 139 42)(font "Intel Clear" (font_size 8)))
		(line (pt 160 32)(pt 144 32))
	)
	(drawing
		(rectangle (rect 16 16 144 80))
	)
)
(symbol
	(rect 512 224 560 256)
	(text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6)))
	(text "inst11" (rect 3 21 34 34)(font "Intel Clear" ))
	(port
		(pt 0 16)
		(input)
		(text "IN" (rect 2 7 16 18)(font "Courier New" (bold))(invisible))
		(text "IN" (rect 2 7 16 18)(font "Courier New" (bold))(invisible))
		(line (pt 0 16)(pt 13 16))
	)
	(port
		(pt 48 16)
		(output)
		(text "OUT" (rect 32 7 52 18)(font "Courier New" (bold))(invisible))
		(text "OUT" (rect 32 7 52 18)(font "Courier New" (bold))(invisible))
		(line (pt 39 16)(pt 48 16))
	)
	(drawing
		(line (pt 13 25)(pt 13 7))
		(line (pt 13 7)(pt 31 16))
		(line (pt 13 25)(pt 31 16))
		(circle (rect 31 12 39 20))
	)
)
(connector
	(pt 568 272)
	(pt 528 272)
)
(connector
	(pt 528 272)
	(pt 528 304)
)
(connector
	(pt 528 304)
	(pt 480 304)
)
(connector
	(pt 320 304)
	(pt 264 304)
)
(connector
	(pt 192 256)
	(pt 264 256)
)
(connector
	(pt 264 256)
	(pt 568 256)
)
(connector
	(pt 488 240)
	(pt 512 240)
)
(connector
	(pt 560 240)
	(pt 568 240)
)
(connector
	(pt 264 256)
	(pt 264 304)
)
(connector
	(pt 712 272)
	(pt 952 272)
)
(junction (pt 264 256))
