#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Nov 22 19:21:22 2017
# Process ID: 4176
# Current directory: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent580 D:\svn\FPGA\AX7020\course_s3\06_lcd7\vivado\ts_an071_linux.xpr
# Log file: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/vivado.log
# Journal file: D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 846.715 ; gain = 275.660
launch_sdk -workspace D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk -hwspec D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk -hwspec D:/svn/FPGA/AX7020/course_s3/06_lcd7/vivado/ts_an071_linux.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 19:23:23 2017...
