{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628957275632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628957275632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 14 13:07:55 2021 " "Processing started: Sat Aug 14 13:07:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628957275632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628957275632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM_Input_Output_Address_Input_Output_Gate -c RAM_Input_Output_Address_Input_Output_Gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off RAM_Input_Output_Address_Input_Output_Gate -c RAM_Input_Output_Address_Input_Output_Gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628957275632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628957276192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628957276192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_input_output_address_input_output_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_input_output_address_input_output_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_Input_Output_Address_Input_Output_Gate-behavioral " "Found design unit 1: RAM_Input_Output_Address_Input_Output_Gate-behavioral" {  } { { "RAM_Input_Output_Address_Input_Output_Gate.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_A/RAM_Input_Output_Address_Input_Output_Gate.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628957296705 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_Input_Output_Address_Input_Output_Gate " "Found entity 1: RAM_Input_Output_Address_Input_Output_Gate" {  } { { "RAM_Input_Output_Address_Input_Output_Gate.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_A/RAM_Input_Output_Address_Input_Output_Gate.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628957296705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628957296705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM_Input_Output_Address_Input_Output_Gate " "Elaborating entity \"RAM_Input_Output_Address_Input_Output_Gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628957296750 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ram_input_data RAM_Input_Output_Address_Input_Output_Gate.vhd(36) " "Using initial value X (don't care) for net \"ram_input_data\" at RAM_Input_Output_Address_Input_Output_Gate.vhd(36)" {  } { { "RAM_Input_Output_Address_Input_Output_Gate.vhd" "" { Text "E:/Users/Roniere Resende/Documents/Meus Documentos/Estudo de Tecnologias/Postgraduate Studies/Embedded Electronic/Class/4 - FPGA/Exercises - Roniere/Class 3/Ex_3_A/RAM_Input_Output_Address_Input_Output_Gate.vhd" 36 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1628957296753 "|RAM_Input_Output_Address_Input_Output_Gate"}
