-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 20.1 (Build Build 720 11/11/2020)
-- Created on Wed Apr 05 20:36:26 2023

FUNCTION control_signals_logic (opcode[4..0], t0, t1, t2, t3, t4, t5, t6, t7, neq0, con)
	RETURNS (irin, c1out, c2out, gra, grb, grc, main, mdbus, mdrd, mdout, pcin, pcout, ain, cin, cout, add_op, sub_op, neg_op, and_op, or_op, not_op, shr_op, shra_op, shl_op, shc_op, ceqb_op, incr4_op, baout, rin, rout, end_sig, stop_sig, read_control, write_control, wait_sig, goto6, conin, ld_shift, decr);
