$date
	Fri May 24 19:01:11 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_half_adder $end
$var wire 1 ! tb_HA_sum $end
$var wire 1 " tb_HA_cout $end
$var reg 1 # tb_HA_in1 $end
$var reg 1 $ tb_HA_in2 $end
$scope module uut $end
$var wire 1 " HA_cout $end
$var wire 1 # HA_in1 $end
$var wire 1 $ HA_in2 $end
$var wire 1 ! HA_sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#2000
1!
1$
#4000
0$
1#
#6000
0!
1"
1$
#10000
