// Seed: 3500011437
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output uwire id_4,
    input tri id_5
);
  tri1 id_7 = id_2;
  assign id_4 = id_3;
  assign id_7 = 0 + id_5;
  id_8(
      .id_0(1), .id_1(), .id_2(id_4 ==? id_2)
  );
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    output supply1 id_8,
    input tri1 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_9,
      id_8,
      id_1
  );
  always @(!1);
endmodule
