
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.348028                       # Number of seconds simulated
sim_ticks                                348027825000                       # Number of ticks simulated
final_tick                               348027825000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63461                       # Simulator instruction rate (inst/s)
host_op_rate                                    70654                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              955274629                       # Simulator tick rate (ticks/s)
host_mem_usage                                 689672                       # Number of bytes of host memory used
host_seconds                                   364.32                       # Real time elapsed on the host
sim_insts                                    23120435                       # Number of instructions simulated
sim_ops                                      25740829                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           43712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data      1310738752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total          1310782464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        43712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          43712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks   1310667968                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total       1310667968                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              683                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data         20480293                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total             20480976                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks      20479187                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total            20479187                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             125599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         3766189534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             3766315133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        125599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            125599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks      3765986148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total            3765986148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks      3765986148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            125599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        3766189534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            7532301281                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  654112                       # Number of BP lookups
system.cpu.branchPred.condPredicted            654112                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1096                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               641086                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     137                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 72                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          641086                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             640309                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              777                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          380                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tageLongestMatchProviderCorrect       550204                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tageBimodalProviderCorrect       101225                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tageLongestMatchProviderWrong           10                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.bimodalAltMatchProviderWrong            1                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tageBimodalProviderWrong          615                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tageAltMatchProviderWouldHaveHit            5                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tageLongestMatchProviderWouldHaveHit            1                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::1        10188                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::2           81                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::3       280007                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::4        10007                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::5            3                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::6       229936                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::7         9996                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::8         9996                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::10            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::11            0                       # TAGE provider for longest match
system.cpu.branchPred.tageLongestMatchProvider::12            0                       # TAGE provider for longest match
system.cpu.branchPred.tageAltMatchProvider::0       290281                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::1            6                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::2            5                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::3       239930                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::6        19992                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::9            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::10            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.cpu.branchPred.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.loopPredictorCorrect           57                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loopPredictorWrong            1                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       12682                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    20492191                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            81                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            51                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3202866                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            75                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    348027825000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        348027826                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3210002                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       23131991                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      654112                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             640446                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     344816494                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    2224                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           180                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   3202836                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   313                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          348027804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.074021                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.367702                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                333866497     95.93%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2561116      0.74%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11600191      3.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            348027804                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.001879                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.066466                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  3838743                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             331310839                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2016273                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              10860837                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1112                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               25753743                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   1112                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  7689588                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               113043932                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            238                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   8406121                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             218886813                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               25752015                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    64                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents              218256599                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             8514781                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              91888613                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         66804556                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4445                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8502701                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    12080                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             20                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  21740281                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                13054                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            20492567                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                22                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               34                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   25748556                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 107                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  25746470                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               433                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            7833                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9460                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             83                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     348027804                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.073978                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.276066                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           323622483     92.99%     92.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23064172      6.63%     99.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1341149      0.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       348027804                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               406      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5239679     20.35%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   19      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  19      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  112      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     20.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  157      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 302      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     20.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                12690      0.05%     20.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            20491854     79.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             147      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            469      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25746470                       # Type of FU issued
system.cpu.iq.rate                           0.073978                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          399516537                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          25753969                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     25742827                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4640                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2530                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2261                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               25743752                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2312                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               36                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          939                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          574                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1112                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3219                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles             113037681                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            25748663                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                24                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 13054                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             20492567                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents             112417681                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             96                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1148                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1244                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              25745554                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 12672                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               916                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     20504860                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   652352                       # Number of branches executed
system.cpu.iew.exec_stores                   20492188                       # Number of stores executed
system.cpu.iew.exec_rate                     0.073976                       # Inst execution rate
system.cpu.iew.wb_sent                       25745359                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      25745088                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3274748                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3941165                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.073974                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.830909                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            7833                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1108                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    348023473                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.073963                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.276018                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    323621431     92.99%     92.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     23063255      6.63%     99.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1338787      0.38%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    348023473                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             23120435                       # Number of instructions committed
system.cpu.commit.committedOps               25740829                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       20504108                       # Number of memory references committed
system.cpu.commit.loads                         12115                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                     652113                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2232                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  25739077                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  191                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          133      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          5235367     20.34%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              19      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             19      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             110      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             156      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            301      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     20.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           12011      0.05%     20.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       20491554     79.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          104      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          439      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          25740829                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1338787                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    372433348                       # The number of ROB reads
system.cpu.rob.rob_writes                    51501659                       # The number of ROB writes
system.cpu.timesIdled                              32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              22                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    23120435                       # Number of Instructions Simulated
system.cpu.committedOps                      25740829                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              15.052823                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        15.052823                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.066433                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.066433                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 66794554                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4598766                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      4255                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1734                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3262262                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3907177                       # number of cc regfile writes
system.cpu.misc_regfile_reads                21810387                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.919065                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            20504508                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          20480293                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.001182                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle             33000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.919065                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999921                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          613                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          61489439                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         61489439                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         2364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2364                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        21851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          21851                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        24215                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            24215                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        24215                       # number of overall hits
system.cpu.dcache.overall_hits::total           24215                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10214                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10214                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data     20470144                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     20470144                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data     20480358                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       20480358                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     20480358                       # number of overall misses
system.cpu.dcache.overall_misses::total      20480358                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    143199000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    143199000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 347959442000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 347959442000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data 348102641000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 348102641000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 348102641000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 348102641000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        12578                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        12578                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data     20491995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     20491995                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     20504573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20504573                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     20504573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20504573                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.812053                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.812053                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.998934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.998934                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.998819                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.998819                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.998819                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.998819                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14019.874682                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14019.874682                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 16998.387603                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16998.387603                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 16996.902154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16996.902154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 16996.902154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16996.902154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     20479187                       # number of writebacks
system.cpu.dcache.writebacks::total          20479187                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           65                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           65                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           65                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           65                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           65                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10149                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10149                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     20470144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     20470144                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data     20480293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20480293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     20480293                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20480293                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    121913000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    121913000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 307019154000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 307019154000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 307141067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 307141067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 307141067000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 307141067000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.806885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.806885                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.998934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.998934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.998816                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.998816                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.998816                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.998816                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12012.316484                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12012.316484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 14998.387603                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14998.387603                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14996.907857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14996.907857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14996.907857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14996.907857                       # average overall mshr miss latency
system.cpu.dcache.replacements               20479269                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           252.994918                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3202787                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               682                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4696.168622                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             12000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.994918                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.988261                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          161                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6406354                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6406354                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3202105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3202105                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3202105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3202105                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3202105                       # number of overall hits
system.cpu.icache.overall_hits::total         3202105                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          731                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           731                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          731                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            731                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          731                       # number of overall misses
system.cpu.icache.overall_misses::total           731                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      9938000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9938000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst      9938000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9938000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      9938000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9938000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3202836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3202836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3202836                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3202836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3202836                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3202836                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000228                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000228                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000228                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000228                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000228                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000228                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13595.075239                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13595.075239                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13595.075239                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13595.075239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13595.075239                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13595.075239                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           48                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           48                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           48                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          683                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          683                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          683                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          683                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          683                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      8244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      8244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      8244000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8244000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12070.278184                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12070.278184                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12070.278184                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12070.278184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12070.278184                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12070.278184                       # average overall mshr miss latency
system.cpu.icache.replacements                    429                       # number of replacements
system.interrupt_xbar.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.interrupt_xbar.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.interrupt_xbar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.interrupt_xbar.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.interrupt_xbar.snoops                        0                       # Total snoops (count)
system.interrupt_xbar.snoopTraffic                  0                       # Total snoop traffic (bytes)
system.interrupt_xbar.snoop_fanout::samples            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::mean          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::stdev          nan                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::underflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::0               0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::overflows            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::min_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::max_value            0                       # Request fanout histogram
system.interrupt_xbar.snoop_fanout::total            0                       # Request fanout histogram
system.membus.snoop_filter.tot_requests      40960674                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     20479698                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 348027825000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10831                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     20479187                       # Transaction distribution
system.membus.trans_dist::CleanEvict              511                       # Transaction distribution
system.membus.trans_dist::ReadExReq          20470144                       # Transaction distribution
system.membus.trans_dist::ReadExResp         20470144                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10832                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrl.port         1794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrl.port     61439855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               61441649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrl.port        43648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrl.port   2621406720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2621450368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20480976                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20480976    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20480976                       # Request fanout histogram
system.membus.reqLayer0.occupancy        122877422000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              35.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3410000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy       102401465000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             29.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
