module top (
    /** Input Ports */
    input wire [3:0] bcd,
    /** Output Ports */
    output logic [6:0] seg7
);

/** Logic */
wire a = bcd[3];
wire b = bcd[2];
wire c = bcd[1];
wire d = bcd[0];
/** would have been a lot faster if i just just case statements */
always @(*) begin
    case (bcd)
        4'h0: seg7 = 7'b1111110; 
        4'h1: seg7 = 7'b0110000;
        4'h2: seg7 = 7'b1101101;
        4'h3: seg7 = 7'b1111001;
        4'h4: seg7 = 7'b0110011;
        4'h5: seg7 = 7'b1011011;
        4'h6: seg7 = 7'b1011111;
        4'h7: seg7 = 7'b1110000;
        4'h8: seg7 = 7'b1111111;
        4'h9: seg7 = 7'b1111011;
        4'hA: seg7 = 7'b1110111;
        4'hB: seg7 = 7'b0011111;
        4'hC: seg7 = 7'b1001110;
        4'hD: seg7 = 7'b0111101;
        4'hE: seg7 = 7'b1001111;
        4'hF: seg7 = 7'b1000111;
        default: seg7 = 7'b0111111; 
    endcase
end

endmodule