{
  "design": {
    "design_info": {
      "boundary_crc": "0xA4FCEDE23305E979",
      "device": "xc7z045ffg900-3",
      "gen_directory": "../../../../cosm-plus-sys.gen/sources_1/bd/sys_top",
      "name": "sys_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "proc_sys_reset_2": "",
      "proc_sys_reset_3": "",
      "gpic_0_sub_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {},
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {},
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {},
        "m06_couplers": {
          "auto_pc": ""
        },
        "m07_couplers": {}
      },
      "gpic_0_sub_1": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {},
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {},
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {},
        "m06_couplers": {
          "auto_pc": ""
        },
        "m07_couplers": {}
      },
      "gpic_1": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": "",
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "hpic_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_us_cc_df": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "auto_us_cc_df": ""
        },
        "s02_couplers": {
          "s02_regslice": "",
          "auto_us_cc_df": ""
        },
        "s03_couplers": {
          "s03_regslice": "",
          "auto_us_cc_df": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        }
      },
      "hpic_1": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": "",
          "auto_us_cc_df": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "auto_us_cc_df": ""
        },
        "s02_couplers": {
          "s02_regslice": "",
          "auto_us_cc_df": ""
        },
        "s03_couplers": {
          "s03_regslice": "",
          "auto_us_cc_df": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        }
      },
      "hpic_2": {
        "s00_couplers": {
          "s00_data_fifo": "",
          "auto_pc": ""
        }
      },
      "axi_gpio_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_1": "",
      "axi_bram_ctrl_2": "",
      "axi_bram_ctrl_3": "",
      "blk_mem_gen_0": "",
      "blk_mem_gen_1": "",
      "blk_mem_gen_2": "",
      "blk_mem_gen_3": "",
      "pll_bank11": "",
      "pll_bank12": "",
      "pll_bank13": "",
      "axi_bram_ctrl_4": "",
      "axi_bram_ctrl_5": "",
      "axi_bram_ctrl_6": "",
      "axi_bram_ctrl_7": "",
      "pll_bank33": "",
      "pll_bank34": "",
      "pll_bank35": "",
      "blk_mem_gen_4": "",
      "blk_mem_gen_5": "",
      "blk_mem_gen_6": "",
      "blk_mem_gen_7": "",
      "gpic_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": "",
          "auto_pc": ""
        },
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_cc": ""
        }
      },
      "xlconcat_0": "",
      "bch_skes_256B_21B_13b_0": "",
      "bch_skes_256B_21B_13b_1": "",
      "bch_sccs_256B_21B_13b_0": "",
      "bch_sccs_256B_21B_13b_1": "",
      "bch_sccs_256B_21B_13b_2": "",
      "bch_sccs_256B_21B_13b_3": "",
      "bch_sccs_256B_21B_13b_4": "",
      "bch_sccs_256B_21B_13b_5": "",
      "bch_sccs_256B_21B_13b_6": "",
      "bch_sccs_256B_21B_13b_7": "",
      "gpic_0_sub": {
        "xbar": "",
        "s00_couplers": {
          "s00_data_fifo": ""
        },
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {
          "auto_cc": ""
        },
        "m02_couplers": {
          "auto_cc": ""
        },
        "m03_couplers": {
          "auto_cc": ""
        }
      },
      "iodelay_if_0": "",
      "iodelay_if_1": "",
      "iodelay_if_0_dqs": "",
      "iodelay_if_1_dqs": "",
      "v2nfc_0": "",
      "v2nfc_1": "",
      "v2nfc_2": "",
      "v2nfc_3": "",
      "v2nfc_4": "",
      "v2nfc_5": "",
      "v2nfc_6": "",
      "v2nfc_7": "",
      "t4nfc_hlper_0": "",
      "t4nfc_hlper_1": "",
      "t4nfc_hlper_2": "",
      "t4nfc_hlper_3": "",
      "t4nfc_hlper_4": "",
      "t4nfc_hlper_5": "",
      "t4nfc_hlper_6": "",
      "t4nfc_hlper_7": "",
      "nvme_ctrl_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "user_led": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_O": {
            "physical_name": "user_led_tri_o",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "user_sw": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
        "port_maps": {
          "TRI_I": {
            "physical_name": "user_sw_tri_i",
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "pcie_lane": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_lane_rxn",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_lane_txn",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_lane_rxp",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_lane_txp",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "pcie_ref_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_ref_clk_clk_p",
            "direction": "I"
          },
          "CLK_N": {
            "physical_name": "pcie_ref_clk_clk_n",
            "direction": "I"
          }
        }
      },
      "nand_if_0": {
        "mode": "Master",
        "vlnv_bus_definition": "enclab:user:nand_if:1.0",
        "vlnv": "enclab:user:nand_if_rtl:1.0",
        "port_maps": {
          "NAND_DQS_P": {
            "physical_name": "nand_if_0_nand_dqs_p",
            "direction": "IO"
          },
          "NAND_DQS_N": {
            "physical_name": "nand_if_0_nand_dqs_n",
            "direction": "IO"
          },
          "NAND_DQ": {
            "physical_name": "nand_if_0_nand_dq",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "NAND_CE": {
            "physical_name": "nand_if_0_nand_ce",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NAND_WE": {
            "physical_name": "nand_if_0_nand_we",
            "direction": "O"
          },
          "NAND_RE_P": {
            "physical_name": "nand_if_0_nand_re_p",
            "direction": "O"
          },
          "NAND_RE_N": {
            "physical_name": "nand_if_0_nand_re_n",
            "direction": "O"
          },
          "NAND_RB": {
            "physical_name": "nand_if_0_nand_rb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "NAND_WP": {
            "physical_name": "nand_if_0_nand_wp",
            "direction": "O"
          },
          "NAND_ALE": {
            "physical_name": "nand_if_0_nand_ale",
            "direction": "O"
          },
          "NAND_CLE": {
            "physical_name": "nand_if_0_nand_cle",
            "direction": "O"
          }
        }
      },
      "nand_if_1": {
        "mode": "Master",
        "vlnv_bus_definition": "enclab:user:nand_if:1.0",
        "vlnv": "enclab:user:nand_if_rtl:1.0",
        "port_maps": {
          "NAND_DQS_P": {
            "physical_name": "nand_if_1_nand_dqs_p",
            "direction": "IO"
          },
          "NAND_DQS_N": {
            "physical_name": "nand_if_1_nand_dqs_n",
            "direction": "IO"
          },
          "NAND_DQ": {
            "physical_name": "nand_if_1_nand_dq",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "NAND_CE": {
            "physical_name": "nand_if_1_nand_ce",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NAND_WE": {
            "physical_name": "nand_if_1_nand_we",
            "direction": "O"
          },
          "NAND_RE_P": {
            "physical_name": "nand_if_1_nand_re_p",
            "direction": "O"
          },
          "NAND_RE_N": {
            "physical_name": "nand_if_1_nand_re_n",
            "direction": "O"
          },
          "NAND_RB": {
            "physical_name": "nand_if_1_nand_rb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "NAND_WP": {
            "physical_name": "nand_if_1_nand_wp",
            "direction": "O"
          },
          "NAND_ALE": {
            "physical_name": "nand_if_1_nand_ale",
            "direction": "O"
          },
          "NAND_CLE": {
            "physical_name": "nand_if_1_nand_cle",
            "direction": "O"
          }
        }
      },
      "nand_if_2": {
        "mode": "Master",
        "vlnv_bus_definition": "enclab:user:nand_if:1.0",
        "vlnv": "enclab:user:nand_if_rtl:1.0",
        "port_maps": {
          "NAND_DQS_P": {
            "physical_name": "nand_if_2_nand_dqs_p",
            "direction": "IO"
          },
          "NAND_DQS_N": {
            "physical_name": "nand_if_2_nand_dqs_n",
            "direction": "IO"
          },
          "NAND_DQ": {
            "physical_name": "nand_if_2_nand_dq",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "NAND_CE": {
            "physical_name": "nand_if_2_nand_ce",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NAND_WE": {
            "physical_name": "nand_if_2_nand_we",
            "direction": "O"
          },
          "NAND_RE_P": {
            "physical_name": "nand_if_2_nand_re_p",
            "direction": "O"
          },
          "NAND_RE_N": {
            "physical_name": "nand_if_2_nand_re_n",
            "direction": "O"
          },
          "NAND_RB": {
            "physical_name": "nand_if_2_nand_rb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "NAND_WP": {
            "physical_name": "nand_if_2_nand_wp",
            "direction": "O"
          },
          "NAND_ALE": {
            "physical_name": "nand_if_2_nand_ale",
            "direction": "O"
          },
          "NAND_CLE": {
            "physical_name": "nand_if_2_nand_cle",
            "direction": "O"
          }
        }
      },
      "nand_if_3": {
        "mode": "Master",
        "vlnv_bus_definition": "enclab:user:nand_if:1.0",
        "vlnv": "enclab:user:nand_if_rtl:1.0",
        "port_maps": {
          "NAND_DQS_P": {
            "physical_name": "nand_if_3_nand_dqs_p",
            "direction": "IO"
          },
          "NAND_DQS_N": {
            "physical_name": "nand_if_3_nand_dqs_n",
            "direction": "IO"
          },
          "NAND_DQ": {
            "physical_name": "nand_if_3_nand_dq",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "NAND_CE": {
            "physical_name": "nand_if_3_nand_ce",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NAND_WE": {
            "physical_name": "nand_if_3_nand_we",
            "direction": "O"
          },
          "NAND_RE_P": {
            "physical_name": "nand_if_3_nand_re_p",
            "direction": "O"
          },
          "NAND_RE_N": {
            "physical_name": "nand_if_3_nand_re_n",
            "direction": "O"
          },
          "NAND_RB": {
            "physical_name": "nand_if_3_nand_rb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "NAND_WP": {
            "physical_name": "nand_if_3_nand_wp",
            "direction": "O"
          },
          "NAND_ALE": {
            "physical_name": "nand_if_3_nand_ale",
            "direction": "O"
          },
          "NAND_CLE": {
            "physical_name": "nand_if_3_nand_cle",
            "direction": "O"
          }
        }
      },
      "nand_if_4": {
        "mode": "Master",
        "vlnv_bus_definition": "enclab:user:nand_if:1.0",
        "vlnv": "enclab:user:nand_if_rtl:1.0",
        "port_maps": {
          "NAND_DQS_P": {
            "physical_name": "nand_if_4_nand_dqs_p",
            "direction": "IO"
          },
          "NAND_DQS_N": {
            "physical_name": "nand_if_4_nand_dqs_n",
            "direction": "IO"
          },
          "NAND_DQ": {
            "physical_name": "nand_if_4_nand_dq",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "NAND_CE": {
            "physical_name": "nand_if_4_nand_ce",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NAND_WE": {
            "physical_name": "nand_if_4_nand_we",
            "direction": "O"
          },
          "NAND_RE_P": {
            "physical_name": "nand_if_4_nand_re_p",
            "direction": "O"
          },
          "NAND_RE_N": {
            "physical_name": "nand_if_4_nand_re_n",
            "direction": "O"
          },
          "NAND_RB": {
            "physical_name": "nand_if_4_nand_rb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "NAND_WP": {
            "physical_name": "nand_if_4_nand_wp",
            "direction": "O"
          },
          "NAND_ALE": {
            "physical_name": "nand_if_4_nand_ale",
            "direction": "O"
          },
          "NAND_CLE": {
            "physical_name": "nand_if_4_nand_cle",
            "direction": "O"
          }
        }
      },
      "nand_if_5": {
        "mode": "Master",
        "vlnv_bus_definition": "enclab:user:nand_if:1.0",
        "vlnv": "enclab:user:nand_if_rtl:1.0",
        "port_maps": {
          "NAND_DQS_P": {
            "physical_name": "nand_if_5_nand_dqs_p",
            "direction": "IO"
          },
          "NAND_DQS_N": {
            "physical_name": "nand_if_5_nand_dqs_n",
            "direction": "IO"
          },
          "NAND_DQ": {
            "physical_name": "nand_if_5_nand_dq",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "NAND_CE": {
            "physical_name": "nand_if_5_nand_ce",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NAND_WE": {
            "physical_name": "nand_if_5_nand_we",
            "direction": "O"
          },
          "NAND_RE_P": {
            "physical_name": "nand_if_5_nand_re_p",
            "direction": "O"
          },
          "NAND_RE_N": {
            "physical_name": "nand_if_5_nand_re_n",
            "direction": "O"
          },
          "NAND_RB": {
            "physical_name": "nand_if_5_nand_rb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "NAND_WP": {
            "physical_name": "nand_if_5_nand_wp",
            "direction": "O"
          },
          "NAND_ALE": {
            "physical_name": "nand_if_5_nand_ale",
            "direction": "O"
          },
          "NAND_CLE": {
            "physical_name": "nand_if_5_nand_cle",
            "direction": "O"
          }
        }
      },
      "nand_if_6": {
        "mode": "Master",
        "vlnv_bus_definition": "enclab:user:nand_if:1.0",
        "vlnv": "enclab:user:nand_if_rtl:1.0",
        "port_maps": {
          "NAND_DQS_P": {
            "physical_name": "nand_if_6_nand_dqs_p",
            "direction": "IO"
          },
          "NAND_DQS_N": {
            "physical_name": "nand_if_6_nand_dqs_n",
            "direction": "IO"
          },
          "NAND_DQ": {
            "physical_name": "nand_if_6_nand_dq",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "NAND_CE": {
            "physical_name": "nand_if_6_nand_ce",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NAND_WE": {
            "physical_name": "nand_if_6_nand_we",
            "direction": "O"
          },
          "NAND_RE_P": {
            "physical_name": "nand_if_6_nand_re_p",
            "direction": "O"
          },
          "NAND_RE_N": {
            "physical_name": "nand_if_6_nand_re_n",
            "direction": "O"
          },
          "NAND_RB": {
            "physical_name": "nand_if_6_nand_rb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "NAND_WP": {
            "physical_name": "nand_if_6_nand_wp",
            "direction": "O"
          },
          "NAND_ALE": {
            "physical_name": "nand_if_6_nand_ale",
            "direction": "O"
          },
          "NAND_CLE": {
            "physical_name": "nand_if_6_nand_cle",
            "direction": "O"
          }
        }
      },
      "nand_if_7": {
        "mode": "Master",
        "vlnv_bus_definition": "enclab:user:nand_if:1.0",
        "vlnv": "enclab:user:nand_if_rtl:1.0",
        "port_maps": {
          "NAND_DQS_P": {
            "physical_name": "nand_if_7_nand_dqs_p",
            "direction": "IO"
          },
          "NAND_DQS_N": {
            "physical_name": "nand_if_7_nand_dqs_n",
            "direction": "IO"
          },
          "NAND_DQ": {
            "physical_name": "nand_if_7_nand_dq",
            "direction": "IO",
            "left": "7",
            "right": "0"
          },
          "NAND_CE": {
            "physical_name": "nand_if_7_nand_ce",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "NAND_WE": {
            "physical_name": "nand_if_7_nand_we",
            "direction": "O"
          },
          "NAND_RE_P": {
            "physical_name": "nand_if_7_nand_re_p",
            "direction": "O"
          },
          "NAND_RE_N": {
            "physical_name": "nand_if_7_nand_re_n",
            "direction": "O"
          },
          "NAND_RB": {
            "physical_name": "nand_if_7_nand_rb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "NAND_WP": {
            "physical_name": "nand_if_7_nand_wp",
            "direction": "O"
          },
          "NAND_ALE": {
            "physical_name": "nand_if_7_nand_ale",
            "direction": "O"
          },
          "NAND_CLE": {
            "physical_name": "nand_if_7_nand_cle",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "pcie_perst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "ip_revision": "7",
        "xci_name": "sys_top_processing_system7_0_0",
        "xci_path": "ip\\sys_top_processing_system7_0_0_1\\sys_top_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "1000.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.101011"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "66.666672"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "66.666672"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "250.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "1000"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "66666672"
          },
          "PCW_CLK1_FREQ": {
            "value": "66666672"
          },
          "PCW_CLK2_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "250000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "1000"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.3333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x3FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": {
            "value": "x8"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "1"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "0"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "1"
          },
          "PCW_EN_RST2_PORT": {
            "value": "1"
          },
          "PCW_EN_RST3_PORT": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "0"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK3_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "66.66666666"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "66.66666666"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "250"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK3_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_BASEADDR": {
            "value": "0xE0004000"
          },
          "PCW_I2C0_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_HIGHADDR": {
            "value": "0xE0004FFF"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "MIO 50 .. 51"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "HSTL 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#unassigned#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI",
              "Flash#SD 0#SD 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
              "0#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#unassigned#unassigned#UART 1#UART",
              "1#I2C 0#I2C 0#Enet 0#Enet 0"
            ]
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "qspi1_ss_b#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#unassigned#qspi_fbclk#qspi1_sclk#qspi1_io[0]#qspi1_io[1]#qspi1_io[2]#qspi1_io[3]#cd#wp#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#clk#cmd#data[0]#data[1]#data[2]#data[3]#unassigned#unassigned#tx#rx#scl#sda#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_I2C0_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART1_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.100"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.113"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.111"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.100"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.017"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.039"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.040"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.016"
          },
          "PCW_PACKAGE_NAME": {
            "value": "ffg900"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_IO1_IO": {
            "value": "MIO 0 9 .. 13"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFDFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 14"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 15"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_ID_WIDTH": {
            "value": "6"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BASEADDR": {
            "value": "0xE0001000"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_HIGHADDR": {
            "value": "0xE0001FFF"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "666.666687"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": {
            "value": "3"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.01"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.01"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.01"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.01"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CL": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "92.3275"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "92.3275"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "92.3275"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "92.3275"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_COL_ADDR_COUNT": {
            "value": "10"
          },
          "PCW_UIPARAM_DDR_CWL": {
            "value": "6"
          },
          "PCW_UIPARAM_DDR_DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "108.9255"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "131.286"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "131.83"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "108.5285"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "107.643"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "132.917"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "129.6135"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "108.6395"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "667"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "Custom"
          },
          "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PCW_UIPARAM_DDR_SPEED_BIN": {
            "value": "DDR3_1066F"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_T_FAW": {
            "value": "50"
          },
          "PCW_UIPARAM_DDR_T_RAS_MIN": {
            "value": "37.5"
          },
          "PCW_UIPARAM_DDR_T_RC": {
            "value": "50.62"
          },
          "PCW_UIPARAM_DDR_T_RCD": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_T_RP": {
            "value": "7"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "1"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "preset": {
            "value": "None"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_GP1": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0xBFFFFFFF",
              "width": "32"
            }
          },
          "S_AXI_HP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP0"
          },
          "S_AXI_HP1": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP1"
          },
          "S_AXI_HP2": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_HP2"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > sys_top axi_bram_ctrl_0 sys_top axi_bram_ctrl_1 sys_top axi_bram_ctrl_2 sys_top axi_bram_ctrl_3 sys_top axi_bram_ctrl_4 sys_top axi_bram_ctrl_5 sys_top axi_bram_ctrl_6 sys_top axi_bram_ctrl_7",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "sys_top_proc_sys_reset_0_0",
        "xci_path": "ip\\sys_top_proc_sys_reset_0_0_1\\sys_top_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "has_run_ip_tcl": "true"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "sys_top_proc_sys_reset_1_0",
        "xci_path": "ip\\sys_top_proc_sys_reset_1_0\\sys_top_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1",
        "has_run_ip_tcl": "true"
      },
      "proc_sys_reset_2": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "sys_top_proc_sys_reset_2_0",
        "xci_path": "ip\\sys_top_proc_sys_reset_2_0\\sys_top_proc_sys_reset_2_0.xci",
        "inst_hier_path": "proc_sys_reset_2",
        "has_run_ip_tcl": "true"
      },
      "proc_sys_reset_3": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "17",
        "xci_name": "sys_top_proc_sys_reset_3_0",
        "xci_path": "ip\\sys_top_proc_sys_reset_3_0\\sys_top_proc_sys_reset_3_0.xci",
        "inst_hier_path": "proc_sys_reset_3",
        "has_run_ip_tcl": "true"
      },
      "gpic_0_sub_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\sys_top_gpic_0_sub_0_0\\sys_top_gpic_0_sub_0_0.xci",
        "inst_hier_path": "gpic_0_sub_0",
        "xci_name": "sys_top_gpic_0_sub_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "8"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "37",
            "xci_name": "sys_top_gpic_0_sub_0_upgraded_ipi_imp_xbar_0",
            "xci_path": "ip\\sys_top_gpic_0_sub_0_upgraded_ipi_imp_xbar_0\\sys_top_gpic_0_sub_0_upgraded_ipi_imp_xbar_0.xci",
            "inst_hier_path": "gpic_0_sub_0/xbar",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              },
              "M00_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M01_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M02_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M03_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M04_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M05_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M06_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M07_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_gpic_0_sub_0_imp_s00_data_fifo_0",
                "xci_path": "ip\\sys_top_gpic_0_sub_0_imp_s00_data_fifo_0\\sys_top_gpic_0_sub_0_imp_s00_data_fifo_0.xci",
                "inst_hier_path": "gpic_0_sub_0/s00_couplers/s00_data_fifo",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "s00_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_gpic_0_sub_0_imp_auto_pc_0",
                "xci_path": "ip\\sys_top_gpic_0_sub_0_imp_auto_pc_0\\sys_top_gpic_0_sub_0_imp_auto_pc_0.xci",
                "inst_hier_path": "gpic_0_sub_0/m00_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_gpic_0_sub_0_imp_auto_pc_1",
                "xci_path": "ip\\sys_top_gpic_0_sub_0_imp_auto_pc_1\\sys_top_gpic_0_sub_0_imp_auto_pc_1.xci",
                "inst_hier_path": "gpic_0_sub_0/m02_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_gpic_0_sub_0_imp_auto_pc_2",
                "xci_path": "ip\\sys_top_gpic_0_sub_0_imp_auto_pc_2\\sys_top_gpic_0_sub_0_imp_auto_pc_2.xci",
                "inst_hier_path": "gpic_0_sub_0/m04_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_gpic_0_sub_0_imp_auto_pc_3",
                "xci_path": "ip\\sys_top_gpic_0_sub_0_imp_auto_pc_3\\sys_top_gpic_0_sub_0_imp_auto_pc_3.xci",
                "inst_hier_path": "gpic_0_sub_0/m06_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "gpic_0_sub_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_gpic_0_sub_0": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "gpic_0_sub_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "gpic_0_sub_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          }
        }
      },
      "gpic_0_sub_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\sys_top_gpic_0_sub_1_0\\sys_top_gpic_0_sub_1_0.xci",
        "inst_hier_path": "gpic_0_sub_1",
        "xci_name": "sys_top_gpic_0_sub_1_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "8"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "37",
            "xci_name": "sys_top_gpic_0_sub_1_upgraded_ipi_imp_xbar_0",
            "xci_path": "ip\\sys_top_gpic_0_sub_1_upgraded_ipi_imp_xbar_0\\sys_top_gpic_0_sub_1_upgraded_ipi_imp_xbar_0.xci",
            "inst_hier_path": "gpic_0_sub_1/xbar",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI:M04_AXI:M05_AXI:M06_AXI:M07_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              },
              "M00_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M01_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M02_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M03_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M04_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M05_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M06_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M07_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_gpic_0_sub_1_imp_s00_data_fifo_0",
                "xci_path": "ip\\sys_top_gpic_0_sub_1_imp_s00_data_fifo_0\\sys_top_gpic_0_sub_1_imp_s00_data_fifo_0.xci",
                "inst_hier_path": "gpic_0_sub_1/s00_couplers/s00_data_fifo",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "s00_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_gpic_0_sub_1_imp_auto_pc_0",
                "xci_path": "ip\\sys_top_gpic_0_sub_1_imp_auto_pc_0\\sys_top_gpic_0_sub_1_imp_auto_pc_0.xci",
                "inst_hier_path": "gpic_0_sub_1/m00_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_gpic_0_sub_1_imp_auto_pc_1",
                "xci_path": "ip\\sys_top_gpic_0_sub_1_imp_auto_pc_1\\sys_top_gpic_0_sub_1_imp_auto_pc_1.xci",
                "inst_hier_path": "gpic_0_sub_1/m02_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_gpic_0_sub_1_imp_auto_pc_2",
                "xci_path": "ip\\sys_top_gpic_0_sub_1_imp_auto_pc_2\\sys_top_gpic_0_sub_1_imp_auto_pc_2.xci",
                "inst_hier_path": "gpic_0_sub_1/m04_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_gpic_0_sub_1_imp_auto_pc_3",
                "xci_path": "ip\\sys_top_gpic_0_sub_1_imp_auto_pc_3\\sys_top_gpic_0_sub_1_imp_auto_pc_3.xci",
                "inst_hier_path": "gpic_0_sub_1/m06_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "gpic_0_sub_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_gpic_0_sub_1": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_gpic_0_sub_1": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_gpic_0_sub_1": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_gpic_0_sub_1": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_gpic_0_sub_1": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_gpic_0_sub_1": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_gpic_0_sub_1": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_gpic_0_sub_1": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "gpic_0_sub_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "gpic_0_sub_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          }
        }
      },
      "gpic_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\sys_top_gpic_1_0\\sys_top_gpic_1_0.xci",
        "inst_hier_path": "gpic_1",
        "xci_name": "sys_top_gpic_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "37",
            "xci_name": "sys_top_gpic_1_upgraded_ipi_imp_xbar_0",
            "xci_path": "ip\\sys_top_gpic_1_upgraded_ipi_imp_xbar_0\\sys_top_gpic_1_upgraded_ipi_imp_xbar_0.xci",
            "inst_hier_path": "gpic_1/xbar",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI:M01_AXI:M02_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI"
                ]
              },
              "M00_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M01_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M02_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_gpic_1_imp_s00_data_fifo_0",
                "xci_path": "ip\\sys_top_gpic_1_imp_s00_data_fifo_0\\sys_top_gpic_1_imp_s00_data_fifo_0.xci",
                "inst_hier_path": "gpic_1/s00_couplers/s00_data_fifo",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_gpic_1_imp_auto_pc_0",
                "xci_path": "ip\\sys_top_gpic_1_imp_auto_pc_0\\sys_top_gpic_1_imp_auto_pc_0.xci",
                "inst_hier_path": "gpic_1/s00_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_data_fifo/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "s00_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "gpic_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_gpic_1": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_gpic_1": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_gpic_1": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "gpic_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "gpic_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "hpic_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\sys_top_hpic_0_0\\sys_top_hpic_0_0.xci",
        "inst_hier_path": "hpic_0",
        "xci_name": "sys_top_hpic_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "STRATEGY": {
            "value": "2"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "4"
          },
          "XBAR_DATA_WIDTH": {
            "value": "64"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "37",
            "xci_name": "sys_top_hpic_0_upgraded_ipi_imp_xbar_0",
            "xci_path": "ip\\sys_top_hpic_0_upgraded_ipi_imp_xbar_0\\sys_top_hpic_0_upgraded_ipi_imp_xbar_0.xci",
            "inst_hier_path": "hpic_0/xbar",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "S01_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S03_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_hpic_0_imp_s00_regslice_0",
                "xci_path": "ip\\sys_top_hpic_0_imp_s00_regslice_0\\sys_top_hpic_0_imp_s00_regslice_0.xci",
                "inst_hier_path": "hpic_0/s00_couplers/s00_regslice",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_0_imp_auto_us_cc_df_0",
                "xci_path": "ip\\sys_top_hpic_0_imp_auto_us_cc_df_0\\sys_top_hpic_0_imp_auto_us_cc_df_0.xci",
                "inst_hier_path": "hpic_0/s00_couplers/auto_us_cc_df",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s00_couplers": {
                "interface_ports": [
                  "auto_us_cc_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_hpic_0_imp_s01_regslice_0",
                "xci_path": "ip\\sys_top_hpic_0_imp_s01_regslice_0\\sys_top_hpic_0_imp_s01_regslice_0.xci",
                "inst_hier_path": "hpic_0/s01_couplers/s01_regslice",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_0_imp_auto_us_cc_df_1",
                "xci_path": "ip\\sys_top_hpic_0_imp_auto_us_cc_df_1\\sys_top_hpic_0_imp_auto_us_cc_df_1.xci",
                "inst_hier_path": "hpic_0/s01_couplers/auto_us_cc_df",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s01_couplers": {
                "interface_ports": [
                  "auto_us_cc_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_hpic_0_imp_s02_regslice_0",
                "xci_path": "ip\\sys_top_hpic_0_imp_s02_regslice_0\\sys_top_hpic_0_imp_s02_regslice_0.xci",
                "inst_hier_path": "hpic_0/s02_couplers/s02_regslice",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_0_imp_auto_us_cc_df_2",
                "xci_path": "ip\\sys_top_hpic_0_imp_auto_us_cc_df_2\\sys_top_hpic_0_imp_auto_us_cc_df_2.xci",
                "inst_hier_path": "hpic_0/s02_couplers/auto_us_cc_df",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s02_couplers": {
                "interface_ports": [
                  "auto_us_cc_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              },
              "s02_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s02_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_hpic_0_imp_s03_regslice_0",
                "xci_path": "ip\\sys_top_hpic_0_imp_s03_regslice_0\\sys_top_hpic_0_imp_s03_regslice_0.xci",
                "inst_hier_path": "hpic_0/s03_couplers/s03_regslice",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_0_imp_auto_us_cc_df_3",
                "xci_path": "ip\\sys_top_hpic_0_imp_auto_us_cc_df_3\\sys_top_hpic_0_imp_auto_us_cc_df_3.xci",
                "inst_hier_path": "hpic_0/s03_couplers/auto_us_cc_df",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s03_couplers": {
                "interface_ports": [
                  "auto_us_cc_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s03_couplers_to_s03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s03_regslice/S_AXI"
                ]
              },
              "s03_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s03_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s03_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s03_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_0_imp_auto_pc_0",
                "xci_path": "ip\\sys_top_hpic_0_imp_auto_pc_0\\sys_top_hpic_0_imp_auto_pc_0.xci",
                "inst_hier_path": "hpic_0/m00_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "hpic_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "hpic_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "hpic_0_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "hpic_0_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_hpic_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "S03_ACLK_1": {
            "ports": [
              "S03_ACLK",
              "s03_couplers/S_ACLK"
            ]
          },
          "S03_ARESETN_1": {
            "ports": [
              "S03_ARESETN",
              "s03_couplers/S_ARESETN"
            ]
          },
          "hpic_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "hpic_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "hpic_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\sys_top_hpic_1_0\\sys_top_hpic_1_0.xci",
        "inst_hier_path": "hpic_1",
        "xci_name": "sys_top_hpic_1_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "M00_HAS_DATA_FIFO": {
            "value": "0"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "4"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          },
          "STRATEGY": {
            "value": "2"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "4"
          },
          "XBAR_DATA_WIDTH": {
            "value": "64"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "37",
            "xci_name": "sys_top_hpic_1_upgraded_ipi_imp_xbar_0",
            "xci_path": "ip\\sys_top_hpic_1_upgraded_ipi_imp_xbar_0\\sys_top_hpic_1_upgraded_ipi_imp_xbar_0.xci",
            "inst_hier_path": "hpic_1/xbar",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "S01_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S02_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S03_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_hpic_1_imp_s00_regslice_0",
                "xci_path": "ip\\sys_top_hpic_1_imp_s00_regslice_0\\sys_top_hpic_1_imp_s00_regslice_0.xci",
                "inst_hier_path": "hpic_1/s00_couplers/s00_regslice",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_1_imp_auto_us_cc_df_0",
                "xci_path": "ip\\sys_top_hpic_1_imp_auto_us_cc_df_0\\sys_top_hpic_1_imp_auto_us_cc_df_0.xci",
                "inst_hier_path": "hpic_1/s00_couplers/auto_us_cc_df",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s00_couplers": {
                "interface_ports": [
                  "auto_us_cc_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s00_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_hpic_1_imp_s01_regslice_0",
                "xci_path": "ip\\sys_top_hpic_1_imp_s01_regslice_0\\sys_top_hpic_1_imp_s01_regslice_0.xci",
                "inst_hier_path": "hpic_1/s01_couplers/s01_regslice",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_1_imp_auto_us_cc_df_1",
                "xci_path": "ip\\sys_top_hpic_1_imp_auto_us_cc_df_1\\sys_top_hpic_1_imp_auto_us_cc_df_1.xci",
                "inst_hier_path": "hpic_1/s01_couplers/auto_us_cc_df",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s01_couplers": {
                "interface_ports": [
                  "auto_us_cc_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_hpic_1_imp_s02_regslice_0",
                "xci_path": "ip\\sys_top_hpic_1_imp_s02_regslice_0\\sys_top_hpic_1_imp_s02_regslice_0.xci",
                "inst_hier_path": "hpic_1/s02_couplers/s02_regslice",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_1_imp_auto_us_cc_df_2",
                "xci_path": "ip\\sys_top_hpic_1_imp_auto_us_cc_df_2\\sys_top_hpic_1_imp_auto_us_cc_df_2.xci",
                "inst_hier_path": "hpic_1/s02_couplers/auto_us_cc_df",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s02_couplers": {
                "interface_ports": [
                  "auto_us_cc_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              },
              "s02_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s02_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_hpic_1_imp_s03_regslice_0",
                "xci_path": "ip\\sys_top_hpic_1_imp_s03_regslice_0\\sys_top_hpic_1_imp_s03_regslice_0.xci",
                "inst_hier_path": "hpic_1/s03_couplers/s03_regslice",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  },
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_1_imp_auto_us_cc_df_3",
                "xci_path": "ip\\sys_top_hpic_1_imp_auto_us_cc_df_3\\sys_top_hpic_1_imp_auto_us_cc_df_3.xci",
                "inst_hier_path": "hpic_1/s03_couplers/auto_us_cc_df",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s03_couplers": {
                "interface_ports": [
                  "auto_us_cc_df/M_AXI",
                  "M_AXI"
                ]
              },
              "s03_couplers_to_s03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s03_regslice/S_AXI"
                ]
              },
              "s03_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s03_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s03_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s03_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_1_imp_auto_pc_0",
                "xci_path": "ip\\sys_top_hpic_1_imp_auto_pc_0\\sys_top_hpic_1_imp_auto_pc_0.xci",
                "inst_hier_path": "hpic_1/m00_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "hpic_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "hpic_1_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "hpic_1_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "hpic_1_to_s03_couplers": {
            "interface_ports": [
              "S03_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_hpic_1": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "S03_ACLK_1": {
            "ports": [
              "S03_ACLK",
              "s03_couplers/S_ACLK"
            ]
          },
          "S03_ARESETN_1": {
            "ports": [
              "S03_ARESETN",
              "s03_couplers/S_ARESETN"
            ]
          },
          "hpic_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "hpic_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        }
      },
      "hpic_2": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\sys_top_hpic_2_0\\sys_top_hpic_2_0.xci",
        "inst_hier_path": "hpic_2",
        "xci_name": "sys_top_hpic_2_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S02_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S03_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_hpic_2_imp_s00_data_fifo_0",
                "xci_path": "ip\\sys_top_hpic_2_imp_s00_data_fifo_0\\sys_top_hpic_2_imp_s00_data_fifo_0.xci",
                "inst_hier_path": "hpic_2/s00_couplers/s00_data_fifo",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_hpic_2_imp_auto_pc_0",
                "xci_path": "ip\\sys_top_hpic_2_imp_auto_pc_0\\sys_top_hpic_2_imp_auto_pc_0.xci",
                "inst_hier_path": "hpic_2/s00_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI3"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_data_fifo/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "s00_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "hpic_2_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_hpic_2": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "hpic_2_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "hpic_2_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "37",
        "xci_name": "sys_top_axi_gpio_0_0",
        "xci_path": "ip\\sys_top_axi_gpio_0_0_1\\sys_top_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "sys_top_axi_bram_ctrl_0_0",
        "xci_path": "ip\\sys_top_axi_bram_ctrl_0_0_1\\sys_top_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45000000 32 > sys_top blk_mem_gen_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "sys_top_axi_bram_ctrl_1_0",
        "xci_path": "ip\\sys_top_axi_bram_ctrl_1_0_1\\sys_top_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45100000 32 > sys_top blk_mem_gen_1",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "sys_top_axi_bram_ctrl_2_0",
        "xci_path": "ip\\sys_top_axi_bram_ctrl_2_0_1\\sys_top_axi_bram_ctrl_2_0.xci",
        "inst_hier_path": "axi_bram_ctrl_2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45200000 32 > sys_top blk_mem_gen_2",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "sys_top_axi_bram_ctrl_3_0",
        "xci_path": "ip\\sys_top_axi_bram_ctrl_3_0_1\\sys_top_axi_bram_ctrl_3_0.xci",
        "inst_hier_path": "axi_bram_ctrl_3",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45300000 32 > sys_top blk_mem_gen_3",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "sys_top_blk_mem_gen_0_0",
        "xci_path": "ip\\sys_top_blk_mem_gen_0_0_1\\sys_top_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "sys_top_blk_mem_gen_1_0",
        "xci_path": "ip\\sys_top_blk_mem_gen_1_0_1\\sys_top_blk_mem_gen_1_0.xci",
        "inst_hier_path": "blk_mem_gen_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_2": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "sys_top_blk_mem_gen_2_0",
        "xci_path": "ip\\sys_top_blk_mem_gen_2_0_1\\sys_top_blk_mem_gen_2_0.xci",
        "inst_hier_path": "blk_mem_gen_2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "sys_top_blk_mem_gen_3_0",
        "xci_path": "ip\\sys_top_blk_mem_gen_3_0_1\\sys_top_blk_mem_gen_3_0.xci",
        "inst_hier_path": "blk_mem_gen_3",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "pll_bank11": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "sys_top_pll_bank11_0",
        "xci_path": "ip\\sys_top_pll_bank11_0_1\\sys_top_pll_bank11_0.xci",
        "inst_hier_path": "pll_bank11",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "149.99"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "106.032"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "122.499"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "133.333"
          },
          "CLKOUT1_REQUESTED_PHASE": {
            "value": "0"
          },
          "CLKOUT2_JITTER": {
            "value": "99.160"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "122.499"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "21.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "15.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "10.500"
          },
          "MMCM_CLKOUT0_PHASE": {
            "value": "0.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "7"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "pll_bank12": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "sys_top_pll_bank12_0",
        "xci_path": "ip\\sys_top_pll_bank12_0_1\\sys_top_pll_bank12_0.xci",
        "inst_hier_path": "pll_bank12",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "149.99"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFH"
          },
          "CLKOUT1_JITTER": {
            "value": "93.983"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "113.762"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "133.333"
          },
          "CLKOUT2_JITTER": {
            "value": "119.459"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "100.585"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "JITTER_SEL": {
            "value": "Min_O_Jitter"
          },
          "MMCM_BANDWIDTH": {
            "value": "HIGH"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "23.750"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "15.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "11.875"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "pll_bank13": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "sys_top_pll_bank13_0",
        "xci_path": "ip\\sys_top_pll_bank13_0_1\\sys_top_pll_bank13_0.xci",
        "inst_hier_path": "pll_bank13",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "149.99"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFH"
          },
          "CLKOUT1_JITTER": {
            "value": "135.777"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "107.401"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "133.333"
          },
          "CLKOUT2_JITTER": {
            "value": "119.459"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "100.585"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "15.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_SOURCE": {
            "value": "Global_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "axi_bram_ctrl_4": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "sys_top_axi_bram_ctrl_4_0",
        "xci_path": "ip\\sys_top_axi_bram_ctrl_4_0_1\\sys_top_axi_bram_ctrl_4_0.xci",
        "inst_hier_path": "axi_bram_ctrl_4",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45400000 32 > sys_top blk_mem_gen_4",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_5": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "sys_top_axi_bram_ctrl_5_0",
        "xci_path": "ip\\sys_top_axi_bram_ctrl_5_0_1\\sys_top_axi_bram_ctrl_5_0.xci",
        "inst_hier_path": "axi_bram_ctrl_5",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45500000 32 > sys_top blk_mem_gen_5",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_6": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "sys_top_axi_bram_ctrl_6_0",
        "xci_path": "ip\\sys_top_axi_bram_ctrl_6_0_1\\sys_top_axi_bram_ctrl_6_0.xci",
        "inst_hier_path": "axi_bram_ctrl_6",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45600000 32 > sys_top blk_mem_gen_6",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_7": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "ip_revision": "13",
        "xci_name": "sys_top_axi_bram_ctrl_7_0",
        "xci_path": "ip\\sys_top_axi_bram_ctrl_7_0\\sys_top_axi_bram_ctrl_7_0.xci",
        "inst_hier_path": "axi_bram_ctrl_7",
        "has_run_ip_tcl": "true",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "bd_attributes": {
              "FUNCTION": {
                "value": "BRAM_CTRL",
                "value_src": "default"
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x45700000 32 > sys_top blk_mem_gen_7",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "pll_bank33": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "sys_top_pll_bank33_0",
        "xci_path": "ip\\sys_top_pll_bank33_0_1\\sys_top_pll_bank33_0.xci",
        "inst_hier_path": "pll_bank33",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "149.99"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "135.777"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "107.401"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "133.333"
          },
          "CLKOUT2_JITTER": {
            "value": "126.504"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "107.401"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "15.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "pll_bank34": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "sys_top_pll_bank34_0",
        "xci_path": "ip\\sys_top_pll_bank34_0_1\\sys_top_pll_bank34_0.xci",
        "inst_hier_path": "pll_bank34",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "149.99"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "135.777"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "107.401"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "133.333"
          },
          "CLKOUT2_JITTER": {
            "value": "119.459"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "100.585"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "15.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "pll_bank35": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "16",
        "xci_name": "sys_top_pll_bank35_0",
        "xci_path": "ip\\sys_top_pll_bank35_0\\sys_top_pll_bank35_0.xci",
        "inst_hier_path": "pll_bank35",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "149.99"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFH"
          },
          "CLKOUT1_JITTER": {
            "value": "135.777"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "107.401"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "133.333"
          },
          "CLKOUT2_JITTER": {
            "value": "119.459"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "100.585"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "100.000"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "15.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "blk_mem_gen_4": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "sys_top_blk_mem_gen_4_0",
        "xci_path": "ip\\sys_top_blk_mem_gen_4_0_1\\sys_top_blk_mem_gen_4_0.xci",
        "inst_hier_path": "blk_mem_gen_4",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_5": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "sys_top_blk_mem_gen_5_0",
        "xci_path": "ip\\sys_top_blk_mem_gen_5_0_1\\sys_top_blk_mem_gen_5_0.xci",
        "inst_hier_path": "blk_mem_gen_5",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_6": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "sys_top_blk_mem_gen_6_0",
        "xci_path": "ip\\sys_top_blk_mem_gen_6_0_1\\sys_top_blk_mem_gen_6_0.xci",
        "inst_hier_path": "blk_mem_gen_6",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "blk_mem_gen_7": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "ip_revision": "11",
        "xci_name": "sys_top_blk_mem_gen_7_0",
        "xci_path": "ip\\sys_top_blk_mem_gen_7_0\\sys_top_blk_mem_gen_7_0.xci",
        "inst_hier_path": "blk_mem_gen_7",
        "has_run_ip_tcl": "true",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "Write_Depth_A": {
            "value": "2048"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "gpic_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\sys_top_gpic_0_0\\sys_top_gpic_0_0.xci",
        "inst_hier_path": "gpic_0",
        "xci_name": "sys_top_gpic_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "0"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "37",
            "xci_name": "sys_top_gpic_0_upgraded_ipi_imp_xbar_0",
            "xci_path": "ip\\sys_top_gpic_0_upgraded_ipi_imp_xbar_0\\sys_top_gpic_0_upgraded_ipi_imp_xbar_0.xci",
            "inst_hier_path": "gpic_0/xbar",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI:M01_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "M00_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M01_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_gpic_0_imp_s00_data_fifo_0",
                "xci_path": "ip\\sys_top_gpic_0_imp_s00_data_fifo_0\\sys_top_gpic_0_imp_s00_data_fifo_0.xci",
                "inst_hier_path": "gpic_0/s00_couplers/s00_data_fifo",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "36",
                "xci_name": "sys_top_gpic_0_imp_auto_pc_0",
                "xci_path": "ip\\sys_top_gpic_0_imp_auto_pc_0\\sys_top_gpic_0_imp_auto_pc_0.xci",
                "inst_hier_path": "gpic_0/s00_couplers/auto_pc",
                "has_run_ip_tcl": "true",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_data_fifo": {
                "interface_ports": [
                  "s00_data_fifo/S_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "s00_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "34",
                "xci_name": "sys_top_gpic_0_imp_auto_cc_0",
                "xci_path": "ip\\sys_top_gpic_0_imp_auto_cc_0\\sys_top_gpic_0_imp_auto_cc_0.xci",
                "inst_hier_path": "gpic_0/m00_couplers/auto_cc",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "34",
                "xci_name": "sys_top_gpic_0_imp_auto_cc_1",
                "xci_path": "ip\\sys_top_gpic_0_imp_auto_cc_1\\sys_top_gpic_0_imp_auto_cc_1.xci",
                "inst_hier_path": "gpic_0/m01_couplers/auto_cc",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "gpic_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_gpic_0": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_gpic_0": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "gpic_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "gpic_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "7",
        "xci_name": "sys_top_xlconcat_0_0",
        "xci_path": "ip\\sys_top_xlconcat_0_0_1\\sys_top_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_PORTS": {
            "value": "1"
          },
          "dout_width": {
            "value": "1"
          }
        }
      },
      "bch_skes_256B_21B_13b_0": {
        "vlnv": "enclab:user:bch_skes_256B_21B_13b:1.0.2",
        "ip_revision": "1",
        "xci_name": "sys_top_bch_skes_256B_21B_13b_0_0",
        "xci_path": "ip\\sys_top_bch_skes_256B_21B_13b_0_0_1\\sys_top_bch_skes_256B_21B_13b_0_0.xci",
        "inst_hier_path": "bch_skes_256B_21B_13b_0",
        "has_run_ip_tcl": "true"
      },
      "bch_skes_256B_21B_13b_1": {
        "vlnv": "enclab:user:bch_skes_256B_21B_13b:1.0.2",
        "ip_revision": "1",
        "xci_name": "sys_top_bch_skes_256B_21B_13b_1_0",
        "xci_path": "ip\\sys_top_bch_skes_256B_21B_13b_1_0_1\\sys_top_bch_skes_256B_21B_13b_1_0.xci",
        "inst_hier_path": "bch_skes_256B_21B_13b_1",
        "has_run_ip_tcl": "true"
      },
      "bch_sccs_256B_21B_13b_0": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_0_0",
        "xci_path": "ip\\sys_top_bch_sccs_256B_21B_13b_0_0_1\\sys_top_bch_sccs_256B_21B_13b_0_0.xci",
        "inst_hier_path": "bch_sccs_256B_21B_13b_0",
        "has_run_ip_tcl": "true"
      },
      "bch_sccs_256B_21B_13b_1": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_1_0",
        "xci_path": "ip\\sys_top_bch_sccs_256B_21B_13b_1_0_1\\sys_top_bch_sccs_256B_21B_13b_1_0.xci",
        "inst_hier_path": "bch_sccs_256B_21B_13b_1",
        "has_run_ip_tcl": "true"
      },
      "bch_sccs_256B_21B_13b_2": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_2_0",
        "xci_path": "ip\\sys_top_bch_sccs_256B_21B_13b_2_0_1\\sys_top_bch_sccs_256B_21B_13b_2_0.xci",
        "inst_hier_path": "bch_sccs_256B_21B_13b_2",
        "has_run_ip_tcl": "true"
      },
      "bch_sccs_256B_21B_13b_3": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_3_0",
        "xci_path": "ip\\sys_top_bch_sccs_256B_21B_13b_3_0_1\\sys_top_bch_sccs_256B_21B_13b_3_0.xci",
        "inst_hier_path": "bch_sccs_256B_21B_13b_3",
        "has_run_ip_tcl": "true"
      },
      "bch_sccs_256B_21B_13b_4": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_4_0",
        "xci_path": "ip\\sys_top_bch_sccs_256B_21B_13b_4_0_1\\sys_top_bch_sccs_256B_21B_13b_4_0.xci",
        "inst_hier_path": "bch_sccs_256B_21B_13b_4",
        "has_run_ip_tcl": "true"
      },
      "bch_sccs_256B_21B_13b_5": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_5_0",
        "xci_path": "ip\\sys_top_bch_sccs_256B_21B_13b_5_0_1\\sys_top_bch_sccs_256B_21B_13b_5_0.xci",
        "inst_hier_path": "bch_sccs_256B_21B_13b_5",
        "has_run_ip_tcl": "true"
      },
      "bch_sccs_256B_21B_13b_6": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_6_0",
        "xci_path": "ip\\sys_top_bch_sccs_256B_21B_13b_6_0_1\\sys_top_bch_sccs_256B_21B_13b_6_0.xci",
        "inst_hier_path": "bch_sccs_256B_21B_13b_6",
        "has_run_ip_tcl": "true"
      },
      "bch_sccs_256B_21B_13b_7": {
        "vlnv": "enclab:user:bch_sccs_256B_21B_13b:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_bch_sccs_256B_21B_13b_7_0",
        "xci_path": "ip\\sys_top_bch_sccs_256B_21B_13b_7_0_1\\sys_top_bch_sccs_256B_21B_13b_7_0.xci",
        "inst_hier_path": "bch_sccs_256B_21B_13b_7",
        "has_run_ip_tcl": "true"
      },
      "gpic_0_sub": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\sys_top_gpic_1_1\\sys_top_gpic_1_1.xci",
        "inst_hier_path": "gpic_0_sub",
        "xci_name": "sys_top_gpic_1_1",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "S00_HAS_DATA_FIFO": {
            "value": "2"
          },
          "STRATEGY": {
            "value": "0"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "37",
            "xci_name": "sys_top_gpic_0_sub_upgraded_ipi_imp_xbar_0",
            "xci_path": "ip\\sys_top_gpic_0_sub_upgraded_ipi_imp_xbar_0\\sys_top_gpic_0_sub_upgraded_ipi_imp_xbar_0.xci",
            "inst_hier_path": "gpic_0_sub/xbar",
            "has_run_ip_tcl": "true",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "bd_attributes": {
                  "BRIDGES": {
                    "value": "M00_AXI:M01_AXI:M02_AXI:M03_AXI",
                    "value_src": "auto"
                  },
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                },
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI"
                ]
              },
              "M00_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M01_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M02_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              },
              "M03_AXI": {
                "bd_attributes": {
                  "TYPE": {
                    "value": "interior",
                    "value_src": "default"
                  }
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_data_fifo": {
                "vlnv": "xilinx.com:ip:axi_data_fifo:2.1",
                "ip_revision": "35",
                "xci_name": "sys_top_gpic_0_sub_imp_s00_data_fifo_0",
                "xci_path": "ip\\sys_top_gpic_0_sub_imp_s00_data_fifo_0\\sys_top_gpic_0_sub_imp_s00_data_fifo_0.xci",
                "inst_hier_path": "gpic_0_sub/s00_couplers/s00_data_fifo",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_data_fifo": {
                "interface_ports": [
                  "S_AXI",
                  "s00_data_fifo/S_AXI"
                ]
              },
              "s00_data_fifo_to_s00_couplers": {
                "interface_ports": [
                  "s00_data_fifo/M_AXI",
                  "M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "s00_data_fifo/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "s00_data_fifo/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "34",
                "xci_name": "sys_top_gpic_0_sub_imp_auto_cc_0",
                "xci_path": "ip\\sys_top_gpic_0_sub_imp_auto_cc_0\\sys_top_gpic_0_sub_imp_auto_cc_0.xci",
                "inst_hier_path": "gpic_0_sub/m00_couplers/auto_cc",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "34",
                "xci_name": "sys_top_gpic_0_sub_imp_auto_cc_1",
                "xci_path": "ip\\sys_top_gpic_0_sub_imp_auto_cc_1\\sys_top_gpic_0_sub_imp_auto_cc_1.xci",
                "inst_hier_path": "gpic_0_sub/m01_couplers/auto_cc",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "34",
                "xci_name": "sys_top_gpic_0_sub_imp_auto_cc_2",
                "xci_path": "ip\\sys_top_gpic_0_sub_imp_auto_cc_2\\sys_top_gpic_0_sub_imp_auto_cc_2.xci",
                "inst_hier_path": "gpic_0_sub/m02_couplers/auto_cc",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "ip_revision": "34",
                "xci_name": "sys_top_gpic_0_sub_imp_auto_cc_3",
                "xci_path": "ip\\sys_top_gpic_0_sub_imp_auto_cc_3\\sys_top_gpic_0_sub_imp_auto_cc_3.xci",
                "inst_hier_path": "gpic_0_sub/m03_couplers/auto_cc",
                "has_run_ip_tcl": "true",
                "interface_ports": {
                  "S_AXI": {
                    "bd_attributes": {
                      "BRIDGES": {
                        "value": "M_AXI",
                        "value_src": "auto"
                      },
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    },
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  },
                  "M_AXI": {
                    "bd_attributes": {
                      "TYPE": {
                        "value": "interior",
                        "value_src": "default"
                      }
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "gpic_0_sub_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_gpic_0_sub": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_gpic_0_sub": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_gpic_0_sub": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_gpic_0_sub": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "gpic_0_sub_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "gpic_0_sub_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "iodelay_if_0": {
        "vlnv": "ENCLab:user:iodelay_if:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_iodelay_if_0_0",
        "xci_path": "ip\\sys_top_iodelay_if_0_0\\sys_top_iodelay_if_0_0.xci",
        "inst_hier_path": "iodelay_if_0",
        "has_run_ip_tcl": "true"
      },
      "iodelay_if_1": {
        "vlnv": "ENCLab:user:iodelay_if:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_iodelay_if_0_1",
        "xci_path": "ip\\sys_top_iodelay_if_0_1\\sys_top_iodelay_if_0_1.xci",
        "inst_hier_path": "iodelay_if_1",
        "has_run_ip_tcl": "true"
      },
      "iodelay_if_0_dqs": {
        "vlnv": "ENCLab:user:iodelay_if:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_iodelay_if_0_2",
        "xci_path": "ip\\sys_top_iodelay_if_0_2\\sys_top_iodelay_if_0_2.xci",
        "inst_hier_path": "iodelay_if_0_dqs",
        "has_run_ip_tcl": "true"
      },
      "iodelay_if_1_dqs": {
        "vlnv": "ENCLab:user:iodelay_if:1.0.0",
        "ip_revision": "1",
        "xci_name": "sys_top_iodelay_if_1_0",
        "xci_path": "ip\\sys_top_iodelay_if_1_0\\sys_top_iodelay_if_1_0.xci",
        "inst_hier_path": "iodelay_if_1_dqs",
        "has_run_ip_tcl": "true"
      },
      "v2nfc_0": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "ip_revision": "2",
        "xci_name": "sys_top_v2nfc_0_0",
        "xci_path": "ip\\sys_top_v2nfc_0_0\\sys_top_v2nfc_0_0.xci",
        "inst_hier_path": "v2nfc_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DQIDelayInst": {
            "value": "0"
          },
          "DQIDelayValue": {
            "value": "0"
          },
          "IDelayValue": {
            "value": "13"
          },
          "InputClockBufferType": {
            "value": "1"
          }
        }
      },
      "v2nfc_1": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "ip_revision": "2",
        "xci_name": "sys_top_v2nfc_0_1",
        "xci_path": "ip\\sys_top_v2nfc_0_1\\sys_top_v2nfc_0_1.xci",
        "inst_hier_path": "v2nfc_1",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DQIDelayInst": {
            "value": "0"
          },
          "DQIDelayValue": {
            "value": "0"
          },
          "IDelayCtrlInst": {
            "value": "0"
          },
          "IDelayValue": {
            "value": "13"
          },
          "InputClockBufferType": {
            "value": "0"
          }
        }
      },
      "v2nfc_2": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "ip_revision": "2",
        "xci_name": "sys_top_v2nfc_0_2",
        "xci_path": "ip\\sys_top_v2nfc_0_2\\sys_top_v2nfc_0_2.xci",
        "inst_hier_path": "v2nfc_2",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DQIDelayInst": {
            "value": "0"
          },
          "DQIDelayValue": {
            "value": "0"
          },
          "IDelayValue": {
            "value": "13"
          },
          "InputClockBufferType": {
            "value": "0"
          }
        }
      },
      "v2nfc_3": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "ip_revision": "2",
        "xci_name": "sys_top_v2nfc_2_0",
        "xci_path": "ip\\sys_top_v2nfc_2_0\\sys_top_v2nfc_2_0.xci",
        "inst_hier_path": "v2nfc_3",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DQIDelayInst": {
            "value": "0"
          },
          "DQIDelayValue": {
            "value": "0"
          },
          "IDelayValue": {
            "value": "17"
          },
          "InputClockBufferType": {
            "value": "0"
          }
        }
      },
      "v2nfc_4": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "ip_revision": "2",
        "xci_name": "sys_top_v2nfc_3_0",
        "xci_path": "ip\\sys_top_v2nfc_3_0\\sys_top_v2nfc_3_0.xci",
        "inst_hier_path": "v2nfc_4",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DQIDelayInst": {
            "value": "1"
          },
          "DQIDelayValue": {
            "value": "0"
          },
          "IDelayValue": {
            "value": "17"
          },
          "InputClockBufferType": {
            "value": "0"
          }
        }
      },
      "v2nfc_5": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "ip_revision": "2",
        "xci_name": "sys_top_v2nfc_4_0",
        "xci_path": "ip\\sys_top_v2nfc_4_0\\sys_top_v2nfc_4_0.xci",
        "inst_hier_path": "v2nfc_5",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DQIDelayInst": {
            "value": "1"
          },
          "DQIDelayValue": {
            "value": "0"
          },
          "IDelayCtrlInst": {
            "value": "0"
          },
          "IDelayValue": {
            "value": "17"
          },
          "InputClockBufferType": {
            "value": "0"
          }
        }
      },
      "v2nfc_6": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "ip_revision": "2",
        "xci_name": "sys_top_v2nfc_5_0",
        "xci_path": "ip\\sys_top_v2nfc_5_0\\sys_top_v2nfc_5_0.xci",
        "inst_hier_path": "v2nfc_6",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DQIDelayInst": {
            "value": "1"
          },
          "DQIDelayValue": {
            "value": "0"
          },
          "IDelayValue": {
            "value": "17"
          },
          "InputClockBufferType": {
            "value": "0"
          }
        }
      },
      "v2nfc_7": {
        "vlnv": "enclab:user:v2nfc:1.4.1",
        "ip_revision": "2",
        "xci_name": "sys_top_v2nfc_6_0",
        "xci_path": "ip\\sys_top_v2nfc_6_0\\sys_top_v2nfc_6_0.xci",
        "inst_hier_path": "v2nfc_7",
        "has_run_ip_tcl": "true",
        "parameters": {
          "DQIDelayInst": {
            "value": "1"
          },
          "DQIDelayValue": {
            "value": "0"
          },
          "IDelayValue": {
            "value": "17"
          },
          "InputClockBufferType": {
            "value": "0"
          }
        }
      },
      "t4nfc_hlper_0": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "ip_revision": "1",
        "xci_name": "sys_top_t4nfc_hlper_0_0",
        "xci_path": "ip\\sys_top_t4nfc_hlper_0_0_1\\sys_top_t4nfc_hlper_0_0.xci",
        "inst_hier_path": "t4nfc_hlper_0",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "nfch_data_if": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "D",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "D": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "t4nfc_hlper_1": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "ip_revision": "1",
        "xci_name": "sys_top_t4nfc_hlper_1_0",
        "xci_path": "ip\\sys_top_t4nfc_hlper_1_0_1\\sys_top_t4nfc_hlper_1_0.xci",
        "inst_hier_path": "t4nfc_hlper_1",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "nfch_data_if": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "D",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "D": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "t4nfc_hlper_2": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "ip_revision": "1",
        "xci_name": "sys_top_t4nfc_hlper_2_0",
        "xci_path": "ip\\sys_top_t4nfc_hlper_2_0_1\\sys_top_t4nfc_hlper_2_0.xci",
        "inst_hier_path": "t4nfc_hlper_2",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "nfch_data_if": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "D",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "D": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "t4nfc_hlper_3": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "ip_revision": "1",
        "xci_name": "sys_top_t4nfc_hlper_3_0",
        "xci_path": "ip\\sys_top_t4nfc_hlper_3_0_1\\sys_top_t4nfc_hlper_3_0.xci",
        "inst_hier_path": "t4nfc_hlper_3",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "nfch_data_if": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "D",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "D": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "t4nfc_hlper_4": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "ip_revision": "1",
        "xci_name": "sys_top_t4nfc_hlper_4_0",
        "xci_path": "ip\\sys_top_t4nfc_hlper_4_0_1\\sys_top_t4nfc_hlper_4_0.xci",
        "inst_hier_path": "t4nfc_hlper_4",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "nfch_data_if": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "D",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "D": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "t4nfc_hlper_5": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "ip_revision": "1",
        "xci_name": "sys_top_t4nfc_hlper_5_0",
        "xci_path": "ip\\sys_top_t4nfc_hlper_5_0_1\\sys_top_t4nfc_hlper_5_0.xci",
        "inst_hier_path": "t4nfc_hlper_5",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "nfch_data_if": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "D",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "D": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "t4nfc_hlper_6": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "ip_revision": "1",
        "xci_name": "sys_top_t4nfc_hlper_6_0",
        "xci_path": "ip\\sys_top_t4nfc_hlper_6_0_1\\sys_top_t4nfc_hlper_6_0.xci",
        "inst_hier_path": "t4nfc_hlper_6",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "nfch_data_if": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "D",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "D": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "t4nfc_hlper_7": {
        "vlnv": "enclab:user:t4nfc_hlper:1.0.2",
        "ip_revision": "1",
        "xci_name": "sys_top_t4nfc_hlper_7_0",
        "xci_path": "ip\\sys_top_t4nfc_hlper_7_0_1\\sys_top_t4nfc_hlper_7_0.xci",
        "inst_hier_path": "t4nfc_hlper_7",
        "has_run_ip_tcl": "true",
        "interface_ports": {
          "nfch_data_if": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "D",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "D": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "nvme_ctrl_0": {
        "vlnv": "enclab:user:nvme_ctrl:1.1.0",
        "ip_revision": "2",
        "xci_name": "sys_top_nvme_ctrl_0_0",
        "xci_path": "ip\\sys_top_nvme_ctrl_0_0\\sys_top_nvme_ctrl_0_0.xci",
        "inst_hier_path": "nvme_ctrl_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "C_S0_AXI_HIGHADDR": {
            "value": "0x83C0FFFF"
          }
        },
        "interface_ports": {
          "m0_axi": {
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            },
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m0_axi",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m0_axi": {
              "range": "4G",
              "width": "64"
            }
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "gpic_0/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "gpic_1/S00_AXI",
          "processing_system7_0/M_AXI_GP1"
        ]
      },
      "S00_AXI_4": {
        "interface_ports": [
          "hpic_2/S00_AXI",
          "nvme_ctrl_0/m0_axi"
        ]
      },
      "S01_AXI_1": {
        "interface_ports": [
          "hpic_0/S01_AXI",
          "t4nfc_hlper_1/nfch_data_if"
        ]
      },
      "S01_AXI_2": {
        "interface_ports": [
          "hpic_1/S01_AXI",
          "t4nfc_hlper_5/nfch_data_if"
        ]
      },
      "S02_AXI_1": {
        "interface_ports": [
          "hpic_0/S02_AXI",
          "t4nfc_hlper_2/nfch_data_if"
        ]
      },
      "S02_AXI_2": {
        "interface_ports": [
          "hpic_1/S02_AXI",
          "t4nfc_hlper_6/nfch_data_if"
        ]
      },
      "S03_AXI_1": {
        "interface_ports": [
          "hpic_0/S03_AXI",
          "t4nfc_hlper_3/nfch_data_if"
        ]
      },
      "S03_AXI_2": {
        "interface_ports": [
          "hpic_1/S03_AXI",
          "t4nfc_hlper_7/nfch_data_if"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_1/BRAM_PORTA",
          "blk_mem_gen_1/BRAM_PORTB"
        ]
      },
      "axi_bram_ctrl_2_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_2/BRAM_PORTA",
          "blk_mem_gen_2/BRAM_PORTB"
        ]
      },
      "axi_bram_ctrl_3_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_3/BRAM_PORTA",
          "blk_mem_gen_3/BRAM_PORTB"
        ]
      },
      "axi_bram_ctrl_4_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_4/BRAM_PORTB",
          "axi_bram_ctrl_4/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_5_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_5/BRAM_PORTB",
          "axi_bram_ctrl_5/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_6_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_6/BRAM_PORTA",
          "blk_mem_gen_6/BRAM_PORTB"
        ]
      },
      "axi_bram_ctrl_7_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_7/BRAM_PORTA",
          "blk_mem_gen_7/BRAM_PORTB"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "user_led",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "user_sw",
          "axi_gpio_0/GPIO2"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "gpic_0/M00_AXI",
          "gpic_0_sub_0/S00_AXI"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "gpic_0/M01_AXI",
          "gpic_0_sub_1/S00_AXI"
        ]
      },
      "bch_sccs_256B_21B_13b_0_bch_skes_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_0/bch_skes_if",
          "bch_skes_256B_21B_13b_0/bch_skes_ch0_if"
        ]
      },
      "bch_sccs_256B_21B_13b_0_from_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_0/from_ecc_if",
          "t4nfc_hlper_0/from_ecc_if"
        ]
      },
      "bch_sccs_256B_21B_13b_1_bch_skes_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_1/bch_skes_if",
          "bch_skes_256B_21B_13b_0/bch_skes_ch1_if"
        ]
      },
      "bch_sccs_256B_21B_13b_1_from_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_1/from_ecc_if",
          "t4nfc_hlper_1/from_ecc_if"
        ]
      },
      "bch_sccs_256B_21B_13b_2_bch_skes_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_2/bch_skes_if",
          "bch_skes_256B_21B_13b_0/bch_skes_ch2_if"
        ]
      },
      "bch_sccs_256B_21B_13b_2_from_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_2/from_ecc_if",
          "bch_sccs_256B_21B_13b_2/from_ecc_if"
        ]
      },
      "bch_sccs_256B_21B_13b_3_bch_skes_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_3/bch_skes_if",
          "bch_skes_256B_21B_13b_0/bch_skes_ch3_if"
        ]
      },
      "bch_sccs_256B_21B_13b_3_from_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_3/from_ecc_if",
          "bch_sccs_256B_21B_13b_3/from_ecc_if"
        ]
      },
      "bch_sccs_256B_21B_13b_4_bch_skes_if": {
        "interface_ports": [
          "bch_skes_256B_21B_13b_1/bch_skes_ch0_if",
          "bch_sccs_256B_21B_13b_4/bch_skes_if"
        ]
      },
      "bch_sccs_256B_21B_13b_4_from_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_4/from_ecc_if",
          "bch_sccs_256B_21B_13b_4/from_ecc_if"
        ]
      },
      "bch_sccs_256B_21B_13b_5_bch_skes_if": {
        "interface_ports": [
          "bch_skes_256B_21B_13b_1/bch_skes_ch1_if",
          "bch_sccs_256B_21B_13b_5/bch_skes_if"
        ]
      },
      "bch_sccs_256B_21B_13b_5_from_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_5/from_ecc_if",
          "t4nfc_hlper_5/from_ecc_if"
        ]
      },
      "bch_sccs_256B_21B_13b_6_bch_skes_if": {
        "interface_ports": [
          "bch_skes_256B_21B_13b_1/bch_skes_ch2_if",
          "bch_sccs_256B_21B_13b_6/bch_skes_if"
        ]
      },
      "bch_sccs_256B_21B_13b_6_from_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_6/from_ecc_if",
          "t4nfc_hlper_6/from_ecc_if"
        ]
      },
      "bch_sccs_256B_21B_13b_7_bch_skes_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_7/bch_skes_if",
          "bch_skes_256B_21B_13b_1/bch_skes_ch3_if"
        ]
      },
      "bch_sccs_256B_21B_13b_7_from_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_7/from_ecc_if",
          "t4nfc_hlper_7/from_ecc_if"
        ]
      },
      "gpic_0_M01_AXI": {
        "interface_ports": [
          "gpic_0_sub_0/M01_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "gpic_0_M03_AXI": {
        "interface_ports": [
          "gpic_0_sub_0/M03_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "gpic_0_M05_AXI": {
        "interface_ports": [
          "gpic_0_sub_0/M05_AXI",
          "axi_bram_ctrl_2/S_AXI"
        ]
      },
      "gpic_0_M07_AXI": {
        "interface_ports": [
          "gpic_0_sub_0/M07_AXI",
          "axi_bram_ctrl_3/S_AXI"
        ]
      },
      "gpic_0_sub_0_M00_AXI": {
        "interface_ports": [
          "t4nfc_hlper_0/nfch_cmd_if",
          "gpic_0_sub_0/M00_AXI"
        ]
      },
      "gpic_0_sub_0_M02_AXI": {
        "interface_ports": [
          "t4nfc_hlper_1/nfch_cmd_if",
          "gpic_0_sub_0/M02_AXI"
        ]
      },
      "gpic_0_sub_0_M04_AXI": {
        "interface_ports": [
          "t4nfc_hlper_2/nfch_cmd_if",
          "gpic_0_sub_0/M04_AXI"
        ]
      },
      "gpic_0_sub_0_M06_AXI": {
        "interface_ports": [
          "gpic_0_sub_0/M06_AXI",
          "t4nfc_hlper_3/nfch_cmd_if"
        ]
      },
      "gpic_0_sub_1_M00_AXI": {
        "interface_ports": [
          "t4nfc_hlper_4/nfch_cmd_if",
          "gpic_0_sub_1/M00_AXI"
        ]
      },
      "gpic_0_sub_1_M02_AXI": {
        "interface_ports": [
          "gpic_0_sub_1/M02_AXI",
          "t4nfc_hlper_5/nfch_cmd_if"
        ]
      },
      "gpic_0_sub_1_M04_AXI": {
        "interface_ports": [
          "gpic_0_sub_1/M04_AXI",
          "t4nfc_hlper_6/nfch_cmd_if"
        ]
      },
      "gpic_0_sub_1_M06_AXI": {
        "interface_ports": [
          "gpic_0_sub_1/M06_AXI",
          "t4nfc_hlper_7/nfch_cmd_if"
        ]
      },
      "gpic_0_sub_M00_AXI": {
        "interface_ports": [
          "gpic_0_sub/M00_AXI",
          "iodelay_if_0/ctrl__s"
        ]
      },
      "gpic_0_sub_M01_AXI": {
        "interface_ports": [
          "gpic_0_sub/M01_AXI",
          "iodelay_if_1/ctrl__s"
        ]
      },
      "gpic_0_sub_M02_AXI": {
        "interface_ports": [
          "gpic_0_sub/M02_AXI",
          "iodelay_if_0_dqs/ctrl__s"
        ]
      },
      "gpic_0_sub_M03_AXI": {
        "interface_ports": [
          "gpic_0_sub/M03_AXI",
          "iodelay_if_1_dqs/ctrl__s"
        ]
      },
      "gpic_1_M00_AXI1": {
        "interface_ports": [
          "nvme_ctrl_0/s0_axi",
          "gpic_1/M00_AXI"
        ]
      },
      "gpic_1_M01_AXI": {
        "interface_ports": [
          "gpic_0_sub_1/M01_AXI",
          "axi_bram_ctrl_4/S_AXI"
        ]
      },
      "gpic_1_M02_AXI": {
        "interface_ports": [
          "gpic_1/M02_AXI",
          "gpic_0_sub/S00_AXI"
        ]
      },
      "gpic_1_M03_AXI": {
        "interface_ports": [
          "gpic_0_sub_1/M03_AXI",
          "axi_bram_ctrl_5/S_AXI"
        ]
      },
      "gpic_1_M05_AXI": {
        "interface_ports": [
          "gpic_0_sub_1/M05_AXI",
          "axi_bram_ctrl_6/S_AXI"
        ]
      },
      "gpic_1_M07_AXI": {
        "interface_ports": [
          "gpic_0_sub_1/M07_AXI",
          "axi_bram_ctrl_7/S_AXI"
        ]
      },
      "gpic_2_M01_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "gpic_1/M01_AXI"
        ]
      },
      "hpic_0_M00_AXI": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP0",
          "hpic_0/M00_AXI"
        ]
      },
      "hpic_1_M00_AXI": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP1",
          "hpic_1/M00_AXI"
        ]
      },
      "hpic_2_M00_AXI": {
        "interface_ports": [
          "hpic_2/M00_AXI",
          "processing_system7_0/S_AXI_HP2"
        ]
      },
      "nvme_ctrl_0_pcie_lane": {
        "interface_ports": [
          "pcie_lane",
          "nvme_ctrl_0/pcie_lane"
        ]
      },
      "pcie_ref_clk_0_1": {
        "interface_ports": [
          "pcie_ref_clk",
          "nvme_ctrl_0/pcie_ref_clk"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "t4nfc_hlper_0_nfch_data_if": {
        "interface_ports": [
          "t4nfc_hlper_0/nfch_data_if",
          "hpic_0/S00_AXI"
        ]
      },
      "t4nfc_hlper_0_to_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_0/to_ecc_if",
          "t4nfc_hlper_0/to_ecc_if"
        ]
      },
      "t4nfc_hlper_0_ucode_if": {
        "interface_ports": [
          "t4nfc_hlper_0/ucode_if",
          "blk_mem_gen_0/BRAM_PORTA"
        ]
      },
      "t4nfc_hlper_0_v2nfc_if": {
        "interface_ports": [
          "t4nfc_hlper_0/v2nfc_if",
          "v2nfc_0/v2nfc_if"
        ]
      },
      "t4nfc_hlper_1_to_ecc_if": {
        "interface_ports": [
          "bch_sccs_256B_21B_13b_1/to_ecc_if",
          "t4nfc_hlper_1/to_ecc_if"
        ]
      },
      "t4nfc_hlper_1_ucode_if": {
        "interface_ports": [
          "blk_mem_gen_1/BRAM_PORTA",
          "t4nfc_hlper_1/ucode_if"
        ]
      },
      "t4nfc_hlper_1_v2nfc_if": {
        "interface_ports": [
          "t4nfc_hlper_1/v2nfc_if",
          "v2nfc_1/v2nfc_if"
        ]
      },
      "t4nfc_hlper_2_to_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_2/to_ecc_if",
          "bch_sccs_256B_21B_13b_2/to_ecc_if"
        ]
      },
      "t4nfc_hlper_2_ucode_if": {
        "interface_ports": [
          "t4nfc_hlper_2/ucode_if",
          "blk_mem_gen_2/BRAM_PORTA"
        ]
      },
      "t4nfc_hlper_2_v2nfc_if": {
        "interface_ports": [
          "t4nfc_hlper_2/v2nfc_if",
          "v2nfc_2/v2nfc_if"
        ]
      },
      "t4nfc_hlper_3_to_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_3/to_ecc_if",
          "bch_sccs_256B_21B_13b_3/to_ecc_if"
        ]
      },
      "t4nfc_hlper_3_ucode_if": {
        "interface_ports": [
          "blk_mem_gen_3/BRAM_PORTA",
          "t4nfc_hlper_3/ucode_if"
        ]
      },
      "t4nfc_hlper_3_v2nfc_if": {
        "interface_ports": [
          "t4nfc_hlper_3/v2nfc_if",
          "v2nfc_3/v2nfc_if"
        ]
      },
      "t4nfc_hlper_4_nfch_data_if": {
        "interface_ports": [
          "t4nfc_hlper_4/nfch_data_if",
          "hpic_1/S00_AXI"
        ]
      },
      "t4nfc_hlper_4_to_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_4/to_ecc_if",
          "bch_sccs_256B_21B_13b_4/to_ecc_if"
        ]
      },
      "t4nfc_hlper_4_ucode_if": {
        "interface_ports": [
          "blk_mem_gen_4/BRAM_PORTA",
          "t4nfc_hlper_4/ucode_if"
        ]
      },
      "t4nfc_hlper_4_v2nfc_if": {
        "interface_ports": [
          "v2nfc_4/v2nfc_if",
          "t4nfc_hlper_4/v2nfc_if"
        ]
      },
      "t4nfc_hlper_5_to_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_5/to_ecc_if",
          "bch_sccs_256B_21B_13b_5/to_ecc_if"
        ]
      },
      "t4nfc_hlper_5_ucode_if": {
        "interface_ports": [
          "blk_mem_gen_5/BRAM_PORTA",
          "t4nfc_hlper_5/ucode_if"
        ]
      },
      "t4nfc_hlper_5_v2nfc_if": {
        "interface_ports": [
          "t4nfc_hlper_5/v2nfc_if",
          "v2nfc_5/v2nfc_if"
        ]
      },
      "t4nfc_hlper_6_to_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_6/to_ecc_if",
          "bch_sccs_256B_21B_13b_6/to_ecc_if"
        ]
      },
      "t4nfc_hlper_6_ucode_if": {
        "interface_ports": [
          "blk_mem_gen_6/BRAM_PORTA",
          "t4nfc_hlper_6/ucode_if"
        ]
      },
      "t4nfc_hlper_6_v2nfc_if": {
        "interface_ports": [
          "v2nfc_6/v2nfc_if",
          "t4nfc_hlper_6/v2nfc_if"
        ]
      },
      "t4nfc_hlper_7_to_ecc_if": {
        "interface_ports": [
          "t4nfc_hlper_7/to_ecc_if",
          "bch_sccs_256B_21B_13b_7/to_ecc_if"
        ]
      },
      "t4nfc_hlper_7_ucode_if": {
        "interface_ports": [
          "blk_mem_gen_7/BRAM_PORTA",
          "t4nfc_hlper_7/ucode_if"
        ]
      },
      "t4nfc_hlper_7_v2nfc_if": {
        "interface_ports": [
          "t4nfc_hlper_7/v2nfc_if",
          "v2nfc_7/v2nfc_if"
        ]
      },
      "v2nfc_0_nand_if": {
        "interface_ports": [
          "nand_if_0",
          "v2nfc_0/nand_if"
        ]
      },
      "v2nfc_1_nand_if": {
        "interface_ports": [
          "nand_if_1",
          "v2nfc_1/nand_if"
        ]
      },
      "v2nfc_2_nand_if": {
        "interface_ports": [
          "nand_if_2",
          "v2nfc_2/nand_if"
        ]
      },
      "v2nfc_3_nand_if": {
        "interface_ports": [
          "nand_if_3",
          "v2nfc_3/nand_if"
        ]
      },
      "v2nfc_4_nand_if": {
        "interface_ports": [
          "nand_if_4",
          "v2nfc_4/nand_if"
        ]
      },
      "v2nfc_5_nand_if": {
        "interface_ports": [
          "nand_if_5",
          "v2nfc_5/nand_if"
        ]
      },
      "v2nfc_6_nand_if": {
        "interface_ports": [
          "nand_if_6",
          "v2nfc_6/nand_if"
        ]
      },
      "v2nfc_7_nand_if": {
        "interface_ports": [
          "nand_if_7",
          "v2nfc_7/nand_if"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_0/interconnect_aresetn",
          "gpic_0_sub_0/ARESETN"
        ]
      },
      "M00_ARESETN_1": {
        "ports": [
          "proc_sys_reset_2/peripheral_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "gpic_0/S00_ARESETN",
          "gpic_1/S00_ARESETN",
          "gpic_1/M00_ARESETN",
          "gpic_1/M01_ARESETN",
          "gpic_1/M02_ARESETN",
          "gpic_0_sub/S00_ARESETN",
          "hpic_0/M00_ARESETN",
          "hpic_1/M00_ARESETN",
          "nvme_ctrl_0/s0_axi_aresetn"
        ]
      },
      "S00_ARESETN_1": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "iodelay_if_0/sys__srstn",
          "iodelay_if_0_dqs/sys__srstn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_bram_ctrl_2/s_axi_aresetn",
          "axi_bram_ctrl_3/s_axi_aresetn",
          "gpic_0/M00_ARESETN",
          "gpic_0_sub_0/S00_ARESETN",
          "gpic_0_sub_0/M00_ARESETN",
          "gpic_0_sub_0/M01_ARESETN",
          "gpic_0_sub_0/M02_ARESETN",
          "gpic_0_sub_0/M03_ARESETN",
          "gpic_0_sub_0/M04_ARESETN",
          "gpic_0_sub_0/M05_ARESETN",
          "gpic_0_sub_0/M06_ARESETN",
          "gpic_0_sub_0/M07_ARESETN",
          "gpic_0_sub/M00_ARESETN",
          "gpic_0_sub/M02_ARESETN",
          "hpic_0/S00_ARESETN",
          "hpic_0/S01_ARESETN",
          "hpic_0/S02_ARESETN",
          "hpic_0/S03_ARESETN"
        ]
      },
      "S00_ARESETN_2": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "iodelay_if_1/sys__srstn",
          "iodelay_if_1_dqs/sys__srstn",
          "axi_bram_ctrl_4/s_axi_aresetn",
          "axi_bram_ctrl_5/s_axi_aresetn",
          "axi_bram_ctrl_6/s_axi_aresetn",
          "axi_bram_ctrl_7/s_axi_aresetn",
          "gpic_0/M01_ARESETN",
          "gpic_0_sub_1/S00_ARESETN",
          "gpic_0_sub_1/M00_ARESETN",
          "gpic_0_sub_1/M01_ARESETN",
          "gpic_0_sub_1/M02_ARESETN",
          "gpic_0_sub_1/M03_ARESETN",
          "gpic_0_sub_1/M04_ARESETN",
          "gpic_0_sub_1/M05_ARESETN",
          "gpic_0_sub_1/M06_ARESETN",
          "gpic_0_sub_1/M07_ARESETN",
          "gpic_0_sub/M01_ARESETN",
          "gpic_0_sub/M03_ARESETN",
          "hpic_1/S00_ARESETN",
          "hpic_1/S01_ARESETN",
          "hpic_1/S02_ARESETN",
          "hpic_1/S03_ARESETN"
        ]
      },
      "S00_ARESETN_3": {
        "ports": [
          "proc_sys_reset_3/peripheral_aresetn",
          "hpic_2/S00_ARESETN",
          "hpic_2/M00_ARESETN",
          "nvme_ctrl_0/m0_axi_aresetn"
        ]
      },
      "iodelay_if_0_dqs_iodly_00__tap": {
        "ports": [
          "iodelay_if_0_dqs/iodly_00__tap",
          "v2nfc_0/iDQSIDelayTap"
        ]
      },
      "iodelay_if_0_dqs_iodly_00__tap_load": {
        "ports": [
          "iodelay_if_0_dqs/iodly_00__tap_load",
          "v2nfc_0/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_0_dqs_iodly_01__tap": {
        "ports": [
          "iodelay_if_0_dqs/iodly_01__tap",
          "v2nfc_1/iDQSIDelayTap"
        ]
      },
      "iodelay_if_0_dqs_iodly_01__tap_load": {
        "ports": [
          "iodelay_if_0_dqs/iodly_01__tap_load",
          "v2nfc_1/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_0_dqs_iodly_02__tap": {
        "ports": [
          "iodelay_if_0_dqs/iodly_02__tap",
          "v2nfc_2/iDQSIDelayTap"
        ]
      },
      "iodelay_if_0_dqs_iodly_02__tap_load": {
        "ports": [
          "iodelay_if_0_dqs/iodly_02__tap_load",
          "v2nfc_2/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_0_dqs_iodly_03__tap": {
        "ports": [
          "iodelay_if_0_dqs/iodly_03__tap",
          "v2nfc_3/iDQSIDelayTap"
        ]
      },
      "iodelay_if_0_dqs_iodly_03__tap_load": {
        "ports": [
          "iodelay_if_0_dqs/iodly_03__tap_load",
          "v2nfc_3/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_00__tap": {
        "ports": [
          "iodelay_if_0/iodly_00__tap",
          "v2nfc_0/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_00__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_00__tap_load",
          "v2nfc_0/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_01__tap": {
        "ports": [
          "iodelay_if_0/iodly_01__tap",
          "v2nfc_0/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_01__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_01__tap_load",
          "v2nfc_0/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_02__tap": {
        "ports": [
          "iodelay_if_0/iodly_02__tap",
          "v2nfc_0/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_02__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_02__tap_load",
          "v2nfc_0/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_03__tap": {
        "ports": [
          "iodelay_if_0/iodly_03__tap",
          "v2nfc_0/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_03__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_03__tap_load",
          "v2nfc_0/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_04__tap": {
        "ports": [
          "iodelay_if_0/iodly_04__tap",
          "v2nfc_0/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_04__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_04__tap_load",
          "v2nfc_0/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_05__tap": {
        "ports": [
          "iodelay_if_0/iodly_05__tap",
          "v2nfc_0/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_05__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_05__tap_load",
          "v2nfc_0/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_06__tap": {
        "ports": [
          "iodelay_if_0/iodly_06__tap",
          "v2nfc_0/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_06__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_06__tap_load",
          "v2nfc_0/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_07__tap": {
        "ports": [
          "iodelay_if_0/iodly_07__tap",
          "v2nfc_0/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_07__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_07__tap_load",
          "v2nfc_0/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_08__tap": {
        "ports": [
          "iodelay_if_0/iodly_08__tap",
          "v2nfc_1/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_08__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_08__tap_load",
          "v2nfc_1/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_09__tap": {
        "ports": [
          "iodelay_if_0/iodly_09__tap",
          "v2nfc_1/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_09__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_09__tap_load",
          "v2nfc_1/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_10__tap": {
        "ports": [
          "iodelay_if_0/iodly_10__tap",
          "v2nfc_1/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_10__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_10__tap_load",
          "v2nfc_1/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_11__tap": {
        "ports": [
          "iodelay_if_0/iodly_11__tap",
          "v2nfc_1/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_11__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_11__tap_load",
          "v2nfc_1/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_12__tap": {
        "ports": [
          "iodelay_if_0/iodly_12__tap",
          "v2nfc_1/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_12__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_12__tap_load",
          "v2nfc_1/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_13__tap": {
        "ports": [
          "iodelay_if_0/iodly_13__tap",
          "v2nfc_1/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_13__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_13__tap_load",
          "v2nfc_1/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_14__tap": {
        "ports": [
          "iodelay_if_0/iodly_14__tap",
          "v2nfc_1/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_14__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_14__tap_load",
          "v2nfc_1/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_15__tap": {
        "ports": [
          "iodelay_if_0/iodly_15__tap",
          "v2nfc_1/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_15__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_15__tap_load",
          "v2nfc_1/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_16__tap": {
        "ports": [
          "iodelay_if_0/iodly_16__tap",
          "v2nfc_2/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_16__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_16__tap_load",
          "v2nfc_2/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_17__tap": {
        "ports": [
          "iodelay_if_0/iodly_17__tap",
          "v2nfc_2/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_17__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_17__tap_load",
          "v2nfc_2/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_18__tap": {
        "ports": [
          "iodelay_if_0/iodly_18__tap",
          "v2nfc_2/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_18__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_18__tap_load",
          "v2nfc_2/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_19__tap": {
        "ports": [
          "iodelay_if_0/iodly_19__tap",
          "v2nfc_2/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_19__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_19__tap_load",
          "v2nfc_2/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_20__tap": {
        "ports": [
          "iodelay_if_0/iodly_20__tap",
          "v2nfc_2/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_20__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_20__tap_load",
          "v2nfc_2/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_21__tap": {
        "ports": [
          "iodelay_if_0/iodly_21__tap",
          "v2nfc_2/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_21__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_21__tap_load",
          "v2nfc_2/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_22__tap": {
        "ports": [
          "iodelay_if_0/iodly_22__tap",
          "v2nfc_2/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_22__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_22__tap_load",
          "v2nfc_2/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_23__tap": {
        "ports": [
          "iodelay_if_0/iodly_23__tap",
          "v2nfc_2/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_23__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_23__tap_load",
          "v2nfc_2/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_24__tap": {
        "ports": [
          "iodelay_if_0/iodly_24__tap",
          "v2nfc_3/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_24__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_24__tap_load",
          "v2nfc_3/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_25__tap": {
        "ports": [
          "iodelay_if_0/iodly_25__tap",
          "v2nfc_3/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_25__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_25__tap_load",
          "v2nfc_3/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_26__tap": {
        "ports": [
          "iodelay_if_0/iodly_26__tap",
          "v2nfc_3/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_26__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_26__tap_load",
          "v2nfc_3/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_27__tap": {
        "ports": [
          "iodelay_if_0/iodly_27__tap",
          "v2nfc_3/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_27__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_27__tap_load",
          "v2nfc_3/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_28__tap": {
        "ports": [
          "iodelay_if_0/iodly_28__tap",
          "v2nfc_3/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_28__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_28__tap_load",
          "v2nfc_3/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_29__tap": {
        "ports": [
          "iodelay_if_0/iodly_29__tap",
          "v2nfc_3/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_29__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_29__tap_load",
          "v2nfc_3/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_30__tap": {
        "ports": [
          "iodelay_if_0/iodly_30__tap",
          "v2nfc_3/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_30__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_30__tap_load",
          "v2nfc_3/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_0_iodly_31__tap": {
        "ports": [
          "iodelay_if_0/iodly_31__tap",
          "v2nfc_3/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_0_iodly_31__tap_load": {
        "ports": [
          "iodelay_if_0/iodly_31__tap_load",
          "v2nfc_3/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_1_dqs_iodly_00__tap": {
        "ports": [
          "iodelay_if_1_dqs/iodly_00__tap",
          "v2nfc_4/iDQSIDelayTap"
        ]
      },
      "iodelay_if_1_dqs_iodly_00__tap_load": {
        "ports": [
          "iodelay_if_1_dqs/iodly_00__tap_load",
          "v2nfc_4/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_1_dqs_iodly_01__tap": {
        "ports": [
          "iodelay_if_1_dqs/iodly_01__tap",
          "v2nfc_5/iDQSIDelayTap"
        ]
      },
      "iodelay_if_1_dqs_iodly_01__tap_load": {
        "ports": [
          "iodelay_if_1_dqs/iodly_01__tap_load",
          "v2nfc_5/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_1_dqs_iodly_02__tap": {
        "ports": [
          "iodelay_if_1_dqs/iodly_02__tap",
          "v2nfc_6/iDQSIDelayTap"
        ]
      },
      "iodelay_if_1_dqs_iodly_02__tap_load": {
        "ports": [
          "iodelay_if_1_dqs/iodly_02__tap_load",
          "v2nfc_6/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_1_dqs_iodly_03__tap": {
        "ports": [
          "iodelay_if_1_dqs/iodly_03__tap",
          "v2nfc_7/iDQSIDelayTap"
        ]
      },
      "iodelay_if_1_dqs_iodly_03__tap_load": {
        "ports": [
          "iodelay_if_1_dqs/iodly_03__tap_load",
          "v2nfc_7/iDQSIDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_00__tap": {
        "ports": [
          "iodelay_if_1/iodly_00__tap",
          "v2nfc_4/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_00__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_00__tap_load",
          "v2nfc_4/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_01__tap": {
        "ports": [
          "iodelay_if_1/iodly_01__tap",
          "v2nfc_4/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_01__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_01__tap_load",
          "v2nfc_4/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_02__tap": {
        "ports": [
          "iodelay_if_1/iodly_02__tap",
          "v2nfc_4/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_02__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_02__tap_load",
          "v2nfc_4/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_03__tap": {
        "ports": [
          "iodelay_if_1/iodly_03__tap",
          "v2nfc_4/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_03__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_03__tap_load",
          "v2nfc_4/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_04__tap": {
        "ports": [
          "iodelay_if_1/iodly_04__tap",
          "v2nfc_4/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_04__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_04__tap_load",
          "v2nfc_4/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_05__tap": {
        "ports": [
          "iodelay_if_1/iodly_05__tap",
          "v2nfc_4/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_05__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_05__tap_load",
          "v2nfc_4/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_06__tap": {
        "ports": [
          "iodelay_if_1/iodly_06__tap",
          "v2nfc_4/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_06__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_06__tap_load",
          "v2nfc_4/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_07__tap": {
        "ports": [
          "iodelay_if_1/iodly_07__tap",
          "v2nfc_4/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_07__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_07__tap_load",
          "v2nfc_4/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_08__tap": {
        "ports": [
          "iodelay_if_1/iodly_08__tap",
          "v2nfc_5/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_08__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_08__tap_load",
          "v2nfc_5/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_09__tap": {
        "ports": [
          "iodelay_if_1/iodly_09__tap",
          "v2nfc_5/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_09__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_09__tap_load",
          "v2nfc_5/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_10__tap": {
        "ports": [
          "iodelay_if_1/iodly_10__tap",
          "v2nfc_5/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_10__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_10__tap_load",
          "v2nfc_5/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_11__tap": {
        "ports": [
          "iodelay_if_1/iodly_11__tap",
          "v2nfc_5/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_11__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_11__tap_load",
          "v2nfc_5/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_12__tap": {
        "ports": [
          "iodelay_if_1/iodly_12__tap",
          "v2nfc_5/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_12__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_12__tap_load",
          "v2nfc_5/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_13__tap": {
        "ports": [
          "iodelay_if_1/iodly_13__tap",
          "v2nfc_5/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_13__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_13__tap_load",
          "v2nfc_5/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_14__tap": {
        "ports": [
          "iodelay_if_1/iodly_14__tap",
          "v2nfc_5/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_14__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_14__tap_load",
          "v2nfc_5/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_15__tap": {
        "ports": [
          "iodelay_if_1/iodly_15__tap",
          "v2nfc_5/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_15__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_15__tap_load",
          "v2nfc_5/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_16__tap": {
        "ports": [
          "iodelay_if_1/iodly_16__tap",
          "v2nfc_6/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_16__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_16__tap_load",
          "v2nfc_6/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_17__tap": {
        "ports": [
          "iodelay_if_1/iodly_17__tap",
          "v2nfc_6/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_17__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_17__tap_load",
          "v2nfc_6/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_18__tap": {
        "ports": [
          "iodelay_if_1/iodly_18__tap",
          "v2nfc_6/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_18__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_18__tap_load",
          "v2nfc_6/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_19__tap": {
        "ports": [
          "iodelay_if_1/iodly_19__tap",
          "v2nfc_6/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_19__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_19__tap_load",
          "v2nfc_6/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_20__tap": {
        "ports": [
          "iodelay_if_1/iodly_20__tap",
          "v2nfc_6/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_20__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_20__tap_load",
          "v2nfc_6/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_21__tap": {
        "ports": [
          "iodelay_if_1/iodly_21__tap",
          "v2nfc_6/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_21__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_21__tap_load",
          "v2nfc_6/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_22__tap": {
        "ports": [
          "iodelay_if_1/iodly_22__tap",
          "v2nfc_6/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_22__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_22__tap_load",
          "v2nfc_6/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_23__tap": {
        "ports": [
          "iodelay_if_1/iodly_23__tap",
          "v2nfc_6/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_23__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_23__tap_load",
          "v2nfc_6/iDQ7IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_24__tap": {
        "ports": [
          "iodelay_if_1/iodly_24__tap",
          "v2nfc_7/iDQ0IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_24__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_24__tap_load",
          "v2nfc_7/iDQ0IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_25__tap": {
        "ports": [
          "iodelay_if_1/iodly_25__tap",
          "v2nfc_7/iDQ1IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_25__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_25__tap_load",
          "v2nfc_7/iDQ1IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_26__tap": {
        "ports": [
          "iodelay_if_1/iodly_26__tap",
          "v2nfc_7/iDQ2IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_26__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_26__tap_load",
          "v2nfc_7/iDQ2IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_27__tap": {
        "ports": [
          "iodelay_if_1/iodly_27__tap",
          "v2nfc_7/iDQ3IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_27__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_27__tap_load",
          "v2nfc_7/iDQ3IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_28__tap": {
        "ports": [
          "iodelay_if_1/iodly_28__tap",
          "v2nfc_7/iDQ4IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_28__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_28__tap_load",
          "v2nfc_7/iDQ4IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_29__tap": {
        "ports": [
          "iodelay_if_1/iodly_29__tap",
          "v2nfc_7/iDQ5IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_29__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_29__tap_load",
          "v2nfc_7/iDQ5IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_30__tap": {
        "ports": [
          "iodelay_if_1/iodly_30__tap",
          "v2nfc_7/iDQ6IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_30__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_30__tap_load",
          "v2nfc_7/iDQ6IDelayTapLoad"
        ]
      },
      "iodelay_if_1_iodly_31__tap": {
        "ports": [
          "iodelay_if_1/iodly_31__tap",
          "v2nfc_7/iDQ7IDelayTap"
        ]
      },
      "iodelay_if_1_iodly_31__tap_load": {
        "ports": [
          "iodelay_if_1/iodly_31__tap_load",
          "v2nfc_7/iDQ7IDelayTapLoad"
        ]
      },
      "nvme_ctrl_0_dev_irq_assert": {
        "ports": [
          "nvme_ctrl_0/dev_irq_assert",
          "xlconcat_0/In0"
        ]
      },
      "pcie_perst_n_0_1": {
        "ports": [
          "pcie_perst_n",
          "nvme_ctrl_0/pcie_perst_n"
        ]
      },
      "pll_bank11_clk_out1": {
        "ports": [
          "pll_bank11/clk_out1",
          "v2nfc_0/iOutputDrivingClock",
          "v2nfc_0/iOutputStrobeClock",
          "v2nfc_1/iOutputDrivingClock",
          "v2nfc_1/iOutputStrobeClock"
        ]
      },
      "pll_bank11_clk_out2": {
        "ports": [
          "pll_bank11/clk_out2",
          "v2nfc_0/iDelayRefClock",
          "v2nfc_1/iDelayRefClock",
          "v2nfc_2/iDelayRefClock",
          "v2nfc_3/iDelayRefClock"
        ]
      },
      "pll_bank12_clk_out1": {
        "ports": [
          "pll_bank12/clk_out1",
          "v2nfc_2/iOutputDrivingClock",
          "v2nfc_2/iOutputStrobeClock"
        ]
      },
      "pll_bank13_clk_out1": {
        "ports": [
          "pll_bank13/clk_out1",
          "v2nfc_3/iOutputDrivingClock",
          "v2nfc_3/iOutputStrobeClock"
        ]
      },
      "pll_bank33_clk_out1": {
        "ports": [
          "pll_bank33/clk_out1",
          "v2nfc_4/iOutputDrivingClock",
          "v2nfc_4/iOutputStrobeClock",
          "v2nfc_5/iOutputDrivingClock",
          "v2nfc_5/iOutputStrobeClock"
        ]
      },
      "pll_bank33_clk_out2": {
        "ports": [
          "pll_bank33/clk_out2",
          "v2nfc_4/iDelayRefClock",
          "v2nfc_5/iDelayRefClock",
          "v2nfc_6/iDelayRefClock",
          "v2nfc_7/iDelayRefClock"
        ]
      },
      "pll_bank34_clk_out1": {
        "ports": [
          "pll_bank34/clk_out1",
          "v2nfc_6/iOutputDrivingClock",
          "v2nfc_6/iOutputStrobeClock"
        ]
      },
      "pll_bank35_clk_out1": {
        "ports": [
          "pll_bank35/clk_out1",
          "v2nfc_7/iOutputDrivingClock",
          "v2nfc_7/iOutputStrobeClock"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "bch_sccs_256B_21B_13b_0/iReset",
          "bch_sccs_256B_21B_13b_1/iReset",
          "bch_sccs_256B_21B_13b_2/iReset",
          "bch_sccs_256B_21B_13b_3/iReset",
          "bch_skes_256B_21B_13b_0/iReset",
          "v2nfc_0/iReset",
          "v2nfc_1/iReset",
          "v2nfc_2/iReset",
          "v2nfc_3/iReset",
          "t4nfc_hlper_0/iReset",
          "t4nfc_hlper_1/iReset",
          "t4nfc_hlper_2/iReset",
          "t4nfc_hlper_3/iReset"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_1/interconnect_aresetn",
          "gpic_0_sub_1/ARESETN"
        ]
      },
      "proc_sys_reset_1_peripheral_reset": {
        "ports": [
          "proc_sys_reset_1/peripheral_reset",
          "bch_skes_256B_21B_13b_1/iReset",
          "bch_sccs_256B_21B_13b_4/iReset",
          "bch_sccs_256B_21B_13b_5/iReset",
          "bch_sccs_256B_21B_13b_6/iReset",
          "bch_sccs_256B_21B_13b_7/iReset",
          "v2nfc_4/iReset",
          "v2nfc_5/iReset",
          "v2nfc_6/iReset",
          "v2nfc_7/iReset",
          "t4nfc_hlper_4/iReset",
          "t4nfc_hlper_5/iReset",
          "t4nfc_hlper_6/iReset",
          "t4nfc_hlper_7/iReset"
        ]
      },
      "proc_sys_reset_2_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_2/interconnect_aresetn",
          "gpic_0/ARESETN",
          "gpic_1/ARESETN",
          "gpic_0_sub/ARESETN",
          "hpic_0/ARESETN",
          "hpic_1/ARESETN"
        ]
      },
      "proc_sys_reset_3_interconnect_aresetn": {
        "ports": [
          "proc_sys_reset_3/interconnect_aresetn",
          "hpic_2/ARESETN"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "bch_sccs_256B_21B_13b_0/iClock",
          "bch_sccs_256B_21B_13b_3/iClock",
          "bch_sccs_256B_21B_13b_2/iClock",
          "bch_sccs_256B_21B_13b_1/iClock",
          "bch_skes_256B_21B_13b_0/iClock",
          "iodelay_if_0/sys__clk",
          "iodelay_if_0_dqs/sys__clk",
          "v2nfc_0/iSystemClock",
          "v2nfc_1/iSystemClock",
          "v2nfc_2/iSystemClock",
          "v2nfc_3/iSystemClock",
          "t4nfc_hlper_0/iClock",
          "t4nfc_hlper_1/iClock",
          "t4nfc_hlper_2/iClock",
          "t4nfc_hlper_3/iClock",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_bram_ctrl_2/s_axi_aclk",
          "axi_bram_ctrl_3/s_axi_aclk",
          "gpic_0/M00_ACLK",
          "gpic_0_sub_0/ACLK",
          "gpic_0_sub_0/S00_ACLK",
          "gpic_0_sub_0/M00_ACLK",
          "gpic_0_sub_0/M01_ACLK",
          "gpic_0_sub_0/M02_ACLK",
          "gpic_0_sub_0/M03_ACLK",
          "gpic_0_sub_0/M04_ACLK",
          "gpic_0_sub_0/M05_ACLK",
          "gpic_0_sub_0/M06_ACLK",
          "gpic_0_sub_0/M07_ACLK",
          "gpic_0_sub/M00_ACLK",
          "gpic_0_sub/M02_ACLK",
          "hpic_0/S00_ACLK",
          "hpic_0/S01_ACLK",
          "hpic_0/S02_ACLK",
          "hpic_0/S03_ACLK",
          "pll_bank11/clk_in1",
          "pll_bank12/clk_in1",
          "pll_bank13/clk_in1",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "processing_system7_0_FCLK_CLK1": {
        "ports": [
          "processing_system7_0/FCLK_CLK1",
          "bch_skes_256B_21B_13b_1/iClock",
          "bch_sccs_256B_21B_13b_4/iClock",
          "bch_sccs_256B_21B_13b_5/iClock",
          "bch_sccs_256B_21B_13b_6/iClock",
          "bch_sccs_256B_21B_13b_7/iClock",
          "iodelay_if_1/sys__clk",
          "iodelay_if_1_dqs/sys__clk",
          "v2nfc_4/iSystemClock",
          "v2nfc_5/iSystemClock",
          "v2nfc_6/iSystemClock",
          "v2nfc_7/iSystemClock",
          "t4nfc_hlper_4/iClock",
          "t4nfc_hlper_5/iClock",
          "t4nfc_hlper_6/iClock",
          "t4nfc_hlper_7/iClock",
          "axi_bram_ctrl_4/s_axi_aclk",
          "axi_bram_ctrl_5/s_axi_aclk",
          "axi_bram_ctrl_6/s_axi_aclk",
          "axi_bram_ctrl_7/s_axi_aclk",
          "gpic_0/M01_ACLK",
          "gpic_0_sub_1/ACLK",
          "gpic_0_sub_1/S00_ACLK",
          "gpic_0_sub_1/M00_ACLK",
          "gpic_0_sub_1/M01_ACLK",
          "gpic_0_sub_1/M02_ACLK",
          "gpic_0_sub_1/M03_ACLK",
          "gpic_0_sub_1/M04_ACLK",
          "gpic_0_sub_1/M05_ACLK",
          "gpic_0_sub_1/M06_ACLK",
          "gpic_0_sub_1/M07_ACLK",
          "gpic_0_sub/M01_ACLK",
          "gpic_0_sub/M03_ACLK",
          "hpic_1/S00_ACLK",
          "hpic_1/S01_ACLK",
          "hpic_1/S02_ACLK",
          "hpic_1/S03_ACLK",
          "pll_bank33/clk_in1",
          "pll_bank34/clk_in1",
          "pll_bank35/clk_in1",
          "proc_sys_reset_1/slowest_sync_clk"
        ]
      },
      "processing_system7_0_FCLK_CLK2": {
        "ports": [
          "processing_system7_0/FCLK_CLK2",
          "axi_gpio_0/s_axi_aclk",
          "gpic_0/ACLK",
          "gpic_0/S00_ACLK",
          "gpic_1/ACLK",
          "gpic_1/S00_ACLK",
          "gpic_1/M00_ACLK",
          "gpic_1/M01_ACLK",
          "gpic_1/M02_ACLK",
          "gpic_0_sub/ACLK",
          "gpic_0_sub/S00_ACLK",
          "hpic_0/ACLK",
          "hpic_0/M00_ACLK",
          "hpic_1/ACLK",
          "hpic_1/M00_ACLK",
          "nvme_ctrl_0/s0_axi_aclk",
          "proc_sys_reset_2/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/M_AXI_GP1_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "processing_system7_0/S_AXI_HP1_ACLK"
        ]
      },
      "processing_system7_0_FCLK_CLK3": {
        "ports": [
          "processing_system7_0/FCLK_CLK3",
          "hpic_2/ACLK",
          "hpic_2/S00_ACLK",
          "hpic_2/M00_ACLK",
          "nvme_ctrl_0/m0_axi_aclk",
          "proc_sys_reset_3/slowest_sync_clk",
          "processing_system7_0/S_AXI_HP2_ACLK"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "processing_system7_0_FCLK_RESET1_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET1_N",
          "proc_sys_reset_1/ext_reset_in"
        ]
      },
      "processing_system7_0_FCLK_RESET2_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET2_N",
          "proc_sys_reset_2/ext_reset_in"
        ]
      },
      "processing_system7_0_FCLK_RESET3_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET3_N",
          "proc_sys_reset_3/ext_reset_in"
        ]
      },
      "v2nfc_0_oReadyBusy": {
        "ports": [
          "v2nfc_0/oReadyBusy",
          "t4nfc_hlper_0/iReadyBusy"
        ]
      },
      "v2nfc_1_oReadyBusy": {
        "ports": [
          "v2nfc_1/oReadyBusy",
          "t4nfc_hlper_1/iReadyBusy"
        ]
      },
      "v2nfc_2_oReadyBusy": {
        "ports": [
          "v2nfc_2/oReadyBusy",
          "t4nfc_hlper_2/iReadyBusy"
        ]
      },
      "v2nfc_3_oReadyBusy": {
        "ports": [
          "v2nfc_3/oReadyBusy",
          "t4nfc_hlper_3/iReadyBusy"
        ]
      },
      "v2nfc_4_oReadyBusy": {
        "ports": [
          "v2nfc_4/oReadyBusy",
          "t4nfc_hlper_4/iReadyBusy"
        ]
      },
      "v2nfc_5_oReadyBusy": {
        "ports": [
          "v2nfc_5/oReadyBusy",
          "t4nfc_hlper_5/iReadyBusy"
        ]
      },
      "v2nfc_6_oReadyBusy": {
        "ports": [
          "v2nfc_6/oReadyBusy",
          "t4nfc_hlper_6/iReadyBusy"
        ]
      },
      "v2nfc_7_oReadyBusy": {
        "ports": [
          "v2nfc_7/oReadyBusy",
          "t4nfc_hlper_7/iReadyBusy"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "processing_system7_0/IRQ_F2P"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x45000000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x45100000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_2/S_AXI/Mem0",
                "offset": "0x45200000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_3_Mem0": {
                "address_block": "/axi_bram_ctrl_3/S_AXI/Mem0",
                "offset": "0x45300000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_4_Mem0": {
                "address_block": "/axi_bram_ctrl_4/S_AXI/Mem0",
                "offset": "0x45400000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_5_Mem0": {
                "address_block": "/axi_bram_ctrl_5/S_AXI/Mem0",
                "offset": "0x45500000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_6_Mem0": {
                "address_block": "/axi_bram_ctrl_6/S_AXI/Mem0",
                "offset": "0x45600000",
                "range": "16K"
              },
              "SEG_axi_bram_ctrl_7_Mem0": {
                "address_block": "/axi_bram_ctrl_7/S_AXI/Mem0",
                "offset": "0x45700000",
                "range": "16K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x81200000",
                "range": "64K"
              },
              "SEG_iodelay_if_0_dqs_reg0": {
                "address_block": "/iodelay_if_0_dqs/ctrl__s/reg0",
                "offset": "0x83C20000",
                "range": "64K"
              },
              "SEG_iodelay_if_0_reg0": {
                "address_block": "/iodelay_if_0/ctrl__s/reg0",
                "offset": "0x83C50000",
                "range": "64K"
              },
              "SEG_iodelay_if_1_dqs_reg0": {
                "address_block": "/iodelay_if_1_dqs/ctrl__s/reg0",
                "offset": "0x83C40000",
                "range": "64K"
              },
              "SEG_iodelay_if_1_reg0": {
                "address_block": "/iodelay_if_1/ctrl__s/reg0",
                "offset": "0x83C30000",
                "range": "64K"
              },
              "SEG_nvme_ctrl_0_reg0": {
                "address_block": "/nvme_ctrl_0/s0_axi/reg0",
                "offset": "0x83C00000",
                "range": "128K"
              },
              "SEG_t4nfc_hlper_0_reg0": {
                "address_block": "/t4nfc_hlper_0/C/reg0",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_t4nfc_hlper_1_reg0": {
                "address_block": "/t4nfc_hlper_1/C/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_t4nfc_hlper_2_reg0": {
                "address_block": "/t4nfc_hlper_2/C/reg0",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_t4nfc_hlper_3_reg0": {
                "address_block": "/t4nfc_hlper_3/C/reg0",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_t4nfc_hlper_4_reg0": {
                "address_block": "/t4nfc_hlper_4/C/reg0",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_t4nfc_hlper_5_reg0": {
                "address_block": "/t4nfc_hlper_5/C/reg0",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_t4nfc_hlper_6_reg0": {
                "address_block": "/t4nfc_hlper_6/C/reg0",
                "offset": "0x43C60000",
                "range": "64K"
              },
              "SEG_t4nfc_hlper_7_reg0": {
                "address_block": "/t4nfc_hlper_7/C/reg0",
                "offset": "0x43C70000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_0": {
        "address_spaces": {
          "D": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_1": {
        "address_spaces": {
          "D": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_2": {
        "address_spaces": {
          "D": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_3": {
        "address_spaces": {
          "D": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_4": {
        "address_spaces": {
          "D": {
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_5": {
        "address_spaces": {
          "D": {
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_6": {
        "address_spaces": {
          "D": {
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/t4nfc_hlper_7": {
        "address_spaces": {
          "D": {
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/nvme_ctrl_0": {
        "address_spaces": {
          "m0_axi": {
            "segments": {
              "SEG_processing_system7_0_HP2_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}