\subsection{decoder}
decoder.sv
\lstinputlisting[style=verilog-style]{functional_units/decoder/decoder.sv}

\subsection{seven\_seg\_6}
\subsubsection{Component Blocks of seven\_seg\_6 Unit}
sevenseg.sv
\lstinputlisting[style=verilog-style]{functional_units/seven_seg_6/individual_blocks/sevenseg.sv}

\clearpage

\subsection{L293D\_encoder}
L293D\_encoder.sv
\lstinputlisting[style=verilog-style]{functional_units/L293D_encoder/L293D_encoder.sv}

\subsection{Counter}
Counter.sv
\lstinputlisting[style=verilog-style]{functional_units/Counter/Counter.sv}

\subsection{vga\_encoder}
\subsubsection{Component Blocks of vga\_encoder Unit}
vga\_640x480.sv
\lstinputlisting[style=verilog-style]{functional_units/vga_encoder/individual_blocks/vga_640x480.sv}

rgb\_decoder.sv
\lstinputlisting[style=verilog-style]{functional_units/vga_encoder/individual_blocks/rgb_decoder.sv}

clock\_modulator.sv
\lstinputlisting[style=verilog-style]{functional_units/vga_encoder/individual_blocks/clock_modulator.sv}

\clearpage

\subsection{vcr\_decoder}
vcr\_decoder.sv
\lstinputlisting[style=verilog-style]{functional_units/vcr_decoder/vcr_decoder.sv}

\subsubsection{Component Blocks of vcr\_decoder Unit}
ReadState.sv
\lstinputlisting[style=verilog-style]{functional_units/vcr_decoder/individual_blocks/ReadState.sv}

ShiftRegister.sv
\lstinputlisting[style=verilog-style]{functional_units/vcr_decoder/individual_blocks/ShiftRegister.sv}

mux2.sv
\lstinputlisting[style=verilog-style]{functional_units/vcr_decoder/individual_blocks/mux2.sv}

SignalDecoder.sv
\lstinputlisting[style=verilog-style]{functional_units/vcr_decoder/individual_blocks/SignalDecoder.sv}

\clearpage

\subsection{ps2\_keyboard}
ps2\_keyboard.sv
\lstinputlisting[style=verilog-style]{functional_units/ps2_keyboard/ps2_keyboard.sv}

\subsubsection{Component Blocks of ps2\_keyboard Unit}
debounce.sv
\lstinputlisting[style=verilog-style]{functional_units/ps2_keyboard/individual_blocks/debounce.sv}

\clearpage

\subsection{nes\_decoder}
nes\_decoder.sv
\lstinputlisting[style=verilog-style]{functional_units/nes_decoder/nes_decoder.sv}

\subsection{parsed\_clock}
\subsubsection{Component Blocks of parsed\_clock Unit}
parser.sv
\lstinputlisting[style=verilog-style]{functional_units/parsed_clock/individual_blocks/parser.sv}

comparator.sv
\lstinputlisting[style=verilog-style]{functional_units/parsed_clock/individual_blocks/comparator.sv}

mux4.sv
\lstinputlisting[style=verilog-style]{functional_units/parsed_clock/individual_blocks/mux4.sv}

counter.sv
\lstinputlisting[style=verilog-style]{functional_units/parsed_clock/individual_blocks/counter.sv}

\clearpage

\subsection{SquareWaveGenerator}
\subsubsection{Component Blocks of SquareWaveGenerator Unit}
decoder.sv
\lstinputlisting[style=verilog-style]{functional_units/SquareWaveGenerator/individual_blocks/decoder.sv}

SquareWaveGenerator.sv
\lstinputlisting[style=verilog-style]{functional_units/SquareWaveGenerator/individual_blocks/SquareWaveGenerator.sv}

\clearpage

\subsection{nes\_to\_motor}
nes\_to\_motor.sv
\lstinputlisting[style=verilog-style]{functional_units/nes_to_motor/nes_to_motor.sv}

\subsection{Comparator}
Comparator.sv
\lstinputlisting[style=verilog-style]{functional_units/Comparator/Comparator.sv}

\subsection{DisplayDecoder}
DisplayDecoder.sv
\lstinputlisting[style=verilog-style]{functional_units/DisplayDecoder/DisplayDecoder.sv}

