#-----------------------------------------------------------
# xsim v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 28 22:24:04 2019
# Process ID: 32856
# Current directory: D:/HLS/FIR_AXI4/Solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fir/xsim_script.tcl}
# Log file: D:/HLS/FIR_AXI4/Solution1/sim/verilog/xsim.log
# Journal file: D:/HLS/FIR_AXI4/Solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/fir/xsim_script.tcl
# xsim {fir} -autoloadwcfg -tclbatch {fir.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source fir.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [100.00%] @ "365000"
// RTL Simulation : 2 / 10 [100.00%] @ "585000"
// RTL Simulation : 3 / 10 [100.00%] @ "805000"
// RTL Simulation : 4 / 10 [100.00%] @ "1025000"
// RTL Simulation : 5 / 10 [100.00%] @ "1245000"
// RTL Simulation : 6 / 10 [100.00%] @ "1465000"
// RTL Simulation : 7 / 10 [100.00%] @ "1685000"
// RTL Simulation : 8 / 10 [100.00%] @ "1905000"
// RTL Simulation : 9 / 10 [100.00%] @ "2125000"
// RTL Simulation : 10 / 10 [100.00%] @ "2345000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2385 ns : File "D:/HLS/FIR_AXI4/Solution1/sim/verilog/fir.autotb.v" Line 360
## quit
INFO: [Common 17-206] Exiting xsim at Mon Oct 28 22:24:11 2019...
