--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Codigo.twx Codigo.ncd -o Codigo.twr Codigo.pcf -ucf
NetList.ucf

Design file:              Codigo.ncd
Physical constraint file: Codigo.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 20 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 40073 paths analyzed, 115 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.678ns.
--------------------------------------------------------------------------------

Paths for end point CONTADOR_4 (SLICE_X31Y16.SR), 1163 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          CONTADOR_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.678ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: STDO_PRES_FSM_FFd2 to CONTADOR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.720   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X35Y15.G1      net (fanout=6)        0.755   STDO_PRES_FSM_FFd2
    SLICE_X35Y15.Y       Tilo                  0.551   LEDS_0_OBUF
                                                       STDO_PRES_FSM_Out01
    MULT18X18_X1Y2.A4    net (fanout=5)        1.069   LEDS_0_OBUF
    MULT18X18_X1Y2.P18   Tmult                 3.931   Mmult__mult0000_submult_0
                                                       Mmult__mult0000_submult_0
    SLICE_X34Y22.G1      net (fanout=1)        1.211   Mmult__mult0000_submult_0_18
    SLICE_X34Y22.COUT    Topcyg                1.096   _mult0000<17>
                                                       Mmult__mult0000_Madd_lut<18>
                                                       Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.COUT    Tbyp                  0.120   _mult0000<19>
                                                       Mmult__mult0000_Madd_cy<19>
                                                       Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.COUT    Tbyp                  0.120   _mult0000<21>
                                                       Mmult__mult0000_Madd_cy<21>
                                                       Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.X       Tcinx                 0.904   _mult0000<23>
                                                       Mmult__mult0000_Madd_xor<23>
    SLICE_X30Y25.G2      net (fanout=1)        0.974   _mult0000<23>
    SLICE_X30Y25.COUT    Topcyg                1.096   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
                                                       Mcompar_STDO_PRES_cmp_lt0000_lut<23>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<24>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<26>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<28>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<30>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.SR      net (fanout=17)       2.625   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.CLK     Tsrck                 1.026   CONTADOR<4>
                                                       CONTADOR_4
    -------------------------------------------------  ---------------------------
    Total                                     16.678ns (10.044ns logic, 6.634ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          CONTADOR_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.678ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: STDO_PRES_FSM_FFd2 to CONTADOR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.720   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X35Y15.G1      net (fanout=6)        0.755   STDO_PRES_FSM_FFd2
    SLICE_X35Y15.Y       Tilo                  0.551   LEDS_0_OBUF
                                                       STDO_PRES_FSM_Out01
    MULT18X18_X1Y2.A4    net (fanout=5)        1.069   LEDS_0_OBUF
    MULT18X18_X1Y2.P18   Tmult                 3.931   Mmult__mult0000_submult_0
                                                       Mmult__mult0000_submult_0
    SLICE_X34Y22.G1      net (fanout=1)        1.211   Mmult__mult0000_submult_0_18
    SLICE_X34Y22.COUT    Topcyg                1.096   _mult0000<17>
                                                       Mmult__mult0000_Madd_lut<18>
                                                       Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.COUT    Tbyp                  0.120   _mult0000<19>
                                                       Mmult__mult0000_Madd_cy<19>
                                                       Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.COUT    Tbyp                  0.120   _mult0000<21>
                                                       Mmult__mult0000_Madd_cy<21>
                                                       Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.COUT    Tbyp                  0.120   _mult0000<23>
                                                       Mmult__mult0000_Madd_cy<23>
                                                       Mmult__mult0000_Madd_cy<24>
    SLICE_X34Y26.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<24>
    SLICE_X34Y26.COUT    Tbyp                  0.120   _mult0000<25>
                                                       Mmult__mult0000_Madd_cy<25>
                                                       Mmult__mult0000_Madd_cy<26>
    SLICE_X34Y27.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<26>
    SLICE_X34Y27.X       Tcinx                 0.904   _mult0000<27>
                                                       Mmult__mult0000_Madd_xor<27>
    SLICE_X30Y27.G2      net (fanout=1)        0.974   _mult0000<27>
    SLICE_X30Y27.COUT    Topcyg                1.096   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_lut<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<28>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<30>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.SR      net (fanout=17)       2.625   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.CLK     Tsrck                 1.026   CONTADOR<4>
                                                       CONTADOR_4
    -------------------------------------------------  ---------------------------
    Total                                     16.678ns (10.044ns logic, 6.634ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          CONTADOR_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.678ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: STDO_PRES_FSM_FFd2 to CONTADOR_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.720   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X35Y15.G1      net (fanout=6)        0.755   STDO_PRES_FSM_FFd2
    SLICE_X35Y15.Y       Tilo                  0.551   LEDS_0_OBUF
                                                       STDO_PRES_FSM_Out01
    MULT18X18_X1Y2.A4    net (fanout=5)        1.069   LEDS_0_OBUF
    MULT18X18_X1Y2.P18   Tmult                 3.931   Mmult__mult0000_submult_0
                                                       Mmult__mult0000_submult_0
    SLICE_X34Y22.G1      net (fanout=1)        1.211   Mmult__mult0000_submult_0_18
    SLICE_X34Y22.COUT    Topcyg                1.096   _mult0000<17>
                                                       Mmult__mult0000_Madd_lut<18>
                                                       Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.X       Tcinx                 0.904   _mult0000<19>
                                                       Mmult__mult0000_Madd_xor<19>
    SLICE_X30Y23.G2      net (fanout=1)        0.974   _mult0000<19>
    SLICE_X30Y23.COUT    Topcyg                1.096   Mcompar_STDO_PRES_cmp_lt0000_cy<19>
                                                       Mcompar_STDO_PRES_cmp_lt0000_lut<19>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<19>
    SLICE_X30Y24.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<19>
    SLICE_X30Y24.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<21>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<20>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<21>
    SLICE_X30Y25.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<21>
    SLICE_X30Y25.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<22>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<24>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<26>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<28>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<30>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.SR      net (fanout=17)       2.625   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.CLK     Tsrck                 1.026   CONTADOR<4>
                                                       CONTADOR_4
    -------------------------------------------------  ---------------------------
    Total                                     16.678ns (10.044ns logic, 6.634ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point CONTADOR_5 (SLICE_X31Y16.SR), 1163 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          CONTADOR_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.678ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: STDO_PRES_FSM_FFd2 to CONTADOR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.720   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X35Y15.G1      net (fanout=6)        0.755   STDO_PRES_FSM_FFd2
    SLICE_X35Y15.Y       Tilo                  0.551   LEDS_0_OBUF
                                                       STDO_PRES_FSM_Out01
    MULT18X18_X1Y2.A4    net (fanout=5)        1.069   LEDS_0_OBUF
    MULT18X18_X1Y2.P18   Tmult                 3.931   Mmult__mult0000_submult_0
                                                       Mmult__mult0000_submult_0
    SLICE_X34Y22.G1      net (fanout=1)        1.211   Mmult__mult0000_submult_0_18
    SLICE_X34Y22.COUT    Topcyg                1.096   _mult0000<17>
                                                       Mmult__mult0000_Madd_lut<18>
                                                       Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.COUT    Tbyp                  0.120   _mult0000<19>
                                                       Mmult__mult0000_Madd_cy<19>
                                                       Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.COUT    Tbyp                  0.120   _mult0000<21>
                                                       Mmult__mult0000_Madd_cy<21>
                                                       Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.X       Tcinx                 0.904   _mult0000<23>
                                                       Mmult__mult0000_Madd_xor<23>
    SLICE_X30Y25.G2      net (fanout=1)        0.974   _mult0000<23>
    SLICE_X30Y25.COUT    Topcyg                1.096   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
                                                       Mcompar_STDO_PRES_cmp_lt0000_lut<23>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<24>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<26>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<28>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<30>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.SR      net (fanout=17)       2.625   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.CLK     Tsrck                 1.026   CONTADOR<4>
                                                       CONTADOR_5
    -------------------------------------------------  ---------------------------
    Total                                     16.678ns (10.044ns logic, 6.634ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          CONTADOR_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.678ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: STDO_PRES_FSM_FFd2 to CONTADOR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.720   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X35Y15.G1      net (fanout=6)        0.755   STDO_PRES_FSM_FFd2
    SLICE_X35Y15.Y       Tilo                  0.551   LEDS_0_OBUF
                                                       STDO_PRES_FSM_Out01
    MULT18X18_X1Y2.A4    net (fanout=5)        1.069   LEDS_0_OBUF
    MULT18X18_X1Y2.P18   Tmult                 3.931   Mmult__mult0000_submult_0
                                                       Mmult__mult0000_submult_0
    SLICE_X34Y22.G1      net (fanout=1)        1.211   Mmult__mult0000_submult_0_18
    SLICE_X34Y22.COUT    Topcyg                1.096   _mult0000<17>
                                                       Mmult__mult0000_Madd_lut<18>
                                                       Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.COUT    Tbyp                  0.120   _mult0000<19>
                                                       Mmult__mult0000_Madd_cy<19>
                                                       Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.COUT    Tbyp                  0.120   _mult0000<21>
                                                       Mmult__mult0000_Madd_cy<21>
                                                       Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.COUT    Tbyp                  0.120   _mult0000<23>
                                                       Mmult__mult0000_Madd_cy<23>
                                                       Mmult__mult0000_Madd_cy<24>
    SLICE_X34Y26.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<24>
    SLICE_X34Y26.COUT    Tbyp                  0.120   _mult0000<25>
                                                       Mmult__mult0000_Madd_cy<25>
                                                       Mmult__mult0000_Madd_cy<26>
    SLICE_X34Y27.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<26>
    SLICE_X34Y27.X       Tcinx                 0.904   _mult0000<27>
                                                       Mmult__mult0000_Madd_xor<27>
    SLICE_X30Y27.G2      net (fanout=1)        0.974   _mult0000<27>
    SLICE_X30Y27.COUT    Topcyg                1.096   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_lut<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<28>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<30>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.SR      net (fanout=17)       2.625   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.CLK     Tsrck                 1.026   CONTADOR<4>
                                                       CONTADOR_5
    -------------------------------------------------  ---------------------------
    Total                                     16.678ns (10.044ns logic, 6.634ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          CONTADOR_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.678ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: STDO_PRES_FSM_FFd2 to CONTADOR_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.720   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X35Y15.G1      net (fanout=6)        0.755   STDO_PRES_FSM_FFd2
    SLICE_X35Y15.Y       Tilo                  0.551   LEDS_0_OBUF
                                                       STDO_PRES_FSM_Out01
    MULT18X18_X1Y2.A4    net (fanout=5)        1.069   LEDS_0_OBUF
    MULT18X18_X1Y2.P18   Tmult                 3.931   Mmult__mult0000_submult_0
                                                       Mmult__mult0000_submult_0
    SLICE_X34Y22.G1      net (fanout=1)        1.211   Mmult__mult0000_submult_0_18
    SLICE_X34Y22.COUT    Topcyg                1.096   _mult0000<17>
                                                       Mmult__mult0000_Madd_lut<18>
                                                       Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.X       Tcinx                 0.904   _mult0000<19>
                                                       Mmult__mult0000_Madd_xor<19>
    SLICE_X30Y23.G2      net (fanout=1)        0.974   _mult0000<19>
    SLICE_X30Y23.COUT    Topcyg                1.096   Mcompar_STDO_PRES_cmp_lt0000_cy<19>
                                                       Mcompar_STDO_PRES_cmp_lt0000_lut<19>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<19>
    SLICE_X30Y24.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<19>
    SLICE_X30Y24.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<21>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<20>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<21>
    SLICE_X30Y25.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<21>
    SLICE_X30Y25.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<22>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<24>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<26>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<28>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<30>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.SR      net (fanout=17)       2.625   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y16.CLK     Tsrck                 1.026   CONTADOR<4>
                                                       CONTADOR_5
    -------------------------------------------------  ---------------------------
    Total                                     16.678ns (10.044ns logic, 6.634ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Paths for end point CONTADOR_6 (SLICE_X31Y17.SR), 1163 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          CONTADOR_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.678ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: STDO_PRES_FSM_FFd2 to CONTADOR_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.720   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X35Y15.G1      net (fanout=6)        0.755   STDO_PRES_FSM_FFd2
    SLICE_X35Y15.Y       Tilo                  0.551   LEDS_0_OBUF
                                                       STDO_PRES_FSM_Out01
    MULT18X18_X1Y2.A4    net (fanout=5)        1.069   LEDS_0_OBUF
    MULT18X18_X1Y2.P18   Tmult                 3.931   Mmult__mult0000_submult_0
                                                       Mmult__mult0000_submult_0
    SLICE_X34Y22.G1      net (fanout=1)        1.211   Mmult__mult0000_submult_0_18
    SLICE_X34Y22.COUT    Topcyg                1.096   _mult0000<17>
                                                       Mmult__mult0000_Madd_lut<18>
                                                       Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.COUT    Tbyp                  0.120   _mult0000<19>
                                                       Mmult__mult0000_Madd_cy<19>
                                                       Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.COUT    Tbyp                  0.120   _mult0000<21>
                                                       Mmult__mult0000_Madd_cy<21>
                                                       Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.X       Tcinx                 0.904   _mult0000<23>
                                                       Mmult__mult0000_Madd_xor<23>
    SLICE_X30Y25.G2      net (fanout=1)        0.974   _mult0000<23>
    SLICE_X30Y25.COUT    Topcyg                1.096   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
                                                       Mcompar_STDO_PRES_cmp_lt0000_lut<23>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<24>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<26>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<28>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<30>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y17.SR      net (fanout=17)       2.625   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y17.CLK     Tsrck                 1.026   CONTADOR<6>
                                                       CONTADOR_6
    -------------------------------------------------  ---------------------------
    Total                                     16.678ns (10.044ns logic, 6.634ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          CONTADOR_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.678ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: STDO_PRES_FSM_FFd2 to CONTADOR_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.720   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X35Y15.G1      net (fanout=6)        0.755   STDO_PRES_FSM_FFd2
    SLICE_X35Y15.Y       Tilo                  0.551   LEDS_0_OBUF
                                                       STDO_PRES_FSM_Out01
    MULT18X18_X1Y2.A4    net (fanout=5)        1.069   LEDS_0_OBUF
    MULT18X18_X1Y2.P18   Tmult                 3.931   Mmult__mult0000_submult_0
                                                       Mmult__mult0000_submult_0
    SLICE_X34Y22.G1      net (fanout=1)        1.211   Mmult__mult0000_submult_0_18
    SLICE_X34Y22.COUT    Topcyg                1.096   _mult0000<17>
                                                       Mmult__mult0000_Madd_lut<18>
                                                       Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.COUT    Tbyp                  0.120   _mult0000<19>
                                                       Mmult__mult0000_Madd_cy<19>
                                                       Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<20>
    SLICE_X34Y24.COUT    Tbyp                  0.120   _mult0000<21>
                                                       Mmult__mult0000_Madd_cy<21>
                                                       Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<22>
    SLICE_X34Y25.COUT    Tbyp                  0.120   _mult0000<23>
                                                       Mmult__mult0000_Madd_cy<23>
                                                       Mmult__mult0000_Madd_cy<24>
    SLICE_X34Y26.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<24>
    SLICE_X34Y26.COUT    Tbyp                  0.120   _mult0000<25>
                                                       Mmult__mult0000_Madd_cy<25>
                                                       Mmult__mult0000_Madd_cy<26>
    SLICE_X34Y27.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<26>
    SLICE_X34Y27.X       Tcinx                 0.904   _mult0000<27>
                                                       Mmult__mult0000_Madd_xor<27>
    SLICE_X30Y27.G2      net (fanout=1)        0.974   _mult0000<27>
    SLICE_X30Y27.COUT    Topcyg                1.096   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_lut<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<28>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<30>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y17.SR      net (fanout=17)       2.625   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y17.CLK     Tsrck                 1.026   CONTADOR<6>
                                                       CONTADOR_6
    -------------------------------------------------  ---------------------------
    Total                                     16.678ns (10.044ns logic, 6.634ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          CONTADOR_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.678ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: STDO_PRES_FSM_FFd2 to CONTADOR_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.720   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X35Y15.G1      net (fanout=6)        0.755   STDO_PRES_FSM_FFd2
    SLICE_X35Y15.Y       Tilo                  0.551   LEDS_0_OBUF
                                                       STDO_PRES_FSM_Out01
    MULT18X18_X1Y2.A4    net (fanout=5)        1.069   LEDS_0_OBUF
    MULT18X18_X1Y2.P18   Tmult                 3.931   Mmult__mult0000_submult_0
                                                       Mmult__mult0000_submult_0
    SLICE_X34Y22.G1      net (fanout=1)        1.211   Mmult__mult0000_submult_0_18
    SLICE_X34Y22.COUT    Topcyg                1.096   _mult0000<17>
                                                       Mmult__mult0000_Madd_lut<18>
                                                       Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.CIN     net (fanout=1)        0.000   Mmult__mult0000_Madd_cy<18>
    SLICE_X34Y23.X       Tcinx                 0.904   _mult0000<19>
                                                       Mmult__mult0000_Madd_xor<19>
    SLICE_X30Y23.G2      net (fanout=1)        0.974   _mult0000<19>
    SLICE_X30Y23.COUT    Topcyg                1.096   Mcompar_STDO_PRES_cmp_lt0000_cy<19>
                                                       Mcompar_STDO_PRES_cmp_lt0000_lut<19>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<19>
    SLICE_X30Y24.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<19>
    SLICE_X30Y24.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<21>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<20>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<21>
    SLICE_X30Y25.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<21>
    SLICE_X30Y25.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<22>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<23>
    SLICE_X30Y26.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<24>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<25>
    SLICE_X30Y27.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<26>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<27>
    SLICE_X30Y28.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<28>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.CIN     net (fanout=1)        0.000   Mcompar_STDO_PRES_cmp_lt0000_cy<29>
    SLICE_X30Y29.COUT    Tbyp                  0.120   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<30>
                                                       Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y17.SR      net (fanout=17)       2.625   Mcompar_STDO_PRES_cmp_lt0000_cy<31>
    SLICE_X31Y17.CLK     Tsrck                 1.026   CONTADOR<6>
                                                       CONTADOR_6
    -------------------------------------------------  ---------------------------
    Total                                     16.678ns (10.044ns logic, 6.634ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point STDO_PRES_FSM_FFd2 (SLICE_X34Y15.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          STDO_PRES_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: STDO_PRES_FSM_FFd2 to STDO_PRES_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.576   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X34Y15.F4      net (fanout=6)        0.334   STDO_PRES_FSM_FFd2
    SLICE_X34Y15.CLK     Tckf        (-Th)    -0.106   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_Out11_INV_0
                                                       STDO_PRES_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.682ns logic, 0.334ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

Paths for end point STDO_PRES_FSM_FFd1 (SLICE_X34Y15.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               STDO_PRES_FSM_FFd2 (FF)
  Destination:          STDO_PRES_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: STDO_PRES_FSM_FFd2 to STDO_PRES_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.XQ      Tcko                  0.576   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd2
    SLICE_X34Y15.G4      net (fanout=6)        0.406   STDO_PRES_FSM_FFd2
    SLICE_X34Y15.CLK     Tckg        (-Th)    -0.106   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd1-In1
                                                       STDO_PRES_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.682ns logic, 0.406ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------

Paths for end point STDO_PRES_FSM_FFd1 (SLICE_X34Y15.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               STDO_PRES_FSM_FFd1 (FF)
  Destination:          STDO_PRES_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_pin_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_pin_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: STDO_PRES_FSM_FFd1 to STDO_PRES_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y15.YQ      Tcko                  0.576   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd1
    SLICE_X34Y15.G2      net (fanout=3)        0.511   STDO_PRES_FSM_FFd1
    SLICE_X34Y15.CLK     Tckg        (-Th)    -0.106   STDO_PRES_FSM_FFd2
                                                       STDO_PRES_FSM_FFd1-In1
                                                       STDO_PRES_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.682ns logic, 0.511ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: STDO_PRES_FSM_FFd2/CLK
  Logical resource: STDO_PRES_FSM_FFd2/CK
  Location pin: SLICE_X34Y15.CLK
  Clock network: sys_clk_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.786ns (Tch)
  Physical resource: STDO_PRES_FSM_FFd2/CLK
  Logical resource: STDO_PRES_FSM_FFd2/CK
  Location pin: SLICE_X34Y15.CLK
  Clock network: sys_clk_pin_BUFGP
--------------------------------------------------------------------------------
Slack: 18.428ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.786ns (Tcl)
  Physical resource: STDO_PRES_FSM_FFd2/CLK
  Logical resource: STDO_PRES_FSM_FFd1/CK
  Location pin: SLICE_X34Y15.CLK
  Clock network: sys_clk_pin_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |   16.678|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 40073 paths, 0 nets, and 197 connections

Design statistics:
   Minimum period:  16.678ns{1}   (Maximum frequency:  59.959MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 15 12:19:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 83 MB



