$date
	Sat Oct 22 18:46:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#623464
b1011 !
1"
#623466
b1011 &
b1011 %
1$
#623467
0"
#623470
b100010 &
b100010 %
#623474
b10001 &
b10001 %
#623478
b110100 &
b110100 %
#623482
b11010 &
b11010 %
#623486
b1101 &
b1101 %
#623490
b101000 &
b101000 %
#623494
b10100 &
b10100 %
#623498
b1010 &
b1010 %
#623502
b101 &
b101 %
#623506
b10000 &
b10000 %
#623510
b1000 &
b1000 %
#623514
b100 &
b100 %
#623518
b10 &
b10 %
#623522
b1 &
b1 %
1#
#623526
b0 &
0#
b0 %
0$
#1659962
b1101 &
b1101 %
1$
b1101 !
1"
#1659963
0"
#1659966
b101000 &
b101000 %
#1659970
b10100 &
b10100 %
#1659974
b1010 &
b1010 %
#1659978
b101 &
b101 %
#1659982
b10000 &
b10000 %
#1659986
b1000 &
b1000 %
#1659990
b100 &
b100 %
#1659994
b10 &
b10 %
#1659998
b1 &
1#
b1 %
#1660002
b0 &
b0 %
0#
0$
#2670078
b1100 &
b1100 %
1$
b1100 !
1"
#2670079
0"
#2670082
b110 &
b110 %
#2670086
b11 &
b11 %
#2670090
b1010 &
b1010 %
#2670094
b101 &
b101 %
#2670098
b10000 &
b10000 %
#2670102
b1000 &
b1000 %
#2670106
b100 &
b100 %
#2670110
b10 &
b10 %
#2670114
b1 &
b1 %
1#
#2670118
b0 &
0#
b0 %
0$
#4500012
