--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx_ISE_DS_Win_14.7_1015_1\Xilinx-ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml top_level.twx top_level.ncd -o
top_level.twr top_level.pcf -ucf top_level.ucf

Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Inst_clocking_pll/CLKIN_IBUFG" PERIOD = 83.3333333 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Inst_clocking_pll/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Inst_clocking_pll/DCM_SP_INST/CLKIN
  Logical resource: Inst_clocking_pll/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Inst_clocking_pll/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Inst_clocking_pll/DCM_SP_INST/CLKIN
  Logical resource: Inst_clocking_pll/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Inst_clocking_pll/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 79.763ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: Inst_clocking_pll/DCM_SP_INST/CLKIN
  Logical resource: Inst_clocking_pll/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Inst_clocking_pll/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_clocking_pll/CLKFX_BUF" 
derived from  NET "Inst_clocking_pll/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 
50%;  divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 45397 paths analyzed, 403 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.273ns.
--------------------------------------------------------------------------------

Paths for end point Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y2.ADDRB6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_driver/horizontal_8 (FF)
  Destination:          Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          19.999ns
  Data Path Delay:      3.650ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.387 - 0.494)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll falling at 19.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga_driver/horizontal_8 to Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.XQ      Tcko                  0.495   Inst_vga_driver/horizontal<8>
                                                       Inst_vga_driver/horizontal_8
    SLICE_X15Y6.F2       net (fanout=6)        1.127   Inst_vga_driver/horizontal<8>
    SLICE_X15Y6.X        Tilo                  0.562   Inst_pixel_gen/temp_x<8>
                                                       Inst_pixel_gen/Msub_temp_x_xor<8>11
    RAMB16_X0Y2.ADDRB6   net (fanout=4)        1.147   Inst_pixel_gen/temp_x<8>
    RAMB16_X0Y2.CLKB     Trcck_ADDRB           0.319   Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
                                                       Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.650ns (1.376ns logic, 2.274ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_driver/horizontal_6 (FF)
  Destination:          Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          19.999ns
  Data Path Delay:      3.526ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.387 - 0.494)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll falling at 19.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga_driver/horizontal_6 to Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.XQ      Tcko                  0.495   Inst_vga_driver/horizontal<6>
                                                       Inst_vga_driver/horizontal_6
    SLICE_X15Y6.F1       net (fanout=9)        1.003   Inst_vga_driver/horizontal<6>
    SLICE_X15Y6.X        Tilo                  0.562   Inst_pixel_gen/temp_x<8>
                                                       Inst_pixel_gen/Msub_temp_x_xor<8>11
    RAMB16_X0Y2.ADDRB6   net (fanout=4)        1.147   Inst_pixel_gen/temp_x<8>
    RAMB16_X0Y2.CLKB     Trcck_ADDRB           0.319   Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
                                                       Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.376ns logic, 2.150ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_driver/horizontal_7 (FF)
  Destination:          Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          19.999ns
  Data Path Delay:      3.478ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.387 - 0.494)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll falling at 19.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga_driver/horizontal_7 to Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.YQ      Tcko                  0.524   Inst_vga_driver/horizontal<6>
                                                       Inst_vga_driver/horizontal_7
    SLICE_X15Y6.F4       net (fanout=8)        0.926   Inst_vga_driver/horizontal<7>
    SLICE_X15Y6.X        Tilo                  0.562   Inst_pixel_gen/temp_x<8>
                                                       Inst_pixel_gen/Msub_temp_x_xor<8>11
    RAMB16_X0Y2.ADDRB6   net (fanout=4)        1.147   Inst_pixel_gen/temp_x<8>
    RAMB16_X0Y2.CLKB     Trcck_ADDRB           0.319   Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
                                                       Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.405ns logic, 2.073ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y2.ADDRB5), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_driver/horizontal_6 (FF)
  Destination:          Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          19.999ns
  Data Path Delay:      3.315ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.387 - 0.494)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll falling at 19.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga_driver/horizontal_6 to Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.XQ      Tcko                  0.495   Inst_vga_driver/horizontal<6>
                                                       Inst_vga_driver/horizontal_6
    SLICE_X15Y6.G1       net (fanout=9)        1.007   Inst_vga_driver/horizontal<6>
    SLICE_X15Y6.Y        Tilo                  0.561   Inst_pixel_gen/temp_x<8>
                                                       Inst_pixel_gen/Msub_temp_x_xor<7>11
    RAMB16_X0Y2.ADDRB5   net (fanout=4)        0.933   Inst_pixel_gen/temp_x<7>
    RAMB16_X0Y2.CLKB     Trcck_ADDRB           0.319   Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
                                                       Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (1.375ns logic, 1.940ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_driver/horizontal_7 (FF)
  Destination:          Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          19.999ns
  Data Path Delay:      3.264ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.387 - 0.494)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll falling at 19.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga_driver/horizontal_7 to Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.YQ      Tcko                  0.524   Inst_vga_driver/horizontal<6>
                                                       Inst_vga_driver/horizontal_7
    SLICE_X15Y6.G4       net (fanout=8)        0.927   Inst_vga_driver/horizontal<7>
    SLICE_X15Y6.Y        Tilo                  0.561   Inst_pixel_gen/temp_x<8>
                                                       Inst_pixel_gen/Msub_temp_x_xor<7>11
    RAMB16_X0Y2.ADDRB5   net (fanout=4)        0.933   Inst_pixel_gen/temp_x<7>
    RAMB16_X0Y2.CLKB     Trcck_ADDRB           0.319   Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
                                                       Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.404ns logic, 1.860ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram (RAMB16_X0Y1.ADDRB6), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_driver/horizontal_8 (FF)
  Destination:          Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          19.999ns
  Data Path Delay:      3.299ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.387 - 0.494)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll falling at 19.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga_driver/horizontal_8 to Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.XQ      Tcko                  0.495   Inst_vga_driver/horizontal<8>
                                                       Inst_vga_driver/horizontal_8
    SLICE_X15Y6.F2       net (fanout=6)        1.127   Inst_vga_driver/horizontal<8>
    SLICE_X15Y6.X        Tilo                  0.562   Inst_pixel_gen/temp_x<8>
                                                       Inst_pixel_gen/Msub_temp_x_xor<8>11
    RAMB16_X0Y1.ADDRB6   net (fanout=4)        0.796   Inst_pixel_gen/temp_x<8>
    RAMB16_X0Y1.CLKB     Trcck_ADDRB           0.319   Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
                                                       Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.376ns logic, 1.923ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_driver/horizontal_6 (FF)
  Destination:          Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          19.999ns
  Data Path Delay:      3.175ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.387 - 0.494)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll falling at 19.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga_driver/horizontal_6 to Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.XQ      Tcko                  0.495   Inst_vga_driver/horizontal<6>
                                                       Inst_vga_driver/horizontal_6
    SLICE_X15Y6.F1       net (fanout=9)        1.003   Inst_vga_driver/horizontal<6>
    SLICE_X15Y6.X        Tilo                  0.562   Inst_pixel_gen/temp_x<8>
                                                       Inst_pixel_gen/Msub_temp_x_xor<8>11
    RAMB16_X0Y1.ADDRB6   net (fanout=4)        0.796   Inst_pixel_gen/temp_x<8>
    RAMB16_X0Y1.CLKB     Trcck_ADDRB           0.319   Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
                                                       Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (1.376ns logic, 1.799ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_vga_driver/horizontal_7 (FF)
  Destination:          Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram (RAM)
  Requirement:          19.999ns
  Data Path Delay:      3.127ns (Levels of Logic = 1)
  Clock Path Skew:      -0.107ns (0.387 - 0.494)
  Source Clock:         clk_pll rising at 0.000ns
  Destination Clock:    clk_pll falling at 19.999ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_vga_driver/horizontal_7 to Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y10.YQ      Tcko                  0.524   Inst_vga_driver/horizontal<6>
                                                       Inst_vga_driver/horizontal_7
    SLICE_X15Y6.F4       net (fanout=8)        0.926   Inst_vga_driver/horizontal<7>
    SLICE_X15Y6.X        Tilo                  0.562   Inst_pixel_gen/temp_x<8>
                                                       Inst_pixel_gen/Msub_temp_x_xor<8>11
    RAMB16_X0Y1.ADDRB6   net (fanout=4)        0.796   Inst_pixel_gen/temp_x<8>
    RAMB16_X0Y1.CLKB     Trcck_ADDRB           0.319   Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
                                                       Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3a_init.ram/dpram.ram
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (1.405ns logic, 1.722ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_clocking_pll/CLKFX_BUF" derived from
 NET "Inst_clocking_pll/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------

Paths for end point Inst_pixel_gen/cursor_y_3 (SLICE_X13Y0.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.039ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_pixel_gen/cursor_y_2 (FF)
  Destination:          Inst_pixel_gen/cursor_y_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.330 - 0.257)
  Source Clock:         clk_pll falling at 59.999ns
  Destination Clock:    clk_pll falling at 59.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_pixel_gen/cursor_y_2 to Inst_pixel_gen/cursor_y_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y1.YQ       Tcko                  0.419   Inst_pixel_gen/cursor_y<2>
                                                       Inst_pixel_gen/cursor_y_2
    SLICE_X13Y0.F4       net (fanout=7)        0.287   Inst_pixel_gen/cursor_y<2>
    SLICE_X13Y0.CLK      Tckf        (-Th)    -0.406   Inst_pixel_gen/cursor_y<3>
                                                       Inst_pixel_gen/Mcount_cursor_y_xor<3>11
                                                       Inst_pixel_gen/cursor_y_3
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.825ns logic, 0.287ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_pixel_gen/cursor_y_0 (SLICE_X13Y1.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_pixel_gen/cursor_y_0 (FF)
  Destination:          Inst_pixel_gen/cursor_y_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_pll falling at 59.999ns
  Destination Clock:    clk_pll falling at 59.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_pixel_gen/cursor_y_0 to Inst_pixel_gen/cursor_y_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y1.XQ       Tcko                  0.396   Inst_pixel_gen/cursor_y<0>
                                                       Inst_pixel_gen/cursor_y_0
    SLICE_X13Y1.BX       net (fanout=8)        0.577   Inst_pixel_gen/cursor_y<0>
    SLICE_X13Y1.CLK      Tckdi       (-Th)    -0.082   Inst_pixel_gen/cursor_y<0>
                                                       Inst_pixel_gen/cursor_y_0
    -------------------------------------------------  ---------------------------
    Total                                      1.055ns (0.478ns logic, 0.577ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_pixel_gen/cursor_x_2 (SLICE_X17Y0.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_pixel_gen/cursor_x_2 (FF)
  Destination:          Inst_pixel_gen/cursor_x_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_pll falling at 59.999ns
  Destination Clock:    clk_pll falling at 59.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_pixel_gen/cursor_x_2 to Inst_pixel_gen/cursor_x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y0.YQ       Tcko                  0.419   Inst_pixel_gen/cursor_x<2>
                                                       Inst_pixel_gen/cursor_x_2
    SLICE_X17Y0.G4       net (fanout=7)        0.288   Inst_pixel_gen/cursor_x<2>
    SLICE_X17Y0.CLK      Tckg        (-Th)    -0.406   Inst_pixel_gen/cursor_x<2>
                                                       Inst_pixel_gen/Mcount_cursor_x_xor<2>11
                                                       Inst_pixel_gen/cursor_x_2
    -------------------------------------------------  ---------------------------
    Total                                      1.113ns (0.825ns logic, 0.288ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_clocking_pll/CLKFX_BUF" derived from
 NET "Inst_clocking_pll/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------
Slack: 36.998ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Inst_clocking_pll/DCM_SP_INST/CLKFX
  Logical resource: Inst_clocking_pll/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: Inst_clocking_pll/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Logical resource: Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: clk_pll
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKB)
  Physical resource: Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKB
  Logical resource: Inst_pixel_gen/g_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3a_init.ram/dpram.ram/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: clk_pll
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Inst_clocking_pll/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Inst_clocking_pll/CLKIN_IBUFG  |     83.333ns|     20.000ns|     21.402ns|            0|            0|            0|        45397|
| Inst_clocking_pll/CLKFX_BUF   |     40.000ns|     10.273ns|          N/A|            0|            0|        45397|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.163|    3.199|    3.757|   10.273|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 45397 paths, 0 nets, and 605 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 09 10:25:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



