// Seed: 712563805
module module_0;
  always_latch $unsigned(33);
  ;
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  logic id_2;
  assign module_1.id_6 = 0;
  always id_2 <= -1;
endmodule
module module_1 (
    output supply1 void id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    output supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    input wire id_7,
    output tri1 id_8
);
  module_0 modCall_1 ();
  logic id_10;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout supply0 id_1;
  assign id_3 = id_3;
  assign id_1 = 1;
endmodule
