#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563d30f7a010 .scope module, "msdft_correlator" "msdft_correlator" 2 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din1_re"
    .port_info 3 /INPUT 8 "din1_im"
    .port_info 4 /INPUT 8 "din2_re"
    .port_info 5 /INPUT 8 "din2_im"
    .port_info 6 /INPUT 1 "din_valid"
    .port_info 7 /OUTPUT 64 "correlation_re"
    .port_info 8 /OUTPUT 64 "correlation_im"
    .port_info 9 /OUTPUT 64 "power1"
    .port_info 10 /OUTPUT 64 "power2"
    .port_info 11 /OUTPUT 1 "dout_valid"
    .port_info 12 /INPUT 1 "axi_clock"
    .port_info 13 /INPUT 32 "bram_dat"
    .port_info 14 /INPUT 7 "bram_addr"
    .port_info 15 /INPUT 1 "bram_we"
    .port_info 16 /OUTPUT 32 "bram_dout"
    .port_info 17 /INPUT 32 "delay_line"
    .port_info 18 /INPUT 32 "acc_len"
P_0x563d30ee5db0 .param/l "ACC_IN_INT" 1 2 217, +C4<000000000000000000000000000010000>;
P_0x563d30ee5df0 .param/l "ACC_IN_POINT" 0 2 21, +C4<00000000000000000000000000010000>;
P_0x563d30ee5e30 .param/l "ACC_IN_WIDTH" 0 2 20, +C4<00000000000000000000000000100000>;
P_0x563d30ee5e70 .param/l "ACC_OUT_WIDTH" 0 2 22, +C4<00000000000000000000000001000000>;
P_0x563d30ee5eb0 .param/l "DFT_LEN" 0 2 17, +C4<00000000000000000000000010000000>;
P_0x563d30ee5ef0 .param/l "DIN_POINT" 0 2 13, +C4<00000000000000000000000000000111>;
P_0x563d30ee5f30 .param/l "DIN_WIDTH" 0 2 12, +C4<00000000000000000000000000001000>;
P_0x563d30ee5f70 .param/l "DOUT_POINT" 0 2 24, +C4<00000000000000000000000000010000>;
P_0x563d30ee5fb0 .param/l "DOUT_WIDTH" 0 2 23, +C4<00000000000000000000000000100000>;
P_0x563d30ee5ff0 .param/l "MSDFT_DOUT_POINT" 0 2 19, +C4<00000000000000000000000000010000>;
P_0x563d30ee6030 .param/l "MSDFT_DOUT_WIDTH" 0 2 18, +C4<00000000000000000000000000100000>;
P_0x563d30ee6070 .param/l "POW_POINT" 1 2 139, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x563d30ee60b0 .param/str "TWIDD_FILE" 0 2 16, "twidd.hex";
P_0x563d30ee60f0 .param/l "TWIDD_POINT" 0 2 15, +C4<00000000000000000000000000001110>;
P_0x563d30ee6130 .param/l "TWIDD_WIDTH" 0 2 14, +C4<00000000000000000000000000010000>;
L_0x563d310478c0 .functor BUFZ 64, v0x563d31041fe0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x563d31047990 .functor BUFZ 64, v0x563d31041f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x563d31047a60 .functor BUFZ 64, v0x563d310420c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x563d31047b30 .functor BUFZ 64, v0x563d310421a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x563d31047c30 .functor BUFZ 1, v0x563d31042340_0, C4<0>, C4<0>, C4<0>;
o0x7ff55cdcfff8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563d31040700_0 .net "acc_len", 31 0, o0x7ff55cdcfff8;  0 drivers
o0x7ff55cdcba08 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31040800_0 .net "axi_clock", 0 0, o0x7ff55cdcba08;  0 drivers
o0x7ff55cdcb9d8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x563d31040950_0 .net "bram_addr", 6 0, o0x7ff55cdcb9d8;  0 drivers
o0x7ff55cdcba68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563d31040a80_0 .net "bram_dat", 31 0, o0x7ff55cdcba68;  0 drivers
v0x563d31040bb0_0 .net "bram_dout", 31 0, L_0x563d30ec3d80;  1 drivers
o0x7ff55cdcbca8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31040c70_0 .net "bram_we", 0 0, o0x7ff55cdcbca8;  0 drivers
o0x7ff55cdc8018 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31040da0_0 .net "clk", 0 0, o0x7ff55cdc8018;  0 drivers
v0x563d31040e40_0 .net "corr_acc_valid", 0 0, L_0x563d31047610;  1 drivers
v0x563d31040ee0_0 .net/s "corr_im", 64 0, L_0x563d310468c0;  1 drivers
v0x563d31041010_0 .net/s "corr_im_acc", 31 0, L_0x563d310476d0;  1 drivers
v0x563d310410d0_0 .net/s "corr_re", 64 0, L_0x563d31046820;  1 drivers
v0x563d31041170_0 .net/s "corr_re_acc", 31 0, L_0x563d310474f0;  1 drivers
v0x563d31041230_0 .net "corr_valid", 0 0, L_0x563d31046960;  1 drivers
v0x563d310412d0_0 .net/s "correlation_im", 63 0, L_0x563d31047990;  1 drivers
v0x563d31041390_0 .net/s "correlation_re", 63 0, L_0x563d310478c0;  1 drivers
v0x563d31041470_0 .var "counter", 31 0;
o0x7ff55cdcc038 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563d31041550_0 .net "delay_line", 31 0, o0x7ff55cdcc038;  0 drivers
o0x7ff55cdd00b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563d31041720_0 .net/s "din1_im", 7 0, o0x7ff55cdd00b8;  0 drivers
v0x563d31041800_0 .var/s "din1_im_r", 7 0;
o0x7ff55cdd00e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563d310418c0_0 .net/s "din1_re", 7 0, o0x7ff55cdd00e8;  0 drivers
v0x563d310419a0_0 .var/s "din1_re_r", 7 0;
o0x7ff55cdd0118 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563d31041a60_0 .net/s "din2_im", 7 0, o0x7ff55cdd0118;  0 drivers
v0x563d31041b40_0 .var/s "din2_im_r", 7 0;
o0x7ff55cdd0148 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x563d31041c00_0 .net/s "din2_re", 7 0, o0x7ff55cdd0148;  0 drivers
v0x563d31041ce0_0 .var/s "din2_re_r", 7 0;
o0x7ff55cdd0178 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31041da0_0 .net "din_valid", 0 0, o0x7ff55cdd0178;  0 drivers
v0x563d31041e60_0 .var "din_valid_r", 0 0;
v0x563d31041f00_0 .var/s "dout_acc_im", 63 0;
v0x563d31041fe0_0 .var/s "dout_acc_re", 63 0;
v0x563d310420c0_0 .var "dout_pow1", 63 0;
v0x563d310421a0_0 .var "dout_pow2", 63 0;
v0x563d31042280_0 .net "dout_valid", 0 0, L_0x563d31047c30;  1 drivers
v0x563d31042340_0 .var "dout_valid_r", 0 0;
v0x563d31042400_0 .var/s "integ_acc_im", 63 0;
v0x563d310424e0_0 .var/s "integ_acc_re", 63 0;
v0x563d310425c0_0 .var "integ_pow1", 63 0;
v0x563d310426a0_0 .var "integ_pow2", 63 0;
v0x563d31042780_0 .net/s "msdft1_im", 31 0, L_0x563d31044bc0;  1 drivers
v0x563d31042840_0 .var/s "msdft1_im_r", 31 0;
v0x563d31042950_0 .net/s "msdft1_re", 31 0, L_0x563d31044a20;  1 drivers
v0x563d31042a60_0 .var/s "msdft1_re_r", 31 0;
v0x563d31042b70_0 .net "msdft1_valid", 0 0, L_0x563d31044b20;  1 drivers
v0x563d31042c60_0 .net/s "msdft2_im", 31 0, L_0x563d31045f60;  1 drivers
v0x563d31042d70_0 .var/s "msdft2_im_r", 31 0;
v0x563d31042e30_0 .net/s "msdft2_re", 31 0, L_0x563d31045dc0;  1 drivers
v0x563d31042f20_0 .var/s "msdft2_re_r", 31 0;
v0x563d31043030_0 .net "msdft2_valid", 0 0, L_0x563d31045ec0;  1 drivers
v0x563d31043120_0 .var "msdft_valid", 0 0;
v0x563d310431c0_0 .var/s "neg_msdft1_im", 31 0;
v0x563d310432a0_0 .var/s "neg_msdft2_im", 31 0;
v0x563d31043360_0 .net "pow1", 64 0, L_0x563d31046ed0;  1 drivers
v0x563d31043400_0 .var "pow1_cast", 31 0;
v0x563d310434c0_0 .net "pow2", 64 0, L_0x563d31047430;  1 drivers
v0x563d31043580_0 .var "pow2_cast", 31 0;
v0x563d31043640_0 .var "pow_cast_valid", 0 0;
v0x563d31043700_0 .net "pow_valid", 0 0, L_0x563d31046e10;  1 drivers
v0x563d310437a0_0 .net "power1", 63 0, L_0x563d31047a60;  1 drivers
v0x563d31043860_0 .net "power2", 63 0, L_0x563d31047b30;  1 drivers
o0x7ff55cdd04a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31043940_0 .net "rst", 0 0, o0x7ff55cdd04a8;  0 drivers
v0x563d31043a00_0 .var "rst_counter", 6 0;
S_0x563d30f7f3d0 .scope module, "cast_corr_im" "signed_cast" 2 207, 3 20 0, S_0x563d30f7a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 65 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 32 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x563d30f96500 .param/l "DIN_INT" 1 3 32, +C4<000000000000000000000000000000000000000000000000000000000000100001>;
P_0x563d30f96540 .param/l "DIN_POINT" 0 3 22, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x563d30f96580 .param/l "DIN_WIDTH" 0 3 21, +C4<00000000000000000000000000000000000000000000000000000000001000001>;
P_0x563d30f965c0 .param/l "DOUT_INT" 1 3 33, +C4<000000000000000000000000000010000>;
P_0x563d30f96600 .param/l "DOUT_POINT" 0 3 24, +C4<00000000000000000000000000010000>;
P_0x563d30f96640 .param/l "DOUT_WIDTH" 0 3 23, +C4<00000000000000000000000000100000>;
L_0x563d310477f0 .functor BUFZ 1, v0x563d3100f900_0, C4<0>, C4<0>, C4<0>;
v0x563d30ff6530_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d30ff5600_0 .var "debug", 2 0;
v0x563d30ff50d0_0 .net "din", 64 0, L_0x563d310468c0;  alias, 1 drivers
v0x563d30ff90c0_0 .net "din_valid", 0 0, L_0x563d31046960;  alias, 1 drivers
v0x563d30ff8190_0 .net "dout", 31 0, L_0x563d310476d0;  alias, 1 drivers
v0x563d30eeb0f0_0 .var "dout_frac", 15 0;
v0x563d3100f760_0 .var "dout_int", 15 0;
v0x563d3100f840_0 .net "dout_valid", 0 0, L_0x563d310477f0;  1 drivers
v0x563d3100f900_0 .var "valid_out", 0 0;
L_0x563d310476d0 .concat [ 16 16 0 0], v0x563d30eeb0f0_0, v0x563d3100f760_0;
S_0x563d30fabc00 .scope generate, "genblk3" "genblk3" 3 49, 3 49 0, S_0x563d30f7f3d0;
 .timescale -9 -12;
E_0x563d30ec65e0 .event posedge, v0x563d30ff6530_0;
S_0x563d30fc3170 .scope generate, "genblk5" "genblk5" 3 82, 3 82 0, S_0x563d30f7f3d0;
 .timescale -9 -12;
S_0x563d3100fa60 .scope module, "cast_corr_re" "signed_cast" 2 194, 3 20 0, S_0x563d30f7a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 65 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 32 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x563d30fa2320 .param/l "DIN_INT" 1 3 32, +C4<000000000000000000000000000000000000000000000000000000000000100001>;
P_0x563d30fa2360 .param/l "DIN_POINT" 0 3 22, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x563d30fa23a0 .param/l "DIN_WIDTH" 0 3 21, +C4<00000000000000000000000000000000000000000000000000000000001000001>;
P_0x563d30fa23e0 .param/l "DOUT_INT" 1 3 33, +C4<000000000000000000000000000010000>;
P_0x563d30fa2420 .param/l "DOUT_POINT" 0 3 24, +C4<00000000000000000000000000010000>;
P_0x563d30fa2460 .param/l "DOUT_WIDTH" 0 3 23, +C4<00000000000000000000000000100000>;
L_0x563d31047610 .functor BUFZ 1, v0x563d310109f0_0, C4<0>, C4<0>, C4<0>;
v0x563d31010310_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d310103e0_0 .var "debug", 2 0;
v0x563d310104a0_0 .net "din", 64 0, L_0x563d31046820;  alias, 1 drivers
v0x563d31010590_0 .net "din_valid", 0 0, L_0x563d31046960;  alias, 1 drivers
v0x563d31010660_0 .net "dout", 31 0, L_0x563d310474f0;  alias, 1 drivers
v0x563d31010770_0 .var "dout_frac", 15 0;
v0x563d31010850_0 .var "dout_int", 15 0;
v0x563d31010930_0 .net "dout_valid", 0 0, L_0x563d31047610;  alias, 1 drivers
v0x563d310109f0_0 .var "valid_out", 0 0;
L_0x563d310474f0 .concat [ 16 16 0 0], v0x563d31010770_0, v0x563d31010850_0;
S_0x563d3100ff50 .scope generate, "genblk3" "genblk3" 3 49, 3 49 0, S_0x563d3100fa60;
 .timescale -9 -12;
S_0x563d31010120 .scope generate, "genblk5" "genblk5" 3 82, 3 82 0, S_0x563d3100fa60;
 .timescale -9 -12;
S_0x563d31010b50 .scope module, "cross_corr" "complex_mult" 2 146, 4 7 0, S_0x563d30f7a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "din1_re"
    .port_info 2 /INPUT 32 "din1_im"
    .port_info 3 /INPUT 32 "din2_re"
    .port_info 4 /INPUT 32 "din2_im"
    .port_info 5 /INPUT 1 "din_valid"
    .port_info 6 /OUTPUT 65 "dout_re"
    .port_info 7 /OUTPUT 65 "dout_im"
    .port_info 8 /OUTPUT 1 "dout_valid"
P_0x563d31010cd0 .param/l "DIN1_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x563d31010d10 .param/l "DIN2_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
L_0x563d31046820 .functor BUFZ 65, v0x563d31016a90_0, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x563d310468c0 .functor BUFZ 65, v0x563d310169d0_0, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x563d31046960 .functor BUFZ 1, v0x563d31016600_0, C4<0>, C4<0>, C4<0>;
v0x563d310157b0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31015870_0 .net "din1_im", 31 0, v0x563d31042840_0;  1 drivers
v0x563d31015950_0 .var "din1_im_a", 31 0;
v0x563d31015a50_0 .var "din1_im_b", 31 0;
v0x563d31015b20_0 .net "din1_re", 31 0, v0x563d31042a60_0;  1 drivers
v0x563d31015be0_0 .var "din1_re_a", 31 0;
v0x563d31015ca0_0 .var "din1_re_b", 31 0;
v0x563d31015d70_0 .net "din2_im", 31 0, v0x563d310432a0_0;  1 drivers
v0x563d31015e30_0 .var "din2_im_a", 31 0;
v0x563d31015fb0_0 .var "din2_im_b", 31 0;
v0x563d31016080_0 .net "din2_re", 31 0, v0x563d31042f20_0;  1 drivers
v0x563d31016140_0 .var "din2_re_a", 31 0;
v0x563d31016230_0 .var "din2_re_b", 31 0;
v0x563d31016300_0 .net "din_valid", 0 0, v0x563d31043120_0;  1 drivers
v0x563d310163a0_0 .net "dout_im", 64 0, L_0x563d310468c0;  alias, 1 drivers
v0x563d31016490_0 .net "dout_re", 64 0, L_0x563d31046820;  alias, 1 drivers
v0x563d31016560_0 .net "dout_valid", 0 0, L_0x563d31046960;  alias, 1 drivers
v0x563d31016600_0 .var "dout_valid_r", 0 0;
v0x563d310166a0_0 .net "mult_a", 63 0, L_0x563d31046130;  1 drivers
v0x563d31016760_0 .net "mult_b", 63 0, L_0x563d310462e0;  1 drivers
v0x563d31016830_0 .net "mult_c", 63 0, L_0x563d310464a0;  1 drivers
v0x563d31016900_0 .net "mult_d", 63 0, L_0x563d31046660;  1 drivers
v0x563d310169d0_0 .var "mult_im", 64 0;
v0x563d31016a90_0 .var "mult_re", 64 0;
v0x563d31016b70_0 .net "mult_valid", 0 0, L_0x563d310461f0;  1 drivers
v0x563d31016c40_0 .var "valid_a", 0 0;
v0x563d31016d30_0 .var "valid_b", 0 0;
S_0x563d31011020 .scope module, "mult_im_im" "dsp48_mult" 4 82, 5 8 0, S_0x563d31010b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /INPUT 32 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 64 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d310111f0 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x563d31011230 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x563d31011270 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000001000000>;
L_0x563d310464a0 .functor BUFZ 64, v0x563d31011df0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x563d310114f0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31011600_0 .net "din1", 31 0, v0x563d31015950_0;  1 drivers
v0x563d310116e0_0 .var "din1_reg_0", 31 0;
v0x563d310117a0_0 .var "din1_reg_1", 31 0;
v0x563d31011880_0 .net "din2", 31 0, v0x563d31015e30_0;  1 drivers
v0x563d310119b0_0 .var "din2_reg_0", 31 0;
v0x563d31011a90_0 .var "din2_reg_1", 31 0;
v0x563d31011b70_0 .net "din_valid", 0 0, v0x563d31016d30_0;  1 drivers
v0x563d31011c30_0 .net "dout", 63 0, L_0x563d310464a0;  alias, 1 drivers
v0x563d31011d10_0 .var "dout_reg_0", 63 0;
v0x563d31011df0_0 .var "dout_reg_1", 63 0;
v0x563d31011ed0_0 .net "dout_valid", 0 0, L_0x563d31046560;  1 drivers
v0x563d31011f90_0 .var "dout_valid_r", 3 0;
o0x7ff55cdc8738 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31012070_0 .net "rst", 0 0, o0x7ff55cdc8738;  0 drivers
L_0x563d31046560 .part v0x563d31011f90_0, 3, 1;
S_0x563d31012210 .scope module, "mult_im_re" "dsp48_mult" 4 96, 5 8 0, S_0x563d31010b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /INPUT 32 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 64 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d310123b0 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x563d310123f0 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x563d31012430 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000001000000>;
L_0x563d31046660 .functor BUFZ 64, v0x563d31012f90_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x563d31012710_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d310127b0_0 .net "din1", 31 0, v0x563d31015a50_0;  1 drivers
v0x563d31012890_0 .var "din1_reg_0", 31 0;
v0x563d31012980_0 .var "din1_reg_1", 31 0;
v0x563d31012a60_0 .net "din2", 31 0, v0x563d31016230_0;  1 drivers
v0x563d31012b90_0 .var "din2_reg_0", 31 0;
v0x563d31012c70_0 .var "din2_reg_1", 31 0;
v0x563d31012d50_0 .net "din_valid", 0 0, v0x563d31016d30_0;  alias, 1 drivers
v0x563d31012df0_0 .net "dout", 63 0, L_0x563d31046660;  alias, 1 drivers
v0x563d31012eb0_0 .var "dout_reg_0", 63 0;
v0x563d31012f90_0 .var "dout_reg_1", 63 0;
v0x563d31013070_0 .net "dout_valid", 0 0, L_0x563d31046720;  1 drivers
v0x563d31013130_0 .var "dout_valid_r", 3 0;
o0x7ff55cdc8ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31013210_0 .net "rst", 0 0, o0x7ff55cdc8ac8;  0 drivers
L_0x563d31046720 .part v0x563d31013130_0, 3, 1;
S_0x563d310133b0 .scope module, "mult_re_im" "dsp48_mult" 4 67, 5 8 0, S_0x563d31010b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /INPUT 32 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 64 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d31013560 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x563d310135a0 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x563d310135e0 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000001000000>;
L_0x563d310462e0 .functor BUFZ 64, v0x563d310141f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x563d310138f0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31013990_0 .net "din1", 31 0, v0x563d31015ca0_0;  1 drivers
v0x563d31013a70_0 .var "din1_reg_0", 31 0;
v0x563d31013b60_0 .var "din1_reg_1", 31 0;
v0x563d31013c40_0 .net "din2", 31 0, v0x563d31015fb0_0;  1 drivers
v0x563d31013d20_0 .var "din2_reg_0", 31 0;
v0x563d31013e00_0 .var "din2_reg_1", 31 0;
v0x563d31013ee0_0 .net "din_valid", 0 0, v0x563d31016c40_0;  1 drivers
v0x563d31013fa0_0 .net "dout", 63 0, L_0x563d310462e0;  alias, 1 drivers
v0x563d31014110_0 .var "dout_reg_0", 63 0;
v0x563d310141f0_0 .var "dout_reg_1", 63 0;
v0x563d310142d0_0 .net "dout_valid", 0 0, L_0x563d310463a0;  1 drivers
v0x563d31014390_0 .var "dout_valid_r", 3 0;
o0x7ff55cdc8e88 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31014470_0 .net "rst", 0 0, o0x7ff55cdc8e88;  0 drivers
L_0x563d310463a0 .part v0x563d31014390_0, 3, 1;
S_0x563d31014610 .scope module, "mult_re_re" "dsp48_mult" 4 52, 5 8 0, S_0x563d31010b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /INPUT 32 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 64 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d31014790 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x563d310147d0 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x563d31014810 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000001000000>;
L_0x563d31046130 .functor BUFZ 64, v0x563d31015390_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x563d31014af0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31014bb0_0 .net "din1", 31 0, v0x563d31015be0_0;  1 drivers
v0x563d31014c90_0 .var "din1_reg_0", 31 0;
v0x563d31014d80_0 .var "din1_reg_1", 31 0;
v0x563d31014e60_0 .net "din2", 31 0, v0x563d31016140_0;  1 drivers
v0x563d31014f90_0 .var "din2_reg_0", 31 0;
v0x563d31015070_0 .var "din2_reg_1", 31 0;
v0x563d31015150_0 .net "din_valid", 0 0, v0x563d31016c40_0;  alias, 1 drivers
v0x563d310151f0_0 .net "dout", 63 0, L_0x563d31046130;  alias, 1 drivers
v0x563d310152b0_0 .var "dout_reg_0", 63 0;
v0x563d31015390_0 .var "dout_reg_1", 63 0;
v0x563d31015470_0 .net "dout_valid", 0 0, L_0x563d310461f0;  alias, 1 drivers
v0x563d31015530_0 .var "dout_valid_r", 3 0;
o0x7ff55cdc9218 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31015610_0 .net "rst", 0 0, o0x7ff55cdc9218;  0 drivers
L_0x563d310461f0 .part v0x563d31015530_0, 3, 1;
S_0x563d31016f70 .scope module, "msdft_din1" "msdft" 2 84, 6 4 0, S_0x563d30f7a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din_re"
    .port_info 3 /INPUT 8 "din_im"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout_re"
    .port_info 6 /OUTPUT 32 "dout_im"
    .port_info 7 /OUTPUT 1 "dout_valid"
    .port_info 8 /INPUT 1 "axi_clock"
    .port_info 9 /INPUT 32 "bram_dat"
    .port_info 10 /INPUT 7 "bram_addr"
    .port_info 11 /INPUT 1 "bram_we"
    .port_info 12 /OUTPUT 32 "bram_dout"
    .port_info 13 /INPUT 32 "delay_line"
P_0x563d310170f0 .param/l "DFT_LEN" 0 6 10, +C4<00000000000000000000000010000000>;
P_0x563d31017130 .param/l "DIN_POINT" 0 6 6, +C4<00000000000000000000000000000111>;
P_0x563d31017170 .param/l "DIN_WIDTH" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x563d310171b0 .param/l "DOUT_POINT" 0 6 12, +C4<00000000000000000000000000010000>;
P_0x563d310171f0 .param/l "DOUT_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x563d31017230 .param/l "INTEG_WIDHT" 1 6 147, +C4<00000000000000000000000000000100001>;
P_0x563d31017270 .param/l "MULT_POINT" 1 6 121, +C4<000000000000000000000000000010101>;
P_0x563d310172b0 .param/l "MULT_WIDTH" 1 6 120, +C4<0000000000000000000000000000011010>;
P_0x563d310172f0 .param/str "TWIDD_FILE" 0 6 9, "twidd.hex";
P_0x563d31017330 .param/l "TWIDD_POINT" 0 6 8, +C4<00000000000000000000000000001110>;
P_0x563d31017370 .param/l "TWIDD_WIDTH" 0 6 7, +C4<00000000000000000000000000010000>;
v0x563d31026b40_0 .net "axi_clock", 0 0, o0x7ff55cdcba08;  alias, 0 drivers
v0x563d31026c00_0 .net "bram_addr", 6 0, o0x7ff55cdcb9d8;  alias, 0 drivers
v0x563d31026cd0_0 .net "bram_dat", 31 0, o0x7ff55cdcba68;  alias, 0 drivers
v0x563d31026dd0_0 .net "bram_dout", 31 0, L_0x563d30ec3d80;  alias, 1 drivers
v0x563d31026ea0_0 .net "bram_we", 0 0, o0x7ff55cdcbca8;  alias, 0 drivers
v0x563d31026f40_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31026fe0_0 .net/s "comb_im", 8 0, L_0x563d30e60810;  1 drivers
v0x563d310270d0_0 .var/s "comb_im_r", 8 0;
v0x563d31027170_0 .net/s "comb_re", 8 0, L_0x563d30e60950;  1 drivers
v0x563d31027230_0 .var/s "comb_re_r", 8 0;
v0x563d31027310_0 .net "comb_valid", 0 0, L_0x563d30e60a40;  1 drivers
v0x563d310273b0_0 .net "delay_line", 31 0, o0x7ff55cdcc038;  alias, 0 drivers
v0x563d31027470_0 .var "delay_line_r", 31 0;
v0x563d31027580_0 .net/s "din_im", 7 0, v0x563d31041800_0;  1 drivers
v0x563d31027690_0 .net/s "din_re", 7 0, v0x563d310419a0_0;  1 drivers
v0x563d310277a0_0 .net "din_valid", 0 0, v0x563d31041e60_0;  1 drivers
v0x563d310278d0_0 .net/s "dout_im", 31 0, L_0x563d31044bc0;  alias, 1 drivers
v0x563d31027aa0_0 .net/s "dout_re", 31 0, L_0x563d31044a20;  alias, 1 drivers
v0x563d31027b40_0 .net "dout_valid", 0 0, L_0x563d31044b20;  alias, 1 drivers
v0x563d31027be0_0 .var/s "integ_im", 32 0;
v0x563d31027c80_0 .var/s "integ_re", 32 0;
v0x563d31027d50_0 .var "integ_valid", 0 0;
v0x563d31027df0_0 .net/s "mult_im", 25 0, L_0x563d310448a0;  1 drivers
v0x563d31027e90_0 .net/s "mult_re", 25 0, L_0x563d310447e0;  1 drivers
v0x563d31027f60_0 .net "mult_valid", 0 0, L_0x563d31044960;  1 drivers
L_0x7ff55cd7f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d31028030_0 .net "rst", 0 0, L_0x7ff55cd7f210;  1 drivers
v0x563d31028120_0 .var "twidd_addr", 6 0;
v0x563d310281c0_0 .net "twidd_im", 15 0, L_0x563d31044100;  1 drivers
v0x563d31028290_0 .net "twidd_re", 15 0, L_0x563d30fd56a0;  1 drivers
v0x563d31028360_0 .var "twidd_valid", 0 0;
L_0x563d30fd56a0 .part v0x563d31026300_0, 16, 16;
L_0x563d31044100 .part v0x563d31026300_0, 0, 16;
S_0x563d31017b50 .scope module, "comb_im_inst" "comb" 6 61, 7 3 0, S_0x563d31016f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 32 "delay_line"
    .port_info 5 /OUTPUT 9 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d31017d40 .param/l "DELAY_LINE" 0 7 5, +C4<00000000000000000000000010000000>;
P_0x563d31017d80 .param/l "DIN_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x563d31017dc0 .param/l "DOUT_WIDHT" 0 7 6, +C4<000000000000000000000000000001001>;
L_0x563d30e60810 .functor BUFZ 9, v0x563d31018f70_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x563d30ec3e70 .functor BUFZ 1, v0x563d31019b80_0, C4<0>, C4<0>, C4<0>;
v0x563d31018da0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31018f70_0 .var/s "comb_reg", 8 0;
v0x563d31019050_0 .net "delay_line", 31 0, v0x563d31027470_0;  1 drivers
v0x563d31019110_0 .var "delay_line_r", 31 0;
v0x563d310191f0_0 .net/s "diff_dly_out", 7 0, v0x563d31018ba0_0;  1 drivers
v0x563d310192b0_0 .net/s "din", 7 0, v0x563d31041800_0;  alias, 1 drivers
v0x563d31019380_0 .var "din_dly", 7 0;
v0x563d31019440_0 .var "din_dly2", 7 0;
v0x563d31019520_0 .net "din_valid", 0 0, v0x563d31041e60_0;  alias, 1 drivers
v0x563d310195f0_0 .net/s "dout", 8 0, L_0x563d30e60810;  alias, 1 drivers
v0x563d310196b0_0 .net "dout_valid", 0 0, L_0x563d30ec3e70;  1 drivers
v0x563d31019770_0 .var "prev_val", 7 0;
v0x563d31019850_0 .var "prev_val2", 7 0;
v0x563d31019930_0 .var "r_addr", 6 0;
v0x563d31019a20_0 .net "rst", 0 0, L_0x7ff55cd7f210;  alias, 1 drivers
v0x563d31019ac0_0 .var "valid_dly", 0 0;
v0x563d31019b80_0 .var "valid_dly2", 0 0;
v0x563d31019d50_0 .var "w_addr", 6 0;
S_0x563d31018040 .scope module, "bram_inst" "bram_infer" 7 62, 8 6 0, S_0x563d31017b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 7 "wadd"
    .port_info 4 /INPUT 7 "radd"
    .port_info 5 /INPUT 8 "win"
    .port_info 6 /OUTPUT 8 "wout"
P_0x563d31018230 .param/l "DATA_WIDTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_0x563d31018270 .param/str "INIT_VALS" 0 8 9, "w_1_15.mif";
P_0x563d310182b0 .param/l "N_ADDR" 0 8 7, +C4<00000000000000000000000010000000>;
v0x563d31017630_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31018580_0 .var/i "i", 31 0;
v0x563d31018660 .array "mem", 0 127, 7 0;
v0x563d31018730_0 .net "radd", 6 0, v0x563d31019930_0;  1 drivers
L_0x7ff55cd7f060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d31018810_0 .net "ren", 0 0, L_0x7ff55cd7f060;  1 drivers
v0x563d31018920_0 .net "wadd", 6 0, v0x563d31019d50_0;  1 drivers
v0x563d31018a00_0 .net "wen", 0 0, v0x563d31041e60_0;  alias, 1 drivers
v0x563d31018ac0_0 .net "win", 7 0, v0x563d31041800_0;  alias, 1 drivers
v0x563d31018ba0_0 .var "wout", 7 0;
S_0x563d31019f00 .scope module, "comb_re_inst" "comb" 6 46, 7 3 0, S_0x563d31016f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 32 "delay_line"
    .port_info 5 /OUTPUT 9 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3101a0a0 .param/l "DELAY_LINE" 0 7 5, +C4<00000000000000000000000010000000>;
P_0x563d3101a0e0 .param/l "DIN_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x563d3101a120 .param/l "DOUT_WIDHT" 0 7 6, +C4<000000000000000000000000000001001>;
L_0x563d30e60950 .functor BUFZ 9, v0x563d3101b270_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x563d30e60a40 .functor BUFZ 1, v0x563d3101bed0_0, C4<0>, C4<0>, C4<0>;
v0x563d3101b1b0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3101b270_0 .var/s "comb_reg", 8 0;
v0x563d3101b350_0 .net "delay_line", 31 0, v0x563d31027470_0;  alias, 1 drivers
v0x563d3101b3f0_0 .var "delay_line_r", 31 0;
v0x563d3101b4b0_0 .net/s "diff_dly_out", 7 0, v0x563d3101afb0_0;  1 drivers
v0x563d3101b570_0 .net/s "din", 7 0, v0x563d310419a0_0;  alias, 1 drivers
v0x563d3101b640_0 .var "din_dly", 7 0;
v0x563d3101b700_0 .var "din_dly2", 7 0;
v0x563d3101b7e0_0 .net "din_valid", 0 0, v0x563d31041e60_0;  alias, 1 drivers
v0x563d3101b910_0 .net/s "dout", 8 0, L_0x563d30e60950;  alias, 1 drivers
v0x563d3101b9f0_0 .net "dout_valid", 0 0, L_0x563d30e60a40;  alias, 1 drivers
v0x563d3101bab0_0 .var "prev_val", 7 0;
v0x563d3101bb90_0 .var "prev_val2", 7 0;
v0x563d3101bc70_0 .var "r_addr", 6 0;
v0x563d3101bd60_0 .net "rst", 0 0, L_0x7ff55cd7f210;  alias, 1 drivers
v0x563d3101be30_0 .var "valid_dly", 0 0;
v0x563d3101bed0_0 .var "valid_dly2", 0 0;
v0x563d3101c080_0 .var "w_addr", 6 0;
S_0x563d3101a3a0 .scope module, "bram_inst" "bram_infer" 7 62, 8 6 0, S_0x563d31019f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 7 "wadd"
    .port_info 4 /INPUT 7 "radd"
    .port_info 5 /INPUT 8 "win"
    .port_info 6 /OUTPUT 8 "wout"
P_0x563d3101a570 .param/l "DATA_WIDTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_0x563d3101a5b0 .param/str "INIT_VALS" 0 8 9, "w_1_15.mif";
P_0x563d3101a5f0 .param/l "N_ADDR" 0 8 7, +C4<00000000000000000000000010000000>;
v0x563d3101a8a0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3101a960_0 .var/i "i", 31 0;
v0x563d3101aa40 .array "mem", 0 127, 7 0;
v0x563d3101ab10_0 .net "radd", 6 0, v0x563d3101bc70_0;  1 drivers
L_0x7ff55cd7f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d3101abf0_0 .net "ren", 0 0, L_0x7ff55cd7f018;  1 drivers
v0x563d3101ad00_0 .net "wadd", 6 0, v0x563d3101c080_0;  1 drivers
v0x563d3101ade0_0 .net "wen", 0 0, v0x563d31041e60_0;  alias, 1 drivers
v0x563d3101aed0_0 .net "win", 7 0, v0x563d310419a0_0;  alias, 1 drivers
v0x563d3101afb0_0 .var "wout", 7 0;
S_0x563d3101c230 .scope module, "complex_mult_inst" "complex_mult" 6 131, 4 7 0, S_0x563d31016f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 9 "din1_re"
    .port_info 2 /INPUT 9 "din1_im"
    .port_info 3 /INPUT 16 "din2_re"
    .port_info 4 /INPUT 16 "din2_im"
    .port_info 5 /INPUT 1 "din_valid"
    .port_info 6 /OUTPUT 26 "dout_re"
    .port_info 7 /OUTPUT 26 "dout_im"
    .port_info 8 /OUTPUT 1 "dout_valid"
P_0x563d3101b880 .param/l "DIN1_WIDTH" 0 4 8, +C4<000000000000000000000000000001001>;
P_0x563d3101b8c0 .param/l "DIN2_WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x563d310447e0 .functor BUFZ 26, v0x563d31022310_0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x563d310448a0 .functor BUFZ 26, v0x563d31022250_0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x563d31044960 .functor BUFZ 1, v0x563d31021e30_0, C4<0>, C4<0>, C4<0>;
v0x563d31020ed0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31020f90_0 .net "din1_im", 8 0, L_0x563d30e60810;  alias, 1 drivers
v0x563d31021080_0 .var "din1_im_a", 8 0;
v0x563d31021180_0 .var "din1_im_b", 8 0;
v0x563d31021250_0 .net "din1_re", 8 0, L_0x563d30e60950;  alias, 1 drivers
v0x563d310212f0_0 .var "din1_re_a", 8 0;
v0x563d310213c0_0 .var "din1_re_b", 8 0;
v0x563d31021490_0 .net "din2_im", 15 0, L_0x563d31044100;  alias, 1 drivers
v0x563d31021530_0 .var "din2_im_a", 15 0;
v0x563d310216b0_0 .var "din2_im_b", 15 0;
v0x563d31021780_0 .net "din2_re", 15 0, L_0x563d30fd56a0;  alias, 1 drivers
v0x563d31021840_0 .var "din2_re_a", 15 0;
v0x563d31021930_0 .var "din2_re_b", 15 0;
v0x563d31021a00_0 .net "din_valid", 0 0, v0x563d31028360_0;  1 drivers
v0x563d31021aa0_0 .net "dout_im", 25 0, L_0x563d310448a0;  alias, 1 drivers
v0x563d31021b80_0 .net "dout_re", 25 0, L_0x563d310447e0;  alias, 1 drivers
v0x563d31021c60_0 .net "dout_valid", 0 0, L_0x563d31044960;  alias, 1 drivers
v0x563d31021e30_0 .var "dout_valid_r", 0 0;
v0x563d31021ef0_0 .net "mult_a", 24 0, L_0x563d30ec3b10;  1 drivers
v0x563d31021fe0_0 .net "mult_b", 24 0, L_0x563d31044330;  1 drivers
v0x563d310220b0_0 .net "mult_c", 24 0, L_0x563d31044490;  1 drivers
v0x563d31022180_0 .net "mult_d", 24 0, L_0x563d31044620;  1 drivers
v0x563d31022250_0 .var "mult_im", 25 0;
v0x563d31022310_0 .var "mult_re", 25 0;
v0x563d310223f0_0 .net "mult_valid", 0 0, L_0x563d31044240;  1 drivers
v0x563d310224c0_0 .var "valid_a", 0 0;
v0x563d31022560_0 .var "valid_b", 0 0;
S_0x563d3101c6a0 .scope module, "mult_im_im" "dsp48_mult" 4 82, 5 8 0, S_0x563d3101c230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3101c870 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000001001>;
P_0x563d3101c8b0 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x563d3101c8f0 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000000011001>;
L_0x563d31044490 .functor BUFZ 25, v0x563d3101d450_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x563d3101cb70_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3101cc30_0 .net "din1", 8 0, v0x563d31021080_0;  1 drivers
v0x563d3101cd10_0 .var "din1_reg_0", 8 0;
v0x563d3101ce00_0 .var "din1_reg_1", 8 0;
v0x563d3101cee0_0 .net "din2", 15 0, v0x563d31021530_0;  1 drivers
v0x563d3101d010_0 .var "din2_reg_0", 15 0;
v0x563d3101d0f0_0 .var "din2_reg_1", 15 0;
v0x563d3101d1d0_0 .net "din_valid", 0 0, v0x563d31022560_0;  1 drivers
v0x563d3101d290_0 .net "dout", 24 0, L_0x563d31044490;  alias, 1 drivers
v0x563d3101d370_0 .var "dout_reg_0", 24 0;
v0x563d3101d450_0 .var "dout_reg_1", 24 0;
v0x563d3101d530_0 .net "dout_valid", 0 0, L_0x563d31044550;  1 drivers
v0x563d3101d5f0_0 .var "dout_valid_r", 3 0;
o0x7ff55cdca4d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d3101d6d0_0 .net "rst", 0 0, o0x7ff55cdca4d8;  0 drivers
L_0x563d31044550 .part v0x563d3101d5f0_0, 3, 1;
S_0x563d3101d8b0 .scope module, "mult_im_re" "dsp48_mult" 4 96, 5 8 0, S_0x563d3101c230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3101da50 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000001001>;
P_0x563d3101da90 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x563d3101dad0 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000000011001>;
L_0x563d31044620 .functor BUFZ 25, v0x563d3101e630_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x563d3101ddb0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3101de50_0 .net "din1", 8 0, v0x563d31021180_0;  1 drivers
v0x563d3101df30_0 .var "din1_reg_0", 8 0;
v0x563d3101e020_0 .var "din1_reg_1", 8 0;
v0x563d3101e100_0 .net "din2", 15 0, v0x563d31021930_0;  1 drivers
v0x563d3101e230_0 .var "din2_reg_0", 15 0;
v0x563d3101e310_0 .var "din2_reg_1", 15 0;
v0x563d3101e3f0_0 .net "din_valid", 0 0, v0x563d31022560_0;  alias, 1 drivers
v0x563d3101e490_0 .net "dout", 24 0, L_0x563d31044620;  alias, 1 drivers
v0x563d3101e550_0 .var "dout_reg_0", 24 0;
v0x563d3101e630_0 .var "dout_reg_1", 24 0;
v0x563d3101e710_0 .net "dout_valid", 0 0, L_0x563d310446e0;  1 drivers
v0x563d3101e7d0_0 .var "dout_valid_r", 3 0;
o0x7ff55cdca868 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d3101e8b0_0 .net "rst", 0 0, o0x7ff55cdca868;  0 drivers
L_0x563d310446e0 .part v0x563d3101e7d0_0, 3, 1;
S_0x563d3101ea90 .scope module, "mult_re_im" "dsp48_mult" 4 67, 5 8 0, S_0x563d3101c230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3101ec40 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000001001>;
P_0x563d3101ec80 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x563d3101ecc0 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000000011001>;
L_0x563d31044330 .functor BUFZ 25, v0x563d3101f890_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x563d3101efd0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3101f070_0 .net "din1", 8 0, v0x563d310213c0_0;  1 drivers
v0x563d3101f150_0 .var "din1_reg_0", 8 0;
v0x563d3101f240_0 .var "din1_reg_1", 8 0;
v0x563d3101f320_0 .net "din2", 15 0, v0x563d310216b0_0;  1 drivers
v0x563d3101f450_0 .var "din2_reg_0", 15 0;
v0x563d3101f530_0 .var "din2_reg_1", 15 0;
v0x563d3101f610_0 .net "din_valid", 0 0, v0x563d310224c0_0;  1 drivers
v0x563d3101f6d0_0 .net "dout", 24 0, L_0x563d31044330;  alias, 1 drivers
v0x563d3101f7b0_0 .var "dout_reg_0", 24 0;
v0x563d3101f890_0 .var "dout_reg_1", 24 0;
v0x563d3101f970_0 .net "dout_valid", 0 0, L_0x563d310443f0;  1 drivers
v0x563d3101fa30_0 .var "dout_valid_r", 3 0;
o0x7ff55cdcac28 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d3101fb10_0 .net "rst", 0 0, o0x7ff55cdcac28;  0 drivers
L_0x563d310443f0 .part v0x563d3101fa30_0, 3, 1;
S_0x563d3101fcf0 .scope module, "mult_re_re" "dsp48_mult" 4 52, 5 8 0, S_0x563d3101c230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3101fe70 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000001001>;
P_0x563d3101feb0 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x563d3101fef0 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000000011001>;
L_0x563d30ec3b10 .functor BUFZ 25, v0x563d31020a70_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x563d310201d0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31020290_0 .net "din1", 8 0, v0x563d310212f0_0;  1 drivers
v0x563d31020370_0 .var "din1_reg_0", 8 0;
v0x563d31020460_0 .var "din1_reg_1", 8 0;
v0x563d31020540_0 .net "din2", 15 0, v0x563d31021840_0;  1 drivers
v0x563d31020670_0 .var "din2_reg_0", 15 0;
v0x563d31020750_0 .var "din2_reg_1", 15 0;
v0x563d31020830_0 .net "din_valid", 0 0, v0x563d310224c0_0;  alias, 1 drivers
v0x563d310208d0_0 .net "dout", 24 0, L_0x563d30ec3b10;  alias, 1 drivers
v0x563d31020990_0 .var "dout_reg_0", 24 0;
v0x563d31020a70_0 .var "dout_reg_1", 24 0;
v0x563d31020b50_0 .net "dout_valid", 0 0, L_0x563d31044240;  alias, 1 drivers
v0x563d31020c10_0 .var "dout_valid_r", 3 0;
o0x7ff55cdcafb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31020cf0_0 .net "rst", 0 0, o0x7ff55cdcafb8;  0 drivers
L_0x563d31044240 .part v0x563d31020c10_0, 3, 1;
S_0x563d310227a0 .scope module, "signed_integ_im" "signed_cast" 6 188, 3 20 0, S_0x563d31016f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 33 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 32 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x563d30fbec20 .param/l "DIN_INT" 1 3 32, +C4<000000000000000000000000000000001100>;
P_0x563d30fbec60 .param/l "DIN_POINT" 0 3 22, +C4<000000000000000000000000000010101>;
P_0x563d30fbeca0 .param/l "DIN_WIDTH" 0 3 21, +C4<00000000000000000000000000000100001>;
P_0x563d30fbece0 .param/l "DOUT_INT" 1 3 33, +C4<000000000000000000000000000010000>;
P_0x563d30fbed20 .param/l "DOUT_POINT" 0 3 24, +C4<00000000000000000000000000010000>;
P_0x563d30fbed60 .param/l "DOUT_WIDTH" 0 3 23, +C4<00000000000000000000000000100000>;
L_0x563d31044cc0 .functor BUFZ 1, v0x563d31023940_0, C4<0>, C4<0>, C4<0>;
v0x563d31022970_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31023300_0 .var "debug", 2 0;
v0x563d310233e0_0 .net "din", 32 0, v0x563d31027be0_0;  1 drivers
v0x563d310234d0_0 .net "din_valid", 0 0, v0x563d31027d50_0;  1 drivers
v0x563d31023590_0 .net "dout", 31 0, L_0x563d31044bc0;  alias, 1 drivers
v0x563d310236c0_0 .var "dout_frac", 15 0;
v0x563d310237a0_0 .var "dout_int", 15 0;
v0x563d31023880_0 .net "dout_valid", 0 0, L_0x563d31044cc0;  1 drivers
v0x563d31023940_0 .var "valid_out", 0 0;
L_0x563d31044bc0 .concat [ 16 16 0 0], v0x563d310236c0_0, v0x563d310237a0_0;
S_0x563d31022d10 .scope generate, "genblk4" "genblk4" 3 49, 3 49 0, S_0x563d310227a0;
 .timescale -9 -12;
S_0x563d31022f00 .scope generate, "genblk5" "genblk5" 3 82, 3 82 0, S_0x563d310227a0;
 .timescale -9 -12;
S_0x563d31023aa0 .scope module, "signed_integ_re" "signed_cast" 6 175, 3 20 0, S_0x563d31016f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 33 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 32 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x563d30fc50f0 .param/l "DIN_INT" 1 3 32, +C4<000000000000000000000000000000001100>;
P_0x563d30fc5130 .param/l "DIN_POINT" 0 3 22, +C4<000000000000000000000000000010101>;
P_0x563d30fc5170 .param/l "DIN_WIDTH" 0 3 21, +C4<00000000000000000000000000000100001>;
P_0x563d30fc51b0 .param/l "DOUT_INT" 1 3 33, +C4<000000000000000000000000000010000>;
P_0x563d30fc51f0 .param/l "DOUT_POINT" 0 3 24, +C4<00000000000000000000000000010000>;
P_0x563d30fc5230 .param/l "DOUT_WIDTH" 0 3 23, +C4<00000000000000000000000000100000>;
L_0x563d31044b20 .functor BUFZ 1, v0x563d31024b00_0, C4<0>, C4<0>, C4<0>;
v0x563d31023cc0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d310244d0_0 .var "debug", 2 0;
v0x563d310245b0_0 .net "din", 32 0, v0x563d31027c80_0;  1 drivers
v0x563d310246a0_0 .net "din_valid", 0 0, v0x563d31027d50_0;  alias, 1 drivers
v0x563d31024770_0 .net "dout", 31 0, L_0x563d31044a20;  alias, 1 drivers
v0x563d31024880_0 .var "dout_frac", 15 0;
v0x563d31024960_0 .var "dout_int", 15 0;
v0x563d31024a40_0 .net "dout_valid", 0 0, L_0x563d31044b20;  alias, 1 drivers
v0x563d31024b00_0 .var "valid_out", 0 0;
L_0x563d31044a20 .concat [ 16 16 0 0], v0x563d31024880_0, v0x563d31024960_0;
S_0x563d310240f0 .scope generate, "genblk4" "genblk4" 3 49, 3 49 0, S_0x563d31023aa0;
 .timescale -9 -12;
S_0x563d310242e0 .scope generate, "genblk5" "genblk5" 3 82, 3 82 0, S_0x563d31023aa0;
 .timescale -9 -12;
S_0x563d31024c60 .scope module, "twidd_ram_inst" "async_true_dual_ram" 6 100, 9 8 0, S_0x563d31016f70;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "addra"
    .port_info 1 /INPUT 7 "addrb"
    .port_info 2 /INPUT 32 "dina"
    .port_info 3 /INPUT 32 "dinb"
    .port_info 4 /INPUT 1 "clka"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "wea"
    .port_info 7 /INPUT 1 "web"
    .port_info 8 /INPUT 1 "ena"
    .port_info 9 /INPUT 1 "enb"
    .port_info 10 /INPUT 1 "rsta"
    .port_info 11 /INPUT 1 "rstb"
    .port_info 12 /INPUT 1 "regcea"
    .port_info 13 /INPUT 1 "regceb"
    .port_info 14 /OUTPUT 32 "douta"
    .port_info 15 /OUTPUT 32 "doutb"
P_0x563d31018e60 .param/str "INIT_FILE" 0 9 12, "twidd.hex";
P_0x563d31018ea0 .param/l "RAM_DEPTH" 0 9 10, +C4<00000000000000000000000010000000>;
P_0x563d31018ee0 .param/str "RAM_PERFORMANCE" 0 9 11, "LOW_LATENCY";
P_0x563d31018f20 .param/l "RAM_WIDTH" 0 9 9, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
v0x563d31025950 .array "BRAM", 0 127, 31 0;
v0x563d310259f0_0 .net "addra", 6 0, v0x563d31028120_0;  1 drivers
v0x563d31025ad0_0 .net "addrb", 6 0, o0x7ff55cdcb9d8;  alias, 0 drivers
v0x563d31025bc0_0 .net "clka", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31025c60_0 .net "clkb", 0 0, o0x7ff55cdcba08;  alias, 0 drivers
o0x7ff55cdcba38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563d31025d70_0 .net "dina", 31 0, o0x7ff55cdcba38;  0 drivers
v0x563d31025e50_0 .net "dinb", 31 0, o0x7ff55cdcba68;  alias, 0 drivers
v0x563d31025f30_0 .net "douta", 31 0, v0x563d31026300_0;  1 drivers
v0x563d31026010_0 .net "doutb", 31 0, L_0x563d30ec3d80;  alias, 1 drivers
L_0x7ff55cd7f0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d31026180_0 .net "ena", 0 0, L_0x7ff55cd7f0f0;  1 drivers
L_0x7ff55cd7f138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d31026240_0 .net "enb", 0 0, L_0x7ff55cd7f138;  1 drivers
v0x563d31026300_0 .var "ram_data_a", 31 0;
v0x563d310263e0_0 .var "ram_data_b", 31 0;
o0x7ff55cdcbbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d310264c0_0 .net "regcea", 0 0, o0x7ff55cdcbbb8;  0 drivers
o0x7ff55cdcbbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31026580_0 .net "regceb", 0 0, o0x7ff55cdcbbe8;  0 drivers
L_0x7ff55cd7f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d31026640_0 .net "rsta", 0 0, L_0x7ff55cd7f180;  1 drivers
L_0x7ff55cd7f1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d31026700_0 .net "rstb", 0 0, L_0x7ff55cd7f1c8;  1 drivers
L_0x7ff55cd7f0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d310267c0_0 .net "wea", 0 0, L_0x7ff55cd7f0a8;  1 drivers
v0x563d31026880_0 .net "web", 0 0, o0x7ff55cdcbca8;  alias, 0 drivers
E_0x563d30ec5b50 .event posedge, v0x563d31025c60_0;
S_0x563d31025190 .scope function, "clogb2" "clogb2" 9 97, 9 97 0, S_0x563d31024c60;
 .timescale -9 -12;
v0x563d31025380_0 .var/i "clogb2", 31 0;
v0x563d31025480_0 .var/i "depth", 31 0;
TD_msdft_correlator.msdft_din1.twidd_ram_inst.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31025380_0, 0, 32;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x563d31025480_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x563d31025480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x563d31025480_0, 0, 32;
    %load/vec4 v0x563d31025380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d31025380_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x563d31025560 .scope generate, "no_output_register" "no_output_register" 9 65, 9 65 0, S_0x563d31024c60;
 .timescale -9 -12;
L_0x563d30ec3d80 .functor BUFZ 32, v0x563d310263e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x563d31025750 .scope generate, "use_init_file" "use_init_file" 9 38, 9 38 0, S_0x563d31024c60;
 .timescale -9 -12;
S_0x563d310285f0 .scope module, "msdft_din2" "msdft" 2 110, 6 4 0, S_0x563d30f7a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din_re"
    .port_info 3 /INPUT 8 "din_im"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 32 "dout_re"
    .port_info 6 /OUTPUT 32 "dout_im"
    .port_info 7 /OUTPUT 1 "dout_valid"
    .port_info 8 /INPUT 1 "axi_clock"
    .port_info 9 /INPUT 32 "bram_dat"
    .port_info 10 /INPUT 7 "bram_addr"
    .port_info 11 /INPUT 1 "bram_we"
    .port_info 12 /OUTPUT 32 "bram_dout"
    .port_info 13 /INPUT 32 "delay_line"
P_0x563d31028810 .param/l "DFT_LEN" 0 6 10, +C4<00000000000000000000000010000000>;
P_0x563d31028850 .param/l "DIN_POINT" 0 6 6, +C4<00000000000000000000000000000111>;
P_0x563d31028890 .param/l "DIN_WIDTH" 0 6 5, +C4<00000000000000000000000000001000>;
P_0x563d310288d0 .param/l "DOUT_POINT" 0 6 12, +C4<00000000000000000000000000010000>;
P_0x563d31028910 .param/l "DOUT_WIDTH" 0 6 11, +C4<00000000000000000000000000100000>;
P_0x563d31028950 .param/l "INTEG_WIDHT" 1 6 147, +C4<00000000000000000000000000000100001>;
P_0x563d31028990 .param/l "MULT_POINT" 1 6 121, +C4<000000000000000000000000000010101>;
P_0x563d310289d0 .param/l "MULT_WIDTH" 1 6 120, +C4<0000000000000000000000000000011010>;
P_0x563d31028a10 .param/str "TWIDD_FILE" 0 6 9, "twidd.hex";
P_0x563d31028a50 .param/l "TWIDD_POINT" 0 6 8, +C4<00000000000000000000000000001110>;
P_0x563d31028a90 .param/l "TWIDD_WIDTH" 0 6 7, +C4<00000000000000000000000000010000>;
v0x563d31038130_0 .net "axi_clock", 0 0, o0x7ff55cdcba08;  alias, 0 drivers
v0x563d310381f0_0 .net "bram_addr", 6 0, o0x7ff55cdcb9d8;  alias, 0 drivers
v0x563d310382b0_0 .net "bram_dat", 31 0, o0x7ff55cdcba68;  alias, 0 drivers
v0x563d31038350_0 .net "bram_dout", 31 0, L_0x563d31045140;  1 drivers
v0x563d31038410_0 .net "bram_we", 0 0, o0x7ff55cdcbca8;  alias, 0 drivers
v0x563d31038500_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d310389b0_0 .net/s "comb_im", 8 0, L_0x563d31044f00;  1 drivers
v0x563d31038aa0_0 .var/s "comb_im_r", 8 0;
v0x563d31038b80_0 .net/s "comb_re", 8 0, L_0x563d31044dc0;  1 drivers
v0x563d31038c40_0 .var/s "comb_re_r", 8 0;
v0x563d31038d20_0 .net "comb_valid", 0 0, L_0x563d31044e60;  1 drivers
v0x563d31038dc0_0 .net "delay_line", 31 0, o0x7ff55cdcc038;  alias, 0 drivers
v0x563d31038e60_0 .var "delay_line_r", 31 0;
v0x563d31038f50_0 .net/s "din_im", 7 0, v0x563d31041b40_0;  1 drivers
v0x563d31039060_0 .net/s "din_re", 7 0, v0x563d31041ce0_0;  1 drivers
v0x563d31039170_0 .net "din_valid", 0 0, v0x563d31041e60_0;  alias, 1 drivers
v0x563d31039210_0 .net/s "dout_im", 31 0, L_0x563d31045f60;  alias, 1 drivers
v0x563d310393e0_0 .net/s "dout_re", 31 0, L_0x563d31045dc0;  alias, 1 drivers
v0x563d31039480_0 .net "dout_valid", 0 0, L_0x563d31045ec0;  alias, 1 drivers
v0x563d31039520_0 .var/s "integ_im", 32 0;
v0x563d310395c0_0 .var/s "integ_re", 32 0;
v0x563d31039660_0 .var "integ_valid", 0 0;
v0x563d31039750_0 .net/s "mult_im", 25 0, L_0x563d31045c40;  1 drivers
v0x563d310397f0_0 .net/s "mult_re", 25 0, L_0x563d31045b80;  1 drivers
v0x563d31039890_0 .net "mult_valid", 0 0, L_0x563d31045d00;  1 drivers
L_0x7ff55cd7f450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d31039930_0 .net "rst", 0 0, L_0x7ff55cd7f450;  1 drivers
v0x563d31039a20_0 .var "twidd_addr", 6 0;
v0x563d31039ac0_0 .net "twidd_im", 15 0, L_0x563d31045430;  1 drivers
v0x563d31039b90_0 .net "twidd_re", 15 0, L_0x563d310452f0;  1 drivers
v0x563d31039c60_0 .var "twidd_valid", 0 0;
L_0x563d310452f0 .part v0x563d31037910_0, 16, 16;
L_0x563d31045430 .part v0x563d31037910_0, 0, 16;
S_0x563d31029220 .scope module, "comb_im_inst" "comb" 6 61, 7 3 0, S_0x563d310285f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 32 "delay_line"
    .port_info 5 /OUTPUT 9 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d31029410 .param/l "DELAY_LINE" 0 7 5, +C4<00000000000000000000000010000000>;
P_0x563d31029450 .param/l "DIN_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x563d31029490 .param/l "DOUT_WIDHT" 0 7 6, +C4<000000000000000000000000000001001>;
L_0x563d31044f00 .functor BUFZ 9, v0x563d3102a550_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x563d31044fa0 .functor BUFZ 1, v0x563d3102b1e0_0, C4<0>, C4<0>, C4<0>;
v0x563d3102a490_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3102a550_0 .var/s "comb_reg", 8 0;
v0x563d3102a630_0 .net "delay_line", 31 0, v0x563d31038e60_0;  1 drivers
v0x563d3102a6f0_0 .var "delay_line_r", 31 0;
v0x563d3102a7d0_0 .net/s "diff_dly_out", 7 0, v0x563d3102a290_0;  1 drivers
v0x563d3102a890_0 .net/s "din", 7 0, v0x563d31041b40_0;  alias, 1 drivers
v0x563d3102a960_0 .var "din_dly", 7 0;
v0x563d3102aa20_0 .var "din_dly2", 7 0;
v0x563d3102ab00_0 .net "din_valid", 0 0, v0x563d31041e60_0;  alias, 1 drivers
v0x563d3102ac30_0 .net/s "dout", 8 0, L_0x563d31044f00;  alias, 1 drivers
v0x563d3102ad10_0 .net "dout_valid", 0 0, L_0x563d31044fa0;  1 drivers
v0x563d3102add0_0 .var "prev_val", 7 0;
v0x563d3102aeb0_0 .var "prev_val2", 7 0;
v0x563d3102af90_0 .var "r_addr", 6 0;
v0x563d3102b080_0 .net "rst", 0 0, L_0x7ff55cd7f450;  alias, 1 drivers
v0x563d3102b120_0 .var "valid_dly", 0 0;
v0x563d3102b1e0_0 .var "valid_dly2", 0 0;
v0x563d3102b3b0_0 .var "w_addr", 6 0;
S_0x563d31029750 .scope module, "bram_inst" "bram_infer" 7 62, 8 6 0, S_0x563d31029220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 7 "wadd"
    .port_info 4 /INPUT 7 "radd"
    .port_info 5 /INPUT 8 "win"
    .port_info 6 /OUTPUT 8 "wout"
P_0x563d31029940 .param/l "DATA_WIDTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_0x563d31029980 .param/str "INIT_VALS" 0 8 9, "w_1_15.mif";
P_0x563d310299c0 .param/l "N_ADDR" 0 8 7, +C4<00000000000000000000000010000000>;
v0x563d31028d80_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31029c90_0 .var/i "i", 31 0;
v0x563d31029d70 .array "mem", 0 127, 7 0;
v0x563d31029e40_0 .net "radd", 6 0, v0x563d3102af90_0;  1 drivers
L_0x7ff55cd7f2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d31029f20_0 .net "ren", 0 0, L_0x7ff55cd7f2a0;  1 drivers
v0x563d3102a030_0 .net "wadd", 6 0, v0x563d3102b3b0_0;  1 drivers
v0x563d3102a110_0 .net "wen", 0 0, v0x563d31041e60_0;  alias, 1 drivers
v0x563d3102a1b0_0 .net "win", 7 0, v0x563d31041b40_0;  alias, 1 drivers
v0x563d3102a290_0 .var "wout", 7 0;
S_0x563d3102b560 .scope module, "comb_re_inst" "comb" 6 46, 7 3 0, S_0x563d310285f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 8 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 32 "delay_line"
    .port_info 5 /OUTPUT 9 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3102b700 .param/l "DELAY_LINE" 0 7 5, +C4<00000000000000000000000010000000>;
P_0x563d3102b740 .param/l "DIN_WIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x563d3102b780 .param/l "DOUT_WIDHT" 0 7 6, +C4<000000000000000000000000000001001>;
L_0x563d31044dc0 .functor BUFZ 9, v0x563d3102c880_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x563d31044e60 .functor BUFZ 1, v0x563d3102d620_0, C4<0>, C4<0>, C4<0>;
v0x563d3102c7c0_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3102c880_0 .var/s "comb_reg", 8 0;
v0x563d3102c960_0 .net "delay_line", 31 0, v0x563d31038e60_0;  alias, 1 drivers
v0x563d3102ca30_0 .var "delay_line_r", 31 0;
v0x563d3102caf0_0 .net/s "diff_dly_out", 7 0, v0x563d3102c5c0_0;  1 drivers
v0x563d3102cbb0_0 .net/s "din", 7 0, v0x563d31041ce0_0;  alias, 1 drivers
v0x563d3102cc80_0 .var "din_dly", 7 0;
v0x563d3102cd40_0 .var "din_dly2", 7 0;
v0x563d3102ce20_0 .net "din_valid", 0 0, v0x563d31041e60_0;  alias, 1 drivers
v0x563d3102d060_0 .net/s "dout", 8 0, L_0x563d31044dc0;  alias, 1 drivers
v0x563d3102d140_0 .net "dout_valid", 0 0, L_0x563d31044e60;  alias, 1 drivers
v0x563d3102d200_0 .var "prev_val", 7 0;
v0x563d3102d2e0_0 .var "prev_val2", 7 0;
v0x563d3102d3c0_0 .var "r_addr", 6 0;
v0x563d3102d4b0_0 .net "rst", 0 0, L_0x7ff55cd7f450;  alias, 1 drivers
v0x563d3102d580_0 .var "valid_dly", 0 0;
v0x563d3102d620_0 .var "valid_dly2", 0 0;
v0x563d3102d7d0_0 .var "w_addr", 6 0;
S_0x563d3102ba00 .scope module, "bram_inst" "bram_infer" 7 62, 8 6 0, S_0x563d3102b560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 7 "wadd"
    .port_info 4 /INPUT 7 "radd"
    .port_info 5 /INPUT 8 "win"
    .port_info 6 /OUTPUT 8 "wout"
P_0x563d3102bbd0 .param/l "DATA_WIDTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_0x563d3102bc10 .param/str "INIT_VALS" 0 8 9, "w_1_15.mif";
P_0x563d3102bc50 .param/l "N_ADDR" 0 8 7, +C4<00000000000000000000000010000000>;
v0x563d3102bf00_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3102bfc0_0 .var/i "i", 31 0;
v0x563d3102c0a0 .array "mem", 0 127, 7 0;
v0x563d3102c170_0 .net "radd", 6 0, v0x563d3102d3c0_0;  1 drivers
L_0x7ff55cd7f258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d3102c250_0 .net "ren", 0 0, L_0x7ff55cd7f258;  1 drivers
v0x563d3102c360_0 .net "wadd", 6 0, v0x563d3102d7d0_0;  1 drivers
v0x563d3102c440_0 .net "wen", 0 0, v0x563d31041e60_0;  alias, 1 drivers
v0x563d3102c4e0_0 .net "win", 7 0, v0x563d31041ce0_0;  alias, 1 drivers
v0x563d3102c5c0_0 .var "wout", 7 0;
S_0x563d3102d980 .scope module, "complex_mult_inst" "complex_mult" 6 131, 4 7 0, S_0x563d310285f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 9 "din1_re"
    .port_info 2 /INPUT 9 "din1_im"
    .port_info 3 /INPUT 16 "din2_re"
    .port_info 4 /INPUT 16 "din2_im"
    .port_info 5 /INPUT 1 "din_valid"
    .port_info 6 /OUTPUT 26 "dout_re"
    .port_info 7 /OUTPUT 26 "dout_im"
    .port_info 8 /OUTPUT 1 "dout_valid"
P_0x563d3102cec0 .param/l "DIN1_WIDTH" 0 4 8, +C4<000000000000000000000000000001001>;
P_0x563d3102cf00 .param/l "DIN2_WIDTH" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x563d31045b80 .functor BUFZ 26, v0x563d310339d0_0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x563d31045c40 .functor BUFZ 26, v0x563d31033910_0, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x563d31045d00 .functor BUFZ 1, v0x563d310334f0_0, C4<0>, C4<0>, C4<0>;
v0x563d31032590_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31032650_0 .net "din1_im", 8 0, L_0x563d31044f00;  alias, 1 drivers
v0x563d31032740_0 .var "din1_im_a", 8 0;
v0x563d31032840_0 .var "din1_im_b", 8 0;
v0x563d31032910_0 .net "din1_re", 8 0, L_0x563d31044dc0;  alias, 1 drivers
v0x563d310329b0_0 .var "din1_re_a", 8 0;
v0x563d31032a80_0 .var "din1_re_b", 8 0;
v0x563d31032b50_0 .net "din2_im", 15 0, L_0x563d31045430;  alias, 1 drivers
v0x563d31032bf0_0 .var "din2_im_a", 15 0;
v0x563d31032d70_0 .var "din2_im_b", 15 0;
v0x563d31032e40_0 .net "din2_re", 15 0, L_0x563d310452f0;  alias, 1 drivers
v0x563d31032f00_0 .var "din2_re_a", 15 0;
v0x563d31032ff0_0 .var "din2_re_b", 15 0;
v0x563d310330c0_0 .net "din_valid", 0 0, v0x563d31039c60_0;  1 drivers
v0x563d31033160_0 .net "dout_im", 25 0, L_0x563d31045c40;  alias, 1 drivers
v0x563d31033240_0 .net "dout_re", 25 0, L_0x563d31045b80;  alias, 1 drivers
v0x563d31033320_0 .net "dout_valid", 0 0, L_0x563d31045d00;  alias, 1 drivers
v0x563d310334f0_0 .var "dout_valid_r", 0 0;
v0x563d310335b0_0 .net "mult_a", 24 0, L_0x563d31045520;  1 drivers
v0x563d310336a0_0 .net "mult_b", 24 0, L_0x563d310456d0;  1 drivers
v0x563d31033770_0 .net "mult_c", 24 0, L_0x563d31045830;  1 drivers
v0x563d31033840_0 .net "mult_d", 24 0, L_0x563d310459c0;  1 drivers
v0x563d31033910_0 .var "mult_im", 25 0;
v0x563d310339d0_0 .var "mult_re", 25 0;
v0x563d31033ab0_0 .net "mult_valid", 0 0, L_0x563d310455e0;  1 drivers
v0x563d31033b80_0 .var "valid_a", 0 0;
v0x563d31033c20_0 .var "valid_b", 0 0;
S_0x563d3102dd60 .scope module, "mult_im_im" "dsp48_mult" 4 82, 5 8 0, S_0x563d3102d980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3102df30 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000001001>;
P_0x563d3102df70 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x563d3102dfb0 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000000011001>;
L_0x563d31045830 .functor BUFZ 25, v0x563d3102eb10_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x563d3102e230_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3102e2f0_0 .net "din1", 8 0, v0x563d31032740_0;  1 drivers
v0x563d3102e3d0_0 .var "din1_reg_0", 8 0;
v0x563d3102e4c0_0 .var "din1_reg_1", 8 0;
v0x563d3102e5a0_0 .net "din2", 15 0, v0x563d31032bf0_0;  1 drivers
v0x563d3102e6d0_0 .var "din2_reg_0", 15 0;
v0x563d3102e7b0_0 .var "din2_reg_1", 15 0;
v0x563d3102e890_0 .net "din_valid", 0 0, v0x563d31033c20_0;  1 drivers
v0x563d3102e950_0 .net "dout", 24 0, L_0x563d31045830;  alias, 1 drivers
v0x563d3102ea30_0 .var "dout_reg_0", 24 0;
v0x563d3102eb10_0 .var "dout_reg_1", 24 0;
v0x563d3102ebf0_0 .net "dout_valid", 0 0, L_0x563d310458f0;  1 drivers
v0x563d3102ecb0_0 .var "dout_valid_r", 3 0;
o0x7ff55cdcd0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d3102ed90_0 .net "rst", 0 0, o0x7ff55cdcd0e8;  0 drivers
L_0x563d310458f0 .part v0x563d3102ecb0_0, 3, 1;
S_0x563d3102ef70 .scope module, "mult_im_re" "dsp48_mult" 4 96, 5 8 0, S_0x563d3102d980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3102f110 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000001001>;
P_0x563d3102f150 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x563d3102f190 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000000011001>;
L_0x563d310459c0 .functor BUFZ 25, v0x563d3102fcf0_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x563d3102f470_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3102f510_0 .net "din1", 8 0, v0x563d31032840_0;  1 drivers
v0x563d3102f5f0_0 .var "din1_reg_0", 8 0;
v0x563d3102f6e0_0 .var "din1_reg_1", 8 0;
v0x563d3102f7c0_0 .net "din2", 15 0, v0x563d31032ff0_0;  1 drivers
v0x563d3102f8f0_0 .var "din2_reg_0", 15 0;
v0x563d3102f9d0_0 .var "din2_reg_1", 15 0;
v0x563d3102fab0_0 .net "din_valid", 0 0, v0x563d31033c20_0;  alias, 1 drivers
v0x563d3102fb50_0 .net "dout", 24 0, L_0x563d310459c0;  alias, 1 drivers
v0x563d3102fc10_0 .var "dout_reg_0", 24 0;
v0x563d3102fcf0_0 .var "dout_reg_1", 24 0;
v0x563d3102fdd0_0 .net "dout_valid", 0 0, L_0x563d31045a80;  1 drivers
v0x563d3102fe90_0 .var "dout_valid_r", 3 0;
o0x7ff55cdcd478 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d3102ff70_0 .net "rst", 0 0, o0x7ff55cdcd478;  0 drivers
L_0x563d31045a80 .part v0x563d3102fe90_0, 3, 1;
S_0x563d31030150 .scope module, "mult_re_im" "dsp48_mult" 4 67, 5 8 0, S_0x563d3102d980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d31030300 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000001001>;
P_0x563d31030340 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x563d31030380 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000000011001>;
L_0x563d310456d0 .functor BUFZ 25, v0x563d31030f50_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x563d31030690_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31030730_0 .net "din1", 8 0, v0x563d31032a80_0;  1 drivers
v0x563d31030810_0 .var "din1_reg_0", 8 0;
v0x563d31030900_0 .var "din1_reg_1", 8 0;
v0x563d310309e0_0 .net "din2", 15 0, v0x563d31032d70_0;  1 drivers
v0x563d31030b10_0 .var "din2_reg_0", 15 0;
v0x563d31030bf0_0 .var "din2_reg_1", 15 0;
v0x563d31030cd0_0 .net "din_valid", 0 0, v0x563d31033b80_0;  1 drivers
v0x563d31030d90_0 .net "dout", 24 0, L_0x563d310456d0;  alias, 1 drivers
v0x563d31030e70_0 .var "dout_reg_0", 24 0;
v0x563d31030f50_0 .var "dout_reg_1", 24 0;
v0x563d31031030_0 .net "dout_valid", 0 0, L_0x563d31045790;  1 drivers
v0x563d310310f0_0 .var "dout_valid_r", 3 0;
o0x7ff55cdcd838 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d310311d0_0 .net "rst", 0 0, o0x7ff55cdcd838;  0 drivers
L_0x563d31045790 .part v0x563d310310f0_0, 3, 1;
S_0x563d310313b0 .scope module, "mult_re_re" "dsp48_mult" 4 52, 5 8 0, S_0x563d3102d980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 9 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 25 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d31031530 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000001001>;
P_0x563d31031570 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000010000>;
P_0x563d310315b0 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000000011001>;
L_0x563d31045520 .functor BUFZ 25, v0x563d31032130_0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x563d31031890_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31031950_0 .net "din1", 8 0, v0x563d310329b0_0;  1 drivers
v0x563d31031a30_0 .var "din1_reg_0", 8 0;
v0x563d31031b20_0 .var "din1_reg_1", 8 0;
v0x563d31031c00_0 .net "din2", 15 0, v0x563d31032f00_0;  1 drivers
v0x563d31031d30_0 .var "din2_reg_0", 15 0;
v0x563d31031e10_0 .var "din2_reg_1", 15 0;
v0x563d31031ef0_0 .net "din_valid", 0 0, v0x563d31033b80_0;  alias, 1 drivers
v0x563d31031f90_0 .net "dout", 24 0, L_0x563d31045520;  alias, 1 drivers
v0x563d31032050_0 .var "dout_reg_0", 24 0;
v0x563d31032130_0 .var "dout_reg_1", 24 0;
v0x563d31032210_0 .net "dout_valid", 0 0, L_0x563d310455e0;  alias, 1 drivers
v0x563d310322d0_0 .var "dout_valid_r", 3 0;
o0x7ff55cdcdbc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d310323b0_0 .net "rst", 0 0, o0x7ff55cdcdbc8;  0 drivers
L_0x563d310455e0 .part v0x563d310322d0_0, 3, 1;
S_0x563d31033e60 .scope module, "signed_integ_im" "signed_cast" 6 188, 3 20 0, S_0x563d310285f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 33 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 32 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x563d30f9c9d0 .param/l "DIN_INT" 1 3 32, +C4<000000000000000000000000000000001100>;
P_0x563d30f9ca10 .param/l "DIN_POINT" 0 3 22, +C4<000000000000000000000000000010101>;
P_0x563d30f9ca50 .param/l "DIN_WIDTH" 0 3 21, +C4<00000000000000000000000000000100001>;
P_0x563d30f9ca90 .param/l "DOUT_INT" 1 3 33, +C4<000000000000000000000000000010000>;
P_0x563d30f9cad0 .param/l "DOUT_POINT" 0 3 24, +C4<00000000000000000000000000010000>;
P_0x563d30f9cb10 .param/l "DOUT_WIDTH" 0 3 23, +C4<00000000000000000000000000100000>;
L_0x563d31046060 .functor BUFZ 1, v0x563d31034df0_0, C4<0>, C4<0>, C4<0>;
v0x563d31034030_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d310347b0_0 .var "debug", 2 0;
v0x563d31034890_0 .net "din", 32 0, v0x563d31039520_0;  1 drivers
v0x563d31034980_0 .net "din_valid", 0 0, v0x563d31039660_0;  1 drivers
v0x563d31034a40_0 .net "dout", 31 0, L_0x563d31045f60;  alias, 1 drivers
v0x563d31034b70_0 .var "dout_frac", 15 0;
v0x563d31034c50_0 .var "dout_int", 15 0;
v0x563d31034d30_0 .net "dout_valid", 0 0, L_0x563d31046060;  1 drivers
v0x563d31034df0_0 .var "valid_out", 0 0;
L_0x563d31045f60 .concat [ 16 16 0 0], v0x563d31034b70_0, v0x563d31034c50_0;
S_0x563d310343d0 .scope generate, "genblk4" "genblk4" 3 49, 3 49 0, S_0x563d31033e60;
 .timescale -9 -12;
S_0x563d310345c0 .scope generate, "genblk5" "genblk5" 3 82, 3 82 0, S_0x563d31033e60;
 .timescale -9 -12;
S_0x563d31034f50 .scope module, "signed_integ_re" "signed_cast" 6 175, 3 20 0, S_0x563d310285f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 33 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 32 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x563d30f9aa50 .param/l "DIN_INT" 1 3 32, +C4<000000000000000000000000000000001100>;
P_0x563d30f9aa90 .param/l "DIN_POINT" 0 3 22, +C4<000000000000000000000000000010101>;
P_0x563d30f9aad0 .param/l "DIN_WIDTH" 0 3 21, +C4<00000000000000000000000000000100001>;
P_0x563d30f9ab10 .param/l "DOUT_INT" 1 3 33, +C4<000000000000000000000000000010000>;
P_0x563d30f9ab50 .param/l "DOUT_POINT" 0 3 24, +C4<00000000000000000000000000010000>;
P_0x563d30f9ab90 .param/l "DOUT_WIDTH" 0 3 23, +C4<00000000000000000000000000100000>;
L_0x563d31045ec0 .functor BUFZ 1, v0x563d31035fb0_0, C4<0>, C4<0>, C4<0>;
v0x563d31035170_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31035980_0 .var "debug", 2 0;
v0x563d31035a60_0 .net "din", 32 0, v0x563d310395c0_0;  1 drivers
v0x563d31035b50_0 .net "din_valid", 0 0, v0x563d31039660_0;  alias, 1 drivers
v0x563d31035c20_0 .net "dout", 31 0, L_0x563d31045dc0;  alias, 1 drivers
v0x563d31035d30_0 .var "dout_frac", 15 0;
v0x563d31035e10_0 .var "dout_int", 15 0;
v0x563d31035ef0_0 .net "dout_valid", 0 0, L_0x563d31045ec0;  alias, 1 drivers
v0x563d31035fb0_0 .var "valid_out", 0 0;
L_0x563d31045dc0 .concat [ 16 16 0 0], v0x563d31035d30_0, v0x563d31035e10_0;
S_0x563d310355a0 .scope generate, "genblk4" "genblk4" 3 49, 3 49 0, S_0x563d31034f50;
 .timescale -9 -12;
S_0x563d31035790 .scope generate, "genblk5" "genblk5" 3 82, 3 82 0, S_0x563d31034f50;
 .timescale -9 -12;
S_0x563d31036110 .scope module, "twidd_ram_inst" "async_true_dual_ram" 6 100, 9 8 0, S_0x563d310285f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "addra"
    .port_info 1 /INPUT 7 "addrb"
    .port_info 2 /INPUT 32 "dina"
    .port_info 3 /INPUT 32 "dinb"
    .port_info 4 /INPUT 1 "clka"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "wea"
    .port_info 7 /INPUT 1 "web"
    .port_info 8 /INPUT 1 "ena"
    .port_info 9 /INPUT 1 "enb"
    .port_info 10 /INPUT 1 "rsta"
    .port_info 11 /INPUT 1 "rstb"
    .port_info 12 /INPUT 1 "regcea"
    .port_info 13 /INPUT 1 "regceb"
    .port_info 14 /OUTPUT 32 "douta"
    .port_info 15 /OUTPUT 32 "doutb"
P_0x563d31036290 .param/str "INIT_FILE" 0 9 12, "twidd.hex";
P_0x563d310362d0 .param/l "RAM_DEPTH" 0 9 10, +C4<00000000000000000000000010000000>;
P_0x563d31036310 .param/str "RAM_PERFORMANCE" 0 9 11, "LOW_LATENCY";
P_0x563d31036350 .param/l "RAM_WIDTH" 0 9 9, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
v0x563d31036ed0 .array "BRAM", 0 127, 31 0;
v0x563d31036f70_0 .net "addra", 6 0, v0x563d31039a20_0;  1 drivers
v0x563d31037050_0 .net "addrb", 6 0, o0x7ff55cdcb9d8;  alias, 0 drivers
v0x563d31037170_0 .net "clka", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d31037210_0 .net "clkb", 0 0, o0x7ff55cdcba08;  alias, 0 drivers
o0x7ff55cdce5e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563d31037350_0 .net "dina", 31 0, o0x7ff55cdce5e8;  0 drivers
v0x563d31037430_0 .net "dinb", 31 0, o0x7ff55cdcba68;  alias, 0 drivers
v0x563d31037540_0 .net "douta", 31 0, v0x563d31037910_0;  1 drivers
v0x563d31037620_0 .net "doutb", 31 0, L_0x563d31045140;  alias, 1 drivers
L_0x7ff55cd7f330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d31037790_0 .net "ena", 0 0, L_0x7ff55cd7f330;  1 drivers
L_0x7ff55cd7f378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563d31037850_0 .net "enb", 0 0, L_0x7ff55cd7f378;  1 drivers
v0x563d31037910_0 .var "ram_data_a", 31 0;
v0x563d310379f0_0 .var "ram_data_b", 31 0;
o0x7ff55cdce738 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31037ad0_0 .net "regcea", 0 0, o0x7ff55cdce738;  0 drivers
o0x7ff55cdce768 .functor BUFZ 1, C4<z>; HiZ drive
v0x563d31037b90_0 .net "regceb", 0 0, o0x7ff55cdce768;  0 drivers
L_0x7ff55cd7f3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d31037c50_0 .net "rsta", 0 0, L_0x7ff55cd7f3c0;  1 drivers
L_0x7ff55cd7f408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d31037d10_0 .net "rstb", 0 0, L_0x7ff55cd7f408;  1 drivers
L_0x7ff55cd7f2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d31037dd0_0 .net "wea", 0 0, L_0x7ff55cd7f2e8;  1 drivers
v0x563d31037e90_0 .net "web", 0 0, o0x7ff55cdcbca8;  alias, 0 drivers
S_0x563d31036710 .scope function, "clogb2" "clogb2" 9 97, 9 97 0, S_0x563d31036110;
 .timescale -9 -12;
v0x563d31036900_0 .var/i "clogb2", 31 0;
v0x563d31036a00_0 .var/i "depth", 31 0;
TD_msdft_correlator.msdft_din2.twidd_ram_inst.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31036900_0, 0, 32;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x563d31036a00_0;
    %cmp/s;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x563d31036a00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x563d31036a00_0, 0, 32;
    %load/vec4 v0x563d31036900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d31036900_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x563d31036ae0 .scope generate, "no_output_register" "no_output_register" 9 65, 9 65 0, S_0x563d31036110;
 .timescale -9 -12;
L_0x563d31045140 .functor BUFZ 32, v0x563d310379f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x563d31036cd0 .scope generate, "use_init_file" "use_init_file" 9 38, 9 38 0, S_0x563d31036110;
 .timescale -9 -12;
S_0x563d31039ef0 .scope module, "power_din1" "complex_power" 2 164, 10 4 0, S_0x563d30f7a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "din_re"
    .port_info 2 /INPUT 32 "din_im"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 65 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x563d3103a0c0 .param/l "DIN_WIDTH" 0 10 5, +C4<00000000000000000000000000100000>;
L_0x563d31046e10 .functor BUFZ 1, v0x563d3103ce60_0, C4<0>, C4<0>, C4<0>;
L_0x563d31046ed0 .functor BUFZ 65, v0x563d3103cfe0_0, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
v0x563d3103c660_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3103c720_0 .net/s "din_im", 31 0, v0x563d31042840_0;  alias, 1 drivers
v0x563d3103c810_0 .var/s "din_im_r", 31 0;
v0x563d3103c8e0_0 .net/s "din_re", 31 0, v0x563d31042a60_0;  alias, 1 drivers
v0x563d3103c980_0 .var/s "din_re_r", 31 0;
v0x563d3103cac0_0 .net "din_valid", 0 0, v0x563d31043120_0;  alias, 1 drivers
v0x563d3103cb60_0 .var "din_valid_r", 0 0;
v0x563d3103cc50_0 .net "dout", 64 0, L_0x563d31046ed0;  alias, 1 drivers
v0x563d3103cd10_0 .net "dout_valid", 0 0, L_0x563d31046e10;  alias, 1 drivers
v0x563d3103ce60_0 .var "dout_valid_r", 0 0;
v0x563d3103cf20_0 .net "im_pow", 63 0, L_0x563d31046c20;  1 drivers
v0x563d3103cfe0_0 .var "out", 64 0;
v0x563d3103d0a0_0 .net "pow_valid", 0 0, L_0x563d31046b00;  1 drivers
v0x563d3103d140_0 .net "re_pow", 63 0, L_0x563d31046a90;  1 drivers
S_0x563d3103a230 .scope module, "im_pow_mult" "dsp48_mult" 10 48, 5 8 0, S_0x563d31039ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /INPUT 32 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 64 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3103a420 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x563d3103a460 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x563d3103a4a0 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000001000000>;
L_0x563d31046c20 .functor BUFZ 64, v0x563d3103b000_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x563d3103a760_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3103a820_0 .net "din1", 31 0, v0x563d3103c810_0;  1 drivers
v0x563d3103a900_0 .var "din1_reg_0", 31 0;
v0x563d3103a9f0_0 .var "din1_reg_1", 31 0;
v0x563d3103aad0_0 .net "din2", 31 0, v0x563d3103c810_0;  alias, 1 drivers
v0x563d3103abe0_0 .var "din2_reg_0", 31 0;
v0x563d3103aca0_0 .var "din2_reg_1", 31 0;
v0x563d3103ad80_0 .net "din_valid", 0 0, v0x563d3103cb60_0;  1 drivers
v0x563d3103ae40_0 .net "dout", 63 0, L_0x563d31046c20;  alias, 1 drivers
v0x563d3103af20_0 .var "dout_reg_0", 63 0;
v0x563d3103b000_0 .var "dout_reg_1", 63 0;
v0x563d3103b0e0_0 .net "dout_valid", 0 0, L_0x563d31046ce0;  1 drivers
v0x563d3103b1a0_0 .var "dout_valid_r", 3 0;
L_0x7ff55cd7f4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d3103b280_0 .net "rst", 0 0, L_0x7ff55cd7f4e0;  1 drivers
L_0x563d31046ce0 .part v0x563d3103b1a0_0, 3, 1;
S_0x563d3103b460 .scope module, "re_pow_mult" "dsp48_mult" 10 31, 5 8 0, S_0x563d31039ef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /INPUT 32 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 64 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3103b600 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x563d3103b640 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x563d3103b680 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000001000000>;
L_0x563d31046a90 .functor BUFZ 64, v0x563d3103c200_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x563d3103b990_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3103ba30_0 .net "din1", 31 0, v0x563d3103c980_0;  1 drivers
v0x563d3103bb10_0 .var "din1_reg_0", 31 0;
v0x563d3103bc00_0 .var "din1_reg_1", 31 0;
v0x563d3103bce0_0 .net "din2", 31 0, v0x563d3103c980_0;  alias, 1 drivers
v0x563d3103bdf0_0 .var "din2_reg_0", 31 0;
v0x563d3103beb0_0 .var "din2_reg_1", 31 0;
v0x563d3103bf90_0 .net "din_valid", 0 0, v0x563d3103cb60_0;  alias, 1 drivers
v0x563d3103c060_0 .net "dout", 63 0, L_0x563d31046a90;  alias, 1 drivers
v0x563d3103c120_0 .var "dout_reg_0", 63 0;
v0x563d3103c200_0 .var "dout_reg_1", 63 0;
v0x563d3103c2e0_0 .net "dout_valid", 0 0, L_0x563d31046b00;  alias, 1 drivers
v0x563d3103c3a0_0 .var "dout_valid_r", 3 0;
L_0x7ff55cd7f498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d3103c480_0 .net "rst", 0 0, L_0x7ff55cd7f498;  1 drivers
L_0x563d31046b00 .part v0x563d3103c3a0_0, 3, 1;
S_0x563d3103d2b0 .scope module, "power_din2" "complex_power" 2 175, 10 4 0, S_0x563d30f7a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "din_re"
    .port_info 2 /INPUT 32 "din_im"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 65 "dout"
    .port_info 5 /OUTPUT 1 "dout_valid"
P_0x563d3103d430 .param/l "DIN_WIDTH" 0 10 5, +C4<00000000000000000000000000100000>;
L_0x563d31047360 .functor BUFZ 1, v0x563d310402e0_0, C4<0>, C4<0>, C4<0>;
L_0x563d31047430 .functor BUFZ 65, v0x563d31040460_0, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000>;
v0x563d3103fa60_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3103fb20_0 .net/s "din_im", 31 0, v0x563d31042d70_0;  1 drivers
v0x563d3103fc00_0 .var/s "din_im_r", 31 0;
v0x563d3103fcd0_0 .net/s "din_re", 31 0, v0x563d31042f20_0;  alias, 1 drivers
v0x563d3103fd90_0 .var/s "din_re_r", 31 0;
v0x563d3103fed0_0 .net "din_valid", 0 0, v0x563d31043120_0;  alias, 1 drivers
v0x563d3103ffc0_0 .var "din_valid_r", 0 0;
v0x563d310400b0_0 .net "dout", 64 0, L_0x563d31047430;  alias, 1 drivers
v0x563d31040190_0 .net "dout_valid", 0 0, L_0x563d31047360;  1 drivers
v0x563d310402e0_0 .var "dout_valid_r", 0 0;
v0x563d310403a0_0 .net "im_pow", 63 0, L_0x563d31047170;  1 drivers
v0x563d31040460_0 .var "out", 64 0;
v0x563d31040520_0 .net "pow_valid", 0 0, L_0x563d31047050;  1 drivers
v0x563d310405c0_0 .net "re_pow", 63 0, L_0x563d31046f90;  1 drivers
S_0x563d3103d630 .scope module, "im_pow_mult" "dsp48_mult" 10 48, 5 8 0, S_0x563d3103d2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /INPUT 32 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 64 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3103d820 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x563d3103d860 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x563d3103d8a0 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000001000000>;
L_0x563d31047170 .functor BUFZ 64, v0x563d3103e400_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x563d3103db60_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3103dc20_0 .net "din1", 31 0, v0x563d3103fc00_0;  1 drivers
v0x563d3103dd00_0 .var "din1_reg_0", 31 0;
v0x563d3103ddf0_0 .var "din1_reg_1", 31 0;
v0x563d3103ded0_0 .net "din2", 31 0, v0x563d3103fc00_0;  alias, 1 drivers
v0x563d3103dfe0_0 .var "din2_reg_0", 31 0;
v0x563d3103e0a0_0 .var "din2_reg_1", 31 0;
v0x563d3103e180_0 .net "din_valid", 0 0, v0x563d3103ffc0_0;  1 drivers
v0x563d3103e240_0 .net "dout", 63 0, L_0x563d31047170;  alias, 1 drivers
v0x563d3103e320_0 .var "dout_reg_0", 63 0;
v0x563d3103e400_0 .var "dout_reg_1", 63 0;
v0x563d3103e4e0_0 .net "dout_valid", 0 0, L_0x563d31047230;  1 drivers
v0x563d3103e5a0_0 .var "dout_valid_r", 3 0;
L_0x7ff55cd7f570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d3103e680_0 .net "rst", 0 0, L_0x7ff55cd7f570;  1 drivers
L_0x563d31047230 .part v0x563d3103e5a0_0, 3, 1;
S_0x563d3103e860 .scope module, "re_pow_mult" "dsp48_mult" 10 31, 5 8 0, S_0x563d3103d2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "din1"
    .port_info 3 /INPUT 32 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 64 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x563d3103ea00 .param/l "DIN1_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x563d3103ea40 .param/l "DIN2_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x563d3103ea80 .param/l "DOUT_WIDTH" 0 5 11, +C4<00000000000000000000000001000000>;
L_0x563d31046f90 .functor BUFZ 64, v0x563d3103f600_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x563d3103ed90_0 .net "clk", 0 0, o0x7ff55cdc8018;  alias, 0 drivers
v0x563d3103ee30_0 .net "din1", 31 0, v0x563d3103fd90_0;  1 drivers
v0x563d3103ef10_0 .var "din1_reg_0", 31 0;
v0x563d3103f000_0 .var "din1_reg_1", 31 0;
v0x563d3103f0e0_0 .net "din2", 31 0, v0x563d3103fd90_0;  alias, 1 drivers
v0x563d3103f1f0_0 .var "din2_reg_0", 31 0;
v0x563d3103f2b0_0 .var "din2_reg_1", 31 0;
v0x563d3103f390_0 .net "din_valid", 0 0, v0x563d3103ffc0_0;  alias, 1 drivers
v0x563d3103f460_0 .net "dout", 63 0, L_0x563d31046f90;  alias, 1 drivers
v0x563d3103f520_0 .var "dout_reg_0", 63 0;
v0x563d3103f600_0 .var "dout_reg_1", 63 0;
v0x563d3103f6e0_0 .net "dout_valid", 0 0, L_0x563d31047050;  alias, 1 drivers
v0x563d3103f7a0_0 .var "dout_valid_r", 3 0;
L_0x7ff55cd7f528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563d3103f880_0 .net "rst", 0 0, L_0x7ff55cd7f528;  1 drivers
L_0x563d31047050 .part v0x563d3103f7a0_0, 3, 1;
    .scope S_0x563d3101a3a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3101a960_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x563d3101a960_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x563d3101a960_0;
    %store/vec4a v0x563d3101aa40, 4, 0;
    %load/vec4 v0x563d3101a960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d3101a960_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x563d3101a3a0;
T_3 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x563d3101aed0_0;
    %load/vec4 v0x563d3101ad00_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563d3101aa40, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563d3101a3a0;
T_4 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101abf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x563d3101ab10_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x563d3101aa40, 4;
    %assign/vec4 v0x563d3101afb0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563d31019f00;
T_5 ;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x563d3101b3f0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x563d31019f00;
T_6 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101b350_0;
    %assign/vec4 v0x563d3101b3f0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563d31019f00;
T_7 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x563d3101c080_0, 0, 7;
    %end;
    .thread T_7;
    .scope S_0x563d31019f00;
T_8 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x563d3101bc70_0, 0, 7;
    %end;
    .thread T_8;
    .scope S_0x563d31019f00;
T_9 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d3101c080_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x563d3101b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x563d3101c080_0;
    %pad/u 32;
    %load/vec4 v0x563d3101b3f0_0;
    %cmp/e;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d3101c080_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x563d3101c080_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d3101c080_0, 0;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x563d3101c080_0;
    %assign/vec4 v0x563d3101c080_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x563d31019f00;
T_10 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x563d3101bc70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x563d3101b7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x563d3101bc70_0;
    %pad/u 32;
    %load/vec4 v0x563d3101b3f0_0;
    %cmp/e;
    %jmp/0xz  T_10.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d3101bc70_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x563d3101bc70_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d3101bc70_0, 0;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x563d3101bc70_0;
    %assign/vec4 v0x563d3101bc70_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563d31019f00;
T_11 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3101b270_0, 0, 9;
    %end;
    .thread T_11;
    .scope S_0x563d31019f00;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d3101be30_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x563d31019f00;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d3101bed0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x563d31019f00;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3101b640_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0x563d31019f00;
T_15 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3101b700_0, 0, 8;
    %end;
    .thread T_15;
    .scope S_0x563d31019f00;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3101bab0_0, 0, 8;
    %end;
    .thread T_16;
    .scope S_0x563d31019f00;
T_17 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3101bb90_0, 0, 8;
    %end;
    .thread T_17;
    .scope S_0x563d31019f00;
T_18 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101b7e0_0;
    %assign/vec4 v0x563d3101be30_0, 0;
    %load/vec4 v0x563d3101be30_0;
    %assign/vec4 v0x563d3101bed0_0, 0;
    %load/vec4 v0x563d3101b570_0;
    %assign/vec4 v0x563d3101b640_0, 0;
    %load/vec4 v0x563d3101b640_0;
    %assign/vec4 v0x563d3101b700_0, 0;
    %load/vec4 v0x563d3101bed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x563d3101b4b0_0;
    %assign/vec4 v0x563d3101bab0_0, 0;
    %load/vec4 v0x563d3101bab0_0;
    %assign/vec4 v0x563d3101bb90_0, 0;
    %load/vec4 v0x563d3101b700_0;
    %pad/s 9;
    %load/vec4 v0x563d3101bb90_0;
    %pad/s 9;
    %sub;
    %assign/vec4 v0x563d3101b270_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x563d3101b270_0;
    %assign/vec4 v0x563d3101b270_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x563d31018040;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31018580_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x563d31018580_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x563d31018580_0;
    %store/vec4a v0x563d31018660, 4, 0;
    %load/vec4 v0x563d31018580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d31018580_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x563d31018040;
T_20 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31018a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x563d31018ac0_0;
    %load/vec4 v0x563d31018920_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563d31018660, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x563d31018040;
T_21 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31018810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x563d31018730_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x563d31018660, 4;
    %assign/vec4 v0x563d31018ba0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x563d31017b50;
T_22 ;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x563d31019110_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x563d31017b50;
T_23 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31019050_0;
    %assign/vec4 v0x563d31019110_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x563d31017b50;
T_24 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x563d31019d50_0, 0, 7;
    %end;
    .thread T_24;
    .scope S_0x563d31017b50;
T_25 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x563d31019930_0, 0, 7;
    %end;
    .thread T_25;
    .scope S_0x563d31017b50;
T_26 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31019a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d31019d50_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x563d31019520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x563d31019d50_0;
    %pad/u 32;
    %load/vec4 v0x563d31019110_0;
    %cmp/e;
    %jmp/0xz  T_26.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d31019d50_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x563d31019d50_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d31019d50_0, 0;
T_26.5 ;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x563d31019d50_0;
    %assign/vec4 v0x563d31019d50_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x563d31017b50;
T_27 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31019a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x563d31019930_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x563d31019520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x563d31019930_0;
    %pad/u 32;
    %load/vec4 v0x563d31019110_0;
    %cmp/e;
    %jmp/0xz  T_27.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d31019930_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x563d31019930_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d31019930_0, 0;
T_27.5 ;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x563d31019930_0;
    %assign/vec4 v0x563d31019930_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x563d31017b50;
T_28 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31018f70_0, 0, 9;
    %end;
    .thread T_28;
    .scope S_0x563d31017b50;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31019ac0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x563d31017b50;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31019b80_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x563d31017b50;
T_31 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d31019380_0, 0, 8;
    %end;
    .thread T_31;
    .scope S_0x563d31017b50;
T_32 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d31019440_0, 0, 8;
    %end;
    .thread T_32;
    .scope S_0x563d31017b50;
T_33 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d31019770_0, 0, 8;
    %end;
    .thread T_33;
    .scope S_0x563d31017b50;
T_34 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d31019850_0, 0, 8;
    %end;
    .thread T_34;
    .scope S_0x563d31017b50;
T_35 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31019520_0;
    %assign/vec4 v0x563d31019ac0_0, 0;
    %load/vec4 v0x563d31019ac0_0;
    %assign/vec4 v0x563d31019b80_0, 0;
    %load/vec4 v0x563d310192b0_0;
    %assign/vec4 v0x563d31019380_0, 0;
    %load/vec4 v0x563d31019380_0;
    %assign/vec4 v0x563d31019440_0, 0;
    %load/vec4 v0x563d31019b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x563d310191f0_0;
    %assign/vec4 v0x563d31019770_0, 0;
    %load/vec4 v0x563d31019770_0;
    %assign/vec4 v0x563d31019850_0, 0;
    %load/vec4 v0x563d31019440_0;
    %pad/s 9;
    %load/vec4 v0x563d31019850_0;
    %pad/s 9;
    %sub;
    %assign/vec4 v0x563d31018f70_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x563d31018f70_0;
    %assign/vec4 v0x563d31018f70_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x563d31025750;
T_36 ;
    %vpi_call 9 40 "$readmemh", P_0x563d31018e60, v0x563d31025950, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %end;
    .thread T_36;
    .scope S_0x563d31024c60;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31026300_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x563d31024c60;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d310263e0_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0x563d31024c60;
T_39 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31026180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x563d310267c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x563d31025d70_0;
    %load/vec4 v0x563d310259f0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563d31025950, 0, 4;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x563d310259f0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x563d31025950, 4;
    %assign/vec4 v0x563d31026300_0, 0;
T_39.3 ;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x563d31024c60;
T_40 ;
    %wait E_0x563d30ec5b50;
    %load/vec4 v0x563d31026240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x563d31026880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x563d31025e50_0;
    %load/vec4 v0x563d31025ad0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563d31025950, 0, 4;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x563d31025ad0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x563d31025950, 4;
    %assign/vec4 v0x563d310263e0_0, 0;
T_40.3 ;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x563d3101fcf0;
T_41 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31020370_0, 0, 9;
    %end;
    .thread T_41;
    .scope S_0x563d3101fcf0;
T_42 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31020460_0, 0, 9;
    %end;
    .thread T_42;
    .scope S_0x563d3101fcf0;
T_43 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31020670_0, 0, 16;
    %end;
    .thread T_43;
    .scope S_0x563d3101fcf0;
T_44 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31020750_0, 0, 16;
    %end;
    .thread T_44;
    .scope S_0x563d3101fcf0;
T_45 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d31020990_0, 0, 25;
    %end;
    .thread T_45;
    .scope S_0x563d3101fcf0;
T_46 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d31020a70_0, 0, 25;
    %end;
    .thread T_46;
    .scope S_0x563d3101fcf0;
T_47 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d31020c10_0, 0, 4;
    %end;
    .thread T_47;
    .scope S_0x563d3101fcf0;
T_48 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31020cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d31020370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d31020670_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x563d31020c10_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31020c10_0, 4, 5;
    %load/vec4 v0x563d31020c10_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31020c10_0, 4, 5;
    %load/vec4 v0x563d31020c10_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31020c10_0, 4, 5;
    %load/vec4 v0x563d31020830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x563d31020290_0;
    %assign/vec4 v0x563d31020370_0, 0;
    %load/vec4 v0x563d31020540_0;
    %assign/vec4 v0x563d31020670_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31020c10_0, 4, 5;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31020c10_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d31020370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d31020670_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x563d3101fcf0;
T_49 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31020cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d31020460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d31020750_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d31020990_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d31020a70_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x563d31020370_0;
    %assign/vec4 v0x563d31020460_0, 0;
    %load/vec4 v0x563d31020670_0;
    %assign/vec4 v0x563d31020750_0, 0;
    %load/vec4 v0x563d31020460_0;
    %pad/s 25;
    %load/vec4 v0x563d31020750_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x563d31020990_0, 0;
    %load/vec4 v0x563d31020990_0;
    %assign/vec4 v0x563d31020a70_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x563d3101ea90;
T_50 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3101f150_0, 0, 9;
    %end;
    .thread T_50;
    .scope S_0x563d3101ea90;
T_51 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3101f240_0, 0, 9;
    %end;
    .thread T_51;
    .scope S_0x563d3101ea90;
T_52 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3101f450_0, 0, 16;
    %end;
    .thread T_52;
    .scope S_0x563d3101ea90;
T_53 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3101f530_0, 0, 16;
    %end;
    .thread T_53;
    .scope S_0x563d3101ea90;
T_54 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d3101f7b0_0, 0, 25;
    %end;
    .thread T_54;
    .scope S_0x563d3101ea90;
T_55 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d3101f890_0, 0, 25;
    %end;
    .thread T_55;
    .scope S_0x563d3101ea90;
T_56 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d3101fa30_0, 0, 4;
    %end;
    .thread T_56;
    .scope S_0x563d3101ea90;
T_57 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3101f150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3101f450_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x563d3101fa30_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101fa30_0, 4, 5;
    %load/vec4 v0x563d3101fa30_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101fa30_0, 4, 5;
    %load/vec4 v0x563d3101fa30_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101fa30_0, 4, 5;
    %load/vec4 v0x563d3101f610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x563d3101f070_0;
    %assign/vec4 v0x563d3101f150_0, 0;
    %load/vec4 v0x563d3101f320_0;
    %assign/vec4 v0x563d3101f450_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101fa30_0, 4, 5;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101fa30_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3101f150_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3101f450_0, 0;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x563d3101ea90;
T_58 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3101f240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3101f530_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d3101f7b0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d3101f890_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x563d3101f150_0;
    %assign/vec4 v0x563d3101f240_0, 0;
    %load/vec4 v0x563d3101f450_0;
    %assign/vec4 v0x563d3101f530_0, 0;
    %load/vec4 v0x563d3101f240_0;
    %pad/s 25;
    %load/vec4 v0x563d3101f530_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x563d3101f7b0_0, 0;
    %load/vec4 v0x563d3101f7b0_0;
    %assign/vec4 v0x563d3101f890_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x563d3101c6a0;
T_59 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3101cd10_0, 0, 9;
    %end;
    .thread T_59;
    .scope S_0x563d3101c6a0;
T_60 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3101ce00_0, 0, 9;
    %end;
    .thread T_60;
    .scope S_0x563d3101c6a0;
T_61 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3101d010_0, 0, 16;
    %end;
    .thread T_61;
    .scope S_0x563d3101c6a0;
T_62 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3101d0f0_0, 0, 16;
    %end;
    .thread T_62;
    .scope S_0x563d3101c6a0;
T_63 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d3101d370_0, 0, 25;
    %end;
    .thread T_63;
    .scope S_0x563d3101c6a0;
T_64 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d3101d450_0, 0, 25;
    %end;
    .thread T_64;
    .scope S_0x563d3101c6a0;
T_65 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d3101d5f0_0, 0, 4;
    %end;
    .thread T_65;
    .scope S_0x563d3101c6a0;
T_66 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101d6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3101cd10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3101d010_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x563d3101d5f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101d5f0_0, 4, 5;
    %load/vec4 v0x563d3101d5f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101d5f0_0, 4, 5;
    %load/vec4 v0x563d3101d5f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101d5f0_0, 4, 5;
    %load/vec4 v0x563d3101d1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x563d3101cc30_0;
    %assign/vec4 v0x563d3101cd10_0, 0;
    %load/vec4 v0x563d3101cee0_0;
    %assign/vec4 v0x563d3101d010_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101d5f0_0, 4, 5;
    %jmp T_66.3;
T_66.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101d5f0_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3101cd10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3101d010_0, 0;
T_66.3 ;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x563d3101c6a0;
T_67 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101d6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3101ce00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3101d0f0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d3101d370_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d3101d450_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x563d3101cd10_0;
    %assign/vec4 v0x563d3101ce00_0, 0;
    %load/vec4 v0x563d3101d010_0;
    %assign/vec4 v0x563d3101d0f0_0, 0;
    %load/vec4 v0x563d3101ce00_0;
    %pad/s 25;
    %load/vec4 v0x563d3101d0f0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x563d3101d370_0, 0;
    %load/vec4 v0x563d3101d370_0;
    %assign/vec4 v0x563d3101d450_0, 0;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x563d3101d8b0;
T_68 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3101df30_0, 0, 9;
    %end;
    .thread T_68;
    .scope S_0x563d3101d8b0;
T_69 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3101e020_0, 0, 9;
    %end;
    .thread T_69;
    .scope S_0x563d3101d8b0;
T_70 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3101e230_0, 0, 16;
    %end;
    .thread T_70;
    .scope S_0x563d3101d8b0;
T_71 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3101e310_0, 0, 16;
    %end;
    .thread T_71;
    .scope S_0x563d3101d8b0;
T_72 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d3101e550_0, 0, 25;
    %end;
    .thread T_72;
    .scope S_0x563d3101d8b0;
T_73 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d3101e630_0, 0, 25;
    %end;
    .thread T_73;
    .scope S_0x563d3101d8b0;
T_74 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d3101e7d0_0, 0, 4;
    %end;
    .thread T_74;
    .scope S_0x563d3101d8b0;
T_75 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3101df30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3101e230_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x563d3101e7d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101e7d0_0, 4, 5;
    %load/vec4 v0x563d3101e7d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101e7d0_0, 4, 5;
    %load/vec4 v0x563d3101e7d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101e7d0_0, 4, 5;
    %load/vec4 v0x563d3101e3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x563d3101de50_0;
    %assign/vec4 v0x563d3101df30_0, 0;
    %load/vec4 v0x563d3101e100_0;
    %assign/vec4 v0x563d3101e230_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101e7d0_0, 4, 5;
    %jmp T_75.3;
T_75.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3101e7d0_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3101df30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3101e230_0, 0;
T_75.3 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x563d3101d8b0;
T_76 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3101e8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3101e020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3101e310_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d3101e550_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d3101e630_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x563d3101df30_0;
    %assign/vec4 v0x563d3101e020_0, 0;
    %load/vec4 v0x563d3101e230_0;
    %assign/vec4 v0x563d3101e310_0, 0;
    %load/vec4 v0x563d3101e020_0;
    %pad/s 25;
    %load/vec4 v0x563d3101e310_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x563d3101e550_0, 0;
    %load/vec4 v0x563d3101e550_0;
    %assign/vec4 v0x563d3101e630_0, 0;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x563d3101c230;
T_77 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d310212f0_0, 0, 9;
    %end;
    .thread T_77;
    .scope S_0x563d3101c230;
T_78 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d310213c0_0, 0, 9;
    %end;
    .thread T_78;
    .scope S_0x563d3101c230;
T_79 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31021080_0, 0, 9;
    %end;
    .thread T_79;
    .scope S_0x563d3101c230;
T_80 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31021180_0, 0, 9;
    %end;
    .thread T_80;
    .scope S_0x563d3101c230;
T_81 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31021840_0, 0, 16;
    %end;
    .thread T_81;
    .scope S_0x563d3101c230;
T_82 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31021930_0, 0, 16;
    %end;
    .thread T_82;
    .scope S_0x563d3101c230;
T_83 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31021530_0, 0, 16;
    %end;
    .thread T_83;
    .scope S_0x563d3101c230;
T_84 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d310216b0_0, 0, 16;
    %end;
    .thread T_84;
    .scope S_0x563d3101c230;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d310224c0_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0x563d3101c230;
T_86 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31022560_0, 0, 1;
    %end;
    .thread T_86;
    .scope S_0x563d3101c230;
T_87 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31021a00_0;
    %assign/vec4 v0x563d310224c0_0, 0;
    %load/vec4 v0x563d31021a00_0;
    %assign/vec4 v0x563d31022560_0, 0;
    %load/vec4 v0x563d31021250_0;
    %assign/vec4 v0x563d310212f0_0, 0;
    %load/vec4 v0x563d31021250_0;
    %assign/vec4 v0x563d310213c0_0, 0;
    %load/vec4 v0x563d31020f90_0;
    %assign/vec4 v0x563d31021080_0, 0;
    %load/vec4 v0x563d31020f90_0;
    %assign/vec4 v0x563d31021180_0, 0;
    %load/vec4 v0x563d31021780_0;
    %assign/vec4 v0x563d31021840_0, 0;
    %load/vec4 v0x563d31021780_0;
    %assign/vec4 v0x563d31021930_0, 0;
    %load/vec4 v0x563d31021490_0;
    %assign/vec4 v0x563d31021530_0, 0;
    %load/vec4 v0x563d31021490_0;
    %assign/vec4 v0x563d310216b0_0, 0;
    %jmp T_87;
    .thread T_87;
    .scope S_0x563d3101c230;
T_88 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x563d31022310_0, 0, 26;
    %end;
    .thread T_88;
    .scope S_0x563d3101c230;
T_89 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x563d31022250_0, 0, 26;
    %end;
    .thread T_89;
    .scope S_0x563d3101c230;
T_90 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31021e30_0, 0, 1;
    %end;
    .thread T_90;
    .scope S_0x563d3101c230;
T_91 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310223f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d31021e30_0, 0;
    %load/vec4 v0x563d31021ef0_0;
    %pad/s 26;
    %load/vec4 v0x563d310220b0_0;
    %pad/s 26;
    %sub;
    %assign/vec4 v0x563d31022310_0, 0;
    %load/vec4 v0x563d31021fe0_0;
    %pad/s 26;
    %load/vec4 v0x563d31022180_0;
    %pad/s 26;
    %add;
    %assign/vec4 v0x563d31022250_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d31021e30_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x563d310240f0;
T_92 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310245b0_0;
    %parti/s 1, 32, 7;
    %replicate 4;
    %load/vec4 v0x563d310245b0_0;
    %parti/s 12, 21, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563d31024960_0, 0;
    %jmp T_92;
    .thread T_92;
    .scope S_0x563d310242e0;
T_93 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310245b0_0;
    %parti/s 16, 5, 4;
    %assign/vec4 v0x563d31024880_0, 0;
    %jmp T_93;
    .thread T_93;
    .scope S_0x563d31023aa0;
T_94 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31024960_0, 0, 16;
    %end;
    .thread T_94;
    .scope S_0x563d31023aa0;
T_95 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563d310244d0_0, 0, 3;
    %end;
    .thread T_95;
    .scope S_0x563d31023aa0;
T_96 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31024880_0, 0, 16;
    %end;
    .thread T_96;
    .scope S_0x563d31023aa0;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31024b00_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x563d31023aa0;
T_98 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310246a0_0;
    %assign/vec4 v0x563d31024b00_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x563d31022d10;
T_99 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310233e0_0;
    %parti/s 1, 32, 7;
    %replicate 4;
    %load/vec4 v0x563d310233e0_0;
    %parti/s 12, 21, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563d310237a0_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x563d31022f00;
T_100 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310233e0_0;
    %parti/s 16, 5, 4;
    %assign/vec4 v0x563d310236c0_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x563d310227a0;
T_101 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d310237a0_0, 0, 16;
    %end;
    .thread T_101;
    .scope S_0x563d310227a0;
T_102 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563d31023300_0, 0, 3;
    %end;
    .thread T_102;
    .scope S_0x563d310227a0;
T_103 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d310236c0_0, 0, 16;
    %end;
    .thread T_103;
    .scope S_0x563d310227a0;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31023940_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x563d310227a0;
T_105 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310234d0_0;
    %assign/vec4 v0x563d31023940_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x563d31016f70;
T_106 ;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x563d31027470_0, 0, 32;
    %end;
    .thread T_106;
    .scope S_0x563d31016f70;
T_107 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310273b0_0;
    %assign/vec4 v0x563d31027470_0, 0;
    %jmp T_107;
    .thread T_107;
    .scope S_0x563d31016f70;
T_108 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x563d31028120_0, 0, 7;
    %end;
    .thread T_108;
    .scope S_0x563d31016f70;
T_109 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31028360_0, 0, 1;
    %end;
    .thread T_109;
    .scope S_0x563d31016f70;
T_110 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31027230_0, 0, 9;
    %end;
    .thread T_110;
    .scope S_0x563d31016f70;
T_111 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d310270d0_0, 0, 9;
    %end;
    .thread T_111;
    .scope S_0x563d31016f70;
T_112 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31027170_0;
    %assign/vec4 v0x563d31027230_0, 0;
    %load/vec4 v0x563d31026fe0_0;
    %assign/vec4 v0x563d310270d0_0, 0;
    %load/vec4 v0x563d31027310_0;
    %assign/vec4 v0x563d31028360_0, 0;
    %load/vec4 v0x563d31028030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d31028120_0, 0;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x563d31027310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.2, 8;
    %load/vec4 v0x563d31028120_0;
    %pad/u 32;
    %load/vec4 v0x563d31027470_0;
    %cmp/e;
    %jmp/0xz  T_112.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d31028120_0, 0;
    %jmp T_112.5;
T_112.4 ;
    %load/vec4 v0x563d31028120_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d31028120_0, 0;
T_112.5 ;
    %jmp T_112.3;
T_112.2 ;
    %load/vec4 v0x563d31028120_0;
    %assign/vec4 v0x563d31028120_0, 0;
T_112.3 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x563d31016f70;
T_113 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x563d31027c80_0, 0, 33;
    %end;
    .thread T_113;
    .scope S_0x563d31016f70;
T_114 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x563d31027be0_0, 0, 33;
    %end;
    .thread T_114;
    .scope S_0x563d31016f70;
T_115 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31027d50_0, 0, 1;
    %end;
    .thread T_115;
    .scope S_0x563d31016f70;
T_116 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31028030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x563d31027c80_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x563d31027be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d31027d50_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x563d31027f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x563d31027c80_0;
    %load/vec4 v0x563d31027e90_0;
    %pad/s 33;
    %add;
    %assign/vec4 v0x563d31027c80_0, 0;
    %load/vec4 v0x563d31027be0_0;
    %load/vec4 v0x563d31027df0_0;
    %pad/s 33;
    %add;
    %assign/vec4 v0x563d31027be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d31027d50_0, 0;
    %jmp T_116.3;
T_116.2 ;
    %load/vec4 v0x563d31027c80_0;
    %assign/vec4 v0x563d31027c80_0, 0;
    %load/vec4 v0x563d31027be0_0;
    %assign/vec4 v0x563d31027be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d31027d50_0, 0;
T_116.3 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x563d3102ba00;
T_117 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3102bfc0_0, 0, 32;
T_117.0 ;
    %load/vec4 v0x563d3102bfc0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_117.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x563d3102bfc0_0;
    %store/vec4a v0x563d3102c0a0, 4, 0;
    %load/vec4 v0x563d3102bfc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d3102bfc0_0, 0, 32;
    %jmp T_117.0;
T_117.1 ;
    %end;
    .thread T_117;
    .scope S_0x563d3102ba00;
T_118 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102c440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %load/vec4 v0x563d3102c4e0_0;
    %load/vec4 v0x563d3102c360_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563d3102c0a0, 0, 4;
T_118.0 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x563d3102ba00;
T_119 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v0x563d3102c170_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x563d3102c0a0, 4;
    %assign/vec4 v0x563d3102c5c0_0, 0;
T_119.0 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x563d3102b560;
T_120 ;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x563d3102ca30_0, 0, 32;
    %end;
    .thread T_120;
    .scope S_0x563d3102b560;
T_121 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102c960_0;
    %assign/vec4 v0x563d3102ca30_0, 0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x563d3102b560;
T_122 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x563d3102d7d0_0, 0, 7;
    %end;
    .thread T_122;
    .scope S_0x563d3102b560;
T_123 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x563d3102d3c0_0, 0, 7;
    %end;
    .thread T_123;
    .scope S_0x563d3102b560;
T_124 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d3102d7d0_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x563d3102ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.2, 8;
    %load/vec4 v0x563d3102d7d0_0;
    %pad/u 32;
    %load/vec4 v0x563d3102ca30_0;
    %cmp/e;
    %jmp/0xz  T_124.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d3102d7d0_0, 0;
    %jmp T_124.5;
T_124.4 ;
    %load/vec4 v0x563d3102d7d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d3102d7d0_0, 0;
T_124.5 ;
    %jmp T_124.3;
T_124.2 ;
    %load/vec4 v0x563d3102d7d0_0;
    %assign/vec4 v0x563d3102d7d0_0, 0;
T_124.3 ;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x563d3102b560;
T_125 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102d4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.0, 8;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x563d3102d3c0_0, 0;
    %jmp T_125.1;
T_125.0 ;
    %load/vec4 v0x563d3102ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_125.2, 8;
    %load/vec4 v0x563d3102d3c0_0;
    %pad/u 32;
    %load/vec4 v0x563d3102ca30_0;
    %cmp/e;
    %jmp/0xz  T_125.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d3102d3c0_0, 0;
    %jmp T_125.5;
T_125.4 ;
    %load/vec4 v0x563d3102d3c0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d3102d3c0_0, 0;
T_125.5 ;
    %jmp T_125.3;
T_125.2 ;
    %load/vec4 v0x563d3102d3c0_0;
    %assign/vec4 v0x563d3102d3c0_0, 0;
T_125.3 ;
T_125.1 ;
    %jmp T_125;
    .thread T_125;
    .scope S_0x563d3102b560;
T_126 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3102c880_0, 0, 9;
    %end;
    .thread T_126;
    .scope S_0x563d3102b560;
T_127 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d3102d580_0, 0, 1;
    %end;
    .thread T_127;
    .scope S_0x563d3102b560;
T_128 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d3102d620_0, 0, 1;
    %end;
    .thread T_128;
    .scope S_0x563d3102b560;
T_129 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3102cc80_0, 0, 8;
    %end;
    .thread T_129;
    .scope S_0x563d3102b560;
T_130 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3102cd40_0, 0, 8;
    %end;
    .thread T_130;
    .scope S_0x563d3102b560;
T_131 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3102d200_0, 0, 8;
    %end;
    .thread T_131;
    .scope S_0x563d3102b560;
T_132 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3102d2e0_0, 0, 8;
    %end;
    .thread T_132;
    .scope S_0x563d3102b560;
T_133 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102ce20_0;
    %assign/vec4 v0x563d3102d580_0, 0;
    %load/vec4 v0x563d3102d580_0;
    %assign/vec4 v0x563d3102d620_0, 0;
    %load/vec4 v0x563d3102cbb0_0;
    %assign/vec4 v0x563d3102cc80_0, 0;
    %load/vec4 v0x563d3102cc80_0;
    %assign/vec4 v0x563d3102cd40_0, 0;
    %load/vec4 v0x563d3102d620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %load/vec4 v0x563d3102caf0_0;
    %assign/vec4 v0x563d3102d200_0, 0;
    %load/vec4 v0x563d3102d200_0;
    %assign/vec4 v0x563d3102d2e0_0, 0;
    %load/vec4 v0x563d3102cd40_0;
    %pad/s 9;
    %load/vec4 v0x563d3102d2e0_0;
    %pad/s 9;
    %sub;
    %assign/vec4 v0x563d3102c880_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x563d3102c880_0;
    %assign/vec4 v0x563d3102c880_0, 0;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x563d31029750;
T_134 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31029c90_0, 0, 32;
T_134.0 ;
    %load/vec4 v0x563d31029c90_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_134.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x563d31029c90_0;
    %store/vec4a v0x563d31029d70, 4, 0;
    %load/vec4 v0x563d31029c90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563d31029c90_0, 0, 32;
    %jmp T_134.0;
T_134.1 ;
    %end;
    .thread T_134;
    .scope S_0x563d31029750;
T_135 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102a110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %load/vec4 v0x563d3102a1b0_0;
    %load/vec4 v0x563d3102a030_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563d31029d70, 0, 4;
T_135.0 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x563d31029750;
T_136 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31029f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %load/vec4 v0x563d31029e40_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x563d31029d70, 4;
    %assign/vec4 v0x563d3102a290_0, 0;
T_136.0 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x563d31029220;
T_137 ;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x563d3102a6f0_0, 0, 32;
    %end;
    .thread T_137;
    .scope S_0x563d31029220;
T_138 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102a630_0;
    %assign/vec4 v0x563d3102a6f0_0, 0;
    %jmp T_138;
    .thread T_138;
    .scope S_0x563d31029220;
T_139 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x563d3102b3b0_0, 0, 7;
    %end;
    .thread T_139;
    .scope S_0x563d31029220;
T_140 ;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x563d3102af90_0, 0, 7;
    %end;
    .thread T_140;
    .scope S_0x563d31029220;
T_141 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d3102b3b0_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x563d3102ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.2, 8;
    %load/vec4 v0x563d3102b3b0_0;
    %pad/u 32;
    %load/vec4 v0x563d3102a6f0_0;
    %cmp/e;
    %jmp/0xz  T_141.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d3102b3b0_0, 0;
    %jmp T_141.5;
T_141.4 ;
    %load/vec4 v0x563d3102b3b0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d3102b3b0_0, 0;
T_141.5 ;
    %jmp T_141.3;
T_141.2 ;
    %load/vec4 v0x563d3102b3b0_0;
    %assign/vec4 v0x563d3102b3b0_0, 0;
T_141.3 ;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x563d31029220;
T_142 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v0x563d3102af90_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x563d3102ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.2, 8;
    %load/vec4 v0x563d3102af90_0;
    %pad/u 32;
    %load/vec4 v0x563d3102a6f0_0;
    %cmp/e;
    %jmp/0xz  T_142.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d3102af90_0, 0;
    %jmp T_142.5;
T_142.4 ;
    %load/vec4 v0x563d3102af90_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d3102af90_0, 0;
T_142.5 ;
    %jmp T_142.3;
T_142.2 ;
    %load/vec4 v0x563d3102af90_0;
    %assign/vec4 v0x563d3102af90_0, 0;
T_142.3 ;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x563d31029220;
T_143 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3102a550_0, 0, 9;
    %end;
    .thread T_143;
    .scope S_0x563d31029220;
T_144 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d3102b120_0, 0, 1;
    %end;
    .thread T_144;
    .scope S_0x563d31029220;
T_145 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d3102b1e0_0, 0, 1;
    %end;
    .thread T_145;
    .scope S_0x563d31029220;
T_146 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3102a960_0, 0, 8;
    %end;
    .thread T_146;
    .scope S_0x563d31029220;
T_147 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3102aa20_0, 0, 8;
    %end;
    .thread T_147;
    .scope S_0x563d31029220;
T_148 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3102add0_0, 0, 8;
    %end;
    .thread T_148;
    .scope S_0x563d31029220;
T_149 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d3102aeb0_0, 0, 8;
    %end;
    .thread T_149;
    .scope S_0x563d31029220;
T_150 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102ab00_0;
    %assign/vec4 v0x563d3102b120_0, 0;
    %load/vec4 v0x563d3102b120_0;
    %assign/vec4 v0x563d3102b1e0_0, 0;
    %load/vec4 v0x563d3102a890_0;
    %assign/vec4 v0x563d3102a960_0, 0;
    %load/vec4 v0x563d3102a960_0;
    %assign/vec4 v0x563d3102aa20_0, 0;
    %load/vec4 v0x563d3102b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %load/vec4 v0x563d3102a7d0_0;
    %assign/vec4 v0x563d3102add0_0, 0;
    %load/vec4 v0x563d3102add0_0;
    %assign/vec4 v0x563d3102aeb0_0, 0;
    %load/vec4 v0x563d3102aa20_0;
    %pad/s 9;
    %load/vec4 v0x563d3102aeb0_0;
    %pad/s 9;
    %sub;
    %assign/vec4 v0x563d3102a550_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x563d3102a550_0;
    %assign/vec4 v0x563d3102a550_0, 0;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x563d31036cd0;
T_151 ;
    %vpi_call 9 40 "$readmemh", P_0x563d31036290, v0x563d31036ed0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000001111111 {0 0 0};
    %end;
    .thread T_151;
    .scope S_0x563d31036110;
T_152 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31037910_0, 0, 32;
    %end;
    .thread T_152;
    .scope S_0x563d31036110;
T_153 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d310379f0_0, 0, 32;
    %end;
    .thread T_153;
    .scope S_0x563d31036110;
T_154 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31037790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %load/vec4 v0x563d31037dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %load/vec4 v0x563d31037350_0;
    %load/vec4 v0x563d31036f70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563d31036ed0, 0, 4;
    %jmp T_154.3;
T_154.2 ;
    %load/vec4 v0x563d31036f70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x563d31036ed0, 4;
    %assign/vec4 v0x563d31037910_0, 0;
T_154.3 ;
T_154.0 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x563d31036110;
T_155 ;
    %wait E_0x563d30ec5b50;
    %load/vec4 v0x563d31037850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %load/vec4 v0x563d31037e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x563d31037430_0;
    %load/vec4 v0x563d31037050_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563d31036ed0, 0, 4;
    %jmp T_155.3;
T_155.2 ;
    %load/vec4 v0x563d31037050_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x563d31036ed0, 4;
    %assign/vec4 v0x563d310379f0_0, 0;
T_155.3 ;
T_155.0 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x563d310313b0;
T_156 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31031a30_0, 0, 9;
    %end;
    .thread T_156;
    .scope S_0x563d310313b0;
T_157 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31031b20_0, 0, 9;
    %end;
    .thread T_157;
    .scope S_0x563d310313b0;
T_158 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31031d30_0, 0, 16;
    %end;
    .thread T_158;
    .scope S_0x563d310313b0;
T_159 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31031e10_0, 0, 16;
    %end;
    .thread T_159;
    .scope S_0x563d310313b0;
T_160 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d31032050_0, 0, 25;
    %end;
    .thread T_160;
    .scope S_0x563d310313b0;
T_161 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d31032130_0, 0, 25;
    %end;
    .thread T_161;
    .scope S_0x563d310313b0;
T_162 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d310322d0_0, 0, 4;
    %end;
    .thread T_162;
    .scope S_0x563d310313b0;
T_163 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310323b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d31031a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d31031d30_0, 0;
    %jmp T_163.1;
T_163.0 ;
    %load/vec4 v0x563d310322d0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d310322d0_0, 4, 5;
    %load/vec4 v0x563d310322d0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d310322d0_0, 4, 5;
    %load/vec4 v0x563d310322d0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d310322d0_0, 4, 5;
    %load/vec4 v0x563d31031ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_163.2, 8;
    %load/vec4 v0x563d31031950_0;
    %assign/vec4 v0x563d31031a30_0, 0;
    %load/vec4 v0x563d31031c00_0;
    %assign/vec4 v0x563d31031d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d310322d0_0, 4, 5;
    %jmp T_163.3;
T_163.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d310322d0_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d31031a30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d31031d30_0, 0;
T_163.3 ;
T_163.1 ;
    %jmp T_163;
    .thread T_163;
    .scope S_0x563d310313b0;
T_164 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310323b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d31031b20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d31031e10_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d31032050_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d31032130_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x563d31031a30_0;
    %assign/vec4 v0x563d31031b20_0, 0;
    %load/vec4 v0x563d31031d30_0;
    %assign/vec4 v0x563d31031e10_0, 0;
    %load/vec4 v0x563d31031b20_0;
    %pad/s 25;
    %load/vec4 v0x563d31031e10_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x563d31032050_0, 0;
    %load/vec4 v0x563d31032050_0;
    %assign/vec4 v0x563d31032130_0, 0;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x563d31030150;
T_165 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31030810_0, 0, 9;
    %end;
    .thread T_165;
    .scope S_0x563d31030150;
T_166 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31030900_0, 0, 9;
    %end;
    .thread T_166;
    .scope S_0x563d31030150;
T_167 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31030b10_0, 0, 16;
    %end;
    .thread T_167;
    .scope S_0x563d31030150;
T_168 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31030bf0_0, 0, 16;
    %end;
    .thread T_168;
    .scope S_0x563d31030150;
T_169 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d31030e70_0, 0, 25;
    %end;
    .thread T_169;
    .scope S_0x563d31030150;
T_170 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d31030f50_0, 0, 25;
    %end;
    .thread T_170;
    .scope S_0x563d31030150;
T_171 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d310310f0_0, 0, 4;
    %end;
    .thread T_171;
    .scope S_0x563d31030150;
T_172 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310311d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d31030810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d31030b10_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x563d310310f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d310310f0_0, 4, 5;
    %load/vec4 v0x563d310310f0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d310310f0_0, 4, 5;
    %load/vec4 v0x563d310310f0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d310310f0_0, 4, 5;
    %load/vec4 v0x563d31030cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.2, 8;
    %load/vec4 v0x563d31030730_0;
    %assign/vec4 v0x563d31030810_0, 0;
    %load/vec4 v0x563d310309e0_0;
    %assign/vec4 v0x563d31030b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d310310f0_0, 4, 5;
    %jmp T_172.3;
T_172.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d310310f0_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d31030810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d31030b10_0, 0;
T_172.3 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x563d31030150;
T_173 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310311d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d31030900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d31030bf0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d31030e70_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d31030f50_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x563d31030810_0;
    %assign/vec4 v0x563d31030900_0, 0;
    %load/vec4 v0x563d31030b10_0;
    %assign/vec4 v0x563d31030bf0_0, 0;
    %load/vec4 v0x563d31030900_0;
    %pad/s 25;
    %load/vec4 v0x563d31030bf0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x563d31030e70_0, 0;
    %load/vec4 v0x563d31030e70_0;
    %assign/vec4 v0x563d31030f50_0, 0;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x563d3102dd60;
T_174 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3102e3d0_0, 0, 9;
    %end;
    .thread T_174;
    .scope S_0x563d3102dd60;
T_175 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3102e4c0_0, 0, 9;
    %end;
    .thread T_175;
    .scope S_0x563d3102dd60;
T_176 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3102e6d0_0, 0, 16;
    %end;
    .thread T_176;
    .scope S_0x563d3102dd60;
T_177 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3102e7b0_0, 0, 16;
    %end;
    .thread T_177;
    .scope S_0x563d3102dd60;
T_178 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d3102ea30_0, 0, 25;
    %end;
    .thread T_178;
    .scope S_0x563d3102dd60;
T_179 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d3102eb10_0, 0, 25;
    %end;
    .thread T_179;
    .scope S_0x563d3102dd60;
T_180 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d3102ecb0_0, 0, 4;
    %end;
    .thread T_180;
    .scope S_0x563d3102dd60;
T_181 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3102e3d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3102e6d0_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x563d3102ecb0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3102ecb0_0, 4, 5;
    %load/vec4 v0x563d3102ecb0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3102ecb0_0, 4, 5;
    %load/vec4 v0x563d3102ecb0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3102ecb0_0, 4, 5;
    %load/vec4 v0x563d3102e890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v0x563d3102e2f0_0;
    %assign/vec4 v0x563d3102e3d0_0, 0;
    %load/vec4 v0x563d3102e5a0_0;
    %assign/vec4 v0x563d3102e6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3102ecb0_0, 4, 5;
    %jmp T_181.3;
T_181.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3102ecb0_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3102e3d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3102e6d0_0, 0;
T_181.3 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x563d3102dd60;
T_182 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3102e4c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3102e7b0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d3102ea30_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d3102eb10_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x563d3102e3d0_0;
    %assign/vec4 v0x563d3102e4c0_0, 0;
    %load/vec4 v0x563d3102e6d0_0;
    %assign/vec4 v0x563d3102e7b0_0, 0;
    %load/vec4 v0x563d3102e4c0_0;
    %pad/s 25;
    %load/vec4 v0x563d3102e7b0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x563d3102ea30_0, 0;
    %load/vec4 v0x563d3102ea30_0;
    %assign/vec4 v0x563d3102eb10_0, 0;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x563d3102ef70;
T_183 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3102f5f0_0, 0, 9;
    %end;
    .thread T_183;
    .scope S_0x563d3102ef70;
T_184 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d3102f6e0_0, 0, 9;
    %end;
    .thread T_184;
    .scope S_0x563d3102ef70;
T_185 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3102f8f0_0, 0, 16;
    %end;
    .thread T_185;
    .scope S_0x563d3102ef70;
T_186 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3102f9d0_0, 0, 16;
    %end;
    .thread T_186;
    .scope S_0x563d3102ef70;
T_187 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d3102fc10_0, 0, 25;
    %end;
    .thread T_187;
    .scope S_0x563d3102ef70;
T_188 ;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0x563d3102fcf0_0, 0, 25;
    %end;
    .thread T_188;
    .scope S_0x563d3102ef70;
T_189 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d3102fe90_0, 0, 4;
    %end;
    .thread T_189;
    .scope S_0x563d3102ef70;
T_190 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102ff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3102f5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3102f8f0_0, 0;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x563d3102fe90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3102fe90_0, 4, 5;
    %load/vec4 v0x563d3102fe90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3102fe90_0, 4, 5;
    %load/vec4 v0x563d3102fe90_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3102fe90_0, 4, 5;
    %load/vec4 v0x563d3102fab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.2, 8;
    %load/vec4 v0x563d3102f510_0;
    %assign/vec4 v0x563d3102f5f0_0, 0;
    %load/vec4 v0x563d3102f7c0_0;
    %assign/vec4 v0x563d3102f8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3102fe90_0, 4, 5;
    %jmp T_190.3;
T_190.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3102fe90_0, 4, 5;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3102f5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3102f8f0_0, 0;
T_190.3 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x563d3102ef70;
T_191 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3102ff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563d3102f6e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x563d3102f9d0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d3102fc10_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x563d3102fcf0_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x563d3102f5f0_0;
    %assign/vec4 v0x563d3102f6e0_0, 0;
    %load/vec4 v0x563d3102f8f0_0;
    %assign/vec4 v0x563d3102f9d0_0, 0;
    %load/vec4 v0x563d3102f6e0_0;
    %pad/s 25;
    %load/vec4 v0x563d3102f9d0_0;
    %pad/s 25;
    %mul;
    %assign/vec4 v0x563d3102fc10_0, 0;
    %load/vec4 v0x563d3102fc10_0;
    %assign/vec4 v0x563d3102fcf0_0, 0;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x563d3102d980;
T_192 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d310329b0_0, 0, 9;
    %end;
    .thread T_192;
    .scope S_0x563d3102d980;
T_193 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31032a80_0, 0, 9;
    %end;
    .thread T_193;
    .scope S_0x563d3102d980;
T_194 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31032740_0, 0, 9;
    %end;
    .thread T_194;
    .scope S_0x563d3102d980;
T_195 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31032840_0, 0, 9;
    %end;
    .thread T_195;
    .scope S_0x563d3102d980;
T_196 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31032f00_0, 0, 16;
    %end;
    .thread T_196;
    .scope S_0x563d3102d980;
T_197 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31032ff0_0, 0, 16;
    %end;
    .thread T_197;
    .scope S_0x563d3102d980;
T_198 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31032bf0_0, 0, 16;
    %end;
    .thread T_198;
    .scope S_0x563d3102d980;
T_199 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31032d70_0, 0, 16;
    %end;
    .thread T_199;
    .scope S_0x563d3102d980;
T_200 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31033b80_0, 0, 1;
    %end;
    .thread T_200;
    .scope S_0x563d3102d980;
T_201 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31033c20_0, 0, 1;
    %end;
    .thread T_201;
    .scope S_0x563d3102d980;
T_202 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310330c0_0;
    %assign/vec4 v0x563d31033b80_0, 0;
    %load/vec4 v0x563d310330c0_0;
    %assign/vec4 v0x563d31033c20_0, 0;
    %load/vec4 v0x563d31032910_0;
    %assign/vec4 v0x563d310329b0_0, 0;
    %load/vec4 v0x563d31032910_0;
    %assign/vec4 v0x563d31032a80_0, 0;
    %load/vec4 v0x563d31032650_0;
    %assign/vec4 v0x563d31032740_0, 0;
    %load/vec4 v0x563d31032650_0;
    %assign/vec4 v0x563d31032840_0, 0;
    %load/vec4 v0x563d31032e40_0;
    %assign/vec4 v0x563d31032f00_0, 0;
    %load/vec4 v0x563d31032e40_0;
    %assign/vec4 v0x563d31032ff0_0, 0;
    %load/vec4 v0x563d31032b50_0;
    %assign/vec4 v0x563d31032bf0_0, 0;
    %load/vec4 v0x563d31032b50_0;
    %assign/vec4 v0x563d31032d70_0, 0;
    %jmp T_202;
    .thread T_202;
    .scope S_0x563d3102d980;
T_203 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x563d310339d0_0, 0, 26;
    %end;
    .thread T_203;
    .scope S_0x563d3102d980;
T_204 ;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x563d31033910_0, 0, 26;
    %end;
    .thread T_204;
    .scope S_0x563d3102d980;
T_205 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d310334f0_0, 0, 1;
    %end;
    .thread T_205;
    .scope S_0x563d3102d980;
T_206 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31033ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_206.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d310334f0_0, 0;
    %load/vec4 v0x563d310335b0_0;
    %pad/s 26;
    %load/vec4 v0x563d31033770_0;
    %pad/s 26;
    %sub;
    %assign/vec4 v0x563d310339d0_0, 0;
    %load/vec4 v0x563d310336a0_0;
    %pad/s 26;
    %load/vec4 v0x563d31033840_0;
    %pad/s 26;
    %add;
    %assign/vec4 v0x563d31033910_0, 0;
    %jmp T_206.1;
T_206.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d310334f0_0, 0;
T_206.1 ;
    %jmp T_206;
    .thread T_206;
    .scope S_0x563d310355a0;
T_207 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31035a60_0;
    %parti/s 1, 32, 7;
    %replicate 4;
    %load/vec4 v0x563d31035a60_0;
    %parti/s 12, 21, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563d31035e10_0, 0;
    %jmp T_207;
    .thread T_207;
    .scope S_0x563d31035790;
T_208 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31035a60_0;
    %parti/s 16, 5, 4;
    %assign/vec4 v0x563d31035d30_0, 0;
    %jmp T_208;
    .thread T_208;
    .scope S_0x563d31034f50;
T_209 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31035e10_0, 0, 16;
    %end;
    .thread T_209;
    .scope S_0x563d31034f50;
T_210 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563d31035980_0, 0, 3;
    %end;
    .thread T_210;
    .scope S_0x563d31034f50;
T_211 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31035d30_0, 0, 16;
    %end;
    .thread T_211;
    .scope S_0x563d31034f50;
T_212 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31035fb0_0, 0, 1;
    %end;
    .thread T_212;
    .scope S_0x563d31034f50;
T_213 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31035b50_0;
    %assign/vec4 v0x563d31035fb0_0, 0;
    %jmp T_213;
    .thread T_213;
    .scope S_0x563d310343d0;
T_214 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31034890_0;
    %parti/s 1, 32, 7;
    %replicate 4;
    %load/vec4 v0x563d31034890_0;
    %parti/s 12, 21, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563d31034c50_0, 0;
    %jmp T_214;
    .thread T_214;
    .scope S_0x563d310345c0;
T_215 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31034890_0;
    %parti/s 16, 5, 4;
    %assign/vec4 v0x563d31034b70_0, 0;
    %jmp T_215;
    .thread T_215;
    .scope S_0x563d31033e60;
T_216 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31034c50_0, 0, 16;
    %end;
    .thread T_216;
    .scope S_0x563d31033e60;
T_217 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563d310347b0_0, 0, 3;
    %end;
    .thread T_217;
    .scope S_0x563d31033e60;
T_218 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31034b70_0, 0, 16;
    %end;
    .thread T_218;
    .scope S_0x563d31033e60;
T_219 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31034df0_0, 0, 1;
    %end;
    .thread T_219;
    .scope S_0x563d31033e60;
T_220 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31034980_0;
    %assign/vec4 v0x563d31034df0_0, 0;
    %jmp T_220;
    .thread T_220;
    .scope S_0x563d310285f0;
T_221 ;
    %pushi/vec4 127, 0, 32;
    %store/vec4 v0x563d31038e60_0, 0, 32;
    %end;
    .thread T_221;
    .scope S_0x563d310285f0;
T_222 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31038dc0_0;
    %assign/vec4 v0x563d31038e60_0, 0;
    %jmp T_222;
    .thread T_222;
    .scope S_0x563d310285f0;
T_223 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x563d31039a20_0, 0, 7;
    %end;
    .thread T_223;
    .scope S_0x563d310285f0;
T_224 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31039c60_0, 0, 1;
    %end;
    .thread T_224;
    .scope S_0x563d310285f0;
T_225 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31038c40_0, 0, 9;
    %end;
    .thread T_225;
    .scope S_0x563d310285f0;
T_226 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563d31038aa0_0, 0, 9;
    %end;
    .thread T_226;
    .scope S_0x563d310285f0;
T_227 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31038b80_0;
    %assign/vec4 v0x563d31038c40_0, 0;
    %load/vec4 v0x563d310389b0_0;
    %assign/vec4 v0x563d31038aa0_0, 0;
    %load/vec4 v0x563d31038d20_0;
    %assign/vec4 v0x563d31039c60_0, 0;
    %load/vec4 v0x563d31039930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_227.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d31039a20_0, 0;
    %jmp T_227.1;
T_227.0 ;
    %load/vec4 v0x563d31038d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_227.2, 8;
    %load/vec4 v0x563d31039a20_0;
    %pad/u 32;
    %load/vec4 v0x563d31038e60_0;
    %cmp/e;
    %jmp/0xz  T_227.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d31039a20_0, 0;
    %jmp T_227.5;
T_227.4 ;
    %load/vec4 v0x563d31039a20_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d31039a20_0, 0;
T_227.5 ;
    %jmp T_227.3;
T_227.2 ;
    %load/vec4 v0x563d31039a20_0;
    %assign/vec4 v0x563d31039a20_0, 0;
T_227.3 ;
T_227.1 ;
    %jmp T_227;
    .thread T_227;
    .scope S_0x563d310285f0;
T_228 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x563d310395c0_0, 0, 33;
    %end;
    .thread T_228;
    .scope S_0x563d310285f0;
T_229 ;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x563d31039520_0, 0, 33;
    %end;
    .thread T_229;
    .scope S_0x563d310285f0;
T_230 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31039660_0, 0, 1;
    %end;
    .thread T_230;
    .scope S_0x563d310285f0;
T_231 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31039930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_231.0, 8;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x563d310395c0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x563d31039520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d31039660_0, 0;
    %jmp T_231.1;
T_231.0 ;
    %load/vec4 v0x563d31039890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_231.2, 8;
    %load/vec4 v0x563d310395c0_0;
    %load/vec4 v0x563d310397f0_0;
    %pad/s 33;
    %add;
    %assign/vec4 v0x563d310395c0_0, 0;
    %load/vec4 v0x563d31039520_0;
    %load/vec4 v0x563d31039750_0;
    %pad/s 33;
    %add;
    %assign/vec4 v0x563d31039520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d31039660_0, 0;
    %jmp T_231.3;
T_231.2 ;
    %load/vec4 v0x563d310395c0_0;
    %assign/vec4 v0x563d310395c0_0, 0;
    %load/vec4 v0x563d31039520_0;
    %assign/vec4 v0x563d31039520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d31039660_0, 0;
T_231.3 ;
T_231.1 ;
    %jmp T_231;
    .thread T_231;
    .scope S_0x563d31014610;
T_232 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31014c90_0, 0, 32;
    %end;
    .thread T_232;
    .scope S_0x563d31014610;
T_233 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31014d80_0, 0, 32;
    %end;
    .thread T_233;
    .scope S_0x563d31014610;
T_234 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31014f90_0, 0, 32;
    %end;
    .thread T_234;
    .scope S_0x563d31014610;
T_235 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31015070_0, 0, 32;
    %end;
    .thread T_235;
    .scope S_0x563d31014610;
T_236 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d310152b0_0, 0, 64;
    %end;
    .thread T_236;
    .scope S_0x563d31014610;
T_237 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d31015390_0, 0, 64;
    %end;
    .thread T_237;
    .scope S_0x563d31014610;
T_238 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d31015530_0, 0, 4;
    %end;
    .thread T_238;
    .scope S_0x563d31014610;
T_239 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31015610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31014c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31014f90_0, 0;
    %jmp T_239.1;
T_239.0 ;
    %load/vec4 v0x563d31015530_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31015530_0, 4, 5;
    %load/vec4 v0x563d31015530_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31015530_0, 4, 5;
    %load/vec4 v0x563d31015530_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31015530_0, 4, 5;
    %load/vec4 v0x563d31015150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.2, 8;
    %load/vec4 v0x563d31014bb0_0;
    %assign/vec4 v0x563d31014c90_0, 0;
    %load/vec4 v0x563d31014e60_0;
    %assign/vec4 v0x563d31014f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31015530_0, 4, 5;
    %jmp T_239.3;
T_239.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31015530_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31014c90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31014f90_0, 0;
T_239.3 ;
T_239.1 ;
    %jmp T_239;
    .thread T_239;
    .scope S_0x563d31014610;
T_240 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31015610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_240.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31014d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31015070_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d310152b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d31015390_0, 0;
    %jmp T_240.1;
T_240.0 ;
    %load/vec4 v0x563d31014c90_0;
    %assign/vec4 v0x563d31014d80_0, 0;
    %load/vec4 v0x563d31014f90_0;
    %assign/vec4 v0x563d31015070_0, 0;
    %load/vec4 v0x563d31014d80_0;
    %pad/s 64;
    %load/vec4 v0x563d31015070_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x563d310152b0_0, 0;
    %load/vec4 v0x563d310152b0_0;
    %assign/vec4 v0x563d31015390_0, 0;
T_240.1 ;
    %jmp T_240;
    .thread T_240;
    .scope S_0x563d310133b0;
T_241 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31013a70_0, 0, 32;
    %end;
    .thread T_241;
    .scope S_0x563d310133b0;
T_242 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31013b60_0, 0, 32;
    %end;
    .thread T_242;
    .scope S_0x563d310133b0;
T_243 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31013d20_0, 0, 32;
    %end;
    .thread T_243;
    .scope S_0x563d310133b0;
T_244 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31013e00_0, 0, 32;
    %end;
    .thread T_244;
    .scope S_0x563d310133b0;
T_245 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d31014110_0, 0, 64;
    %end;
    .thread T_245;
    .scope S_0x563d310133b0;
T_246 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d310141f0_0, 0, 64;
    %end;
    .thread T_246;
    .scope S_0x563d310133b0;
T_247 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d31014390_0, 0, 4;
    %end;
    .thread T_247;
    .scope S_0x563d310133b0;
T_248 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31014470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31013a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31013d20_0, 0;
    %jmp T_248.1;
T_248.0 ;
    %load/vec4 v0x563d31014390_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31014390_0, 4, 5;
    %load/vec4 v0x563d31014390_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31014390_0, 4, 5;
    %load/vec4 v0x563d31014390_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31014390_0, 4, 5;
    %load/vec4 v0x563d31013ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.2, 8;
    %load/vec4 v0x563d31013990_0;
    %assign/vec4 v0x563d31013a70_0, 0;
    %load/vec4 v0x563d31013c40_0;
    %assign/vec4 v0x563d31013d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31014390_0, 4, 5;
    %jmp T_248.3;
T_248.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31014390_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31013a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31013d20_0, 0;
T_248.3 ;
T_248.1 ;
    %jmp T_248;
    .thread T_248;
    .scope S_0x563d310133b0;
T_249 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31014470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_249.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31013b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31013e00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d31014110_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d310141f0_0, 0;
    %jmp T_249.1;
T_249.0 ;
    %load/vec4 v0x563d31013a70_0;
    %assign/vec4 v0x563d31013b60_0, 0;
    %load/vec4 v0x563d31013d20_0;
    %assign/vec4 v0x563d31013e00_0, 0;
    %load/vec4 v0x563d31013b60_0;
    %pad/s 64;
    %load/vec4 v0x563d31013e00_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x563d31014110_0, 0;
    %load/vec4 v0x563d31014110_0;
    %assign/vec4 v0x563d310141f0_0, 0;
T_249.1 ;
    %jmp T_249;
    .thread T_249;
    .scope S_0x563d31011020;
T_250 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d310116e0_0, 0, 32;
    %end;
    .thread T_250;
    .scope S_0x563d31011020;
T_251 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d310117a0_0, 0, 32;
    %end;
    .thread T_251;
    .scope S_0x563d31011020;
T_252 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d310119b0_0, 0, 32;
    %end;
    .thread T_252;
    .scope S_0x563d31011020;
T_253 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31011a90_0, 0, 32;
    %end;
    .thread T_253;
    .scope S_0x563d31011020;
T_254 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d31011d10_0, 0, 64;
    %end;
    .thread T_254;
    .scope S_0x563d31011020;
T_255 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d31011df0_0, 0, 64;
    %end;
    .thread T_255;
    .scope S_0x563d31011020;
T_256 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d31011f90_0, 0, 4;
    %end;
    .thread T_256;
    .scope S_0x563d31011020;
T_257 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31012070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d310116e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d310119b0_0, 0;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v0x563d31011f90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31011f90_0, 4, 5;
    %load/vec4 v0x563d31011f90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31011f90_0, 4, 5;
    %load/vec4 v0x563d31011f90_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31011f90_0, 4, 5;
    %load/vec4 v0x563d31011b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.2, 8;
    %load/vec4 v0x563d31011600_0;
    %assign/vec4 v0x563d310116e0_0, 0;
    %load/vec4 v0x563d31011880_0;
    %assign/vec4 v0x563d310119b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31011f90_0, 4, 5;
    %jmp T_257.3;
T_257.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31011f90_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d310116e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d310119b0_0, 0;
T_257.3 ;
T_257.1 ;
    %jmp T_257;
    .thread T_257;
    .scope S_0x563d31011020;
T_258 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31012070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d310117a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31011a90_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d31011d10_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d31011df0_0, 0;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v0x563d310116e0_0;
    %assign/vec4 v0x563d310117a0_0, 0;
    %load/vec4 v0x563d310119b0_0;
    %assign/vec4 v0x563d31011a90_0, 0;
    %load/vec4 v0x563d310117a0_0;
    %pad/s 64;
    %load/vec4 v0x563d31011a90_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x563d31011d10_0, 0;
    %load/vec4 v0x563d31011d10_0;
    %assign/vec4 v0x563d31011df0_0, 0;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_0x563d31012210;
T_259 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31012890_0, 0, 32;
    %end;
    .thread T_259;
    .scope S_0x563d31012210;
T_260 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31012980_0, 0, 32;
    %end;
    .thread T_260;
    .scope S_0x563d31012210;
T_261 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31012b90_0, 0, 32;
    %end;
    .thread T_261;
    .scope S_0x563d31012210;
T_262 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31012c70_0, 0, 32;
    %end;
    .thread T_262;
    .scope S_0x563d31012210;
T_263 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d31012eb0_0, 0, 64;
    %end;
    .thread T_263;
    .scope S_0x563d31012210;
T_264 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d31012f90_0, 0, 64;
    %end;
    .thread T_264;
    .scope S_0x563d31012210;
T_265 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d31013130_0, 0, 4;
    %end;
    .thread T_265;
    .scope S_0x563d31012210;
T_266 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31013210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31012890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31012b90_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v0x563d31013130_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31013130_0, 4, 5;
    %load/vec4 v0x563d31013130_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31013130_0, 4, 5;
    %load/vec4 v0x563d31013130_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31013130_0, 4, 5;
    %load/vec4 v0x563d31012d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.2, 8;
    %load/vec4 v0x563d310127b0_0;
    %assign/vec4 v0x563d31012890_0, 0;
    %load/vec4 v0x563d31012a60_0;
    %assign/vec4 v0x563d31012b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31013130_0, 4, 5;
    %jmp T_266.3;
T_266.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d31013130_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31012890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31012b90_0, 0;
T_266.3 ;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
    .scope S_0x563d31012210;
T_267 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31013210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31012980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31012c70_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d31012eb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d31012f90_0, 0;
    %jmp T_267.1;
T_267.0 ;
    %load/vec4 v0x563d31012890_0;
    %assign/vec4 v0x563d31012980_0, 0;
    %load/vec4 v0x563d31012b90_0;
    %assign/vec4 v0x563d31012c70_0, 0;
    %load/vec4 v0x563d31012980_0;
    %pad/s 64;
    %load/vec4 v0x563d31012c70_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x563d31012eb0_0, 0;
    %load/vec4 v0x563d31012eb0_0;
    %assign/vec4 v0x563d31012f90_0, 0;
T_267.1 ;
    %jmp T_267;
    .thread T_267;
    .scope S_0x563d31010b50;
T_268 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31015be0_0, 0, 32;
    %end;
    .thread T_268;
    .scope S_0x563d31010b50;
T_269 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31015ca0_0, 0, 32;
    %end;
    .thread T_269;
    .scope S_0x563d31010b50;
T_270 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31015950_0, 0, 32;
    %end;
    .thread T_270;
    .scope S_0x563d31010b50;
T_271 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31015a50_0, 0, 32;
    %end;
    .thread T_271;
    .scope S_0x563d31010b50;
T_272 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31016140_0, 0, 32;
    %end;
    .thread T_272;
    .scope S_0x563d31010b50;
T_273 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31016230_0, 0, 32;
    %end;
    .thread T_273;
    .scope S_0x563d31010b50;
T_274 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31015e30_0, 0, 32;
    %end;
    .thread T_274;
    .scope S_0x563d31010b50;
T_275 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31015fb0_0, 0, 32;
    %end;
    .thread T_275;
    .scope S_0x563d31010b50;
T_276 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31016c40_0, 0, 1;
    %end;
    .thread T_276;
    .scope S_0x563d31010b50;
T_277 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31016d30_0, 0, 1;
    %end;
    .thread T_277;
    .scope S_0x563d31010b50;
T_278 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31016300_0;
    %assign/vec4 v0x563d31016c40_0, 0;
    %load/vec4 v0x563d31016300_0;
    %assign/vec4 v0x563d31016d30_0, 0;
    %load/vec4 v0x563d31015b20_0;
    %assign/vec4 v0x563d31015be0_0, 0;
    %load/vec4 v0x563d31015b20_0;
    %assign/vec4 v0x563d31015ca0_0, 0;
    %load/vec4 v0x563d31015870_0;
    %assign/vec4 v0x563d31015950_0, 0;
    %load/vec4 v0x563d31015870_0;
    %assign/vec4 v0x563d31015a50_0, 0;
    %load/vec4 v0x563d31016080_0;
    %assign/vec4 v0x563d31016140_0, 0;
    %load/vec4 v0x563d31016080_0;
    %assign/vec4 v0x563d31016230_0, 0;
    %load/vec4 v0x563d31015d70_0;
    %assign/vec4 v0x563d31015e30_0, 0;
    %load/vec4 v0x563d31015d70_0;
    %assign/vec4 v0x563d31015fb0_0, 0;
    %jmp T_278;
    .thread T_278;
    .scope S_0x563d31010b50;
T_279 ;
    %pushi/vec4 0, 0, 65;
    %store/vec4 v0x563d31016a90_0, 0, 65;
    %end;
    .thread T_279;
    .scope S_0x563d31010b50;
T_280 ;
    %pushi/vec4 0, 0, 65;
    %store/vec4 v0x563d310169d0_0, 0, 65;
    %end;
    .thread T_280;
    .scope S_0x563d31010b50;
T_281 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31016600_0, 0, 1;
    %end;
    .thread T_281;
    .scope S_0x563d31010b50;
T_282 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31016b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_282.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d31016600_0, 0;
    %load/vec4 v0x563d310166a0_0;
    %pad/s 65;
    %load/vec4 v0x563d31016830_0;
    %pad/s 65;
    %sub;
    %assign/vec4 v0x563d31016a90_0, 0;
    %load/vec4 v0x563d31016760_0;
    %pad/s 65;
    %load/vec4 v0x563d31016900_0;
    %pad/s 65;
    %add;
    %assign/vec4 v0x563d310169d0_0, 0;
    %jmp T_282.1;
T_282.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d31016600_0, 0;
T_282.1 ;
    %jmp T_282;
    .thread T_282;
    .scope S_0x563d3103b460;
T_283 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103bb10_0, 0, 32;
    %end;
    .thread T_283;
    .scope S_0x563d3103b460;
T_284 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103bc00_0, 0, 32;
    %end;
    .thread T_284;
    .scope S_0x563d3103b460;
T_285 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103bdf0_0, 0, 32;
    %end;
    .thread T_285;
    .scope S_0x563d3103b460;
T_286 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103beb0_0, 0, 32;
    %end;
    .thread T_286;
    .scope S_0x563d3103b460;
T_287 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d3103c120_0, 0, 64;
    %end;
    .thread T_287;
    .scope S_0x563d3103b460;
T_288 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d3103c200_0, 0, 64;
    %end;
    .thread T_288;
    .scope S_0x563d3103b460;
T_289 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d3103c3a0_0, 0, 4;
    %end;
    .thread T_289;
    .scope S_0x563d3103b460;
T_290 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_290.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103bb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103bdf0_0, 0;
    %jmp T_290.1;
T_290.0 ;
    %load/vec4 v0x563d3103c3a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103c3a0_0, 4, 5;
    %load/vec4 v0x563d3103c3a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103c3a0_0, 4, 5;
    %load/vec4 v0x563d3103c3a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103c3a0_0, 4, 5;
    %load/vec4 v0x563d3103bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_290.2, 8;
    %load/vec4 v0x563d3103ba30_0;
    %assign/vec4 v0x563d3103bb10_0, 0;
    %load/vec4 v0x563d3103bce0_0;
    %assign/vec4 v0x563d3103bdf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103c3a0_0, 4, 5;
    %jmp T_290.3;
T_290.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103c3a0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103bb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103bdf0_0, 0;
T_290.3 ;
T_290.1 ;
    %jmp T_290;
    .thread T_290;
    .scope S_0x563d3103b460;
T_291 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_291.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103bc00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103beb0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d3103c120_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d3103c200_0, 0;
    %jmp T_291.1;
T_291.0 ;
    %load/vec4 v0x563d3103bb10_0;
    %assign/vec4 v0x563d3103bc00_0, 0;
    %load/vec4 v0x563d3103bdf0_0;
    %assign/vec4 v0x563d3103beb0_0, 0;
    %load/vec4 v0x563d3103bc00_0;
    %pad/s 64;
    %load/vec4 v0x563d3103beb0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x563d3103c120_0, 0;
    %load/vec4 v0x563d3103c120_0;
    %assign/vec4 v0x563d3103c200_0, 0;
T_291.1 ;
    %jmp T_291;
    .thread T_291;
    .scope S_0x563d3103a230;
T_292 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103a900_0, 0, 32;
    %end;
    .thread T_292;
    .scope S_0x563d3103a230;
T_293 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103a9f0_0, 0, 32;
    %end;
    .thread T_293;
    .scope S_0x563d3103a230;
T_294 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103abe0_0, 0, 32;
    %end;
    .thread T_294;
    .scope S_0x563d3103a230;
T_295 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103aca0_0, 0, 32;
    %end;
    .thread T_295;
    .scope S_0x563d3103a230;
T_296 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d3103af20_0, 0, 64;
    %end;
    .thread T_296;
    .scope S_0x563d3103a230;
T_297 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d3103b000_0, 0, 64;
    %end;
    .thread T_297;
    .scope S_0x563d3103a230;
T_298 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d3103b1a0_0, 0, 4;
    %end;
    .thread T_298;
    .scope S_0x563d3103a230;
T_299 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_299.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103a900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103abe0_0, 0;
    %jmp T_299.1;
T_299.0 ;
    %load/vec4 v0x563d3103b1a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103b1a0_0, 4, 5;
    %load/vec4 v0x563d3103b1a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103b1a0_0, 4, 5;
    %load/vec4 v0x563d3103b1a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103b1a0_0, 4, 5;
    %load/vec4 v0x563d3103ad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_299.2, 8;
    %load/vec4 v0x563d3103a820_0;
    %assign/vec4 v0x563d3103a900_0, 0;
    %load/vec4 v0x563d3103aad0_0;
    %assign/vec4 v0x563d3103abe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103b1a0_0, 4, 5;
    %jmp T_299.3;
T_299.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103b1a0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103a900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103abe0_0, 0;
T_299.3 ;
T_299.1 ;
    %jmp T_299;
    .thread T_299;
    .scope S_0x563d3103a230;
T_300 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103b280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_300.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103a9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103aca0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d3103af20_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d3103b000_0, 0;
    %jmp T_300.1;
T_300.0 ;
    %load/vec4 v0x563d3103a900_0;
    %assign/vec4 v0x563d3103a9f0_0, 0;
    %load/vec4 v0x563d3103abe0_0;
    %assign/vec4 v0x563d3103aca0_0, 0;
    %load/vec4 v0x563d3103a9f0_0;
    %pad/s 64;
    %load/vec4 v0x563d3103aca0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x563d3103af20_0, 0;
    %load/vec4 v0x563d3103af20_0;
    %assign/vec4 v0x563d3103b000_0, 0;
T_300.1 ;
    %jmp T_300;
    .thread T_300;
    .scope S_0x563d31039ef0;
T_301 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103c980_0, 0, 32;
    %end;
    .thread T_301;
    .scope S_0x563d31039ef0;
T_302 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103c810_0, 0, 32;
    %end;
    .thread T_302;
    .scope S_0x563d31039ef0;
T_303 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d3103cb60_0, 0, 1;
    %end;
    .thread T_303;
    .scope S_0x563d31039ef0;
T_304 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103c8e0_0;
    %assign/vec4 v0x563d3103c980_0, 0;
    %load/vec4 v0x563d3103c720_0;
    %assign/vec4 v0x563d3103c810_0, 0;
    %load/vec4 v0x563d3103cac0_0;
    %assign/vec4 v0x563d3103cb60_0, 0;
    %jmp T_304;
    .thread T_304;
    .scope S_0x563d31039ef0;
T_305 ;
    %pushi/vec4 0, 0, 65;
    %store/vec4 v0x563d3103cfe0_0, 0, 65;
    %end;
    .thread T_305;
    .scope S_0x563d31039ef0;
T_306 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d3103ce60_0, 0, 1;
    %end;
    .thread T_306;
    .scope S_0x563d31039ef0;
T_307 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103cf20_0;
    %pad/u 65;
    %load/vec4 v0x563d3103d140_0;
    %pad/u 65;
    %add;
    %assign/vec4 v0x563d3103cfe0_0, 0;
    %load/vec4 v0x563d3103d0a0_0;
    %assign/vec4 v0x563d3103ce60_0, 0;
    %jmp T_307;
    .thread T_307;
    .scope S_0x563d3103e860;
T_308 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103ef10_0, 0, 32;
    %end;
    .thread T_308;
    .scope S_0x563d3103e860;
T_309 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103f000_0, 0, 32;
    %end;
    .thread T_309;
    .scope S_0x563d3103e860;
T_310 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103f1f0_0, 0, 32;
    %end;
    .thread T_310;
    .scope S_0x563d3103e860;
T_311 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103f2b0_0, 0, 32;
    %end;
    .thread T_311;
    .scope S_0x563d3103e860;
T_312 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d3103f520_0, 0, 64;
    %end;
    .thread T_312;
    .scope S_0x563d3103e860;
T_313 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d3103f600_0, 0, 64;
    %end;
    .thread T_313;
    .scope S_0x563d3103e860;
T_314 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d3103f7a0_0, 0, 4;
    %end;
    .thread T_314;
    .scope S_0x563d3103e860;
T_315 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_315.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103ef10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103f1f0_0, 0;
    %jmp T_315.1;
T_315.0 ;
    %load/vec4 v0x563d3103f7a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103f7a0_0, 4, 5;
    %load/vec4 v0x563d3103f7a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103f7a0_0, 4, 5;
    %load/vec4 v0x563d3103f7a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103f7a0_0, 4, 5;
    %load/vec4 v0x563d3103f390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_315.2, 8;
    %load/vec4 v0x563d3103ee30_0;
    %assign/vec4 v0x563d3103ef10_0, 0;
    %load/vec4 v0x563d3103f0e0_0;
    %assign/vec4 v0x563d3103f1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103f7a0_0, 4, 5;
    %jmp T_315.3;
T_315.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103f7a0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103ef10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103f1f0_0, 0;
T_315.3 ;
T_315.1 ;
    %jmp T_315;
    .thread T_315;
    .scope S_0x563d3103e860;
T_316 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103f880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_316.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103f000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103f2b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d3103f520_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d3103f600_0, 0;
    %jmp T_316.1;
T_316.0 ;
    %load/vec4 v0x563d3103ef10_0;
    %assign/vec4 v0x563d3103f000_0, 0;
    %load/vec4 v0x563d3103f1f0_0;
    %assign/vec4 v0x563d3103f2b0_0, 0;
    %load/vec4 v0x563d3103f000_0;
    %pad/s 64;
    %load/vec4 v0x563d3103f2b0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x563d3103f520_0, 0;
    %load/vec4 v0x563d3103f520_0;
    %assign/vec4 v0x563d3103f600_0, 0;
T_316.1 ;
    %jmp T_316;
    .thread T_316;
    .scope S_0x563d3103d630;
T_317 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103dd00_0, 0, 32;
    %end;
    .thread T_317;
    .scope S_0x563d3103d630;
T_318 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103ddf0_0, 0, 32;
    %end;
    .thread T_318;
    .scope S_0x563d3103d630;
T_319 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103dfe0_0, 0, 32;
    %end;
    .thread T_319;
    .scope S_0x563d3103d630;
T_320 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103e0a0_0, 0, 32;
    %end;
    .thread T_320;
    .scope S_0x563d3103d630;
T_321 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d3103e320_0, 0, 64;
    %end;
    .thread T_321;
    .scope S_0x563d3103d630;
T_322 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d3103e400_0, 0, 64;
    %end;
    .thread T_322;
    .scope S_0x563d3103d630;
T_323 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563d3103e5a0_0, 0, 4;
    %end;
    .thread T_323;
    .scope S_0x563d3103d630;
T_324 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103e680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_324.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103dd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103dfe0_0, 0;
    %jmp T_324.1;
T_324.0 ;
    %load/vec4 v0x563d3103e5a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103e5a0_0, 4, 5;
    %load/vec4 v0x563d3103e5a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103e5a0_0, 4, 5;
    %load/vec4 v0x563d3103e5a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103e5a0_0, 4, 5;
    %load/vec4 v0x563d3103e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_324.2, 8;
    %load/vec4 v0x563d3103dc20_0;
    %assign/vec4 v0x563d3103dd00_0, 0;
    %load/vec4 v0x563d3103ded0_0;
    %assign/vec4 v0x563d3103dfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103e5a0_0, 4, 5;
    %jmp T_324.3;
T_324.2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563d3103e5a0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103dd00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103dfe0_0, 0;
T_324.3 ;
T_324.1 ;
    %jmp T_324;
    .thread T_324;
    .scope S_0x563d3103d630;
T_325 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103e680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103ddf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d3103e0a0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d3103e320_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d3103e400_0, 0;
    %jmp T_325.1;
T_325.0 ;
    %load/vec4 v0x563d3103dd00_0;
    %assign/vec4 v0x563d3103ddf0_0, 0;
    %load/vec4 v0x563d3103dfe0_0;
    %assign/vec4 v0x563d3103e0a0_0, 0;
    %load/vec4 v0x563d3103ddf0_0;
    %pad/s 64;
    %load/vec4 v0x563d3103e0a0_0;
    %pad/s 64;
    %mul;
    %assign/vec4 v0x563d3103e320_0, 0;
    %load/vec4 v0x563d3103e320_0;
    %assign/vec4 v0x563d3103e400_0, 0;
T_325.1 ;
    %jmp T_325;
    .thread T_325;
    .scope S_0x563d3103d2b0;
T_326 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103fd90_0, 0, 32;
    %end;
    .thread T_326;
    .scope S_0x563d3103d2b0;
T_327 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d3103fc00_0, 0, 32;
    %end;
    .thread T_327;
    .scope S_0x563d3103d2b0;
T_328 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d3103ffc0_0, 0, 1;
    %end;
    .thread T_328;
    .scope S_0x563d3103d2b0;
T_329 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d3103fcd0_0;
    %assign/vec4 v0x563d3103fd90_0, 0;
    %load/vec4 v0x563d3103fb20_0;
    %assign/vec4 v0x563d3103fc00_0, 0;
    %load/vec4 v0x563d3103fed0_0;
    %assign/vec4 v0x563d3103ffc0_0, 0;
    %jmp T_329;
    .thread T_329;
    .scope S_0x563d3103d2b0;
T_330 ;
    %pushi/vec4 0, 0, 65;
    %store/vec4 v0x563d31040460_0, 0, 65;
    %end;
    .thread T_330;
    .scope S_0x563d3103d2b0;
T_331 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d310402e0_0, 0, 1;
    %end;
    .thread T_331;
    .scope S_0x563d3103d2b0;
T_332 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310403a0_0;
    %pad/u 65;
    %load/vec4 v0x563d310405c0_0;
    %pad/u 65;
    %add;
    %assign/vec4 v0x563d31040460_0, 0;
    %load/vec4 v0x563d31040520_0;
    %assign/vec4 v0x563d310402e0_0, 0;
    %jmp T_332;
    .thread T_332;
    .scope S_0x563d3100ff50;
T_333 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310104a0_0;
    %parti/s 1, 64, 8;
    %inv;
    %load/vec4 v0x563d310104a0_0;
    %parti/s 18, 47, 7;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_333.0, 8;
    %pushi/vec4 32767, 0, 16;
    %assign/vec4 v0x563d31010850_0, 0;
    %jmp T_333.1;
T_333.0 ;
    %load/vec4 v0x563d310104a0_0;
    %parti/s 1, 64, 8;
    %load/vec4 v0x563d310104a0_0;
    %parti/s 18, 47, 7;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_333.2, 8;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0x563d31010850_0, 0;
    %jmp T_333.3;
T_333.2 ;
    %load/vec4 v0x563d310104a0_0;
    %parti/s 1, 64, 8;
    %load/vec4 v0x563d310104a0_0;
    %parti/s 15, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563d31010850_0, 0;
T_333.3 ;
T_333.1 ;
    %jmp T_333;
    .thread T_333;
    .scope S_0x563d31010120;
T_334 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310104a0_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x563d31010770_0, 0;
    %jmp T_334;
    .thread T_334;
    .scope S_0x563d3100fa60;
T_335 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31010850_0, 0, 16;
    %end;
    .thread T_335;
    .scope S_0x563d3100fa60;
T_336 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563d310103e0_0, 0, 3;
    %end;
    .thread T_336;
    .scope S_0x563d3100fa60;
T_337 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d31010770_0, 0, 16;
    %end;
    .thread T_337;
    .scope S_0x563d3100fa60;
T_338 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d310109f0_0, 0, 1;
    %end;
    .thread T_338;
    .scope S_0x563d3100fa60;
T_339 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31010590_0;
    %assign/vec4 v0x563d310109f0_0, 0;
    %jmp T_339;
    .thread T_339;
    .scope S_0x563d30fabc00;
T_340 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d30ff50d0_0;
    %parti/s 1, 64, 8;
    %inv;
    %load/vec4 v0x563d30ff50d0_0;
    %parti/s 18, 47, 7;
    %or/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.0, 8;
    %pushi/vec4 32767, 0, 16;
    %assign/vec4 v0x563d3100f760_0, 0;
    %jmp T_340.1;
T_340.0 ;
    %load/vec4 v0x563d30ff50d0_0;
    %parti/s 1, 64, 8;
    %load/vec4 v0x563d30ff50d0_0;
    %parti/s 18, 47, 7;
    %and/r;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_340.2, 8;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0x563d3100f760_0, 0;
    %jmp T_340.3;
T_340.2 ;
    %load/vec4 v0x563d30ff50d0_0;
    %parti/s 1, 64, 8;
    %load/vec4 v0x563d30ff50d0_0;
    %parti/s 15, 32, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563d3100f760_0, 0;
T_340.3 ;
T_340.1 ;
    %jmp T_340;
    .thread T_340;
    .scope S_0x563d30fc3170;
T_341 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d30ff50d0_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x563d30eeb0f0_0, 0;
    %jmp T_341;
    .thread T_341;
    .scope S_0x563d30f7f3d0;
T_342 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d3100f760_0, 0, 16;
    %end;
    .thread T_342;
    .scope S_0x563d30f7f3d0;
T_343 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563d30ff5600_0, 0, 3;
    %end;
    .thread T_343;
    .scope S_0x563d30f7f3d0;
T_344 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563d30eeb0f0_0, 0, 16;
    %end;
    .thread T_344;
    .scope S_0x563d30f7f3d0;
T_345 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d3100f900_0, 0, 1;
    %end;
    .thread T_345;
    .scope S_0x563d30f7f3d0;
T_346 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d30ff90c0_0;
    %assign/vec4 v0x563d3100f900_0, 0;
    %jmp T_346;
    .thread T_346;
    .scope S_0x563d30f7a010;
T_347 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d310419a0_0, 0, 8;
    %end;
    .thread T_347;
    .scope S_0x563d30f7a010;
T_348 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d31041800_0, 0, 8;
    %end;
    .thread T_348;
    .scope S_0x563d30f7a010;
T_349 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d31041ce0_0, 0, 8;
    %end;
    .thread T_349;
    .scope S_0x563d30f7a010;
T_350 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563d31041b40_0, 0, 8;
    %end;
    .thread T_350;
    .scope S_0x563d30f7a010;
T_351 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31041e60_0, 0, 1;
    %end;
    .thread T_351;
    .scope S_0x563d30f7a010;
T_352 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x563d31043a00_0, 0, 7;
    %end;
    .thread T_352;
    .scope S_0x563d30f7a010;
T_353 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31043940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_353.0, 8;
    %load/vec4 v0x563d31043a00_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_353.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d31041e60_0, 0;
    %load/vec4 v0x563d31043a00_0;
    %assign/vec4 v0x563d31043a00_0, 0;
    %jmp T_353.3;
T_353.2 ;
    %load/vec4 v0x563d31043a00_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x563d31043a00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d31041e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563d310419a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563d31041800_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563d31041ce0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563d31041b40_0, 0;
T_353.3 ;
    %jmp T_353.1;
T_353.0 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x563d31043a00_0, 0;
    %load/vec4 v0x563d31041da0_0;
    %assign/vec4 v0x563d31041e60_0, 0;
    %load/vec4 v0x563d310418c0_0;
    %assign/vec4 v0x563d310419a0_0, 0;
    %load/vec4 v0x563d31041720_0;
    %assign/vec4 v0x563d31041800_0, 0;
    %load/vec4 v0x563d31041c00_0;
    %assign/vec4 v0x563d31041ce0_0, 0;
    %load/vec4 v0x563d31041a60_0;
    %assign/vec4 v0x563d31041b40_0, 0;
T_353.1 ;
    %jmp T_353;
    .thread T_353;
    .scope S_0x563d30f7a010;
T_354 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31042a60_0, 0, 32;
    %end;
    .thread T_354;
    .scope S_0x563d30f7a010;
T_355 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31042840_0, 0, 32;
    %end;
    .thread T_355;
    .scope S_0x563d30f7a010;
T_356 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d310431c0_0, 0, 32;
    %end;
    .thread T_356;
    .scope S_0x563d30f7a010;
T_357 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31042f20_0, 0, 32;
    %end;
    .thread T_357;
    .scope S_0x563d30f7a010;
T_358 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31042d70_0, 0, 32;
    %end;
    .thread T_358;
    .scope S_0x563d30f7a010;
T_359 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d310432a0_0, 0, 32;
    %end;
    .thread T_359;
    .scope S_0x563d30f7a010;
T_360 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31043120_0, 0, 1;
    %end;
    .thread T_360;
    .scope S_0x563d30f7a010;
T_361 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31042950_0;
    %assign/vec4 v0x563d31042a60_0, 0;
    %load/vec4 v0x563d31042780_0;
    %assign/vec4 v0x563d31042840_0, 0;
    %load/vec4 v0x563d31042e30_0;
    %assign/vec4 v0x563d31042f20_0, 0;
    %load/vec4 v0x563d31042c60_0;
    %assign/vec4 v0x563d31042d70_0, 0;
    %load/vec4 v0x563d31042780_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x563d310431c0_0, 0;
    %load/vec4 v0x563d31042c60_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v0x563d310432a0_0, 0;
    %load/vec4 v0x563d31042b70_0;
    %assign/vec4 v0x563d31043120_0, 0;
    %jmp T_361;
    .thread T_361;
    .scope S_0x563d30f7a010;
T_362 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31043400_0, 0, 32;
    %end;
    .thread T_362;
    .scope S_0x563d30f7a010;
T_363 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31043580_0, 0, 32;
    %end;
    .thread T_363;
    .scope S_0x563d30f7a010;
T_364 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31043640_0, 0, 1;
    %end;
    .thread T_364;
    .scope S_0x563d30f7a010;
T_365 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31043360_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x563d31043360_0;
    %parti/s 16, 17, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563d31043400_0, 0;
    %load/vec4 v0x563d310434c0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x563d310434c0_0;
    %parti/s 16, 17, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563d31043580_0, 0;
    %load/vec4 v0x563d31043700_0;
    %assign/vec4 v0x563d31043640_0, 0;
    %jmp T_365;
    .thread T_365;
    .scope S_0x563d30f7a010;
T_366 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d310424e0_0, 0, 64;
    %end;
    .thread T_366;
    .scope S_0x563d30f7a010;
T_367 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d31042400_0, 0, 64;
    %end;
    .thread T_367;
    .scope S_0x563d30f7a010;
T_368 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d310425c0_0, 0, 64;
    %end;
    .thread T_368;
    .scope S_0x563d30f7a010;
T_369 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d310426a0_0, 0, 64;
    %end;
    .thread T_369;
    .scope S_0x563d30f7a010;
T_370 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563d31042340_0, 0, 1;
    %end;
    .thread T_370;
    .scope S_0x563d30f7a010;
T_371 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563d31041470_0, 0, 32;
    %end;
    .thread T_371;
    .scope S_0x563d30f7a010;
T_372 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d31041fe0_0, 0, 64;
    %end;
    .thread T_372;
    .scope S_0x563d30f7a010;
T_373 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d31041f00_0, 0, 64;
    %end;
    .thread T_373;
    .scope S_0x563d30f7a010;
T_374 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d310420c0_0, 0, 64;
    %end;
    .thread T_374;
    .scope S_0x563d30f7a010;
T_375 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x563d310421a0_0, 0, 64;
    %end;
    .thread T_375;
    .scope S_0x563d30f7a010;
T_376 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d31043940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_376.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31041470_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d310424e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d31042400_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d310425c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d310426a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d31042340_0, 0;
    %jmp T_376.1;
T_376.0 ;
    %load/vec4 v0x563d31043700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_376.2, 8;
    %load/vec4 v0x563d31041470_0;
    %load/vec4 v0x563d31040700_0;
    %cmp/e;
    %jmp/0xz  T_376.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563d31042340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563d31041470_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d310424e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d31042400_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d310425c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563d310426a0_0, 0;
    %jmp T_376.5;
T_376.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563d31042340_0, 0;
    %load/vec4 v0x563d31041470_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x563d31041470_0, 0;
    %load/vec4 v0x563d31041170_0;
    %pad/s 64;
    %load/vec4 v0x563d310424e0_0;
    %add;
    %assign/vec4 v0x563d310424e0_0, 0;
    %load/vec4 v0x563d31041010_0;
    %pad/s 64;
    %load/vec4 v0x563d31042400_0;
    %add;
    %assign/vec4 v0x563d31042400_0, 0;
    %load/vec4 v0x563d310425c0_0;
    %load/vec4 v0x563d31043400_0;
    %pad/u 64;
    %add;
    %assign/vec4 v0x563d310425c0_0, 0;
    %load/vec4 v0x563d310426a0_0;
    %load/vec4 v0x563d31043580_0;
    %pad/u 64;
    %add;
    %assign/vec4 v0x563d310426a0_0, 0;
T_376.5 ;
T_376.2 ;
T_376.1 ;
    %jmp T_376;
    .thread T_376;
    .scope S_0x563d30f7a010;
T_377 ;
    %wait E_0x563d30ec65e0;
    %load/vec4 v0x563d310424e0_0;
    %assign/vec4 v0x563d31041fe0_0, 0;
    %load/vec4 v0x563d31042400_0;
    %assign/vec4 v0x563d31041f00_0, 0;
    %load/vec4 v0x563d310425c0_0;
    %assign/vec4 v0x563d310420c0_0, 0;
    %load/vec4 v0x563d310426a0_0;
    %assign/vec4 v0x563d310421a0_0, 0;
    %jmp T_377;
    .thread T_377;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "msdft_correlator.v";
    "./rtl/signed_cast.v";
    "./rtl/complex_mult.v";
    "./rtl/dsp48_mult.v";
    "./rtl/msdft.v";
    "./rtl/comb.v";
    "./rtl/bram_infer.v";
    "./rtl/async_true_dual_ram.v";
    "./rtl/complex_power.v";
