// Seed: 85166714
module module_0 (
    output wire id_0,
    output wire id_1,
    input tri1 id_2,
    output supply1 id_3
    , id_22,
    output tri id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri1 id_9,
    output tri id_10,
    input wand id_11,
    output supply0 id_12,
    output wand id_13,
    input wor id_14,
    input wire id_15,
    output wire id_16,
    output tri0 id_17,
    input uwire id_18,
    input uwire id_19,
    output wor id_20
);
  if (1 ** -1 - 1) begin : LABEL_0
    wire id_23;
  end
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output wand id_2,
    input uwire id_3,
    input supply0 id_4
);
  assign id_2 = -1'b0 > id_4;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_0,
      id_0,
      id_2,
      id_3,
      id_4,
      id_3,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_3,
      id_4,
      id_0,
      id_2,
      id_3,
      id_4,
      id_0
  );
endmodule
