
testserwa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008930  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c0  08008ad0  08008ad0  00018ad0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009090  08009090  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  08009090  08009090  00019090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009098  08009098  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009098  08009098  00019098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800909c  0800909c  0001909c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  080090a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000204  080092a4  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  080092a4  00020458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be60  00000000  00000000  00020234  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001b10  00000000  00000000  0002c094  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c28  00000000  00000000  0002dba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b50  00000000  00000000  0002e7d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000167a6  00000000  00000000  0002f320  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008b74  00000000  00000000  00045ac6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008d756  00000000  00000000  0004e63a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dbd90  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f60  00000000  00000000  000dbe0c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000204 	.word	0x20000204
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008ab8 	.word	0x08008ab8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000208 	.word	0x20000208
 80001dc:	08008ab8 	.word	0x08008ab8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <kierunek>:
static void MX_TIM3_Init(void);
static void MX_TIM5_Init(void);
static void MX_TIM9_Init(void);
/* USER CODE BEGIN PFP */

void kierunek(int a, int b, int c, int d) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	60b9      	str	r1, [r7, #8]
 8000f52:	607a      	str	r2, [r7, #4]
 8000f54:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(kierunkiL1_GPIO_Port, kierunkiL1_Pin, a);
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	b2db      	uxtb	r3, r3
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f60:	480e      	ldr	r0, [pc, #56]	; (8000f9c <kierunek+0x54>)
 8000f62:	f002 fc49 	bl	80037f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(kierunkiL2_GPIO_Port, kierunkiL2_Pin, b);
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f70:	480b      	ldr	r0, [pc, #44]	; (8000fa0 <kierunek+0x58>)
 8000f72:	f002 fc41 	bl	80037f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(kierunkiP1_GPIO_Port, kierunkiP1_Pin, c);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	2110      	movs	r1, #16
 8000f7e:	4809      	ldr	r0, [pc, #36]	; (8000fa4 <kierunek+0x5c>)
 8000f80:	f002 fc3a 	bl	80037f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(kierunkiP2_GPIO_Port, kierunkiP2_Pin, d);
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	461a      	mov	r2, r3
 8000f8a:	2120      	movs	r1, #32
 8000f8c:	4805      	ldr	r0, [pc, #20]	; (8000fa4 <kierunek+0x5c>)
 8000f8e:	f002 fc33 	bl	80037f8 <HAL_GPIO_WritePin>
}
 8000f92:	bf00      	nop
 8000f94:	3710      	adds	r7, #16
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	40020400 	.word	0x40020400
 8000fa4:	40020800 	.word	0x40020800

08000fa8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]

	if (htim == &htim2) {
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	4a91      	ldr	r2, [pc, #580]	; (80011f8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	f040 81b2 	bne.w	800131e <HAL_TIM_PeriodElapsedCallback+0x376>
		if (flaga == 1) {
 8000fba:	4b90      	ldr	r3, [pc, #576]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d138      	bne.n	8001034 <HAL_TIM_PeriodElapsedCallback+0x8c>
			kalibracja++;
 8000fc2:	4b8f      	ldr	r3, [pc, #572]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	4a8d      	ldr	r2, [pc, #564]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8000fca:	6013      	str	r3, [r2, #0]
			i++;
 8000fcc:	4b8d      	ldr	r3, [pc, #564]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	4a8c      	ldr	r2, [pc, #560]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8000fd4:	6013      	str	r3, [r2, #0]
			j--;
 8000fd6:	4b8c      	ldr	r3, [pc, #560]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	4a8a      	ldr	r2, [pc, #552]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000fde:	6013      	str	r3, [r2, #0]
			if (i == 75) {
 8000fe0:	4b88      	ldr	r3, [pc, #544]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2b4b      	cmp	r3, #75	; 0x4b
 8000fe6:	d105      	bne.n	8000ff4 <HAL_TIM_PeriodElapsedCallback+0x4c>
				j = 80;
 8000fe8:	4b87      	ldr	r3, [pc, #540]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000fea:	2250      	movs	r2, #80	; 0x50
 8000fec:	601a      	str	r2, [r3, #0]
				kalibracja = 0;
 8000fee:	4b84      	ldr	r3, [pc, #528]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
			}
			if (kalibracja == 7) {
 8000ff4:	4b82      	ldr	r3, [pc, #520]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2b07      	cmp	r3, #7
 8000ffa:	d107      	bne.n	800100c <HAL_TIM_PeriodElapsedCallback+0x64>
				j++;
 8000ffc:	4b82      	ldr	r3, [pc, #520]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	3301      	adds	r3, #1
 8001002:	4a81      	ldr	r2, [pc, #516]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001004:	6013      	str	r3, [r2, #0]
				kalibracja = 0;
 8001006:	4b7e      	ldr	r3, [pc, #504]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
			}
			TIM4->CCR4 = i;
 800100c:	4b7d      	ldr	r3, [pc, #500]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	4b7e      	ldr	r3, [pc, #504]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001012:	641a      	str	r2, [r3, #64]	; 0x40
			TIM4->CCR3 = j;
 8001014:	4b7c      	ldr	r3, [pc, #496]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4b7c      	ldr	r3, [pc, #496]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x264>)
 800101a:	63da      	str	r2, [r3, #60]	; 0x3c
			if (i == max) {
 800101c:	4b79      	ldr	r3, [pc, #484]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800101e:	681a      	ldr	r2, [r3, #0]
 8001020:	4b7b      	ldr	r3, [pc, #492]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	429a      	cmp	r2, r3
 8001026:	d105      	bne.n	8001034 <HAL_TIM_PeriodElapsedCallback+0x8c>
				flaga = 0;
 8001028:	4b74      	ldr	r3, [pc, #464]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800102a:	2200      	movs	r2, #0
 800102c:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim2);
 800102e:	4872      	ldr	r0, [pc, #456]	; (80011f8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001030:	f003 f8ad 	bl	800418e <HAL_TIM_Base_Stop_IT>
			}
		}
		if (flaga == -1) {
 8001034:	4b71      	ldr	r3, [pc, #452]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800103c:	d138      	bne.n	80010b0 <HAL_TIM_PeriodElapsedCallback+0x108>
			kalibracja++;
 800103e:	4b70      	ldr	r3, [pc, #448]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	3301      	adds	r3, #1
 8001044:	4a6e      	ldr	r2, [pc, #440]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001046:	6013      	str	r3, [r2, #0]
			i--;
 8001048:	4b6e      	ldr	r3, [pc, #440]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3b01      	subs	r3, #1
 800104e:	4a6d      	ldr	r2, [pc, #436]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001050:	6013      	str	r3, [r2, #0]
			j++;
 8001052:	4b6d      	ldr	r3, [pc, #436]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	3301      	adds	r3, #1
 8001058:	4a6b      	ldr	r2, [pc, #428]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 800105a:	6013      	str	r3, [r2, #0]
			if (i == 75) {
 800105c:	4b69      	ldr	r3, [pc, #420]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2b4b      	cmp	r3, #75	; 0x4b
 8001062:	d105      	bne.n	8001070 <HAL_TIM_PeriodElapsedCallback+0xc8>
				j = 80;
 8001064:	4b68      	ldr	r3, [pc, #416]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001066:	2250      	movs	r2, #80	; 0x50
 8001068:	601a      	str	r2, [r3, #0]
				kalibracja = 0;
 800106a:	4b65      	ldr	r3, [pc, #404]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
			}
			if (kalibracja == 7) {
 8001070:	4b63      	ldr	r3, [pc, #396]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2b07      	cmp	r3, #7
 8001076:	d107      	bne.n	8001088 <HAL_TIM_PeriodElapsedCallback+0xe0>
				j--;
 8001078:	4b63      	ldr	r3, [pc, #396]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	3b01      	subs	r3, #1
 800107e:	4a62      	ldr	r2, [pc, #392]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001080:	6013      	str	r3, [r2, #0]
				kalibracja = 0;
 8001082:	4b5f      	ldr	r3, [pc, #380]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
			}
			TIM4->CCR4 = i;
 8001088:	4b5e      	ldr	r3, [pc, #376]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	4b5f      	ldr	r3, [pc, #380]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x264>)
 800108e:	641a      	str	r2, [r3, #64]	; 0x40
			TIM4->CCR3 = j;
 8001090:	4b5d      	ldr	r3, [pc, #372]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	4b5d      	ldr	r3, [pc, #372]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001096:	63da      	str	r2, [r3, #60]	; 0x3c
			if (i == max) {
 8001098:	4b5a      	ldr	r3, [pc, #360]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800109a:	681a      	ldr	r2, [r3, #0]
 800109c:	4b5c      	ldr	r3, [pc, #368]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d105      	bne.n	80010b0 <HAL_TIM_PeriodElapsedCallback+0x108>
				flaga = 0;
 80010a4:	4b55      	ldr	r3, [pc, #340]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim2);
 80010aa:	4853      	ldr	r0, [pc, #332]	; (80011f8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80010ac:	f003 f86f 	bl	800418e <HAL_TIM_Base_Stop_IT>
			}
		}
		if (flaga == 2) {
 80010b0:	4b52      	ldr	r3, [pc, #328]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d114      	bne.n	80010e2 <HAL_TIM_PeriodElapsedCallback+0x13a>
			k++;
 80010b8:	4b56      	ldr	r3, [pc, #344]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	3301      	adds	r3, #1
 80010be:	4a55      	ldr	r2, [pc, #340]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80010c0:	6013      	str	r3, [r2, #0]
			TIM4->CCR2 = k;
 80010c2:	4b54      	ldr	r3, [pc, #336]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	4b51      	ldr	r3, [pc, #324]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x264>)
 80010c8:	639a      	str	r2, [r3, #56]	; 0x38
			if (k == max) {
 80010ca:	4b52      	ldr	r3, [pc, #328]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	4b50      	ldr	r3, [pc, #320]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x268>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d105      	bne.n	80010e2 <HAL_TIM_PeriodElapsedCallback+0x13a>
				flaga = 0;
 80010d6:	4b49      	ldr	r3, [pc, #292]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 80010d8:	2200      	movs	r2, #0
 80010da:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim2);
 80010dc:	4846      	ldr	r0, [pc, #280]	; (80011f8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80010de:	f003 f856 	bl	800418e <HAL_TIM_Base_Stop_IT>
			}
		}
		if (flaga == 3) {
 80010e2:	4b46      	ldr	r3, [pc, #280]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2b03      	cmp	r3, #3
 80010e8:	d114      	bne.n	8001114 <HAL_TIM_PeriodElapsedCallback+0x16c>
			k--;
 80010ea:	4b4a      	ldr	r3, [pc, #296]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	4a48      	ldr	r2, [pc, #288]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80010f2:	6013      	str	r3, [r2, #0]
			TIM4->CCR2 = k;
 80010f4:	4b47      	ldr	r3, [pc, #284]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b44      	ldr	r3, [pc, #272]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x264>)
 80010fa:	639a      	str	r2, [r3, #56]	; 0x38
			if (k == max) {
 80010fc:	4b45      	ldr	r3, [pc, #276]	; (8001214 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4b43      	ldr	r3, [pc, #268]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	429a      	cmp	r2, r3
 8001106:	d105      	bne.n	8001114 <HAL_TIM_PeriodElapsedCallback+0x16c>
				flaga = 0;
 8001108:	4b3c      	ldr	r3, [pc, #240]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim2);
 800110e:	483a      	ldr	r0, [pc, #232]	; (80011f8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001110:	f003 f83d 	bl	800418e <HAL_TIM_Base_Stop_IT>
			}
		}
		if (flaga == 4) {
 8001114:	4b39      	ldr	r3, [pc, #228]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2b04      	cmp	r3, #4
 800111a:	d114      	bne.n	8001146 <HAL_TIM_PeriodElapsedCallback+0x19e>
			l++;
 800111c:	4b3e      	ldr	r3, [pc, #248]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x270>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	3301      	adds	r3, #1
 8001122:	4a3d      	ldr	r2, [pc, #244]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001124:	6013      	str	r3, [r2, #0]
			TIM4->CCR1 = l;
 8001126:	4b3c      	ldr	r3, [pc, #240]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	4b38      	ldr	r3, [pc, #224]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x264>)
 800112c:	635a      	str	r2, [r3, #52]	; 0x34
			if (l == max) {
 800112e:	4b3a      	ldr	r3, [pc, #232]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	4b37      	ldr	r3, [pc, #220]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	429a      	cmp	r2, r3
 8001138:	d105      	bne.n	8001146 <HAL_TIM_PeriodElapsedCallback+0x19e>
				flaga = 0;
 800113a:	4b30      	ldr	r3, [pc, #192]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim2);
 8001140:	482d      	ldr	r0, [pc, #180]	; (80011f8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001142:	f003 f824 	bl	800418e <HAL_TIM_Base_Stop_IT>
			}
		}
		if (flaga == 5) {
 8001146:	4b2d      	ldr	r3, [pc, #180]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b05      	cmp	r3, #5
 800114c:	d114      	bne.n	8001178 <HAL_TIM_PeriodElapsedCallback+0x1d0>
			l--;
 800114e:	4b32      	ldr	r3, [pc, #200]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	3b01      	subs	r3, #1
 8001154:	4a30      	ldr	r2, [pc, #192]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001156:	6013      	str	r3, [r2, #0]
			TIM4->CCR1 = l;
 8001158:	4b2f      	ldr	r3, [pc, #188]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x270>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	4b2b      	ldr	r3, [pc, #172]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x264>)
 800115e:	635a      	str	r2, [r3, #52]	; 0x34
			if (l == max) {
 8001160:	4b2d      	ldr	r3, [pc, #180]	; (8001218 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b2a      	ldr	r3, [pc, #168]	; (8001210 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	429a      	cmp	r2, r3
 800116a:	d105      	bne.n	8001178 <HAL_TIM_PeriodElapsedCallback+0x1d0>
				flaga = 0;
 800116c:	4b23      	ldr	r3, [pc, #140]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim2);
 8001172:	4821      	ldr	r0, [pc, #132]	; (80011f8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001174:	f003 f80b 	bl	800418e <HAL_TIM_Base_Stop_IT>
			}
		}

		/* do fabrika */
		if (flaga == 10) {
 8001178:	4b20      	ldr	r3, [pc, #128]	; (80011fc <HAL_TIM_PeriodElapsedCallback+0x254>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b0a      	cmp	r3, #10
 800117e:	f040 80ce 	bne.w	800131e <HAL_TIM_PeriodElapsedCallback+0x376>
			if (flagaF1 == 1) {
 8001182:	4b26      	ldr	r3, [pc, #152]	; (800121c <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b01      	cmp	r3, #1
 8001188:	d14d      	bne.n	8001226 <HAL_TIM_PeriodElapsedCallback+0x27e>
				kalibracja++;
 800118a:	4b1d      	ldr	r3, [pc, #116]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	3301      	adds	r3, #1
 8001190:	4a1b      	ldr	r2, [pc, #108]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001192:	6013      	str	r3, [r2, #0]
				i++;
 8001194:	4b1b      	ldr	r3, [pc, #108]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	3301      	adds	r3, #1
 800119a:	4a1a      	ldr	r2, [pc, #104]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800119c:	6013      	str	r3, [r2, #0]
				j--;
 800119e:	4b1a      	ldr	r3, [pc, #104]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	3b01      	subs	r3, #1
 80011a4:	4a18      	ldr	r2, [pc, #96]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80011a6:	6013      	str	r3, [r2, #0]
				if (i == 75) {
 80011a8:	4b16      	ldr	r3, [pc, #88]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b4b      	cmp	r3, #75	; 0x4b
 80011ae:	d105      	bne.n	80011bc <HAL_TIM_PeriodElapsedCallback+0x214>
					j = 80;
 80011b0:	4b15      	ldr	r3, [pc, #84]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80011b2:	2250      	movs	r2, #80	; 0x50
 80011b4:	601a      	str	r2, [r3, #0]
					kalibracja = 0;
 80011b6:	4b12      	ldr	r3, [pc, #72]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
				}
				if (kalibracja == 7) {
 80011bc:	4b10      	ldr	r3, [pc, #64]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b07      	cmp	r3, #7
 80011c2:	d107      	bne.n	80011d4 <HAL_TIM_PeriodElapsedCallback+0x22c>
					j++;
 80011c4:	4b10      	ldr	r3, [pc, #64]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	3301      	adds	r3, #1
 80011ca:	4a0f      	ldr	r2, [pc, #60]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80011cc:	6013      	str	r3, [r2, #0]
					kalibracja = 0;
 80011ce:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <HAL_TIM_PeriodElapsedCallback+0x258>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
				}
				TIM4->CCR4 = i;
 80011d4:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	4b0c      	ldr	r3, [pc, #48]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x264>)
 80011da:	641a      	str	r2, [r3, #64]	; 0x40
				TIM4->CCR3 = j;
 80011dc:	4b0a      	ldr	r3, [pc, #40]	; (8001208 <HAL_TIM_PeriodElapsedCallback+0x260>)
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	4b0a      	ldr	r3, [pc, #40]	; (800120c <HAL_TIM_PeriodElapsedCallback+0x264>)
 80011e2:	63da      	str	r2, [r3, #60]	; 0x3c
				if (i == max1) {
 80011e4:	4b07      	ldr	r3, [pc, #28]	; (8001204 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	4b0d      	ldr	r3, [pc, #52]	; (8001220 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d11a      	bne.n	8001226 <HAL_TIM_PeriodElapsedCallback+0x27e>
					flagaF1 = 0;
 80011f0:	4b0a      	ldr	r3, [pc, #40]	; (800121c <HAL_TIM_PeriodElapsedCallback+0x274>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	e016      	b.n	8001224 <HAL_TIM_PeriodElapsedCallback+0x27c>
 80011f6:	bf00      	nop
 80011f8:	20000404 	.word	0x20000404
 80011fc:	20000220 	.word	0x20000220
 8001200:	20000224 	.word	0x20000224
 8001204:	20000324 	.word	0x20000324
 8001208:	20000250 	.word	0x20000250
 800120c:	40000800 	.word	0x40000800
 8001210:	2000032c 	.word	0x2000032c
 8001214:	2000029c 	.word	0x2000029c
 8001218:	20000298 	.word	0x20000298
 800121c:	200003bc 	.word	0x200003bc
 8001220:	20000330 	.word	0x20000330
 8001224:	601a      	str	r2, [r3, #0]
				}
			}
			if (flagaF1 == -1) {
 8001226:	4b7f      	ldr	r3, [pc, #508]	; (8001424 <HAL_TIM_PeriodElapsedCallback+0x47c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800122e:	d135      	bne.n	800129c <HAL_TIM_PeriodElapsedCallback+0x2f4>
				kalibracja++;
 8001230:	4b7d      	ldr	r3, [pc, #500]	; (8001428 <HAL_TIM_PeriodElapsedCallback+0x480>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	3301      	adds	r3, #1
 8001236:	4a7c      	ldr	r2, [pc, #496]	; (8001428 <HAL_TIM_PeriodElapsedCallback+0x480>)
 8001238:	6013      	str	r3, [r2, #0]
				i--;
 800123a:	4b7c      	ldr	r3, [pc, #496]	; (800142c <HAL_TIM_PeriodElapsedCallback+0x484>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	3b01      	subs	r3, #1
 8001240:	4a7a      	ldr	r2, [pc, #488]	; (800142c <HAL_TIM_PeriodElapsedCallback+0x484>)
 8001242:	6013      	str	r3, [r2, #0]
				j++;
 8001244:	4b7a      	ldr	r3, [pc, #488]	; (8001430 <HAL_TIM_PeriodElapsedCallback+0x488>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	4a79      	ldr	r2, [pc, #484]	; (8001430 <HAL_TIM_PeriodElapsedCallback+0x488>)
 800124c:	6013      	str	r3, [r2, #0]
				if (i == 75) {
 800124e:	4b77      	ldr	r3, [pc, #476]	; (800142c <HAL_TIM_PeriodElapsedCallback+0x484>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2b4b      	cmp	r3, #75	; 0x4b
 8001254:	d105      	bne.n	8001262 <HAL_TIM_PeriodElapsedCallback+0x2ba>
					j = 80;
 8001256:	4b76      	ldr	r3, [pc, #472]	; (8001430 <HAL_TIM_PeriodElapsedCallback+0x488>)
 8001258:	2250      	movs	r2, #80	; 0x50
 800125a:	601a      	str	r2, [r3, #0]
					kalibracja = 0;
 800125c:	4b72      	ldr	r3, [pc, #456]	; (8001428 <HAL_TIM_PeriodElapsedCallback+0x480>)
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
				}
				if (kalibracja == 7) {
 8001262:	4b71      	ldr	r3, [pc, #452]	; (8001428 <HAL_TIM_PeriodElapsedCallback+0x480>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b07      	cmp	r3, #7
 8001268:	d107      	bne.n	800127a <HAL_TIM_PeriodElapsedCallback+0x2d2>
					j--;
 800126a:	4b71      	ldr	r3, [pc, #452]	; (8001430 <HAL_TIM_PeriodElapsedCallback+0x488>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	3b01      	subs	r3, #1
 8001270:	4a6f      	ldr	r2, [pc, #444]	; (8001430 <HAL_TIM_PeriodElapsedCallback+0x488>)
 8001272:	6013      	str	r3, [r2, #0]
					kalibracja = 0;
 8001274:	4b6c      	ldr	r3, [pc, #432]	; (8001428 <HAL_TIM_PeriodElapsedCallback+0x480>)
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
				}
				TIM4->CCR4 = i;
 800127a:	4b6c      	ldr	r3, [pc, #432]	; (800142c <HAL_TIM_PeriodElapsedCallback+0x484>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	4b6d      	ldr	r3, [pc, #436]	; (8001434 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 8001280:	641a      	str	r2, [r3, #64]	; 0x40
				TIM4->CCR3 = j;
 8001282:	4b6b      	ldr	r3, [pc, #428]	; (8001430 <HAL_TIM_PeriodElapsedCallback+0x488>)
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	4b6b      	ldr	r3, [pc, #428]	; (8001434 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 8001288:	63da      	str	r2, [r3, #60]	; 0x3c
				if (i == max1) {
 800128a:	4b68      	ldr	r3, [pc, #416]	; (800142c <HAL_TIM_PeriodElapsedCallback+0x484>)
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	4b6a      	ldr	r3, [pc, #424]	; (8001438 <HAL_TIM_PeriodElapsedCallback+0x490>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	429a      	cmp	r2, r3
 8001294:	d102      	bne.n	800129c <HAL_TIM_PeriodElapsedCallback+0x2f4>
					flagaF1 = 0;
 8001296:	4b63      	ldr	r3, [pc, #396]	; (8001424 <HAL_TIM_PeriodElapsedCallback+0x47c>)
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
				}
			}
			if (flagaF2 == 1) {
 800129c:	4b67      	ldr	r3, [pc, #412]	; (800143c <HAL_TIM_PeriodElapsedCallback+0x494>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d111      	bne.n	80012c8 <HAL_TIM_PeriodElapsedCallback+0x320>
				k++;
 80012a4:	4b66      	ldr	r3, [pc, #408]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x498>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	3301      	adds	r3, #1
 80012aa:	4a65      	ldr	r2, [pc, #404]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x498>)
 80012ac:	6013      	str	r3, [r2, #0]
				TIM4->CCR2 = k;
 80012ae:	4b64      	ldr	r3, [pc, #400]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x498>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	4b60      	ldr	r3, [pc, #384]	; (8001434 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 80012b4:	639a      	str	r2, [r3, #56]	; 0x38
				if (k == max2) {
 80012b6:	4b62      	ldr	r3, [pc, #392]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x498>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b62      	ldr	r3, [pc, #392]	; (8001444 <HAL_TIM_PeriodElapsedCallback+0x49c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	429a      	cmp	r2, r3
 80012c0:	d102      	bne.n	80012c8 <HAL_TIM_PeriodElapsedCallback+0x320>
					flagaF2 = 0;
 80012c2:	4b5e      	ldr	r3, [pc, #376]	; (800143c <HAL_TIM_PeriodElapsedCallback+0x494>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
				}
			}
			if (flagaF2 == -1) {
 80012c8:	4b5c      	ldr	r3, [pc, #368]	; (800143c <HAL_TIM_PeriodElapsedCallback+0x494>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012d0:	d111      	bne.n	80012f6 <HAL_TIM_PeriodElapsedCallback+0x34e>
				k--;
 80012d2:	4b5b      	ldr	r3, [pc, #364]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x498>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3b01      	subs	r3, #1
 80012d8:	4a59      	ldr	r2, [pc, #356]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x498>)
 80012da:	6013      	str	r3, [r2, #0]
				TIM4->CCR2 = k;
 80012dc:	4b58      	ldr	r3, [pc, #352]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x498>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b54      	ldr	r3, [pc, #336]	; (8001434 <HAL_TIM_PeriodElapsedCallback+0x48c>)
 80012e2:	639a      	str	r2, [r3, #56]	; 0x38
				if (k == max2) {
 80012e4:	4b56      	ldr	r3, [pc, #344]	; (8001440 <HAL_TIM_PeriodElapsedCallback+0x498>)
 80012e6:	681a      	ldr	r2, [r3, #0]
 80012e8:	4b56      	ldr	r3, [pc, #344]	; (8001444 <HAL_TIM_PeriodElapsedCallback+0x49c>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d102      	bne.n	80012f6 <HAL_TIM_PeriodElapsedCallback+0x34e>
					flagaF2 = 0;
 80012f0:	4b52      	ldr	r3, [pc, #328]	; (800143c <HAL_TIM_PeriodElapsedCallback+0x494>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
				}
			}
			if (flagaF1 == 0 && flagaF2 == 0) {
 80012f6:	4b4b      	ldr	r3, [pc, #300]	; (8001424 <HAL_TIM_PeriodElapsedCallback+0x47c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d10f      	bne.n	800131e <HAL_TIM_PeriodElapsedCallback+0x376>
 80012fe:	4b4f      	ldr	r3, [pc, #316]	; (800143c <HAL_TIM_PeriodElapsedCallback+0x494>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d10b      	bne.n	800131e <HAL_TIM_PeriodElapsedCallback+0x376>
				flaga = 0;
 8001306:	4b50      	ldr	r3, [pc, #320]	; (8001448 <HAL_TIM_PeriodElapsedCallback+0x4a0>)
 8001308:	2200      	movs	r2, #0
 800130a:	601a      	str	r2, [r3, #0]
				flagaF1=0;
 800130c:	4b45      	ldr	r3, [pc, #276]	; (8001424 <HAL_TIM_PeriodElapsedCallback+0x47c>)
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
				flagaF2=0;
 8001312:	4b4a      	ldr	r3, [pc, #296]	; (800143c <HAL_TIM_PeriodElapsedCallback+0x494>)
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim2);
 8001318:	484c      	ldr	r0, [pc, #304]	; (800144c <HAL_TIM_PeriodElapsedCallback+0x4a4>)
 800131a:	f002 ff38 	bl	800418e <HAL_TIM_Base_Stop_IT>
			}
		}
	}

	if (htim == &htim9) { //BEDAC W WHILE PRZESTAJE DZIALAC UART
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a4b      	ldr	r2, [pc, #300]	; (8001450 <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d130      	bne.n	8001388 <HAL_TIM_PeriodElapsedCallback+0x3e0>
		if (obrot == 1) {
 8001326:	4b4b      	ldr	r3, [pc, #300]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x4ac>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	2b01      	cmp	r3, #1
 800132c:	d113      	bne.n	8001356 <HAL_TIM_PeriodElapsedCallback+0x3ae>
			if (TIM5->CNT <= positions + 500) { //hamowanie & poprzednie 500
 800132e:	4b4a      	ldr	r3, [pc, #296]	; (8001458 <HAL_TIM_PeriodElapsedCallback+0x4b0>)
 8001330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001332:	4a4a      	ldr	r2, [pc, #296]	; (800145c <HAL_TIM_PeriodElapsedCallback+0x4b4>)
 8001334:	6812      	ldr	r2, [r2, #0]
 8001336:	f502 72fa 	add.w	r2, r2, #500	; 0x1f4
 800133a:	4293      	cmp	r3, r2
 800133c:	d80b      	bhi.n	8001356 <HAL_TIM_PeriodElapsedCallback+0x3ae>
				kierunek(1, 1, 1, 1);
 800133e:	2301      	movs	r3, #1
 8001340:	2201      	movs	r2, #1
 8001342:	2101      	movs	r1, #1
 8001344:	2001      	movs	r0, #1
 8001346:	f7ff fdff 	bl	8000f48 <kierunek>
				obrot = 0;
 800134a:	4b42      	ldr	r3, [pc, #264]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x4ac>)
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim9);
 8001350:	483f      	ldr	r0, [pc, #252]	; (8001450 <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 8001352:	f002 ff1c 	bl	800418e <HAL_TIM_Base_Stop_IT>
			}
		}
		if (obrot == -1) {
 8001356:	4b3f      	ldr	r3, [pc, #252]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x4ac>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800135e:	d113      	bne.n	8001388 <HAL_TIM_PeriodElapsedCallback+0x3e0>
			if (TIM5->CNT >= positions - 500) { //poprzednie 500
 8001360:	4b3d      	ldr	r3, [pc, #244]	; (8001458 <HAL_TIM_PeriodElapsedCallback+0x4b0>)
 8001362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001364:	4a3d      	ldr	r2, [pc, #244]	; (800145c <HAL_TIM_PeriodElapsedCallback+0x4b4>)
 8001366:	6812      	ldr	r2, [r2, #0]
 8001368:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800136c:	4293      	cmp	r3, r2
 800136e:	d30b      	bcc.n	8001388 <HAL_TIM_PeriodElapsedCallback+0x3e0>
				kierunek(1, 1, 1, 1);
 8001370:	2301      	movs	r3, #1
 8001372:	2201      	movs	r2, #1
 8001374:	2101      	movs	r1, #1
 8001376:	2001      	movs	r0, #1
 8001378:	f7ff fde6 	bl	8000f48 <kierunek>
				obrot = 0;
 800137c:	4b35      	ldr	r3, [pc, #212]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x4ac>)
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim9);
 8001382:	4833      	ldr	r0, [pc, #204]	; (8001450 <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 8001384:	f002 ff03 	bl	800418e <HAL_TIM_Base_Stop_IT>
			}
		}
	}
	if (obrot == 2) {
 8001388:	4b32      	ldr	r3, [pc, #200]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x4ac>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b02      	cmp	r3, #2
 800138e:	d11f      	bne.n	80013d0 <HAL_TIM_PeriodElapsedCallback+0x428>
		if (TIM5->CNT <= positions) { //dla mniejszych katow
 8001390:	4b31      	ldr	r3, [pc, #196]	; (8001458 <HAL_TIM_PeriodElapsedCallback+0x4b0>)
 8001392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001394:	4a31      	ldr	r2, [pc, #196]	; (800145c <HAL_TIM_PeriodElapsedCallback+0x4b4>)
 8001396:	6812      	ldr	r2, [r2, #0]
 8001398:	4293      	cmp	r3, r2
 800139a:	d819      	bhi.n	80013d0 <HAL_TIM_PeriodElapsedCallback+0x428>
			kierunek(1, 1, 1, 1);
 800139c:	2301      	movs	r3, #1
 800139e:	2201      	movs	r2, #1
 80013a0:	2101      	movs	r1, #1
 80013a2:	2001      	movs	r0, #1
 80013a4:	f7ff fdd0 	bl	8000f48 <kierunek>
			obrot = 0;
 80013a8:	4b2a      	ldr	r3, [pc, #168]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x4ac>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim9);
 80013ae:	4828      	ldr	r0, [pc, #160]	; (8001450 <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 80013b0:	f002 feed 	bl	800418e <HAL_TIM_Base_Stop_IT>
			if (flagaF1 != 0 || flagaF2 != 0) {
 80013b4:	4b1b      	ldr	r3, [pc, #108]	; (8001424 <HAL_TIM_PeriodElapsedCallback+0x47c>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d103      	bne.n	80013c4 <HAL_TIM_PeriodElapsedCallback+0x41c>
 80013bc:	4b1f      	ldr	r3, [pc, #124]	; (800143c <HAL_TIM_PeriodElapsedCallback+0x494>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d005      	beq.n	80013d0 <HAL_TIM_PeriodElapsedCallback+0x428>
				flaga = 10;
 80013c4:	4b20      	ldr	r3, [pc, #128]	; (8001448 <HAL_TIM_PeriodElapsedCallback+0x4a0>)
 80013c6:	220a      	movs	r2, #10
 80013c8:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim2);
 80013ca:	4820      	ldr	r0, [pc, #128]	; (800144c <HAL_TIM_PeriodElapsedCallback+0x4a4>)
 80013cc:	f002 febb 	bl	8004146 <HAL_TIM_Base_Start_IT>
			}
		}
	}
	if (obrot == -2) {
 80013d0:	4b20      	ldr	r3, [pc, #128]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x4ac>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f113 0f02 	cmn.w	r3, #2
 80013d8:	d11f      	bne.n	800141a <HAL_TIM_PeriodElapsedCallback+0x472>
		if (TIM5->CNT >= positions) { //dla mniejszych katow
 80013da:	4b1f      	ldr	r3, [pc, #124]	; (8001458 <HAL_TIM_PeriodElapsedCallback+0x4b0>)
 80013dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013de:	4a1f      	ldr	r2, [pc, #124]	; (800145c <HAL_TIM_PeriodElapsedCallback+0x4b4>)
 80013e0:	6812      	ldr	r2, [r2, #0]
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d319      	bcc.n	800141a <HAL_TIM_PeriodElapsedCallback+0x472>
			kierunek(1, 1, 1, 1);
 80013e6:	2301      	movs	r3, #1
 80013e8:	2201      	movs	r2, #1
 80013ea:	2101      	movs	r1, #1
 80013ec:	2001      	movs	r0, #1
 80013ee:	f7ff fdab 	bl	8000f48 <kierunek>
			obrot = 0;
 80013f2:	4b18      	ldr	r3, [pc, #96]	; (8001454 <HAL_TIM_PeriodElapsedCallback+0x4ac>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim9);
 80013f8:	4815      	ldr	r0, [pc, #84]	; (8001450 <HAL_TIM_PeriodElapsedCallback+0x4a8>)
 80013fa:	f002 fec8 	bl	800418e <HAL_TIM_Base_Stop_IT>
			if (flagaF1 != 0 || flagaF2 != 0) {
 80013fe:	4b09      	ldr	r3, [pc, #36]	; (8001424 <HAL_TIM_PeriodElapsedCallback+0x47c>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d103      	bne.n	800140e <HAL_TIM_PeriodElapsedCallback+0x466>
 8001406:	4b0d      	ldr	r3, [pc, #52]	; (800143c <HAL_TIM_PeriodElapsedCallback+0x494>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d005      	beq.n	800141a <HAL_TIM_PeriodElapsedCallback+0x472>
				flaga = 10;
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <HAL_TIM_PeriodElapsedCallback+0x4a0>)
 8001410:	220a      	movs	r2, #10
 8001412:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim2);
 8001414:	480d      	ldr	r0, [pc, #52]	; (800144c <HAL_TIM_PeriodElapsedCallback+0x4a4>)
 8001416:	f002 fe96 	bl	8004146 <HAL_TIM_Base_Start_IT>
			}
		}
	}
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	200003bc 	.word	0x200003bc
 8001428:	20000224 	.word	0x20000224
 800142c:	20000324 	.word	0x20000324
 8001430:	20000250 	.word	0x20000250
 8001434:	40000800 	.word	0x40000800
 8001438:	20000330 	.word	0x20000330
 800143c:	2000024c 	.word	0x2000024c
 8001440:	2000029c 	.word	0x2000029c
 8001444:	20000328 	.word	0x20000328
 8001448:	20000220 	.word	0x20000220
 800144c:	20000404 	.word	0x20000404
 8001450:	20000374 	.word	0x20000374
 8001454:	20000228 	.word	0x20000228
 8001458:	40000c00 	.word	0x40000c00
 800145c:	20000400 	.word	0x20000400

08001460 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001460:	b590      	push	{r4, r7, lr}
 8001462:	b093      	sub	sp, #76	; 0x4c
 8001464:	af02      	add	r7, sp, #8
 8001466:	6078      	str	r0, [r7, #4]

	uint8_t Data[50]; // Tablica przechowujaca wysylana wiadomosc.
	uint16_t size = 0; // Rozmiar wysylanej wiadomosci
 8001468:	2300      	movs	r3, #0
 800146a:	87fb      	strh	r3, [r7, #62]	; 0x3e
	uint8_t tmp[3];
	tmp[0] = Received[1];
 800146c:	4b98      	ldr	r3, [pc, #608]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 800146e:	785b      	ldrb	r3, [r3, #1]
 8001470:	723b      	strb	r3, [r7, #8]
	tmp[1] = Received[2];
 8001472:	4b97      	ldr	r3, [pc, #604]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 8001474:	789b      	ldrb	r3, [r3, #2]
 8001476:	727b      	strb	r3, [r7, #9]
	tmp[2] = Received[3];
 8001478:	4b95      	ldr	r3, [pc, #596]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 800147a:	78db      	ldrb	r3, [r3, #3]
 800147c:	72bb      	strb	r3, [r7, #10]

	switch (Received[0]) {
 800147e:	4b94      	ldr	r3, [pc, #592]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	3b56      	subs	r3, #86	; 0x56
 8001484:	2b24      	cmp	r3, #36	; 0x24
 8001486:	f200 82f9 	bhi.w	8001a7c <HAL_UART_RxCpltCallback+0x61c>
 800148a:	a201      	add	r2, pc, #4	; (adr r2, 8001490 <HAL_UART_RxCpltCallback+0x30>)
 800148c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001490:	080018bd 	.word	0x080018bd
 8001494:	08001a7d 	.word	0x08001a7d
 8001498:	08001a7d 	.word	0x08001a7d
 800149c:	08001a7d 	.word	0x08001a7d
 80014a0:	08001a7d 	.word	0x08001a7d
 80014a4:	08001a7d 	.word	0x08001a7d
 80014a8:	08001a7d 	.word	0x08001a7d
 80014ac:	08001a7d 	.word	0x08001a7d
 80014b0:	08001a7d 	.word	0x08001a7d
 80014b4:	08001a7d 	.word	0x08001a7d
 80014b8:	08001a7d 	.word	0x08001a7d
 80014bc:	08001525 	.word	0x08001525
 80014c0:	080015d7 	.word	0x080015d7
 80014c4:	08001705 	.word	0x08001705
 80014c8:	080017ab 	.word	0x080017ab
 80014cc:	080017fb 	.word	0x080017fb
 80014d0:	0800188d 	.word	0x0800188d
 80014d4:	080018a7 	.word	0x080018a7
 80014d8:	0800196d 	.word	0x0800196d
 80014dc:	08001a7d 	.word	0x08001a7d
 80014e0:	08001a7d 	.word	0x08001a7d
 80014e4:	08001a7d 	.word	0x08001a7d
 80014e8:	08001a7d 	.word	0x08001a7d
 80014ec:	08001a7d 	.word	0x08001a7d
 80014f0:	08001a7d 	.word	0x08001a7d
 80014f4:	08001a7d 	.word	0x08001a7d
 80014f8:	08001a7d 	.word	0x08001a7d
 80014fc:	08001a7d 	.word	0x08001a7d
 8001500:	08001a7d 	.word	0x08001a7d
 8001504:	08001a7d 	.word	0x08001a7d
 8001508:	08001a7d 	.word	0x08001a7d
 800150c:	08001a7d 	.word	0x08001a7d
 8001510:	08001a7d 	.word	0x08001a7d
 8001514:	08001a7d 	.word	0x08001a7d
 8001518:	080018d7 	.word	0x080018d7
 800151c:	0800190f 	.word	0x0800190f
 8001520:	08001947 	.word	0x08001947
	case 'a':
		odczyt = atoi((char*) tmp);
 8001524:	f107 0308 	add.w	r3, r7, #8
 8001528:	4618      	mov	r0, r3
 800152a:	f004 fc6b 	bl	8005e04 <atoi>
 800152e:	4602      	mov	r2, r0
 8001530:	4b68      	ldr	r3, [pc, #416]	; (80016d4 <HAL_UART_RxCpltCallback+0x274>)
 8001532:	601a      	str	r2, [r3, #0]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 8001534:	4b66      	ldr	r3, [pc, #408]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	4619      	mov	r1, r3
				Received[1], Received[2], Received[3]);
 800153a:	4b65      	ldr	r3, [pc, #404]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 800153c:	785b      	ldrb	r3, [r3, #1]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 800153e:	461c      	mov	r4, r3
				Received[1], Received[2], Received[3]);
 8001540:	4b63      	ldr	r3, [pc, #396]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 8001542:	789b      	ldrb	r3, [r3, #2]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 8001544:	461a      	mov	r2, r3
				Received[1], Received[2], Received[3]);
 8001546:	4b62      	ldr	r3, [pc, #392]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 8001548:	78db      	ldrb	r3, [r3, #3]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 800154a:	f107 000c 	add.w	r0, r7, #12
 800154e:	9301      	str	r3, [sp, #4]
 8001550:	9200      	str	r2, [sp, #0]
 8001552:	4623      	mov	r3, r4
 8001554:	460a      	mov	r2, r1
 8001556:	4960      	ldr	r1, [pc, #384]	; (80016d8 <HAL_UART_RxCpltCallback+0x278>)
 8001558:	f004 fc8a 	bl	8005e70 <siprintf>
 800155c:	4603      	mov	r3, r0
 800155e:	87fb      	strh	r3, [r7, #62]	; 0x3e
		max = ((((float) odczyt / 180) * 90) + 30);
 8001560:	4b5c      	ldr	r3, [pc, #368]	; (80016d4 <HAL_UART_RxCpltCallback+0x274>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	ee07 3a90 	vmov	s15, r3
 8001568:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800156c:	eddf 6a5b 	vldr	s13, [pc, #364]	; 80016dc <HAL_UART_RxCpltCallback+0x27c>
 8001570:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001574:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 80016e0 <HAL_UART_RxCpltCallback+0x280>
 8001578:	ee67 7a87 	vmul.f32	s15, s15, s14
 800157c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001580:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001584:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001588:	ee17 2a90 	vmov	r2, s15
 800158c:	4b55      	ldr	r3, [pc, #340]	; (80016e4 <HAL_UART_RxCpltCallback+0x284>)
 800158e:	601a      	str	r2, [r3, #0]
		i = TIM4->CCR4;
 8001590:	4b55      	ldr	r3, [pc, #340]	; (80016e8 <HAL_UART_RxCpltCallback+0x288>)
 8001592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001594:	461a      	mov	r2, r3
 8001596:	4b55      	ldr	r3, [pc, #340]	; (80016ec <HAL_UART_RxCpltCallback+0x28c>)
 8001598:	601a      	str	r2, [r3, #0]
		j = TIM4->CCR3;
 800159a:	4b53      	ldr	r3, [pc, #332]	; (80016e8 <HAL_UART_RxCpltCallback+0x288>)
 800159c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800159e:	461a      	mov	r2, r3
 80015a0:	4b53      	ldr	r3, [pc, #332]	; (80016f0 <HAL_UART_RxCpltCallback+0x290>)
 80015a2:	601a      	str	r2, [r3, #0]
		if (max == i)
 80015a4:	4b4f      	ldr	r3, [pc, #316]	; (80016e4 <HAL_UART_RxCpltCallback+0x284>)
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b50      	ldr	r3, [pc, #320]	; (80016ec <HAL_UART_RxCpltCallback+0x28c>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	f000 825e 	beq.w	8001a6e <HAL_UART_RxCpltCallback+0x60e>
			break;
		if (max > i)
 80015b2:	4b4c      	ldr	r3, [pc, #304]	; (80016e4 <HAL_UART_RxCpltCallback+0x284>)
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	4b4d      	ldr	r3, [pc, #308]	; (80016ec <HAL_UART_RxCpltCallback+0x28c>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	dd03      	ble.n	80015c6 <HAL_UART_RxCpltCallback+0x166>
			flaga = 1;
 80015be:	4b4d      	ldr	r3, [pc, #308]	; (80016f4 <HAL_UART_RxCpltCallback+0x294>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	e003      	b.n	80015ce <HAL_UART_RxCpltCallback+0x16e>
		else
			flaga = -1;
 80015c6:	4b4b      	ldr	r3, [pc, #300]	; (80016f4 <HAL_UART_RxCpltCallback+0x294>)
 80015c8:	f04f 32ff 	mov.w	r2, #4294967295
 80015cc:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim2);
 80015ce:	484a      	ldr	r0, [pc, #296]	; (80016f8 <HAL_UART_RxCpltCallback+0x298>)
 80015d0:	f002 fdb9 	bl	8004146 <HAL_TIM_Base_Start_IT>
		break; //
 80015d4:	e252      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
	case 'b':
		odczyt = atoi((char*) tmp);
 80015d6:	f107 0308 	add.w	r3, r7, #8
 80015da:	4618      	mov	r0, r3
 80015dc:	f004 fc12 	bl	8005e04 <atoi>
 80015e0:	4602      	mov	r2, r0
 80015e2:	4b3c      	ldr	r3, [pc, #240]	; (80016d4 <HAL_UART_RxCpltCallback+0x274>)
 80015e4:	601a      	str	r2, [r3, #0]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 80015e6:	4b3a      	ldr	r3, [pc, #232]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	4619      	mov	r1, r3
				Received[1], Received[2], Received[3]);
 80015ec:	4b38      	ldr	r3, [pc, #224]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 80015ee:	785b      	ldrb	r3, [r3, #1]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 80015f0:	461c      	mov	r4, r3
				Received[1], Received[2], Received[3]);
 80015f2:	4b37      	ldr	r3, [pc, #220]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 80015f4:	789b      	ldrb	r3, [r3, #2]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 80015f6:	461a      	mov	r2, r3
				Received[1], Received[2], Received[3]);
 80015f8:	4b35      	ldr	r3, [pc, #212]	; (80016d0 <HAL_UART_RxCpltCallback+0x270>)
 80015fa:	78db      	ldrb	r3, [r3, #3]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 80015fc:	f107 000c 	add.w	r0, r7, #12
 8001600:	9301      	str	r3, [sp, #4]
 8001602:	9200      	str	r2, [sp, #0]
 8001604:	4623      	mov	r3, r4
 8001606:	460a      	mov	r2, r1
 8001608:	4933      	ldr	r1, [pc, #204]	; (80016d8 <HAL_UART_RxCpltCallback+0x278>)
 800160a:	f004 fc31 	bl	8005e70 <siprintf>
 800160e:	4603      	mov	r3, r0
 8001610:	87fb      	strh	r3, [r7, #62]	; 0x3e
		max = (((-0.53) * (float) odczyt) + (119.3));
 8001612:	4b30      	ldr	r3, [pc, #192]	; (80016d4 <HAL_UART_RxCpltCallback+0x274>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	ee07 3a90 	vmov	s15, r3
 800161a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800161e:	ee17 0a90 	vmov	r0, s15
 8001622:	f7fe ff91 	bl	8000548 <__aeabi_f2d>
 8001626:	a326      	add	r3, pc, #152	; (adr r3, 80016c0 <HAL_UART_RxCpltCallback+0x260>)
 8001628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800162c:	f7fe ffe4 	bl	80005f8 <__aeabi_dmul>
 8001630:	4603      	mov	r3, r0
 8001632:	460c      	mov	r4, r1
 8001634:	4618      	mov	r0, r3
 8001636:	4621      	mov	r1, r4
 8001638:	a323      	add	r3, pc, #140	; (adr r3, 80016c8 <HAL_UART_RxCpltCallback+0x268>)
 800163a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163e:	f7fe fe25 	bl	800028c <__adddf3>
 8001642:	4603      	mov	r3, r0
 8001644:	460c      	mov	r4, r1
 8001646:	4618      	mov	r0, r3
 8001648:	4621      	mov	r1, r4
 800164a:	f7ff fa85 	bl	8000b58 <__aeabi_d2iz>
 800164e:	4602      	mov	r2, r0
 8001650:	4b24      	ldr	r3, [pc, #144]	; (80016e4 <HAL_UART_RxCpltCallback+0x284>)
 8001652:	601a      	str	r2, [r3, #0]
		if (max > 98)
 8001654:	4b23      	ldr	r3, [pc, #140]	; (80016e4 <HAL_UART_RxCpltCallback+0x284>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	2b62      	cmp	r3, #98	; 0x62
 800165a:	dd02      	ble.n	8001662 <HAL_UART_RxCpltCallback+0x202>
			max = 98;
 800165c:	4b21      	ldr	r3, [pc, #132]	; (80016e4 <HAL_UART_RxCpltCallback+0x284>)
 800165e:	2262      	movs	r2, #98	; 0x62
 8001660:	601a      	str	r2, [r3, #0]
		if (max < 25)
 8001662:	4b20      	ldr	r3, [pc, #128]	; (80016e4 <HAL_UART_RxCpltCallback+0x284>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2b18      	cmp	r3, #24
 8001668:	dc02      	bgt.n	8001670 <HAL_UART_RxCpltCallback+0x210>
			max = 25;
 800166a:	4b1e      	ldr	r3, [pc, #120]	; (80016e4 <HAL_UART_RxCpltCallback+0x284>)
 800166c:	2219      	movs	r2, #25
 800166e:	601a      	str	r2, [r3, #0]
		//OBSLUGA BLEDU
		k = TIM4->CCR2;
 8001670:	4b1d      	ldr	r3, [pc, #116]	; (80016e8 <HAL_UART_RxCpltCallback+0x288>)
 8001672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001674:	461a      	mov	r2, r3
 8001676:	4b21      	ldr	r3, [pc, #132]	; (80016fc <HAL_UART_RxCpltCallback+0x29c>)
 8001678:	601a      	str	r2, [r3, #0]
		if (max == k)
 800167a:	4b1a      	ldr	r3, [pc, #104]	; (80016e4 <HAL_UART_RxCpltCallback+0x284>)
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	4b1f      	ldr	r3, [pc, #124]	; (80016fc <HAL_UART_RxCpltCallback+0x29c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	429a      	cmp	r2, r3
 8001684:	f000 81f5 	beq.w	8001a72 <HAL_UART_RxCpltCallback+0x612>
			break;
		if (max > k)
 8001688:	4b16      	ldr	r3, [pc, #88]	; (80016e4 <HAL_UART_RxCpltCallback+0x284>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b1b      	ldr	r3, [pc, #108]	; (80016fc <HAL_UART_RxCpltCallback+0x29c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	dd03      	ble.n	800169c <HAL_UART_RxCpltCallback+0x23c>
			flaga = 2;
 8001694:	4b17      	ldr	r3, [pc, #92]	; (80016f4 <HAL_UART_RxCpltCallback+0x294>)
 8001696:	2202      	movs	r2, #2
 8001698:	601a      	str	r2, [r3, #0]
 800169a:	e002      	b.n	80016a2 <HAL_UART_RxCpltCallback+0x242>
		else
			flaga = 3;
 800169c:	4b15      	ldr	r3, [pc, #84]	; (80016f4 <HAL_UART_RxCpltCallback+0x294>)
 800169e:	2203      	movs	r2, #3
 80016a0:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim2);
 80016a2:	4815      	ldr	r0, [pc, #84]	; (80016f8 <HAL_UART_RxCpltCallback+0x298>)
 80016a4:	f002 fd4f 	bl	8004146 <HAL_TIM_Base_Start_IT>
		if(odczyt==90){
 80016a8:	4b0a      	ldr	r3, [pc, #40]	; (80016d4 <HAL_UART_RxCpltCallback+0x274>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b5a      	cmp	r3, #90	; 0x5a
 80016ae:	f040 81e2 	bne.w	8001a76 <HAL_UART_RxCpltCallback+0x616>
			workspace = 1;
 80016b2:	4b13      	ldr	r3, [pc, #76]	; (8001700 <HAL_UART_RxCpltCallback+0x2a0>)
 80016b4:	2201      	movs	r2, #1
 80016b6:	601a      	str	r2, [r3, #0]
		}
		break;
 80016b8:	e1dd      	b.n	8001a76 <HAL_UART_RxCpltCallback+0x616>
 80016ba:	bf00      	nop
 80016bc:	f3af 8000 	nop.w
 80016c0:	8f5c28f6 	.word	0x8f5c28f6
 80016c4:	bfe0f5c2 	.word	0xbfe0f5c2
 80016c8:	33333333 	.word	0x33333333
 80016cc:	405dd333 	.word	0x405dd333
 80016d0:	20000240 	.word	0x20000240
 80016d4:	200003b8 	.word	0x200003b8
 80016d8:	08008ad0 	.word	0x08008ad0
 80016dc:	43340000 	.word	0x43340000
 80016e0:	42b40000 	.word	0x42b40000
 80016e4:	2000032c 	.word	0x2000032c
 80016e8:	40000800 	.word	0x40000800
 80016ec:	20000324 	.word	0x20000324
 80016f0:	20000250 	.word	0x20000250
 80016f4:	20000220 	.word	0x20000220
 80016f8:	20000404 	.word	0x20000404
 80016fc:	2000029c 	.word	0x2000029c
 8001700:	20000230 	.word	0x20000230
	case 'c':
		odczyt = atoi((char*) tmp);
 8001704:	f107 0308 	add.w	r3, r7, #8
 8001708:	4618      	mov	r0, r3
 800170a:	f004 fb7b 	bl	8005e04 <atoi>
 800170e:	4602      	mov	r2, r0
 8001710:	4ba5      	ldr	r3, [pc, #660]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 8001712:	601a      	str	r2, [r3, #0]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 8001714:	4ba5      	ldr	r3, [pc, #660]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4619      	mov	r1, r3
				Received[1], Received[2], Received[3]);
 800171a:	4ba4      	ldr	r3, [pc, #656]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 800171c:	785b      	ldrb	r3, [r3, #1]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 800171e:	461c      	mov	r4, r3
				Received[1], Received[2], Received[3]);
 8001720:	4ba2      	ldr	r3, [pc, #648]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 8001722:	789b      	ldrb	r3, [r3, #2]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 8001724:	461a      	mov	r2, r3
				Received[1], Received[2], Received[3]);
 8001726:	4ba1      	ldr	r3, [pc, #644]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 8001728:	78db      	ldrb	r3, [r3, #3]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 800172a:	f107 000c 	add.w	r0, r7, #12
 800172e:	9301      	str	r3, [sp, #4]
 8001730:	9200      	str	r2, [sp, #0]
 8001732:	4623      	mov	r3, r4
 8001734:	460a      	mov	r2, r1
 8001736:	499e      	ldr	r1, [pc, #632]	; (80019b0 <HAL_UART_RxCpltCallback+0x550>)
 8001738:	f004 fb9a 	bl	8005e70 <siprintf>
 800173c:	4603      	mov	r3, r0
 800173e:	87fb      	strh	r3, [r7, #62]	; 0x3e
		max = ((((float) odczyt / 180) * 90) + 30);
 8001740:	4b99      	ldr	r3, [pc, #612]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	ee07 3a90 	vmov	s15, r3
 8001748:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800174c:	eddf 6a99 	vldr	s13, [pc, #612]	; 80019b4 <HAL_UART_RxCpltCallback+0x554>
 8001750:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001754:	ed9f 7a98 	vldr	s14, [pc, #608]	; 80019b8 <HAL_UART_RxCpltCallback+0x558>
 8001758:	ee67 7a87 	vmul.f32	s15, s15, s14
 800175c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8001760:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001764:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001768:	ee17 2a90 	vmov	r2, s15
 800176c:	4b93      	ldr	r3, [pc, #588]	; (80019bc <HAL_UART_RxCpltCallback+0x55c>)
 800176e:	601a      	str	r2, [r3, #0]
		l = TIM4->CCR1;
 8001770:	4b93      	ldr	r3, [pc, #588]	; (80019c0 <HAL_UART_RxCpltCallback+0x560>)
 8001772:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001774:	461a      	mov	r2, r3
 8001776:	4b93      	ldr	r3, [pc, #588]	; (80019c4 <HAL_UART_RxCpltCallback+0x564>)
 8001778:	601a      	str	r2, [r3, #0]
		if (max == l)
 800177a:	4b90      	ldr	r3, [pc, #576]	; (80019bc <HAL_UART_RxCpltCallback+0x55c>)
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	4b91      	ldr	r3, [pc, #580]	; (80019c4 <HAL_UART_RxCpltCallback+0x564>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	429a      	cmp	r2, r3
 8001784:	f000 8179 	beq.w	8001a7a <HAL_UART_RxCpltCallback+0x61a>
			break;
		if (max > l)
 8001788:	4b8c      	ldr	r3, [pc, #560]	; (80019bc <HAL_UART_RxCpltCallback+0x55c>)
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4b8d      	ldr	r3, [pc, #564]	; (80019c4 <HAL_UART_RxCpltCallback+0x564>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	429a      	cmp	r2, r3
 8001792:	dd03      	ble.n	800179c <HAL_UART_RxCpltCallback+0x33c>
			flaga = 4;
 8001794:	4b8c      	ldr	r3, [pc, #560]	; (80019c8 <HAL_UART_RxCpltCallback+0x568>)
 8001796:	2204      	movs	r2, #4
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	e002      	b.n	80017a2 <HAL_UART_RxCpltCallback+0x342>
		else
			flaga = 5;
 800179c:	4b8a      	ldr	r3, [pc, #552]	; (80019c8 <HAL_UART_RxCpltCallback+0x568>)
 800179e:	2205      	movs	r2, #5
 80017a0:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim2);
 80017a2:	488a      	ldr	r0, [pc, #552]	; (80019cc <HAL_UART_RxCpltCallback+0x56c>)
 80017a4:	f002 fccf 	bl	8004146 <HAL_TIM_Base_Start_IT>
		break;
 80017a8:	e168      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
	case 'd':
		odczyt = atoi((char*) tmp);
 80017aa:	f107 0308 	add.w	r3, r7, #8
 80017ae:	4618      	mov	r0, r3
 80017b0:	f004 fb28 	bl	8005e04 <atoi>
 80017b4:	4602      	mov	r2, r0
 80017b6:	4b7c      	ldr	r3, [pc, #496]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 80017b8:	601a      	str	r2, [r3, #0]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 80017ba:	4b7c      	ldr	r3, [pc, #496]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	4619      	mov	r1, r3
				Received[1], Received[2], Received[3]);
 80017c0:	4b7a      	ldr	r3, [pc, #488]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 80017c2:	785b      	ldrb	r3, [r3, #1]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 80017c4:	461c      	mov	r4, r3
				Received[1], Received[2], Received[3]);
 80017c6:	4b79      	ldr	r3, [pc, #484]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 80017c8:	789b      	ldrb	r3, [r3, #2]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 80017ca:	461a      	mov	r2, r3
				Received[1], Received[2], Received[3]);
 80017cc:	4b77      	ldr	r3, [pc, #476]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 80017ce:	78db      	ldrb	r3, [r3, #3]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 80017d0:	f107 000c 	add.w	r0, r7, #12
 80017d4:	9301      	str	r3, [sp, #4]
 80017d6:	9200      	str	r2, [sp, #0]
 80017d8:	4623      	mov	r3, r4
 80017da:	460a      	mov	r2, r1
 80017dc:	4974      	ldr	r1, [pc, #464]	; (80019b0 <HAL_UART_RxCpltCallback+0x550>)
 80017de:	f004 fb47 	bl	8005e70 <siprintf>
 80017e2:	4603      	mov	r3, r0
 80017e4:	87fb      	strh	r3, [r7, #62]	; 0x3e
		max = odczyt + 25;
 80017e6:	4b70      	ldr	r3, [pc, #448]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	3319      	adds	r3, #25
 80017ec:	4a73      	ldr	r2, [pc, #460]	; (80019bc <HAL_UART_RxCpltCallback+0x55c>)
 80017ee:	6013      	str	r3, [r2, #0]
		TIM3->CCR2 = max;
 80017f0:	4b72      	ldr	r3, [pc, #456]	; (80019bc <HAL_UART_RxCpltCallback+0x55c>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	4b76      	ldr	r3, [pc, #472]	; (80019d0 <HAL_UART_RxCpltCallback+0x570>)
 80017f6:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 80017f8:	e140      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
	case 'e':
		//TIM5->CNT = 3875;
		odczyt = atoi((char*) tmp);
 80017fa:	f107 0308 	add.w	r3, r7, #8
 80017fe:	4618      	mov	r0, r3
 8001800:	f004 fb00 	bl	8005e04 <atoi>
 8001804:	4602      	mov	r2, r0
 8001806:	4b68      	ldr	r3, [pc, #416]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 8001808:	601a      	str	r2, [r3, #0]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 800180a:	4b68      	ldr	r3, [pc, #416]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 800180c:	781b      	ldrb	r3, [r3, #0]
 800180e:	4619      	mov	r1, r3
				Received[1], Received[2], Received[3]);
 8001810:	4b66      	ldr	r3, [pc, #408]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 8001812:	785b      	ldrb	r3, [r3, #1]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 8001814:	461c      	mov	r4, r3
				Received[1], Received[2], Received[3]);
 8001816:	4b65      	ldr	r3, [pc, #404]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 8001818:	789b      	ldrb	r3, [r3, #2]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 800181a:	461a      	mov	r2, r3
				Received[1], Received[2], Received[3]);
 800181c:	4b63      	ldr	r3, [pc, #396]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 800181e:	78db      	ldrb	r3, [r3, #3]
		size = sprintf((char*) Data, "Odebrano znak: %c%c%c%c\n\r", Received[0],
 8001820:	f107 000c 	add.w	r0, r7, #12
 8001824:	9301      	str	r3, [sp, #4]
 8001826:	9200      	str	r2, [sp, #0]
 8001828:	4623      	mov	r3, r4
 800182a:	460a      	mov	r2, r1
 800182c:	4960      	ldr	r1, [pc, #384]	; (80019b0 <HAL_UART_RxCpltCallback+0x550>)
 800182e:	f004 fb1f 	bl	8005e70 <siprintf>
 8001832:	4603      	mov	r3, r0
 8001834:	87fb      	strh	r3, [r7, #62]	; 0x3e
		positions = (odczyt * 32) + 1405;
 8001836:	4b5c      	ldr	r3, [pc, #368]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	015b      	lsls	r3, r3, #5
 800183c:	f203 537d 	addw	r3, r3, #1405	; 0x57d
 8001840:	4a64      	ldr	r2, [pc, #400]	; (80019d4 <HAL_UART_RxCpltCallback+0x574>)
 8001842:	6013      	str	r3, [r2, #0]
		if (positions < TIM5->CNT) {
 8001844:	4b64      	ldr	r3, [pc, #400]	; (80019d8 <HAL_UART_RxCpltCallback+0x578>)
 8001846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001848:	4a62      	ldr	r2, [pc, #392]	; (80019d4 <HAL_UART_RxCpltCallback+0x574>)
 800184a:	6812      	ldr	r2, [r2, #0]
 800184c:	4293      	cmp	r3, r2
 800184e:	d909      	bls.n	8001864 <HAL_UART_RxCpltCallback+0x404>
			kierunek(0, 1, 1, 0); //obrot w prawo
 8001850:	2300      	movs	r3, #0
 8001852:	2201      	movs	r2, #1
 8001854:	2101      	movs	r1, #1
 8001856:	2000      	movs	r0, #0
 8001858:	f7ff fb76 	bl	8000f48 <kierunek>
			obrot = 1;
 800185c:	4b5f      	ldr	r3, [pc, #380]	; (80019dc <HAL_UART_RxCpltCallback+0x57c>)
 800185e:	2201      	movs	r2, #1
 8001860:	601a      	str	r2, [r3, #0]
 8001862:	e009      	b.n	8001878 <HAL_UART_RxCpltCallback+0x418>
		} else {
			kierunek(1, 0, 0, 1); //obrot w lewo
 8001864:	2301      	movs	r3, #1
 8001866:	2200      	movs	r2, #0
 8001868:	2100      	movs	r1, #0
 800186a:	2001      	movs	r0, #1
 800186c:	f7ff fb6c 	bl	8000f48 <kierunek>
			obrot = -1;
 8001870:	4b5a      	ldr	r3, [pc, #360]	; (80019dc <HAL_UART_RxCpltCallback+0x57c>)
 8001872:	f04f 32ff 	mov.w	r2, #4294967295
 8001876:	601a      	str	r2, [r3, #0]
		}
		TIM1->CCR2 = 60;
 8001878:	4b59      	ldr	r3, [pc, #356]	; (80019e0 <HAL_UART_RxCpltCallback+0x580>)
 800187a:	223c      	movs	r2, #60	; 0x3c
 800187c:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR4 = 40;
 800187e:	4b58      	ldr	r3, [pc, #352]	; (80019e0 <HAL_UART_RxCpltCallback+0x580>)
 8001880:	2228      	movs	r2, #40	; 0x28
 8001882:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_TIM_Base_Start_IT(&htim9);
 8001884:	4857      	ldr	r0, [pc, #348]	; (80019e4 <HAL_UART_RxCpltCallback+0x584>)
 8001886:	f002 fc5e 	bl	8004146 <HAL_TIM_Base_Start_IT>
		break;
 800188a:	e0f7      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
	case 'f': //jazda do przodu
		kierunek(1, 0, 1, 0);
 800188c:	2300      	movs	r3, #0
 800188e:	2201      	movs	r2, #1
 8001890:	2100      	movs	r1, #0
 8001892:	2001      	movs	r0, #1
 8001894:	f7ff fb58 	bl	8000f48 <kierunek>
		TIM1->CCR2 = 100;
 8001898:	4b51      	ldr	r3, [pc, #324]	; (80019e0 <HAL_UART_RxCpltCallback+0x580>)
 800189a:	2264      	movs	r2, #100	; 0x64
 800189c:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR4 = 70;
 800189e:	4b50      	ldr	r3, [pc, #320]	; (80019e0 <HAL_UART_RxCpltCallback+0x580>)
 80018a0:	2246      	movs	r2, #70	; 0x46
 80018a2:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 80018a4:	e0ea      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
	case 'g': //zatrzymanie
		kierunek(1, 1, 1, 1);
 80018a6:	2301      	movs	r3, #1
 80018a8:	2201      	movs	r2, #1
 80018aa:	2101      	movs	r1, #1
 80018ac:	2001      	movs	r0, #1
 80018ae:	f7ff fb4b 	bl	8000f48 <kierunek>
		TIM5->CNT = 7000;
 80018b2:	4b49      	ldr	r3, [pc, #292]	; (80019d8 <HAL_UART_RxCpltCallback+0x578>)
 80018b4:	f641 3258 	movw	r2, #7000	; 0x1b58
 80018b8:	625a      	str	r2, [r3, #36]	; 0x24
		break;
 80018ba:	e0df      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
	case 'V':
		HAL_UART_Transmit_IT(&huart6, Data, size);
 80018bc:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80018be:	f107 030c 	add.w	r3, r7, #12
 80018c2:	4619      	mov	r1, r3
 80018c4:	4848      	ldr	r0, [pc, #288]	; (80019e8 <HAL_UART_RxCpltCallback+0x588>)
 80018c6:	f003 fc50 	bl	800516a <HAL_UART_Transmit_IT>
		HAL_UART_Receive_IT(&huart6, (uint8_t*) &Received, 5);
 80018ca:	2205      	movs	r2, #5
 80018cc:	4937      	ldr	r1, [pc, #220]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 80018ce:	4846      	ldr	r0, [pc, #280]	; (80019e8 <HAL_UART_RxCpltCallback+0x588>)
 80018d0:	f003 fc90 	bl	80051f4 <HAL_UART_Receive_IT>
		return;
 80018d4:	e0de      	b.n	8001a94 <HAL_UART_RxCpltCallback+0x634>
		break;
	case 'x':
		odczyt = atoi((char*) &Received[1]);
 80018d6:	4845      	ldr	r0, [pc, #276]	; (80019ec <HAL_UART_RxCpltCallback+0x58c>)
 80018d8:	f004 fa94 	bl	8005e04 <atoi>
 80018dc:	4602      	mov	r2, r0
 80018de:	4b32      	ldr	r3, [pc, #200]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 80018e0:	601a      	str	r2, [r3, #0]
		target.x = odczyt;
 80018e2:	4b31      	ldr	r3, [pc, #196]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	ee07 3a90 	vmov	s15, r3
 80018ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ee:	4b40      	ldr	r3, [pc, #256]	; (80019f0 <HAL_UART_RxCpltCallback+0x590>)
 80018f0:	edc3 7a00 	vstr	s15, [r3]
		HAL_UART_Transmit_IT(&huart6, Data, size);
 80018f4:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80018f6:	f107 030c 	add.w	r3, r7, #12
 80018fa:	4619      	mov	r1, r3
 80018fc:	483a      	ldr	r0, [pc, #232]	; (80019e8 <HAL_UART_RxCpltCallback+0x588>)
 80018fe:	f003 fc34 	bl	800516a <HAL_UART_Transmit_IT>
		HAL_UART_Receive_IT(&huart6, (uint8_t*) &Received, 5);
 8001902:	2205      	movs	r2, #5
 8001904:	4929      	ldr	r1, [pc, #164]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 8001906:	4838      	ldr	r0, [pc, #224]	; (80019e8 <HAL_UART_RxCpltCallback+0x588>)
 8001908:	f003 fc74 	bl	80051f4 <HAL_UART_Receive_IT>
		return;
 800190c:	e0c2      	b.n	8001a94 <HAL_UART_RxCpltCallback+0x634>
		break;
	case 'y':
		odczyt = atoi((char*) &Received[1]);
 800190e:	4837      	ldr	r0, [pc, #220]	; (80019ec <HAL_UART_RxCpltCallback+0x58c>)
 8001910:	f004 fa78 	bl	8005e04 <atoi>
 8001914:	4602      	mov	r2, r0
 8001916:	4b24      	ldr	r3, [pc, #144]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 8001918:	601a      	str	r2, [r3, #0]
		target.y = odczyt;
 800191a:	4b23      	ldr	r3, [pc, #140]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	ee07 3a90 	vmov	s15, r3
 8001922:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001926:	4b32      	ldr	r3, [pc, #200]	; (80019f0 <HAL_UART_RxCpltCallback+0x590>)
 8001928:	edc3 7a01 	vstr	s15, [r3, #4]
		HAL_UART_Transmit_IT(&huart6, Data, size);
 800192c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 800192e:	f107 030c 	add.w	r3, r7, #12
 8001932:	4619      	mov	r1, r3
 8001934:	482c      	ldr	r0, [pc, #176]	; (80019e8 <HAL_UART_RxCpltCallback+0x588>)
 8001936:	f003 fc18 	bl	800516a <HAL_UART_Transmit_IT>
		HAL_UART_Receive_IT(&huart6, (uint8_t*) &Received, 5);
 800193a:	2205      	movs	r2, #5
 800193c:	491b      	ldr	r1, [pc, #108]	; (80019ac <HAL_UART_RxCpltCallback+0x54c>)
 800193e:	482a      	ldr	r0, [pc, #168]	; (80019e8 <HAL_UART_RxCpltCallback+0x588>)
 8001940:	f003 fc58 	bl	80051f4 <HAL_UART_Receive_IT>
		return;
 8001944:	e0a6      	b.n	8001a94 <HAL_UART_RxCpltCallback+0x634>
		break;
	case 'z':
		odczyt = atoi((char*) &Received[1]);
 8001946:	4829      	ldr	r0, [pc, #164]	; (80019ec <HAL_UART_RxCpltCallback+0x58c>)
 8001948:	f004 fa5c 	bl	8005e04 <atoi>
 800194c:	4602      	mov	r2, r0
 800194e:	4b16      	ldr	r3, [pc, #88]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 8001950:	601a      	str	r2, [r3, #0]
		target.z = odczyt;
 8001952:	4b15      	ldr	r3, [pc, #84]	; (80019a8 <HAL_UART_RxCpltCallback+0x548>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	ee07 3a90 	vmov	s15, r3
 800195a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800195e:	4b24      	ldr	r3, [pc, #144]	; (80019f0 <HAL_UART_RxCpltCallback+0x590>)
 8001960:	edc3 7a02 	vstr	s15, [r3, #8]
		goFABRIK = 1;
 8001964:	4b23      	ldr	r3, [pc, #140]	; (80019f4 <HAL_UART_RxCpltCallback+0x594>)
 8001966:	2201      	movs	r2, #1
 8001968:	601a      	str	r2, [r3, #0]
		break;
 800196a:	e087      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
	case 'h':
		max1 = 120;
 800196c:	4b22      	ldr	r3, [pc, #136]	; (80019f8 <HAL_UART_RxCpltCallback+0x598>)
 800196e:	2278      	movs	r2, #120	; 0x78
 8001970:	601a      	str	r2, [r3, #0]
		i = TIM4->CCR4;
 8001972:	4b13      	ldr	r3, [pc, #76]	; (80019c0 <HAL_UART_RxCpltCallback+0x560>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	461a      	mov	r2, r3
 8001978:	4b20      	ldr	r3, [pc, #128]	; (80019fc <HAL_UART_RxCpltCallback+0x59c>)
 800197a:	601a      	str	r2, [r3, #0]
		j = TIM4->CCR3;
 800197c:	4b10      	ldr	r3, [pc, #64]	; (80019c0 <HAL_UART_RxCpltCallback+0x560>)
 800197e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001980:	461a      	mov	r2, r3
 8001982:	4b1f      	ldr	r3, [pc, #124]	; (8001a00 <HAL_UART_RxCpltCallback+0x5a0>)
 8001984:	601a      	str	r2, [r3, #0]
		if (max1 == i) {
 8001986:	4b1c      	ldr	r3, [pc, #112]	; (80019f8 <HAL_UART_RxCpltCallback+0x598>)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	4b1c      	ldr	r3, [pc, #112]	; (80019fc <HAL_UART_RxCpltCallback+0x59c>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	429a      	cmp	r2, r3
 8001990:	d03e      	beq.n	8001a10 <HAL_UART_RxCpltCallback+0x5b0>
			//nic nie rob
		} else if (max1 > i)
 8001992:	4b19      	ldr	r3, [pc, #100]	; (80019f8 <HAL_UART_RxCpltCallback+0x598>)
 8001994:	681a      	ldr	r2, [r3, #0]
 8001996:	4b19      	ldr	r3, [pc, #100]	; (80019fc <HAL_UART_RxCpltCallback+0x59c>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	dd34      	ble.n	8001a08 <HAL_UART_RxCpltCallback+0x5a8>
			flagaF1 = 1;
 800199e:	4b19      	ldr	r3, [pc, #100]	; (8001a04 <HAL_UART_RxCpltCallback+0x5a4>)
 80019a0:	2201      	movs	r2, #1
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	e034      	b.n	8001a10 <HAL_UART_RxCpltCallback+0x5b0>
 80019a6:	bf00      	nop
 80019a8:	200003b8 	.word	0x200003b8
 80019ac:	20000240 	.word	0x20000240
 80019b0:	08008ad0 	.word	0x08008ad0
 80019b4:	43340000 	.word	0x43340000
 80019b8:	42b40000 	.word	0x42b40000
 80019bc:	2000032c 	.word	0x2000032c
 80019c0:	40000800 	.word	0x40000800
 80019c4:	20000298 	.word	0x20000298
 80019c8:	20000220 	.word	0x20000220
 80019cc:	20000404 	.word	0x20000404
 80019d0:	40000400 	.word	0x40000400
 80019d4:	20000400 	.word	0x20000400
 80019d8:	40000c00 	.word	0x40000c00
 80019dc:	20000228 	.word	0x20000228
 80019e0:	40010000 	.word	0x40010000
 80019e4:	20000374 	.word	0x20000374
 80019e8:	200003c0 	.word	0x200003c0
 80019ec:	20000241 	.word	0x20000241
 80019f0:	20000444 	.word	0x20000444
 80019f4:	2000022c 	.word	0x2000022c
 80019f8:	20000330 	.word	0x20000330
 80019fc:	20000324 	.word	0x20000324
 8001a00:	20000250 	.word	0x20000250
 8001a04:	200003bc 	.word	0x200003bc
		else
			flagaF1 = -1;
 8001a08:	4b24      	ldr	r3, [pc, #144]	; (8001a9c <HAL_UART_RxCpltCallback+0x63c>)
 8001a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a0e:	601a      	str	r2, [r3, #0]

		max2 = 98;
 8001a10:	4b23      	ldr	r3, [pc, #140]	; (8001aa0 <HAL_UART_RxCpltCallback+0x640>)
 8001a12:	2262      	movs	r2, #98	; 0x62
 8001a14:	601a      	str	r2, [r3, #0]
		if (max2 > 98)
 8001a16:	4b22      	ldr	r3, [pc, #136]	; (8001aa0 <HAL_UART_RxCpltCallback+0x640>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	2b62      	cmp	r3, #98	; 0x62
 8001a1c:	dd02      	ble.n	8001a24 <HAL_UART_RxCpltCallback+0x5c4>
			max2 = 98;
 8001a1e:	4b20      	ldr	r3, [pc, #128]	; (8001aa0 <HAL_UART_RxCpltCallback+0x640>)
 8001a20:	2262      	movs	r2, #98	; 0x62
 8001a22:	601a      	str	r2, [r3, #0]
		if (max2 < 25)
 8001a24:	4b1e      	ldr	r3, [pc, #120]	; (8001aa0 <HAL_UART_RxCpltCallback+0x640>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	2b18      	cmp	r3, #24
 8001a2a:	dc02      	bgt.n	8001a32 <HAL_UART_RxCpltCallback+0x5d2>
			max2 = 25;
 8001a2c:	4b1c      	ldr	r3, [pc, #112]	; (8001aa0 <HAL_UART_RxCpltCallback+0x640>)
 8001a2e:	2219      	movs	r2, #25
 8001a30:	601a      	str	r2, [r3, #0]
		k = TIM4->CCR2;
 8001a32:	4b1c      	ldr	r3, [pc, #112]	; (8001aa4 <HAL_UART_RxCpltCallback+0x644>)
 8001a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a36:	461a      	mov	r2, r3
 8001a38:	4b1b      	ldr	r3, [pc, #108]	; (8001aa8 <HAL_UART_RxCpltCallback+0x648>)
 8001a3a:	601a      	str	r2, [r3, #0]
		if (max2 == k) {
 8001a3c:	4b18      	ldr	r3, [pc, #96]	; (8001aa0 <HAL_UART_RxCpltCallback+0x640>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4b19      	ldr	r3, [pc, #100]	; (8001aa8 <HAL_UART_RxCpltCallback+0x648>)
 8001a42:	681b      	ldr	r3, [r3, #0]
			//nic nie rob
		}
		if (max2 > k)
 8001a44:	4b16      	ldr	r3, [pc, #88]	; (8001aa0 <HAL_UART_RxCpltCallback+0x640>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4b17      	ldr	r3, [pc, #92]	; (8001aa8 <HAL_UART_RxCpltCallback+0x648>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	dd03      	ble.n	8001a58 <HAL_UART_RxCpltCallback+0x5f8>
			flagaF2 = 1;
 8001a50:	4b16      	ldr	r3, [pc, #88]	; (8001aac <HAL_UART_RxCpltCallback+0x64c>)
 8001a52:	2201      	movs	r2, #1
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	e003      	b.n	8001a60 <HAL_UART_RxCpltCallback+0x600>
		else
			flagaF2 = -1;
 8001a58:	4b14      	ldr	r3, [pc, #80]	; (8001aac <HAL_UART_RxCpltCallback+0x64c>)
 8001a5a:	f04f 32ff 	mov.w	r2, #4294967295
 8001a5e:	601a      	str	r2, [r3, #0]
		flaga = 10;
 8001a60:	4b13      	ldr	r3, [pc, #76]	; (8001ab0 <HAL_UART_RxCpltCallback+0x650>)
 8001a62:	220a      	movs	r2, #10
 8001a64:	601a      	str	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim2);
 8001a66:	4813      	ldr	r0, [pc, #76]	; (8001ab4 <HAL_UART_RxCpltCallback+0x654>)
 8001a68:	f002 fb6d 	bl	8004146 <HAL_TIM_Base_Start_IT>
		break;
 8001a6c:	e006      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
			break;
 8001a6e:	bf00      	nop
 8001a70:	e004      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
			break;
 8001a72:	bf00      	nop
 8001a74:	e002      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
		break;
 8001a76:	bf00      	nop
 8001a78:	e000      	b.n	8001a7c <HAL_UART_RxCpltCallback+0x61c>
			break;
 8001a7a:	bf00      	nop
	}

	HAL_UART_Transmit_IT(&huart6, Data, size); // Rozpoczecie nadawania danych z wykorzystaniem przerwan
 8001a7c:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8001a7e:	f107 030c 	add.w	r3, r7, #12
 8001a82:	4619      	mov	r1, r3
 8001a84:	480c      	ldr	r0, [pc, #48]	; (8001ab8 <HAL_UART_RxCpltCallback+0x658>)
 8001a86:	f003 fb70 	bl	800516a <HAL_UART_Transmit_IT>
	HAL_UART_Receive_IT(&huart6, (uint8_t*) &Received, 4); // Ponowne włączenie nasłuchiwania
 8001a8a:	2204      	movs	r2, #4
 8001a8c:	490b      	ldr	r1, [pc, #44]	; (8001abc <HAL_UART_RxCpltCallback+0x65c>)
 8001a8e:	480a      	ldr	r0, [pc, #40]	; (8001ab8 <HAL_UART_RxCpltCallback+0x658>)
 8001a90:	f003 fbb0 	bl	80051f4 <HAL_UART_Receive_IT>
}
 8001a94:	3744      	adds	r7, #68	; 0x44
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd90      	pop	{r4, r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	200003bc 	.word	0x200003bc
 8001aa0:	20000328 	.word	0x20000328
 8001aa4:	40000800 	.word	0x40000800
 8001aa8:	2000029c 	.word	0x2000029c
 8001aac:	2000024c 	.word	0x2000024c
 8001ab0:	20000220 	.word	0x20000220
 8001ab4:	20000404 	.word	0x20000404
 8001ab8:	200003c0 	.word	0x200003c0
 8001abc:	20000240 	.word	0x20000240

08001ac0 <distanceBetween>:

int distanceBetween(struct point start, struct point end) {
 8001ac0:	b5b0      	push	{r4, r5, r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	eeb0 5a40 	vmov.f32	s10, s0
 8001aca:	eef0 5a60 	vmov.f32	s11, s1
 8001ace:	eeb0 6a41 	vmov.f32	s12, s2
 8001ad2:	eef0 6a61 	vmov.f32	s13, s3
 8001ad6:	eeb0 7a42 	vmov.f32	s14, s4
 8001ada:	eef0 7a62 	vmov.f32	s15, s5
 8001ade:	ed87 5a03 	vstr	s10, [r7, #12]
 8001ae2:	edc7 5a04 	vstr	s11, [r7, #16]
 8001ae6:	ed87 6a05 	vstr	s12, [r7, #20]
 8001aea:	edc7 6a00 	vstr	s13, [r7]
 8001aee:	ed87 7a01 	vstr	s14, [r7, #4]
 8001af2:	edc7 7a02 	vstr	s15, [r7, #8]
	return sqrt(
			pow(end.x - start.x, 2) + pow(end.y - start.y, 2)
 8001af6:	ed97 7a00 	vldr	s14, [r7]
 8001afa:	edd7 7a03 	vldr	s15, [r7, #12]
 8001afe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b02:	ee17 0a90 	vmov	r0, s15
 8001b06:	f7fe fd1f 	bl	8000548 <__aeabi_f2d>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	460c      	mov	r4, r1
 8001b0e:	ed9f 1b28 	vldr	d1, [pc, #160]	; 8001bb0 <distanceBetween+0xf0>
 8001b12:	ec44 3b10 	vmov	d0, r3, r4
 8001b16:	f004 ff83 	bl	8006a20 <pow>
 8001b1a:	ec55 4b10 	vmov	r4, r5, d0
 8001b1e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b22:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b2a:	ee17 0a90 	vmov	r0, s15
 8001b2e:	f7fe fd0b 	bl	8000548 <__aeabi_f2d>
 8001b32:	4602      	mov	r2, r0
 8001b34:	460b      	mov	r3, r1
 8001b36:	ed9f 1b1e 	vldr	d1, [pc, #120]	; 8001bb0 <distanceBetween+0xf0>
 8001b3a:	ec43 2b10 	vmov	d0, r2, r3
 8001b3e:	f004 ff6f 	bl	8006a20 <pow>
 8001b42:	ec53 2b10 	vmov	r2, r3, d0
 8001b46:	4620      	mov	r0, r4
 8001b48:	4629      	mov	r1, r5
 8001b4a:	f7fe fb9f 	bl	800028c <__adddf3>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	460c      	mov	r4, r1
 8001b52:	4625      	mov	r5, r4
 8001b54:	461c      	mov	r4, r3
					+ pow(end.z - start.z, 2));
 8001b56:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b62:	ee17 0a90 	vmov	r0, s15
 8001b66:	f7fe fcef 	bl	8000548 <__aeabi_f2d>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8001bb0 <distanceBetween+0xf0>
 8001b72:	ec43 2b10 	vmov	d0, r2, r3
 8001b76:	f004 ff53 	bl	8006a20 <pow>
 8001b7a:	ec53 2b10 	vmov	r2, r3, d0
	return sqrt(
 8001b7e:	4620      	mov	r0, r4
 8001b80:	4629      	mov	r1, r5
 8001b82:	f7fe fb83 	bl	800028c <__adddf3>
 8001b86:	4603      	mov	r3, r0
 8001b88:	460c      	mov	r4, r1
 8001b8a:	ec44 3b17 	vmov	d7, r3, r4
 8001b8e:	eeb0 0a47 	vmov.f32	s0, s14
 8001b92:	eef0 0a67 	vmov.f32	s1, s15
 8001b96:	f005 f8b3 	bl	8006d00 <sqrt>
 8001b9a:	ec54 3b10 	vmov	r3, r4, d0
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	4621      	mov	r1, r4
 8001ba2:	f7fe ffd9 	bl	8000b58 <__aeabi_d2iz>
 8001ba6:	4603      	mov	r3, r0
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	3718      	adds	r7, #24
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bdb0      	pop	{r4, r5, r7, pc}
 8001bb0:	00000000 	.word	0x00000000
 8001bb4:	40000000 	.word	0x40000000

08001bb8 <fabrik>:

void fabrik(struct point pStart, struct point pMiddle, struct point pEnd,
		struct point target) {
 8001bb8:	b5b0      	push	{r4, r5, r7, lr}
 8001bba:	ed2d 8b02 	vpush	{d8}
 8001bbe:	b098      	sub	sp, #96	; 0x60
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	eeb0 6a44 	vmov.f32	s12, s8
 8001bc6:	eef0 6a64 	vmov.f32	s13, s9
 8001bca:	eeb0 7a45 	vmov.f32	s14, s10
 8001bce:	eef0 7a65 	vmov.f32	s15, s11
 8001bd2:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8001bd6:	edc7 0a0a 	vstr	s1, [r7, #40]	; 0x28
 8001bda:	ed87 1a0b 	vstr	s2, [r7, #44]	; 0x2c
 8001bde:	edc7 1a06 	vstr	s3, [r7, #24]
 8001be2:	ed87 2a07 	vstr	s4, [r7, #28]
 8001be6:	edc7 2a08 	vstr	s5, [r7, #32]
 8001bea:	ed87 3a03 	vstr	s6, [r7, #12]
 8001bee:	edc7 3a04 	vstr	s7, [r7, #16]
 8001bf2:	ed87 6a05 	vstr	s12, [r7, #20]
 8001bf6:	edc7 6a00 	vstr	s13, [r7]
 8001bfa:	ed87 7a01 	vstr	s14, [r7, #4]
 8001bfe:	edc7 7a02 	vstr	s15, [r7, #8]
	float distance = distanceBetween(pStart,target);
 8001c02:	ed97 5a00 	vldr	s10, [r7]
 8001c06:	edd7 5a01 	vldr	s11, [r7, #4]
 8001c0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8001c0e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001c12:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001c16:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c1a:	eef0 1a45 	vmov.f32	s3, s10
 8001c1e:	eeb0 2a65 	vmov.f32	s4, s11
 8001c22:	eef0 2a46 	vmov.f32	s5, s12
 8001c26:	eeb0 0a66 	vmov.f32	s0, s13
 8001c2a:	eef0 0a47 	vmov.f32	s1, s14
 8001c2e:	eeb0 1a67 	vmov.f32	s2, s15
 8001c32:	f7ff ff45 	bl	8001ac0 <distanceBetween>
 8001c36:	ee07 0a90 	vmov	s15, r0
 8001c3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c3e:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
	float diffrence;
	float rSM, rME;
	float lambdaME, lambdaSM;
	float alfa, beta, gamma;
	struct point B = pStart;
 8001c42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c46:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8001c4a:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c4c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (distance > L1 + L2) {
 8001c50:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001c54:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001ca8 <fabrik+0xf0>
 8001c58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c60:	f300 839a 	bgt.w	8002398 <fabrik+0x7e0>
		//punkt poza obszarem roboczym
	} else {
		diffrence = distanceBetween(pStart, pEnd);
 8001c64:	ed97 5a03 	vldr	s10, [r7, #12]
 8001c68:	edd7 5a04 	vldr	s11, [r7, #16]
 8001c6c:	ed97 6a05 	vldr	s12, [r7, #20]
 8001c70:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001c74:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8001c78:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001c7c:	eef0 1a45 	vmov.f32	s3, s10
 8001c80:	eeb0 2a65 	vmov.f32	s4, s11
 8001c84:	eef0 2a46 	vmov.f32	s5, s12
 8001c88:	eeb0 0a66 	vmov.f32	s0, s13
 8001c8c:	eef0 0a47 	vmov.f32	s1, s14
 8001c90:	eeb0 1a67 	vmov.f32	s2, s15
 8001c94:	f7ff ff14 	bl	8001ac0 <distanceBetween>
 8001c98:	ee07 0a90 	vmov	s15, r0
 8001c9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ca0:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		while (diffrence > TOLERANCE) {
 8001ca4:	e1c5      	b.n	8002032 <fabrik+0x47a>
 8001ca6:	bf00      	nop
 8001ca8:	44034000 	.word	0x44034000
 8001cac:	433a0000 	.word	0x433a0000
 8001cb0:	43a98000 	.word	0x43a98000
 8001cb4:	43340000 	.word	0x43340000

			pEnd = target;
 8001cb8:	f107 030c 	add.w	r3, r7, #12
 8001cbc:	463a      	mov	r2, r7
 8001cbe:	ca07      	ldmia	r2, {r0, r1, r2}
 8001cc0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			rME = distanceBetween(pEnd, pMiddle);
 8001cc4:	ed97 5a06 	vldr	s10, [r7, #24]
 8001cc8:	edd7 5a07 	vldr	s11, [r7, #28]
 8001ccc:	ed97 6a08 	vldr	s12, [r7, #32]
 8001cd0:	edd7 6a03 	vldr	s13, [r7, #12]
 8001cd4:	ed97 7a04 	vldr	s14, [r7, #16]
 8001cd8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001cdc:	eef0 1a45 	vmov.f32	s3, s10
 8001ce0:	eeb0 2a65 	vmov.f32	s4, s11
 8001ce4:	eef0 2a46 	vmov.f32	s5, s12
 8001ce8:	eeb0 0a66 	vmov.f32	s0, s13
 8001cec:	eef0 0a47 	vmov.f32	s1, s14
 8001cf0:	eeb0 1a67 	vmov.f32	s2, s15
 8001cf4:	f7ff fee4 	bl	8001ac0 <distanceBetween>
 8001cf8:	ee07 0a90 	vmov	s15, r0
 8001cfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d00:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
			lambdaME = L2 / rME;
 8001d04:	ed5f 6a16 	vldr	s13, [pc, #-88]	; 8001cb0 <fabrik+0xf8>
 8001d08:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001d0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d10:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
			pMiddle.x = (1 - lambdaME) * pEnd.x + lambdaME * pMiddle.x;
 8001d14:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001d18:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d1c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d20:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d28:	edd7 6a06 	vldr	s13, [r7, #24]
 8001d2c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d30:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d38:	edc7 7a06 	vstr	s15, [r7, #24]
			pMiddle.y = (1 - lambdaME) * pEnd.y + lambdaME * pMiddle.y;
 8001d3c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001d40:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d48:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d50:	edd7 6a07 	vldr	s13, [r7, #28]
 8001d54:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d60:	edc7 7a07 	vstr	s15, [r7, #28]
			pMiddle.z = (1 - lambdaME) * pEnd.z + lambdaME * pMiddle.z;
 8001d64:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001d68:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d6c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d70:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d78:	edd7 6a08 	vldr	s13, [r7, #32]
 8001d7c:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d88:	edc7 7a08 	vstr	s15, [r7, #32]

			rSM = distanceBetween(pMiddle, pStart);
 8001d8c:	ed97 5a09 	vldr	s10, [r7, #36]	; 0x24
 8001d90:	edd7 5a0a 	vldr	s11, [r7, #40]	; 0x28
 8001d94:	ed97 6a0b 	vldr	s12, [r7, #44]	; 0x2c
 8001d98:	edd7 6a06 	vldr	s13, [r7, #24]
 8001d9c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001da0:	edd7 7a08 	vldr	s15, [r7, #32]
 8001da4:	eef0 1a45 	vmov.f32	s3, s10
 8001da8:	eeb0 2a65 	vmov.f32	s4, s11
 8001dac:	eef0 2a46 	vmov.f32	s5, s12
 8001db0:	eeb0 0a66 	vmov.f32	s0, s13
 8001db4:	eef0 0a47 	vmov.f32	s1, s14
 8001db8:	eeb0 1a67 	vmov.f32	s2, s15
 8001dbc:	f7ff fe80 	bl	8001ac0 <distanceBetween>
 8001dc0:	ee07 0a90 	vmov	s15, r0
 8001dc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dc8:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
			lambdaSM = L1 / rSM;
 8001dcc:	ed5f 6a49 	vldr	s13, [pc, #-292]	; 8001cac <fabrik+0xf4>
 8001dd0:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001dd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dd8:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
			pStart.x = (1 - lambdaSM) * pMiddle.x + lambdaSM * pStart.x;
 8001ddc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001de0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001de4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001de8:	edd7 7a06 	vldr	s15, [r7, #24]
 8001dec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001df0:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8001df4:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001df8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001dfc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e00:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			pStart.y = (1 - lambdaSM) * pMiddle.y + lambdaSM * pStart.y;
 8001e04:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e08:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001e0c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e10:	edd7 7a07 	vldr	s15, [r7, #28]
 8001e14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e18:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8001e1c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001e20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e28:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
			pStart.z = (1 - lambdaSM) * pMiddle.z + lambdaSM * pStart.z;
 8001e2c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e30:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001e34:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e38:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e3c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e40:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8001e44:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001e48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e50:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

			pStart = B;
 8001e54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e58:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001e5c:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e5e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			rSM = distanceBetween(pMiddle, pStart);
 8001e62:	ed97 5a09 	vldr	s10, [r7, #36]	; 0x24
 8001e66:	edd7 5a0a 	vldr	s11, [r7, #40]	; 0x28
 8001e6a:	ed97 6a0b 	vldr	s12, [r7, #44]	; 0x2c
 8001e6e:	edd7 6a06 	vldr	s13, [r7, #24]
 8001e72:	ed97 7a07 	vldr	s14, [r7, #28]
 8001e76:	edd7 7a08 	vldr	s15, [r7, #32]
 8001e7a:	eef0 1a45 	vmov.f32	s3, s10
 8001e7e:	eeb0 2a65 	vmov.f32	s4, s11
 8001e82:	eef0 2a46 	vmov.f32	s5, s12
 8001e86:	eeb0 0a66 	vmov.f32	s0, s13
 8001e8a:	eef0 0a47 	vmov.f32	s1, s14
 8001e8e:	eeb0 1a67 	vmov.f32	s2, s15
 8001e92:	f7ff fe15 	bl	8001ac0 <distanceBetween>
 8001e96:	ee07 0a90 	vmov	s15, r0
 8001e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e9e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
			lambdaSM = L1 / rSM;
 8001ea2:	ed5f 6a7e 	vldr	s13, [pc, #-504]	; 8001cac <fabrik+0xf4>
 8001ea6:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001eaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eae:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
			pMiddle.x = (1 - lambdaSM) * pStart.x + lambdaSM * pMiddle.x;
 8001eb2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001eb6:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001eba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ebe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001ec2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ec6:	edd7 6a06 	vldr	s13, [r7, #24]
 8001eca:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ece:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ed2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ed6:	edc7 7a06 	vstr	s15, [r7, #24]
			pMiddle.y = (1 - lambdaSM) * pStart.y + lambdaSM * pMiddle.y;
 8001eda:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001ede:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ee2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ee6:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001eea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001eee:	edd7 6a07 	vldr	s13, [r7, #28]
 8001ef2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001ef6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001efa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001efe:	edc7 7a07 	vstr	s15, [r7, #28]
			pMiddle.z = (1 - lambdaSM) * pStart.z + lambdaSM * pMiddle.z;
 8001f02:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f06:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001f0a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f0e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001f12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f16:	edd7 6a08 	vldr	s13, [r7, #32]
 8001f1a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001f1e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f22:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f26:	edc7 7a08 	vstr	s15, [r7, #32]

			rME = distanceBetween(pEnd, pMiddle);
 8001f2a:	ed97 5a06 	vldr	s10, [r7, #24]
 8001f2e:	edd7 5a07 	vldr	s11, [r7, #28]
 8001f32:	ed97 6a08 	vldr	s12, [r7, #32]
 8001f36:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f3a:	ed97 7a04 	vldr	s14, [r7, #16]
 8001f3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f42:	eef0 1a45 	vmov.f32	s3, s10
 8001f46:	eeb0 2a65 	vmov.f32	s4, s11
 8001f4a:	eef0 2a46 	vmov.f32	s5, s12
 8001f4e:	eeb0 0a66 	vmov.f32	s0, s13
 8001f52:	eef0 0a47 	vmov.f32	s1, s14
 8001f56:	eeb0 1a67 	vmov.f32	s2, s15
 8001f5a:	f7ff fdb1 	bl	8001ac0 <distanceBetween>
 8001f5e:	ee07 0a90 	vmov	s15, r0
 8001f62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f66:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
			lambdaME = L2 / rME;
 8001f6a:	ed5f 6aaf 	vldr	s13, [pc, #-700]	; 8001cb0 <fabrik+0xf8>
 8001f6e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001f72:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f76:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
			pEnd.x = (1 - lambdaME) * pMiddle.x + lambdaME * pEnd.x;
 8001f7a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001f7e:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001f82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001f86:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f8e:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f92:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001f96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f9e:	edc7 7a03 	vstr	s15, [r7, #12]
			pEnd.y = (1 - lambdaME) * pMiddle.y + lambdaME * pEnd.y;
 8001fa2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001fa6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001faa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fae:	edd7 7a07 	vldr	s15, [r7, #28]
 8001fb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fb6:	edd7 6a04 	vldr	s13, [r7, #16]
 8001fba:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001fbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fc6:	edc7 7a04 	vstr	s15, [r7, #16]
			pEnd.z = (1 - lambdaME) * pMiddle.z + lambdaME * pEnd.z;
 8001fca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001fce:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001fd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001fd6:	edd7 7a08 	vldr	s15, [r7, #32]
 8001fda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fde:	edd7 6a05 	vldr	s13, [r7, #20]
 8001fe2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001fe6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fee:	edc7 7a05 	vstr	s15, [r7, #20]

			diffrence = distanceBetween(target, pEnd);
 8001ff2:	ed97 5a03 	vldr	s10, [r7, #12]
 8001ff6:	edd7 5a04 	vldr	s11, [r7, #16]
 8001ffa:	ed97 6a05 	vldr	s12, [r7, #20]
 8001ffe:	edd7 6a00 	vldr	s13, [r7]
 8002002:	ed97 7a01 	vldr	s14, [r7, #4]
 8002006:	edd7 7a02 	vldr	s15, [r7, #8]
 800200a:	eef0 1a45 	vmov.f32	s3, s10
 800200e:	eeb0 2a65 	vmov.f32	s4, s11
 8002012:	eef0 2a46 	vmov.f32	s5, s12
 8002016:	eeb0 0a66 	vmov.f32	s0, s13
 800201a:	eef0 0a47 	vmov.f32	s1, s14
 800201e:	eeb0 1a67 	vmov.f32	s2, s15
 8002022:	f7ff fd4d 	bl	8001ac0 <distanceBetween>
 8002026:	ee07 0a90 	vmov	s15, r0
 800202a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800202e:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		while (diffrence > TOLERANCE) {
 8002032:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002036:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800203a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800203e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002042:	f73f ae39 	bgt.w	8001cb8 <fabrik+0x100>
		}
		alfa = atanf(pEnd.y / pEnd.x) * 180 / M_PI;
 8002046:	ed97 7a04 	vldr	s14, [r7, #16]
 800204a:	edd7 7a03 	vldr	s15, [r7, #12]
 800204e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002052:	eeb0 0a66 	vmov.f32	s0, s13
 8002056:	f004 fbc7 	bl	80067e8 <atanf>
 800205a:	eeb0 7a40 	vmov.f32	s14, s0
 800205e:	ed5f 7aeb 	vldr	s15, [pc, #-940]	; 8001cb4 <fabrik+0xfc>
 8002062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002066:	ee17 0a90 	vmov	r0, s15
 800206a:	f7fe fa6d 	bl	8000548 <__aeabi_f2d>
 800206e:	a3ce      	add	r3, pc, #824	; (adr r3, 80023a8 <fabrik+0x7f0>)
 8002070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002074:	f7fe fbea 	bl	800084c <__aeabi_ddiv>
 8002078:	4603      	mov	r3, r0
 800207a:	460c      	mov	r4, r1
 800207c:	4618      	mov	r0, r3
 800207e:	4621      	mov	r1, r4
 8002080:	f7fe fd92 	bl	8000ba8 <__aeabi_d2f>
 8002084:	4603      	mov	r3, r0
 8002086:	657b      	str	r3, [r7, #84]	; 0x54
		beta = acosf(pMiddle.x / (cosf(alfa * M_PI / 180.0) * L1)) * 180 / M_PI;
 8002088:	ed97 8a06 	vldr	s16, [r7, #24]
 800208c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800208e:	f7fe fa5b 	bl	8000548 <__aeabi_f2d>
 8002092:	a3c5      	add	r3, pc, #788	; (adr r3, 80023a8 <fabrik+0x7f0>)
 8002094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002098:	f7fe faae 	bl	80005f8 <__aeabi_dmul>
 800209c:	4603      	mov	r3, r0
 800209e:	460c      	mov	r4, r1
 80020a0:	4618      	mov	r0, r3
 80020a2:	4621      	mov	r1, r4
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	4bc5      	ldr	r3, [pc, #788]	; (80023c0 <fabrik+0x808>)
 80020aa:	f7fe fbcf 	bl	800084c <__aeabi_ddiv>
 80020ae:	4603      	mov	r3, r0
 80020b0:	460c      	mov	r4, r1
 80020b2:	4618      	mov	r0, r3
 80020b4:	4621      	mov	r1, r4
 80020b6:	f7fe fd77 	bl	8000ba8 <__aeabi_d2f>
 80020ba:	4603      	mov	r3, r0
 80020bc:	ee00 3a10 	vmov	s0, r3
 80020c0:	f004 fc66 	bl	8006990 <cosf>
 80020c4:	eeb0 7a40 	vmov.f32	s14, s0
 80020c8:	eddf 7abe 	vldr	s15, [pc, #760]	; 80023c4 <fabrik+0x80c>
 80020cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020d0:	ee88 7a27 	vdiv.f32	s14, s16, s15
 80020d4:	eeb0 0a47 	vmov.f32	s0, s14
 80020d8:	f004 fe6c 	bl	8006db4 <acosf>
 80020dc:	eeb0 7a40 	vmov.f32	s14, s0
 80020e0:	eddf 7ab9 	vldr	s15, [pc, #740]	; 80023c8 <fabrik+0x810>
 80020e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020e8:	ee17 0a90 	vmov	r0, s15
 80020ec:	f7fe fa2c 	bl	8000548 <__aeabi_f2d>
 80020f0:	a3ad      	add	r3, pc, #692	; (adr r3, 80023a8 <fabrik+0x7f0>)
 80020f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f6:	f7fe fba9 	bl	800084c <__aeabi_ddiv>
 80020fa:	4603      	mov	r3, r0
 80020fc:	460c      	mov	r4, r1
 80020fe:	4618      	mov	r0, r3
 8002100:	4621      	mov	r1, r4
 8002102:	f7fe fd51 	bl	8000ba8 <__aeabi_d2f>
 8002106:	4603      	mov	r3, r0
 8002108:	653b      	str	r3, [r7, #80]	; 0x50
		alfa = (int)alfa;
 800210a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800210e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002112:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002116:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
		beta = (int)beta;
 800211a:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 800211e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002122:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002126:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		pEnd.x = (int)pEnd.x;
 800212a:	edd7 7a03 	vldr	s15, [r7, #12]
 800212e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002132:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002136:	edc7 7a03 	vstr	s15, [r7, #12]
		gamma = asinf((pEnd.x / cosf(alfa * M_PI / 180.0)- cosf(beta * M_PI / 180.0) * L1) / L2) * 180 / M_PI- beta + 90.0;
 800213a:	edd7 8a03 	vldr	s17, [r7, #12]
 800213e:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002140:	f7fe fa02 	bl	8000548 <__aeabi_f2d>
 8002144:	a398      	add	r3, pc, #608	; (adr r3, 80023a8 <fabrik+0x7f0>)
 8002146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800214a:	f7fe fa55 	bl	80005f8 <__aeabi_dmul>
 800214e:	4603      	mov	r3, r0
 8002150:	460c      	mov	r4, r1
 8002152:	4618      	mov	r0, r3
 8002154:	4621      	mov	r1, r4
 8002156:	f04f 0200 	mov.w	r2, #0
 800215a:	4b99      	ldr	r3, [pc, #612]	; (80023c0 <fabrik+0x808>)
 800215c:	f7fe fb76 	bl	800084c <__aeabi_ddiv>
 8002160:	4603      	mov	r3, r0
 8002162:	460c      	mov	r4, r1
 8002164:	4618      	mov	r0, r3
 8002166:	4621      	mov	r1, r4
 8002168:	f7fe fd1e 	bl	8000ba8 <__aeabi_d2f>
 800216c:	4603      	mov	r3, r0
 800216e:	ee00 3a10 	vmov	s0, r3
 8002172:	f004 fc0d 	bl	8006990 <cosf>
 8002176:	eef0 7a40 	vmov.f32	s15, s0
 800217a:	ee88 8aa7 	vdiv.f32	s16, s17, s15
 800217e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8002180:	f7fe f9e2 	bl	8000548 <__aeabi_f2d>
 8002184:	a388      	add	r3, pc, #544	; (adr r3, 80023a8 <fabrik+0x7f0>)
 8002186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800218a:	f7fe fa35 	bl	80005f8 <__aeabi_dmul>
 800218e:	4603      	mov	r3, r0
 8002190:	460c      	mov	r4, r1
 8002192:	4618      	mov	r0, r3
 8002194:	4621      	mov	r1, r4
 8002196:	f04f 0200 	mov.w	r2, #0
 800219a:	4b89      	ldr	r3, [pc, #548]	; (80023c0 <fabrik+0x808>)
 800219c:	f7fe fb56 	bl	800084c <__aeabi_ddiv>
 80021a0:	4603      	mov	r3, r0
 80021a2:	460c      	mov	r4, r1
 80021a4:	4618      	mov	r0, r3
 80021a6:	4621      	mov	r1, r4
 80021a8:	f7fe fcfe 	bl	8000ba8 <__aeabi_d2f>
 80021ac:	4603      	mov	r3, r0
 80021ae:	ee00 3a10 	vmov	s0, r3
 80021b2:	f004 fbed 	bl	8006990 <cosf>
 80021b6:	eeb0 7a40 	vmov.f32	s14, s0
 80021ba:	eddf 7a82 	vldr	s15, [pc, #520]	; 80023c4 <fabrik+0x80c>
 80021be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c2:	ee78 7a67 	vsub.f32	s15, s16, s15
 80021c6:	ed9f 7a81 	vldr	s14, [pc, #516]	; 80023cc <fabrik+0x814>
 80021ca:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80021ce:	eeb0 0a66 	vmov.f32	s0, s13
 80021d2:	f004 fe47 	bl	8006e64 <asinf>
 80021d6:	eeb0 7a40 	vmov.f32	s14, s0
 80021da:	eddf 7a7b 	vldr	s15, [pc, #492]	; 80023c8 <fabrik+0x810>
 80021de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021e2:	ee17 0a90 	vmov	r0, s15
 80021e6:	f7fe f9af 	bl	8000548 <__aeabi_f2d>
 80021ea:	a36f      	add	r3, pc, #444	; (adr r3, 80023a8 <fabrik+0x7f0>)
 80021ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021f0:	f7fe fb2c 	bl	800084c <__aeabi_ddiv>
 80021f4:	4603      	mov	r3, r0
 80021f6:	460c      	mov	r4, r1
 80021f8:	4625      	mov	r5, r4
 80021fa:	461c      	mov	r4, r3
 80021fc:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80021fe:	f7fe f9a3 	bl	8000548 <__aeabi_f2d>
 8002202:	4602      	mov	r2, r0
 8002204:	460b      	mov	r3, r1
 8002206:	4620      	mov	r0, r4
 8002208:	4629      	mov	r1, r5
 800220a:	f7fe f83d 	bl	8000288 <__aeabi_dsub>
 800220e:	4603      	mov	r3, r0
 8002210:	460c      	mov	r4, r1
 8002212:	4618      	mov	r0, r3
 8002214:	4621      	mov	r1, r4
 8002216:	f04f 0200 	mov.w	r2, #0
 800221a:	4b6d      	ldr	r3, [pc, #436]	; (80023d0 <fabrik+0x818>)
 800221c:	f7fe f836 	bl	800028c <__adddf3>
 8002220:	4603      	mov	r3, r0
 8002222:	460c      	mov	r4, r1
 8002224:	4618      	mov	r0, r3
 8002226:	4621      	mov	r1, r4
 8002228:	f7fe fcbe 	bl	8000ba8 <__aeabi_d2f>
 800222c:	4603      	mov	r3, r0
 800222e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if(isnanf(gamma)){
 8002230:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002234:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002238:	eeb4 7a67 	vcmp.f32	s14, s15
 800223c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002240:	f180 80a9 	bvs.w	8002396 <fabrik+0x7de>
			return;
		}
		max1 = ((((float) beta / 180) * 90) + 30);
 8002244:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8002248:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80023c8 <fabrik+0x810>
 800224c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002250:	ed9f 7a60 	vldr	s14, [pc, #384]	; 80023d4 <fabrik+0x81c>
 8002254:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002258:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800225c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002260:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002264:	ee17 2a90 	vmov	r2, s15
 8002268:	4b5b      	ldr	r3, [pc, #364]	; (80023d8 <fabrik+0x820>)
 800226a:	601a      	str	r2, [r3, #0]
		i = TIM4->CCR4;
 800226c:	4b5b      	ldr	r3, [pc, #364]	; (80023dc <fabrik+0x824>)
 800226e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002270:	461a      	mov	r2, r3
 8002272:	4b5b      	ldr	r3, [pc, #364]	; (80023e0 <fabrik+0x828>)
 8002274:	601a      	str	r2, [r3, #0]
		j = TIM4->CCR3;
 8002276:	4b59      	ldr	r3, [pc, #356]	; (80023dc <fabrik+0x824>)
 8002278:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800227a:	461a      	mov	r2, r3
 800227c:	4b59      	ldr	r3, [pc, #356]	; (80023e4 <fabrik+0x82c>)
 800227e:	601a      	str	r2, [r3, #0]
		if (max1 == i) {
 8002280:	4b55      	ldr	r3, [pc, #340]	; (80023d8 <fabrik+0x820>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4b56      	ldr	r3, [pc, #344]	; (80023e0 <fabrik+0x828>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	429a      	cmp	r2, r3
 800228a:	d00d      	beq.n	80022a8 <fabrik+0x6f0>
			//nic nie rob
		} else if (max1 > i)
 800228c:	4b52      	ldr	r3, [pc, #328]	; (80023d8 <fabrik+0x820>)
 800228e:	681a      	ldr	r2, [r3, #0]
 8002290:	4b53      	ldr	r3, [pc, #332]	; (80023e0 <fabrik+0x828>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	429a      	cmp	r2, r3
 8002296:	dd03      	ble.n	80022a0 <fabrik+0x6e8>
			flagaF1 = 1;
 8002298:	4b53      	ldr	r3, [pc, #332]	; (80023e8 <fabrik+0x830>)
 800229a:	2201      	movs	r2, #1
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	e003      	b.n	80022a8 <fabrik+0x6f0>
		else
			flagaF1 = -1;
 80022a0:	4b51      	ldr	r3, [pc, #324]	; (80023e8 <fabrik+0x830>)
 80022a2:	f04f 32ff 	mov.w	r2, #4294967295
 80022a6:	601a      	str	r2, [r3, #0]

		max2 = (((-0.53) * (float) gamma) + (119.3));
 80022a8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80022aa:	f7fe f94d 	bl	8000548 <__aeabi_f2d>
 80022ae:	a340      	add	r3, pc, #256	; (adr r3, 80023b0 <fabrik+0x7f8>)
 80022b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b4:	f7fe f9a0 	bl	80005f8 <__aeabi_dmul>
 80022b8:	4603      	mov	r3, r0
 80022ba:	460c      	mov	r4, r1
 80022bc:	4618      	mov	r0, r3
 80022be:	4621      	mov	r1, r4
 80022c0:	a33d      	add	r3, pc, #244	; (adr r3, 80023b8 <fabrik+0x800>)
 80022c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c6:	f7fd ffe1 	bl	800028c <__adddf3>
 80022ca:	4603      	mov	r3, r0
 80022cc:	460c      	mov	r4, r1
 80022ce:	4618      	mov	r0, r3
 80022d0:	4621      	mov	r1, r4
 80022d2:	f7fe fc41 	bl	8000b58 <__aeabi_d2iz>
 80022d6:	4602      	mov	r2, r0
 80022d8:	4b44      	ldr	r3, [pc, #272]	; (80023ec <fabrik+0x834>)
 80022da:	601a      	str	r2, [r3, #0]
		if (max2 > 98)
 80022dc:	4b43      	ldr	r3, [pc, #268]	; (80023ec <fabrik+0x834>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2b62      	cmp	r3, #98	; 0x62
 80022e2:	dd02      	ble.n	80022ea <fabrik+0x732>
			max2 = 98;
 80022e4:	4b41      	ldr	r3, [pc, #260]	; (80023ec <fabrik+0x834>)
 80022e6:	2262      	movs	r2, #98	; 0x62
 80022e8:	601a      	str	r2, [r3, #0]
		if (max2 < 25)
 80022ea:	4b40      	ldr	r3, [pc, #256]	; (80023ec <fabrik+0x834>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2b18      	cmp	r3, #24
 80022f0:	dc02      	bgt.n	80022f8 <fabrik+0x740>
			max2 = 25;
 80022f2:	4b3e      	ldr	r3, [pc, #248]	; (80023ec <fabrik+0x834>)
 80022f4:	2219      	movs	r2, #25
 80022f6:	601a      	str	r2, [r3, #0]
		k = TIM4->CCR2;
 80022f8:	4b38      	ldr	r3, [pc, #224]	; (80023dc <fabrik+0x824>)
 80022fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022fc:	461a      	mov	r2, r3
 80022fe:	4b3c      	ldr	r3, [pc, #240]	; (80023f0 <fabrik+0x838>)
 8002300:	601a      	str	r2, [r3, #0]
		if (max2 == k) {
 8002302:	4b3a      	ldr	r3, [pc, #232]	; (80023ec <fabrik+0x834>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4b3a      	ldr	r3, [pc, #232]	; (80023f0 <fabrik+0x838>)
 8002308:	681b      	ldr	r3, [r3, #0]
			//nic nie rob
		}
		if (max2 > k)
 800230a:	4b38      	ldr	r3, [pc, #224]	; (80023ec <fabrik+0x834>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	4b38      	ldr	r3, [pc, #224]	; (80023f0 <fabrik+0x838>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	429a      	cmp	r2, r3
 8002314:	dd03      	ble.n	800231e <fabrik+0x766>
			flagaF2 = 1;
 8002316:	4b37      	ldr	r3, [pc, #220]	; (80023f4 <fabrik+0x83c>)
 8002318:	2201      	movs	r2, #1
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	e003      	b.n	8002326 <fabrik+0x76e>
		else
			flagaF2 = -1;
 800231e:	4b35      	ldr	r3, [pc, #212]	; (80023f4 <fabrik+0x83c>)
 8002320:	f04f 32ff 	mov.w	r2, #4294967295
 8002324:	601a      	str	r2, [r3, #0]

		positions = ((180-alfa) * 32) + 1405;
 8002326:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80023c8 <fabrik+0x810>
 800232a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800232e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002332:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80023f8 <fabrik+0x840>
 8002336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800233a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80023fc <fabrik+0x844>
 800233e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002342:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002346:	ee17 2a90 	vmov	r2, s15
 800234a:	4b2d      	ldr	r3, [pc, #180]	; (8002400 <fabrik+0x848>)
 800234c:	601a      	str	r2, [r3, #0]
		if (positions < TIM5->CNT) {
 800234e:	4b2d      	ldr	r3, [pc, #180]	; (8002404 <fabrik+0x84c>)
 8002350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002352:	4a2b      	ldr	r2, [pc, #172]	; (8002400 <fabrik+0x848>)
 8002354:	6812      	ldr	r2, [r2, #0]
 8002356:	4293      	cmp	r3, r2
 8002358:	d909      	bls.n	800236e <fabrik+0x7b6>
			kierunek(0, 1, 1, 0); //obrot w prawo
 800235a:	2300      	movs	r3, #0
 800235c:	2201      	movs	r2, #1
 800235e:	2101      	movs	r1, #1
 8002360:	2000      	movs	r0, #0
 8002362:	f7fe fdf1 	bl	8000f48 <kierunek>
			obrot = 2;
 8002366:	4b28      	ldr	r3, [pc, #160]	; (8002408 <fabrik+0x850>)
 8002368:	2202      	movs	r2, #2
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	e009      	b.n	8002382 <fabrik+0x7ca>
		} else {
			kierunek(1, 0, 0, 1); //obrot w lewo
 800236e:	2301      	movs	r3, #1
 8002370:	2200      	movs	r2, #0
 8002372:	2100      	movs	r1, #0
 8002374:	2001      	movs	r0, #1
 8002376:	f7fe fde7 	bl	8000f48 <kierunek>
			obrot = -2;
 800237a:	4b23      	ldr	r3, [pc, #140]	; (8002408 <fabrik+0x850>)
 800237c:	f06f 0201 	mvn.w	r2, #1
 8002380:	601a      	str	r2, [r3, #0]
		}
		TIM1->CCR2 = 60;
 8002382:	4b22      	ldr	r3, [pc, #136]	; (800240c <fabrik+0x854>)
 8002384:	223c      	movs	r2, #60	; 0x3c
 8002386:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR4 = 40;
 8002388:	4b20      	ldr	r3, [pc, #128]	; (800240c <fabrik+0x854>)
 800238a:	2228      	movs	r2, #40	; 0x28
 800238c:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_TIM_Base_Start_IT(&htim9);
 800238e:	4820      	ldr	r0, [pc, #128]	; (8002410 <fabrik+0x858>)
 8002390:	f001 fed9 	bl	8004146 <HAL_TIM_Base_Start_IT>
 8002394:	e000      	b.n	8002398 <fabrik+0x7e0>
			return;
 8002396:	bf00      	nop
	}
}
 8002398:	3760      	adds	r7, #96	; 0x60
 800239a:	46bd      	mov	sp, r7
 800239c:	ecbd 8b02 	vpop	{d8}
 80023a0:	bdb0      	pop	{r4, r5, r7, pc}
 80023a2:	bf00      	nop
 80023a4:	f3af 8000 	nop.w
 80023a8:	54442d18 	.word	0x54442d18
 80023ac:	400921fb 	.word	0x400921fb
 80023b0:	8f5c28f6 	.word	0x8f5c28f6
 80023b4:	bfe0f5c2 	.word	0xbfe0f5c2
 80023b8:	33333333 	.word	0x33333333
 80023bc:	405dd333 	.word	0x405dd333
 80023c0:	40668000 	.word	0x40668000
 80023c4:	433a0000 	.word	0x433a0000
 80023c8:	43340000 	.word	0x43340000
 80023cc:	43a98000 	.word	0x43a98000
 80023d0:	40568000 	.word	0x40568000
 80023d4:	42b40000 	.word	0x42b40000
 80023d8:	20000330 	.word	0x20000330
 80023dc:	40000800 	.word	0x40000800
 80023e0:	20000324 	.word	0x20000324
 80023e4:	20000250 	.word	0x20000250
 80023e8:	200003bc 	.word	0x200003bc
 80023ec:	20000328 	.word	0x20000328
 80023f0:	2000029c 	.word	0x2000029c
 80023f4:	2000024c 	.word	0x2000024c
 80023f8:	42000000 	.word	0x42000000
 80023fc:	44afa000 	.word	0x44afa000
 8002400:	20000400 	.word	0x20000400
 8002404:	40000c00 	.word	0x40000c00
 8002408:	20000228 	.word	0x20000228
 800240c:	40010000 	.word	0x40010000
 8002410:	20000374 	.word	0x20000374

08002414 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002418:	f000 fec6 	bl	80031a8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800241c:	f000 f8a0 	bl	8002560 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002420:	f000 fb72 	bl	8002b08 <MX_GPIO_Init>
	MX_TIM4_Init();
 8002424:	f000 fa3c 	bl	80028a0 <MX_TIM4_Init>
	MX_TIM2_Init();
 8002428:	f000 f992 	bl	8002750 <MX_TIM2_Init>
	MX_USART6_UART_Init();
 800242c:	f000 fb42 	bl	8002ab4 <MX_USART6_UART_Init>
	MX_TIM1_Init();
 8002430:	f000 f8fe 	bl	8002630 <MX_TIM1_Init>
	MX_TIM3_Init();
 8002434:	f000 f9da 	bl	80027ec <MX_TIM3_Init>
	MX_TIM5_Init();
 8002438:	f000 faae 	bl	8002998 <MX_TIM5_Init>
	MX_TIM9_Init();
 800243c:	f000 fb00 	bl	8002a40 <MX_TIM9_Init>
	/* USER CODE BEGIN 2 */
	//HAL_TIM_Base_Start_IT(&htim2);
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL); //enkoder z 1 silnika
 8002440:	213c      	movs	r1, #60	; 0x3c
 8002442:	4839      	ldr	r0, [pc, #228]	; (8002528 <main+0x114>)
 8002444:	f001 ffbe 	bl	80043c4 <HAL_TIM_Encoder_Start>
	TIM5->CNT = 7000; //pozycja poczatkowa podstawy odpowiadajaca 180stopni
 8002448:	4b38      	ldr	r3, [pc, #224]	; (800252c <main+0x118>)
 800244a:	f641 3258 	movw	r2, #7000	; 0x1b58
 800244e:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // ten sam przy podstawie
 8002450:	210c      	movs	r1, #12
 8002452:	4837      	ldr	r0, [pc, #220]	; (8002530 <main+0x11c>)
 8002454:	f001 fef2 	bl	800423c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // ten sam przy podstawie
 8002458:	2108      	movs	r1, #8
 800245a:	4835      	ldr	r0, [pc, #212]	; (8002530 <main+0x11c>)
 800245c:	f001 feee 	bl	800423c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2); // srodkowy przegub
 8002460:	2104      	movs	r1, #4
 8002462:	4833      	ldr	r0, [pc, #204]	; (8002530 <main+0x11c>)
 8002464:	f001 feea 	bl	800423c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1); // obrot efektorem
 8002468:	2100      	movs	r1, #0
 800246a:	4831      	ldr	r0, [pc, #196]	; (8002530 <main+0x11c>)
 800246c:	f001 fee6 	bl	800423c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2); // chwytak
 8002470:	2104      	movs	r1, #4
 8002472:	4830      	ldr	r0, [pc, #192]	; (8002534 <main+0x120>)
 8002474:	f001 fee2 	bl	800423c <HAL_TIM_PWM_Start>
	/*
	 * KONFIGURACJA POCZATKOWA MANIPULATORA 120 - 41 - 98 - 75
	 */
	TIM4->CCR4 = 120; //(75 srodek) inkrementacja ruch w przod
 8002478:	4b2f      	ldr	r3, [pc, #188]	; (8002538 <main+0x124>)
 800247a:	2278      	movs	r2, #120	; 0x78
 800247c:	641a      	str	r2, [r3, #64]	; 0x40
	TIM4->CCR3 = 41; //(80 na srodku) inkremetacja odchyla w tyl
 800247e:	4b2e      	ldr	r3, [pc, #184]	; (8002538 <main+0x124>)
 8002480:	2229      	movs	r2, #41	; 0x29
 8002482:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM4->CCR2 = 98; //25-125 inkrementacja zamyka (66 kat prosty) (25 wyprostowane) (98 zamkniety)
 8002484:	4b2c      	ldr	r3, [pc, #176]	; (8002538 <main+0x124>)
 8002486:	2262      	movs	r2, #98	; 0x62
 8002488:	639a      	str	r2, [r3, #56]	; 0x38
	TIM4->CCR1 = 75; //25-125 inkrementacja skreca w lewo (75 srodek) (125 max w prawo) (25 max w lewo ale lekko wychodzi poza zakres)
 800248a:	4b2b      	ldr	r3, [pc, #172]	; (8002538 <main+0x124>)
 800248c:	224b      	movs	r2, #75	; 0x4b
 800248e:	635a      	str	r2, [r3, #52]	; 0x34
	kierunek(1, 0, 1, 0); // jazda na wprost
 8002490:	2300      	movs	r3, #0
 8002492:	2201      	movs	r2, #1
 8002494:	2100      	movs	r1, #0
 8002496:	2001      	movs	r0, #1
 8002498:	f7fe fd56 	bl	8000f48 <kierunek>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // PRAWY (2)  100 dobra predkosc
 800249c:	2104      	movs	r1, #4
 800249e:	4827      	ldr	r0, [pc, #156]	; (800253c <main+0x128>)
 80024a0:	f001 fecc 	bl	800423c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4); // LEWY (1)    70 dobra predkosc
 80024a4:	210c      	movs	r1, #12
 80024a6:	4825      	ldr	r0, [pc, #148]	; (800253c <main+0x128>)
 80024a8:	f001 fec8 	bl	800423c <HAL_TIM_PWM_Start>
	TIM1->CCR2 = 0;
 80024ac:	4b24      	ldr	r3, [pc, #144]	; (8002540 <main+0x12c>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR4 = 0;
 80024b2:	4b23      	ldr	r3, [pc, #140]	; (8002540 <main+0x12c>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_UART_Receive_IT(&huart6, (uint8_t*) &Received, 4);
 80024b8:	2204      	movs	r2, #4
 80024ba:	4922      	ldr	r1, [pc, #136]	; (8002544 <main+0x130>)
 80024bc:	4822      	ldr	r0, [pc, #136]	; (8002548 <main+0x134>)
 80024be:	f002 fe99 	bl	80051f4 <HAL_UART_Receive_IT>
//			pMiddle.z = BAZA + cosf((90.0 - BETA) * M_PI / 180.0) * L1;
//			pEnd.x = cosf(ALFA * M_PI / 180.0) * (cosf(BETA * M_PI / 180.0) * L1 + sinf((BETA + GAMMA - 90.0) * M_PI / 180.0) * L2);
//			pEnd.y = sinf(ALFA * M_PI / 180.0) * (cosf(BETA * M_PI / 180.0) * L1 + sinf((BETA + GAMMA - 90.0) * M_PI / 180.0) * L2);
//			pEnd.z = BAZA + cosf((90.0 - BETA) * M_PI / 180.0) * L1 - cosf((BETA + GAMMA - 90.0) * M_PI / 180.0) * L2;
//		}
		if(goFABRIK==1){
 80024c2:	4b22      	ldr	r3, [pc, #136]	; (800254c <main+0x138>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d1fb      	bne.n	80024c2 <main+0xae>
			goFABRIK=0;
 80024ca:	4b20      	ldr	r3, [pc, #128]	; (800254c <main+0x138>)
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
			fabrik(pStart, pMiddle, pEnd, target);
 80024d0:	4b1f      	ldr	r3, [pc, #124]	; (8002550 <main+0x13c>)
 80024d2:	edd3 4a00 	vldr	s9, [r3]
 80024d6:	ed93 5a01 	vldr	s10, [r3, #4]
 80024da:	edd3 5a02 	vldr	s11, [r3, #8]
 80024de:	4b1d      	ldr	r3, [pc, #116]	; (8002554 <main+0x140>)
 80024e0:	ed93 3a00 	vldr	s6, [r3]
 80024e4:	edd3 3a01 	vldr	s7, [r3, #4]
 80024e8:	ed93 4a02 	vldr	s8, [r3, #8]
 80024ec:	4b1a      	ldr	r3, [pc, #104]	; (8002558 <main+0x144>)
 80024ee:	ed93 2a00 	vldr	s4, [r3]
 80024f2:	edd3 2a01 	vldr	s5, [r3, #4]
 80024f6:	ed93 6a02 	vldr	s12, [r3, #8]
 80024fa:	4b18      	ldr	r3, [pc, #96]	; (800255c <main+0x148>)
 80024fc:	edd3 6a00 	vldr	s13, [r3]
 8002500:	ed93 7a01 	vldr	s14, [r3, #4]
 8002504:	edd3 7a02 	vldr	s15, [r3, #8]
 8002508:	eef0 1a42 	vmov.f32	s3, s4
 800250c:	eeb0 2a62 	vmov.f32	s4, s5
 8002510:	eef0 2a46 	vmov.f32	s5, s12
 8002514:	eeb0 0a66 	vmov.f32	s0, s13
 8002518:	eef0 0a47 	vmov.f32	s1, s14
 800251c:	eeb0 1a67 	vmov.f32	s2, s15
 8002520:	f7ff fb4a 	bl	8001bb8 <fabrik>
		if(goFABRIK==1){
 8002524:	e7cd      	b.n	80024c2 <main+0xae>
 8002526:	bf00      	nop
 8002528:	200002a4 	.word	0x200002a4
 800252c:	40000c00 	.word	0x40000c00
 8002530:	20000254 	.word	0x20000254
 8002534:	200002e4 	.word	0x200002e4
 8002538:	40000800 	.word	0x40000800
 800253c:	20000334 	.word	0x20000334
 8002540:	40010000 	.word	0x40010000
 8002544:	20000240 	.word	0x20000240
 8002548:	200003c0 	.word	0x200003c0
 800254c:	2000022c 	.word	0x2000022c
 8002550:	20000444 	.word	0x20000444
 8002554:	20000018 	.word	0x20000018
 8002558:	2000000c 	.word	0x2000000c
 800255c:	20000000 	.word	0x20000000

08002560 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8002560:	b580      	push	{r7, lr}
 8002562:	b094      	sub	sp, #80	; 0x50
 8002564:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8002566:	f107 0320 	add.w	r3, r7, #32
 800256a:	2230      	movs	r2, #48	; 0x30
 800256c:	2100      	movs	r1, #0
 800256e:	4618      	mov	r0, r3
 8002570:	f003 fc76 	bl	8005e60 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8002574:	f107 030c 	add.w	r3, r7, #12
 8002578:	2200      	movs	r2, #0
 800257a:	601a      	str	r2, [r3, #0]
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	609a      	str	r2, [r3, #8]
 8002580:	60da      	str	r2, [r3, #12]
 8002582:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002584:	2300      	movs	r3, #0
 8002586:	60bb      	str	r3, [r7, #8]
 8002588:	4b27      	ldr	r3, [pc, #156]	; (8002628 <SystemClock_Config+0xc8>)
 800258a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258c:	4a26      	ldr	r2, [pc, #152]	; (8002628 <SystemClock_Config+0xc8>)
 800258e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002592:	6413      	str	r3, [r2, #64]	; 0x40
 8002594:	4b24      	ldr	r3, [pc, #144]	; (8002628 <SystemClock_Config+0xc8>)
 8002596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002598:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259c:	60bb      	str	r3, [r7, #8]
 800259e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025a0:	2300      	movs	r3, #0
 80025a2:	607b      	str	r3, [r7, #4]
 80025a4:	4b21      	ldr	r3, [pc, #132]	; (800262c <SystemClock_Config+0xcc>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a20      	ldr	r2, [pc, #128]	; (800262c <SystemClock_Config+0xcc>)
 80025aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025ae:	6013      	str	r3, [r2, #0]
 80025b0:	4b1e      	ldr	r3, [pc, #120]	; (800262c <SystemClock_Config+0xcc>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80025b8:	607b      	str	r3, [r7, #4]
 80025ba:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80025bc:	2301      	movs	r3, #1
 80025be:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80025c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025c4:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025c6:	2302      	movs	r3, #2
 80025c8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80025ce:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80025d0:	2304      	movs	r3, #4
 80025d2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 100;
 80025d4:	2364      	movs	r3, #100	; 0x64
 80025d6:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025d8:	2302      	movs	r3, #2
 80025da:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80025dc:	2304      	movs	r3, #4
 80025de:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80025e0:	f107 0320 	add.w	r3, r7, #32
 80025e4:	4618      	mov	r0, r3
 80025e6:	f001 f921 	bl	800382c <HAL_RCC_OscConfig>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <SystemClock_Config+0x94>
		Error_Handler();
 80025f0:	f000 fb32 	bl	8002c58 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80025f4:	230f      	movs	r3, #15
 80025f6:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025f8:	2302      	movs	r3, #2
 80025fa:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002600:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002604:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002606:	2300      	movs	r3, #0
 8002608:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 800260a:	f107 030c 	add.w	r3, r7, #12
 800260e:	2103      	movs	r1, #3
 8002610:	4618      	mov	r0, r3
 8002612:	f001 fb7b 	bl	8003d0c <HAL_RCC_ClockConfig>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <SystemClock_Config+0xc0>
		Error_Handler();
 800261c:	f000 fb1c 	bl	8002c58 <Error_Handler>
	}
}
 8002620:	bf00      	nop
 8002622:	3750      	adds	r7, #80	; 0x50
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40023800 	.word	0x40023800
 800262c:	40007000 	.word	0x40007000

08002630 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002630:	b580      	push	{r7, lr}
 8002632:	b092      	sub	sp, #72	; 0x48
 8002634:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002636:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002640:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	605a      	str	r2, [r3, #4]
 800264a:	609a      	str	r2, [r3, #8]
 800264c:	60da      	str	r2, [r3, #12]
 800264e:	611a      	str	r2, [r3, #16]
 8002650:	615a      	str	r2, [r3, #20]
 8002652:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8002654:	1d3b      	adds	r3, r7, #4
 8002656:	2220      	movs	r2, #32
 8002658:	2100      	movs	r1, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f003 fc00 	bl	8005e60 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002660:	4b39      	ldr	r3, [pc, #228]	; (8002748 <MX_TIM1_Init+0x118>)
 8002662:	4a3a      	ldr	r2, [pc, #232]	; (800274c <MX_TIM1_Init+0x11c>)
 8002664:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 9999;
 8002666:	4b38      	ldr	r3, [pc, #224]	; (8002748 <MX_TIM1_Init+0x118>)
 8002668:	f242 720f 	movw	r2, #9999	; 0x270f
 800266c:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800266e:	4b36      	ldr	r3, [pc, #216]	; (8002748 <MX_TIM1_Init+0x118>)
 8002670:	2200      	movs	r2, #0
 8002672:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 99;
 8002674:	4b34      	ldr	r3, [pc, #208]	; (8002748 <MX_TIM1_Init+0x118>)
 8002676:	2263      	movs	r2, #99	; 0x63
 8002678:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800267a:	4b33      	ldr	r3, [pc, #204]	; (8002748 <MX_TIM1_Init+0x118>)
 800267c:	2200      	movs	r2, #0
 800267e:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002680:	4b31      	ldr	r3, [pc, #196]	; (8002748 <MX_TIM1_Init+0x118>)
 8002682:	2200      	movs	r2, #0
 8002684:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002686:	4b30      	ldr	r3, [pc, #192]	; (8002748 <MX_TIM1_Init+0x118>)
 8002688:	2200      	movs	r2, #0
 800268a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 800268c:	482e      	ldr	r0, [pc, #184]	; (8002748 <MX_TIM1_Init+0x118>)
 800268e:	f001 fda9 	bl	80041e4 <HAL_TIM_PWM_Init>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <MX_TIM1_Init+0x6c>
		Error_Handler();
 8002698:	f000 fade 	bl	8002c58 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800269c:	2300      	movs	r3, #0
 800269e:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026a0:	2300      	movs	r3, #0
 80026a2:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80026a4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80026a8:	4619      	mov	r1, r3
 80026aa:	4827      	ldr	r0, [pc, #156]	; (8002748 <MX_TIM1_Init+0x118>)
 80026ac:	f002 fc3c 	bl	8004f28 <HAL_TIMEx_MasterConfigSynchronization>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_TIM1_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80026b6:	f000 facf 	bl	8002c58 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80026ba:	2360      	movs	r3, #96	; 0x60
 80026bc:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 80026be:	2300      	movs	r3, #0
 80026c0:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026c2:	2300      	movs	r3, #0
 80026c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80026c6:	2300      	movs	r3, #0
 80026c8:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026ca:	2300      	movs	r3, #0
 80026cc:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026ce:	2300      	movs	r3, #0
 80026d0:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026d2:	2300      	movs	r3, #0
 80026d4:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2)
 80026d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026da:	2204      	movs	r2, #4
 80026dc:	4619      	mov	r1, r3
 80026de:	481a      	ldr	r0, [pc, #104]	; (8002748 <MX_TIM1_Init+0x118>)
 80026e0:	f001 ffb0 	bl	8004644 <HAL_TIM_PWM_ConfigChannel>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <MX_TIM1_Init+0xbe>
			!= HAL_OK) {
		Error_Handler();
 80026ea:	f000 fab5 	bl	8002c58 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4)
 80026ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026f2:	220c      	movs	r2, #12
 80026f4:	4619      	mov	r1, r3
 80026f6:	4814      	ldr	r0, [pc, #80]	; (8002748 <MX_TIM1_Init+0x118>)
 80026f8:	f001 ffa4 	bl	8004644 <HAL_TIM_PWM_ConfigChannel>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_TIM1_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 8002702:	f000 faa9 	bl	8002c58 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002706:	2300      	movs	r3, #0
 8002708:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800270a:	2300      	movs	r3, #0
 800270c:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800271a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800271e:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002720:	2300      	movs	r3, #0
 8002722:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8002724:	1d3b      	adds	r3, r7, #4
 8002726:	4619      	mov	r1, r3
 8002728:	4807      	ldr	r0, [pc, #28]	; (8002748 <MX_TIM1_Init+0x118>)
 800272a:	f002 fc6b 	bl	8005004 <HAL_TIMEx_ConfigBreakDeadTime>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <MX_TIM1_Init+0x108>
			!= HAL_OK) {
		Error_Handler();
 8002734:	f000 fa90 	bl	8002c58 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8002738:	4803      	ldr	r0, [pc, #12]	; (8002748 <MX_TIM1_Init+0x118>)
 800273a:	f000 fb9d 	bl	8002e78 <HAL_TIM_MspPostInit>

}
 800273e:	bf00      	nop
 8002740:	3748      	adds	r7, #72	; 0x48
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	20000334 	.word	0x20000334
 800274c:	40010000 	.word	0x40010000

08002750 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002756:	f107 0308 	add.w	r3, r7, #8
 800275a:	2200      	movs	r2, #0
 800275c:	601a      	str	r2, [r3, #0]
 800275e:	605a      	str	r2, [r3, #4]
 8002760:	609a      	str	r2, [r3, #8]
 8002762:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002764:	463b      	mov	r3, r7
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
 800276a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800276c:	4b1e      	ldr	r3, [pc, #120]	; (80027e8 <MX_TIM2_Init+0x98>)
 800276e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002772:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 3999;
 8002774:	4b1c      	ldr	r3, [pc, #112]	; (80027e8 <MX_TIM2_Init+0x98>)
 8002776:	f640 729f 	movw	r2, #3999	; 0xf9f
 800277a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800277c:	4b1a      	ldr	r3, [pc, #104]	; (80027e8 <MX_TIM2_Init+0x98>)
 800277e:	2200      	movs	r2, #0
 8002780:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 999;
 8002782:	4b19      	ldr	r3, [pc, #100]	; (80027e8 <MX_TIM2_Init+0x98>)
 8002784:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002788:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800278a:	4b17      	ldr	r3, [pc, #92]	; (80027e8 <MX_TIM2_Init+0x98>)
 800278c:	2200      	movs	r2, #0
 800278e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002790:	4b15      	ldr	r3, [pc, #84]	; (80027e8 <MX_TIM2_Init+0x98>)
 8002792:	2200      	movs	r2, #0
 8002794:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8002796:	4814      	ldr	r0, [pc, #80]	; (80027e8 <MX_TIM2_Init+0x98>)
 8002798:	f001 fcaa 	bl	80040f0 <HAL_TIM_Base_Init>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <MX_TIM2_Init+0x56>
		Error_Handler();
 80027a2:	f000 fa59 	bl	8002c58 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027aa:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80027ac:	f107 0308 	add.w	r3, r7, #8
 80027b0:	4619      	mov	r1, r3
 80027b2:	480d      	ldr	r0, [pc, #52]	; (80027e8 <MX_TIM2_Init+0x98>)
 80027b4:	f002 f80c 	bl	80047d0 <HAL_TIM_ConfigClockSource>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <MX_TIM2_Init+0x72>
		Error_Handler();
 80027be:	f000 fa4b 	bl	8002c58 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027c2:	2300      	movs	r3, #0
 80027c4:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027c6:	2300      	movs	r3, #0
 80027c8:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80027ca:	463b      	mov	r3, r7
 80027cc:	4619      	mov	r1, r3
 80027ce:	4806      	ldr	r0, [pc, #24]	; (80027e8 <MX_TIM2_Init+0x98>)
 80027d0:	f002 fbaa 	bl	8004f28 <HAL_TIMEx_MasterConfigSynchronization>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 80027da:	f000 fa3d 	bl	8002c58 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80027de:	bf00      	nop
 80027e0:	3718      	adds	r7, #24
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20000404 	.word	0x20000404

080027ec <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08a      	sub	sp, #40	; 0x28
 80027f0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80027f2:	f107 0320 	add.w	r3, r7, #32
 80027f6:	2200      	movs	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]
 80027fa:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80027fc:	1d3b      	adds	r3, r7, #4
 80027fe:	2200      	movs	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	605a      	str	r2, [r3, #4]
 8002804:	609a      	str	r2, [r3, #8]
 8002806:	60da      	str	r2, [r3, #12]
 8002808:	611a      	str	r2, [r3, #16]
 800280a:	615a      	str	r2, [r3, #20]
 800280c:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 800280e:	4b22      	ldr	r3, [pc, #136]	; (8002898 <MX_TIM3_Init+0xac>)
 8002810:	4a22      	ldr	r2, [pc, #136]	; (800289c <MX_TIM3_Init+0xb0>)
 8002812:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 1999;
 8002814:	4b20      	ldr	r3, [pc, #128]	; (8002898 <MX_TIM3_Init+0xac>)
 8002816:	f240 72cf 	movw	r2, #1999	; 0x7cf
 800281a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800281c:	4b1e      	ldr	r3, [pc, #120]	; (8002898 <MX_TIM3_Init+0xac>)
 800281e:	2200      	movs	r2, #0
 8002820:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 999;
 8002822:	4b1d      	ldr	r3, [pc, #116]	; (8002898 <MX_TIM3_Init+0xac>)
 8002824:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002828:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800282a:	4b1b      	ldr	r3, [pc, #108]	; (8002898 <MX_TIM3_Init+0xac>)
 800282c:	2200      	movs	r2, #0
 800282e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002830:	4b19      	ldr	r3, [pc, #100]	; (8002898 <MX_TIM3_Init+0xac>)
 8002832:	2200      	movs	r2, #0
 8002834:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8002836:	4818      	ldr	r0, [pc, #96]	; (8002898 <MX_TIM3_Init+0xac>)
 8002838:	f001 fcd4 	bl	80041e4 <HAL_TIM_PWM_Init>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <MX_TIM3_Init+0x5a>
		Error_Handler();
 8002842:	f000 fa09 	bl	8002c58 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002846:	2300      	movs	r3, #0
 8002848:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800284a:	2300      	movs	r3, #0
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 800284e:	f107 0320 	add.w	r3, r7, #32
 8002852:	4619      	mov	r1, r3
 8002854:	4810      	ldr	r0, [pc, #64]	; (8002898 <MX_TIM3_Init+0xac>)
 8002856:	f002 fb67 	bl	8004f28 <HAL_TIMEx_MasterConfigSynchronization>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM3_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8002860:	f000 f9fa 	bl	8002c58 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002864:	2360      	movs	r3, #96	; 0x60
 8002866:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8002868:	2300      	movs	r3, #0
 800286a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800286c:	2300      	movs	r3, #0
 800286e:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002870:	2300      	movs	r3, #0
 8002872:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8002874:	1d3b      	adds	r3, r7, #4
 8002876:	2204      	movs	r2, #4
 8002878:	4619      	mov	r1, r3
 800287a:	4807      	ldr	r0, [pc, #28]	; (8002898 <MX_TIM3_Init+0xac>)
 800287c:	f001 fee2 	bl	8004644 <HAL_TIM_PWM_ConfigChannel>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <MX_TIM3_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8002886:	f000 f9e7 	bl	8002c58 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 800288a:	4803      	ldr	r0, [pc, #12]	; (8002898 <MX_TIM3_Init+0xac>)
 800288c:	f000 faf4 	bl	8002e78 <HAL_TIM_MspPostInit>

}
 8002890:	bf00      	nop
 8002892:	3728      	adds	r7, #40	; 0x28
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	200002e4 	.word	0x200002e4
 800289c:	40000400 	.word	0x40000400

080028a0 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b08a      	sub	sp, #40	; 0x28
 80028a4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80028a6:	f107 0320 	add.w	r3, r7, #32
 80028aa:	2200      	movs	r2, #0
 80028ac:	601a      	str	r2, [r3, #0]
 80028ae:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80028b0:	1d3b      	adds	r3, r7, #4
 80028b2:	2200      	movs	r2, #0
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	605a      	str	r2, [r3, #4]
 80028b8:	609a      	str	r2, [r3, #8]
 80028ba:	60da      	str	r2, [r3, #12]
 80028bc:	611a      	str	r2, [r3, #16]
 80028be:	615a      	str	r2, [r3, #20]
 80028c0:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 80028c2:	4b33      	ldr	r3, [pc, #204]	; (8002990 <MX_TIM4_Init+0xf0>)
 80028c4:	4a33      	ldr	r2, [pc, #204]	; (8002994 <MX_TIM4_Init+0xf4>)
 80028c6:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 1999;
 80028c8:	4b31      	ldr	r3, [pc, #196]	; (8002990 <MX_TIM4_Init+0xf0>)
 80028ca:	f240 72cf 	movw	r2, #1999	; 0x7cf
 80028ce:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d0:	4b2f      	ldr	r3, [pc, #188]	; (8002990 <MX_TIM4_Init+0xf0>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 999;
 80028d6:	4b2e      	ldr	r3, [pc, #184]	; (8002990 <MX_TIM4_Init+0xf0>)
 80028d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80028dc:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028de:	4b2c      	ldr	r3, [pc, #176]	; (8002990 <MX_TIM4_Init+0xf0>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028e4:	4b2a      	ldr	r3, [pc, #168]	; (8002990 <MX_TIM4_Init+0xf0>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 80028ea:	4829      	ldr	r0, [pc, #164]	; (8002990 <MX_TIM4_Init+0xf0>)
 80028ec:	f001 fc7a 	bl	80041e4 <HAL_TIM_PWM_Init>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_TIM4_Init+0x5a>
		Error_Handler();
 80028f6:	f000 f9af 	bl	8002c58 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028fa:	2300      	movs	r3, #0
 80028fc:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028fe:	2300      	movs	r3, #0
 8002900:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8002902:	f107 0320 	add.w	r3, r7, #32
 8002906:	4619      	mov	r1, r3
 8002908:	4821      	ldr	r0, [pc, #132]	; (8002990 <MX_TIM4_Init+0xf0>)
 800290a:	f002 fb0d 	bl	8004f28 <HAL_TIMEx_MasterConfigSynchronization>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <MX_TIM4_Init+0x78>
			!= HAL_OK) {
		Error_Handler();
 8002914:	f000 f9a0 	bl	8002c58 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002918:	2360      	movs	r3, #96	; 0x60
 800291a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800291c:	2300      	movs	r3, #0
 800291e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002920:	2300      	movs	r3, #0
 8002922:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002924:	2300      	movs	r3, #0
 8002926:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 8002928:	1d3b      	adds	r3, r7, #4
 800292a:	2200      	movs	r2, #0
 800292c:	4619      	mov	r1, r3
 800292e:	4818      	ldr	r0, [pc, #96]	; (8002990 <MX_TIM4_Init+0xf0>)
 8002930:	f001 fe88 	bl	8004644 <HAL_TIM_PWM_ConfigChannel>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <MX_TIM4_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 800293a:	f000 f98d 	bl	8002c58 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2)
 800293e:	1d3b      	adds	r3, r7, #4
 8002940:	2204      	movs	r2, #4
 8002942:	4619      	mov	r1, r3
 8002944:	4812      	ldr	r0, [pc, #72]	; (8002990 <MX_TIM4_Init+0xf0>)
 8002946:	f001 fe7d 	bl	8004644 <HAL_TIM_PWM_ConfigChannel>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <MX_TIM4_Init+0xb4>
			!= HAL_OK) {
		Error_Handler();
 8002950:	f000 f982 	bl	8002c58 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3)
 8002954:	1d3b      	adds	r3, r7, #4
 8002956:	2208      	movs	r2, #8
 8002958:	4619      	mov	r1, r3
 800295a:	480d      	ldr	r0, [pc, #52]	; (8002990 <MX_TIM4_Init+0xf0>)
 800295c:	f001 fe72 	bl	8004644 <HAL_TIM_PWM_ConfigChannel>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <MX_TIM4_Init+0xca>
			!= HAL_OK) {
		Error_Handler();
 8002966:	f000 f977 	bl	8002c58 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4)
 800296a:	1d3b      	adds	r3, r7, #4
 800296c:	220c      	movs	r2, #12
 800296e:	4619      	mov	r1, r3
 8002970:	4807      	ldr	r0, [pc, #28]	; (8002990 <MX_TIM4_Init+0xf0>)
 8002972:	f001 fe67 	bl	8004644 <HAL_TIM_PWM_ConfigChannel>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d001      	beq.n	8002980 <MX_TIM4_Init+0xe0>
			!= HAL_OK) {
		Error_Handler();
 800297c:	f000 f96c 	bl	8002c58 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8002980:	4803      	ldr	r0, [pc, #12]	; (8002990 <MX_TIM4_Init+0xf0>)
 8002982:	f000 fa79 	bl	8002e78 <HAL_TIM_MspPostInit>

}
 8002986:	bf00      	nop
 8002988:	3728      	adds	r7, #40	; 0x28
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	20000254 	.word	0x20000254
 8002994:	40000800 	.word	0x40000800

08002998 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b08c      	sub	sp, #48	; 0x30
 800299c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 800299e:	f107 030c 	add.w	r3, r7, #12
 80029a2:	2224      	movs	r2, #36	; 0x24
 80029a4:	2100      	movs	r1, #0
 80029a6:	4618      	mov	r0, r3
 80029a8:	f003 fa5a 	bl	8005e60 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80029ac:	1d3b      	adds	r3, r7, #4
 80029ae:	2200      	movs	r2, #0
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 80029b4:	4b20      	ldr	r3, [pc, #128]	; (8002a38 <MX_TIM5_Init+0xa0>)
 80029b6:	4a21      	ldr	r2, [pc, #132]	; (8002a3c <MX_TIM5_Init+0xa4>)
 80029b8:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 80029ba:	4b1f      	ldr	r3, [pc, #124]	; (8002a38 <MX_TIM5_Init+0xa0>)
 80029bc:	2200      	movs	r2, #0
 80029be:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029c0:	4b1d      	ldr	r3, [pc, #116]	; (8002a38 <MX_TIM5_Init+0xa0>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 14000;
 80029c6:	4b1c      	ldr	r3, [pc, #112]	; (8002a38 <MX_TIM5_Init+0xa0>)
 80029c8:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80029cc:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ce:	4b1a      	ldr	r3, [pc, #104]	; (8002a38 <MX_TIM5_Init+0xa0>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029d4:	4b18      	ldr	r3, [pc, #96]	; (8002a38 <MX_TIM5_Init+0xa0>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80029da:	2303      	movs	r3, #3
 80029dc:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80029de:	2300      	movs	r3, #0
 80029e0:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80029e2:	2301      	movs	r3, #1
 80029e4:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80029e6:	2300      	movs	r3, #0
 80029e8:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 15;
 80029ea:	230f      	movs	r3, #15
 80029ec:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80029ee:	2300      	movs	r3, #0
 80029f0:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80029f2:	2301      	movs	r3, #1
 80029f4:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80029f6:	2300      	movs	r3, #0
 80029f8:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 15;
 80029fa:	230f      	movs	r3, #15
 80029fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK) {
 80029fe:	f107 030c 	add.w	r3, r7, #12
 8002a02:	4619      	mov	r1, r3
 8002a04:	480c      	ldr	r0, [pc, #48]	; (8002a38 <MX_TIM5_Init+0xa0>)
 8002a06:	f001 fc4b 	bl	80042a0 <HAL_TIM_Encoder_Init>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d001      	beq.n	8002a14 <MX_TIM5_Init+0x7c>
		Error_Handler();
 8002a10:	f000 f922 	bl	8002c58 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a14:	2300      	movs	r3, #0
 8002a16:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8002a1c:	1d3b      	adds	r3, r7, #4
 8002a1e:	4619      	mov	r1, r3
 8002a20:	4805      	ldr	r0, [pc, #20]	; (8002a38 <MX_TIM5_Init+0xa0>)
 8002a22:	f002 fa81 	bl	8004f28 <HAL_TIMEx_MasterConfigSynchronization>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_TIM5_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8002a2c:	f000 f914 	bl	8002c58 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8002a30:	bf00      	nop
 8002a32:	3730      	adds	r7, #48	; 0x30
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	200002a4 	.word	0x200002a4
 8002a3c:	40000c00 	.word	0x40000c00

08002a40 <MX_TIM9_Init>:
/**
 * @brief TIM9 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM9_Init(void) {
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b084      	sub	sp, #16
 8002a44:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM9_Init 0 */

	/* USER CODE END TIM9_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002a46:	463b      	mov	r3, r7
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]
 8002a4c:	605a      	str	r2, [r3, #4]
 8002a4e:	609a      	str	r2, [r3, #8]
 8002a50:	60da      	str	r2, [r3, #12]

	/* USER CODE BEGIN TIM9_Init 1 */

	/* USER CODE END TIM9_Init 1 */
	htim9.Instance = TIM9;
 8002a52:	4b16      	ldr	r3, [pc, #88]	; (8002aac <MX_TIM9_Init+0x6c>)
 8002a54:	4a16      	ldr	r2, [pc, #88]	; (8002ab0 <MX_TIM9_Init+0x70>)
 8002a56:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 499;
 8002a58:	4b14      	ldr	r3, [pc, #80]	; (8002aac <MX_TIM9_Init+0x6c>)
 8002a5a:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002a5e:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a60:	4b12      	ldr	r3, [pc, #72]	; (8002aac <MX_TIM9_Init+0x6c>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 99;
 8002a66:	4b11      	ldr	r3, [pc, #68]	; (8002aac <MX_TIM9_Init+0x6c>)
 8002a68:	2263      	movs	r2, #99	; 0x63
 8002a6a:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a6c:	4b0f      	ldr	r3, [pc, #60]	; (8002aac <MX_TIM9_Init+0x6c>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	611a      	str	r2, [r3, #16]
	htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a72:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <MX_TIM9_Init+0x6c>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim9) != HAL_OK) {
 8002a78:	480c      	ldr	r0, [pc, #48]	; (8002aac <MX_TIM9_Init+0x6c>)
 8002a7a:	f001 fb39 	bl	80040f0 <HAL_TIM_Base_Init>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <MX_TIM9_Init+0x48>
		Error_Handler();
 8002a84:	f000 f8e8 	bl	8002c58 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a8c:	603b      	str	r3, [r7, #0]
	if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK) {
 8002a8e:	463b      	mov	r3, r7
 8002a90:	4619      	mov	r1, r3
 8002a92:	4806      	ldr	r0, [pc, #24]	; (8002aac <MX_TIM9_Init+0x6c>)
 8002a94:	f001 fe9c 	bl	80047d0 <HAL_TIM_ConfigClockSource>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d001      	beq.n	8002aa2 <MX_TIM9_Init+0x62>
		Error_Handler();
 8002a9e:	f000 f8db 	bl	8002c58 <Error_Handler>
	}
	/* USER CODE BEGIN TIM9_Init 2 */

	/* USER CODE END TIM9_Init 2 */

}
 8002aa2:	bf00      	nop
 8002aa4:	3710      	adds	r7, #16
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	20000374 	.word	0x20000374
 8002ab0:	40014000 	.word	0x40014000

08002ab4 <MX_USART6_UART_Init>:
/**
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void) {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
	/* USER CODE END USART6_Init 0 */

	/* USER CODE BEGIN USART6_Init 1 */

	/* USER CODE END USART6_Init 1 */
	huart6.Instance = USART6;
 8002ab8:	4b11      	ldr	r3, [pc, #68]	; (8002b00 <MX_USART6_UART_Init+0x4c>)
 8002aba:	4a12      	ldr	r2, [pc, #72]	; (8002b04 <MX_USART6_UART_Init+0x50>)
 8002abc:	601a      	str	r2, [r3, #0]
	huart6.Init.BaudRate = 115200;
 8002abe:	4b10      	ldr	r3, [pc, #64]	; (8002b00 <MX_USART6_UART_Init+0x4c>)
 8002ac0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ac4:	605a      	str	r2, [r3, #4]
	huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002ac6:	4b0e      	ldr	r3, [pc, #56]	; (8002b00 <MX_USART6_UART_Init+0x4c>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	609a      	str	r2, [r3, #8]
	huart6.Init.StopBits = UART_STOPBITS_1;
 8002acc:	4b0c      	ldr	r3, [pc, #48]	; (8002b00 <MX_USART6_UART_Init+0x4c>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	60da      	str	r2, [r3, #12]
	huart6.Init.Parity = UART_PARITY_NONE;
 8002ad2:	4b0b      	ldr	r3, [pc, #44]	; (8002b00 <MX_USART6_UART_Init+0x4c>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	611a      	str	r2, [r3, #16]
	huart6.Init.Mode = UART_MODE_TX_RX;
 8002ad8:	4b09      	ldr	r3, [pc, #36]	; (8002b00 <MX_USART6_UART_Init+0x4c>)
 8002ada:	220c      	movs	r2, #12
 8002adc:	615a      	str	r2, [r3, #20]
	huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ade:	4b08      	ldr	r3, [pc, #32]	; (8002b00 <MX_USART6_UART_Init+0x4c>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	619a      	str	r2, [r3, #24]
	huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ae4:	4b06      	ldr	r3, [pc, #24]	; (8002b00 <MX_USART6_UART_Init+0x4c>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart6) != HAL_OK) {
 8002aea:	4805      	ldr	r0, [pc, #20]	; (8002b00 <MX_USART6_UART_Init+0x4c>)
 8002aec:	f002 faf0 	bl	80050d0 <HAL_UART_Init>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <MX_USART6_UART_Init+0x46>
		Error_Handler();
 8002af6:	f000 f8af 	bl	8002c58 <Error_Handler>
	}
	/* USER CODE BEGIN USART6_Init 2 */

	/* USER CODE END USART6_Init 2 */

}
 8002afa:	bf00      	nop
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	bf00      	nop
 8002b00:	200003c0 	.word	0x200003c0
 8002b04:	40011400 	.word	0x40011400

08002b08 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b08c      	sub	sp, #48	; 0x30
 8002b0c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002b0e:	f107 031c 	add.w	r3, r7, #28
 8002b12:	2200      	movs	r2, #0
 8002b14:	601a      	str	r2, [r3, #0]
 8002b16:	605a      	str	r2, [r3, #4]
 8002b18:	609a      	str	r2, [r3, #8]
 8002b1a:	60da      	str	r2, [r3, #12]
 8002b1c:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61bb      	str	r3, [r7, #24]
 8002b22:	4b49      	ldr	r3, [pc, #292]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b26:	4a48      	ldr	r2, [pc, #288]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b2e:	4b46      	ldr	r3, [pc, #280]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b36:	61bb      	str	r3, [r7, #24]
 8002b38:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	617b      	str	r3, [r7, #20]
 8002b3e:	4b42      	ldr	r3, [pc, #264]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b42:	4a41      	ldr	r2, [pc, #260]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b44:	f043 0301 	orr.w	r3, r3, #1
 8002b48:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4a:	4b3f      	ldr	r3, [pc, #252]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	617b      	str	r3, [r7, #20]
 8002b54:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002b56:	2300      	movs	r3, #0
 8002b58:	613b      	str	r3, [r7, #16]
 8002b5a:	4b3b      	ldr	r3, [pc, #236]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b5e:	4a3a      	ldr	r2, [pc, #232]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b60:	f043 0304 	orr.w	r3, r3, #4
 8002b64:	6313      	str	r3, [r2, #48]	; 0x30
 8002b66:	4b38      	ldr	r3, [pc, #224]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6a:	f003 0304 	and.w	r3, r3, #4
 8002b6e:	613b      	str	r3, [r7, #16]
 8002b70:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002b72:	2300      	movs	r3, #0
 8002b74:	60fb      	str	r3, [r7, #12]
 8002b76:	4b34      	ldr	r3, [pc, #208]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7a:	4a33      	ldr	r2, [pc, #204]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b7c:	f043 0310 	orr.w	r3, r3, #16
 8002b80:	6313      	str	r3, [r2, #48]	; 0x30
 8002b82:	4b31      	ldr	r3, [pc, #196]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b86:	f003 0310 	and.w	r3, r3, #16
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60bb      	str	r3, [r7, #8]
 8002b92:	4b2d      	ldr	r3, [pc, #180]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b96:	4a2c      	ldr	r2, [pc, #176]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002b98:	f043 0302 	orr.w	r3, r3, #2
 8002b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b9e:	4b2a      	ldr	r3, [pc, #168]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	60bb      	str	r3, [r7, #8]
 8002ba8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	607b      	str	r3, [r7, #4]
 8002bae:	4b26      	ldr	r3, [pc, #152]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bb2:	4a25      	ldr	r2, [pc, #148]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002bb4:	f043 0308 	orr.w	r3, r3, #8
 8002bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bba:	4b23      	ldr	r3, [pc, #140]	; (8002c48 <MX_GPIO_Init+0x140>)
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bbe:	f003 0308 	and.w	r3, r3, #8
 8002bc2:	607b      	str	r3, [r7, #4]
 8002bc4:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, kierunkiP1_Pin | kierunkiP2_Pin, GPIO_PIN_RESET);
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2130      	movs	r1, #48	; 0x30
 8002bca:	4820      	ldr	r0, [pc, #128]	; (8002c4c <MX_GPIO_Init+0x144>)
 8002bcc:	f000 fe14 	bl	80037f8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(kierunkiL1_GPIO_Port, kierunkiL1_Pin, GPIO_PIN_RESET);
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bd6:	481e      	ldr	r0, [pc, #120]	; (8002c50 <MX_GPIO_Init+0x148>)
 8002bd8:	f000 fe0e 	bl	80037f8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(kierunkiL2_GPIO_Port, kierunkiL2_Pin, GPIO_PIN_RESET);
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002be2:	481c      	ldr	r0, [pc, #112]	; (8002c54 <MX_GPIO_Init+0x14c>)
 8002be4:	f000 fe08 	bl	80037f8 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : kierunkiP1_Pin kierunkiP2_Pin */
	GPIO_InitStruct.Pin = kierunkiP1_Pin | kierunkiP2_Pin;
 8002be8:	2330      	movs	r3, #48	; 0x30
 8002bea:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bec:	2301      	movs	r3, #1
 8002bee:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bf8:	f107 031c 	add.w	r3, r7, #28
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	4813      	ldr	r0, [pc, #76]	; (8002c4c <MX_GPIO_Init+0x144>)
 8002c00:	f000 fc78 	bl	80034f4 <HAL_GPIO_Init>

	/*Configure GPIO pin : kierunkiL1_Pin */
	GPIO_InitStruct.Pin = kierunkiL1_Pin;
 8002c04:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c08:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c12:	2300      	movs	r3, #0
 8002c14:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(kierunkiL1_GPIO_Port, &GPIO_InitStruct);
 8002c16:	f107 031c 	add.w	r3, r7, #28
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	480c      	ldr	r0, [pc, #48]	; (8002c50 <MX_GPIO_Init+0x148>)
 8002c1e:	f000 fc69 	bl	80034f4 <HAL_GPIO_Init>

	/*Configure GPIO pin : kierunkiL2_Pin */
	GPIO_InitStruct.Pin = kierunkiL2_Pin;
 8002c22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c26:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c30:	2300      	movs	r3, #0
 8002c32:	62bb      	str	r3, [r7, #40]	; 0x28
	HAL_GPIO_Init(kierunkiL2_GPIO_Port, &GPIO_InitStruct);
 8002c34:	f107 031c 	add.w	r3, r7, #28
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4806      	ldr	r0, [pc, #24]	; (8002c54 <MX_GPIO_Init+0x14c>)
 8002c3c:	f000 fc5a 	bl	80034f4 <HAL_GPIO_Init>

}
 8002c40:	bf00      	nop
 8002c42:	3730      	adds	r7, #48	; 0x30
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	40020800 	.word	0x40020800
 8002c50:	40021000 	.word	0x40021000
 8002c54:	40020400 	.word	0x40020400

08002c58 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8002c5c:	bf00      	nop
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c64:	4770      	bx	lr
	...

08002c68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c68:	b480      	push	{r7}
 8002c6a:	b083      	sub	sp, #12
 8002c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c6e:	2300      	movs	r3, #0
 8002c70:	607b      	str	r3, [r7, #4]
 8002c72:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <HAL_MspInit+0x4c>)
 8002c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c76:	4a0f      	ldr	r2, [pc, #60]	; (8002cb4 <HAL_MspInit+0x4c>)
 8002c78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c7c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	; (8002cb4 <HAL_MspInit+0x4c>)
 8002c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c86:	607b      	str	r3, [r7, #4]
 8002c88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	603b      	str	r3, [r7, #0]
 8002c8e:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <HAL_MspInit+0x4c>)
 8002c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c92:	4a08      	ldr	r2, [pc, #32]	; (8002cb4 <HAL_MspInit+0x4c>)
 8002c94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c98:	6413      	str	r3, [r2, #64]	; 0x40
 8002c9a:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <HAL_MspInit+0x4c>)
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca2:	603b      	str	r3, [r7, #0]
 8002ca4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ca6:	bf00      	nop
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	40023800 	.word	0x40023800

08002cb8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a22      	ldr	r2, [pc, #136]	; (8002d50 <HAL_TIM_PWM_MspInit+0x98>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d116      	bne.n	8002cf8 <HAL_TIM_PWM_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002cca:	2300      	movs	r3, #0
 8002ccc:	617b      	str	r3, [r7, #20]
 8002cce:	4b21      	ldr	r3, [pc, #132]	; (8002d54 <HAL_TIM_PWM_MspInit+0x9c>)
 8002cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd2:	4a20      	ldr	r2, [pc, #128]	; (8002d54 <HAL_TIM_PWM_MspInit+0x9c>)
 8002cd4:	f043 0301 	orr.w	r3, r3, #1
 8002cd8:	6453      	str	r3, [r2, #68]	; 0x44
 8002cda:	4b1e      	ldr	r3, [pc, #120]	; (8002d54 <HAL_TIM_PWM_MspInit+0x9c>)
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cde:	f003 0301 	and.w	r3, r3, #1
 8002ce2:	617b      	str	r3, [r7, #20]
 8002ce4:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	2100      	movs	r1, #0
 8002cea:	2018      	movs	r0, #24
 8002cec:	f000 fba9 	bl	8003442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002cf0:	2018      	movs	r0, #24
 8002cf2:	f000 fbc2 	bl	800347a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002cf6:	e026      	b.n	8002d46 <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM3)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a16      	ldr	r2, [pc, #88]	; (8002d58 <HAL_TIM_PWM_MspInit+0xa0>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d10e      	bne.n	8002d20 <HAL_TIM_PWM_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002d02:	2300      	movs	r3, #0
 8002d04:	613b      	str	r3, [r7, #16]
 8002d06:	4b13      	ldr	r3, [pc, #76]	; (8002d54 <HAL_TIM_PWM_MspInit+0x9c>)
 8002d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0a:	4a12      	ldr	r2, [pc, #72]	; (8002d54 <HAL_TIM_PWM_MspInit+0x9c>)
 8002d0c:	f043 0302 	orr.w	r3, r3, #2
 8002d10:	6413      	str	r3, [r2, #64]	; 0x40
 8002d12:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <HAL_TIM_PWM_MspInit+0x9c>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	f003 0302 	and.w	r3, r3, #2
 8002d1a:	613b      	str	r3, [r7, #16]
 8002d1c:	693b      	ldr	r3, [r7, #16]
}
 8002d1e:	e012      	b.n	8002d46 <HAL_TIM_PWM_MspInit+0x8e>
  else if(htim_pwm->Instance==TIM4)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a0d      	ldr	r2, [pc, #52]	; (8002d5c <HAL_TIM_PWM_MspInit+0xa4>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d10d      	bne.n	8002d46 <HAL_TIM_PWM_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	4b09      	ldr	r3, [pc, #36]	; (8002d54 <HAL_TIM_PWM_MspInit+0x9c>)
 8002d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d32:	4a08      	ldr	r2, [pc, #32]	; (8002d54 <HAL_TIM_PWM_MspInit+0x9c>)
 8002d34:	f043 0304 	orr.w	r3, r3, #4
 8002d38:	6413      	str	r3, [r2, #64]	; 0x40
 8002d3a:	4b06      	ldr	r3, [pc, #24]	; (8002d54 <HAL_TIM_PWM_MspInit+0x9c>)
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3e:	f003 0304 	and.w	r3, r3, #4
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]
}
 8002d46:	bf00      	nop
 8002d48:	3718      	adds	r7, #24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40010000 	.word	0x40010000
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40000400 	.word	0x40000400
 8002d5c:	40000800 	.word	0x40000800

08002d60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d70:	d116      	bne.n	8002da0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d72:	2300      	movs	r3, #0
 8002d74:	60fb      	str	r3, [r7, #12]
 8002d76:	4b1a      	ldr	r3, [pc, #104]	; (8002de0 <HAL_TIM_Base_MspInit+0x80>)
 8002d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d7a:	4a19      	ldr	r2, [pc, #100]	; (8002de0 <HAL_TIM_Base_MspInit+0x80>)
 8002d7c:	f043 0301 	orr.w	r3, r3, #1
 8002d80:	6413      	str	r3, [r2, #64]	; 0x40
 8002d82:	4b17      	ldr	r3, [pc, #92]	; (8002de0 <HAL_TIM_Base_MspInit+0x80>)
 8002d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d8e:	2200      	movs	r2, #0
 8002d90:	2100      	movs	r1, #0
 8002d92:	201c      	movs	r0, #28
 8002d94:	f000 fb55 	bl	8003442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d98:	201c      	movs	r0, #28
 8002d9a:	f000 fb6e 	bl	800347a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 8002d9e:	e01a      	b.n	8002dd6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM9)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a0f      	ldr	r2, [pc, #60]	; (8002de4 <HAL_TIM_Base_MspInit+0x84>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d115      	bne.n	8002dd6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	4b0c      	ldr	r3, [pc, #48]	; (8002de0 <HAL_TIM_Base_MspInit+0x80>)
 8002db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db2:	4a0b      	ldr	r2, [pc, #44]	; (8002de0 <HAL_TIM_Base_MspInit+0x80>)
 8002db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002db8:	6453      	str	r3, [r2, #68]	; 0x44
 8002dba:	4b09      	ldr	r3, [pc, #36]	; (8002de0 <HAL_TIM_Base_MspInit+0x80>)
 8002dbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dc2:	60bb      	str	r3, [r7, #8]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	2100      	movs	r1, #0
 8002dca:	2018      	movs	r0, #24
 8002dcc:	f000 fb39 	bl	8003442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002dd0:	2018      	movs	r0, #24
 8002dd2:	f000 fb52 	bl	800347a <HAL_NVIC_EnableIRQ>
}
 8002dd6:	bf00      	nop
 8002dd8:	3710      	adds	r7, #16
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40014000 	.word	0x40014000

08002de8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b08a      	sub	sp, #40	; 0x28
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df0:	f107 0314 	add.w	r3, r7, #20
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	605a      	str	r2, [r3, #4]
 8002dfa:	609a      	str	r2, [r3, #8]
 8002dfc:	60da      	str	r2, [r3, #12]
 8002dfe:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a19      	ldr	r2, [pc, #100]	; (8002e6c <HAL_TIM_Encoder_MspInit+0x84>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d12b      	bne.n	8002e62 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	613b      	str	r3, [r7, #16]
 8002e0e:	4b18      	ldr	r3, [pc, #96]	; (8002e70 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e12:	4a17      	ldr	r2, [pc, #92]	; (8002e70 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e14:	f043 0308 	orr.w	r3, r3, #8
 8002e18:	6413      	str	r3, [r2, #64]	; 0x40
 8002e1a:	4b15      	ldr	r3, [pc, #84]	; (8002e70 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1e:	f003 0308 	and.w	r3, r3, #8
 8002e22:	613b      	str	r3, [r7, #16]
 8002e24:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	60fb      	str	r3, [r7, #12]
 8002e2a:	4b11      	ldr	r3, [pc, #68]	; (8002e70 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	4a10      	ldr	r2, [pc, #64]	; (8002e70 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e30:	f043 0301 	orr.w	r3, r3, #1
 8002e34:	6313      	str	r3, [r2, #48]	; 0x30
 8002e36:	4b0e      	ldr	r3, [pc, #56]	; (8002e70 <HAL_TIM_Encoder_MspInit+0x88>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	60fb      	str	r3, [r7, #12]
 8002e40:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration    
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2 
    */
    GPIO_InitStruct.Pin = enkoder1_Pin|enkoder2_Pin;
 8002e42:	2303      	movs	r3, #3
 8002e44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e46:	2302      	movs	r3, #2
 8002e48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002e52:	2302      	movs	r3, #2
 8002e54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e56:	f107 0314 	add.w	r3, r7, #20
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4805      	ldr	r0, [pc, #20]	; (8002e74 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002e5e:	f000 fb49 	bl	80034f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002e62:	bf00      	nop
 8002e64:	3728      	adds	r7, #40	; 0x28
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40000c00 	.word	0x40000c00
 8002e70:	40023800 	.word	0x40023800
 8002e74:	40020000 	.word	0x40020000

08002e78 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b08a      	sub	sp, #40	; 0x28
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a37      	ldr	r2, [pc, #220]	; (8002f74 <HAL_TIM_MspPostInit+0xfc>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d11f      	bne.n	8002eda <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	613b      	str	r3, [r7, #16]
 8002e9e:	4b36      	ldr	r3, [pc, #216]	; (8002f78 <HAL_TIM_MspPostInit+0x100>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	4a35      	ldr	r2, [pc, #212]	; (8002f78 <HAL_TIM_MspPostInit+0x100>)
 8002ea4:	f043 0310 	orr.w	r3, r3, #16
 8002ea8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eaa:	4b33      	ldr	r3, [pc, #204]	; (8002f78 <HAL_TIM_MspPostInit+0x100>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	f003 0310 	and.w	r3, r3, #16
 8002eb2:	613b      	str	r3, [r7, #16]
 8002eb4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration    
    PE11     ------> TIM1_CH2
    PE14     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = silnikPrawy_Pin|silnikLewy_Pin;
 8002eb6:	f44f 4390 	mov.w	r3, #18432	; 0x4800
 8002eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ebc:	2302      	movs	r3, #2
 8002ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ecc:	f107 0314 	add.w	r3, r7, #20
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	482a      	ldr	r0, [pc, #168]	; (8002f7c <HAL_TIM_MspPostInit+0x104>)
 8002ed4:	f000 fb0e 	bl	80034f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002ed8:	e047      	b.n	8002f6a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a28      	ldr	r2, [pc, #160]	; (8002f80 <HAL_TIM_MspPostInit+0x108>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d11e      	bne.n	8002f22 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60fb      	str	r3, [r7, #12]
 8002ee8:	4b23      	ldr	r3, [pc, #140]	; (8002f78 <HAL_TIM_MspPostInit+0x100>)
 8002eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eec:	4a22      	ldr	r2, [pc, #136]	; (8002f78 <HAL_TIM_MspPostInit+0x100>)
 8002eee:	f043 0301 	orr.w	r3, r3, #1
 8002ef2:	6313      	str	r3, [r2, #48]	; 0x30
 8002ef4:	4b20      	ldr	r3, [pc, #128]	; (8002f78 <HAL_TIM_MspPostInit+0x100>)
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = chwytak_Pin;
 8002f00:	2380      	movs	r3, #128	; 0x80
 8002f02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f04:	2302      	movs	r3, #2
 8002f06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002f10:	2302      	movs	r3, #2
 8002f12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(chwytak_GPIO_Port, &GPIO_InitStruct);
 8002f14:	f107 0314 	add.w	r3, r7, #20
 8002f18:	4619      	mov	r1, r3
 8002f1a:	481a      	ldr	r0, [pc, #104]	; (8002f84 <HAL_TIM_MspPostInit+0x10c>)
 8002f1c:	f000 faea 	bl	80034f4 <HAL_GPIO_Init>
}
 8002f20:	e023      	b.n	8002f6a <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM4)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a18      	ldr	r2, [pc, #96]	; (8002f88 <HAL_TIM_MspPostInit+0x110>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d11e      	bne.n	8002f6a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60bb      	str	r3, [r7, #8]
 8002f30:	4b11      	ldr	r3, [pc, #68]	; (8002f78 <HAL_TIM_MspPostInit+0x100>)
 8002f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f34:	4a10      	ldr	r2, [pc, #64]	; (8002f78 <HAL_TIM_MspPostInit+0x100>)
 8002f36:	f043 0308 	orr.w	r3, r3, #8
 8002f3a:	6313      	str	r3, [r2, #48]	; 0x30
 8002f3c:	4b0e      	ldr	r3, [pc, #56]	; (8002f78 <HAL_TIM_MspPostInit+0x100>)
 8002f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f40:	f003 0308 	and.w	r3, r3, #8
 8002f44:	60bb      	str	r3, [r7, #8]
 8002f46:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = przegub2_Pin|przegub1_Pin|podstawa2_Pin|podstawa1_Pin;
 8002f48:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	2300      	movs	r3, #0
 8002f54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f56:	2300      	movs	r3, #0
 8002f58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f5e:	f107 0314 	add.w	r3, r7, #20
 8002f62:	4619      	mov	r1, r3
 8002f64:	4809      	ldr	r0, [pc, #36]	; (8002f8c <HAL_TIM_MspPostInit+0x114>)
 8002f66:	f000 fac5 	bl	80034f4 <HAL_GPIO_Init>
}
 8002f6a:	bf00      	nop
 8002f6c:	3728      	adds	r7, #40	; 0x28
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	40010000 	.word	0x40010000
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	40021000 	.word	0x40021000
 8002f80:	40000400 	.word	0x40000400
 8002f84:	40020000 	.word	0x40020000
 8002f88:	40000800 	.word	0x40000800
 8002f8c:	40020c00 	.word	0x40020c00

08002f90 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b08a      	sub	sp, #40	; 0x28
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f98:	f107 0314 	add.w	r3, r7, #20
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	605a      	str	r2, [r3, #4]
 8002fa2:	609a      	str	r2, [r3, #8]
 8002fa4:	60da      	str	r2, [r3, #12]
 8002fa6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a1d      	ldr	r2, [pc, #116]	; (8003024 <HAL_UART_MspInit+0x94>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d133      	bne.n	800301a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	613b      	str	r3, [r7, #16]
 8002fb6:	4b1c      	ldr	r3, [pc, #112]	; (8003028 <HAL_UART_MspInit+0x98>)
 8002fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fba:	4a1b      	ldr	r2, [pc, #108]	; (8003028 <HAL_UART_MspInit+0x98>)
 8002fbc:	f043 0320 	orr.w	r3, r3, #32
 8002fc0:	6453      	str	r3, [r2, #68]	; 0x44
 8002fc2:	4b19      	ldr	r3, [pc, #100]	; (8003028 <HAL_UART_MspInit+0x98>)
 8002fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fc6:	f003 0320 	and.w	r3, r3, #32
 8002fca:	613b      	str	r3, [r7, #16]
 8002fcc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60fb      	str	r3, [r7, #12]
 8002fd2:	4b15      	ldr	r3, [pc, #84]	; (8003028 <HAL_UART_MspInit+0x98>)
 8002fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fd6:	4a14      	ldr	r2, [pc, #80]	; (8003028 <HAL_UART_MspInit+0x98>)
 8002fd8:	f043 0304 	orr.w	r3, r3, #4
 8002fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8002fde:	4b12      	ldr	r3, [pc, #72]	; (8003028 <HAL_UART_MspInit+0x98>)
 8002fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fe2:	f003 0304 	and.w	r3, r3, #4
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002fea:	23c0      	movs	r3, #192	; 0xc0
 8002fec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fee:	2302      	movs	r3, #2
 8002ff0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002ffa:	2308      	movs	r3, #8
 8002ffc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ffe:	f107 0314 	add.w	r3, r7, #20
 8003002:	4619      	mov	r1, r3
 8003004:	4809      	ldr	r0, [pc, #36]	; (800302c <HAL_UART_MspInit+0x9c>)
 8003006:	f000 fa75 	bl	80034f4 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800300a:	2200      	movs	r2, #0
 800300c:	2100      	movs	r1, #0
 800300e:	2047      	movs	r0, #71	; 0x47
 8003010:	f000 fa17 	bl	8003442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003014:	2047      	movs	r0, #71	; 0x47
 8003016:	f000 fa30 	bl	800347a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800301a:	bf00      	nop
 800301c:	3728      	adds	r7, #40	; 0x28
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40011400 	.word	0x40011400
 8003028:	40023800 	.word	0x40023800
 800302c:	40020800 	.word	0x40020800

08003030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003030:	b480      	push	{r7}
 8003032:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003034:	bf00      	nop
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800303e:	b480      	push	{r7}
 8003040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003042:	e7fe      	b.n	8003042 <HardFault_Handler+0x4>

08003044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003048:	e7fe      	b.n	8003048 <MemManage_Handler+0x4>

0800304a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800304a:	b480      	push	{r7}
 800304c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800304e:	e7fe      	b.n	800304e <BusFault_Handler+0x4>

08003050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003054:	e7fe      	b.n	8003054 <UsageFault_Handler+0x4>

08003056 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003056:	b480      	push	{r7}
 8003058:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800305a:	bf00      	nop
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003068:	bf00      	nop
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003072:	b480      	push	{r7}
 8003074:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003076:	bf00      	nop
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003084:	f000 f8e2 	bl	800324c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003088:	bf00      	nop
 800308a:	bd80      	pop	{r7, pc}

0800308c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003090:	4803      	ldr	r0, [pc, #12]	; (80030a0 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8003092:	f001 f9ce 	bl	8004432 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8003096:	4803      	ldr	r0, [pc, #12]	; (80030a4 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8003098:	f001 f9cb 	bl	8004432 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800309c:	bf00      	nop
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	20000334 	.word	0x20000334
 80030a4:	20000374 	.word	0x20000374

080030a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80030ac:	4802      	ldr	r0, [pc, #8]	; (80030b8 <TIM2_IRQHandler+0x10>)
 80030ae:	f001 f9c0 	bl	8004432 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80030b2:	bf00      	nop
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	20000404 	.word	0x20000404

080030bc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80030c0:	4802      	ldr	r0, [pc, #8]	; (80030cc <USART6_IRQHandler+0x10>)
 80030c2:	f002 f8ed 	bl	80052a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80030c6:	bf00      	nop
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	200003c0 	.word	0x200003c0

080030d0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80030d8:	4b11      	ldr	r3, [pc, #68]	; (8003120 <_sbrk+0x50>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d102      	bne.n	80030e6 <_sbrk+0x16>
		heap_end = &end;
 80030e0:	4b0f      	ldr	r3, [pc, #60]	; (8003120 <_sbrk+0x50>)
 80030e2:	4a10      	ldr	r2, [pc, #64]	; (8003124 <_sbrk+0x54>)
 80030e4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80030e6:	4b0e      	ldr	r3, [pc, #56]	; (8003120 <_sbrk+0x50>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80030ec:	4b0c      	ldr	r3, [pc, #48]	; (8003120 <_sbrk+0x50>)
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	4413      	add	r3, r2
 80030f4:	466a      	mov	r2, sp
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d907      	bls.n	800310a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80030fa:	f002 fe87 	bl	8005e0c <__errno>
 80030fe:	4602      	mov	r2, r0
 8003100:	230c      	movs	r3, #12
 8003102:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003104:	f04f 33ff 	mov.w	r3, #4294967295
 8003108:	e006      	b.n	8003118 <_sbrk+0x48>
	}

	heap_end += incr;
 800310a:	4b05      	ldr	r3, [pc, #20]	; (8003120 <_sbrk+0x50>)
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4413      	add	r3, r2
 8003112:	4a03      	ldr	r2, [pc, #12]	; (8003120 <_sbrk+0x50>)
 8003114:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003116:	68fb      	ldr	r3, [r7, #12]
}
 8003118:	4618      	mov	r0, r3
 800311a:	3710      	adds	r7, #16
 800311c:	46bd      	mov	sp, r7
 800311e:	bd80      	pop	{r7, pc}
 8003120:	20000234 	.word	0x20000234
 8003124:	20000458 	.word	0x20000458

08003128 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800312c:	4b08      	ldr	r3, [pc, #32]	; (8003150 <SystemInit+0x28>)
 800312e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003132:	4a07      	ldr	r2, [pc, #28]	; (8003150 <SystemInit+0x28>)
 8003134:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003138:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800313c:	4b04      	ldr	r3, [pc, #16]	; (8003150 <SystemInit+0x28>)
 800313e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003142:	609a      	str	r2, [r3, #8]
#endif
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	e000ed00 	.word	0xe000ed00

08003154 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003154:	f8df d034 	ldr.w	sp, [pc, #52]	; 800318c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003158:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800315a:	e003      	b.n	8003164 <LoopCopyDataInit>

0800315c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800315c:	4b0c      	ldr	r3, [pc, #48]	; (8003190 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800315e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003160:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003162:	3104      	adds	r1, #4

08003164 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003164:	480b      	ldr	r0, [pc, #44]	; (8003194 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003166:	4b0c      	ldr	r3, [pc, #48]	; (8003198 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003168:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800316a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800316c:	d3f6      	bcc.n	800315c <CopyDataInit>
  ldr  r2, =_sbss
 800316e:	4a0b      	ldr	r2, [pc, #44]	; (800319c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003170:	e002      	b.n	8003178 <LoopFillZerobss>

08003172 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003172:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003174:	f842 3b04 	str.w	r3, [r2], #4

08003178 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003178:	4b09      	ldr	r3, [pc, #36]	; (80031a0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800317a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800317c:	d3f9      	bcc.n	8003172 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800317e:	f7ff ffd3 	bl	8003128 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003182:	f002 fe49 	bl	8005e18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003186:	f7ff f945 	bl	8002414 <main>
  bx  lr    
 800318a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800318c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003190:	080090a0 	.word	0x080090a0
  ldr  r0, =_sdata
 8003194:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003198:	20000204 	.word	0x20000204
  ldr  r2, =_sbss
 800319c:	20000204 	.word	0x20000204
  ldr  r3, = _ebss
 80031a0:	20000458 	.word	0x20000458

080031a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80031a4:	e7fe      	b.n	80031a4 <ADC_IRQHandler>
	...

080031a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80031ac:	4b0e      	ldr	r3, [pc, #56]	; (80031e8 <HAL_Init+0x40>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a0d      	ldr	r2, [pc, #52]	; (80031e8 <HAL_Init+0x40>)
 80031b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80031b8:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <HAL_Init+0x40>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a0a      	ldr	r2, [pc, #40]	; (80031e8 <HAL_Init+0x40>)
 80031be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80031c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031c4:	4b08      	ldr	r3, [pc, #32]	; (80031e8 <HAL_Init+0x40>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a07      	ldr	r2, [pc, #28]	; (80031e8 <HAL_Init+0x40>)
 80031ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031d0:	2003      	movs	r0, #3
 80031d2:	f000 f92b 	bl	800342c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031d6:	2000      	movs	r0, #0
 80031d8:	f000 f808 	bl	80031ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031dc:	f7ff fd44 	bl	8002c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031e0:	2300      	movs	r3, #0
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	40023c00 	.word	0x40023c00

080031ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031f4:	4b12      	ldr	r3, [pc, #72]	; (8003240 <HAL_InitTick+0x54>)
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	4b12      	ldr	r3, [pc, #72]	; (8003244 <HAL_InitTick+0x58>)
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	4619      	mov	r1, r3
 80031fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003202:	fbb3 f3f1 	udiv	r3, r3, r1
 8003206:	fbb2 f3f3 	udiv	r3, r2, r3
 800320a:	4618      	mov	r0, r3
 800320c:	f000 f943 	bl	8003496 <HAL_SYSTICK_Config>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e00e      	b.n	8003238 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b0f      	cmp	r3, #15
 800321e:	d80a      	bhi.n	8003236 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003220:	2200      	movs	r2, #0
 8003222:	6879      	ldr	r1, [r7, #4]
 8003224:	f04f 30ff 	mov.w	r0, #4294967295
 8003228:	f000 f90b 	bl	8003442 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800322c:	4a06      	ldr	r2, [pc, #24]	; (8003248 <HAL_InitTick+0x5c>)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003232:	2300      	movs	r3, #0
 8003234:	e000      	b.n	8003238 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
}
 8003238:	4618      	mov	r0, r3
 800323a:	3708      	adds	r7, #8
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}
 8003240:	20000024 	.word	0x20000024
 8003244:	2000002c 	.word	0x2000002c
 8003248:	20000028 	.word	0x20000028

0800324c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800324c:	b480      	push	{r7}
 800324e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003250:	4b06      	ldr	r3, [pc, #24]	; (800326c <HAL_IncTick+0x20>)
 8003252:	781b      	ldrb	r3, [r3, #0]
 8003254:	461a      	mov	r2, r3
 8003256:	4b06      	ldr	r3, [pc, #24]	; (8003270 <HAL_IncTick+0x24>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4413      	add	r3, r2
 800325c:	4a04      	ldr	r2, [pc, #16]	; (8003270 <HAL_IncTick+0x24>)
 800325e:	6013      	str	r3, [r2, #0]
}
 8003260:	bf00      	nop
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	2000002c 	.word	0x2000002c
 8003270:	20000450 	.word	0x20000450

08003274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003274:	b480      	push	{r7}
 8003276:	af00      	add	r7, sp, #0
  return uwTick;
 8003278:	4b03      	ldr	r3, [pc, #12]	; (8003288 <HAL_GetTick+0x14>)
 800327a:	681b      	ldr	r3, [r3, #0]
}
 800327c:	4618      	mov	r0, r3
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	20000450 	.word	0x20000450

0800328c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800328c:	b480      	push	{r7}
 800328e:	b085      	sub	sp, #20
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800329c:	4b0c      	ldr	r3, [pc, #48]	; (80032d0 <__NVIC_SetPriorityGrouping+0x44>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032a2:	68ba      	ldr	r2, [r7, #8]
 80032a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80032a8:	4013      	ands	r3, r2
 80032aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80032b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032be:	4a04      	ldr	r2, [pc, #16]	; (80032d0 <__NVIC_SetPriorityGrouping+0x44>)
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	60d3      	str	r3, [r2, #12]
}
 80032c4:	bf00      	nop
 80032c6:	3714      	adds	r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr
 80032d0:	e000ed00 	.word	0xe000ed00

080032d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80032d8:	4b04      	ldr	r3, [pc, #16]	; (80032ec <__NVIC_GetPriorityGrouping+0x18>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	0a1b      	lsrs	r3, r3, #8
 80032de:	f003 0307 	and.w	r3, r3, #7
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	46bd      	mov	sp, r7
 80032e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ea:	4770      	bx	lr
 80032ec:	e000ed00 	.word	0xe000ed00

080032f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	db0b      	blt.n	800331a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003302:	79fb      	ldrb	r3, [r7, #7]
 8003304:	f003 021f 	and.w	r2, r3, #31
 8003308:	4907      	ldr	r1, [pc, #28]	; (8003328 <__NVIC_EnableIRQ+0x38>)
 800330a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800330e:	095b      	lsrs	r3, r3, #5
 8003310:	2001      	movs	r0, #1
 8003312:	fa00 f202 	lsl.w	r2, r0, r2
 8003316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800331a:	bf00      	nop
 800331c:	370c      	adds	r7, #12
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
 8003326:	bf00      	nop
 8003328:	e000e100 	.word	0xe000e100

0800332c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	4603      	mov	r3, r0
 8003334:	6039      	str	r1, [r7, #0]
 8003336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333c:	2b00      	cmp	r3, #0
 800333e:	db0a      	blt.n	8003356 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	b2da      	uxtb	r2, r3
 8003344:	490c      	ldr	r1, [pc, #48]	; (8003378 <__NVIC_SetPriority+0x4c>)
 8003346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334a:	0112      	lsls	r2, r2, #4
 800334c:	b2d2      	uxtb	r2, r2
 800334e:	440b      	add	r3, r1
 8003350:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003354:	e00a      	b.n	800336c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	b2da      	uxtb	r2, r3
 800335a:	4908      	ldr	r1, [pc, #32]	; (800337c <__NVIC_SetPriority+0x50>)
 800335c:	79fb      	ldrb	r3, [r7, #7]
 800335e:	f003 030f 	and.w	r3, r3, #15
 8003362:	3b04      	subs	r3, #4
 8003364:	0112      	lsls	r2, r2, #4
 8003366:	b2d2      	uxtb	r2, r2
 8003368:	440b      	add	r3, r1
 800336a:	761a      	strb	r2, [r3, #24]
}
 800336c:	bf00      	nop
 800336e:	370c      	adds	r7, #12
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	e000e100 	.word	0xe000e100
 800337c:	e000ed00 	.word	0xe000ed00

08003380 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003380:	b480      	push	{r7}
 8003382:	b089      	sub	sp, #36	; 0x24
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f003 0307 	and.w	r3, r3, #7
 8003392:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	f1c3 0307 	rsb	r3, r3, #7
 800339a:	2b04      	cmp	r3, #4
 800339c:	bf28      	it	cs
 800339e:	2304      	movcs	r3, #4
 80033a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	3304      	adds	r3, #4
 80033a6:	2b06      	cmp	r3, #6
 80033a8:	d902      	bls.n	80033b0 <NVIC_EncodePriority+0x30>
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	3b03      	subs	r3, #3
 80033ae:	e000      	b.n	80033b2 <NVIC_EncodePriority+0x32>
 80033b0:	2300      	movs	r3, #0
 80033b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033b4:	f04f 32ff 	mov.w	r2, #4294967295
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	43da      	mvns	r2, r3
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	401a      	ands	r2, r3
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033c8:	f04f 31ff 	mov.w	r1, #4294967295
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	fa01 f303 	lsl.w	r3, r1, r3
 80033d2:	43d9      	mvns	r1, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033d8:	4313      	orrs	r3, r2
         );
}
 80033da:	4618      	mov	r0, r3
 80033dc:	3724      	adds	r7, #36	; 0x24
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
	...

080033e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	3b01      	subs	r3, #1
 80033f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80033f8:	d301      	bcc.n	80033fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80033fa:	2301      	movs	r3, #1
 80033fc:	e00f      	b.n	800341e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033fe:	4a0a      	ldr	r2, [pc, #40]	; (8003428 <SysTick_Config+0x40>)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	3b01      	subs	r3, #1
 8003404:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003406:	210f      	movs	r1, #15
 8003408:	f04f 30ff 	mov.w	r0, #4294967295
 800340c:	f7ff ff8e 	bl	800332c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003410:	4b05      	ldr	r3, [pc, #20]	; (8003428 <SysTick_Config+0x40>)
 8003412:	2200      	movs	r2, #0
 8003414:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003416:	4b04      	ldr	r3, [pc, #16]	; (8003428 <SysTick_Config+0x40>)
 8003418:	2207      	movs	r2, #7
 800341a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3708      	adds	r7, #8
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	e000e010 	.word	0xe000e010

0800342c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	f7ff ff29 	bl	800328c <__NVIC_SetPriorityGrouping>
}
 800343a:	bf00      	nop
 800343c:	3708      	adds	r7, #8
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}

08003442 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003442:	b580      	push	{r7, lr}
 8003444:	b086      	sub	sp, #24
 8003446:	af00      	add	r7, sp, #0
 8003448:	4603      	mov	r3, r0
 800344a:	60b9      	str	r1, [r7, #8]
 800344c:	607a      	str	r2, [r7, #4]
 800344e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003450:	2300      	movs	r3, #0
 8003452:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003454:	f7ff ff3e 	bl	80032d4 <__NVIC_GetPriorityGrouping>
 8003458:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	68b9      	ldr	r1, [r7, #8]
 800345e:	6978      	ldr	r0, [r7, #20]
 8003460:	f7ff ff8e 	bl	8003380 <NVIC_EncodePriority>
 8003464:	4602      	mov	r2, r0
 8003466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800346a:	4611      	mov	r1, r2
 800346c:	4618      	mov	r0, r3
 800346e:	f7ff ff5d 	bl	800332c <__NVIC_SetPriority>
}
 8003472:	bf00      	nop
 8003474:	3718      	adds	r7, #24
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}

0800347a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800347a:	b580      	push	{r7, lr}
 800347c:	b082      	sub	sp, #8
 800347e:	af00      	add	r7, sp, #0
 8003480:	4603      	mov	r3, r0
 8003482:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff ff31 	bl	80032f0 <__NVIC_EnableIRQ>
}
 800348e:	bf00      	nop
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}

08003496 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003496:	b580      	push	{r7, lr}
 8003498:	b082      	sub	sp, #8
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f7ff ffa2 	bl	80033e8 <SysTick_Config>
 80034a4:	4603      	mov	r3, r0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034ae:	b480      	push	{r7}
 80034b0:	b083      	sub	sp, #12
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d004      	beq.n	80034cc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2280      	movs	r2, #128	; 0x80
 80034c6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e00c      	b.n	80034e6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2205      	movs	r2, #5
 80034d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 0201 	bic.w	r2, r2, #1
 80034e2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	4618      	mov	r0, r3
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr
	...

080034f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b089      	sub	sp, #36	; 0x24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80034fe:	2300      	movs	r3, #0
 8003500:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003502:	2300      	movs	r3, #0
 8003504:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003506:	2300      	movs	r3, #0
 8003508:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800350a:	2300      	movs	r3, #0
 800350c:	61fb      	str	r3, [r7, #28]
 800350e:	e159      	b.n	80037c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003510:	2201      	movs	r2, #1
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800351a:	683b      	ldr	r3, [r7, #0]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	4013      	ands	r3, r2
 8003522:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	429a      	cmp	r2, r3
 800352a:	f040 8148 	bne.w	80037be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d00b      	beq.n	800354e <HAL_GPIO_Init+0x5a>
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2b02      	cmp	r3, #2
 800353c:	d007      	beq.n	800354e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003542:	2b11      	cmp	r3, #17
 8003544:	d003      	beq.n	800354e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	2b12      	cmp	r3, #18
 800354c:	d130      	bne.n	80035b0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	2203      	movs	r2, #3
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	43db      	mvns	r3, r3
 8003560:	69ba      	ldr	r2, [r7, #24]
 8003562:	4013      	ands	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	68da      	ldr	r2, [r3, #12]
 800356a:	69fb      	ldr	r3, [r7, #28]
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	69ba      	ldr	r2, [r7, #24]
 8003574:	4313      	orrs	r3, r2
 8003576:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	69ba      	ldr	r2, [r7, #24]
 800357c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003584:	2201      	movs	r2, #1
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4013      	ands	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	091b      	lsrs	r3, r3, #4
 800359a:	f003 0201 	and.w	r2, r3, #1
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	69ba      	ldr	r2, [r7, #24]
 80035ae:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035b6:	69fb      	ldr	r3, [r7, #28]
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	2203      	movs	r2, #3
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	43db      	mvns	r3, r3
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	4013      	ands	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	fa02 f303 	lsl.w	r3, r2, r3
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d003      	beq.n	80035f0 <HAL_GPIO_Init+0xfc>
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	2b12      	cmp	r3, #18
 80035ee:	d123      	bne.n	8003638 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	08da      	lsrs	r2, r3, #3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	3208      	adds	r2, #8
 80035f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80035fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	f003 0307 	and.w	r3, r3, #7
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	220f      	movs	r2, #15
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	69ba      	ldr	r2, [r7, #24]
 8003610:	4013      	ands	r3, r2
 8003612:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	691a      	ldr	r2, [r3, #16]
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	f003 0307 	and.w	r3, r3, #7
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	69ba      	ldr	r2, [r7, #24]
 8003626:	4313      	orrs	r3, r2
 8003628:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	08da      	lsrs	r2, r3, #3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	3208      	adds	r2, #8
 8003632:	69b9      	ldr	r1, [r7, #24]
 8003634:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800363e:	69fb      	ldr	r3, [r7, #28]
 8003640:	005b      	lsls	r3, r3, #1
 8003642:	2203      	movs	r2, #3
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	43db      	mvns	r3, r3
 800364a:	69ba      	ldr	r2, [r7, #24]
 800364c:	4013      	ands	r3, r2
 800364e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	f003 0203 	and.w	r2, r3, #3
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	69ba      	ldr	r2, [r7, #24]
 800366a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003674:	2b00      	cmp	r3, #0
 8003676:	f000 80a2 	beq.w	80037be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800367a:	2300      	movs	r3, #0
 800367c:	60fb      	str	r3, [r7, #12]
 800367e:	4b56      	ldr	r3, [pc, #344]	; (80037d8 <HAL_GPIO_Init+0x2e4>)
 8003680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003682:	4a55      	ldr	r2, [pc, #340]	; (80037d8 <HAL_GPIO_Init+0x2e4>)
 8003684:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003688:	6453      	str	r3, [r2, #68]	; 0x44
 800368a:	4b53      	ldr	r3, [pc, #332]	; (80037d8 <HAL_GPIO_Init+0x2e4>)
 800368c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800368e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003692:	60fb      	str	r3, [r7, #12]
 8003694:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003696:	4a51      	ldr	r2, [pc, #324]	; (80037dc <HAL_GPIO_Init+0x2e8>)
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	089b      	lsrs	r3, r3, #2
 800369c:	3302      	adds	r3, #2
 800369e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	f003 0303 	and.w	r3, r3, #3
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	220f      	movs	r2, #15
 80036ae:	fa02 f303 	lsl.w	r3, r2, r3
 80036b2:	43db      	mvns	r3, r3
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	4013      	ands	r3, r2
 80036b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a48      	ldr	r2, [pc, #288]	; (80037e0 <HAL_GPIO_Init+0x2ec>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d019      	beq.n	80036f6 <HAL_GPIO_Init+0x202>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	4a47      	ldr	r2, [pc, #284]	; (80037e4 <HAL_GPIO_Init+0x2f0>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d013      	beq.n	80036f2 <HAL_GPIO_Init+0x1fe>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4a46      	ldr	r2, [pc, #280]	; (80037e8 <HAL_GPIO_Init+0x2f4>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d00d      	beq.n	80036ee <HAL_GPIO_Init+0x1fa>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a45      	ldr	r2, [pc, #276]	; (80037ec <HAL_GPIO_Init+0x2f8>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d007      	beq.n	80036ea <HAL_GPIO_Init+0x1f6>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a44      	ldr	r2, [pc, #272]	; (80037f0 <HAL_GPIO_Init+0x2fc>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d101      	bne.n	80036e6 <HAL_GPIO_Init+0x1f2>
 80036e2:	2304      	movs	r3, #4
 80036e4:	e008      	b.n	80036f8 <HAL_GPIO_Init+0x204>
 80036e6:	2307      	movs	r3, #7
 80036e8:	e006      	b.n	80036f8 <HAL_GPIO_Init+0x204>
 80036ea:	2303      	movs	r3, #3
 80036ec:	e004      	b.n	80036f8 <HAL_GPIO_Init+0x204>
 80036ee:	2302      	movs	r3, #2
 80036f0:	e002      	b.n	80036f8 <HAL_GPIO_Init+0x204>
 80036f2:	2301      	movs	r3, #1
 80036f4:	e000      	b.n	80036f8 <HAL_GPIO_Init+0x204>
 80036f6:	2300      	movs	r3, #0
 80036f8:	69fa      	ldr	r2, [r7, #28]
 80036fa:	f002 0203 	and.w	r2, r2, #3
 80036fe:	0092      	lsls	r2, r2, #2
 8003700:	4093      	lsls	r3, r2
 8003702:	69ba      	ldr	r2, [r7, #24]
 8003704:	4313      	orrs	r3, r2
 8003706:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003708:	4934      	ldr	r1, [pc, #208]	; (80037dc <HAL_GPIO_Init+0x2e8>)
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	089b      	lsrs	r3, r3, #2
 800370e:	3302      	adds	r3, #2
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003716:	4b37      	ldr	r3, [pc, #220]	; (80037f4 <HAL_GPIO_Init+0x300>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	43db      	mvns	r3, r3
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	4013      	ands	r3, r2
 8003724:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	685b      	ldr	r3, [r3, #4]
 800372a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	693b      	ldr	r3, [r7, #16]
 8003736:	4313      	orrs	r3, r2
 8003738:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800373a:	4a2e      	ldr	r2, [pc, #184]	; (80037f4 <HAL_GPIO_Init+0x300>)
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003740:	4b2c      	ldr	r3, [pc, #176]	; (80037f4 <HAL_GPIO_Init+0x300>)
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	43db      	mvns	r3, r3
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	4013      	ands	r3, r2
 800374e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	4313      	orrs	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003764:	4a23      	ldr	r2, [pc, #140]	; (80037f4 <HAL_GPIO_Init+0x300>)
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800376a:	4b22      	ldr	r3, [pc, #136]	; (80037f4 <HAL_GPIO_Init+0x300>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	43db      	mvns	r3, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4013      	ands	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	4313      	orrs	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800378e:	4a19      	ldr	r2, [pc, #100]	; (80037f4 <HAL_GPIO_Init+0x300>)
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003794:	4b17      	ldr	r3, [pc, #92]	; (80037f4 <HAL_GPIO_Init+0x300>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	43db      	mvns	r3, r3
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	4013      	ands	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d003      	beq.n	80037b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037b8:	4a0e      	ldr	r2, [pc, #56]	; (80037f4 <HAL_GPIO_Init+0x300>)
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	3301      	adds	r3, #1
 80037c2:	61fb      	str	r3, [r7, #28]
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	2b0f      	cmp	r3, #15
 80037c8:	f67f aea2 	bls.w	8003510 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80037cc:	bf00      	nop
 80037ce:	3724      	adds	r7, #36	; 0x24
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr
 80037d8:	40023800 	.word	0x40023800
 80037dc:	40013800 	.word	0x40013800
 80037e0:	40020000 	.word	0x40020000
 80037e4:	40020400 	.word	0x40020400
 80037e8:	40020800 	.word	0x40020800
 80037ec:	40020c00 	.word	0x40020c00
 80037f0:	40021000 	.word	0x40021000
 80037f4:	40013c00 	.word	0x40013c00

080037f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b083      	sub	sp, #12
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	460b      	mov	r3, r1
 8003802:	807b      	strh	r3, [r7, #2]
 8003804:	4613      	mov	r3, r2
 8003806:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003808:	787b      	ldrb	r3, [r7, #1]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d003      	beq.n	8003816 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800380e:	887a      	ldrh	r2, [r7, #2]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003814:	e003      	b.n	800381e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003816:	887b      	ldrh	r3, [r7, #2]
 8003818:	041a      	lsls	r2, r3, #16
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	619a      	str	r2, [r3, #24]
}
 800381e:	bf00      	nop
 8003820:	370c      	adds	r7, #12
 8003822:	46bd      	mov	sp, r7
 8003824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003828:	4770      	bx	lr
	...

0800382c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b086      	sub	sp, #24
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e25b      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 0301 	and.w	r3, r3, #1
 8003846:	2b00      	cmp	r3, #0
 8003848:	d075      	beq.n	8003936 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800384a:	4ba3      	ldr	r3, [pc, #652]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f003 030c 	and.w	r3, r3, #12
 8003852:	2b04      	cmp	r3, #4
 8003854:	d00c      	beq.n	8003870 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003856:	4ba0      	ldr	r3, [pc, #640]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800385e:	2b08      	cmp	r3, #8
 8003860:	d112      	bne.n	8003888 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003862:	4b9d      	ldr	r3, [pc, #628]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800386a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800386e:	d10b      	bne.n	8003888 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003870:	4b99      	ldr	r3, [pc, #612]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d05b      	beq.n	8003934 <HAL_RCC_OscConfig+0x108>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d157      	bne.n	8003934 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e236      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003890:	d106      	bne.n	80038a0 <HAL_RCC_OscConfig+0x74>
 8003892:	4b91      	ldr	r3, [pc, #580]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a90      	ldr	r2, [pc, #576]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003898:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800389c:	6013      	str	r3, [r2, #0]
 800389e:	e01d      	b.n	80038dc <HAL_RCC_OscConfig+0xb0>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038a8:	d10c      	bne.n	80038c4 <HAL_RCC_OscConfig+0x98>
 80038aa:	4b8b      	ldr	r3, [pc, #556]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a8a      	ldr	r2, [pc, #552]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80038b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038b4:	6013      	str	r3, [r2, #0]
 80038b6:	4b88      	ldr	r3, [pc, #544]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a87      	ldr	r2, [pc, #540]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80038bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038c0:	6013      	str	r3, [r2, #0]
 80038c2:	e00b      	b.n	80038dc <HAL_RCC_OscConfig+0xb0>
 80038c4:	4b84      	ldr	r3, [pc, #528]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a83      	ldr	r2, [pc, #524]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80038ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038ce:	6013      	str	r3, [r2, #0]
 80038d0:	4b81      	ldr	r3, [pc, #516]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a80      	ldr	r2, [pc, #512]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80038d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d013      	beq.n	800390c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038e4:	f7ff fcc6 	bl	8003274 <HAL_GetTick>
 80038e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ea:	e008      	b.n	80038fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80038ec:	f7ff fcc2 	bl	8003274 <HAL_GetTick>
 80038f0:	4602      	mov	r2, r0
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	2b64      	cmp	r3, #100	; 0x64
 80038f8:	d901      	bls.n	80038fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038fa:	2303      	movs	r3, #3
 80038fc:	e1fb      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038fe:	4b76      	ldr	r3, [pc, #472]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d0f0      	beq.n	80038ec <HAL_RCC_OscConfig+0xc0>
 800390a:	e014      	b.n	8003936 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800390c:	f7ff fcb2 	bl	8003274 <HAL_GetTick>
 8003910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003912:	e008      	b.n	8003926 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003914:	f7ff fcae 	bl	8003274 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	693b      	ldr	r3, [r7, #16]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	2b64      	cmp	r3, #100	; 0x64
 8003920:	d901      	bls.n	8003926 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e1e7      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003926:	4b6c      	ldr	r3, [pc, #432]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1f0      	bne.n	8003914 <HAL_RCC_OscConfig+0xe8>
 8003932:	e000      	b.n	8003936 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003934:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d063      	beq.n	8003a0a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003942:	4b65      	ldr	r3, [pc, #404]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f003 030c 	and.w	r3, r3, #12
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00b      	beq.n	8003966 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800394e:	4b62      	ldr	r3, [pc, #392]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003950:	689b      	ldr	r3, [r3, #8]
 8003952:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003956:	2b08      	cmp	r3, #8
 8003958:	d11c      	bne.n	8003994 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800395a:	4b5f      	ldr	r3, [pc, #380]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d116      	bne.n	8003994 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003966:	4b5c      	ldr	r3, [pc, #368]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d005      	beq.n	800397e <HAL_RCC_OscConfig+0x152>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	2b01      	cmp	r3, #1
 8003978:	d001      	beq.n	800397e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e1bb      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800397e:	4b56      	ldr	r3, [pc, #344]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	4952      	ldr	r1, [pc, #328]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 800398e:	4313      	orrs	r3, r2
 8003990:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003992:	e03a      	b.n	8003a0a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	68db      	ldr	r3, [r3, #12]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d020      	beq.n	80039de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800399c:	4b4f      	ldr	r3, [pc, #316]	; (8003adc <HAL_RCC_OscConfig+0x2b0>)
 800399e:	2201      	movs	r2, #1
 80039a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a2:	f7ff fc67 	bl	8003274 <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039aa:	f7ff fc63 	bl	8003274 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e19c      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039bc:	4b46      	ldr	r3, [pc, #280]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0f0      	beq.n	80039aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039c8:	4b43      	ldr	r3, [pc, #268]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	00db      	lsls	r3, r3, #3
 80039d6:	4940      	ldr	r1, [pc, #256]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	600b      	str	r3, [r1, #0]
 80039dc:	e015      	b.n	8003a0a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039de:	4b3f      	ldr	r3, [pc, #252]	; (8003adc <HAL_RCC_OscConfig+0x2b0>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e4:	f7ff fc46 	bl	8003274 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80039ec:	f7ff fc42 	bl	8003274 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e17b      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039fe:	4b36      	ldr	r3, [pc, #216]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0308 	and.w	r3, r3, #8
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d030      	beq.n	8003a78 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	695b      	ldr	r3, [r3, #20]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d016      	beq.n	8003a4c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a1e:	4b30      	ldr	r3, [pc, #192]	; (8003ae0 <HAL_RCC_OscConfig+0x2b4>)
 8003a20:	2201      	movs	r2, #1
 8003a22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a24:	f7ff fc26 	bl	8003274 <HAL_GetTick>
 8003a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a2a:	e008      	b.n	8003a3e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a2c:	f7ff fc22 	bl	8003274 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	2b02      	cmp	r3, #2
 8003a38:	d901      	bls.n	8003a3e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e15b      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a3e:	4b26      	ldr	r3, [pc, #152]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003a40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d0f0      	beq.n	8003a2c <HAL_RCC_OscConfig+0x200>
 8003a4a:	e015      	b.n	8003a78 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a4c:	4b24      	ldr	r3, [pc, #144]	; (8003ae0 <HAL_RCC_OscConfig+0x2b4>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a52:	f7ff fc0f 	bl	8003274 <HAL_GetTick>
 8003a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a58:	e008      	b.n	8003a6c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a5a:	f7ff fc0b 	bl	8003274 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d901      	bls.n	8003a6c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e144      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a6c:	4b1a      	ldr	r3, [pc, #104]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003a6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1f0      	bne.n	8003a5a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 0304 	and.w	r3, r3, #4
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	f000 80a0 	beq.w	8003bc6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a86:	2300      	movs	r3, #0
 8003a88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a8a:	4b13      	ldr	r3, [pc, #76]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d10f      	bne.n	8003ab6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a96:	2300      	movs	r3, #0
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	4b0f      	ldr	r3, [pc, #60]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9e:	4a0e      	ldr	r2, [pc, #56]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003aa4:	6413      	str	r3, [r2, #64]	; 0x40
 8003aa6:	4b0c      	ldr	r3, [pc, #48]	; (8003ad8 <HAL_RCC_OscConfig+0x2ac>)
 8003aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aae:	60bb      	str	r3, [r7, #8]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ab6:	4b0b      	ldr	r3, [pc, #44]	; (8003ae4 <HAL_RCC_OscConfig+0x2b8>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d121      	bne.n	8003b06 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ac2:	4b08      	ldr	r3, [pc, #32]	; (8003ae4 <HAL_RCC_OscConfig+0x2b8>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a07      	ldr	r2, [pc, #28]	; (8003ae4 <HAL_RCC_OscConfig+0x2b8>)
 8003ac8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003acc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ace:	f7ff fbd1 	bl	8003274 <HAL_GetTick>
 8003ad2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ad4:	e011      	b.n	8003afa <HAL_RCC_OscConfig+0x2ce>
 8003ad6:	bf00      	nop
 8003ad8:	40023800 	.word	0x40023800
 8003adc:	42470000 	.word	0x42470000
 8003ae0:	42470e80 	.word	0x42470e80
 8003ae4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ae8:	f7ff fbc4 	bl	8003274 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e0fd      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003afa:	4b81      	ldr	r3, [pc, #516]	; (8003d00 <HAL_RCC_OscConfig+0x4d4>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d0f0      	beq.n	8003ae8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d106      	bne.n	8003b1c <HAL_RCC_OscConfig+0x2f0>
 8003b0e:	4b7d      	ldr	r3, [pc, #500]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b12:	4a7c      	ldr	r2, [pc, #496]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b14:	f043 0301 	orr.w	r3, r3, #1
 8003b18:	6713      	str	r3, [r2, #112]	; 0x70
 8003b1a:	e01c      	b.n	8003b56 <HAL_RCC_OscConfig+0x32a>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2b05      	cmp	r3, #5
 8003b22:	d10c      	bne.n	8003b3e <HAL_RCC_OscConfig+0x312>
 8003b24:	4b77      	ldr	r3, [pc, #476]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b28:	4a76      	ldr	r2, [pc, #472]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b2a:	f043 0304 	orr.w	r3, r3, #4
 8003b2e:	6713      	str	r3, [r2, #112]	; 0x70
 8003b30:	4b74      	ldr	r3, [pc, #464]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b34:	4a73      	ldr	r2, [pc, #460]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b36:	f043 0301 	orr.w	r3, r3, #1
 8003b3a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b3c:	e00b      	b.n	8003b56 <HAL_RCC_OscConfig+0x32a>
 8003b3e:	4b71      	ldr	r3, [pc, #452]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b42:	4a70      	ldr	r2, [pc, #448]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b44:	f023 0301 	bic.w	r3, r3, #1
 8003b48:	6713      	str	r3, [r2, #112]	; 0x70
 8003b4a:	4b6e      	ldr	r3, [pc, #440]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b4e:	4a6d      	ldr	r2, [pc, #436]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b50:	f023 0304 	bic.w	r3, r3, #4
 8003b54:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d015      	beq.n	8003b8a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b5e:	f7ff fb89 	bl	8003274 <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b64:	e00a      	b.n	8003b7c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b66:	f7ff fb85 	bl	8003274 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d901      	bls.n	8003b7c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e0bc      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b7c:	4b61      	ldr	r3, [pc, #388]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003b7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d0ee      	beq.n	8003b66 <HAL_RCC_OscConfig+0x33a>
 8003b88:	e014      	b.n	8003bb4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b8a:	f7ff fb73 	bl	8003274 <HAL_GetTick>
 8003b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b90:	e00a      	b.n	8003ba8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b92:	f7ff fb6f 	bl	8003274 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d901      	bls.n	8003ba8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	e0a6      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ba8:	4b56      	ldr	r3, [pc, #344]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1ee      	bne.n	8003b92 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bb4:	7dfb      	ldrb	r3, [r7, #23]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d105      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bba:	4b52      	ldr	r3, [pc, #328]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	4a51      	ldr	r2, [pc, #324]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003bc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bc4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f000 8092 	beq.w	8003cf4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003bd0:	4b4c      	ldr	r3, [pc, #304]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f003 030c 	and.w	r3, r3, #12
 8003bd8:	2b08      	cmp	r3, #8
 8003bda:	d05c      	beq.n	8003c96 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	2b02      	cmp	r3, #2
 8003be2:	d141      	bne.n	8003c68 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003be4:	4b48      	ldr	r3, [pc, #288]	; (8003d08 <HAL_RCC_OscConfig+0x4dc>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bea:	f7ff fb43 	bl	8003274 <HAL_GetTick>
 8003bee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bf0:	e008      	b.n	8003c04 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bf2:	f7ff fb3f 	bl	8003274 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e078      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c04:	4b3f      	ldr	r3, [pc, #252]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1f0      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	69da      	ldr	r2, [r3, #28]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	431a      	orrs	r2, r3
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1e:	019b      	lsls	r3, r3, #6
 8003c20:	431a      	orrs	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c26:	085b      	lsrs	r3, r3, #1
 8003c28:	3b01      	subs	r3, #1
 8003c2a:	041b      	lsls	r3, r3, #16
 8003c2c:	431a      	orrs	r2, r3
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c32:	061b      	lsls	r3, r3, #24
 8003c34:	4933      	ldr	r1, [pc, #204]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c3a:	4b33      	ldr	r3, [pc, #204]	; (8003d08 <HAL_RCC_OscConfig+0x4dc>)
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c40:	f7ff fb18 	bl	8003274 <HAL_GetTick>
 8003c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c46:	e008      	b.n	8003c5a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c48:	f7ff fb14 	bl	8003274 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d901      	bls.n	8003c5a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003c56:	2303      	movs	r3, #3
 8003c58:	e04d      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c5a:	4b2a      	ldr	r3, [pc, #168]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d0f0      	beq.n	8003c48 <HAL_RCC_OscConfig+0x41c>
 8003c66:	e045      	b.n	8003cf4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c68:	4b27      	ldr	r3, [pc, #156]	; (8003d08 <HAL_RCC_OscConfig+0x4dc>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6e:	f7ff fb01 	bl	8003274 <HAL_GetTick>
 8003c72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c74:	e008      	b.n	8003c88 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c76:	f7ff fafd 	bl	8003274 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d901      	bls.n	8003c88 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003c84:	2303      	movs	r3, #3
 8003c86:	e036      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c88:	4b1e      	ldr	r3, [pc, #120]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1f0      	bne.n	8003c76 <HAL_RCC_OscConfig+0x44a>
 8003c94:	e02e      	b.n	8003cf4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d101      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e029      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ca2:	4b18      	ldr	r3, [pc, #96]	; (8003d04 <HAL_RCC_OscConfig+0x4d8>)
 8003ca4:	685b      	ldr	r3, [r3, #4]
 8003ca6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	69db      	ldr	r3, [r3, #28]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d11c      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d115      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003cca:	4013      	ands	r3, r2
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d10d      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d106      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d001      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e000      	b.n	8003cf6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3718      	adds	r7, #24
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}
 8003cfe:	bf00      	nop
 8003d00:	40007000 	.word	0x40007000
 8003d04:	40023800 	.word	0x40023800
 8003d08:	42470060 	.word	0x42470060

08003d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b084      	sub	sp, #16
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d101      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e0cc      	b.n	8003eba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d20:	4b68      	ldr	r3, [pc, #416]	; (8003ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 030f 	and.w	r3, r3, #15
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d90c      	bls.n	8003d48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d2e:	4b65      	ldr	r3, [pc, #404]	; (8003ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d30:	683a      	ldr	r2, [r7, #0]
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d36:	4b63      	ldr	r3, [pc, #396]	; (8003ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 030f 	and.w	r3, r3, #15
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d001      	beq.n	8003d48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e0b8      	b.n	8003eba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d020      	beq.n	8003d96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0304 	and.w	r3, r3, #4
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d005      	beq.n	8003d6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d60:	4b59      	ldr	r3, [pc, #356]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	4a58      	ldr	r2, [pc, #352]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0308 	and.w	r3, r3, #8
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d005      	beq.n	8003d84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d78:	4b53      	ldr	r3, [pc, #332]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	4a52      	ldr	r2, [pc, #328]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d84:	4b50      	ldr	r3, [pc, #320]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	494d      	ldr	r1, [pc, #308]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d92:	4313      	orrs	r3, r2
 8003d94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f003 0301 	and.w	r3, r3, #1
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d044      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d107      	bne.n	8003dba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003daa:	4b47      	ldr	r3, [pc, #284]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d119      	bne.n	8003dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e07f      	b.n	8003eba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d003      	beq.n	8003dca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003dc6:	2b03      	cmp	r3, #3
 8003dc8:	d107      	bne.n	8003dda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dca:	4b3f      	ldr	r3, [pc, #252]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d109      	bne.n	8003dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e06f      	b.n	8003eba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dda:	4b3b      	ldr	r3, [pc, #236]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0302 	and.w	r3, r3, #2
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d101      	bne.n	8003dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e067      	b.n	8003eba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dea:	4b37      	ldr	r3, [pc, #220]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f023 0203 	bic.w	r2, r3, #3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	4934      	ldr	r1, [pc, #208]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003dfc:	f7ff fa3a 	bl	8003274 <HAL_GetTick>
 8003e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e02:	e00a      	b.n	8003e1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e04:	f7ff fa36 	bl	8003274 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d901      	bls.n	8003e1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e04f      	b.n	8003eba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e1a:	4b2b      	ldr	r3, [pc, #172]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f003 020c 	and.w	r2, r3, #12
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d1eb      	bne.n	8003e04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e2c:	4b25      	ldr	r3, [pc, #148]	; (8003ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 030f 	and.w	r3, r3, #15
 8003e34:	683a      	ldr	r2, [r7, #0]
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d20c      	bcs.n	8003e54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e3a:	4b22      	ldr	r3, [pc, #136]	; (8003ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e3c:	683a      	ldr	r2, [r7, #0]
 8003e3e:	b2d2      	uxtb	r2, r2
 8003e40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e42:	4b20      	ldr	r3, [pc, #128]	; (8003ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 030f 	and.w	r3, r3, #15
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d001      	beq.n	8003e54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e032      	b.n	8003eba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d008      	beq.n	8003e72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e60:	4b19      	ldr	r3, [pc, #100]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	68db      	ldr	r3, [r3, #12]
 8003e6c:	4916      	ldr	r1, [pc, #88]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0308 	and.w	r3, r3, #8
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d009      	beq.n	8003e92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e7e:	4b12      	ldr	r3, [pc, #72]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	691b      	ldr	r3, [r3, #16]
 8003e8a:	00db      	lsls	r3, r3, #3
 8003e8c:	490e      	ldr	r1, [pc, #56]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003e92:	f000 f821 	bl	8003ed8 <HAL_RCC_GetSysClockFreq>
 8003e96:	4601      	mov	r1, r0
 8003e98:	4b0b      	ldr	r3, [pc, #44]	; (8003ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	091b      	lsrs	r3, r3, #4
 8003e9e:	f003 030f 	and.w	r3, r3, #15
 8003ea2:	4a0a      	ldr	r2, [pc, #40]	; (8003ecc <HAL_RCC_ClockConfig+0x1c0>)
 8003ea4:	5cd3      	ldrb	r3, [r2, r3]
 8003ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8003eaa:	4a09      	ldr	r2, [pc, #36]	; (8003ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8003eac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003eae:	4b09      	ldr	r3, [pc, #36]	; (8003ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f7ff f99a 	bl	80031ec <HAL_InitTick>

  return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	40023c00 	.word	0x40023c00
 8003ec8:	40023800 	.word	0x40023800
 8003ecc:	08008aec 	.word	0x08008aec
 8003ed0:	20000024 	.word	0x20000024
 8003ed4:	20000028 	.word	0x20000028

08003ed8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ed8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	607b      	str	r3, [r7, #4]
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	60fb      	str	r3, [r7, #12]
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003eea:	2300      	movs	r3, #0
 8003eec:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003eee:	4b63      	ldr	r3, [pc, #396]	; (800407c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f003 030c 	and.w	r3, r3, #12
 8003ef6:	2b04      	cmp	r3, #4
 8003ef8:	d007      	beq.n	8003f0a <HAL_RCC_GetSysClockFreq+0x32>
 8003efa:	2b08      	cmp	r3, #8
 8003efc:	d008      	beq.n	8003f10 <HAL_RCC_GetSysClockFreq+0x38>
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f040 80b4 	bne.w	800406c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f04:	4b5e      	ldr	r3, [pc, #376]	; (8004080 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8003f06:	60bb      	str	r3, [r7, #8]
       break;
 8003f08:	e0b3      	b.n	8004072 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f0a:	4b5e      	ldr	r3, [pc, #376]	; (8004084 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8003f0c:	60bb      	str	r3, [r7, #8]
      break;
 8003f0e:	e0b0      	b.n	8004072 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f10:	4b5a      	ldr	r3, [pc, #360]	; (800407c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f18:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f1a:	4b58      	ldr	r3, [pc, #352]	; (800407c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d04a      	beq.n	8003fbc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f26:	4b55      	ldr	r3, [pc, #340]	; (800407c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	099b      	lsrs	r3, r3, #6
 8003f2c:	f04f 0400 	mov.w	r4, #0
 8003f30:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	ea03 0501 	and.w	r5, r3, r1
 8003f3c:	ea04 0602 	and.w	r6, r4, r2
 8003f40:	4629      	mov	r1, r5
 8003f42:	4632      	mov	r2, r6
 8003f44:	f04f 0300 	mov.w	r3, #0
 8003f48:	f04f 0400 	mov.w	r4, #0
 8003f4c:	0154      	lsls	r4, r2, #5
 8003f4e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003f52:	014b      	lsls	r3, r1, #5
 8003f54:	4619      	mov	r1, r3
 8003f56:	4622      	mov	r2, r4
 8003f58:	1b49      	subs	r1, r1, r5
 8003f5a:	eb62 0206 	sbc.w	r2, r2, r6
 8003f5e:	f04f 0300 	mov.w	r3, #0
 8003f62:	f04f 0400 	mov.w	r4, #0
 8003f66:	0194      	lsls	r4, r2, #6
 8003f68:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003f6c:	018b      	lsls	r3, r1, #6
 8003f6e:	1a5b      	subs	r3, r3, r1
 8003f70:	eb64 0402 	sbc.w	r4, r4, r2
 8003f74:	f04f 0100 	mov.w	r1, #0
 8003f78:	f04f 0200 	mov.w	r2, #0
 8003f7c:	00e2      	lsls	r2, r4, #3
 8003f7e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003f82:	00d9      	lsls	r1, r3, #3
 8003f84:	460b      	mov	r3, r1
 8003f86:	4614      	mov	r4, r2
 8003f88:	195b      	adds	r3, r3, r5
 8003f8a:	eb44 0406 	adc.w	r4, r4, r6
 8003f8e:	f04f 0100 	mov.w	r1, #0
 8003f92:	f04f 0200 	mov.w	r2, #0
 8003f96:	0262      	lsls	r2, r4, #9
 8003f98:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003f9c:	0259      	lsls	r1, r3, #9
 8003f9e:	460b      	mov	r3, r1
 8003fa0:	4614      	mov	r4, r2
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	4621      	mov	r1, r4
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f04f 0400 	mov.w	r4, #0
 8003fac:	461a      	mov	r2, r3
 8003fae:	4623      	mov	r3, r4
 8003fb0:	f7fc fe4a 	bl	8000c48 <__aeabi_uldivmod>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	460c      	mov	r4, r1
 8003fb8:	60fb      	str	r3, [r7, #12]
 8003fba:	e049      	b.n	8004050 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fbc:	4b2f      	ldr	r3, [pc, #188]	; (800407c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	099b      	lsrs	r3, r3, #6
 8003fc2:	f04f 0400 	mov.w	r4, #0
 8003fc6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003fca:	f04f 0200 	mov.w	r2, #0
 8003fce:	ea03 0501 	and.w	r5, r3, r1
 8003fd2:	ea04 0602 	and.w	r6, r4, r2
 8003fd6:	4629      	mov	r1, r5
 8003fd8:	4632      	mov	r2, r6
 8003fda:	f04f 0300 	mov.w	r3, #0
 8003fde:	f04f 0400 	mov.w	r4, #0
 8003fe2:	0154      	lsls	r4, r2, #5
 8003fe4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003fe8:	014b      	lsls	r3, r1, #5
 8003fea:	4619      	mov	r1, r3
 8003fec:	4622      	mov	r2, r4
 8003fee:	1b49      	subs	r1, r1, r5
 8003ff0:	eb62 0206 	sbc.w	r2, r2, r6
 8003ff4:	f04f 0300 	mov.w	r3, #0
 8003ff8:	f04f 0400 	mov.w	r4, #0
 8003ffc:	0194      	lsls	r4, r2, #6
 8003ffe:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004002:	018b      	lsls	r3, r1, #6
 8004004:	1a5b      	subs	r3, r3, r1
 8004006:	eb64 0402 	sbc.w	r4, r4, r2
 800400a:	f04f 0100 	mov.w	r1, #0
 800400e:	f04f 0200 	mov.w	r2, #0
 8004012:	00e2      	lsls	r2, r4, #3
 8004014:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004018:	00d9      	lsls	r1, r3, #3
 800401a:	460b      	mov	r3, r1
 800401c:	4614      	mov	r4, r2
 800401e:	195b      	adds	r3, r3, r5
 8004020:	eb44 0406 	adc.w	r4, r4, r6
 8004024:	f04f 0100 	mov.w	r1, #0
 8004028:	f04f 0200 	mov.w	r2, #0
 800402c:	02a2      	lsls	r2, r4, #10
 800402e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004032:	0299      	lsls	r1, r3, #10
 8004034:	460b      	mov	r3, r1
 8004036:	4614      	mov	r4, r2
 8004038:	4618      	mov	r0, r3
 800403a:	4621      	mov	r1, r4
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f04f 0400 	mov.w	r4, #0
 8004042:	461a      	mov	r2, r3
 8004044:	4623      	mov	r3, r4
 8004046:	f7fc fdff 	bl	8000c48 <__aeabi_uldivmod>
 800404a:	4603      	mov	r3, r0
 800404c:	460c      	mov	r4, r1
 800404e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004050:	4b0a      	ldr	r3, [pc, #40]	; (800407c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	0c1b      	lsrs	r3, r3, #16
 8004056:	f003 0303 	and.w	r3, r3, #3
 800405a:	3301      	adds	r3, #1
 800405c:	005b      	lsls	r3, r3, #1
 800405e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	fbb2 f3f3 	udiv	r3, r2, r3
 8004068:	60bb      	str	r3, [r7, #8]
      break;
 800406a:	e002      	b.n	8004072 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800406c:	4b04      	ldr	r3, [pc, #16]	; (8004080 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800406e:	60bb      	str	r3, [r7, #8]
      break;
 8004070:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004072:	68bb      	ldr	r3, [r7, #8]
}
 8004074:	4618      	mov	r0, r3
 8004076:	3714      	adds	r7, #20
 8004078:	46bd      	mov	sp, r7
 800407a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800407c:	40023800 	.word	0x40023800
 8004080:	00f42400 	.word	0x00f42400
 8004084:	007a1200 	.word	0x007a1200

08004088 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004088:	b480      	push	{r7}
 800408a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800408c:	4b03      	ldr	r3, [pc, #12]	; (800409c <HAL_RCC_GetHCLKFreq+0x14>)
 800408e:	681b      	ldr	r3, [r3, #0]
}
 8004090:	4618      	mov	r0, r3
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
 800409a:	bf00      	nop
 800409c:	20000024 	.word	0x20000024

080040a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80040a4:	f7ff fff0 	bl	8004088 <HAL_RCC_GetHCLKFreq>
 80040a8:	4601      	mov	r1, r0
 80040aa:	4b05      	ldr	r3, [pc, #20]	; (80040c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	0a9b      	lsrs	r3, r3, #10
 80040b0:	f003 0307 	and.w	r3, r3, #7
 80040b4:	4a03      	ldr	r2, [pc, #12]	; (80040c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040b6:	5cd3      	ldrb	r3, [r2, r3]
 80040b8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80040bc:	4618      	mov	r0, r3
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	40023800 	.word	0x40023800
 80040c4:	08008afc 	.word	0x08008afc

080040c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80040cc:	f7ff ffdc 	bl	8004088 <HAL_RCC_GetHCLKFreq>
 80040d0:	4601      	mov	r1, r0
 80040d2:	4b05      	ldr	r3, [pc, #20]	; (80040e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	0b5b      	lsrs	r3, r3, #13
 80040d8:	f003 0307 	and.w	r3, r3, #7
 80040dc:	4a03      	ldr	r2, [pc, #12]	; (80040ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80040de:	5cd3      	ldrb	r3, [r2, r3]
 80040e0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	40023800 	.word	0x40023800
 80040ec:	08008afc 	.word	0x08008afc

080040f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d101      	bne.n	8004102 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	e01d      	b.n	800413e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004108:	b2db      	uxtb	r3, r3
 800410a:	2b00      	cmp	r3, #0
 800410c:	d106      	bne.n	800411c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7fe fe22 	bl	8002d60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2202      	movs	r2, #2
 8004120:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	3304      	adds	r3, #4
 800412c:	4619      	mov	r1, r3
 800412e:	4610      	mov	r0, r2
 8004130:	f000 fc2e 	bl	8004990 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3708      	adds	r7, #8
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004146:	b480      	push	{r7}
 8004148:	b085      	sub	sp, #20
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68da      	ldr	r2, [r3, #12]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f042 0201 	orr.w	r2, r2, #1
 800415c:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f003 0307 	and.w	r3, r3, #7
 8004168:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2b06      	cmp	r3, #6
 800416e:	d007      	beq.n	8004180 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0201 	orr.w	r2, r2, #1
 800417e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr

0800418e <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800418e:	b480      	push	{r7}
 8004190:	b083      	sub	sp, #12
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68da      	ldr	r2, [r3, #12]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f022 0201 	bic.w	r2, r2, #1
 80041a4:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	6a1a      	ldr	r2, [r3, #32]
 80041ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80041b0:	4013      	ands	r3, r2
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10f      	bne.n	80041d6 <HAL_TIM_Base_Stop_IT+0x48>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6a1a      	ldr	r2, [r3, #32]
 80041bc:	f240 4344 	movw	r3, #1092	; 0x444
 80041c0:	4013      	ands	r3, r2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d107      	bne.n	80041d6 <HAL_TIM_Base_Stop_IT+0x48>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 0201 	bic.w	r2, r2, #1
 80041d4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	370c      	adds	r7, #12
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d101      	bne.n	80041f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e01d      	b.n	8004232 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d106      	bne.n	8004210 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f7fe fd54 	bl	8002cb8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2202      	movs	r2, #2
 8004214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	3304      	adds	r3, #4
 8004220:	4619      	mov	r1, r3
 8004222:	4610      	mov	r0, r2
 8004224:	f000 fbb4 	bl	8004990 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
	...

0800423c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2201      	movs	r2, #1
 800424c:	6839      	ldr	r1, [r7, #0]
 800424e:	4618      	mov	r0, r3
 8004250:	f000 fe44 	bl	8004edc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a10      	ldr	r2, [pc, #64]	; (800429c <HAL_TIM_PWM_Start+0x60>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d107      	bne.n	800426e <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800426c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2b06      	cmp	r3, #6
 800427e:	d007      	beq.n	8004290 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f042 0201 	orr.w	r2, r2, #1
 800428e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004290:	2300      	movs	r3, #0
}
 8004292:	4618      	mov	r0, r3
 8004294:	3710      	adds	r7, #16
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	40010000 	.word	0x40010000

080042a0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b086      	sub	sp, #24
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d101      	bne.n	80042b4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e083      	b.n	80043bc <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d106      	bne.n	80042ce <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f7fe fd8d 	bl	8002de8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2202      	movs	r2, #2
 80042d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	6812      	ldr	r2, [r2, #0]
 80042e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042e4:	f023 0307 	bic.w	r3, r3, #7
 80042e8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	3304      	adds	r3, #4
 80042f2:	4619      	mov	r1, r3
 80042f4:	4610      	mov	r0, r2
 80042f6:	f000 fb4b 	bl	8004990 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	6a1b      	ldr	r3, [r3, #32]
 8004310:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	697a      	ldr	r2, [r7, #20]
 8004318:	4313      	orrs	r3, r2
 800431a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004322:	f023 0303 	bic.w	r3, r3, #3
 8004326:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	689a      	ldr	r2, [r3, #8]
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	021b      	lsls	r3, r3, #8
 8004332:	4313      	orrs	r3, r2
 8004334:	693a      	ldr	r2, [r7, #16]
 8004336:	4313      	orrs	r3, r2
 8004338:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004340:	f023 030c 	bic.w	r3, r3, #12
 8004344:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800434c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004350:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	68da      	ldr	r2, [r3, #12]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	69db      	ldr	r3, [r3, #28]
 800435a:	021b      	lsls	r3, r3, #8
 800435c:	4313      	orrs	r3, r2
 800435e:	693a      	ldr	r2, [r7, #16]
 8004360:	4313      	orrs	r3, r2
 8004362:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	691b      	ldr	r3, [r3, #16]
 8004368:	011a      	lsls	r2, r3, #4
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	6a1b      	ldr	r3, [r3, #32]
 800436e:	031b      	lsls	r3, r3, #12
 8004370:	4313      	orrs	r3, r2
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	4313      	orrs	r3, r2
 8004376:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800437e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004386:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	685a      	ldr	r2, [r3, #4]
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	011b      	lsls	r3, r3, #4
 8004392:	4313      	orrs	r3, r2
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	693a      	ldr	r2, [r7, #16]
 80043a8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043ba:	2300      	movs	r3, #0
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3718      	adds	r7, #24
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d002      	beq.n	80043da <HAL_TIM_Encoder_Start+0x16>
 80043d4:	2b04      	cmp	r3, #4
 80043d6:	d008      	beq.n	80043ea <HAL_TIM_Encoder_Start+0x26>
 80043d8:	e00f      	b.n	80043fa <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	2201      	movs	r2, #1
 80043e0:	2100      	movs	r1, #0
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 fd7a 	bl	8004edc <TIM_CCxChannelCmd>
      break;
 80043e8:	e016      	b.n	8004418 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2201      	movs	r2, #1
 80043f0:	2104      	movs	r1, #4
 80043f2:	4618      	mov	r0, r3
 80043f4:	f000 fd72 	bl	8004edc <TIM_CCxChannelCmd>
      break;
 80043f8:	e00e      	b.n	8004418 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2201      	movs	r2, #1
 8004400:	2100      	movs	r1, #0
 8004402:	4618      	mov	r0, r3
 8004404:	f000 fd6a 	bl	8004edc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2201      	movs	r2, #1
 800440e:	2104      	movs	r1, #4
 8004410:	4618      	mov	r0, r3
 8004412:	f000 fd63 	bl	8004edc <TIM_CCxChannelCmd>
      break;
 8004416:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f042 0201 	orr.w	r2, r2, #1
 8004426:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b082      	sub	sp, #8
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	691b      	ldr	r3, [r3, #16]
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b02      	cmp	r3, #2
 8004446:	d122      	bne.n	800448e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b02      	cmp	r3, #2
 8004454:	d11b      	bne.n	800448e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f06f 0202 	mvn.w	r2, #2
 800445e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	f003 0303 	and.w	r3, r3, #3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d003      	beq.n	800447c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 fa6c 	bl	8004952 <HAL_TIM_IC_CaptureCallback>
 800447a:	e005      	b.n	8004488 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f000 fa5e 	bl	800493e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 fa6f 	bl	8004966 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	f003 0304 	and.w	r3, r3, #4
 8004498:	2b04      	cmp	r3, #4
 800449a:	d122      	bne.n	80044e2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	f003 0304 	and.w	r3, r3, #4
 80044a6:	2b04      	cmp	r3, #4
 80044a8:	d11b      	bne.n	80044e2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f06f 0204 	mvn.w	r2, #4
 80044b2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2202      	movs	r2, #2
 80044b8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	699b      	ldr	r3, [r3, #24]
 80044c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d003      	beq.n	80044d0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 fa42 	bl	8004952 <HAL_TIM_IC_CaptureCallback>
 80044ce:	e005      	b.n	80044dc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	f000 fa34 	bl	800493e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 fa45 	bl	8004966 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	691b      	ldr	r3, [r3, #16]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b08      	cmp	r3, #8
 80044ee:	d122      	bne.n	8004536 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	f003 0308 	and.w	r3, r3, #8
 80044fa:	2b08      	cmp	r3, #8
 80044fc:	d11b      	bne.n	8004536 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f06f 0208 	mvn.w	r2, #8
 8004506:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2204      	movs	r2, #4
 800450c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	69db      	ldr	r3, [r3, #28]
 8004514:	f003 0303 	and.w	r3, r3, #3
 8004518:	2b00      	cmp	r3, #0
 800451a:	d003      	beq.n	8004524 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800451c:	6878      	ldr	r0, [r7, #4]
 800451e:	f000 fa18 	bl	8004952 <HAL_TIM_IC_CaptureCallback>
 8004522:	e005      	b.n	8004530 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 fa0a 	bl	800493e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 fa1b 	bl	8004966 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	f003 0310 	and.w	r3, r3, #16
 8004540:	2b10      	cmp	r3, #16
 8004542:	d122      	bne.n	800458a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	f003 0310 	and.w	r3, r3, #16
 800454e:	2b10      	cmp	r3, #16
 8004550:	d11b      	bne.n	800458a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f06f 0210 	mvn.w	r2, #16
 800455a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2208      	movs	r2, #8
 8004560:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	69db      	ldr	r3, [r3, #28]
 8004568:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800456c:	2b00      	cmp	r3, #0
 800456e:	d003      	beq.n	8004578 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 f9ee 	bl	8004952 <HAL_TIM_IC_CaptureCallback>
 8004576:	e005      	b.n	8004584 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f9e0 	bl	800493e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	f000 f9f1 	bl	8004966 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2200      	movs	r2, #0
 8004588:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	2b01      	cmp	r3, #1
 8004596:	d10e      	bne.n	80045b6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	68db      	ldr	r3, [r3, #12]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d107      	bne.n	80045b6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f06f 0201 	mvn.w	r2, #1
 80045ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f7fc fcf9 	bl	8000fa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	691b      	ldr	r3, [r3, #16]
 80045bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c0:	2b80      	cmp	r3, #128	; 0x80
 80045c2:	d10e      	bne.n	80045e2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045ce:	2b80      	cmp	r3, #128	; 0x80
 80045d0:	d107      	bne.n	80045e2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80045da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 fd6d 	bl	80050bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045ec:	2b40      	cmp	r3, #64	; 0x40
 80045ee:	d10e      	bne.n	800460e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045fa:	2b40      	cmp	r3, #64	; 0x40
 80045fc:	d107      	bne.n	800460e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004606:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004608:	6878      	ldr	r0, [r7, #4]
 800460a:	f000 f9b6 	bl	800497a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	691b      	ldr	r3, [r3, #16]
 8004614:	f003 0320 	and.w	r3, r3, #32
 8004618:	2b20      	cmp	r3, #32
 800461a:	d10e      	bne.n	800463a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	f003 0320 	and.w	r3, r3, #32
 8004626:	2b20      	cmp	r3, #32
 8004628:	d107      	bne.n	800463a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f06f 0220 	mvn.w	r2, #32
 8004632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 fd37 	bl	80050a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800463a:	bf00      	nop
 800463c:	3708      	adds	r7, #8
 800463e:	46bd      	mov	sp, r7
 8004640:	bd80      	pop	{r7, pc}
	...

08004644 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b084      	sub	sp, #16
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004656:	2b01      	cmp	r3, #1
 8004658:	d101      	bne.n	800465e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800465a:	2302      	movs	r3, #2
 800465c:	e0b4      	b.n	80047c8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2202      	movs	r2, #2
 800466a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2b0c      	cmp	r3, #12
 8004672:	f200 809f 	bhi.w	80047b4 <HAL_TIM_PWM_ConfigChannel+0x170>
 8004676:	a201      	add	r2, pc, #4	; (adr r2, 800467c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8004678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800467c:	080046b1 	.word	0x080046b1
 8004680:	080047b5 	.word	0x080047b5
 8004684:	080047b5 	.word	0x080047b5
 8004688:	080047b5 	.word	0x080047b5
 800468c:	080046f1 	.word	0x080046f1
 8004690:	080047b5 	.word	0x080047b5
 8004694:	080047b5 	.word	0x080047b5
 8004698:	080047b5 	.word	0x080047b5
 800469c:	08004733 	.word	0x08004733
 80046a0:	080047b5 	.word	0x080047b5
 80046a4:	080047b5 	.word	0x080047b5
 80046a8:	080047b5 	.word	0x080047b5
 80046ac:	08004773 	.word	0x08004773
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68b9      	ldr	r1, [r7, #8]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f000 f9ea 	bl	8004a90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	699a      	ldr	r2, [r3, #24]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f042 0208 	orr.w	r2, r2, #8
 80046ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699a      	ldr	r2, [r3, #24]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 0204 	bic.w	r2, r2, #4
 80046da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	6999      	ldr	r1, [r3, #24]
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	691a      	ldr	r2, [r3, #16]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	430a      	orrs	r2, r1
 80046ec:	619a      	str	r2, [r3, #24]
      break;
 80046ee:	e062      	b.n	80047b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68b9      	ldr	r1, [r7, #8]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 fa30 	bl	8004b5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	699a      	ldr	r2, [r3, #24]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800470a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	699a      	ldr	r2, [r3, #24]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800471a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6999      	ldr	r1, [r3, #24]
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	021a      	lsls	r2, r3, #8
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	430a      	orrs	r2, r1
 800472e:	619a      	str	r2, [r3, #24]
      break;
 8004730:	e041      	b.n	80047b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68b9      	ldr	r1, [r7, #8]
 8004738:	4618      	mov	r0, r3
 800473a:	f000 fa7b 	bl	8004c34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	69da      	ldr	r2, [r3, #28]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f042 0208 	orr.w	r2, r2, #8
 800474c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	69da      	ldr	r2, [r3, #28]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f022 0204 	bic.w	r2, r2, #4
 800475c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	69d9      	ldr	r1, [r3, #28]
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	691a      	ldr	r2, [r3, #16]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	430a      	orrs	r2, r1
 800476e:	61da      	str	r2, [r3, #28]
      break;
 8004770:	e021      	b.n	80047b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	68b9      	ldr	r1, [r7, #8]
 8004778:	4618      	mov	r0, r3
 800477a:	f000 fac5 	bl	8004d08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	69da      	ldr	r2, [r3, #28]
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800478c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	69da      	ldr	r2, [r3, #28]
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800479c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	69d9      	ldr	r1, [r3, #28]
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	691b      	ldr	r3, [r3, #16]
 80047a8:	021a      	lsls	r2, r3, #8
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	430a      	orrs	r2, r1
 80047b0:	61da      	str	r2, [r3, #28]
      break;
 80047b2:	e000      	b.n	80047b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80047b4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2201      	movs	r2, #1
 80047ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	2200      	movs	r2, #0
 80047c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3710      	adds	r7, #16
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}

080047d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d101      	bne.n	80047e8 <HAL_TIM_ConfigClockSource+0x18>
 80047e4:	2302      	movs	r3, #2
 80047e6:	e0a6      	b.n	8004936 <HAL_TIM_ConfigClockSource+0x166>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004806:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800480e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2b40      	cmp	r3, #64	; 0x40
 800481e:	d067      	beq.n	80048f0 <HAL_TIM_ConfigClockSource+0x120>
 8004820:	2b40      	cmp	r3, #64	; 0x40
 8004822:	d80b      	bhi.n	800483c <HAL_TIM_ConfigClockSource+0x6c>
 8004824:	2b10      	cmp	r3, #16
 8004826:	d073      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x140>
 8004828:	2b10      	cmp	r3, #16
 800482a:	d802      	bhi.n	8004832 <HAL_TIM_ConfigClockSource+0x62>
 800482c:	2b00      	cmp	r3, #0
 800482e:	d06f      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004830:	e078      	b.n	8004924 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004832:	2b20      	cmp	r3, #32
 8004834:	d06c      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x140>
 8004836:	2b30      	cmp	r3, #48	; 0x30
 8004838:	d06a      	beq.n	8004910 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800483a:	e073      	b.n	8004924 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800483c:	2b70      	cmp	r3, #112	; 0x70
 800483e:	d00d      	beq.n	800485c <HAL_TIM_ConfigClockSource+0x8c>
 8004840:	2b70      	cmp	r3, #112	; 0x70
 8004842:	d804      	bhi.n	800484e <HAL_TIM_ConfigClockSource+0x7e>
 8004844:	2b50      	cmp	r3, #80	; 0x50
 8004846:	d033      	beq.n	80048b0 <HAL_TIM_ConfigClockSource+0xe0>
 8004848:	2b60      	cmp	r3, #96	; 0x60
 800484a:	d041      	beq.n	80048d0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800484c:	e06a      	b.n	8004924 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800484e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004852:	d066      	beq.n	8004922 <HAL_TIM_ConfigClockSource+0x152>
 8004854:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004858:	d017      	beq.n	800488a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800485a:	e063      	b.n	8004924 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6818      	ldr	r0, [r3, #0]
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	6899      	ldr	r1, [r3, #8]
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	685a      	ldr	r2, [r3, #4]
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	f000 fb16 	bl	8004e9c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800487e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	609a      	str	r2, [r3, #8]
      break;
 8004888:	e04c      	b.n	8004924 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6818      	ldr	r0, [r3, #0]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	6899      	ldr	r1, [r3, #8]
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	f000 faff 	bl	8004e9c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	689a      	ldr	r2, [r3, #8]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80048ac:	609a      	str	r2, [r3, #8]
      break;
 80048ae:	e039      	b.n	8004924 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6818      	ldr	r0, [r3, #0]
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	6859      	ldr	r1, [r3, #4]
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	461a      	mov	r2, r3
 80048be:	f000 fa73 	bl	8004da8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	2150      	movs	r1, #80	; 0x50
 80048c8:	4618      	mov	r0, r3
 80048ca:	f000 facc 	bl	8004e66 <TIM_ITRx_SetConfig>
      break;
 80048ce:	e029      	b.n	8004924 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6818      	ldr	r0, [r3, #0]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	6859      	ldr	r1, [r3, #4]
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	461a      	mov	r2, r3
 80048de:	f000 fa92 	bl	8004e06 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2160      	movs	r1, #96	; 0x60
 80048e8:	4618      	mov	r0, r3
 80048ea:	f000 fabc 	bl	8004e66 <TIM_ITRx_SetConfig>
      break;
 80048ee:	e019      	b.n	8004924 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6818      	ldr	r0, [r3, #0]
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	6859      	ldr	r1, [r3, #4]
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	461a      	mov	r2, r3
 80048fe:	f000 fa53 	bl	8004da8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2140      	movs	r1, #64	; 0x40
 8004908:	4618      	mov	r0, r3
 800490a:	f000 faac 	bl	8004e66 <TIM_ITRx_SetConfig>
      break;
 800490e:	e009      	b.n	8004924 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4619      	mov	r1, r3
 800491a:	4610      	mov	r0, r2
 800491c:	f000 faa3 	bl	8004e66 <TIM_ITRx_SetConfig>
      break;
 8004920:	e000      	b.n	8004924 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004922:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004934:	2300      	movs	r3, #0
}
 8004936:	4618      	mov	r0, r3
 8004938:	3710      	adds	r7, #16
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800493e:	b480      	push	{r7}
 8004940:	b083      	sub	sp, #12
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004946:	bf00      	nop
 8004948:	370c      	adds	r7, #12
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr

08004952 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004952:	b480      	push	{r7}
 8004954:	b083      	sub	sp, #12
 8004956:	af00      	add	r7, sp, #0
 8004958:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr

08004966 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004966:	b480      	push	{r7}
 8004968:	b083      	sub	sp, #12
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800496e:	bf00      	nop
 8004970:	370c      	adds	r7, #12
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr

0800497a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800497a:	b480      	push	{r7}
 800497c:	b083      	sub	sp, #12
 800497e:	af00      	add	r7, sp, #0
 8004980:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004982:	bf00      	nop
 8004984:	370c      	adds	r7, #12
 8004986:	46bd      	mov	sp, r7
 8004988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498c:	4770      	bx	lr
	...

08004990 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a34      	ldr	r2, [pc, #208]	; (8004a74 <TIM_Base_SetConfig+0xe4>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d00f      	beq.n	80049c8 <TIM_Base_SetConfig+0x38>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049ae:	d00b      	beq.n	80049c8 <TIM_Base_SetConfig+0x38>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	4a31      	ldr	r2, [pc, #196]	; (8004a78 <TIM_Base_SetConfig+0xe8>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d007      	beq.n	80049c8 <TIM_Base_SetConfig+0x38>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	4a30      	ldr	r2, [pc, #192]	; (8004a7c <TIM_Base_SetConfig+0xec>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d003      	beq.n	80049c8 <TIM_Base_SetConfig+0x38>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4a2f      	ldr	r2, [pc, #188]	; (8004a80 <TIM_Base_SetConfig+0xf0>)
 80049c4:	4293      	cmp	r3, r2
 80049c6:	d108      	bne.n	80049da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a25      	ldr	r2, [pc, #148]	; (8004a74 <TIM_Base_SetConfig+0xe4>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d01b      	beq.n	8004a1a <TIM_Base_SetConfig+0x8a>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049e8:	d017      	beq.n	8004a1a <TIM_Base_SetConfig+0x8a>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a22      	ldr	r2, [pc, #136]	; (8004a78 <TIM_Base_SetConfig+0xe8>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d013      	beq.n	8004a1a <TIM_Base_SetConfig+0x8a>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a21      	ldr	r2, [pc, #132]	; (8004a7c <TIM_Base_SetConfig+0xec>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d00f      	beq.n	8004a1a <TIM_Base_SetConfig+0x8a>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a20      	ldr	r2, [pc, #128]	; (8004a80 <TIM_Base_SetConfig+0xf0>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d00b      	beq.n	8004a1a <TIM_Base_SetConfig+0x8a>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a1f      	ldr	r2, [pc, #124]	; (8004a84 <TIM_Base_SetConfig+0xf4>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d007      	beq.n	8004a1a <TIM_Base_SetConfig+0x8a>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a1e      	ldr	r2, [pc, #120]	; (8004a88 <TIM_Base_SetConfig+0xf8>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d003      	beq.n	8004a1a <TIM_Base_SetConfig+0x8a>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	4a1d      	ldr	r2, [pc, #116]	; (8004a8c <TIM_Base_SetConfig+0xfc>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d108      	bne.n	8004a2c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	68fa      	ldr	r2, [r7, #12]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	689a      	ldr	r2, [r3, #8]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	4a08      	ldr	r2, [pc, #32]	; (8004a74 <TIM_Base_SetConfig+0xe4>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d103      	bne.n	8004a60 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	691a      	ldr	r2, [r3, #16]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	615a      	str	r2, [r3, #20]
}
 8004a66:	bf00      	nop
 8004a68:	3714      	adds	r7, #20
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
 8004a72:	bf00      	nop
 8004a74:	40010000 	.word	0x40010000
 8004a78:	40000400 	.word	0x40000400
 8004a7c:	40000800 	.word	0x40000800
 8004a80:	40000c00 	.word	0x40000c00
 8004a84:	40014000 	.word	0x40014000
 8004a88:	40014400 	.word	0x40014400
 8004a8c:	40014800 	.word	0x40014800

08004a90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b087      	sub	sp, #28
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
 8004a98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a1b      	ldr	r3, [r3, #32]
 8004a9e:	f023 0201 	bic.w	r2, r3, #1
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a1b      	ldr	r3, [r3, #32]
 8004aaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004abe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f023 0303 	bic.w	r3, r3, #3
 8004ac6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f023 0302 	bic.w	r3, r3, #2
 8004ad8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a1c      	ldr	r2, [pc, #112]	; (8004b58 <TIM_OC1_SetConfig+0xc8>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d10c      	bne.n	8004b06 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f023 0308 	bic.w	r3, r3, #8
 8004af2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	68db      	ldr	r3, [r3, #12]
 8004af8:	697a      	ldr	r2, [r7, #20]
 8004afa:	4313      	orrs	r3, r2
 8004afc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	f023 0304 	bic.w	r3, r3, #4
 8004b04:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a13      	ldr	r2, [pc, #76]	; (8004b58 <TIM_OC1_SetConfig+0xc8>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d111      	bne.n	8004b32 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004b14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004b1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	695b      	ldr	r3, [r3, #20]
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	699b      	ldr	r3, [r3, #24]
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	693a      	ldr	r2, [r7, #16]
 8004b36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	68fa      	ldr	r2, [r7, #12]
 8004b3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	685a      	ldr	r2, [r3, #4]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	621a      	str	r2, [r3, #32]
}
 8004b4c:	bf00      	nop
 8004b4e:	371c      	adds	r7, #28
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	40010000 	.word	0x40010000

08004b5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b087      	sub	sp, #28
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	f023 0210 	bic.w	r2, r3, #16
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a1b      	ldr	r3, [r3, #32]
 8004b76:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	021b      	lsls	r3, r3, #8
 8004b9a:	68fa      	ldr	r2, [r7, #12]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004ba0:	697b      	ldr	r3, [r7, #20]
 8004ba2:	f023 0320 	bic.w	r3, r3, #32
 8004ba6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	011b      	lsls	r3, r3, #4
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	4a1e      	ldr	r2, [pc, #120]	; (8004c30 <TIM_OC2_SetConfig+0xd4>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d10d      	bne.n	8004bd8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	011b      	lsls	r3, r3, #4
 8004bca:	697a      	ldr	r2, [r7, #20]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004bd6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a15      	ldr	r2, [pc, #84]	; (8004c30 <TIM_OC2_SetConfig+0xd4>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d113      	bne.n	8004c08 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004be6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004bee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	693a      	ldr	r2, [r7, #16]
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	685a      	ldr	r2, [r3, #4]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	621a      	str	r2, [r3, #32]
}
 8004c22:	bf00      	nop
 8004c24:	371c      	adds	r7, #28
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
 8004c2e:	bf00      	nop
 8004c30:	40010000 	.word	0x40010000

08004c34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b087      	sub	sp, #28
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6a1b      	ldr	r3, [r3, #32]
 8004c42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a1b      	ldr	r3, [r3, #32]
 8004c4e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	69db      	ldr	r3, [r3, #28]
 8004c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f023 0303 	bic.w	r3, r3, #3
 8004c6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	021b      	lsls	r3, r3, #8
 8004c84:	697a      	ldr	r2, [r7, #20]
 8004c86:	4313      	orrs	r3, r2
 8004c88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4a1d      	ldr	r2, [pc, #116]	; (8004d04 <TIM_OC3_SetConfig+0xd0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d10d      	bne.n	8004cae <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004c98:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	021b      	lsls	r3, r3, #8
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004cac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a14      	ldr	r2, [pc, #80]	; (8004d04 <TIM_OC3_SetConfig+0xd0>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d113      	bne.n	8004cde <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004cbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004cc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	011b      	lsls	r3, r3, #4
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	011b      	lsls	r3, r3, #4
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68fa      	ldr	r2, [r7, #12]
 8004ce8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	685a      	ldr	r2, [r3, #4]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	621a      	str	r2, [r3, #32]
}
 8004cf8:	bf00      	nop
 8004cfa:	371c      	adds	r7, #28
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d02:	4770      	bx	lr
 8004d04:	40010000 	.word	0x40010000

08004d08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
 8004d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	021b      	lsls	r3, r3, #8
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004d52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	031b      	lsls	r3, r3, #12
 8004d5a:	693a      	ldr	r2, [r7, #16]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a10      	ldr	r2, [pc, #64]	; (8004da4 <TIM_OC4_SetConfig+0x9c>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d109      	bne.n	8004d7c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d6e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	019b      	lsls	r3, r3, #6
 8004d76:	697a      	ldr	r2, [r7, #20]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	697a      	ldr	r2, [r7, #20]
 8004d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	693a      	ldr	r2, [r7, #16]
 8004d94:	621a      	str	r2, [r3, #32]
}
 8004d96:	bf00      	nop
 8004d98:	371c      	adds	r7, #28
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	40010000 	.word	0x40010000

08004da8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b087      	sub	sp, #28
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6a1b      	ldr	r3, [r3, #32]
 8004db8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	f023 0201 	bic.w	r2, r3, #1
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	011b      	lsls	r3, r3, #4
 8004dd8:	693a      	ldr	r2, [r7, #16]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f023 030a 	bic.w	r3, r3, #10
 8004de4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004de6:	697a      	ldr	r2, [r7, #20]
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	697a      	ldr	r2, [r7, #20]
 8004df8:	621a      	str	r2, [r3, #32]
}
 8004dfa:	bf00      	nop
 8004dfc:	371c      	adds	r7, #28
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr

08004e06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e06:	b480      	push	{r7}
 8004e08:	b087      	sub	sp, #28
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	60f8      	str	r0, [r7, #12]
 8004e0e:	60b9      	str	r1, [r7, #8]
 8004e10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6a1b      	ldr	r3, [r3, #32]
 8004e16:	f023 0210 	bic.w	r2, r3, #16
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	699b      	ldr	r3, [r3, #24]
 8004e22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	6a1b      	ldr	r3, [r3, #32]
 8004e28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	031b      	lsls	r3, r3, #12
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	011b      	lsls	r3, r3, #4
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	621a      	str	r2, [r3, #32]
}
 8004e5a:	bf00      	nop
 8004e5c:	371c      	adds	r7, #28
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr

08004e66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e66:	b480      	push	{r7}
 8004e68:	b085      	sub	sp, #20
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
 8004e6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	689b      	ldr	r3, [r3, #8]
 8004e74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e7e:	683a      	ldr	r2, [r7, #0]
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	4313      	orrs	r3, r2
 8004e84:	f043 0307 	orr.w	r3, r3, #7
 8004e88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	68fa      	ldr	r2, [r7, #12]
 8004e8e:	609a      	str	r2, [r3, #8]
}
 8004e90:	bf00      	nop
 8004e92:	3714      	adds	r7, #20
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b087      	sub	sp, #28
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	60f8      	str	r0, [r7, #12]
 8004ea4:	60b9      	str	r1, [r7, #8]
 8004ea6:	607a      	str	r2, [r7, #4]
 8004ea8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004eb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	021a      	lsls	r2, r3, #8
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	609a      	str	r2, [r3, #8]
}
 8004ed0:	bf00      	nop
 8004ed2:	371c      	adds	r7, #28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b087      	sub	sp, #28
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	f003 031f 	and.w	r3, r3, #31
 8004eee:	2201      	movs	r2, #1
 8004ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6a1a      	ldr	r2, [r3, #32]
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	43db      	mvns	r3, r3
 8004efe:	401a      	ands	r2, r3
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6a1a      	ldr	r2, [r3, #32]
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	f003 031f 	and.w	r3, r3, #31
 8004f0e:	6879      	ldr	r1, [r7, #4]
 8004f10:	fa01 f303 	lsl.w	r3, r1, r3
 8004f14:	431a      	orrs	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	621a      	str	r2, [r3, #32]
}
 8004f1a:	bf00      	nop
 8004f1c:	371c      	adds	r7, #28
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr
	...

08004f28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b085      	sub	sp, #20
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d101      	bne.n	8004f40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f3c:	2302      	movs	r3, #2
 8004f3e:	e050      	b.n	8004fe2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2202      	movs	r2, #2
 8004f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68fa      	ldr	r2, [r7, #12]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	68fa      	ldr	r2, [r7, #12]
 8004f78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a1c      	ldr	r2, [pc, #112]	; (8004ff0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d018      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f8c:	d013      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a18      	ldr	r2, [pc, #96]	; (8004ff4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d00e      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a16      	ldr	r2, [pc, #88]	; (8004ff8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d009      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a15      	ldr	r2, [pc, #84]	; (8004ffc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d004      	beq.n	8004fb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a13      	ldr	r2, [pc, #76]	; (8005000 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d10c      	bne.n	8004fd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004fbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	68ba      	ldr	r2, [r7, #8]
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fe0:	2300      	movs	r3, #0
}
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	3714      	adds	r7, #20
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr
 8004fee:	bf00      	nop
 8004ff0:	40010000 	.word	0x40010000
 8004ff4:	40000400 	.word	0x40000400
 8004ff8:	40000800 	.word	0x40000800
 8004ffc:	40000c00 	.word	0x40000c00
 8005000:	40014000 	.word	0x40014000

08005004 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005004:	b480      	push	{r7}
 8005006:	b085      	sub	sp, #20
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800500e:	2300      	movs	r3, #0
 8005010:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005018:	2b01      	cmp	r3, #1
 800501a:	d101      	bne.n	8005020 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800501c:	2302      	movs	r3, #2
 800501e:	e03d      	b.n	800509c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2201      	movs	r2, #1
 8005024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	4313      	orrs	r3, r2
 8005034:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	689b      	ldr	r3, [r3, #8]
 8005040:	4313      	orrs	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800504a:	683b      	ldr	r3, [r7, #0]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	4313      	orrs	r3, r2
 8005050:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4313      	orrs	r3, r2
 800505e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	691b      	ldr	r3, [r3, #16]
 800506a:	4313      	orrs	r3, r2
 800506c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	4313      	orrs	r3, r2
 800507a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	69db      	ldr	r3, [r3, #28]
 8005086:	4313      	orrs	r3, r2
 8005088:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800509a:	2300      	movs	r3, #0
}
 800509c:	4618      	mov	r0, r3
 800509e:	3714      	adds	r7, #20
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr

080050bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b082      	sub	sp, #8
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d101      	bne.n	80050e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e03f      	b.n	8005162 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80050e8:	b2db      	uxtb	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d106      	bne.n	80050fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f7fd ff4a 	bl	8002f90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2224      	movs	r2, #36	; 0x24
 8005100:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	68da      	ldr	r2, [r3, #12]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005112:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f000 faf9 	bl	800570c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	691a      	ldr	r2, [r3, #16]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005128:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	695a      	ldr	r2, [r3, #20]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005138:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	68da      	ldr	r2, [r3, #12]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005148:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2220      	movs	r2, #32
 8005154:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2220      	movs	r2, #32
 800515c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3708      	adds	r7, #8
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}

0800516a <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800516a:	b480      	push	{r7}
 800516c:	b085      	sub	sp, #20
 800516e:	af00      	add	r7, sp, #0
 8005170:	60f8      	str	r0, [r7, #12]
 8005172:	60b9      	str	r1, [r7, #8]
 8005174:	4613      	mov	r3, r2
 8005176:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800517e:	b2db      	uxtb	r3, r3
 8005180:	2b20      	cmp	r3, #32
 8005182:	d130      	bne.n	80051e6 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d002      	beq.n	8005190 <HAL_UART_Transmit_IT+0x26>
 800518a:	88fb      	ldrh	r3, [r7, #6]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d101      	bne.n	8005194 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e029      	b.n	80051e8 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800519a:	2b01      	cmp	r3, #1
 800519c:	d101      	bne.n	80051a2 <HAL_UART_Transmit_IT+0x38>
 800519e:	2302      	movs	r3, #2
 80051a0:	e022      	b.n	80051e8 <HAL_UART_Transmit_IT+0x7e>
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	88fa      	ldrh	r2, [r7, #6]
 80051b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	88fa      	ldrh	r2, [r7, #6]
 80051ba:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2200      	movs	r2, #0
 80051c0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2221      	movs	r2, #33	; 0x21
 80051c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68da      	ldr	r2, [r3, #12]
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80051e0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80051e2:	2300      	movs	r3, #0
 80051e4:	e000      	b.n	80051e8 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80051e6:	2302      	movs	r3, #2
  }
}
 80051e8:	4618      	mov	r0, r3
 80051ea:	3714      	adds	r7, #20
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b085      	sub	sp, #20
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	60b9      	str	r1, [r7, #8]
 80051fe:	4613      	mov	r3, r2
 8005200:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b20      	cmp	r3, #32
 800520c:	d140      	bne.n	8005290 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800520e:	68bb      	ldr	r3, [r7, #8]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d002      	beq.n	800521a <HAL_UART_Receive_IT+0x26>
 8005214:	88fb      	ldrh	r3, [r7, #6]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e039      	b.n	8005292 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005224:	2b01      	cmp	r3, #1
 8005226:	d101      	bne.n	800522c <HAL_UART_Receive_IT+0x38>
 8005228:	2302      	movs	r3, #2
 800522a:	e032      	b.n	8005292 <HAL_UART_Receive_IT+0x9e>
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2201      	movs	r2, #1
 8005230:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	68ba      	ldr	r2, [r7, #8]
 8005238:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	88fa      	ldrh	r2, [r7, #6]
 800523e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	88fa      	ldrh	r2, [r7, #6]
 8005244:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2222      	movs	r2, #34	; 0x22
 8005250:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2200      	movs	r2, #0
 8005258:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68da      	ldr	r2, [r3, #12]
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800526a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	695a      	ldr	r2, [r3, #20]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f042 0201 	orr.w	r2, r2, #1
 800527a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0220 	orr.w	r2, r2, #32
 800528a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800528c:	2300      	movs	r3, #0
 800528e:	e000      	b.n	8005292 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005290:	2302      	movs	r3, #2
  }
}
 8005292:	4618      	mov	r0, r3
 8005294:	3714      	adds	r7, #20
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
	...

080052a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b088      	sub	sp, #32
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	695b      	ldr	r3, [r3, #20]
 80052be:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80052c0:	2300      	movs	r3, #0
 80052c2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80052c4:	2300      	movs	r3, #0
 80052c6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052c8:	69fb      	ldr	r3, [r7, #28]
 80052ca:	f003 030f 	and.w	r3, r3, #15
 80052ce:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d10d      	bne.n	80052f2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	f003 0320 	and.w	r3, r3, #32
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d008      	beq.n	80052f2 <HAL_UART_IRQHandler+0x52>
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	f003 0320 	and.w	r3, r3, #32
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d003      	beq.n	80052f2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f000 f98c 	bl	8005608 <UART_Receive_IT>
      return;
 80052f0:	e0d1      	b.n	8005496 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80052f2:	693b      	ldr	r3, [r7, #16]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	f000 80b0 	beq.w	800545a <HAL_UART_IRQHandler+0x1ba>
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	f003 0301 	and.w	r3, r3, #1
 8005300:	2b00      	cmp	r3, #0
 8005302:	d105      	bne.n	8005310 <HAL_UART_IRQHandler+0x70>
 8005304:	69bb      	ldr	r3, [r7, #24]
 8005306:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800530a:	2b00      	cmp	r3, #0
 800530c:	f000 80a5 	beq.w	800545a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00a      	beq.n	8005330 <HAL_UART_IRQHandler+0x90>
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005320:	2b00      	cmp	r3, #0
 8005322:	d005      	beq.n	8005330 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005328:	f043 0201 	orr.w	r2, r3, #1
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	f003 0304 	and.w	r3, r3, #4
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00a      	beq.n	8005350 <HAL_UART_IRQHandler+0xb0>
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	2b00      	cmp	r3, #0
 8005342:	d005      	beq.n	8005350 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005348:	f043 0202 	orr.w	r2, r3, #2
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	f003 0302 	and.w	r3, r3, #2
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00a      	beq.n	8005370 <HAL_UART_IRQHandler+0xd0>
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b00      	cmp	r3, #0
 8005362:	d005      	beq.n	8005370 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005368:	f043 0204 	orr.w	r2, r3, #4
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	f003 0308 	and.w	r3, r3, #8
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00f      	beq.n	800539a <HAL_UART_IRQHandler+0xfa>
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	f003 0320 	and.w	r3, r3, #32
 8005380:	2b00      	cmp	r3, #0
 8005382:	d104      	bne.n	800538e <HAL_UART_IRQHandler+0xee>
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	f003 0301 	and.w	r3, r3, #1
 800538a:	2b00      	cmp	r3, #0
 800538c:	d005      	beq.n	800539a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005392:	f043 0208 	orr.w	r2, r3, #8
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d078      	beq.n	8005494 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053a2:	69fb      	ldr	r3, [r7, #28]
 80053a4:	f003 0320 	and.w	r3, r3, #32
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d007      	beq.n	80053bc <HAL_UART_IRQHandler+0x11c>
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	f003 0320 	and.w	r3, r3, #32
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d002      	beq.n	80053bc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80053b6:	6878      	ldr	r0, [r7, #4]
 80053b8:	f000 f926 	bl	8005608 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	695b      	ldr	r3, [r3, #20]
 80053c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053c6:	2b40      	cmp	r3, #64	; 0x40
 80053c8:	bf0c      	ite	eq
 80053ca:	2301      	moveq	r3, #1
 80053cc:	2300      	movne	r3, #0
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d6:	f003 0308 	and.w	r3, r3, #8
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d102      	bne.n	80053e4 <HAL_UART_IRQHandler+0x144>
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d031      	beq.n	8005448 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053e4:	6878      	ldr	r0, [r7, #4]
 80053e6:	f000 f86f 	bl	80054c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	695b      	ldr	r3, [r3, #20]
 80053f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f4:	2b40      	cmp	r3, #64	; 0x40
 80053f6:	d123      	bne.n	8005440 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	695a      	ldr	r2, [r3, #20]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005406:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800540c:	2b00      	cmp	r3, #0
 800540e:	d013      	beq.n	8005438 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005414:	4a21      	ldr	r2, [pc, #132]	; (800549c <HAL_UART_IRQHandler+0x1fc>)
 8005416:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800541c:	4618      	mov	r0, r3
 800541e:	f7fe f846 	bl	80034ae <HAL_DMA_Abort_IT>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d016      	beq.n	8005456 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800542c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005432:	4610      	mov	r0, r2
 8005434:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005436:	e00e      	b.n	8005456 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f000 f83b 	bl	80054b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800543e:	e00a      	b.n	8005456 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 f837 	bl	80054b4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005446:	e006      	b.n	8005456 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 f833 	bl	80054b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	2200      	movs	r2, #0
 8005452:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005454:	e01e      	b.n	8005494 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005456:	bf00      	nop
    return;
 8005458:	e01c      	b.n	8005494 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800545a:	69fb      	ldr	r3, [r7, #28]
 800545c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005460:	2b00      	cmp	r3, #0
 8005462:	d008      	beq.n	8005476 <HAL_UART_IRQHandler+0x1d6>
 8005464:	69bb      	ldr	r3, [r7, #24]
 8005466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800546a:	2b00      	cmp	r3, #0
 800546c:	d003      	beq.n	8005476 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f85c 	bl	800552c <UART_Transmit_IT>
    return;
 8005474:	e00f      	b.n	8005496 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005476:	69fb      	ldr	r3, [r7, #28]
 8005478:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00a      	beq.n	8005496 <HAL_UART_IRQHandler+0x1f6>
 8005480:	69bb      	ldr	r3, [r7, #24]
 8005482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005486:	2b00      	cmp	r3, #0
 8005488:	d005      	beq.n	8005496 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	f000 f8a4 	bl	80055d8 <UART_EndTransmit_IT>
    return;
 8005490:	bf00      	nop
 8005492:	e000      	b.n	8005496 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005494:	bf00      	nop
  }
}
 8005496:	3720      	adds	r7, #32
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	08005505 	.word	0x08005505

080054a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	68da      	ldr	r2, [r3, #12]
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80054de:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	695a      	ldr	r2, [r3, #20]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f022 0201 	bic.w	r2, r2, #1
 80054ee:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2220      	movs	r2, #32
 80054f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005504:	b580      	push	{r7, lr}
 8005506:	b084      	sub	sp, #16
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005510:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2200      	movs	r2, #0
 8005516:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2200      	movs	r2, #0
 800551c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f7ff ffc8 	bl	80054b4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005524:	bf00      	nop
 8005526:	3710      	adds	r7, #16
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}

0800552c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800552c:	b480      	push	{r7}
 800552e:	b085      	sub	sp, #20
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800553a:	b2db      	uxtb	r3, r3
 800553c:	2b21      	cmp	r3, #33	; 0x21
 800553e:	d144      	bne.n	80055ca <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005548:	d11a      	bne.n	8005580 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	881b      	ldrh	r3, [r3, #0]
 8005554:	461a      	mov	r2, r3
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800555e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	691b      	ldr	r3, [r3, #16]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d105      	bne.n	8005574 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	1c9a      	adds	r2, r3, #2
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	621a      	str	r2, [r3, #32]
 8005572:	e00e      	b.n	8005592 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a1b      	ldr	r3, [r3, #32]
 8005578:	1c5a      	adds	r2, r3, #1
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	621a      	str	r2, [r3, #32]
 800557e:	e008      	b.n	8005592 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6a1b      	ldr	r3, [r3, #32]
 8005584:	1c59      	adds	r1, r3, #1
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	6211      	str	r1, [r2, #32]
 800558a:	781a      	ldrb	r2, [r3, #0]
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005596:	b29b      	uxth	r3, r3
 8005598:	3b01      	subs	r3, #1
 800559a:	b29b      	uxth	r3, r3
 800559c:	687a      	ldr	r2, [r7, #4]
 800559e:	4619      	mov	r1, r3
 80055a0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d10f      	bne.n	80055c6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68da      	ldr	r2, [r3, #12]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055b4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68da      	ldr	r2, [r3, #12]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055c4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055c6:	2300      	movs	r3, #0
 80055c8:	e000      	b.n	80055cc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80055ca:	2302      	movs	r3, #2
  }
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3714      	adds	r7, #20
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr

080055d8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b082      	sub	sp, #8
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	68da      	ldr	r2, [r3, #12]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055ee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2220      	movs	r2, #32
 80055f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f7ff ff51 	bl	80054a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3708      	adds	r7, #8
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005616:	b2db      	uxtb	r3, r3
 8005618:	2b22      	cmp	r3, #34	; 0x22
 800561a:	d171      	bne.n	8005700 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005624:	d123      	bne.n	800566e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	691b      	ldr	r3, [r3, #16]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d10e      	bne.n	8005652 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	b29b      	uxth	r3, r3
 800563c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005640:	b29a      	uxth	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800564a:	1c9a      	adds	r2, r3, #2
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	629a      	str	r2, [r3, #40]	; 0x28
 8005650:	e029      	b.n	80056a6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	b29b      	uxth	r3, r3
 800565a:	b2db      	uxtb	r3, r3
 800565c:	b29a      	uxth	r2, r3
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005666:	1c5a      	adds	r2, r3, #1
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	629a      	str	r2, [r3, #40]	; 0x28
 800566c:	e01b      	b.n	80056a6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d10a      	bne.n	800568c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	6858      	ldr	r0, [r3, #4]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005680:	1c59      	adds	r1, r3, #1
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	6291      	str	r1, [r2, #40]	; 0x28
 8005686:	b2c2      	uxtb	r2, r0
 8005688:	701a      	strb	r2, [r3, #0]
 800568a:	e00c      	b.n	80056a6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	b2da      	uxtb	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005698:	1c58      	adds	r0, r3, #1
 800569a:	6879      	ldr	r1, [r7, #4]
 800569c:	6288      	str	r0, [r1, #40]	; 0x28
 800569e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80056a2:	b2d2      	uxtb	r2, r2
 80056a4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056aa:	b29b      	uxth	r3, r3
 80056ac:	3b01      	subs	r3, #1
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	4619      	mov	r1, r3
 80056b4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d120      	bne.n	80056fc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68da      	ldr	r2, [r3, #12]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0220 	bic.w	r2, r2, #32
 80056c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68da      	ldr	r2, [r3, #12]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	695a      	ldr	r2, [r3, #20]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f022 0201 	bic.w	r2, r2, #1
 80056e8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2220      	movs	r2, #32
 80056ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f7fb feb4 	bl	8001460 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80056f8:	2300      	movs	r3, #0
 80056fa:	e002      	b.n	8005702 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80056fc:	2300      	movs	r3, #0
 80056fe:	e000      	b.n	8005702 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005700:	2302      	movs	r3, #2
  }
}
 8005702:	4618      	mov	r0, r3
 8005704:	3710      	adds	r7, #16
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
	...

0800570c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800570c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005710:	b085      	sub	sp, #20
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	691b      	ldr	r3, [r3, #16]
 800571c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	68da      	ldr	r2, [r3, #12]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	430a      	orrs	r2, r1
 800572a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	689a      	ldr	r2, [r3, #8]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	431a      	orrs	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	431a      	orrs	r2, r3
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	69db      	ldr	r3, [r3, #28]
 8005740:	4313      	orrs	r3, r2
 8005742:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800574e:	f023 030c 	bic.w	r3, r3, #12
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	6812      	ldr	r2, [r2, #0]
 8005756:	68f9      	ldr	r1, [r7, #12]
 8005758:	430b      	orrs	r3, r1
 800575a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	699a      	ldr	r2, [r3, #24]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	430a      	orrs	r2, r1
 8005770:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	69db      	ldr	r3, [r3, #28]
 8005776:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800577a:	f040 818b 	bne.w	8005a94 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4ac1      	ldr	r2, [pc, #772]	; (8005a88 <UART_SetConfig+0x37c>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d005      	beq.n	8005794 <UART_SetConfig+0x88>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4abf      	ldr	r2, [pc, #764]	; (8005a8c <UART_SetConfig+0x380>)
 800578e:	4293      	cmp	r3, r2
 8005790:	f040 80bd 	bne.w	800590e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005794:	f7fe fc98 	bl	80040c8 <HAL_RCC_GetPCLK2Freq>
 8005798:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	461d      	mov	r5, r3
 800579e:	f04f 0600 	mov.w	r6, #0
 80057a2:	46a8      	mov	r8, r5
 80057a4:	46b1      	mov	r9, r6
 80057a6:	eb18 0308 	adds.w	r3, r8, r8
 80057aa:	eb49 0409 	adc.w	r4, r9, r9
 80057ae:	4698      	mov	r8, r3
 80057b0:	46a1      	mov	r9, r4
 80057b2:	eb18 0805 	adds.w	r8, r8, r5
 80057b6:	eb49 0906 	adc.w	r9, r9, r6
 80057ba:	f04f 0100 	mov.w	r1, #0
 80057be:	f04f 0200 	mov.w	r2, #0
 80057c2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80057c6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80057ca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80057ce:	4688      	mov	r8, r1
 80057d0:	4691      	mov	r9, r2
 80057d2:	eb18 0005 	adds.w	r0, r8, r5
 80057d6:	eb49 0106 	adc.w	r1, r9, r6
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	461d      	mov	r5, r3
 80057e0:	f04f 0600 	mov.w	r6, #0
 80057e4:	196b      	adds	r3, r5, r5
 80057e6:	eb46 0406 	adc.w	r4, r6, r6
 80057ea:	461a      	mov	r2, r3
 80057ec:	4623      	mov	r3, r4
 80057ee:	f7fb fa2b 	bl	8000c48 <__aeabi_uldivmod>
 80057f2:	4603      	mov	r3, r0
 80057f4:	460c      	mov	r4, r1
 80057f6:	461a      	mov	r2, r3
 80057f8:	4ba5      	ldr	r3, [pc, #660]	; (8005a90 <UART_SetConfig+0x384>)
 80057fa:	fba3 2302 	umull	r2, r3, r3, r2
 80057fe:	095b      	lsrs	r3, r3, #5
 8005800:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	461d      	mov	r5, r3
 8005808:	f04f 0600 	mov.w	r6, #0
 800580c:	46a9      	mov	r9, r5
 800580e:	46b2      	mov	sl, r6
 8005810:	eb19 0309 	adds.w	r3, r9, r9
 8005814:	eb4a 040a 	adc.w	r4, sl, sl
 8005818:	4699      	mov	r9, r3
 800581a:	46a2      	mov	sl, r4
 800581c:	eb19 0905 	adds.w	r9, r9, r5
 8005820:	eb4a 0a06 	adc.w	sl, sl, r6
 8005824:	f04f 0100 	mov.w	r1, #0
 8005828:	f04f 0200 	mov.w	r2, #0
 800582c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005830:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005834:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005838:	4689      	mov	r9, r1
 800583a:	4692      	mov	sl, r2
 800583c:	eb19 0005 	adds.w	r0, r9, r5
 8005840:	eb4a 0106 	adc.w	r1, sl, r6
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	461d      	mov	r5, r3
 800584a:	f04f 0600 	mov.w	r6, #0
 800584e:	196b      	adds	r3, r5, r5
 8005850:	eb46 0406 	adc.w	r4, r6, r6
 8005854:	461a      	mov	r2, r3
 8005856:	4623      	mov	r3, r4
 8005858:	f7fb f9f6 	bl	8000c48 <__aeabi_uldivmod>
 800585c:	4603      	mov	r3, r0
 800585e:	460c      	mov	r4, r1
 8005860:	461a      	mov	r2, r3
 8005862:	4b8b      	ldr	r3, [pc, #556]	; (8005a90 <UART_SetConfig+0x384>)
 8005864:	fba3 1302 	umull	r1, r3, r3, r2
 8005868:	095b      	lsrs	r3, r3, #5
 800586a:	2164      	movs	r1, #100	; 0x64
 800586c:	fb01 f303 	mul.w	r3, r1, r3
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	00db      	lsls	r3, r3, #3
 8005874:	3332      	adds	r3, #50	; 0x32
 8005876:	4a86      	ldr	r2, [pc, #536]	; (8005a90 <UART_SetConfig+0x384>)
 8005878:	fba2 2303 	umull	r2, r3, r2, r3
 800587c:	095b      	lsrs	r3, r3, #5
 800587e:	005b      	lsls	r3, r3, #1
 8005880:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005884:	4498      	add	r8, r3
 8005886:	68bb      	ldr	r3, [r7, #8]
 8005888:	461d      	mov	r5, r3
 800588a:	f04f 0600 	mov.w	r6, #0
 800588e:	46a9      	mov	r9, r5
 8005890:	46b2      	mov	sl, r6
 8005892:	eb19 0309 	adds.w	r3, r9, r9
 8005896:	eb4a 040a 	adc.w	r4, sl, sl
 800589a:	4699      	mov	r9, r3
 800589c:	46a2      	mov	sl, r4
 800589e:	eb19 0905 	adds.w	r9, r9, r5
 80058a2:	eb4a 0a06 	adc.w	sl, sl, r6
 80058a6:	f04f 0100 	mov.w	r1, #0
 80058aa:	f04f 0200 	mov.w	r2, #0
 80058ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80058b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80058ba:	4689      	mov	r9, r1
 80058bc:	4692      	mov	sl, r2
 80058be:	eb19 0005 	adds.w	r0, r9, r5
 80058c2:	eb4a 0106 	adc.w	r1, sl, r6
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	461d      	mov	r5, r3
 80058cc:	f04f 0600 	mov.w	r6, #0
 80058d0:	196b      	adds	r3, r5, r5
 80058d2:	eb46 0406 	adc.w	r4, r6, r6
 80058d6:	461a      	mov	r2, r3
 80058d8:	4623      	mov	r3, r4
 80058da:	f7fb f9b5 	bl	8000c48 <__aeabi_uldivmod>
 80058de:	4603      	mov	r3, r0
 80058e0:	460c      	mov	r4, r1
 80058e2:	461a      	mov	r2, r3
 80058e4:	4b6a      	ldr	r3, [pc, #424]	; (8005a90 <UART_SetConfig+0x384>)
 80058e6:	fba3 1302 	umull	r1, r3, r3, r2
 80058ea:	095b      	lsrs	r3, r3, #5
 80058ec:	2164      	movs	r1, #100	; 0x64
 80058ee:	fb01 f303 	mul.w	r3, r1, r3
 80058f2:	1ad3      	subs	r3, r2, r3
 80058f4:	00db      	lsls	r3, r3, #3
 80058f6:	3332      	adds	r3, #50	; 0x32
 80058f8:	4a65      	ldr	r2, [pc, #404]	; (8005a90 <UART_SetConfig+0x384>)
 80058fa:	fba2 2303 	umull	r2, r3, r2, r3
 80058fe:	095b      	lsrs	r3, r3, #5
 8005900:	f003 0207 	and.w	r2, r3, #7
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4442      	add	r2, r8
 800590a:	609a      	str	r2, [r3, #8]
 800590c:	e26f      	b.n	8005dee <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800590e:	f7fe fbc7 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8005912:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	461d      	mov	r5, r3
 8005918:	f04f 0600 	mov.w	r6, #0
 800591c:	46a8      	mov	r8, r5
 800591e:	46b1      	mov	r9, r6
 8005920:	eb18 0308 	adds.w	r3, r8, r8
 8005924:	eb49 0409 	adc.w	r4, r9, r9
 8005928:	4698      	mov	r8, r3
 800592a:	46a1      	mov	r9, r4
 800592c:	eb18 0805 	adds.w	r8, r8, r5
 8005930:	eb49 0906 	adc.w	r9, r9, r6
 8005934:	f04f 0100 	mov.w	r1, #0
 8005938:	f04f 0200 	mov.w	r2, #0
 800593c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005940:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005944:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005948:	4688      	mov	r8, r1
 800594a:	4691      	mov	r9, r2
 800594c:	eb18 0005 	adds.w	r0, r8, r5
 8005950:	eb49 0106 	adc.w	r1, r9, r6
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	461d      	mov	r5, r3
 800595a:	f04f 0600 	mov.w	r6, #0
 800595e:	196b      	adds	r3, r5, r5
 8005960:	eb46 0406 	adc.w	r4, r6, r6
 8005964:	461a      	mov	r2, r3
 8005966:	4623      	mov	r3, r4
 8005968:	f7fb f96e 	bl	8000c48 <__aeabi_uldivmod>
 800596c:	4603      	mov	r3, r0
 800596e:	460c      	mov	r4, r1
 8005970:	461a      	mov	r2, r3
 8005972:	4b47      	ldr	r3, [pc, #284]	; (8005a90 <UART_SetConfig+0x384>)
 8005974:	fba3 2302 	umull	r2, r3, r3, r2
 8005978:	095b      	lsrs	r3, r3, #5
 800597a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	461d      	mov	r5, r3
 8005982:	f04f 0600 	mov.w	r6, #0
 8005986:	46a9      	mov	r9, r5
 8005988:	46b2      	mov	sl, r6
 800598a:	eb19 0309 	adds.w	r3, r9, r9
 800598e:	eb4a 040a 	adc.w	r4, sl, sl
 8005992:	4699      	mov	r9, r3
 8005994:	46a2      	mov	sl, r4
 8005996:	eb19 0905 	adds.w	r9, r9, r5
 800599a:	eb4a 0a06 	adc.w	sl, sl, r6
 800599e:	f04f 0100 	mov.w	r1, #0
 80059a2:	f04f 0200 	mov.w	r2, #0
 80059a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059aa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80059ae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80059b2:	4689      	mov	r9, r1
 80059b4:	4692      	mov	sl, r2
 80059b6:	eb19 0005 	adds.w	r0, r9, r5
 80059ba:	eb4a 0106 	adc.w	r1, sl, r6
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	685b      	ldr	r3, [r3, #4]
 80059c2:	461d      	mov	r5, r3
 80059c4:	f04f 0600 	mov.w	r6, #0
 80059c8:	196b      	adds	r3, r5, r5
 80059ca:	eb46 0406 	adc.w	r4, r6, r6
 80059ce:	461a      	mov	r2, r3
 80059d0:	4623      	mov	r3, r4
 80059d2:	f7fb f939 	bl	8000c48 <__aeabi_uldivmod>
 80059d6:	4603      	mov	r3, r0
 80059d8:	460c      	mov	r4, r1
 80059da:	461a      	mov	r2, r3
 80059dc:	4b2c      	ldr	r3, [pc, #176]	; (8005a90 <UART_SetConfig+0x384>)
 80059de:	fba3 1302 	umull	r1, r3, r3, r2
 80059e2:	095b      	lsrs	r3, r3, #5
 80059e4:	2164      	movs	r1, #100	; 0x64
 80059e6:	fb01 f303 	mul.w	r3, r1, r3
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	00db      	lsls	r3, r3, #3
 80059ee:	3332      	adds	r3, #50	; 0x32
 80059f0:	4a27      	ldr	r2, [pc, #156]	; (8005a90 <UART_SetConfig+0x384>)
 80059f2:	fba2 2303 	umull	r2, r3, r2, r3
 80059f6:	095b      	lsrs	r3, r3, #5
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80059fe:	4498      	add	r8, r3
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	461d      	mov	r5, r3
 8005a04:	f04f 0600 	mov.w	r6, #0
 8005a08:	46a9      	mov	r9, r5
 8005a0a:	46b2      	mov	sl, r6
 8005a0c:	eb19 0309 	adds.w	r3, r9, r9
 8005a10:	eb4a 040a 	adc.w	r4, sl, sl
 8005a14:	4699      	mov	r9, r3
 8005a16:	46a2      	mov	sl, r4
 8005a18:	eb19 0905 	adds.w	r9, r9, r5
 8005a1c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005a20:	f04f 0100 	mov.w	r1, #0
 8005a24:	f04f 0200 	mov.w	r2, #0
 8005a28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a2c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005a30:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005a34:	4689      	mov	r9, r1
 8005a36:	4692      	mov	sl, r2
 8005a38:	eb19 0005 	adds.w	r0, r9, r5
 8005a3c:	eb4a 0106 	adc.w	r1, sl, r6
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	461d      	mov	r5, r3
 8005a46:	f04f 0600 	mov.w	r6, #0
 8005a4a:	196b      	adds	r3, r5, r5
 8005a4c:	eb46 0406 	adc.w	r4, r6, r6
 8005a50:	461a      	mov	r2, r3
 8005a52:	4623      	mov	r3, r4
 8005a54:	f7fb f8f8 	bl	8000c48 <__aeabi_uldivmod>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	460c      	mov	r4, r1
 8005a5c:	461a      	mov	r2, r3
 8005a5e:	4b0c      	ldr	r3, [pc, #48]	; (8005a90 <UART_SetConfig+0x384>)
 8005a60:	fba3 1302 	umull	r1, r3, r3, r2
 8005a64:	095b      	lsrs	r3, r3, #5
 8005a66:	2164      	movs	r1, #100	; 0x64
 8005a68:	fb01 f303 	mul.w	r3, r1, r3
 8005a6c:	1ad3      	subs	r3, r2, r3
 8005a6e:	00db      	lsls	r3, r3, #3
 8005a70:	3332      	adds	r3, #50	; 0x32
 8005a72:	4a07      	ldr	r2, [pc, #28]	; (8005a90 <UART_SetConfig+0x384>)
 8005a74:	fba2 2303 	umull	r2, r3, r2, r3
 8005a78:	095b      	lsrs	r3, r3, #5
 8005a7a:	f003 0207 	and.w	r2, r3, #7
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4442      	add	r2, r8
 8005a84:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005a86:	e1b2      	b.n	8005dee <UART_SetConfig+0x6e2>
 8005a88:	40011000 	.word	0x40011000
 8005a8c:	40011400 	.word	0x40011400
 8005a90:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4ad7      	ldr	r2, [pc, #860]	; (8005df8 <UART_SetConfig+0x6ec>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d005      	beq.n	8005aaa <UART_SetConfig+0x39e>
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	4ad6      	ldr	r2, [pc, #856]	; (8005dfc <UART_SetConfig+0x6f0>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	f040 80d1 	bne.w	8005c4c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005aaa:	f7fe fb0d 	bl	80040c8 <HAL_RCC_GetPCLK2Freq>
 8005aae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	469a      	mov	sl, r3
 8005ab4:	f04f 0b00 	mov.w	fp, #0
 8005ab8:	46d0      	mov	r8, sl
 8005aba:	46d9      	mov	r9, fp
 8005abc:	eb18 0308 	adds.w	r3, r8, r8
 8005ac0:	eb49 0409 	adc.w	r4, r9, r9
 8005ac4:	4698      	mov	r8, r3
 8005ac6:	46a1      	mov	r9, r4
 8005ac8:	eb18 080a 	adds.w	r8, r8, sl
 8005acc:	eb49 090b 	adc.w	r9, r9, fp
 8005ad0:	f04f 0100 	mov.w	r1, #0
 8005ad4:	f04f 0200 	mov.w	r2, #0
 8005ad8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005adc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005ae0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005ae4:	4688      	mov	r8, r1
 8005ae6:	4691      	mov	r9, r2
 8005ae8:	eb1a 0508 	adds.w	r5, sl, r8
 8005aec:	eb4b 0609 	adc.w	r6, fp, r9
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	4619      	mov	r1, r3
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	f04f 0300 	mov.w	r3, #0
 8005afe:	f04f 0400 	mov.w	r4, #0
 8005b02:	0094      	lsls	r4, r2, #2
 8005b04:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005b08:	008b      	lsls	r3, r1, #2
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	4623      	mov	r3, r4
 8005b0e:	4628      	mov	r0, r5
 8005b10:	4631      	mov	r1, r6
 8005b12:	f7fb f899 	bl	8000c48 <__aeabi_uldivmod>
 8005b16:	4603      	mov	r3, r0
 8005b18:	460c      	mov	r4, r1
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	4bb8      	ldr	r3, [pc, #736]	; (8005e00 <UART_SetConfig+0x6f4>)
 8005b1e:	fba3 2302 	umull	r2, r3, r3, r2
 8005b22:	095b      	lsrs	r3, r3, #5
 8005b24:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	469b      	mov	fp, r3
 8005b2c:	f04f 0c00 	mov.w	ip, #0
 8005b30:	46d9      	mov	r9, fp
 8005b32:	46e2      	mov	sl, ip
 8005b34:	eb19 0309 	adds.w	r3, r9, r9
 8005b38:	eb4a 040a 	adc.w	r4, sl, sl
 8005b3c:	4699      	mov	r9, r3
 8005b3e:	46a2      	mov	sl, r4
 8005b40:	eb19 090b 	adds.w	r9, r9, fp
 8005b44:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005b48:	f04f 0100 	mov.w	r1, #0
 8005b4c:	f04f 0200 	mov.w	r2, #0
 8005b50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b54:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005b58:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005b5c:	4689      	mov	r9, r1
 8005b5e:	4692      	mov	sl, r2
 8005b60:	eb1b 0509 	adds.w	r5, fp, r9
 8005b64:	eb4c 060a 	adc.w	r6, ip, sl
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	4619      	mov	r1, r3
 8005b6e:	f04f 0200 	mov.w	r2, #0
 8005b72:	f04f 0300 	mov.w	r3, #0
 8005b76:	f04f 0400 	mov.w	r4, #0
 8005b7a:	0094      	lsls	r4, r2, #2
 8005b7c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005b80:	008b      	lsls	r3, r1, #2
 8005b82:	461a      	mov	r2, r3
 8005b84:	4623      	mov	r3, r4
 8005b86:	4628      	mov	r0, r5
 8005b88:	4631      	mov	r1, r6
 8005b8a:	f7fb f85d 	bl	8000c48 <__aeabi_uldivmod>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	460c      	mov	r4, r1
 8005b92:	461a      	mov	r2, r3
 8005b94:	4b9a      	ldr	r3, [pc, #616]	; (8005e00 <UART_SetConfig+0x6f4>)
 8005b96:	fba3 1302 	umull	r1, r3, r3, r2
 8005b9a:	095b      	lsrs	r3, r3, #5
 8005b9c:	2164      	movs	r1, #100	; 0x64
 8005b9e:	fb01 f303 	mul.w	r3, r1, r3
 8005ba2:	1ad3      	subs	r3, r2, r3
 8005ba4:	011b      	lsls	r3, r3, #4
 8005ba6:	3332      	adds	r3, #50	; 0x32
 8005ba8:	4a95      	ldr	r2, [pc, #596]	; (8005e00 <UART_SetConfig+0x6f4>)
 8005baa:	fba2 2303 	umull	r2, r3, r2, r3
 8005bae:	095b      	lsrs	r3, r3, #5
 8005bb0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005bb4:	4498      	add	r8, r3
 8005bb6:	68bb      	ldr	r3, [r7, #8]
 8005bb8:	469b      	mov	fp, r3
 8005bba:	f04f 0c00 	mov.w	ip, #0
 8005bbe:	46d9      	mov	r9, fp
 8005bc0:	46e2      	mov	sl, ip
 8005bc2:	eb19 0309 	adds.w	r3, r9, r9
 8005bc6:	eb4a 040a 	adc.w	r4, sl, sl
 8005bca:	4699      	mov	r9, r3
 8005bcc:	46a2      	mov	sl, r4
 8005bce:	eb19 090b 	adds.w	r9, r9, fp
 8005bd2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005bd6:	f04f 0100 	mov.w	r1, #0
 8005bda:	f04f 0200 	mov.w	r2, #0
 8005bde:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005be2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005be6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005bea:	4689      	mov	r9, r1
 8005bec:	4692      	mov	sl, r2
 8005bee:	eb1b 0509 	adds.w	r5, fp, r9
 8005bf2:	eb4c 060a 	adc.w	r6, ip, sl
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	685b      	ldr	r3, [r3, #4]
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	f04f 0200 	mov.w	r2, #0
 8005c00:	f04f 0300 	mov.w	r3, #0
 8005c04:	f04f 0400 	mov.w	r4, #0
 8005c08:	0094      	lsls	r4, r2, #2
 8005c0a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005c0e:	008b      	lsls	r3, r1, #2
 8005c10:	461a      	mov	r2, r3
 8005c12:	4623      	mov	r3, r4
 8005c14:	4628      	mov	r0, r5
 8005c16:	4631      	mov	r1, r6
 8005c18:	f7fb f816 	bl	8000c48 <__aeabi_uldivmod>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	460c      	mov	r4, r1
 8005c20:	461a      	mov	r2, r3
 8005c22:	4b77      	ldr	r3, [pc, #476]	; (8005e00 <UART_SetConfig+0x6f4>)
 8005c24:	fba3 1302 	umull	r1, r3, r3, r2
 8005c28:	095b      	lsrs	r3, r3, #5
 8005c2a:	2164      	movs	r1, #100	; 0x64
 8005c2c:	fb01 f303 	mul.w	r3, r1, r3
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	011b      	lsls	r3, r3, #4
 8005c34:	3332      	adds	r3, #50	; 0x32
 8005c36:	4a72      	ldr	r2, [pc, #456]	; (8005e00 <UART_SetConfig+0x6f4>)
 8005c38:	fba2 2303 	umull	r2, r3, r2, r3
 8005c3c:	095b      	lsrs	r3, r3, #5
 8005c3e:	f003 020f 	and.w	r2, r3, #15
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4442      	add	r2, r8
 8005c48:	609a      	str	r2, [r3, #8]
 8005c4a:	e0d0      	b.n	8005dee <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c4c:	f7fe fa28 	bl	80040a0 <HAL_RCC_GetPCLK1Freq>
 8005c50:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	469a      	mov	sl, r3
 8005c56:	f04f 0b00 	mov.w	fp, #0
 8005c5a:	46d0      	mov	r8, sl
 8005c5c:	46d9      	mov	r9, fp
 8005c5e:	eb18 0308 	adds.w	r3, r8, r8
 8005c62:	eb49 0409 	adc.w	r4, r9, r9
 8005c66:	4698      	mov	r8, r3
 8005c68:	46a1      	mov	r9, r4
 8005c6a:	eb18 080a 	adds.w	r8, r8, sl
 8005c6e:	eb49 090b 	adc.w	r9, r9, fp
 8005c72:	f04f 0100 	mov.w	r1, #0
 8005c76:	f04f 0200 	mov.w	r2, #0
 8005c7a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005c7e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005c82:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005c86:	4688      	mov	r8, r1
 8005c88:	4691      	mov	r9, r2
 8005c8a:	eb1a 0508 	adds.w	r5, sl, r8
 8005c8e:	eb4b 0609 	adc.w	r6, fp, r9
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	4619      	mov	r1, r3
 8005c98:	f04f 0200 	mov.w	r2, #0
 8005c9c:	f04f 0300 	mov.w	r3, #0
 8005ca0:	f04f 0400 	mov.w	r4, #0
 8005ca4:	0094      	lsls	r4, r2, #2
 8005ca6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005caa:	008b      	lsls	r3, r1, #2
 8005cac:	461a      	mov	r2, r3
 8005cae:	4623      	mov	r3, r4
 8005cb0:	4628      	mov	r0, r5
 8005cb2:	4631      	mov	r1, r6
 8005cb4:	f7fa ffc8 	bl	8000c48 <__aeabi_uldivmod>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	460c      	mov	r4, r1
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	4b50      	ldr	r3, [pc, #320]	; (8005e00 <UART_SetConfig+0x6f4>)
 8005cc0:	fba3 2302 	umull	r2, r3, r3, r2
 8005cc4:	095b      	lsrs	r3, r3, #5
 8005cc6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	469b      	mov	fp, r3
 8005cce:	f04f 0c00 	mov.w	ip, #0
 8005cd2:	46d9      	mov	r9, fp
 8005cd4:	46e2      	mov	sl, ip
 8005cd6:	eb19 0309 	adds.w	r3, r9, r9
 8005cda:	eb4a 040a 	adc.w	r4, sl, sl
 8005cde:	4699      	mov	r9, r3
 8005ce0:	46a2      	mov	sl, r4
 8005ce2:	eb19 090b 	adds.w	r9, r9, fp
 8005ce6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005cea:	f04f 0100 	mov.w	r1, #0
 8005cee:	f04f 0200 	mov.w	r2, #0
 8005cf2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cf6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005cfa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005cfe:	4689      	mov	r9, r1
 8005d00:	4692      	mov	sl, r2
 8005d02:	eb1b 0509 	adds.w	r5, fp, r9
 8005d06:	eb4c 060a 	adc.w	r6, ip, sl
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	685b      	ldr	r3, [r3, #4]
 8005d0e:	4619      	mov	r1, r3
 8005d10:	f04f 0200 	mov.w	r2, #0
 8005d14:	f04f 0300 	mov.w	r3, #0
 8005d18:	f04f 0400 	mov.w	r4, #0
 8005d1c:	0094      	lsls	r4, r2, #2
 8005d1e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005d22:	008b      	lsls	r3, r1, #2
 8005d24:	461a      	mov	r2, r3
 8005d26:	4623      	mov	r3, r4
 8005d28:	4628      	mov	r0, r5
 8005d2a:	4631      	mov	r1, r6
 8005d2c:	f7fa ff8c 	bl	8000c48 <__aeabi_uldivmod>
 8005d30:	4603      	mov	r3, r0
 8005d32:	460c      	mov	r4, r1
 8005d34:	461a      	mov	r2, r3
 8005d36:	4b32      	ldr	r3, [pc, #200]	; (8005e00 <UART_SetConfig+0x6f4>)
 8005d38:	fba3 1302 	umull	r1, r3, r3, r2
 8005d3c:	095b      	lsrs	r3, r3, #5
 8005d3e:	2164      	movs	r1, #100	; 0x64
 8005d40:	fb01 f303 	mul.w	r3, r1, r3
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	011b      	lsls	r3, r3, #4
 8005d48:	3332      	adds	r3, #50	; 0x32
 8005d4a:	4a2d      	ldr	r2, [pc, #180]	; (8005e00 <UART_SetConfig+0x6f4>)
 8005d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d50:	095b      	lsrs	r3, r3, #5
 8005d52:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d56:	4498      	add	r8, r3
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	469b      	mov	fp, r3
 8005d5c:	f04f 0c00 	mov.w	ip, #0
 8005d60:	46d9      	mov	r9, fp
 8005d62:	46e2      	mov	sl, ip
 8005d64:	eb19 0309 	adds.w	r3, r9, r9
 8005d68:	eb4a 040a 	adc.w	r4, sl, sl
 8005d6c:	4699      	mov	r9, r3
 8005d6e:	46a2      	mov	sl, r4
 8005d70:	eb19 090b 	adds.w	r9, r9, fp
 8005d74:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005d78:	f04f 0100 	mov.w	r1, #0
 8005d7c:	f04f 0200 	mov.w	r2, #0
 8005d80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d84:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005d88:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005d8c:	4689      	mov	r9, r1
 8005d8e:	4692      	mov	sl, r2
 8005d90:	eb1b 0509 	adds.w	r5, fp, r9
 8005d94:	eb4c 060a 	adc.w	r6, ip, sl
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	f04f 0200 	mov.w	r2, #0
 8005da2:	f04f 0300 	mov.w	r3, #0
 8005da6:	f04f 0400 	mov.w	r4, #0
 8005daa:	0094      	lsls	r4, r2, #2
 8005dac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005db0:	008b      	lsls	r3, r1, #2
 8005db2:	461a      	mov	r2, r3
 8005db4:	4623      	mov	r3, r4
 8005db6:	4628      	mov	r0, r5
 8005db8:	4631      	mov	r1, r6
 8005dba:	f7fa ff45 	bl	8000c48 <__aeabi_uldivmod>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	460c      	mov	r4, r1
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	4b0e      	ldr	r3, [pc, #56]	; (8005e00 <UART_SetConfig+0x6f4>)
 8005dc6:	fba3 1302 	umull	r1, r3, r3, r2
 8005dca:	095b      	lsrs	r3, r3, #5
 8005dcc:	2164      	movs	r1, #100	; 0x64
 8005dce:	fb01 f303 	mul.w	r3, r1, r3
 8005dd2:	1ad3      	subs	r3, r2, r3
 8005dd4:	011b      	lsls	r3, r3, #4
 8005dd6:	3332      	adds	r3, #50	; 0x32
 8005dd8:	4a09      	ldr	r2, [pc, #36]	; (8005e00 <UART_SetConfig+0x6f4>)
 8005dda:	fba2 2303 	umull	r2, r3, r2, r3
 8005dde:	095b      	lsrs	r3, r3, #5
 8005de0:	f003 020f 	and.w	r2, r3, #15
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4442      	add	r2, r8
 8005dea:	609a      	str	r2, [r3, #8]
}
 8005dec:	e7ff      	b.n	8005dee <UART_SetConfig+0x6e2>
 8005dee:	bf00      	nop
 8005df0:	3714      	adds	r7, #20
 8005df2:	46bd      	mov	sp, r7
 8005df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005df8:	40011000 	.word	0x40011000
 8005dfc:	40011400 	.word	0x40011400
 8005e00:	51eb851f 	.word	0x51eb851f

08005e04 <atoi>:
 8005e04:	220a      	movs	r2, #10
 8005e06:	2100      	movs	r1, #0
 8005e08:	f000 b8ce 	b.w	8005fa8 <strtol>

08005e0c <__errno>:
 8005e0c:	4b01      	ldr	r3, [pc, #4]	; (8005e14 <__errno+0x8>)
 8005e0e:	6818      	ldr	r0, [r3, #0]
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	20000030 	.word	0x20000030

08005e18 <__libc_init_array>:
 8005e18:	b570      	push	{r4, r5, r6, lr}
 8005e1a:	4e0d      	ldr	r6, [pc, #52]	; (8005e50 <__libc_init_array+0x38>)
 8005e1c:	4c0d      	ldr	r4, [pc, #52]	; (8005e54 <__libc_init_array+0x3c>)
 8005e1e:	1ba4      	subs	r4, r4, r6
 8005e20:	10a4      	asrs	r4, r4, #2
 8005e22:	2500      	movs	r5, #0
 8005e24:	42a5      	cmp	r5, r4
 8005e26:	d109      	bne.n	8005e3c <__libc_init_array+0x24>
 8005e28:	4e0b      	ldr	r6, [pc, #44]	; (8005e58 <__libc_init_array+0x40>)
 8005e2a:	4c0c      	ldr	r4, [pc, #48]	; (8005e5c <__libc_init_array+0x44>)
 8005e2c:	f002 fe44 	bl	8008ab8 <_init>
 8005e30:	1ba4      	subs	r4, r4, r6
 8005e32:	10a4      	asrs	r4, r4, #2
 8005e34:	2500      	movs	r5, #0
 8005e36:	42a5      	cmp	r5, r4
 8005e38:	d105      	bne.n	8005e46 <__libc_init_array+0x2e>
 8005e3a:	bd70      	pop	{r4, r5, r6, pc}
 8005e3c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e40:	4798      	blx	r3
 8005e42:	3501      	adds	r5, #1
 8005e44:	e7ee      	b.n	8005e24 <__libc_init_array+0xc>
 8005e46:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005e4a:	4798      	blx	r3
 8005e4c:	3501      	adds	r5, #1
 8005e4e:	e7f2      	b.n	8005e36 <__libc_init_array+0x1e>
 8005e50:	08009098 	.word	0x08009098
 8005e54:	08009098 	.word	0x08009098
 8005e58:	08009098 	.word	0x08009098
 8005e5c:	0800909c 	.word	0x0800909c

08005e60 <memset>:
 8005e60:	4402      	add	r2, r0
 8005e62:	4603      	mov	r3, r0
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d100      	bne.n	8005e6a <memset+0xa>
 8005e68:	4770      	bx	lr
 8005e6a:	f803 1b01 	strb.w	r1, [r3], #1
 8005e6e:	e7f9      	b.n	8005e64 <memset+0x4>

08005e70 <siprintf>:
 8005e70:	b40e      	push	{r1, r2, r3}
 8005e72:	b500      	push	{lr}
 8005e74:	b09c      	sub	sp, #112	; 0x70
 8005e76:	ab1d      	add	r3, sp, #116	; 0x74
 8005e78:	9002      	str	r0, [sp, #8]
 8005e7a:	9006      	str	r0, [sp, #24]
 8005e7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005e80:	4809      	ldr	r0, [pc, #36]	; (8005ea8 <siprintf+0x38>)
 8005e82:	9107      	str	r1, [sp, #28]
 8005e84:	9104      	str	r1, [sp, #16]
 8005e86:	4909      	ldr	r1, [pc, #36]	; (8005eac <siprintf+0x3c>)
 8005e88:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e8c:	9105      	str	r1, [sp, #20]
 8005e8e:	6800      	ldr	r0, [r0, #0]
 8005e90:	9301      	str	r3, [sp, #4]
 8005e92:	a902      	add	r1, sp, #8
 8005e94:	f000 f90e 	bl	80060b4 <_svfiprintf_r>
 8005e98:	9b02      	ldr	r3, [sp, #8]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	701a      	strb	r2, [r3, #0]
 8005e9e:	b01c      	add	sp, #112	; 0x70
 8005ea0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ea4:	b003      	add	sp, #12
 8005ea6:	4770      	bx	lr
 8005ea8:	20000030 	.word	0x20000030
 8005eac:	ffff0208 	.word	0xffff0208

08005eb0 <_strtol_l.isra.0>:
 8005eb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005eb4:	4680      	mov	r8, r0
 8005eb6:	4689      	mov	r9, r1
 8005eb8:	4692      	mov	sl, r2
 8005eba:	461e      	mov	r6, r3
 8005ebc:	460f      	mov	r7, r1
 8005ebe:	463d      	mov	r5, r7
 8005ec0:	9808      	ldr	r0, [sp, #32]
 8005ec2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ec6:	f000 f885 	bl	8005fd4 <__locale_ctype_ptr_l>
 8005eca:	4420      	add	r0, r4
 8005ecc:	7843      	ldrb	r3, [r0, #1]
 8005ece:	f013 0308 	ands.w	r3, r3, #8
 8005ed2:	d132      	bne.n	8005f3a <_strtol_l.isra.0+0x8a>
 8005ed4:	2c2d      	cmp	r4, #45	; 0x2d
 8005ed6:	d132      	bne.n	8005f3e <_strtol_l.isra.0+0x8e>
 8005ed8:	787c      	ldrb	r4, [r7, #1]
 8005eda:	1cbd      	adds	r5, r7, #2
 8005edc:	2201      	movs	r2, #1
 8005ede:	2e00      	cmp	r6, #0
 8005ee0:	d05d      	beq.n	8005f9e <_strtol_l.isra.0+0xee>
 8005ee2:	2e10      	cmp	r6, #16
 8005ee4:	d109      	bne.n	8005efa <_strtol_l.isra.0+0x4a>
 8005ee6:	2c30      	cmp	r4, #48	; 0x30
 8005ee8:	d107      	bne.n	8005efa <_strtol_l.isra.0+0x4a>
 8005eea:	782b      	ldrb	r3, [r5, #0]
 8005eec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005ef0:	2b58      	cmp	r3, #88	; 0x58
 8005ef2:	d14f      	bne.n	8005f94 <_strtol_l.isra.0+0xe4>
 8005ef4:	786c      	ldrb	r4, [r5, #1]
 8005ef6:	2610      	movs	r6, #16
 8005ef8:	3502      	adds	r5, #2
 8005efa:	2a00      	cmp	r2, #0
 8005efc:	bf14      	ite	ne
 8005efe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005f02:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005f06:	2700      	movs	r7, #0
 8005f08:	fbb1 fcf6 	udiv	ip, r1, r6
 8005f0c:	4638      	mov	r0, r7
 8005f0e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8005f12:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005f16:	2b09      	cmp	r3, #9
 8005f18:	d817      	bhi.n	8005f4a <_strtol_l.isra.0+0x9a>
 8005f1a:	461c      	mov	r4, r3
 8005f1c:	42a6      	cmp	r6, r4
 8005f1e:	dd23      	ble.n	8005f68 <_strtol_l.isra.0+0xb8>
 8005f20:	1c7b      	adds	r3, r7, #1
 8005f22:	d007      	beq.n	8005f34 <_strtol_l.isra.0+0x84>
 8005f24:	4584      	cmp	ip, r0
 8005f26:	d31c      	bcc.n	8005f62 <_strtol_l.isra.0+0xb2>
 8005f28:	d101      	bne.n	8005f2e <_strtol_l.isra.0+0x7e>
 8005f2a:	45a6      	cmp	lr, r4
 8005f2c:	db19      	blt.n	8005f62 <_strtol_l.isra.0+0xb2>
 8005f2e:	fb00 4006 	mla	r0, r0, r6, r4
 8005f32:	2701      	movs	r7, #1
 8005f34:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f38:	e7eb      	b.n	8005f12 <_strtol_l.isra.0+0x62>
 8005f3a:	462f      	mov	r7, r5
 8005f3c:	e7bf      	b.n	8005ebe <_strtol_l.isra.0+0xe>
 8005f3e:	2c2b      	cmp	r4, #43	; 0x2b
 8005f40:	bf04      	itt	eq
 8005f42:	1cbd      	addeq	r5, r7, #2
 8005f44:	787c      	ldrbeq	r4, [r7, #1]
 8005f46:	461a      	mov	r2, r3
 8005f48:	e7c9      	b.n	8005ede <_strtol_l.isra.0+0x2e>
 8005f4a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005f4e:	2b19      	cmp	r3, #25
 8005f50:	d801      	bhi.n	8005f56 <_strtol_l.isra.0+0xa6>
 8005f52:	3c37      	subs	r4, #55	; 0x37
 8005f54:	e7e2      	b.n	8005f1c <_strtol_l.isra.0+0x6c>
 8005f56:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005f5a:	2b19      	cmp	r3, #25
 8005f5c:	d804      	bhi.n	8005f68 <_strtol_l.isra.0+0xb8>
 8005f5e:	3c57      	subs	r4, #87	; 0x57
 8005f60:	e7dc      	b.n	8005f1c <_strtol_l.isra.0+0x6c>
 8005f62:	f04f 37ff 	mov.w	r7, #4294967295
 8005f66:	e7e5      	b.n	8005f34 <_strtol_l.isra.0+0x84>
 8005f68:	1c7b      	adds	r3, r7, #1
 8005f6a:	d108      	bne.n	8005f7e <_strtol_l.isra.0+0xce>
 8005f6c:	2322      	movs	r3, #34	; 0x22
 8005f6e:	f8c8 3000 	str.w	r3, [r8]
 8005f72:	4608      	mov	r0, r1
 8005f74:	f1ba 0f00 	cmp.w	sl, #0
 8005f78:	d107      	bne.n	8005f8a <_strtol_l.isra.0+0xda>
 8005f7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f7e:	b102      	cbz	r2, 8005f82 <_strtol_l.isra.0+0xd2>
 8005f80:	4240      	negs	r0, r0
 8005f82:	f1ba 0f00 	cmp.w	sl, #0
 8005f86:	d0f8      	beq.n	8005f7a <_strtol_l.isra.0+0xca>
 8005f88:	b10f      	cbz	r7, 8005f8e <_strtol_l.isra.0+0xde>
 8005f8a:	f105 39ff 	add.w	r9, r5, #4294967295
 8005f8e:	f8ca 9000 	str.w	r9, [sl]
 8005f92:	e7f2      	b.n	8005f7a <_strtol_l.isra.0+0xca>
 8005f94:	2430      	movs	r4, #48	; 0x30
 8005f96:	2e00      	cmp	r6, #0
 8005f98:	d1af      	bne.n	8005efa <_strtol_l.isra.0+0x4a>
 8005f9a:	2608      	movs	r6, #8
 8005f9c:	e7ad      	b.n	8005efa <_strtol_l.isra.0+0x4a>
 8005f9e:	2c30      	cmp	r4, #48	; 0x30
 8005fa0:	d0a3      	beq.n	8005eea <_strtol_l.isra.0+0x3a>
 8005fa2:	260a      	movs	r6, #10
 8005fa4:	e7a9      	b.n	8005efa <_strtol_l.isra.0+0x4a>
	...

08005fa8 <strtol>:
 8005fa8:	4b08      	ldr	r3, [pc, #32]	; (8005fcc <strtol+0x24>)
 8005faa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005fac:	681c      	ldr	r4, [r3, #0]
 8005fae:	4d08      	ldr	r5, [pc, #32]	; (8005fd0 <strtol+0x28>)
 8005fb0:	6a23      	ldr	r3, [r4, #32]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	bf08      	it	eq
 8005fb6:	462b      	moveq	r3, r5
 8005fb8:	9300      	str	r3, [sp, #0]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	460a      	mov	r2, r1
 8005fbe:	4601      	mov	r1, r0
 8005fc0:	4620      	mov	r0, r4
 8005fc2:	f7ff ff75 	bl	8005eb0 <_strtol_l.isra.0>
 8005fc6:	b003      	add	sp, #12
 8005fc8:	bd30      	pop	{r4, r5, pc}
 8005fca:	bf00      	nop
 8005fcc:	20000030 	.word	0x20000030
 8005fd0:	20000094 	.word	0x20000094

08005fd4 <__locale_ctype_ptr_l>:
 8005fd4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8005fd8:	4770      	bx	lr

08005fda <__ascii_mbtowc>:
 8005fda:	b082      	sub	sp, #8
 8005fdc:	b901      	cbnz	r1, 8005fe0 <__ascii_mbtowc+0x6>
 8005fde:	a901      	add	r1, sp, #4
 8005fe0:	b142      	cbz	r2, 8005ff4 <__ascii_mbtowc+0x1a>
 8005fe2:	b14b      	cbz	r3, 8005ff8 <__ascii_mbtowc+0x1e>
 8005fe4:	7813      	ldrb	r3, [r2, #0]
 8005fe6:	600b      	str	r3, [r1, #0]
 8005fe8:	7812      	ldrb	r2, [r2, #0]
 8005fea:	1c10      	adds	r0, r2, #0
 8005fec:	bf18      	it	ne
 8005fee:	2001      	movne	r0, #1
 8005ff0:	b002      	add	sp, #8
 8005ff2:	4770      	bx	lr
 8005ff4:	4610      	mov	r0, r2
 8005ff6:	e7fb      	b.n	8005ff0 <__ascii_mbtowc+0x16>
 8005ff8:	f06f 0001 	mvn.w	r0, #1
 8005ffc:	e7f8      	b.n	8005ff0 <__ascii_mbtowc+0x16>

08005ffe <__ssputs_r>:
 8005ffe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006002:	688e      	ldr	r6, [r1, #8]
 8006004:	429e      	cmp	r6, r3
 8006006:	4682      	mov	sl, r0
 8006008:	460c      	mov	r4, r1
 800600a:	4690      	mov	r8, r2
 800600c:	4699      	mov	r9, r3
 800600e:	d837      	bhi.n	8006080 <__ssputs_r+0x82>
 8006010:	898a      	ldrh	r2, [r1, #12]
 8006012:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006016:	d031      	beq.n	800607c <__ssputs_r+0x7e>
 8006018:	6825      	ldr	r5, [r4, #0]
 800601a:	6909      	ldr	r1, [r1, #16]
 800601c:	1a6f      	subs	r7, r5, r1
 800601e:	6965      	ldr	r5, [r4, #20]
 8006020:	2302      	movs	r3, #2
 8006022:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006026:	fb95 f5f3 	sdiv	r5, r5, r3
 800602a:	f109 0301 	add.w	r3, r9, #1
 800602e:	443b      	add	r3, r7
 8006030:	429d      	cmp	r5, r3
 8006032:	bf38      	it	cc
 8006034:	461d      	movcc	r5, r3
 8006036:	0553      	lsls	r3, r2, #21
 8006038:	d530      	bpl.n	800609c <__ssputs_r+0x9e>
 800603a:	4629      	mov	r1, r5
 800603c:	f000 fb3a 	bl	80066b4 <_malloc_r>
 8006040:	4606      	mov	r6, r0
 8006042:	b950      	cbnz	r0, 800605a <__ssputs_r+0x5c>
 8006044:	230c      	movs	r3, #12
 8006046:	f8ca 3000 	str.w	r3, [sl]
 800604a:	89a3      	ldrh	r3, [r4, #12]
 800604c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006050:	81a3      	strh	r3, [r4, #12]
 8006052:	f04f 30ff 	mov.w	r0, #4294967295
 8006056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800605a:	463a      	mov	r2, r7
 800605c:	6921      	ldr	r1, [r4, #16]
 800605e:	f000 fab6 	bl	80065ce <memcpy>
 8006062:	89a3      	ldrh	r3, [r4, #12]
 8006064:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006068:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800606c:	81a3      	strh	r3, [r4, #12]
 800606e:	6126      	str	r6, [r4, #16]
 8006070:	6165      	str	r5, [r4, #20]
 8006072:	443e      	add	r6, r7
 8006074:	1bed      	subs	r5, r5, r7
 8006076:	6026      	str	r6, [r4, #0]
 8006078:	60a5      	str	r5, [r4, #8]
 800607a:	464e      	mov	r6, r9
 800607c:	454e      	cmp	r6, r9
 800607e:	d900      	bls.n	8006082 <__ssputs_r+0x84>
 8006080:	464e      	mov	r6, r9
 8006082:	4632      	mov	r2, r6
 8006084:	4641      	mov	r1, r8
 8006086:	6820      	ldr	r0, [r4, #0]
 8006088:	f000 faac 	bl	80065e4 <memmove>
 800608c:	68a3      	ldr	r3, [r4, #8]
 800608e:	1b9b      	subs	r3, r3, r6
 8006090:	60a3      	str	r3, [r4, #8]
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	441e      	add	r6, r3
 8006096:	6026      	str	r6, [r4, #0]
 8006098:	2000      	movs	r0, #0
 800609a:	e7dc      	b.n	8006056 <__ssputs_r+0x58>
 800609c:	462a      	mov	r2, r5
 800609e:	f000 fb63 	bl	8006768 <_realloc_r>
 80060a2:	4606      	mov	r6, r0
 80060a4:	2800      	cmp	r0, #0
 80060a6:	d1e2      	bne.n	800606e <__ssputs_r+0x70>
 80060a8:	6921      	ldr	r1, [r4, #16]
 80060aa:	4650      	mov	r0, sl
 80060ac:	f000 fab4 	bl	8006618 <_free_r>
 80060b0:	e7c8      	b.n	8006044 <__ssputs_r+0x46>
	...

080060b4 <_svfiprintf_r>:
 80060b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060b8:	461d      	mov	r5, r3
 80060ba:	898b      	ldrh	r3, [r1, #12]
 80060bc:	061f      	lsls	r7, r3, #24
 80060be:	b09d      	sub	sp, #116	; 0x74
 80060c0:	4680      	mov	r8, r0
 80060c2:	460c      	mov	r4, r1
 80060c4:	4616      	mov	r6, r2
 80060c6:	d50f      	bpl.n	80060e8 <_svfiprintf_r+0x34>
 80060c8:	690b      	ldr	r3, [r1, #16]
 80060ca:	b96b      	cbnz	r3, 80060e8 <_svfiprintf_r+0x34>
 80060cc:	2140      	movs	r1, #64	; 0x40
 80060ce:	f000 faf1 	bl	80066b4 <_malloc_r>
 80060d2:	6020      	str	r0, [r4, #0]
 80060d4:	6120      	str	r0, [r4, #16]
 80060d6:	b928      	cbnz	r0, 80060e4 <_svfiprintf_r+0x30>
 80060d8:	230c      	movs	r3, #12
 80060da:	f8c8 3000 	str.w	r3, [r8]
 80060de:	f04f 30ff 	mov.w	r0, #4294967295
 80060e2:	e0c8      	b.n	8006276 <_svfiprintf_r+0x1c2>
 80060e4:	2340      	movs	r3, #64	; 0x40
 80060e6:	6163      	str	r3, [r4, #20]
 80060e8:	2300      	movs	r3, #0
 80060ea:	9309      	str	r3, [sp, #36]	; 0x24
 80060ec:	2320      	movs	r3, #32
 80060ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80060f2:	2330      	movs	r3, #48	; 0x30
 80060f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80060f8:	9503      	str	r5, [sp, #12]
 80060fa:	f04f 0b01 	mov.w	fp, #1
 80060fe:	4637      	mov	r7, r6
 8006100:	463d      	mov	r5, r7
 8006102:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006106:	b10b      	cbz	r3, 800610c <_svfiprintf_r+0x58>
 8006108:	2b25      	cmp	r3, #37	; 0x25
 800610a:	d13e      	bne.n	800618a <_svfiprintf_r+0xd6>
 800610c:	ebb7 0a06 	subs.w	sl, r7, r6
 8006110:	d00b      	beq.n	800612a <_svfiprintf_r+0x76>
 8006112:	4653      	mov	r3, sl
 8006114:	4632      	mov	r2, r6
 8006116:	4621      	mov	r1, r4
 8006118:	4640      	mov	r0, r8
 800611a:	f7ff ff70 	bl	8005ffe <__ssputs_r>
 800611e:	3001      	adds	r0, #1
 8006120:	f000 80a4 	beq.w	800626c <_svfiprintf_r+0x1b8>
 8006124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006126:	4453      	add	r3, sl
 8006128:	9309      	str	r3, [sp, #36]	; 0x24
 800612a:	783b      	ldrb	r3, [r7, #0]
 800612c:	2b00      	cmp	r3, #0
 800612e:	f000 809d 	beq.w	800626c <_svfiprintf_r+0x1b8>
 8006132:	2300      	movs	r3, #0
 8006134:	f04f 32ff 	mov.w	r2, #4294967295
 8006138:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800613c:	9304      	str	r3, [sp, #16]
 800613e:	9307      	str	r3, [sp, #28]
 8006140:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006144:	931a      	str	r3, [sp, #104]	; 0x68
 8006146:	462f      	mov	r7, r5
 8006148:	2205      	movs	r2, #5
 800614a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800614e:	4850      	ldr	r0, [pc, #320]	; (8006290 <_svfiprintf_r+0x1dc>)
 8006150:	f7fa f846 	bl	80001e0 <memchr>
 8006154:	9b04      	ldr	r3, [sp, #16]
 8006156:	b9d0      	cbnz	r0, 800618e <_svfiprintf_r+0xda>
 8006158:	06d9      	lsls	r1, r3, #27
 800615a:	bf44      	itt	mi
 800615c:	2220      	movmi	r2, #32
 800615e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006162:	071a      	lsls	r2, r3, #28
 8006164:	bf44      	itt	mi
 8006166:	222b      	movmi	r2, #43	; 0x2b
 8006168:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800616c:	782a      	ldrb	r2, [r5, #0]
 800616e:	2a2a      	cmp	r2, #42	; 0x2a
 8006170:	d015      	beq.n	800619e <_svfiprintf_r+0xea>
 8006172:	9a07      	ldr	r2, [sp, #28]
 8006174:	462f      	mov	r7, r5
 8006176:	2000      	movs	r0, #0
 8006178:	250a      	movs	r5, #10
 800617a:	4639      	mov	r1, r7
 800617c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006180:	3b30      	subs	r3, #48	; 0x30
 8006182:	2b09      	cmp	r3, #9
 8006184:	d94d      	bls.n	8006222 <_svfiprintf_r+0x16e>
 8006186:	b1b8      	cbz	r0, 80061b8 <_svfiprintf_r+0x104>
 8006188:	e00f      	b.n	80061aa <_svfiprintf_r+0xf6>
 800618a:	462f      	mov	r7, r5
 800618c:	e7b8      	b.n	8006100 <_svfiprintf_r+0x4c>
 800618e:	4a40      	ldr	r2, [pc, #256]	; (8006290 <_svfiprintf_r+0x1dc>)
 8006190:	1a80      	subs	r0, r0, r2
 8006192:	fa0b f000 	lsl.w	r0, fp, r0
 8006196:	4318      	orrs	r0, r3
 8006198:	9004      	str	r0, [sp, #16]
 800619a:	463d      	mov	r5, r7
 800619c:	e7d3      	b.n	8006146 <_svfiprintf_r+0x92>
 800619e:	9a03      	ldr	r2, [sp, #12]
 80061a0:	1d11      	adds	r1, r2, #4
 80061a2:	6812      	ldr	r2, [r2, #0]
 80061a4:	9103      	str	r1, [sp, #12]
 80061a6:	2a00      	cmp	r2, #0
 80061a8:	db01      	blt.n	80061ae <_svfiprintf_r+0xfa>
 80061aa:	9207      	str	r2, [sp, #28]
 80061ac:	e004      	b.n	80061b8 <_svfiprintf_r+0x104>
 80061ae:	4252      	negs	r2, r2
 80061b0:	f043 0302 	orr.w	r3, r3, #2
 80061b4:	9207      	str	r2, [sp, #28]
 80061b6:	9304      	str	r3, [sp, #16]
 80061b8:	783b      	ldrb	r3, [r7, #0]
 80061ba:	2b2e      	cmp	r3, #46	; 0x2e
 80061bc:	d10c      	bne.n	80061d8 <_svfiprintf_r+0x124>
 80061be:	787b      	ldrb	r3, [r7, #1]
 80061c0:	2b2a      	cmp	r3, #42	; 0x2a
 80061c2:	d133      	bne.n	800622c <_svfiprintf_r+0x178>
 80061c4:	9b03      	ldr	r3, [sp, #12]
 80061c6:	1d1a      	adds	r2, r3, #4
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	9203      	str	r2, [sp, #12]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	bfb8      	it	lt
 80061d0:	f04f 33ff 	movlt.w	r3, #4294967295
 80061d4:	3702      	adds	r7, #2
 80061d6:	9305      	str	r3, [sp, #20]
 80061d8:	4d2e      	ldr	r5, [pc, #184]	; (8006294 <_svfiprintf_r+0x1e0>)
 80061da:	7839      	ldrb	r1, [r7, #0]
 80061dc:	2203      	movs	r2, #3
 80061de:	4628      	mov	r0, r5
 80061e0:	f7f9 fffe 	bl	80001e0 <memchr>
 80061e4:	b138      	cbz	r0, 80061f6 <_svfiprintf_r+0x142>
 80061e6:	2340      	movs	r3, #64	; 0x40
 80061e8:	1b40      	subs	r0, r0, r5
 80061ea:	fa03 f000 	lsl.w	r0, r3, r0
 80061ee:	9b04      	ldr	r3, [sp, #16]
 80061f0:	4303      	orrs	r3, r0
 80061f2:	3701      	adds	r7, #1
 80061f4:	9304      	str	r3, [sp, #16]
 80061f6:	7839      	ldrb	r1, [r7, #0]
 80061f8:	4827      	ldr	r0, [pc, #156]	; (8006298 <_svfiprintf_r+0x1e4>)
 80061fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80061fe:	2206      	movs	r2, #6
 8006200:	1c7e      	adds	r6, r7, #1
 8006202:	f7f9 ffed 	bl	80001e0 <memchr>
 8006206:	2800      	cmp	r0, #0
 8006208:	d038      	beq.n	800627c <_svfiprintf_r+0x1c8>
 800620a:	4b24      	ldr	r3, [pc, #144]	; (800629c <_svfiprintf_r+0x1e8>)
 800620c:	bb13      	cbnz	r3, 8006254 <_svfiprintf_r+0x1a0>
 800620e:	9b03      	ldr	r3, [sp, #12]
 8006210:	3307      	adds	r3, #7
 8006212:	f023 0307 	bic.w	r3, r3, #7
 8006216:	3308      	adds	r3, #8
 8006218:	9303      	str	r3, [sp, #12]
 800621a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800621c:	444b      	add	r3, r9
 800621e:	9309      	str	r3, [sp, #36]	; 0x24
 8006220:	e76d      	b.n	80060fe <_svfiprintf_r+0x4a>
 8006222:	fb05 3202 	mla	r2, r5, r2, r3
 8006226:	2001      	movs	r0, #1
 8006228:	460f      	mov	r7, r1
 800622a:	e7a6      	b.n	800617a <_svfiprintf_r+0xc6>
 800622c:	2300      	movs	r3, #0
 800622e:	3701      	adds	r7, #1
 8006230:	9305      	str	r3, [sp, #20]
 8006232:	4619      	mov	r1, r3
 8006234:	250a      	movs	r5, #10
 8006236:	4638      	mov	r0, r7
 8006238:	f810 2b01 	ldrb.w	r2, [r0], #1
 800623c:	3a30      	subs	r2, #48	; 0x30
 800623e:	2a09      	cmp	r2, #9
 8006240:	d903      	bls.n	800624a <_svfiprintf_r+0x196>
 8006242:	2b00      	cmp	r3, #0
 8006244:	d0c8      	beq.n	80061d8 <_svfiprintf_r+0x124>
 8006246:	9105      	str	r1, [sp, #20]
 8006248:	e7c6      	b.n	80061d8 <_svfiprintf_r+0x124>
 800624a:	fb05 2101 	mla	r1, r5, r1, r2
 800624e:	2301      	movs	r3, #1
 8006250:	4607      	mov	r7, r0
 8006252:	e7f0      	b.n	8006236 <_svfiprintf_r+0x182>
 8006254:	ab03      	add	r3, sp, #12
 8006256:	9300      	str	r3, [sp, #0]
 8006258:	4622      	mov	r2, r4
 800625a:	4b11      	ldr	r3, [pc, #68]	; (80062a0 <_svfiprintf_r+0x1ec>)
 800625c:	a904      	add	r1, sp, #16
 800625e:	4640      	mov	r0, r8
 8006260:	f3af 8000 	nop.w
 8006264:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006268:	4681      	mov	r9, r0
 800626a:	d1d6      	bne.n	800621a <_svfiprintf_r+0x166>
 800626c:	89a3      	ldrh	r3, [r4, #12]
 800626e:	065b      	lsls	r3, r3, #25
 8006270:	f53f af35 	bmi.w	80060de <_svfiprintf_r+0x2a>
 8006274:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006276:	b01d      	add	sp, #116	; 0x74
 8006278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800627c:	ab03      	add	r3, sp, #12
 800627e:	9300      	str	r3, [sp, #0]
 8006280:	4622      	mov	r2, r4
 8006282:	4b07      	ldr	r3, [pc, #28]	; (80062a0 <_svfiprintf_r+0x1ec>)
 8006284:	a904      	add	r1, sp, #16
 8006286:	4640      	mov	r0, r8
 8006288:	f000 f882 	bl	8006390 <_printf_i>
 800628c:	e7ea      	b.n	8006264 <_svfiprintf_r+0x1b0>
 800628e:	bf00      	nop
 8006290:	08008b0e 	.word	0x08008b0e
 8006294:	08008b14 	.word	0x08008b14
 8006298:	08008b18 	.word	0x08008b18
 800629c:	00000000 	.word	0x00000000
 80062a0:	08005fff 	.word	0x08005fff

080062a4 <_printf_common>:
 80062a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062a8:	4691      	mov	r9, r2
 80062aa:	461f      	mov	r7, r3
 80062ac:	688a      	ldr	r2, [r1, #8]
 80062ae:	690b      	ldr	r3, [r1, #16]
 80062b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062b4:	4293      	cmp	r3, r2
 80062b6:	bfb8      	it	lt
 80062b8:	4613      	movlt	r3, r2
 80062ba:	f8c9 3000 	str.w	r3, [r9]
 80062be:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062c2:	4606      	mov	r6, r0
 80062c4:	460c      	mov	r4, r1
 80062c6:	b112      	cbz	r2, 80062ce <_printf_common+0x2a>
 80062c8:	3301      	adds	r3, #1
 80062ca:	f8c9 3000 	str.w	r3, [r9]
 80062ce:	6823      	ldr	r3, [r4, #0]
 80062d0:	0699      	lsls	r1, r3, #26
 80062d2:	bf42      	ittt	mi
 80062d4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80062d8:	3302      	addmi	r3, #2
 80062da:	f8c9 3000 	strmi.w	r3, [r9]
 80062de:	6825      	ldr	r5, [r4, #0]
 80062e0:	f015 0506 	ands.w	r5, r5, #6
 80062e4:	d107      	bne.n	80062f6 <_printf_common+0x52>
 80062e6:	f104 0a19 	add.w	sl, r4, #25
 80062ea:	68e3      	ldr	r3, [r4, #12]
 80062ec:	f8d9 2000 	ldr.w	r2, [r9]
 80062f0:	1a9b      	subs	r3, r3, r2
 80062f2:	42ab      	cmp	r3, r5
 80062f4:	dc28      	bgt.n	8006348 <_printf_common+0xa4>
 80062f6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80062fa:	6822      	ldr	r2, [r4, #0]
 80062fc:	3300      	adds	r3, #0
 80062fe:	bf18      	it	ne
 8006300:	2301      	movne	r3, #1
 8006302:	0692      	lsls	r2, r2, #26
 8006304:	d42d      	bmi.n	8006362 <_printf_common+0xbe>
 8006306:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800630a:	4639      	mov	r1, r7
 800630c:	4630      	mov	r0, r6
 800630e:	47c0      	blx	r8
 8006310:	3001      	adds	r0, #1
 8006312:	d020      	beq.n	8006356 <_printf_common+0xb2>
 8006314:	6823      	ldr	r3, [r4, #0]
 8006316:	68e5      	ldr	r5, [r4, #12]
 8006318:	f8d9 2000 	ldr.w	r2, [r9]
 800631c:	f003 0306 	and.w	r3, r3, #6
 8006320:	2b04      	cmp	r3, #4
 8006322:	bf08      	it	eq
 8006324:	1aad      	subeq	r5, r5, r2
 8006326:	68a3      	ldr	r3, [r4, #8]
 8006328:	6922      	ldr	r2, [r4, #16]
 800632a:	bf0c      	ite	eq
 800632c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006330:	2500      	movne	r5, #0
 8006332:	4293      	cmp	r3, r2
 8006334:	bfc4      	itt	gt
 8006336:	1a9b      	subgt	r3, r3, r2
 8006338:	18ed      	addgt	r5, r5, r3
 800633a:	f04f 0900 	mov.w	r9, #0
 800633e:	341a      	adds	r4, #26
 8006340:	454d      	cmp	r5, r9
 8006342:	d11a      	bne.n	800637a <_printf_common+0xd6>
 8006344:	2000      	movs	r0, #0
 8006346:	e008      	b.n	800635a <_printf_common+0xb6>
 8006348:	2301      	movs	r3, #1
 800634a:	4652      	mov	r2, sl
 800634c:	4639      	mov	r1, r7
 800634e:	4630      	mov	r0, r6
 8006350:	47c0      	blx	r8
 8006352:	3001      	adds	r0, #1
 8006354:	d103      	bne.n	800635e <_printf_common+0xba>
 8006356:	f04f 30ff 	mov.w	r0, #4294967295
 800635a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800635e:	3501      	adds	r5, #1
 8006360:	e7c3      	b.n	80062ea <_printf_common+0x46>
 8006362:	18e1      	adds	r1, r4, r3
 8006364:	1c5a      	adds	r2, r3, #1
 8006366:	2030      	movs	r0, #48	; 0x30
 8006368:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800636c:	4422      	add	r2, r4
 800636e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006372:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006376:	3302      	adds	r3, #2
 8006378:	e7c5      	b.n	8006306 <_printf_common+0x62>
 800637a:	2301      	movs	r3, #1
 800637c:	4622      	mov	r2, r4
 800637e:	4639      	mov	r1, r7
 8006380:	4630      	mov	r0, r6
 8006382:	47c0      	blx	r8
 8006384:	3001      	adds	r0, #1
 8006386:	d0e6      	beq.n	8006356 <_printf_common+0xb2>
 8006388:	f109 0901 	add.w	r9, r9, #1
 800638c:	e7d8      	b.n	8006340 <_printf_common+0x9c>
	...

08006390 <_printf_i>:
 8006390:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006394:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006398:	460c      	mov	r4, r1
 800639a:	7e09      	ldrb	r1, [r1, #24]
 800639c:	b085      	sub	sp, #20
 800639e:	296e      	cmp	r1, #110	; 0x6e
 80063a0:	4617      	mov	r7, r2
 80063a2:	4606      	mov	r6, r0
 80063a4:	4698      	mov	r8, r3
 80063a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80063a8:	f000 80b3 	beq.w	8006512 <_printf_i+0x182>
 80063ac:	d822      	bhi.n	80063f4 <_printf_i+0x64>
 80063ae:	2963      	cmp	r1, #99	; 0x63
 80063b0:	d036      	beq.n	8006420 <_printf_i+0x90>
 80063b2:	d80a      	bhi.n	80063ca <_printf_i+0x3a>
 80063b4:	2900      	cmp	r1, #0
 80063b6:	f000 80b9 	beq.w	800652c <_printf_i+0x19c>
 80063ba:	2958      	cmp	r1, #88	; 0x58
 80063bc:	f000 8083 	beq.w	80064c6 <_printf_i+0x136>
 80063c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063c4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80063c8:	e032      	b.n	8006430 <_printf_i+0xa0>
 80063ca:	2964      	cmp	r1, #100	; 0x64
 80063cc:	d001      	beq.n	80063d2 <_printf_i+0x42>
 80063ce:	2969      	cmp	r1, #105	; 0x69
 80063d0:	d1f6      	bne.n	80063c0 <_printf_i+0x30>
 80063d2:	6820      	ldr	r0, [r4, #0]
 80063d4:	6813      	ldr	r3, [r2, #0]
 80063d6:	0605      	lsls	r5, r0, #24
 80063d8:	f103 0104 	add.w	r1, r3, #4
 80063dc:	d52a      	bpl.n	8006434 <_printf_i+0xa4>
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6011      	str	r1, [r2, #0]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	da03      	bge.n	80063ee <_printf_i+0x5e>
 80063e6:	222d      	movs	r2, #45	; 0x2d
 80063e8:	425b      	negs	r3, r3
 80063ea:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80063ee:	486f      	ldr	r0, [pc, #444]	; (80065ac <_printf_i+0x21c>)
 80063f0:	220a      	movs	r2, #10
 80063f2:	e039      	b.n	8006468 <_printf_i+0xd8>
 80063f4:	2973      	cmp	r1, #115	; 0x73
 80063f6:	f000 809d 	beq.w	8006534 <_printf_i+0x1a4>
 80063fa:	d808      	bhi.n	800640e <_printf_i+0x7e>
 80063fc:	296f      	cmp	r1, #111	; 0x6f
 80063fe:	d020      	beq.n	8006442 <_printf_i+0xb2>
 8006400:	2970      	cmp	r1, #112	; 0x70
 8006402:	d1dd      	bne.n	80063c0 <_printf_i+0x30>
 8006404:	6823      	ldr	r3, [r4, #0]
 8006406:	f043 0320 	orr.w	r3, r3, #32
 800640a:	6023      	str	r3, [r4, #0]
 800640c:	e003      	b.n	8006416 <_printf_i+0x86>
 800640e:	2975      	cmp	r1, #117	; 0x75
 8006410:	d017      	beq.n	8006442 <_printf_i+0xb2>
 8006412:	2978      	cmp	r1, #120	; 0x78
 8006414:	d1d4      	bne.n	80063c0 <_printf_i+0x30>
 8006416:	2378      	movs	r3, #120	; 0x78
 8006418:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800641c:	4864      	ldr	r0, [pc, #400]	; (80065b0 <_printf_i+0x220>)
 800641e:	e055      	b.n	80064cc <_printf_i+0x13c>
 8006420:	6813      	ldr	r3, [r2, #0]
 8006422:	1d19      	adds	r1, r3, #4
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	6011      	str	r1, [r2, #0]
 8006428:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800642c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006430:	2301      	movs	r3, #1
 8006432:	e08c      	b.n	800654e <_printf_i+0x1be>
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	6011      	str	r1, [r2, #0]
 8006438:	f010 0f40 	tst.w	r0, #64	; 0x40
 800643c:	bf18      	it	ne
 800643e:	b21b      	sxthne	r3, r3
 8006440:	e7cf      	b.n	80063e2 <_printf_i+0x52>
 8006442:	6813      	ldr	r3, [r2, #0]
 8006444:	6825      	ldr	r5, [r4, #0]
 8006446:	1d18      	adds	r0, r3, #4
 8006448:	6010      	str	r0, [r2, #0]
 800644a:	0628      	lsls	r0, r5, #24
 800644c:	d501      	bpl.n	8006452 <_printf_i+0xc2>
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	e002      	b.n	8006458 <_printf_i+0xc8>
 8006452:	0668      	lsls	r0, r5, #25
 8006454:	d5fb      	bpl.n	800644e <_printf_i+0xbe>
 8006456:	881b      	ldrh	r3, [r3, #0]
 8006458:	4854      	ldr	r0, [pc, #336]	; (80065ac <_printf_i+0x21c>)
 800645a:	296f      	cmp	r1, #111	; 0x6f
 800645c:	bf14      	ite	ne
 800645e:	220a      	movne	r2, #10
 8006460:	2208      	moveq	r2, #8
 8006462:	2100      	movs	r1, #0
 8006464:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006468:	6865      	ldr	r5, [r4, #4]
 800646a:	60a5      	str	r5, [r4, #8]
 800646c:	2d00      	cmp	r5, #0
 800646e:	f2c0 8095 	blt.w	800659c <_printf_i+0x20c>
 8006472:	6821      	ldr	r1, [r4, #0]
 8006474:	f021 0104 	bic.w	r1, r1, #4
 8006478:	6021      	str	r1, [r4, #0]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d13d      	bne.n	80064fa <_printf_i+0x16a>
 800647e:	2d00      	cmp	r5, #0
 8006480:	f040 808e 	bne.w	80065a0 <_printf_i+0x210>
 8006484:	4665      	mov	r5, ip
 8006486:	2a08      	cmp	r2, #8
 8006488:	d10b      	bne.n	80064a2 <_printf_i+0x112>
 800648a:	6823      	ldr	r3, [r4, #0]
 800648c:	07db      	lsls	r3, r3, #31
 800648e:	d508      	bpl.n	80064a2 <_printf_i+0x112>
 8006490:	6923      	ldr	r3, [r4, #16]
 8006492:	6862      	ldr	r2, [r4, #4]
 8006494:	429a      	cmp	r2, r3
 8006496:	bfde      	ittt	le
 8006498:	2330      	movle	r3, #48	; 0x30
 800649a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800649e:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064a2:	ebac 0305 	sub.w	r3, ip, r5
 80064a6:	6123      	str	r3, [r4, #16]
 80064a8:	f8cd 8000 	str.w	r8, [sp]
 80064ac:	463b      	mov	r3, r7
 80064ae:	aa03      	add	r2, sp, #12
 80064b0:	4621      	mov	r1, r4
 80064b2:	4630      	mov	r0, r6
 80064b4:	f7ff fef6 	bl	80062a4 <_printf_common>
 80064b8:	3001      	adds	r0, #1
 80064ba:	d14d      	bne.n	8006558 <_printf_i+0x1c8>
 80064bc:	f04f 30ff 	mov.w	r0, #4294967295
 80064c0:	b005      	add	sp, #20
 80064c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064c6:	4839      	ldr	r0, [pc, #228]	; (80065ac <_printf_i+0x21c>)
 80064c8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80064cc:	6813      	ldr	r3, [r2, #0]
 80064ce:	6821      	ldr	r1, [r4, #0]
 80064d0:	1d1d      	adds	r5, r3, #4
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	6015      	str	r5, [r2, #0]
 80064d6:	060a      	lsls	r2, r1, #24
 80064d8:	d50b      	bpl.n	80064f2 <_printf_i+0x162>
 80064da:	07ca      	lsls	r2, r1, #31
 80064dc:	bf44      	itt	mi
 80064de:	f041 0120 	orrmi.w	r1, r1, #32
 80064e2:	6021      	strmi	r1, [r4, #0]
 80064e4:	b91b      	cbnz	r3, 80064ee <_printf_i+0x15e>
 80064e6:	6822      	ldr	r2, [r4, #0]
 80064e8:	f022 0220 	bic.w	r2, r2, #32
 80064ec:	6022      	str	r2, [r4, #0]
 80064ee:	2210      	movs	r2, #16
 80064f0:	e7b7      	b.n	8006462 <_printf_i+0xd2>
 80064f2:	064d      	lsls	r5, r1, #25
 80064f4:	bf48      	it	mi
 80064f6:	b29b      	uxthmi	r3, r3
 80064f8:	e7ef      	b.n	80064da <_printf_i+0x14a>
 80064fa:	4665      	mov	r5, ip
 80064fc:	fbb3 f1f2 	udiv	r1, r3, r2
 8006500:	fb02 3311 	mls	r3, r2, r1, r3
 8006504:	5cc3      	ldrb	r3, [r0, r3]
 8006506:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800650a:	460b      	mov	r3, r1
 800650c:	2900      	cmp	r1, #0
 800650e:	d1f5      	bne.n	80064fc <_printf_i+0x16c>
 8006510:	e7b9      	b.n	8006486 <_printf_i+0xf6>
 8006512:	6813      	ldr	r3, [r2, #0]
 8006514:	6825      	ldr	r5, [r4, #0]
 8006516:	6961      	ldr	r1, [r4, #20]
 8006518:	1d18      	adds	r0, r3, #4
 800651a:	6010      	str	r0, [r2, #0]
 800651c:	0628      	lsls	r0, r5, #24
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	d501      	bpl.n	8006526 <_printf_i+0x196>
 8006522:	6019      	str	r1, [r3, #0]
 8006524:	e002      	b.n	800652c <_printf_i+0x19c>
 8006526:	066a      	lsls	r2, r5, #25
 8006528:	d5fb      	bpl.n	8006522 <_printf_i+0x192>
 800652a:	8019      	strh	r1, [r3, #0]
 800652c:	2300      	movs	r3, #0
 800652e:	6123      	str	r3, [r4, #16]
 8006530:	4665      	mov	r5, ip
 8006532:	e7b9      	b.n	80064a8 <_printf_i+0x118>
 8006534:	6813      	ldr	r3, [r2, #0]
 8006536:	1d19      	adds	r1, r3, #4
 8006538:	6011      	str	r1, [r2, #0]
 800653a:	681d      	ldr	r5, [r3, #0]
 800653c:	6862      	ldr	r2, [r4, #4]
 800653e:	2100      	movs	r1, #0
 8006540:	4628      	mov	r0, r5
 8006542:	f7f9 fe4d 	bl	80001e0 <memchr>
 8006546:	b108      	cbz	r0, 800654c <_printf_i+0x1bc>
 8006548:	1b40      	subs	r0, r0, r5
 800654a:	6060      	str	r0, [r4, #4]
 800654c:	6863      	ldr	r3, [r4, #4]
 800654e:	6123      	str	r3, [r4, #16]
 8006550:	2300      	movs	r3, #0
 8006552:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006556:	e7a7      	b.n	80064a8 <_printf_i+0x118>
 8006558:	6923      	ldr	r3, [r4, #16]
 800655a:	462a      	mov	r2, r5
 800655c:	4639      	mov	r1, r7
 800655e:	4630      	mov	r0, r6
 8006560:	47c0      	blx	r8
 8006562:	3001      	adds	r0, #1
 8006564:	d0aa      	beq.n	80064bc <_printf_i+0x12c>
 8006566:	6823      	ldr	r3, [r4, #0]
 8006568:	079b      	lsls	r3, r3, #30
 800656a:	d413      	bmi.n	8006594 <_printf_i+0x204>
 800656c:	68e0      	ldr	r0, [r4, #12]
 800656e:	9b03      	ldr	r3, [sp, #12]
 8006570:	4298      	cmp	r0, r3
 8006572:	bfb8      	it	lt
 8006574:	4618      	movlt	r0, r3
 8006576:	e7a3      	b.n	80064c0 <_printf_i+0x130>
 8006578:	2301      	movs	r3, #1
 800657a:	464a      	mov	r2, r9
 800657c:	4639      	mov	r1, r7
 800657e:	4630      	mov	r0, r6
 8006580:	47c0      	blx	r8
 8006582:	3001      	adds	r0, #1
 8006584:	d09a      	beq.n	80064bc <_printf_i+0x12c>
 8006586:	3501      	adds	r5, #1
 8006588:	68e3      	ldr	r3, [r4, #12]
 800658a:	9a03      	ldr	r2, [sp, #12]
 800658c:	1a9b      	subs	r3, r3, r2
 800658e:	42ab      	cmp	r3, r5
 8006590:	dcf2      	bgt.n	8006578 <_printf_i+0x1e8>
 8006592:	e7eb      	b.n	800656c <_printf_i+0x1dc>
 8006594:	2500      	movs	r5, #0
 8006596:	f104 0919 	add.w	r9, r4, #25
 800659a:	e7f5      	b.n	8006588 <_printf_i+0x1f8>
 800659c:	2b00      	cmp	r3, #0
 800659e:	d1ac      	bne.n	80064fa <_printf_i+0x16a>
 80065a0:	7803      	ldrb	r3, [r0, #0]
 80065a2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065aa:	e76c      	b.n	8006486 <_printf_i+0xf6>
 80065ac:	08008b1f 	.word	0x08008b1f
 80065b0:	08008b30 	.word	0x08008b30

080065b4 <__ascii_wctomb>:
 80065b4:	b149      	cbz	r1, 80065ca <__ascii_wctomb+0x16>
 80065b6:	2aff      	cmp	r2, #255	; 0xff
 80065b8:	bf85      	ittet	hi
 80065ba:	238a      	movhi	r3, #138	; 0x8a
 80065bc:	6003      	strhi	r3, [r0, #0]
 80065be:	700a      	strbls	r2, [r1, #0]
 80065c0:	f04f 30ff 	movhi.w	r0, #4294967295
 80065c4:	bf98      	it	ls
 80065c6:	2001      	movls	r0, #1
 80065c8:	4770      	bx	lr
 80065ca:	4608      	mov	r0, r1
 80065cc:	4770      	bx	lr

080065ce <memcpy>:
 80065ce:	b510      	push	{r4, lr}
 80065d0:	1e43      	subs	r3, r0, #1
 80065d2:	440a      	add	r2, r1
 80065d4:	4291      	cmp	r1, r2
 80065d6:	d100      	bne.n	80065da <memcpy+0xc>
 80065d8:	bd10      	pop	{r4, pc}
 80065da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065e2:	e7f7      	b.n	80065d4 <memcpy+0x6>

080065e4 <memmove>:
 80065e4:	4288      	cmp	r0, r1
 80065e6:	b510      	push	{r4, lr}
 80065e8:	eb01 0302 	add.w	r3, r1, r2
 80065ec:	d807      	bhi.n	80065fe <memmove+0x1a>
 80065ee:	1e42      	subs	r2, r0, #1
 80065f0:	4299      	cmp	r1, r3
 80065f2:	d00a      	beq.n	800660a <memmove+0x26>
 80065f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065f8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80065fc:	e7f8      	b.n	80065f0 <memmove+0xc>
 80065fe:	4283      	cmp	r3, r0
 8006600:	d9f5      	bls.n	80065ee <memmove+0xa>
 8006602:	1881      	adds	r1, r0, r2
 8006604:	1ad2      	subs	r2, r2, r3
 8006606:	42d3      	cmn	r3, r2
 8006608:	d100      	bne.n	800660c <memmove+0x28>
 800660a:	bd10      	pop	{r4, pc}
 800660c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006610:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006614:	e7f7      	b.n	8006606 <memmove+0x22>
	...

08006618 <_free_r>:
 8006618:	b538      	push	{r3, r4, r5, lr}
 800661a:	4605      	mov	r5, r0
 800661c:	2900      	cmp	r1, #0
 800661e:	d045      	beq.n	80066ac <_free_r+0x94>
 8006620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006624:	1f0c      	subs	r4, r1, #4
 8006626:	2b00      	cmp	r3, #0
 8006628:	bfb8      	it	lt
 800662a:	18e4      	addlt	r4, r4, r3
 800662c:	f000 f8d2 	bl	80067d4 <__malloc_lock>
 8006630:	4a1f      	ldr	r2, [pc, #124]	; (80066b0 <_free_r+0x98>)
 8006632:	6813      	ldr	r3, [r2, #0]
 8006634:	4610      	mov	r0, r2
 8006636:	b933      	cbnz	r3, 8006646 <_free_r+0x2e>
 8006638:	6063      	str	r3, [r4, #4]
 800663a:	6014      	str	r4, [r2, #0]
 800663c:	4628      	mov	r0, r5
 800663e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006642:	f000 b8c8 	b.w	80067d6 <__malloc_unlock>
 8006646:	42a3      	cmp	r3, r4
 8006648:	d90c      	bls.n	8006664 <_free_r+0x4c>
 800664a:	6821      	ldr	r1, [r4, #0]
 800664c:	1862      	adds	r2, r4, r1
 800664e:	4293      	cmp	r3, r2
 8006650:	bf04      	itt	eq
 8006652:	681a      	ldreq	r2, [r3, #0]
 8006654:	685b      	ldreq	r3, [r3, #4]
 8006656:	6063      	str	r3, [r4, #4]
 8006658:	bf04      	itt	eq
 800665a:	1852      	addeq	r2, r2, r1
 800665c:	6022      	streq	r2, [r4, #0]
 800665e:	6004      	str	r4, [r0, #0]
 8006660:	e7ec      	b.n	800663c <_free_r+0x24>
 8006662:	4613      	mov	r3, r2
 8006664:	685a      	ldr	r2, [r3, #4]
 8006666:	b10a      	cbz	r2, 800666c <_free_r+0x54>
 8006668:	42a2      	cmp	r2, r4
 800666a:	d9fa      	bls.n	8006662 <_free_r+0x4a>
 800666c:	6819      	ldr	r1, [r3, #0]
 800666e:	1858      	adds	r0, r3, r1
 8006670:	42a0      	cmp	r0, r4
 8006672:	d10b      	bne.n	800668c <_free_r+0x74>
 8006674:	6820      	ldr	r0, [r4, #0]
 8006676:	4401      	add	r1, r0
 8006678:	1858      	adds	r0, r3, r1
 800667a:	4282      	cmp	r2, r0
 800667c:	6019      	str	r1, [r3, #0]
 800667e:	d1dd      	bne.n	800663c <_free_r+0x24>
 8006680:	6810      	ldr	r0, [r2, #0]
 8006682:	6852      	ldr	r2, [r2, #4]
 8006684:	605a      	str	r2, [r3, #4]
 8006686:	4401      	add	r1, r0
 8006688:	6019      	str	r1, [r3, #0]
 800668a:	e7d7      	b.n	800663c <_free_r+0x24>
 800668c:	d902      	bls.n	8006694 <_free_r+0x7c>
 800668e:	230c      	movs	r3, #12
 8006690:	602b      	str	r3, [r5, #0]
 8006692:	e7d3      	b.n	800663c <_free_r+0x24>
 8006694:	6820      	ldr	r0, [r4, #0]
 8006696:	1821      	adds	r1, r4, r0
 8006698:	428a      	cmp	r2, r1
 800669a:	bf04      	itt	eq
 800669c:	6811      	ldreq	r1, [r2, #0]
 800669e:	6852      	ldreq	r2, [r2, #4]
 80066a0:	6062      	str	r2, [r4, #4]
 80066a2:	bf04      	itt	eq
 80066a4:	1809      	addeq	r1, r1, r0
 80066a6:	6021      	streq	r1, [r4, #0]
 80066a8:	605c      	str	r4, [r3, #4]
 80066aa:	e7c7      	b.n	800663c <_free_r+0x24>
 80066ac:	bd38      	pop	{r3, r4, r5, pc}
 80066ae:	bf00      	nop
 80066b0:	20000238 	.word	0x20000238

080066b4 <_malloc_r>:
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	1ccd      	adds	r5, r1, #3
 80066b8:	f025 0503 	bic.w	r5, r5, #3
 80066bc:	3508      	adds	r5, #8
 80066be:	2d0c      	cmp	r5, #12
 80066c0:	bf38      	it	cc
 80066c2:	250c      	movcc	r5, #12
 80066c4:	2d00      	cmp	r5, #0
 80066c6:	4606      	mov	r6, r0
 80066c8:	db01      	blt.n	80066ce <_malloc_r+0x1a>
 80066ca:	42a9      	cmp	r1, r5
 80066cc:	d903      	bls.n	80066d6 <_malloc_r+0x22>
 80066ce:	230c      	movs	r3, #12
 80066d0:	6033      	str	r3, [r6, #0]
 80066d2:	2000      	movs	r0, #0
 80066d4:	bd70      	pop	{r4, r5, r6, pc}
 80066d6:	f000 f87d 	bl	80067d4 <__malloc_lock>
 80066da:	4a21      	ldr	r2, [pc, #132]	; (8006760 <_malloc_r+0xac>)
 80066dc:	6814      	ldr	r4, [r2, #0]
 80066de:	4621      	mov	r1, r4
 80066e0:	b991      	cbnz	r1, 8006708 <_malloc_r+0x54>
 80066e2:	4c20      	ldr	r4, [pc, #128]	; (8006764 <_malloc_r+0xb0>)
 80066e4:	6823      	ldr	r3, [r4, #0]
 80066e6:	b91b      	cbnz	r3, 80066f0 <_malloc_r+0x3c>
 80066e8:	4630      	mov	r0, r6
 80066ea:	f000 f863 	bl	80067b4 <_sbrk_r>
 80066ee:	6020      	str	r0, [r4, #0]
 80066f0:	4629      	mov	r1, r5
 80066f2:	4630      	mov	r0, r6
 80066f4:	f000 f85e 	bl	80067b4 <_sbrk_r>
 80066f8:	1c43      	adds	r3, r0, #1
 80066fa:	d124      	bne.n	8006746 <_malloc_r+0x92>
 80066fc:	230c      	movs	r3, #12
 80066fe:	6033      	str	r3, [r6, #0]
 8006700:	4630      	mov	r0, r6
 8006702:	f000 f868 	bl	80067d6 <__malloc_unlock>
 8006706:	e7e4      	b.n	80066d2 <_malloc_r+0x1e>
 8006708:	680b      	ldr	r3, [r1, #0]
 800670a:	1b5b      	subs	r3, r3, r5
 800670c:	d418      	bmi.n	8006740 <_malloc_r+0x8c>
 800670e:	2b0b      	cmp	r3, #11
 8006710:	d90f      	bls.n	8006732 <_malloc_r+0x7e>
 8006712:	600b      	str	r3, [r1, #0]
 8006714:	50cd      	str	r5, [r1, r3]
 8006716:	18cc      	adds	r4, r1, r3
 8006718:	4630      	mov	r0, r6
 800671a:	f000 f85c 	bl	80067d6 <__malloc_unlock>
 800671e:	f104 000b 	add.w	r0, r4, #11
 8006722:	1d23      	adds	r3, r4, #4
 8006724:	f020 0007 	bic.w	r0, r0, #7
 8006728:	1ac3      	subs	r3, r0, r3
 800672a:	d0d3      	beq.n	80066d4 <_malloc_r+0x20>
 800672c:	425a      	negs	r2, r3
 800672e:	50e2      	str	r2, [r4, r3]
 8006730:	e7d0      	b.n	80066d4 <_malloc_r+0x20>
 8006732:	428c      	cmp	r4, r1
 8006734:	684b      	ldr	r3, [r1, #4]
 8006736:	bf16      	itet	ne
 8006738:	6063      	strne	r3, [r4, #4]
 800673a:	6013      	streq	r3, [r2, #0]
 800673c:	460c      	movne	r4, r1
 800673e:	e7eb      	b.n	8006718 <_malloc_r+0x64>
 8006740:	460c      	mov	r4, r1
 8006742:	6849      	ldr	r1, [r1, #4]
 8006744:	e7cc      	b.n	80066e0 <_malloc_r+0x2c>
 8006746:	1cc4      	adds	r4, r0, #3
 8006748:	f024 0403 	bic.w	r4, r4, #3
 800674c:	42a0      	cmp	r0, r4
 800674e:	d005      	beq.n	800675c <_malloc_r+0xa8>
 8006750:	1a21      	subs	r1, r4, r0
 8006752:	4630      	mov	r0, r6
 8006754:	f000 f82e 	bl	80067b4 <_sbrk_r>
 8006758:	3001      	adds	r0, #1
 800675a:	d0cf      	beq.n	80066fc <_malloc_r+0x48>
 800675c:	6025      	str	r5, [r4, #0]
 800675e:	e7db      	b.n	8006718 <_malloc_r+0x64>
 8006760:	20000238 	.word	0x20000238
 8006764:	2000023c 	.word	0x2000023c

08006768 <_realloc_r>:
 8006768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676a:	4607      	mov	r7, r0
 800676c:	4614      	mov	r4, r2
 800676e:	460e      	mov	r6, r1
 8006770:	b921      	cbnz	r1, 800677c <_realloc_r+0x14>
 8006772:	4611      	mov	r1, r2
 8006774:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006778:	f7ff bf9c 	b.w	80066b4 <_malloc_r>
 800677c:	b922      	cbnz	r2, 8006788 <_realloc_r+0x20>
 800677e:	f7ff ff4b 	bl	8006618 <_free_r>
 8006782:	4625      	mov	r5, r4
 8006784:	4628      	mov	r0, r5
 8006786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006788:	f000 f826 	bl	80067d8 <_malloc_usable_size_r>
 800678c:	42a0      	cmp	r0, r4
 800678e:	d20f      	bcs.n	80067b0 <_realloc_r+0x48>
 8006790:	4621      	mov	r1, r4
 8006792:	4638      	mov	r0, r7
 8006794:	f7ff ff8e 	bl	80066b4 <_malloc_r>
 8006798:	4605      	mov	r5, r0
 800679a:	2800      	cmp	r0, #0
 800679c:	d0f2      	beq.n	8006784 <_realloc_r+0x1c>
 800679e:	4631      	mov	r1, r6
 80067a0:	4622      	mov	r2, r4
 80067a2:	f7ff ff14 	bl	80065ce <memcpy>
 80067a6:	4631      	mov	r1, r6
 80067a8:	4638      	mov	r0, r7
 80067aa:	f7ff ff35 	bl	8006618 <_free_r>
 80067ae:	e7e9      	b.n	8006784 <_realloc_r+0x1c>
 80067b0:	4635      	mov	r5, r6
 80067b2:	e7e7      	b.n	8006784 <_realloc_r+0x1c>

080067b4 <_sbrk_r>:
 80067b4:	b538      	push	{r3, r4, r5, lr}
 80067b6:	4c06      	ldr	r4, [pc, #24]	; (80067d0 <_sbrk_r+0x1c>)
 80067b8:	2300      	movs	r3, #0
 80067ba:	4605      	mov	r5, r0
 80067bc:	4608      	mov	r0, r1
 80067be:	6023      	str	r3, [r4, #0]
 80067c0:	f7fc fc86 	bl	80030d0 <_sbrk>
 80067c4:	1c43      	adds	r3, r0, #1
 80067c6:	d102      	bne.n	80067ce <_sbrk_r+0x1a>
 80067c8:	6823      	ldr	r3, [r4, #0]
 80067ca:	b103      	cbz	r3, 80067ce <_sbrk_r+0x1a>
 80067cc:	602b      	str	r3, [r5, #0]
 80067ce:	bd38      	pop	{r3, r4, r5, pc}
 80067d0:	20000454 	.word	0x20000454

080067d4 <__malloc_lock>:
 80067d4:	4770      	bx	lr

080067d6 <__malloc_unlock>:
 80067d6:	4770      	bx	lr

080067d8 <_malloc_usable_size_r>:
 80067d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067dc:	1f18      	subs	r0, r3, #4
 80067de:	2b00      	cmp	r3, #0
 80067e0:	bfbc      	itt	lt
 80067e2:	580b      	ldrlt	r3, [r1, r0]
 80067e4:	18c0      	addlt	r0, r0, r3
 80067e6:	4770      	bx	lr

080067e8 <atanf>:
 80067e8:	b538      	push	{r3, r4, r5, lr}
 80067ea:	ee10 5a10 	vmov	r5, s0
 80067ee:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80067f2:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80067f6:	eef0 7a40 	vmov.f32	s15, s0
 80067fa:	db10      	blt.n	800681e <atanf+0x36>
 80067fc:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8006800:	dd04      	ble.n	800680c <atanf+0x24>
 8006802:	ee70 7a00 	vadd.f32	s15, s0, s0
 8006806:	eeb0 0a67 	vmov.f32	s0, s15
 800680a:	bd38      	pop	{r3, r4, r5, pc}
 800680c:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8006944 <atanf+0x15c>
 8006810:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8006948 <atanf+0x160>
 8006814:	2d00      	cmp	r5, #0
 8006816:	bfd8      	it	le
 8006818:	eef0 7a47 	vmovle.f32	s15, s14
 800681c:	e7f3      	b.n	8006806 <atanf+0x1e>
 800681e:	4b4b      	ldr	r3, [pc, #300]	; (800694c <atanf+0x164>)
 8006820:	429c      	cmp	r4, r3
 8006822:	dc10      	bgt.n	8006846 <atanf+0x5e>
 8006824:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8006828:	da0a      	bge.n	8006840 <atanf+0x58>
 800682a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8006950 <atanf+0x168>
 800682e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8006832:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006836:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800683a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800683e:	dce2      	bgt.n	8006806 <atanf+0x1e>
 8006840:	f04f 33ff 	mov.w	r3, #4294967295
 8006844:	e013      	b.n	800686e <atanf+0x86>
 8006846:	f000 f8e3 	bl	8006a10 <fabsf>
 800684a:	4b42      	ldr	r3, [pc, #264]	; (8006954 <atanf+0x16c>)
 800684c:	429c      	cmp	r4, r3
 800684e:	dc4f      	bgt.n	80068f0 <atanf+0x108>
 8006850:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8006854:	429c      	cmp	r4, r3
 8006856:	dc41      	bgt.n	80068dc <atanf+0xf4>
 8006858:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800685c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006860:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006864:	2300      	movs	r3, #0
 8006866:	ee30 0a27 	vadd.f32	s0, s0, s15
 800686a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800686e:	1c5a      	adds	r2, r3, #1
 8006870:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8006874:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8006958 <atanf+0x170>
 8006878:	eddf 5a38 	vldr	s11, [pc, #224]	; 800695c <atanf+0x174>
 800687c:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8006960 <atanf+0x178>
 8006880:	ee66 6a06 	vmul.f32	s13, s12, s12
 8006884:	eee6 5a87 	vfma.f32	s11, s13, s14
 8006888:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8006964 <atanf+0x17c>
 800688c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8006890:	eddf 5a35 	vldr	s11, [pc, #212]	; 8006968 <atanf+0x180>
 8006894:	eee7 5a26 	vfma.f32	s11, s14, s13
 8006898:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800696c <atanf+0x184>
 800689c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80068a0:	eddf 5a33 	vldr	s11, [pc, #204]	; 8006970 <atanf+0x188>
 80068a4:	eee7 5a26 	vfma.f32	s11, s14, s13
 80068a8:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8006974 <atanf+0x18c>
 80068ac:	eea6 5a87 	vfma.f32	s10, s13, s14
 80068b0:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8006978 <atanf+0x190>
 80068b4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80068b8:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800697c <atanf+0x194>
 80068bc:	eea7 5a26 	vfma.f32	s10, s14, s13
 80068c0:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8006980 <atanf+0x198>
 80068c4:	eea5 7a26 	vfma.f32	s14, s10, s13
 80068c8:	ee27 7a26 	vmul.f32	s14, s14, s13
 80068cc:	eea5 7a86 	vfma.f32	s14, s11, s12
 80068d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80068d4:	d121      	bne.n	800691a <atanf+0x132>
 80068d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80068da:	e794      	b.n	8006806 <atanf+0x1e>
 80068dc:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80068e0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80068e4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80068e8:	2301      	movs	r3, #1
 80068ea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80068ee:	e7be      	b.n	800686e <atanf+0x86>
 80068f0:	4b24      	ldr	r3, [pc, #144]	; (8006984 <atanf+0x19c>)
 80068f2:	429c      	cmp	r4, r3
 80068f4:	dc0b      	bgt.n	800690e <atanf+0x126>
 80068f6:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80068fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80068fe:	eea0 7a27 	vfma.f32	s14, s0, s15
 8006902:	2302      	movs	r3, #2
 8006904:	ee70 6a67 	vsub.f32	s13, s0, s15
 8006908:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800690c:	e7af      	b.n	800686e <atanf+0x86>
 800690e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8006912:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8006916:	2303      	movs	r3, #3
 8006918:	e7a9      	b.n	800686e <atanf+0x86>
 800691a:	4a1b      	ldr	r2, [pc, #108]	; (8006988 <atanf+0x1a0>)
 800691c:	491b      	ldr	r1, [pc, #108]	; (800698c <atanf+0x1a4>)
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	441a      	add	r2, r3
 8006922:	440b      	add	r3, r1
 8006924:	edd3 6a00 	vldr	s13, [r3]
 8006928:	ee37 7a66 	vsub.f32	s14, s14, s13
 800692c:	2d00      	cmp	r5, #0
 800692e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006932:	ed92 7a00 	vldr	s14, [r2]
 8006936:	ee77 7a67 	vsub.f32	s15, s14, s15
 800693a:	bfb8      	it	lt
 800693c:	eef1 7a67 	vneglt.f32	s15, s15
 8006940:	e761      	b.n	8006806 <atanf+0x1e>
 8006942:	bf00      	nop
 8006944:	bfc90fdb 	.word	0xbfc90fdb
 8006948:	3fc90fdb 	.word	0x3fc90fdb
 800694c:	3edfffff 	.word	0x3edfffff
 8006950:	7149f2ca 	.word	0x7149f2ca
 8006954:	3f97ffff 	.word	0x3f97ffff
 8006958:	3c8569d7 	.word	0x3c8569d7
 800695c:	3d4bda59 	.word	0x3d4bda59
 8006960:	bd6ef16b 	.word	0xbd6ef16b
 8006964:	3d886b35 	.word	0x3d886b35
 8006968:	3dba2e6e 	.word	0x3dba2e6e
 800696c:	3e124925 	.word	0x3e124925
 8006970:	3eaaaaab 	.word	0x3eaaaaab
 8006974:	bd15a221 	.word	0xbd15a221
 8006978:	bd9d8795 	.word	0xbd9d8795
 800697c:	bde38e38 	.word	0xbde38e38
 8006980:	be4ccccd 	.word	0xbe4ccccd
 8006984:	401bffff 	.word	0x401bffff
 8006988:	08008c44 	.word	0x08008c44
 800698c:	08008c54 	.word	0x08008c54

08006990 <cosf>:
 8006990:	ee10 3a10 	vmov	r3, s0
 8006994:	b507      	push	{r0, r1, r2, lr}
 8006996:	4a1c      	ldr	r2, [pc, #112]	; (8006a08 <cosf+0x78>)
 8006998:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800699c:	4293      	cmp	r3, r2
 800699e:	dc04      	bgt.n	80069aa <cosf+0x1a>
 80069a0:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8006a0c <cosf+0x7c>
 80069a4:	f001 fb8a 	bl	80080bc <__kernel_cosf>
 80069a8:	e004      	b.n	80069b4 <cosf+0x24>
 80069aa:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80069ae:	db04      	blt.n	80069ba <cosf+0x2a>
 80069b0:	ee30 0a40 	vsub.f32	s0, s0, s0
 80069b4:	b003      	add	sp, #12
 80069b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80069ba:	4668      	mov	r0, sp
 80069bc:	f001 fa4e 	bl	8007e5c <__ieee754_rem_pio2f>
 80069c0:	f000 0003 	and.w	r0, r0, #3
 80069c4:	2801      	cmp	r0, #1
 80069c6:	d007      	beq.n	80069d8 <cosf+0x48>
 80069c8:	2802      	cmp	r0, #2
 80069ca:	d00e      	beq.n	80069ea <cosf+0x5a>
 80069cc:	b9a0      	cbnz	r0, 80069f8 <cosf+0x68>
 80069ce:	eddd 0a01 	vldr	s1, [sp, #4]
 80069d2:	ed9d 0a00 	vldr	s0, [sp]
 80069d6:	e7e5      	b.n	80069a4 <cosf+0x14>
 80069d8:	eddd 0a01 	vldr	s1, [sp, #4]
 80069dc:	ed9d 0a00 	vldr	s0, [sp]
 80069e0:	f001 fe4c 	bl	800867c <__kernel_sinf>
 80069e4:	eeb1 0a40 	vneg.f32	s0, s0
 80069e8:	e7e4      	b.n	80069b4 <cosf+0x24>
 80069ea:	eddd 0a01 	vldr	s1, [sp, #4]
 80069ee:	ed9d 0a00 	vldr	s0, [sp]
 80069f2:	f001 fb63 	bl	80080bc <__kernel_cosf>
 80069f6:	e7f5      	b.n	80069e4 <cosf+0x54>
 80069f8:	2001      	movs	r0, #1
 80069fa:	eddd 0a01 	vldr	s1, [sp, #4]
 80069fe:	ed9d 0a00 	vldr	s0, [sp]
 8006a02:	f001 fe3b 	bl	800867c <__kernel_sinf>
 8006a06:	e7d5      	b.n	80069b4 <cosf+0x24>
 8006a08:	3f490fd8 	.word	0x3f490fd8
 8006a0c:	00000000 	.word	0x00000000

08006a10 <fabsf>:
 8006a10:	ee10 3a10 	vmov	r3, s0
 8006a14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006a18:	ee00 3a10 	vmov	s0, r3
 8006a1c:	4770      	bx	lr
	...

08006a20 <pow>:
 8006a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a24:	ed2d 8b04 	vpush	{d8-d9}
 8006a28:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8006cfc <pow+0x2dc>
 8006a2c:	b08d      	sub	sp, #52	; 0x34
 8006a2e:	ec57 6b10 	vmov	r6, r7, d0
 8006a32:	ec55 4b11 	vmov	r4, r5, d1
 8006a36:	f000 fa6f 	bl	8006f18 <__ieee754_pow>
 8006a3a:	f999 3000 	ldrsb.w	r3, [r9]
 8006a3e:	9300      	str	r3, [sp, #0]
 8006a40:	3301      	adds	r3, #1
 8006a42:	eeb0 8a40 	vmov.f32	s16, s0
 8006a46:	eef0 8a60 	vmov.f32	s17, s1
 8006a4a:	46c8      	mov	r8, r9
 8006a4c:	d05f      	beq.n	8006b0e <pow+0xee>
 8006a4e:	4622      	mov	r2, r4
 8006a50:	462b      	mov	r3, r5
 8006a52:	4620      	mov	r0, r4
 8006a54:	4629      	mov	r1, r5
 8006a56:	f7fa f869 	bl	8000b2c <__aeabi_dcmpun>
 8006a5a:	4683      	mov	fp, r0
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	d156      	bne.n	8006b0e <pow+0xee>
 8006a60:	4632      	mov	r2, r6
 8006a62:	463b      	mov	r3, r7
 8006a64:	4630      	mov	r0, r6
 8006a66:	4639      	mov	r1, r7
 8006a68:	f7fa f860 	bl	8000b2c <__aeabi_dcmpun>
 8006a6c:	9001      	str	r0, [sp, #4]
 8006a6e:	b1e8      	cbz	r0, 8006aac <pow+0x8c>
 8006a70:	2200      	movs	r2, #0
 8006a72:	2300      	movs	r3, #0
 8006a74:	4620      	mov	r0, r4
 8006a76:	4629      	mov	r1, r5
 8006a78:	f7fa f826 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a7c:	2800      	cmp	r0, #0
 8006a7e:	d046      	beq.n	8006b0e <pow+0xee>
 8006a80:	2301      	movs	r3, #1
 8006a82:	9302      	str	r3, [sp, #8]
 8006a84:	4b96      	ldr	r3, [pc, #600]	; (8006ce0 <pow+0x2c0>)
 8006a86:	9303      	str	r3, [sp, #12]
 8006a88:	4b96      	ldr	r3, [pc, #600]	; (8006ce4 <pow+0x2c4>)
 8006a8a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8006a8e:	2200      	movs	r2, #0
 8006a90:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006a94:	9b00      	ldr	r3, [sp, #0]
 8006a96:	2b02      	cmp	r3, #2
 8006a98:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006a9c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006aa0:	d033      	beq.n	8006b0a <pow+0xea>
 8006aa2:	a802      	add	r0, sp, #8
 8006aa4:	f001 fe43 	bl	800872e <matherr>
 8006aa8:	bb48      	cbnz	r0, 8006afe <pow+0xde>
 8006aaa:	e05d      	b.n	8006b68 <pow+0x148>
 8006aac:	f04f 0a00 	mov.w	sl, #0
 8006ab0:	f04f 0b00 	mov.w	fp, #0
 8006ab4:	4652      	mov	r2, sl
 8006ab6:	465b      	mov	r3, fp
 8006ab8:	4630      	mov	r0, r6
 8006aba:	4639      	mov	r1, r7
 8006abc:	f7fa f804 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ac0:	ec4b ab19 	vmov	d9, sl, fp
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	d054      	beq.n	8006b72 <pow+0x152>
 8006ac8:	4652      	mov	r2, sl
 8006aca:	465b      	mov	r3, fp
 8006acc:	4620      	mov	r0, r4
 8006ace:	4629      	mov	r1, r5
 8006ad0:	f7f9 fffa 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ad4:	4680      	mov	r8, r0
 8006ad6:	b318      	cbz	r0, 8006b20 <pow+0x100>
 8006ad8:	2301      	movs	r3, #1
 8006ada:	9302      	str	r3, [sp, #8]
 8006adc:	4b80      	ldr	r3, [pc, #512]	; (8006ce0 <pow+0x2c0>)
 8006ade:	9303      	str	r3, [sp, #12]
 8006ae0:	9b01      	ldr	r3, [sp, #4]
 8006ae2:	930a      	str	r3, [sp, #40]	; 0x28
 8006ae4:	9b00      	ldr	r3, [sp, #0]
 8006ae6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006aea:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006aee:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d0d5      	beq.n	8006aa2 <pow+0x82>
 8006af6:	4b7b      	ldr	r3, [pc, #492]	; (8006ce4 <pow+0x2c4>)
 8006af8:	2200      	movs	r2, #0
 8006afa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006afe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b00:	b11b      	cbz	r3, 8006b0a <pow+0xea>
 8006b02:	f7ff f983 	bl	8005e0c <__errno>
 8006b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b08:	6003      	str	r3, [r0, #0]
 8006b0a:	ed9d 8b08 	vldr	d8, [sp, #32]
 8006b0e:	eeb0 0a48 	vmov.f32	s0, s16
 8006b12:	eef0 0a68 	vmov.f32	s1, s17
 8006b16:	b00d      	add	sp, #52	; 0x34
 8006b18:	ecbd 8b04 	vpop	{d8-d9}
 8006b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b20:	ec45 4b10 	vmov	d0, r4, r5
 8006b24:	f001 fdfb 	bl	800871e <finite>
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	d0f0      	beq.n	8006b0e <pow+0xee>
 8006b2c:	4652      	mov	r2, sl
 8006b2e:	465b      	mov	r3, fp
 8006b30:	4620      	mov	r0, r4
 8006b32:	4629      	mov	r1, r5
 8006b34:	f7f9 ffd2 	bl	8000adc <__aeabi_dcmplt>
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	d0e8      	beq.n	8006b0e <pow+0xee>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	9302      	str	r3, [sp, #8]
 8006b40:	4b67      	ldr	r3, [pc, #412]	; (8006ce0 <pow+0x2c0>)
 8006b42:	9303      	str	r3, [sp, #12]
 8006b44:	f999 3000 	ldrsb.w	r3, [r9]
 8006b48:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8006b4c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006b50:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006b54:	b913      	cbnz	r3, 8006b5c <pow+0x13c>
 8006b56:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8006b5a:	e7a2      	b.n	8006aa2 <pow+0x82>
 8006b5c:	4962      	ldr	r1, [pc, #392]	; (8006ce8 <pow+0x2c8>)
 8006b5e:	2000      	movs	r0, #0
 8006b60:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006b64:	2b02      	cmp	r3, #2
 8006b66:	d19c      	bne.n	8006aa2 <pow+0x82>
 8006b68:	f7ff f950 	bl	8005e0c <__errno>
 8006b6c:	2321      	movs	r3, #33	; 0x21
 8006b6e:	6003      	str	r3, [r0, #0]
 8006b70:	e7c5      	b.n	8006afe <pow+0xde>
 8006b72:	eeb0 0a48 	vmov.f32	s0, s16
 8006b76:	eef0 0a68 	vmov.f32	s1, s17
 8006b7a:	f001 fdd0 	bl	800871e <finite>
 8006b7e:	9000      	str	r0, [sp, #0]
 8006b80:	2800      	cmp	r0, #0
 8006b82:	f040 8081 	bne.w	8006c88 <pow+0x268>
 8006b86:	ec47 6b10 	vmov	d0, r6, r7
 8006b8a:	f001 fdc8 	bl	800871e <finite>
 8006b8e:	2800      	cmp	r0, #0
 8006b90:	d07a      	beq.n	8006c88 <pow+0x268>
 8006b92:	ec45 4b10 	vmov	d0, r4, r5
 8006b96:	f001 fdc2 	bl	800871e <finite>
 8006b9a:	2800      	cmp	r0, #0
 8006b9c:	d074      	beq.n	8006c88 <pow+0x268>
 8006b9e:	ec53 2b18 	vmov	r2, r3, d8
 8006ba2:	ee18 0a10 	vmov	r0, s16
 8006ba6:	4619      	mov	r1, r3
 8006ba8:	f7f9 ffc0 	bl	8000b2c <__aeabi_dcmpun>
 8006bac:	f999 9000 	ldrsb.w	r9, [r9]
 8006bb0:	4b4b      	ldr	r3, [pc, #300]	; (8006ce0 <pow+0x2c0>)
 8006bb2:	b1b0      	cbz	r0, 8006be2 <pow+0x1c2>
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006bba:	9b00      	ldr	r3, [sp, #0]
 8006bbc:	930a      	str	r3, [sp, #40]	; 0x28
 8006bbe:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006bc2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006bc6:	f1b9 0f00 	cmp.w	r9, #0
 8006bca:	d0c4      	beq.n	8006b56 <pow+0x136>
 8006bcc:	4652      	mov	r2, sl
 8006bce:	465b      	mov	r3, fp
 8006bd0:	4650      	mov	r0, sl
 8006bd2:	4659      	mov	r1, fp
 8006bd4:	f7f9 fe3a 	bl	800084c <__aeabi_ddiv>
 8006bd8:	f1b9 0f02 	cmp.w	r9, #2
 8006bdc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006be0:	e7c1      	b.n	8006b66 <pow+0x146>
 8006be2:	2203      	movs	r2, #3
 8006be4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006be8:	900a      	str	r0, [sp, #40]	; 0x28
 8006bea:	4629      	mov	r1, r5
 8006bec:	4620      	mov	r0, r4
 8006bee:	2200      	movs	r2, #0
 8006bf0:	4b3e      	ldr	r3, [pc, #248]	; (8006cec <pow+0x2cc>)
 8006bf2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006bf6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006bfa:	f7f9 fcfd 	bl	80005f8 <__aeabi_dmul>
 8006bfe:	4604      	mov	r4, r0
 8006c00:	460d      	mov	r5, r1
 8006c02:	f1b9 0f00 	cmp.w	r9, #0
 8006c06:	d124      	bne.n	8006c52 <pow+0x232>
 8006c08:	4b39      	ldr	r3, [pc, #228]	; (8006cf0 <pow+0x2d0>)
 8006c0a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006c0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c12:	4630      	mov	r0, r6
 8006c14:	4652      	mov	r2, sl
 8006c16:	465b      	mov	r3, fp
 8006c18:	4639      	mov	r1, r7
 8006c1a:	f7f9 ff5f 	bl	8000adc <__aeabi_dcmplt>
 8006c1e:	2800      	cmp	r0, #0
 8006c20:	d056      	beq.n	8006cd0 <pow+0x2b0>
 8006c22:	ec45 4b10 	vmov	d0, r4, r5
 8006c26:	f001 fd8f 	bl	8008748 <rint>
 8006c2a:	4622      	mov	r2, r4
 8006c2c:	462b      	mov	r3, r5
 8006c2e:	ec51 0b10 	vmov	r0, r1, d0
 8006c32:	f7f9 ff49 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c36:	b920      	cbnz	r0, 8006c42 <pow+0x222>
 8006c38:	4b2e      	ldr	r3, [pc, #184]	; (8006cf4 <pow+0x2d4>)
 8006c3a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8006c3e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c42:	f998 3000 	ldrsb.w	r3, [r8]
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	d142      	bne.n	8006cd0 <pow+0x2b0>
 8006c4a:	f7ff f8df 	bl	8005e0c <__errno>
 8006c4e:	2322      	movs	r3, #34	; 0x22
 8006c50:	e78d      	b.n	8006b6e <pow+0x14e>
 8006c52:	4b29      	ldr	r3, [pc, #164]	; (8006cf8 <pow+0x2d8>)
 8006c54:	2200      	movs	r2, #0
 8006c56:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c5a:	4630      	mov	r0, r6
 8006c5c:	4652      	mov	r2, sl
 8006c5e:	465b      	mov	r3, fp
 8006c60:	4639      	mov	r1, r7
 8006c62:	f7f9 ff3b 	bl	8000adc <__aeabi_dcmplt>
 8006c66:	2800      	cmp	r0, #0
 8006c68:	d0eb      	beq.n	8006c42 <pow+0x222>
 8006c6a:	ec45 4b10 	vmov	d0, r4, r5
 8006c6e:	f001 fd6b 	bl	8008748 <rint>
 8006c72:	4622      	mov	r2, r4
 8006c74:	462b      	mov	r3, r5
 8006c76:	ec51 0b10 	vmov	r0, r1, d0
 8006c7a:	f7f9 ff25 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c7e:	2800      	cmp	r0, #0
 8006c80:	d1df      	bne.n	8006c42 <pow+0x222>
 8006c82:	2200      	movs	r2, #0
 8006c84:	4b18      	ldr	r3, [pc, #96]	; (8006ce8 <pow+0x2c8>)
 8006c86:	e7da      	b.n	8006c3e <pow+0x21e>
 8006c88:	2200      	movs	r2, #0
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	ec51 0b18 	vmov	r0, r1, d8
 8006c90:	f7f9 ff1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c94:	2800      	cmp	r0, #0
 8006c96:	f43f af3a 	beq.w	8006b0e <pow+0xee>
 8006c9a:	ec47 6b10 	vmov	d0, r6, r7
 8006c9e:	f001 fd3e 	bl	800871e <finite>
 8006ca2:	2800      	cmp	r0, #0
 8006ca4:	f43f af33 	beq.w	8006b0e <pow+0xee>
 8006ca8:	ec45 4b10 	vmov	d0, r4, r5
 8006cac:	f001 fd37 	bl	800871e <finite>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	f43f af2c 	beq.w	8006b0e <pow+0xee>
 8006cb6:	2304      	movs	r3, #4
 8006cb8:	9302      	str	r3, [sp, #8]
 8006cba:	4b09      	ldr	r3, [pc, #36]	; (8006ce0 <pow+0x2c0>)
 8006cbc:	9303      	str	r3, [sp, #12]
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	930a      	str	r3, [sp, #40]	; 0x28
 8006cc2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006cc6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006cca:	ed8d 9b08 	vstr	d9, [sp, #32]
 8006cce:	e7b8      	b.n	8006c42 <pow+0x222>
 8006cd0:	a802      	add	r0, sp, #8
 8006cd2:	f001 fd2c 	bl	800872e <matherr>
 8006cd6:	2800      	cmp	r0, #0
 8006cd8:	f47f af11 	bne.w	8006afe <pow+0xde>
 8006cdc:	e7b5      	b.n	8006c4a <pow+0x22a>
 8006cde:	bf00      	nop
 8006ce0:	08008c64 	.word	0x08008c64
 8006ce4:	3ff00000 	.word	0x3ff00000
 8006ce8:	fff00000 	.word	0xfff00000
 8006cec:	3fe00000 	.word	0x3fe00000
 8006cf0:	47efffff 	.word	0x47efffff
 8006cf4:	c7efffff 	.word	0xc7efffff
 8006cf8:	7ff00000 	.word	0x7ff00000
 8006cfc:	20000200 	.word	0x20000200

08006d00 <sqrt>:
 8006d00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006d04:	ed2d 8b02 	vpush	{d8}
 8006d08:	b08b      	sub	sp, #44	; 0x2c
 8006d0a:	ec55 4b10 	vmov	r4, r5, d0
 8006d0e:	f000 fe11 	bl	8007934 <__ieee754_sqrt>
 8006d12:	4b26      	ldr	r3, [pc, #152]	; (8006dac <sqrt+0xac>)
 8006d14:	eeb0 8a40 	vmov.f32	s16, s0
 8006d18:	eef0 8a60 	vmov.f32	s17, s1
 8006d1c:	f993 6000 	ldrsb.w	r6, [r3]
 8006d20:	1c73      	adds	r3, r6, #1
 8006d22:	d02a      	beq.n	8006d7a <sqrt+0x7a>
 8006d24:	4622      	mov	r2, r4
 8006d26:	462b      	mov	r3, r5
 8006d28:	4620      	mov	r0, r4
 8006d2a:	4629      	mov	r1, r5
 8006d2c:	f7f9 fefe 	bl	8000b2c <__aeabi_dcmpun>
 8006d30:	4607      	mov	r7, r0
 8006d32:	bb10      	cbnz	r0, 8006d7a <sqrt+0x7a>
 8006d34:	f04f 0800 	mov.w	r8, #0
 8006d38:	f04f 0900 	mov.w	r9, #0
 8006d3c:	4642      	mov	r2, r8
 8006d3e:	464b      	mov	r3, r9
 8006d40:	4620      	mov	r0, r4
 8006d42:	4629      	mov	r1, r5
 8006d44:	f7f9 feca 	bl	8000adc <__aeabi_dcmplt>
 8006d48:	b1b8      	cbz	r0, 8006d7a <sqrt+0x7a>
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	9300      	str	r3, [sp, #0]
 8006d4e:	4b18      	ldr	r3, [pc, #96]	; (8006db0 <sqrt+0xb0>)
 8006d50:	9301      	str	r3, [sp, #4]
 8006d52:	9708      	str	r7, [sp, #32]
 8006d54:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8006d58:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006d5c:	b9b6      	cbnz	r6, 8006d8c <sqrt+0x8c>
 8006d5e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006d62:	4668      	mov	r0, sp
 8006d64:	f001 fce3 	bl	800872e <matherr>
 8006d68:	b1d0      	cbz	r0, 8006da0 <sqrt+0xa0>
 8006d6a:	9b08      	ldr	r3, [sp, #32]
 8006d6c:	b11b      	cbz	r3, 8006d76 <sqrt+0x76>
 8006d6e:	f7ff f84d 	bl	8005e0c <__errno>
 8006d72:	9b08      	ldr	r3, [sp, #32]
 8006d74:	6003      	str	r3, [r0, #0]
 8006d76:	ed9d 8b06 	vldr	d8, [sp, #24]
 8006d7a:	eeb0 0a48 	vmov.f32	s0, s16
 8006d7e:	eef0 0a68 	vmov.f32	s1, s17
 8006d82:	b00b      	add	sp, #44	; 0x2c
 8006d84:	ecbd 8b02 	vpop	{d8}
 8006d88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d8c:	4642      	mov	r2, r8
 8006d8e:	464b      	mov	r3, r9
 8006d90:	4640      	mov	r0, r8
 8006d92:	4649      	mov	r1, r9
 8006d94:	f7f9 fd5a 	bl	800084c <__aeabi_ddiv>
 8006d98:	2e02      	cmp	r6, #2
 8006d9a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d9e:	d1e0      	bne.n	8006d62 <sqrt+0x62>
 8006da0:	f7ff f834 	bl	8005e0c <__errno>
 8006da4:	2321      	movs	r3, #33	; 0x21
 8006da6:	6003      	str	r3, [r0, #0]
 8006da8:	e7df      	b.n	8006d6a <sqrt+0x6a>
 8006daa:	bf00      	nop
 8006dac:	20000200 	.word	0x20000200
 8006db0:	08008c68 	.word	0x08008c68

08006db4 <acosf>:
 8006db4:	b510      	push	{r4, lr}
 8006db6:	ed2d 8b02 	vpush	{d8}
 8006dba:	4c27      	ldr	r4, [pc, #156]	; (8006e58 <acosf+0xa4>)
 8006dbc:	b08a      	sub	sp, #40	; 0x28
 8006dbe:	eeb0 8a40 	vmov.f32	s16, s0
 8006dc2:	f000 fe67 	bl	8007a94 <__ieee754_acosf>
 8006dc6:	f994 3000 	ldrsb.w	r3, [r4]
 8006dca:	3301      	adds	r3, #1
 8006dcc:	eef0 8a40 	vmov.f32	s17, s0
 8006dd0:	d03c      	beq.n	8006e4c <acosf+0x98>
 8006dd2:	eeb4 8a48 	vcmp.f32	s16, s16
 8006dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006dda:	d637      	bvs.n	8006e4c <acosf+0x98>
 8006ddc:	eeb0 0a48 	vmov.f32	s0, s16
 8006de0:	f7ff fe16 	bl	8006a10 <fabsf>
 8006de4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006de8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8006dec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006df0:	dd2c      	ble.n	8006e4c <acosf+0x98>
 8006df2:	2301      	movs	r3, #1
 8006df4:	9300      	str	r3, [sp, #0]
 8006df6:	4b19      	ldr	r3, [pc, #100]	; (8006e5c <acosf+0xa8>)
 8006df8:	9301      	str	r3, [sp, #4]
 8006dfa:	ee18 0a10 	vmov	r0, s16
 8006dfe:	2300      	movs	r3, #0
 8006e00:	9308      	str	r3, [sp, #32]
 8006e02:	f7f9 fba1 	bl	8000548 <__aeabi_f2d>
 8006e06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e0a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006e0e:	4814      	ldr	r0, [pc, #80]	; (8006e60 <acosf+0xac>)
 8006e10:	f001 fc92 	bl	8008738 <nan>
 8006e14:	f994 3000 	ldrsb.w	r3, [r4]
 8006e18:	2b02      	cmp	r3, #2
 8006e1a:	ed8d 0b06 	vstr	d0, [sp, #24]
 8006e1e:	d104      	bne.n	8006e2a <acosf+0x76>
 8006e20:	f7fe fff4 	bl	8005e0c <__errno>
 8006e24:	2321      	movs	r3, #33	; 0x21
 8006e26:	6003      	str	r3, [r0, #0]
 8006e28:	e004      	b.n	8006e34 <acosf+0x80>
 8006e2a:	4668      	mov	r0, sp
 8006e2c:	f001 fc7f 	bl	800872e <matherr>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	d0f5      	beq.n	8006e20 <acosf+0x6c>
 8006e34:	9b08      	ldr	r3, [sp, #32]
 8006e36:	b11b      	cbz	r3, 8006e40 <acosf+0x8c>
 8006e38:	f7fe ffe8 	bl	8005e0c <__errno>
 8006e3c:	9b08      	ldr	r3, [sp, #32]
 8006e3e:	6003      	str	r3, [r0, #0]
 8006e40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e44:	f7f9 feb0 	bl	8000ba8 <__aeabi_d2f>
 8006e48:	ee08 0a90 	vmov	s17, r0
 8006e4c:	eeb0 0a68 	vmov.f32	s0, s17
 8006e50:	b00a      	add	sp, #40	; 0x28
 8006e52:	ecbd 8b02 	vpop	{d8}
 8006e56:	bd10      	pop	{r4, pc}
 8006e58:	20000200 	.word	0x20000200
 8006e5c:	08008c6d 	.word	0x08008c6d
 8006e60:	08008b13 	.word	0x08008b13

08006e64 <asinf>:
 8006e64:	b510      	push	{r4, lr}
 8006e66:	ed2d 8b02 	vpush	{d8}
 8006e6a:	4c27      	ldr	r4, [pc, #156]	; (8006f08 <asinf+0xa4>)
 8006e6c:	b08a      	sub	sp, #40	; 0x28
 8006e6e:	eeb0 8a40 	vmov.f32	s16, s0
 8006e72:	f000 ff0b 	bl	8007c8c <__ieee754_asinf>
 8006e76:	f994 3000 	ldrsb.w	r3, [r4]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	eef0 8a40 	vmov.f32	s17, s0
 8006e80:	d03c      	beq.n	8006efc <asinf+0x98>
 8006e82:	eeb4 8a48 	vcmp.f32	s16, s16
 8006e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e8a:	d637      	bvs.n	8006efc <asinf+0x98>
 8006e8c:	eeb0 0a48 	vmov.f32	s0, s16
 8006e90:	f7ff fdbe 	bl	8006a10 <fabsf>
 8006e94:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8006e98:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8006e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ea0:	dd2c      	ble.n	8006efc <asinf+0x98>
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	4b19      	ldr	r3, [pc, #100]	; (8006f0c <asinf+0xa8>)
 8006ea8:	9301      	str	r3, [sp, #4]
 8006eaa:	ee18 0a10 	vmov	r0, s16
 8006eae:	2300      	movs	r3, #0
 8006eb0:	9308      	str	r3, [sp, #32]
 8006eb2:	f7f9 fb49 	bl	8000548 <__aeabi_f2d>
 8006eb6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006eba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ebe:	4814      	ldr	r0, [pc, #80]	; (8006f10 <asinf+0xac>)
 8006ec0:	f001 fc3a 	bl	8008738 <nan>
 8006ec4:	f994 3000 	ldrsb.w	r3, [r4]
 8006ec8:	2b02      	cmp	r3, #2
 8006eca:	ed8d 0b06 	vstr	d0, [sp, #24]
 8006ece:	d104      	bne.n	8006eda <asinf+0x76>
 8006ed0:	f7fe ff9c 	bl	8005e0c <__errno>
 8006ed4:	2321      	movs	r3, #33	; 0x21
 8006ed6:	6003      	str	r3, [r0, #0]
 8006ed8:	e004      	b.n	8006ee4 <asinf+0x80>
 8006eda:	4668      	mov	r0, sp
 8006edc:	f001 fc27 	bl	800872e <matherr>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	d0f5      	beq.n	8006ed0 <asinf+0x6c>
 8006ee4:	9b08      	ldr	r3, [sp, #32]
 8006ee6:	b11b      	cbz	r3, 8006ef0 <asinf+0x8c>
 8006ee8:	f7fe ff90 	bl	8005e0c <__errno>
 8006eec:	9b08      	ldr	r3, [sp, #32]
 8006eee:	6003      	str	r3, [r0, #0]
 8006ef0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ef4:	f7f9 fe58 	bl	8000ba8 <__aeabi_d2f>
 8006ef8:	ee08 0a90 	vmov	s17, r0
 8006efc:	eeb0 0a68 	vmov.f32	s0, s17
 8006f00:	b00a      	add	sp, #40	; 0x28
 8006f02:	ecbd 8b02 	vpop	{d8}
 8006f06:	bd10      	pop	{r4, pc}
 8006f08:	20000200 	.word	0x20000200
 8006f0c:	08008c73 	.word	0x08008c73
 8006f10:	08008b13 	.word	0x08008b13
 8006f14:	00000000 	.word	0x00000000

08006f18 <__ieee754_pow>:
 8006f18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f1c:	b091      	sub	sp, #68	; 0x44
 8006f1e:	ed8d 1b00 	vstr	d1, [sp]
 8006f22:	e9dd 2900 	ldrd	r2, r9, [sp]
 8006f26:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8006f2a:	ea58 0302 	orrs.w	r3, r8, r2
 8006f2e:	ec57 6b10 	vmov	r6, r7, d0
 8006f32:	f000 84be 	beq.w	80078b2 <__ieee754_pow+0x99a>
 8006f36:	4b7a      	ldr	r3, [pc, #488]	; (8007120 <__ieee754_pow+0x208>)
 8006f38:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8006f3c:	429c      	cmp	r4, r3
 8006f3e:	463d      	mov	r5, r7
 8006f40:	ee10 aa10 	vmov	sl, s0
 8006f44:	dc09      	bgt.n	8006f5a <__ieee754_pow+0x42>
 8006f46:	d103      	bne.n	8006f50 <__ieee754_pow+0x38>
 8006f48:	b93e      	cbnz	r6, 8006f5a <__ieee754_pow+0x42>
 8006f4a:	45a0      	cmp	r8, r4
 8006f4c:	dc0d      	bgt.n	8006f6a <__ieee754_pow+0x52>
 8006f4e:	e001      	b.n	8006f54 <__ieee754_pow+0x3c>
 8006f50:	4598      	cmp	r8, r3
 8006f52:	dc02      	bgt.n	8006f5a <__ieee754_pow+0x42>
 8006f54:	4598      	cmp	r8, r3
 8006f56:	d10e      	bne.n	8006f76 <__ieee754_pow+0x5e>
 8006f58:	b16a      	cbz	r2, 8006f76 <__ieee754_pow+0x5e>
 8006f5a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8006f5e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8006f62:	ea54 030a 	orrs.w	r3, r4, sl
 8006f66:	f000 84a4 	beq.w	80078b2 <__ieee754_pow+0x99a>
 8006f6a:	486e      	ldr	r0, [pc, #440]	; (8007124 <__ieee754_pow+0x20c>)
 8006f6c:	b011      	add	sp, #68	; 0x44
 8006f6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f72:	f001 bbe1 	b.w	8008738 <nan>
 8006f76:	2d00      	cmp	r5, #0
 8006f78:	da53      	bge.n	8007022 <__ieee754_pow+0x10a>
 8006f7a:	4b6b      	ldr	r3, [pc, #428]	; (8007128 <__ieee754_pow+0x210>)
 8006f7c:	4598      	cmp	r8, r3
 8006f7e:	dc4d      	bgt.n	800701c <__ieee754_pow+0x104>
 8006f80:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8006f84:	4598      	cmp	r8, r3
 8006f86:	dd4c      	ble.n	8007022 <__ieee754_pow+0x10a>
 8006f88:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006f8c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006f90:	2b14      	cmp	r3, #20
 8006f92:	dd26      	ble.n	8006fe2 <__ieee754_pow+0xca>
 8006f94:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8006f98:	fa22 f103 	lsr.w	r1, r2, r3
 8006f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d13e      	bne.n	8007022 <__ieee754_pow+0x10a>
 8006fa4:	f001 0101 	and.w	r1, r1, #1
 8006fa8:	f1c1 0b02 	rsb	fp, r1, #2
 8006fac:	2a00      	cmp	r2, #0
 8006fae:	d15b      	bne.n	8007068 <__ieee754_pow+0x150>
 8006fb0:	4b5b      	ldr	r3, [pc, #364]	; (8007120 <__ieee754_pow+0x208>)
 8006fb2:	4598      	cmp	r8, r3
 8006fb4:	d124      	bne.n	8007000 <__ieee754_pow+0xe8>
 8006fb6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8006fba:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8006fbe:	ea53 030a 	orrs.w	r3, r3, sl
 8006fc2:	f000 8476 	beq.w	80078b2 <__ieee754_pow+0x99a>
 8006fc6:	4b59      	ldr	r3, [pc, #356]	; (800712c <__ieee754_pow+0x214>)
 8006fc8:	429c      	cmp	r4, r3
 8006fca:	dd2d      	ble.n	8007028 <__ieee754_pow+0x110>
 8006fcc:	f1b9 0f00 	cmp.w	r9, #0
 8006fd0:	f280 8473 	bge.w	80078ba <__ieee754_pow+0x9a2>
 8006fd4:	2000      	movs	r0, #0
 8006fd6:	2100      	movs	r1, #0
 8006fd8:	ec41 0b10 	vmov	d0, r0, r1
 8006fdc:	b011      	add	sp, #68	; 0x44
 8006fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fe2:	2a00      	cmp	r2, #0
 8006fe4:	d13e      	bne.n	8007064 <__ieee754_pow+0x14c>
 8006fe6:	f1c3 0314 	rsb	r3, r3, #20
 8006fea:	fa48 f103 	asr.w	r1, r8, r3
 8006fee:	fa01 f303 	lsl.w	r3, r1, r3
 8006ff2:	4543      	cmp	r3, r8
 8006ff4:	f040 8469 	bne.w	80078ca <__ieee754_pow+0x9b2>
 8006ff8:	f001 0101 	and.w	r1, r1, #1
 8006ffc:	f1c1 0b02 	rsb	fp, r1, #2
 8007000:	4b4b      	ldr	r3, [pc, #300]	; (8007130 <__ieee754_pow+0x218>)
 8007002:	4598      	cmp	r8, r3
 8007004:	d118      	bne.n	8007038 <__ieee754_pow+0x120>
 8007006:	f1b9 0f00 	cmp.w	r9, #0
 800700a:	f280 845a 	bge.w	80078c2 <__ieee754_pow+0x9aa>
 800700e:	4948      	ldr	r1, [pc, #288]	; (8007130 <__ieee754_pow+0x218>)
 8007010:	4632      	mov	r2, r6
 8007012:	463b      	mov	r3, r7
 8007014:	2000      	movs	r0, #0
 8007016:	f7f9 fc19 	bl	800084c <__aeabi_ddiv>
 800701a:	e7dd      	b.n	8006fd8 <__ieee754_pow+0xc0>
 800701c:	f04f 0b02 	mov.w	fp, #2
 8007020:	e7c4      	b.n	8006fac <__ieee754_pow+0x94>
 8007022:	f04f 0b00 	mov.w	fp, #0
 8007026:	e7c1      	b.n	8006fac <__ieee754_pow+0x94>
 8007028:	f1b9 0f00 	cmp.w	r9, #0
 800702c:	dad2      	bge.n	8006fd4 <__ieee754_pow+0xbc>
 800702e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007032:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007036:	e7cf      	b.n	8006fd8 <__ieee754_pow+0xc0>
 8007038:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800703c:	d106      	bne.n	800704c <__ieee754_pow+0x134>
 800703e:	4632      	mov	r2, r6
 8007040:	463b      	mov	r3, r7
 8007042:	4610      	mov	r0, r2
 8007044:	4619      	mov	r1, r3
 8007046:	f7f9 fad7 	bl	80005f8 <__aeabi_dmul>
 800704a:	e7c5      	b.n	8006fd8 <__ieee754_pow+0xc0>
 800704c:	4b39      	ldr	r3, [pc, #228]	; (8007134 <__ieee754_pow+0x21c>)
 800704e:	4599      	cmp	r9, r3
 8007050:	d10a      	bne.n	8007068 <__ieee754_pow+0x150>
 8007052:	2d00      	cmp	r5, #0
 8007054:	db08      	blt.n	8007068 <__ieee754_pow+0x150>
 8007056:	ec47 6b10 	vmov	d0, r6, r7
 800705a:	b011      	add	sp, #68	; 0x44
 800705c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007060:	f000 bc68 	b.w	8007934 <__ieee754_sqrt>
 8007064:	f04f 0b00 	mov.w	fp, #0
 8007068:	ec47 6b10 	vmov	d0, r6, r7
 800706c:	f001 fb4e 	bl	800870c <fabs>
 8007070:	ec51 0b10 	vmov	r0, r1, d0
 8007074:	f1ba 0f00 	cmp.w	sl, #0
 8007078:	d127      	bne.n	80070ca <__ieee754_pow+0x1b2>
 800707a:	b124      	cbz	r4, 8007086 <__ieee754_pow+0x16e>
 800707c:	4b2c      	ldr	r3, [pc, #176]	; (8007130 <__ieee754_pow+0x218>)
 800707e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8007082:	429a      	cmp	r2, r3
 8007084:	d121      	bne.n	80070ca <__ieee754_pow+0x1b2>
 8007086:	f1b9 0f00 	cmp.w	r9, #0
 800708a:	da05      	bge.n	8007098 <__ieee754_pow+0x180>
 800708c:	4602      	mov	r2, r0
 800708e:	460b      	mov	r3, r1
 8007090:	2000      	movs	r0, #0
 8007092:	4927      	ldr	r1, [pc, #156]	; (8007130 <__ieee754_pow+0x218>)
 8007094:	f7f9 fbda 	bl	800084c <__aeabi_ddiv>
 8007098:	2d00      	cmp	r5, #0
 800709a:	da9d      	bge.n	8006fd8 <__ieee754_pow+0xc0>
 800709c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80070a0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80070a4:	ea54 030b 	orrs.w	r3, r4, fp
 80070a8:	d108      	bne.n	80070bc <__ieee754_pow+0x1a4>
 80070aa:	4602      	mov	r2, r0
 80070ac:	460b      	mov	r3, r1
 80070ae:	4610      	mov	r0, r2
 80070b0:	4619      	mov	r1, r3
 80070b2:	f7f9 f8e9 	bl	8000288 <__aeabi_dsub>
 80070b6:	4602      	mov	r2, r0
 80070b8:	460b      	mov	r3, r1
 80070ba:	e7ac      	b.n	8007016 <__ieee754_pow+0xfe>
 80070bc:	f1bb 0f01 	cmp.w	fp, #1
 80070c0:	d18a      	bne.n	8006fd8 <__ieee754_pow+0xc0>
 80070c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80070c6:	4619      	mov	r1, r3
 80070c8:	e786      	b.n	8006fd8 <__ieee754_pow+0xc0>
 80070ca:	0fed      	lsrs	r5, r5, #31
 80070cc:	1e6b      	subs	r3, r5, #1
 80070ce:	930d      	str	r3, [sp, #52]	; 0x34
 80070d0:	ea5b 0303 	orrs.w	r3, fp, r3
 80070d4:	d102      	bne.n	80070dc <__ieee754_pow+0x1c4>
 80070d6:	4632      	mov	r2, r6
 80070d8:	463b      	mov	r3, r7
 80070da:	e7e8      	b.n	80070ae <__ieee754_pow+0x196>
 80070dc:	4b16      	ldr	r3, [pc, #88]	; (8007138 <__ieee754_pow+0x220>)
 80070de:	4598      	cmp	r8, r3
 80070e0:	f340 80fe 	ble.w	80072e0 <__ieee754_pow+0x3c8>
 80070e4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80070e8:	4598      	cmp	r8, r3
 80070ea:	dd0a      	ble.n	8007102 <__ieee754_pow+0x1ea>
 80070ec:	4b0f      	ldr	r3, [pc, #60]	; (800712c <__ieee754_pow+0x214>)
 80070ee:	429c      	cmp	r4, r3
 80070f0:	dc0d      	bgt.n	800710e <__ieee754_pow+0x1f6>
 80070f2:	f1b9 0f00 	cmp.w	r9, #0
 80070f6:	f6bf af6d 	bge.w	8006fd4 <__ieee754_pow+0xbc>
 80070fa:	a307      	add	r3, pc, #28	; (adr r3, 8007118 <__ieee754_pow+0x200>)
 80070fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007100:	e79f      	b.n	8007042 <__ieee754_pow+0x12a>
 8007102:	4b0e      	ldr	r3, [pc, #56]	; (800713c <__ieee754_pow+0x224>)
 8007104:	429c      	cmp	r4, r3
 8007106:	ddf4      	ble.n	80070f2 <__ieee754_pow+0x1da>
 8007108:	4b09      	ldr	r3, [pc, #36]	; (8007130 <__ieee754_pow+0x218>)
 800710a:	429c      	cmp	r4, r3
 800710c:	dd18      	ble.n	8007140 <__ieee754_pow+0x228>
 800710e:	f1b9 0f00 	cmp.w	r9, #0
 8007112:	dcf2      	bgt.n	80070fa <__ieee754_pow+0x1e2>
 8007114:	e75e      	b.n	8006fd4 <__ieee754_pow+0xbc>
 8007116:	bf00      	nop
 8007118:	8800759c 	.word	0x8800759c
 800711c:	7e37e43c 	.word	0x7e37e43c
 8007120:	7ff00000 	.word	0x7ff00000
 8007124:	08008b13 	.word	0x08008b13
 8007128:	433fffff 	.word	0x433fffff
 800712c:	3fefffff 	.word	0x3fefffff
 8007130:	3ff00000 	.word	0x3ff00000
 8007134:	3fe00000 	.word	0x3fe00000
 8007138:	41e00000 	.word	0x41e00000
 800713c:	3feffffe 	.word	0x3feffffe
 8007140:	2200      	movs	r2, #0
 8007142:	4b63      	ldr	r3, [pc, #396]	; (80072d0 <__ieee754_pow+0x3b8>)
 8007144:	f7f9 f8a0 	bl	8000288 <__aeabi_dsub>
 8007148:	a355      	add	r3, pc, #340	; (adr r3, 80072a0 <__ieee754_pow+0x388>)
 800714a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714e:	4604      	mov	r4, r0
 8007150:	460d      	mov	r5, r1
 8007152:	f7f9 fa51 	bl	80005f8 <__aeabi_dmul>
 8007156:	a354      	add	r3, pc, #336	; (adr r3, 80072a8 <__ieee754_pow+0x390>)
 8007158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800715c:	4606      	mov	r6, r0
 800715e:	460f      	mov	r7, r1
 8007160:	4620      	mov	r0, r4
 8007162:	4629      	mov	r1, r5
 8007164:	f7f9 fa48 	bl	80005f8 <__aeabi_dmul>
 8007168:	2200      	movs	r2, #0
 800716a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800716e:	4b59      	ldr	r3, [pc, #356]	; (80072d4 <__ieee754_pow+0x3bc>)
 8007170:	4620      	mov	r0, r4
 8007172:	4629      	mov	r1, r5
 8007174:	f7f9 fa40 	bl	80005f8 <__aeabi_dmul>
 8007178:	4602      	mov	r2, r0
 800717a:	460b      	mov	r3, r1
 800717c:	a14c      	add	r1, pc, #304	; (adr r1, 80072b0 <__ieee754_pow+0x398>)
 800717e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007182:	f7f9 f881 	bl	8000288 <__aeabi_dsub>
 8007186:	4622      	mov	r2, r4
 8007188:	462b      	mov	r3, r5
 800718a:	f7f9 fa35 	bl	80005f8 <__aeabi_dmul>
 800718e:	4602      	mov	r2, r0
 8007190:	460b      	mov	r3, r1
 8007192:	2000      	movs	r0, #0
 8007194:	4950      	ldr	r1, [pc, #320]	; (80072d8 <__ieee754_pow+0x3c0>)
 8007196:	f7f9 f877 	bl	8000288 <__aeabi_dsub>
 800719a:	4622      	mov	r2, r4
 800719c:	462b      	mov	r3, r5
 800719e:	4680      	mov	r8, r0
 80071a0:	4689      	mov	r9, r1
 80071a2:	4620      	mov	r0, r4
 80071a4:	4629      	mov	r1, r5
 80071a6:	f7f9 fa27 	bl	80005f8 <__aeabi_dmul>
 80071aa:	4602      	mov	r2, r0
 80071ac:	460b      	mov	r3, r1
 80071ae:	4640      	mov	r0, r8
 80071b0:	4649      	mov	r1, r9
 80071b2:	f7f9 fa21 	bl	80005f8 <__aeabi_dmul>
 80071b6:	a340      	add	r3, pc, #256	; (adr r3, 80072b8 <__ieee754_pow+0x3a0>)
 80071b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071bc:	f7f9 fa1c 	bl	80005f8 <__aeabi_dmul>
 80071c0:	4602      	mov	r2, r0
 80071c2:	460b      	mov	r3, r1
 80071c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071c8:	f7f9 f85e 	bl	8000288 <__aeabi_dsub>
 80071cc:	4602      	mov	r2, r0
 80071ce:	460b      	mov	r3, r1
 80071d0:	4604      	mov	r4, r0
 80071d2:	460d      	mov	r5, r1
 80071d4:	4630      	mov	r0, r6
 80071d6:	4639      	mov	r1, r7
 80071d8:	f7f9 f858 	bl	800028c <__adddf3>
 80071dc:	2000      	movs	r0, #0
 80071de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071e2:	4632      	mov	r2, r6
 80071e4:	463b      	mov	r3, r7
 80071e6:	f7f9 f84f 	bl	8000288 <__aeabi_dsub>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	4620      	mov	r0, r4
 80071f0:	4629      	mov	r1, r5
 80071f2:	f7f9 f849 	bl	8000288 <__aeabi_dsub>
 80071f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80071f8:	f10b 33ff 	add.w	r3, fp, #4294967295
 80071fc:	4313      	orrs	r3, r2
 80071fe:	4606      	mov	r6, r0
 8007200:	460f      	mov	r7, r1
 8007202:	f040 81eb 	bne.w	80075dc <__ieee754_pow+0x6c4>
 8007206:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80072c0 <__ieee754_pow+0x3a8>
 800720a:	e9dd 4500 	ldrd	r4, r5, [sp]
 800720e:	2400      	movs	r4, #0
 8007210:	4622      	mov	r2, r4
 8007212:	462b      	mov	r3, r5
 8007214:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007218:	ed8d 7b02 	vstr	d7, [sp, #8]
 800721c:	f7f9 f834 	bl	8000288 <__aeabi_dsub>
 8007220:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007224:	f7f9 f9e8 	bl	80005f8 <__aeabi_dmul>
 8007228:	e9dd 2300 	ldrd	r2, r3, [sp]
 800722c:	4680      	mov	r8, r0
 800722e:	4689      	mov	r9, r1
 8007230:	4630      	mov	r0, r6
 8007232:	4639      	mov	r1, r7
 8007234:	f7f9 f9e0 	bl	80005f8 <__aeabi_dmul>
 8007238:	4602      	mov	r2, r0
 800723a:	460b      	mov	r3, r1
 800723c:	4640      	mov	r0, r8
 800723e:	4649      	mov	r1, r9
 8007240:	f7f9 f824 	bl	800028c <__adddf3>
 8007244:	4622      	mov	r2, r4
 8007246:	462b      	mov	r3, r5
 8007248:	4680      	mov	r8, r0
 800724a:	4689      	mov	r9, r1
 800724c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007250:	f7f9 f9d2 	bl	80005f8 <__aeabi_dmul>
 8007254:	460b      	mov	r3, r1
 8007256:	4604      	mov	r4, r0
 8007258:	460d      	mov	r5, r1
 800725a:	4602      	mov	r2, r0
 800725c:	4649      	mov	r1, r9
 800725e:	4640      	mov	r0, r8
 8007260:	e9cd 4500 	strd	r4, r5, [sp]
 8007264:	f7f9 f812 	bl	800028c <__adddf3>
 8007268:	4b1c      	ldr	r3, [pc, #112]	; (80072dc <__ieee754_pow+0x3c4>)
 800726a:	4299      	cmp	r1, r3
 800726c:	4606      	mov	r6, r0
 800726e:	460f      	mov	r7, r1
 8007270:	468b      	mov	fp, r1
 8007272:	f340 82f7 	ble.w	8007864 <__ieee754_pow+0x94c>
 8007276:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800727a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800727e:	4303      	orrs	r3, r0
 8007280:	f000 81ea 	beq.w	8007658 <__ieee754_pow+0x740>
 8007284:	a310      	add	r3, pc, #64	; (adr r3, 80072c8 <__ieee754_pow+0x3b0>)
 8007286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800728a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800728e:	f7f9 f9b3 	bl	80005f8 <__aeabi_dmul>
 8007292:	a30d      	add	r3, pc, #52	; (adr r3, 80072c8 <__ieee754_pow+0x3b0>)
 8007294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007298:	e6d5      	b.n	8007046 <__ieee754_pow+0x12e>
 800729a:	bf00      	nop
 800729c:	f3af 8000 	nop.w
 80072a0:	60000000 	.word	0x60000000
 80072a4:	3ff71547 	.word	0x3ff71547
 80072a8:	f85ddf44 	.word	0xf85ddf44
 80072ac:	3e54ae0b 	.word	0x3e54ae0b
 80072b0:	55555555 	.word	0x55555555
 80072b4:	3fd55555 	.word	0x3fd55555
 80072b8:	652b82fe 	.word	0x652b82fe
 80072bc:	3ff71547 	.word	0x3ff71547
 80072c0:	00000000 	.word	0x00000000
 80072c4:	bff00000 	.word	0xbff00000
 80072c8:	8800759c 	.word	0x8800759c
 80072cc:	7e37e43c 	.word	0x7e37e43c
 80072d0:	3ff00000 	.word	0x3ff00000
 80072d4:	3fd00000 	.word	0x3fd00000
 80072d8:	3fe00000 	.word	0x3fe00000
 80072dc:	408fffff 	.word	0x408fffff
 80072e0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80072e4:	f04f 0200 	mov.w	r2, #0
 80072e8:	da05      	bge.n	80072f6 <__ieee754_pow+0x3de>
 80072ea:	4bd3      	ldr	r3, [pc, #844]	; (8007638 <__ieee754_pow+0x720>)
 80072ec:	f7f9 f984 	bl	80005f8 <__aeabi_dmul>
 80072f0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80072f4:	460c      	mov	r4, r1
 80072f6:	1523      	asrs	r3, r4, #20
 80072f8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80072fc:	4413      	add	r3, r2
 80072fe:	9309      	str	r3, [sp, #36]	; 0x24
 8007300:	4bce      	ldr	r3, [pc, #824]	; (800763c <__ieee754_pow+0x724>)
 8007302:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007306:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800730a:	429c      	cmp	r4, r3
 800730c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007310:	dd08      	ble.n	8007324 <__ieee754_pow+0x40c>
 8007312:	4bcb      	ldr	r3, [pc, #812]	; (8007640 <__ieee754_pow+0x728>)
 8007314:	429c      	cmp	r4, r3
 8007316:	f340 815e 	ble.w	80075d6 <__ieee754_pow+0x6be>
 800731a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800731c:	3301      	adds	r3, #1
 800731e:	9309      	str	r3, [sp, #36]	; 0x24
 8007320:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007324:	f04f 0a00 	mov.w	sl, #0
 8007328:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800732c:	930c      	str	r3, [sp, #48]	; 0x30
 800732e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007330:	4bc4      	ldr	r3, [pc, #784]	; (8007644 <__ieee754_pow+0x72c>)
 8007332:	4413      	add	r3, r2
 8007334:	ed93 7b00 	vldr	d7, [r3]
 8007338:	4629      	mov	r1, r5
 800733a:	ec53 2b17 	vmov	r2, r3, d7
 800733e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007342:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007346:	f7f8 ff9f 	bl	8000288 <__aeabi_dsub>
 800734a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800734e:	4606      	mov	r6, r0
 8007350:	460f      	mov	r7, r1
 8007352:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007356:	f7f8 ff99 	bl	800028c <__adddf3>
 800735a:	4602      	mov	r2, r0
 800735c:	460b      	mov	r3, r1
 800735e:	2000      	movs	r0, #0
 8007360:	49b9      	ldr	r1, [pc, #740]	; (8007648 <__ieee754_pow+0x730>)
 8007362:	f7f9 fa73 	bl	800084c <__aeabi_ddiv>
 8007366:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800736a:	4602      	mov	r2, r0
 800736c:	460b      	mov	r3, r1
 800736e:	4630      	mov	r0, r6
 8007370:	4639      	mov	r1, r7
 8007372:	f7f9 f941 	bl	80005f8 <__aeabi_dmul>
 8007376:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800737a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800737e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007382:	2300      	movs	r3, #0
 8007384:	9302      	str	r3, [sp, #8]
 8007386:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800738a:	106d      	asrs	r5, r5, #1
 800738c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007390:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8007394:	2200      	movs	r2, #0
 8007396:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800739a:	4640      	mov	r0, r8
 800739c:	4649      	mov	r1, r9
 800739e:	4614      	mov	r4, r2
 80073a0:	461d      	mov	r5, r3
 80073a2:	f7f9 f929 	bl	80005f8 <__aeabi_dmul>
 80073a6:	4602      	mov	r2, r0
 80073a8:	460b      	mov	r3, r1
 80073aa:	4630      	mov	r0, r6
 80073ac:	4639      	mov	r1, r7
 80073ae:	f7f8 ff6b 	bl	8000288 <__aeabi_dsub>
 80073b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073b6:	4606      	mov	r6, r0
 80073b8:	460f      	mov	r7, r1
 80073ba:	4620      	mov	r0, r4
 80073bc:	4629      	mov	r1, r5
 80073be:	f7f8 ff63 	bl	8000288 <__aeabi_dsub>
 80073c2:	4602      	mov	r2, r0
 80073c4:	460b      	mov	r3, r1
 80073c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80073ca:	f7f8 ff5d 	bl	8000288 <__aeabi_dsub>
 80073ce:	4642      	mov	r2, r8
 80073d0:	464b      	mov	r3, r9
 80073d2:	f7f9 f911 	bl	80005f8 <__aeabi_dmul>
 80073d6:	4602      	mov	r2, r0
 80073d8:	460b      	mov	r3, r1
 80073da:	4630      	mov	r0, r6
 80073dc:	4639      	mov	r1, r7
 80073de:	f7f8 ff53 	bl	8000288 <__aeabi_dsub>
 80073e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80073e6:	f7f9 f907 	bl	80005f8 <__aeabi_dmul>
 80073ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073ee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80073f2:	4610      	mov	r0, r2
 80073f4:	4619      	mov	r1, r3
 80073f6:	f7f9 f8ff 	bl	80005f8 <__aeabi_dmul>
 80073fa:	a37b      	add	r3, pc, #492	; (adr r3, 80075e8 <__ieee754_pow+0x6d0>)
 80073fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007400:	4604      	mov	r4, r0
 8007402:	460d      	mov	r5, r1
 8007404:	f7f9 f8f8 	bl	80005f8 <__aeabi_dmul>
 8007408:	a379      	add	r3, pc, #484	; (adr r3, 80075f0 <__ieee754_pow+0x6d8>)
 800740a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740e:	f7f8 ff3d 	bl	800028c <__adddf3>
 8007412:	4622      	mov	r2, r4
 8007414:	462b      	mov	r3, r5
 8007416:	f7f9 f8ef 	bl	80005f8 <__aeabi_dmul>
 800741a:	a377      	add	r3, pc, #476	; (adr r3, 80075f8 <__ieee754_pow+0x6e0>)
 800741c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007420:	f7f8 ff34 	bl	800028c <__adddf3>
 8007424:	4622      	mov	r2, r4
 8007426:	462b      	mov	r3, r5
 8007428:	f7f9 f8e6 	bl	80005f8 <__aeabi_dmul>
 800742c:	a374      	add	r3, pc, #464	; (adr r3, 8007600 <__ieee754_pow+0x6e8>)
 800742e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007432:	f7f8 ff2b 	bl	800028c <__adddf3>
 8007436:	4622      	mov	r2, r4
 8007438:	462b      	mov	r3, r5
 800743a:	f7f9 f8dd 	bl	80005f8 <__aeabi_dmul>
 800743e:	a372      	add	r3, pc, #456	; (adr r3, 8007608 <__ieee754_pow+0x6f0>)
 8007440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007444:	f7f8 ff22 	bl	800028c <__adddf3>
 8007448:	4622      	mov	r2, r4
 800744a:	462b      	mov	r3, r5
 800744c:	f7f9 f8d4 	bl	80005f8 <__aeabi_dmul>
 8007450:	a36f      	add	r3, pc, #444	; (adr r3, 8007610 <__ieee754_pow+0x6f8>)
 8007452:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007456:	f7f8 ff19 	bl	800028c <__adddf3>
 800745a:	4622      	mov	r2, r4
 800745c:	4606      	mov	r6, r0
 800745e:	460f      	mov	r7, r1
 8007460:	462b      	mov	r3, r5
 8007462:	4620      	mov	r0, r4
 8007464:	4629      	mov	r1, r5
 8007466:	f7f9 f8c7 	bl	80005f8 <__aeabi_dmul>
 800746a:	4602      	mov	r2, r0
 800746c:	460b      	mov	r3, r1
 800746e:	4630      	mov	r0, r6
 8007470:	4639      	mov	r1, r7
 8007472:	f7f9 f8c1 	bl	80005f8 <__aeabi_dmul>
 8007476:	4642      	mov	r2, r8
 8007478:	4604      	mov	r4, r0
 800747a:	460d      	mov	r5, r1
 800747c:	464b      	mov	r3, r9
 800747e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007482:	f7f8 ff03 	bl	800028c <__adddf3>
 8007486:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800748a:	f7f9 f8b5 	bl	80005f8 <__aeabi_dmul>
 800748e:	4622      	mov	r2, r4
 8007490:	462b      	mov	r3, r5
 8007492:	f7f8 fefb 	bl	800028c <__adddf3>
 8007496:	4642      	mov	r2, r8
 8007498:	4606      	mov	r6, r0
 800749a:	460f      	mov	r7, r1
 800749c:	464b      	mov	r3, r9
 800749e:	4640      	mov	r0, r8
 80074a0:	4649      	mov	r1, r9
 80074a2:	f7f9 f8a9 	bl	80005f8 <__aeabi_dmul>
 80074a6:	2200      	movs	r2, #0
 80074a8:	4b68      	ldr	r3, [pc, #416]	; (800764c <__ieee754_pow+0x734>)
 80074aa:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80074ae:	f7f8 feed 	bl	800028c <__adddf3>
 80074b2:	4632      	mov	r2, r6
 80074b4:	463b      	mov	r3, r7
 80074b6:	f7f8 fee9 	bl	800028c <__adddf3>
 80074ba:	9802      	ldr	r0, [sp, #8]
 80074bc:	460d      	mov	r5, r1
 80074be:	4604      	mov	r4, r0
 80074c0:	4602      	mov	r2, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	4640      	mov	r0, r8
 80074c6:	4649      	mov	r1, r9
 80074c8:	f7f9 f896 	bl	80005f8 <__aeabi_dmul>
 80074cc:	2200      	movs	r2, #0
 80074ce:	4680      	mov	r8, r0
 80074d0:	4689      	mov	r9, r1
 80074d2:	4b5e      	ldr	r3, [pc, #376]	; (800764c <__ieee754_pow+0x734>)
 80074d4:	4620      	mov	r0, r4
 80074d6:	4629      	mov	r1, r5
 80074d8:	f7f8 fed6 	bl	8000288 <__aeabi_dsub>
 80074dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80074e0:	f7f8 fed2 	bl	8000288 <__aeabi_dsub>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	4630      	mov	r0, r6
 80074ea:	4639      	mov	r1, r7
 80074ec:	f7f8 fecc 	bl	8000288 <__aeabi_dsub>
 80074f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80074f4:	f7f9 f880 	bl	80005f8 <__aeabi_dmul>
 80074f8:	4622      	mov	r2, r4
 80074fa:	4606      	mov	r6, r0
 80074fc:	460f      	mov	r7, r1
 80074fe:	462b      	mov	r3, r5
 8007500:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007504:	f7f9 f878 	bl	80005f8 <__aeabi_dmul>
 8007508:	4602      	mov	r2, r0
 800750a:	460b      	mov	r3, r1
 800750c:	4630      	mov	r0, r6
 800750e:	4639      	mov	r1, r7
 8007510:	f7f8 febc 	bl	800028c <__adddf3>
 8007514:	4606      	mov	r6, r0
 8007516:	460f      	mov	r7, r1
 8007518:	4602      	mov	r2, r0
 800751a:	460b      	mov	r3, r1
 800751c:	4640      	mov	r0, r8
 800751e:	4649      	mov	r1, r9
 8007520:	f7f8 feb4 	bl	800028c <__adddf3>
 8007524:	9802      	ldr	r0, [sp, #8]
 8007526:	a33c      	add	r3, pc, #240	; (adr r3, 8007618 <__ieee754_pow+0x700>)
 8007528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752c:	4604      	mov	r4, r0
 800752e:	460d      	mov	r5, r1
 8007530:	f7f9 f862 	bl	80005f8 <__aeabi_dmul>
 8007534:	4642      	mov	r2, r8
 8007536:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800753a:	464b      	mov	r3, r9
 800753c:	4620      	mov	r0, r4
 800753e:	4629      	mov	r1, r5
 8007540:	f7f8 fea2 	bl	8000288 <__aeabi_dsub>
 8007544:	4602      	mov	r2, r0
 8007546:	460b      	mov	r3, r1
 8007548:	4630      	mov	r0, r6
 800754a:	4639      	mov	r1, r7
 800754c:	f7f8 fe9c 	bl	8000288 <__aeabi_dsub>
 8007550:	a333      	add	r3, pc, #204	; (adr r3, 8007620 <__ieee754_pow+0x708>)
 8007552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007556:	f7f9 f84f 	bl	80005f8 <__aeabi_dmul>
 800755a:	a333      	add	r3, pc, #204	; (adr r3, 8007628 <__ieee754_pow+0x710>)
 800755c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007560:	4606      	mov	r6, r0
 8007562:	460f      	mov	r7, r1
 8007564:	4620      	mov	r0, r4
 8007566:	4629      	mov	r1, r5
 8007568:	f7f9 f846 	bl	80005f8 <__aeabi_dmul>
 800756c:	4602      	mov	r2, r0
 800756e:	460b      	mov	r3, r1
 8007570:	4630      	mov	r0, r6
 8007572:	4639      	mov	r1, r7
 8007574:	f7f8 fe8a 	bl	800028c <__adddf3>
 8007578:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800757a:	4b35      	ldr	r3, [pc, #212]	; (8007650 <__ieee754_pow+0x738>)
 800757c:	4413      	add	r3, r2
 800757e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007582:	f7f8 fe83 	bl	800028c <__adddf3>
 8007586:	4604      	mov	r4, r0
 8007588:	9809      	ldr	r0, [sp, #36]	; 0x24
 800758a:	460d      	mov	r5, r1
 800758c:	f7f8 ffca 	bl	8000524 <__aeabi_i2d>
 8007590:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007592:	4b30      	ldr	r3, [pc, #192]	; (8007654 <__ieee754_pow+0x73c>)
 8007594:	4413      	add	r3, r2
 8007596:	e9d3 8900 	ldrd	r8, r9, [r3]
 800759a:	4606      	mov	r6, r0
 800759c:	460f      	mov	r7, r1
 800759e:	4622      	mov	r2, r4
 80075a0:	462b      	mov	r3, r5
 80075a2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075a6:	f7f8 fe71 	bl	800028c <__adddf3>
 80075aa:	4642      	mov	r2, r8
 80075ac:	464b      	mov	r3, r9
 80075ae:	f7f8 fe6d 	bl	800028c <__adddf3>
 80075b2:	4632      	mov	r2, r6
 80075b4:	463b      	mov	r3, r7
 80075b6:	f7f8 fe69 	bl	800028c <__adddf3>
 80075ba:	9802      	ldr	r0, [sp, #8]
 80075bc:	4632      	mov	r2, r6
 80075be:	463b      	mov	r3, r7
 80075c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075c4:	f7f8 fe60 	bl	8000288 <__aeabi_dsub>
 80075c8:	4642      	mov	r2, r8
 80075ca:	464b      	mov	r3, r9
 80075cc:	f7f8 fe5c 	bl	8000288 <__aeabi_dsub>
 80075d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075d4:	e607      	b.n	80071e6 <__ieee754_pow+0x2ce>
 80075d6:	f04f 0a01 	mov.w	sl, #1
 80075da:	e6a5      	b.n	8007328 <__ieee754_pow+0x410>
 80075dc:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8007630 <__ieee754_pow+0x718>
 80075e0:	e613      	b.n	800720a <__ieee754_pow+0x2f2>
 80075e2:	bf00      	nop
 80075e4:	f3af 8000 	nop.w
 80075e8:	4a454eef 	.word	0x4a454eef
 80075ec:	3fca7e28 	.word	0x3fca7e28
 80075f0:	93c9db65 	.word	0x93c9db65
 80075f4:	3fcd864a 	.word	0x3fcd864a
 80075f8:	a91d4101 	.word	0xa91d4101
 80075fc:	3fd17460 	.word	0x3fd17460
 8007600:	518f264d 	.word	0x518f264d
 8007604:	3fd55555 	.word	0x3fd55555
 8007608:	db6fabff 	.word	0xdb6fabff
 800760c:	3fdb6db6 	.word	0x3fdb6db6
 8007610:	33333303 	.word	0x33333303
 8007614:	3fe33333 	.word	0x3fe33333
 8007618:	e0000000 	.word	0xe0000000
 800761c:	3feec709 	.word	0x3feec709
 8007620:	dc3a03fd 	.word	0xdc3a03fd
 8007624:	3feec709 	.word	0x3feec709
 8007628:	145b01f5 	.word	0x145b01f5
 800762c:	be3e2fe0 	.word	0xbe3e2fe0
 8007630:	00000000 	.word	0x00000000
 8007634:	3ff00000 	.word	0x3ff00000
 8007638:	43400000 	.word	0x43400000
 800763c:	0003988e 	.word	0x0003988e
 8007640:	000bb679 	.word	0x000bb679
 8007644:	08008c80 	.word	0x08008c80
 8007648:	3ff00000 	.word	0x3ff00000
 800764c:	40080000 	.word	0x40080000
 8007650:	08008ca0 	.word	0x08008ca0
 8007654:	08008c90 	.word	0x08008c90
 8007658:	a3b4      	add	r3, pc, #720	; (adr r3, 800792c <__ieee754_pow+0xa14>)
 800765a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800765e:	4640      	mov	r0, r8
 8007660:	4649      	mov	r1, r9
 8007662:	f7f8 fe13 	bl	800028c <__adddf3>
 8007666:	4622      	mov	r2, r4
 8007668:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800766c:	462b      	mov	r3, r5
 800766e:	4630      	mov	r0, r6
 8007670:	4639      	mov	r1, r7
 8007672:	f7f8 fe09 	bl	8000288 <__aeabi_dsub>
 8007676:	4602      	mov	r2, r0
 8007678:	460b      	mov	r3, r1
 800767a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800767e:	f7f9 fa4b 	bl	8000b18 <__aeabi_dcmpgt>
 8007682:	2800      	cmp	r0, #0
 8007684:	f47f adfe 	bne.w	8007284 <__ieee754_pow+0x36c>
 8007688:	4aa3      	ldr	r2, [pc, #652]	; (8007918 <__ieee754_pow+0xa00>)
 800768a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800768e:	4293      	cmp	r3, r2
 8007690:	f340 810a 	ble.w	80078a8 <__ieee754_pow+0x990>
 8007694:	151b      	asrs	r3, r3, #20
 8007696:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800769a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800769e:	fa4a f303 	asr.w	r3, sl, r3
 80076a2:	445b      	add	r3, fp
 80076a4:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80076a8:	4e9c      	ldr	r6, [pc, #624]	; (800791c <__ieee754_pow+0xa04>)
 80076aa:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80076ae:	4116      	asrs	r6, r2
 80076b0:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80076b4:	2000      	movs	r0, #0
 80076b6:	ea23 0106 	bic.w	r1, r3, r6
 80076ba:	f1c2 0214 	rsb	r2, r2, #20
 80076be:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80076c2:	fa4a fa02 	asr.w	sl, sl, r2
 80076c6:	f1bb 0f00 	cmp.w	fp, #0
 80076ca:	4602      	mov	r2, r0
 80076cc:	460b      	mov	r3, r1
 80076ce:	4620      	mov	r0, r4
 80076d0:	4629      	mov	r1, r5
 80076d2:	bfb8      	it	lt
 80076d4:	f1ca 0a00 	rsblt	sl, sl, #0
 80076d8:	f7f8 fdd6 	bl	8000288 <__aeabi_dsub>
 80076dc:	e9cd 0100 	strd	r0, r1, [sp]
 80076e0:	4642      	mov	r2, r8
 80076e2:	464b      	mov	r3, r9
 80076e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076e8:	f7f8 fdd0 	bl	800028c <__adddf3>
 80076ec:	2000      	movs	r0, #0
 80076ee:	a378      	add	r3, pc, #480	; (adr r3, 80078d0 <__ieee754_pow+0x9b8>)
 80076f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f4:	4604      	mov	r4, r0
 80076f6:	460d      	mov	r5, r1
 80076f8:	f7f8 ff7e 	bl	80005f8 <__aeabi_dmul>
 80076fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007700:	4606      	mov	r6, r0
 8007702:	460f      	mov	r7, r1
 8007704:	4620      	mov	r0, r4
 8007706:	4629      	mov	r1, r5
 8007708:	f7f8 fdbe 	bl	8000288 <__aeabi_dsub>
 800770c:	4602      	mov	r2, r0
 800770e:	460b      	mov	r3, r1
 8007710:	4640      	mov	r0, r8
 8007712:	4649      	mov	r1, r9
 8007714:	f7f8 fdb8 	bl	8000288 <__aeabi_dsub>
 8007718:	a36f      	add	r3, pc, #444	; (adr r3, 80078d8 <__ieee754_pow+0x9c0>)
 800771a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771e:	f7f8 ff6b 	bl	80005f8 <__aeabi_dmul>
 8007722:	a36f      	add	r3, pc, #444	; (adr r3, 80078e0 <__ieee754_pow+0x9c8>)
 8007724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007728:	4680      	mov	r8, r0
 800772a:	4689      	mov	r9, r1
 800772c:	4620      	mov	r0, r4
 800772e:	4629      	mov	r1, r5
 8007730:	f7f8 ff62 	bl	80005f8 <__aeabi_dmul>
 8007734:	4602      	mov	r2, r0
 8007736:	460b      	mov	r3, r1
 8007738:	4640      	mov	r0, r8
 800773a:	4649      	mov	r1, r9
 800773c:	f7f8 fda6 	bl	800028c <__adddf3>
 8007740:	4604      	mov	r4, r0
 8007742:	460d      	mov	r5, r1
 8007744:	4602      	mov	r2, r0
 8007746:	460b      	mov	r3, r1
 8007748:	4630      	mov	r0, r6
 800774a:	4639      	mov	r1, r7
 800774c:	f7f8 fd9e 	bl	800028c <__adddf3>
 8007750:	4632      	mov	r2, r6
 8007752:	463b      	mov	r3, r7
 8007754:	4680      	mov	r8, r0
 8007756:	4689      	mov	r9, r1
 8007758:	f7f8 fd96 	bl	8000288 <__aeabi_dsub>
 800775c:	4602      	mov	r2, r0
 800775e:	460b      	mov	r3, r1
 8007760:	4620      	mov	r0, r4
 8007762:	4629      	mov	r1, r5
 8007764:	f7f8 fd90 	bl	8000288 <__aeabi_dsub>
 8007768:	4642      	mov	r2, r8
 800776a:	4606      	mov	r6, r0
 800776c:	460f      	mov	r7, r1
 800776e:	464b      	mov	r3, r9
 8007770:	4640      	mov	r0, r8
 8007772:	4649      	mov	r1, r9
 8007774:	f7f8 ff40 	bl	80005f8 <__aeabi_dmul>
 8007778:	a35b      	add	r3, pc, #364	; (adr r3, 80078e8 <__ieee754_pow+0x9d0>)
 800777a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777e:	4604      	mov	r4, r0
 8007780:	460d      	mov	r5, r1
 8007782:	f7f8 ff39 	bl	80005f8 <__aeabi_dmul>
 8007786:	a35a      	add	r3, pc, #360	; (adr r3, 80078f0 <__ieee754_pow+0x9d8>)
 8007788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778c:	f7f8 fd7c 	bl	8000288 <__aeabi_dsub>
 8007790:	4622      	mov	r2, r4
 8007792:	462b      	mov	r3, r5
 8007794:	f7f8 ff30 	bl	80005f8 <__aeabi_dmul>
 8007798:	a357      	add	r3, pc, #348	; (adr r3, 80078f8 <__ieee754_pow+0x9e0>)
 800779a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800779e:	f7f8 fd75 	bl	800028c <__adddf3>
 80077a2:	4622      	mov	r2, r4
 80077a4:	462b      	mov	r3, r5
 80077a6:	f7f8 ff27 	bl	80005f8 <__aeabi_dmul>
 80077aa:	a355      	add	r3, pc, #340	; (adr r3, 8007900 <__ieee754_pow+0x9e8>)
 80077ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b0:	f7f8 fd6a 	bl	8000288 <__aeabi_dsub>
 80077b4:	4622      	mov	r2, r4
 80077b6:	462b      	mov	r3, r5
 80077b8:	f7f8 ff1e 	bl	80005f8 <__aeabi_dmul>
 80077bc:	a352      	add	r3, pc, #328	; (adr r3, 8007908 <__ieee754_pow+0x9f0>)
 80077be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c2:	f7f8 fd63 	bl	800028c <__adddf3>
 80077c6:	4622      	mov	r2, r4
 80077c8:	462b      	mov	r3, r5
 80077ca:	f7f8 ff15 	bl	80005f8 <__aeabi_dmul>
 80077ce:	4602      	mov	r2, r0
 80077d0:	460b      	mov	r3, r1
 80077d2:	4640      	mov	r0, r8
 80077d4:	4649      	mov	r1, r9
 80077d6:	f7f8 fd57 	bl	8000288 <__aeabi_dsub>
 80077da:	4604      	mov	r4, r0
 80077dc:	460d      	mov	r5, r1
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	4640      	mov	r0, r8
 80077e4:	4649      	mov	r1, r9
 80077e6:	f7f8 ff07 	bl	80005f8 <__aeabi_dmul>
 80077ea:	2200      	movs	r2, #0
 80077ec:	e9cd 0100 	strd	r0, r1, [sp]
 80077f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80077f4:	4620      	mov	r0, r4
 80077f6:	4629      	mov	r1, r5
 80077f8:	f7f8 fd46 	bl	8000288 <__aeabi_dsub>
 80077fc:	4602      	mov	r2, r0
 80077fe:	460b      	mov	r3, r1
 8007800:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007804:	f7f9 f822 	bl	800084c <__aeabi_ddiv>
 8007808:	4632      	mov	r2, r6
 800780a:	4604      	mov	r4, r0
 800780c:	460d      	mov	r5, r1
 800780e:	463b      	mov	r3, r7
 8007810:	4640      	mov	r0, r8
 8007812:	4649      	mov	r1, r9
 8007814:	f7f8 fef0 	bl	80005f8 <__aeabi_dmul>
 8007818:	4632      	mov	r2, r6
 800781a:	463b      	mov	r3, r7
 800781c:	f7f8 fd36 	bl	800028c <__adddf3>
 8007820:	4602      	mov	r2, r0
 8007822:	460b      	mov	r3, r1
 8007824:	4620      	mov	r0, r4
 8007826:	4629      	mov	r1, r5
 8007828:	f7f8 fd2e 	bl	8000288 <__aeabi_dsub>
 800782c:	4642      	mov	r2, r8
 800782e:	464b      	mov	r3, r9
 8007830:	f7f8 fd2a 	bl	8000288 <__aeabi_dsub>
 8007834:	4602      	mov	r2, r0
 8007836:	460b      	mov	r3, r1
 8007838:	2000      	movs	r0, #0
 800783a:	4939      	ldr	r1, [pc, #228]	; (8007920 <__ieee754_pow+0xa08>)
 800783c:	f7f8 fd24 	bl	8000288 <__aeabi_dsub>
 8007840:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8007844:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8007848:	4602      	mov	r2, r0
 800784a:	460b      	mov	r3, r1
 800784c:	da2f      	bge.n	80078ae <__ieee754_pow+0x996>
 800784e:	4650      	mov	r0, sl
 8007850:	ec43 2b10 	vmov	d0, r2, r3
 8007854:	f000 fffc 	bl	8008850 <scalbn>
 8007858:	ec51 0b10 	vmov	r0, r1, d0
 800785c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007860:	f7ff bbf1 	b.w	8007046 <__ieee754_pow+0x12e>
 8007864:	4b2f      	ldr	r3, [pc, #188]	; (8007924 <__ieee754_pow+0xa0c>)
 8007866:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800786a:	429e      	cmp	r6, r3
 800786c:	f77f af0c 	ble.w	8007688 <__ieee754_pow+0x770>
 8007870:	4b2d      	ldr	r3, [pc, #180]	; (8007928 <__ieee754_pow+0xa10>)
 8007872:	440b      	add	r3, r1
 8007874:	4303      	orrs	r3, r0
 8007876:	d00b      	beq.n	8007890 <__ieee754_pow+0x978>
 8007878:	a325      	add	r3, pc, #148	; (adr r3, 8007910 <__ieee754_pow+0x9f8>)
 800787a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007882:	f7f8 feb9 	bl	80005f8 <__aeabi_dmul>
 8007886:	a322      	add	r3, pc, #136	; (adr r3, 8007910 <__ieee754_pow+0x9f8>)
 8007888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788c:	f7ff bbdb 	b.w	8007046 <__ieee754_pow+0x12e>
 8007890:	4622      	mov	r2, r4
 8007892:	462b      	mov	r3, r5
 8007894:	f7f8 fcf8 	bl	8000288 <__aeabi_dsub>
 8007898:	4642      	mov	r2, r8
 800789a:	464b      	mov	r3, r9
 800789c:	f7f9 f932 	bl	8000b04 <__aeabi_dcmpge>
 80078a0:	2800      	cmp	r0, #0
 80078a2:	f43f aef1 	beq.w	8007688 <__ieee754_pow+0x770>
 80078a6:	e7e7      	b.n	8007878 <__ieee754_pow+0x960>
 80078a8:	f04f 0a00 	mov.w	sl, #0
 80078ac:	e718      	b.n	80076e0 <__ieee754_pow+0x7c8>
 80078ae:	4621      	mov	r1, r4
 80078b0:	e7d4      	b.n	800785c <__ieee754_pow+0x944>
 80078b2:	2000      	movs	r0, #0
 80078b4:	491a      	ldr	r1, [pc, #104]	; (8007920 <__ieee754_pow+0xa08>)
 80078b6:	f7ff bb8f 	b.w	8006fd8 <__ieee754_pow+0xc0>
 80078ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 80078be:	f7ff bb8b 	b.w	8006fd8 <__ieee754_pow+0xc0>
 80078c2:	4630      	mov	r0, r6
 80078c4:	4639      	mov	r1, r7
 80078c6:	f7ff bb87 	b.w	8006fd8 <__ieee754_pow+0xc0>
 80078ca:	4693      	mov	fp, r2
 80078cc:	f7ff bb98 	b.w	8007000 <__ieee754_pow+0xe8>
 80078d0:	00000000 	.word	0x00000000
 80078d4:	3fe62e43 	.word	0x3fe62e43
 80078d8:	fefa39ef 	.word	0xfefa39ef
 80078dc:	3fe62e42 	.word	0x3fe62e42
 80078e0:	0ca86c39 	.word	0x0ca86c39
 80078e4:	be205c61 	.word	0xbe205c61
 80078e8:	72bea4d0 	.word	0x72bea4d0
 80078ec:	3e663769 	.word	0x3e663769
 80078f0:	c5d26bf1 	.word	0xc5d26bf1
 80078f4:	3ebbbd41 	.word	0x3ebbbd41
 80078f8:	af25de2c 	.word	0xaf25de2c
 80078fc:	3f11566a 	.word	0x3f11566a
 8007900:	16bebd93 	.word	0x16bebd93
 8007904:	3f66c16c 	.word	0x3f66c16c
 8007908:	5555553e 	.word	0x5555553e
 800790c:	3fc55555 	.word	0x3fc55555
 8007910:	c2f8f359 	.word	0xc2f8f359
 8007914:	01a56e1f 	.word	0x01a56e1f
 8007918:	3fe00000 	.word	0x3fe00000
 800791c:	000fffff 	.word	0x000fffff
 8007920:	3ff00000 	.word	0x3ff00000
 8007924:	4090cbff 	.word	0x4090cbff
 8007928:	3f6f3400 	.word	0x3f6f3400
 800792c:	652b82fe 	.word	0x652b82fe
 8007930:	3c971547 	.word	0x3c971547

08007934 <__ieee754_sqrt>:
 8007934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007938:	4955      	ldr	r1, [pc, #340]	; (8007a90 <__ieee754_sqrt+0x15c>)
 800793a:	ec55 4b10 	vmov	r4, r5, d0
 800793e:	43a9      	bics	r1, r5
 8007940:	462b      	mov	r3, r5
 8007942:	462a      	mov	r2, r5
 8007944:	d112      	bne.n	800796c <__ieee754_sqrt+0x38>
 8007946:	ee10 2a10 	vmov	r2, s0
 800794a:	ee10 0a10 	vmov	r0, s0
 800794e:	4629      	mov	r1, r5
 8007950:	f7f8 fe52 	bl	80005f8 <__aeabi_dmul>
 8007954:	4602      	mov	r2, r0
 8007956:	460b      	mov	r3, r1
 8007958:	4620      	mov	r0, r4
 800795a:	4629      	mov	r1, r5
 800795c:	f7f8 fc96 	bl	800028c <__adddf3>
 8007960:	4604      	mov	r4, r0
 8007962:	460d      	mov	r5, r1
 8007964:	ec45 4b10 	vmov	d0, r4, r5
 8007968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800796c:	2d00      	cmp	r5, #0
 800796e:	ee10 0a10 	vmov	r0, s0
 8007972:	4621      	mov	r1, r4
 8007974:	dc0f      	bgt.n	8007996 <__ieee754_sqrt+0x62>
 8007976:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800797a:	4330      	orrs	r0, r6
 800797c:	d0f2      	beq.n	8007964 <__ieee754_sqrt+0x30>
 800797e:	b155      	cbz	r5, 8007996 <__ieee754_sqrt+0x62>
 8007980:	ee10 2a10 	vmov	r2, s0
 8007984:	4620      	mov	r0, r4
 8007986:	4629      	mov	r1, r5
 8007988:	f7f8 fc7e 	bl	8000288 <__aeabi_dsub>
 800798c:	4602      	mov	r2, r0
 800798e:	460b      	mov	r3, r1
 8007990:	f7f8 ff5c 	bl	800084c <__aeabi_ddiv>
 8007994:	e7e4      	b.n	8007960 <__ieee754_sqrt+0x2c>
 8007996:	151b      	asrs	r3, r3, #20
 8007998:	d073      	beq.n	8007a82 <__ieee754_sqrt+0x14e>
 800799a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800799e:	07dd      	lsls	r5, r3, #31
 80079a0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80079a4:	bf48      	it	mi
 80079a6:	0fc8      	lsrmi	r0, r1, #31
 80079a8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80079ac:	bf44      	itt	mi
 80079ae:	0049      	lslmi	r1, r1, #1
 80079b0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 80079b4:	2500      	movs	r5, #0
 80079b6:	1058      	asrs	r0, r3, #1
 80079b8:	0fcb      	lsrs	r3, r1, #31
 80079ba:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 80079be:	0049      	lsls	r1, r1, #1
 80079c0:	2316      	movs	r3, #22
 80079c2:	462c      	mov	r4, r5
 80079c4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80079c8:	19a7      	adds	r7, r4, r6
 80079ca:	4297      	cmp	r7, r2
 80079cc:	bfde      	ittt	le
 80079ce:	19bc      	addle	r4, r7, r6
 80079d0:	1bd2      	suble	r2, r2, r7
 80079d2:	19ad      	addle	r5, r5, r6
 80079d4:	0fcf      	lsrs	r7, r1, #31
 80079d6:	3b01      	subs	r3, #1
 80079d8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80079dc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80079e0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80079e4:	d1f0      	bne.n	80079c8 <__ieee754_sqrt+0x94>
 80079e6:	f04f 0c20 	mov.w	ip, #32
 80079ea:	469e      	mov	lr, r3
 80079ec:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80079f0:	42a2      	cmp	r2, r4
 80079f2:	eb06 070e 	add.w	r7, r6, lr
 80079f6:	dc02      	bgt.n	80079fe <__ieee754_sqrt+0xca>
 80079f8:	d112      	bne.n	8007a20 <__ieee754_sqrt+0xec>
 80079fa:	428f      	cmp	r7, r1
 80079fc:	d810      	bhi.n	8007a20 <__ieee754_sqrt+0xec>
 80079fe:	2f00      	cmp	r7, #0
 8007a00:	eb07 0e06 	add.w	lr, r7, r6
 8007a04:	da42      	bge.n	8007a8c <__ieee754_sqrt+0x158>
 8007a06:	f1be 0f00 	cmp.w	lr, #0
 8007a0a:	db3f      	blt.n	8007a8c <__ieee754_sqrt+0x158>
 8007a0c:	f104 0801 	add.w	r8, r4, #1
 8007a10:	1b12      	subs	r2, r2, r4
 8007a12:	428f      	cmp	r7, r1
 8007a14:	bf88      	it	hi
 8007a16:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8007a1a:	1bc9      	subs	r1, r1, r7
 8007a1c:	4433      	add	r3, r6
 8007a1e:	4644      	mov	r4, r8
 8007a20:	0052      	lsls	r2, r2, #1
 8007a22:	f1bc 0c01 	subs.w	ip, ip, #1
 8007a26:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8007a2a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007a2e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007a32:	d1dd      	bne.n	80079f0 <__ieee754_sqrt+0xbc>
 8007a34:	430a      	orrs	r2, r1
 8007a36:	d006      	beq.n	8007a46 <__ieee754_sqrt+0x112>
 8007a38:	1c5c      	adds	r4, r3, #1
 8007a3a:	bf13      	iteet	ne
 8007a3c:	3301      	addne	r3, #1
 8007a3e:	3501      	addeq	r5, #1
 8007a40:	4663      	moveq	r3, ip
 8007a42:	f023 0301 	bicne.w	r3, r3, #1
 8007a46:	106a      	asrs	r2, r5, #1
 8007a48:	085b      	lsrs	r3, r3, #1
 8007a4a:	07e9      	lsls	r1, r5, #31
 8007a4c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007a50:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007a54:	bf48      	it	mi
 8007a56:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007a5a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8007a5e:	461c      	mov	r4, r3
 8007a60:	e780      	b.n	8007964 <__ieee754_sqrt+0x30>
 8007a62:	0aca      	lsrs	r2, r1, #11
 8007a64:	3815      	subs	r0, #21
 8007a66:	0549      	lsls	r1, r1, #21
 8007a68:	2a00      	cmp	r2, #0
 8007a6a:	d0fa      	beq.n	8007a62 <__ieee754_sqrt+0x12e>
 8007a6c:	02d6      	lsls	r6, r2, #11
 8007a6e:	d50a      	bpl.n	8007a86 <__ieee754_sqrt+0x152>
 8007a70:	f1c3 0420 	rsb	r4, r3, #32
 8007a74:	fa21 f404 	lsr.w	r4, r1, r4
 8007a78:	1e5d      	subs	r5, r3, #1
 8007a7a:	4099      	lsls	r1, r3
 8007a7c:	4322      	orrs	r2, r4
 8007a7e:	1b43      	subs	r3, r0, r5
 8007a80:	e78b      	b.n	800799a <__ieee754_sqrt+0x66>
 8007a82:	4618      	mov	r0, r3
 8007a84:	e7f0      	b.n	8007a68 <__ieee754_sqrt+0x134>
 8007a86:	0052      	lsls	r2, r2, #1
 8007a88:	3301      	adds	r3, #1
 8007a8a:	e7ef      	b.n	8007a6c <__ieee754_sqrt+0x138>
 8007a8c:	46a0      	mov	r8, r4
 8007a8e:	e7bf      	b.n	8007a10 <__ieee754_sqrt+0xdc>
 8007a90:	7ff00000 	.word	0x7ff00000

08007a94 <__ieee754_acosf>:
 8007a94:	b508      	push	{r3, lr}
 8007a96:	ee10 3a10 	vmov	r3, s0
 8007a9a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007a9e:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8007aa2:	ed2d 8b0c 	vpush	{d8-d13}
 8007aa6:	d10a      	bne.n	8007abe <__ieee754_acosf+0x2a>
 8007aa8:	ed9f 0a67 	vldr	s0, [pc, #412]	; 8007c48 <__ieee754_acosf+0x1b4>
 8007aac:	ed9f 8a67 	vldr	s16, [pc, #412]	; 8007c4c <__ieee754_acosf+0x1b8>
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	bfd8      	it	le
 8007ab4:	eeb0 0a48 	vmovle.f32	s0, s16
 8007ab8:	ecbd 8b0c 	vpop	{d8-d13}
 8007abc:	bd08      	pop	{r3, pc}
 8007abe:	dd04      	ble.n	8007aca <__ieee754_acosf+0x36>
 8007ac0:	ee30 8a40 	vsub.f32	s16, s0, s0
 8007ac4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8007ac8:	e7f6      	b.n	8007ab8 <__ieee754_acosf+0x24>
 8007aca:	f1b2 5f7c 	cmp.w	r2, #1056964608	; 0x3f000000
 8007ace:	da3e      	bge.n	8007b4e <__ieee754_acosf+0xba>
 8007ad0:	f1b2 5f0c 	cmp.w	r2, #587202560	; 0x23000000
 8007ad4:	f340 80b5 	ble.w	8007c42 <__ieee754_acosf+0x1ae>
 8007ad8:	ee60 7a00 	vmul.f32	s15, s0, s0
 8007adc:	eddf 6a5c 	vldr	s13, [pc, #368]	; 8007c50 <__ieee754_acosf+0x1bc>
 8007ae0:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8007c54 <__ieee754_acosf+0x1c0>
 8007ae4:	ed9f 6a5c 	vldr	s12, [pc, #368]	; 8007c58 <__ieee754_acosf+0x1c4>
 8007ae8:	ed9f 8a5c 	vldr	s16, [pc, #368]	; 8007c5c <__ieee754_acosf+0x1c8>
 8007aec:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8007af0:	eddf 6a5b 	vldr	s13, [pc, #364]	; 8007c60 <__ieee754_acosf+0x1cc>
 8007af4:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007af8:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8007c64 <__ieee754_acosf+0x1d0>
 8007afc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007b00:	eddf 6a59 	vldr	s13, [pc, #356]	; 8007c68 <__ieee754_acosf+0x1d4>
 8007b04:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007b08:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8007c6c <__ieee754_acosf+0x1d8>
 8007b0c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007b10:	eddf 6a57 	vldr	s13, [pc, #348]	; 8007c70 <__ieee754_acosf+0x1dc>
 8007b14:	eea7 6aa6 	vfma.f32	s12, s15, s13
 8007b18:	eddf 6a56 	vldr	s13, [pc, #344]	; 8007c74 <__ieee754_acosf+0x1e0>
 8007b1c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8007b20:	ed9f 6a55 	vldr	s12, [pc, #340]	; 8007c78 <__ieee754_acosf+0x1e4>
 8007b24:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8007b28:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007b2c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8007b30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007b34:	eef0 7a66 	vmov.f32	s15, s13
 8007b38:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007b3c:	eea0 8a66 	vfms.f32	s16, s0, s13
 8007b40:	ee30 8a48 	vsub.f32	s16, s0, s16
 8007b44:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8007c7c <__ieee754_acosf+0x1e8>
 8007b48:	ee30 0a48 	vsub.f32	s0, s0, s16
 8007b4c:	e7b4      	b.n	8007ab8 <__ieee754_acosf+0x24>
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	eddf da3f 	vldr	s27, [pc, #252]	; 8007c50 <__ieee754_acosf+0x1bc>
 8007b54:	eddf ca3f 	vldr	s25, [pc, #252]	; 8007c54 <__ieee754_acosf+0x1c0>
 8007b58:	ed9f ca41 	vldr	s24, [pc, #260]	; 8007c60 <__ieee754_acosf+0x1cc>
 8007b5c:	eddf ba41 	vldr	s23, [pc, #260]	; 8007c64 <__ieee754_acosf+0x1d0>
 8007b60:	ed9f ba41 	vldr	s22, [pc, #260]	; 8007c68 <__ieee754_acosf+0x1d4>
 8007b64:	eddf 8a41 	vldr	s17, [pc, #260]	; 8007c6c <__ieee754_acosf+0x1d8>
 8007b68:	ed9f da41 	vldr	s26, [pc, #260]	; 8007c70 <__ieee754_acosf+0x1dc>
 8007b6c:	eddf aa3a 	vldr	s21, [pc, #232]	; 8007c58 <__ieee754_acosf+0x1c4>
 8007b70:	ed9f aa40 	vldr	s20, [pc, #256]	; 8007c74 <__ieee754_acosf+0x1e0>
 8007b74:	eddf 9a40 	vldr	s19, [pc, #256]	; 8007c78 <__ieee754_acosf+0x1e4>
 8007b78:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8007b7c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007b80:	da28      	bge.n	8007bd4 <__ieee754_acosf+0x140>
 8007b82:	ee30 0a09 	vadd.f32	s0, s0, s18
 8007b86:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007b8a:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8007b8e:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8007b92:	eeac ca80 	vfma.f32	s24, s25, s0
 8007b96:	eeaa aa80 	vfma.f32	s20, s21, s0
 8007b9a:	eeec ba00 	vfma.f32	s23, s24, s0
 8007b9e:	eeea 9a00 	vfma.f32	s19, s20, s0
 8007ba2:	eeab ba80 	vfma.f32	s22, s23, s0
 8007ba6:	eea9 9a80 	vfma.f32	s18, s19, s0
 8007baa:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8007bae:	ee68 8a80 	vmul.f32	s17, s17, s0
 8007bb2:	f000 fa7f 	bl	80080b4 <__ieee754_sqrtf>
 8007bb6:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8007bba:	eddf 7a31 	vldr	s15, [pc, #196]	; 8007c80 <__ieee754_acosf+0x1ec>
 8007bbe:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007bc2:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007bc6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007bca:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8007c84 <__ieee754_acosf+0x1f0>
 8007bce:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8007bd2:	e771      	b.n	8007ab8 <__ieee754_acosf+0x24>
 8007bd4:	ee39 8a40 	vsub.f32	s16, s18, s0
 8007bd8:	ee28 8a27 	vmul.f32	s16, s16, s15
 8007bdc:	eeb0 0a48 	vmov.f32	s0, s16
 8007be0:	f000 fa68 	bl	80080b4 <__ieee754_sqrtf>
 8007be4:	eee8 ca2d 	vfma.f32	s25, s16, s27
 8007be8:	eee8 aa0d 	vfma.f32	s21, s16, s26
 8007bec:	eeac ca88 	vfma.f32	s24, s25, s16
 8007bf0:	eeaa aa88 	vfma.f32	s20, s21, s16
 8007bf4:	eeec ba08 	vfma.f32	s23, s24, s16
 8007bf8:	ee10 3a10 	vmov	r3, s0
 8007bfc:	eeab ba88 	vfma.f32	s22, s23, s16
 8007c00:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007c04:	f023 030f 	bic.w	r3, r3, #15
 8007c08:	eeea 9a08 	vfma.f32	s19, s20, s16
 8007c0c:	ee07 3a90 	vmov	s15, r3
 8007c10:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8007c14:	eeb0 6a48 	vmov.f32	s12, s16
 8007c18:	eea7 6ae7 	vfms.f32	s12, s15, s15
 8007c1c:	eea9 9a88 	vfma.f32	s18, s19, s16
 8007c20:	ee70 6a27 	vadd.f32	s13, s0, s15
 8007c24:	ee68 8a88 	vmul.f32	s17, s17, s16
 8007c28:	eeb0 7a40 	vmov.f32	s14, s0
 8007c2c:	ee86 0a26 	vdiv.f32	s0, s12, s13
 8007c30:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8007c34:	eea7 0a26 	vfma.f32	s0, s14, s13
 8007c38:	ee30 0a27 	vadd.f32	s0, s0, s15
 8007c3c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007c40:	e73a      	b.n	8007ab8 <__ieee754_acosf+0x24>
 8007c42:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8007c88 <__ieee754_acosf+0x1f4>
 8007c46:	e737      	b.n	8007ab8 <__ieee754_acosf+0x24>
 8007c48:	00000000 	.word	0x00000000
 8007c4c:	40490fdb 	.word	0x40490fdb
 8007c50:	3811ef08 	.word	0x3811ef08
 8007c54:	3a4f7f04 	.word	0x3a4f7f04
 8007c58:	bf303361 	.word	0xbf303361
 8007c5c:	33a22168 	.word	0x33a22168
 8007c60:	bd241146 	.word	0xbd241146
 8007c64:	3e4e0aa8 	.word	0x3e4e0aa8
 8007c68:	bea6b090 	.word	0xbea6b090
 8007c6c:	3e2aaaab 	.word	0x3e2aaaab
 8007c70:	3d9dc62e 	.word	0x3d9dc62e
 8007c74:	4001572d 	.word	0x4001572d
 8007c78:	c019d139 	.word	0xc019d139
 8007c7c:	3fc90fda 	.word	0x3fc90fda
 8007c80:	b3a22168 	.word	0xb3a22168
 8007c84:	40490fda 	.word	0x40490fda
 8007c88:	3fc90fdb 	.word	0x3fc90fdb

08007c8c <__ieee754_asinf>:
 8007c8c:	b538      	push	{r3, r4, r5, lr}
 8007c8e:	ee10 5a10 	vmov	r5, s0
 8007c92:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8007c96:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8007c9a:	ed2d 8b04 	vpush	{d8-d9}
 8007c9e:	d10c      	bne.n	8007cba <__ieee754_asinf+0x2e>
 8007ca0:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8007e1c <__ieee754_asinf+0x190>
 8007ca4:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8007e20 <__ieee754_asinf+0x194>
 8007ca8:	ee60 7a27 	vmul.f32	s15, s0, s15
 8007cac:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007cb0:	eeb0 0a67 	vmov.f32	s0, s15
 8007cb4:	ecbd 8b04 	vpop	{d8-d9}
 8007cb8:	bd38      	pop	{r3, r4, r5, pc}
 8007cba:	dd04      	ble.n	8007cc6 <__ieee754_asinf+0x3a>
 8007cbc:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007cc0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8007cc4:	e7f6      	b.n	8007cb4 <__ieee754_asinf+0x28>
 8007cc6:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8007cca:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8007cce:	da0b      	bge.n	8007ce8 <__ieee754_asinf+0x5c>
 8007cd0:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8007cd4:	da52      	bge.n	8007d7c <__ieee754_asinf+0xf0>
 8007cd6:	eddf 7a53 	vldr	s15, [pc, #332]	; 8007e24 <__ieee754_asinf+0x198>
 8007cda:	ee70 7a27 	vadd.f32	s15, s0, s15
 8007cde:	eef4 7ae8 	vcmpe.f32	s15, s17
 8007ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ce6:	dce5      	bgt.n	8007cb4 <__ieee754_asinf+0x28>
 8007ce8:	f7fe fe92 	bl	8006a10 <fabsf>
 8007cec:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8007cf0:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8007cf4:	ee20 8a08 	vmul.f32	s16, s0, s16
 8007cf8:	eddf 7a4b 	vldr	s15, [pc, #300]	; 8007e28 <__ieee754_asinf+0x19c>
 8007cfc:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8007e2c <__ieee754_asinf+0x1a0>
 8007d00:	ed9f 9a4b 	vldr	s18, [pc, #300]	; 8007e30 <__ieee754_asinf+0x1a4>
 8007d04:	eea8 7a27 	vfma.f32	s14, s16, s15
 8007d08:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8007e34 <__ieee754_asinf+0x1a8>
 8007d0c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8007d10:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8007e38 <__ieee754_asinf+0x1ac>
 8007d14:	eea7 7a88 	vfma.f32	s14, s15, s16
 8007d18:	eddf 7a48 	vldr	s15, [pc, #288]	; 8007e3c <__ieee754_asinf+0x1b0>
 8007d1c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8007d20:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8007e40 <__ieee754_asinf+0x1b4>
 8007d24:	eea7 9a88 	vfma.f32	s18, s15, s16
 8007d28:	eddf 7a46 	vldr	s15, [pc, #280]	; 8007e44 <__ieee754_asinf+0x1b8>
 8007d2c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8007d30:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8007e48 <__ieee754_asinf+0x1bc>
 8007d34:	eea7 7a88 	vfma.f32	s14, s15, s16
 8007d38:	eddf 7a44 	vldr	s15, [pc, #272]	; 8007e4c <__ieee754_asinf+0x1c0>
 8007d3c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8007d40:	eeb0 0a48 	vmov.f32	s0, s16
 8007d44:	eee7 8a88 	vfma.f32	s17, s15, s16
 8007d48:	f000 f9b4 	bl	80080b4 <__ieee754_sqrtf>
 8007d4c:	4b40      	ldr	r3, [pc, #256]	; (8007e50 <__ieee754_asinf+0x1c4>)
 8007d4e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8007d52:	429c      	cmp	r4, r3
 8007d54:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8007d58:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8007d5c:	dd3d      	ble.n	8007dda <__ieee754_asinf+0x14e>
 8007d5e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8007d62:	eddf 7a3c 	vldr	s15, [pc, #240]	; 8007e54 <__ieee754_asinf+0x1c8>
 8007d66:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007d6a:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8007e20 <__ieee754_asinf+0x194>
 8007d6e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007d72:	2d00      	cmp	r5, #0
 8007d74:	bfd8      	it	le
 8007d76:	eeb1 0a40 	vnegle.f32	s0, s0
 8007d7a:	e79b      	b.n	8007cb4 <__ieee754_asinf+0x28>
 8007d7c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8007d80:	eddf 6a29 	vldr	s13, [pc, #164]	; 8007e28 <__ieee754_asinf+0x19c>
 8007d84:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8007e2c <__ieee754_asinf+0x1a0>
 8007d88:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8007e40 <__ieee754_asinf+0x1b4>
 8007d8c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8007d90:	eddf 6a28 	vldr	s13, [pc, #160]	; 8007e34 <__ieee754_asinf+0x1a8>
 8007d94:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007d98:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8007e38 <__ieee754_asinf+0x1ac>
 8007d9c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007da0:	eddf 6a26 	vldr	s13, [pc, #152]	; 8007e3c <__ieee754_asinf+0x1b0>
 8007da4:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007da8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8007e30 <__ieee754_asinf+0x1a4>
 8007dac:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007db0:	eddf 6a24 	vldr	s13, [pc, #144]	; 8007e44 <__ieee754_asinf+0x1b8>
 8007db4:	eee7 6a86 	vfma.f32	s13, s15, s12
 8007db8:	ed9f 6a23 	vldr	s12, [pc, #140]	; 8007e48 <__ieee754_asinf+0x1bc>
 8007dbc:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8007dc0:	eddf 6a22 	vldr	s13, [pc, #136]	; 8007e4c <__ieee754_asinf+0x1c0>
 8007dc4:	eee6 6a27 	vfma.f32	s13, s12, s15
 8007dc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007dcc:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8007dd0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8007dd4:	eea0 0a27 	vfma.f32	s0, s0, s15
 8007dd8:	e76c      	b.n	8007cb4 <__ieee754_asinf+0x28>
 8007dda:	ee10 3a10 	vmov	r3, s0
 8007dde:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8007de2:	f023 030f 	bic.w	r3, r3, #15
 8007de6:	ee07 3a90 	vmov	s15, r3
 8007dea:	eef1 6a67 	vneg.f32	s13, s15
 8007dee:	eea6 8aa7 	vfma.f32	s16, s13, s15
 8007df2:	ee70 5a00 	vadd.f32	s11, s0, s0
 8007df6:	ee37 0a80 	vadd.f32	s0, s15, s0
 8007dfa:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007e1c <__ieee754_asinf+0x190>
 8007dfe:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8007e02:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8007e58 <__ieee754_asinf+0x1cc>
 8007e06:	eee5 7a47 	vfms.f32	s15, s10, s14
 8007e0a:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8007e0e:	eeb0 6a40 	vmov.f32	s12, s0
 8007e12:	eea6 6a87 	vfma.f32	s12, s13, s14
 8007e16:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8007e1a:	e7a8      	b.n	8007d6e <__ieee754_asinf+0xe2>
 8007e1c:	b33bbd2e 	.word	0xb33bbd2e
 8007e20:	3fc90fdb 	.word	0x3fc90fdb
 8007e24:	7149f2ca 	.word	0x7149f2ca
 8007e28:	3811ef08 	.word	0x3811ef08
 8007e2c:	3a4f7f04 	.word	0x3a4f7f04
 8007e30:	3e2aaaab 	.word	0x3e2aaaab
 8007e34:	bd241146 	.word	0xbd241146
 8007e38:	3e4e0aa8 	.word	0x3e4e0aa8
 8007e3c:	bea6b090 	.word	0xbea6b090
 8007e40:	3d9dc62e 	.word	0x3d9dc62e
 8007e44:	bf303361 	.word	0xbf303361
 8007e48:	4001572d 	.word	0x4001572d
 8007e4c:	c019d139 	.word	0xc019d139
 8007e50:	3f799999 	.word	0x3f799999
 8007e54:	333bbd2e 	.word	0x333bbd2e
 8007e58:	3f490fdb 	.word	0x3f490fdb

08007e5c <__ieee754_rem_pio2f>:
 8007e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007e5e:	ee10 6a10 	vmov	r6, s0
 8007e62:	4b86      	ldr	r3, [pc, #536]	; (800807c <__ieee754_rem_pio2f+0x220>)
 8007e64:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 8007e68:	429c      	cmp	r4, r3
 8007e6a:	b087      	sub	sp, #28
 8007e6c:	4605      	mov	r5, r0
 8007e6e:	dc05      	bgt.n	8007e7c <__ieee754_rem_pio2f+0x20>
 8007e70:	2300      	movs	r3, #0
 8007e72:	ed85 0a00 	vstr	s0, [r5]
 8007e76:	6043      	str	r3, [r0, #4]
 8007e78:	2000      	movs	r0, #0
 8007e7a:	e020      	b.n	8007ebe <__ieee754_rem_pio2f+0x62>
 8007e7c:	4b80      	ldr	r3, [pc, #512]	; (8008080 <__ieee754_rem_pio2f+0x224>)
 8007e7e:	429c      	cmp	r4, r3
 8007e80:	dc38      	bgt.n	8007ef4 <__ieee754_rem_pio2f+0x98>
 8007e82:	2e00      	cmp	r6, #0
 8007e84:	f024 040f 	bic.w	r4, r4, #15
 8007e88:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8008084 <__ieee754_rem_pio2f+0x228>
 8007e8c:	4b7e      	ldr	r3, [pc, #504]	; (8008088 <__ieee754_rem_pio2f+0x22c>)
 8007e8e:	dd18      	ble.n	8007ec2 <__ieee754_rem_pio2f+0x66>
 8007e90:	429c      	cmp	r4, r3
 8007e92:	ee70 7a47 	vsub.f32	s15, s0, s14
 8007e96:	bf09      	itett	eq
 8007e98:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800808c <__ieee754_rem_pio2f+0x230>
 8007e9c:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 8008090 <__ieee754_rem_pio2f+0x234>
 8007ea0:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8007ea4:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 8008094 <__ieee754_rem_pio2f+0x238>
 8007ea8:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8007eac:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007eb0:	edc0 6a00 	vstr	s13, [r0]
 8007eb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007eb8:	edc0 7a01 	vstr	s15, [r0, #4]
 8007ebc:	2001      	movs	r0, #1
 8007ebe:	b007      	add	sp, #28
 8007ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ec2:	429c      	cmp	r4, r3
 8007ec4:	ee70 7a07 	vadd.f32	s15, s0, s14
 8007ec8:	bf09      	itett	eq
 8007eca:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800808c <__ieee754_rem_pio2f+0x230>
 8007ece:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 8008090 <__ieee754_rem_pio2f+0x234>
 8007ed2:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8007ed6:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 8008094 <__ieee754_rem_pio2f+0x238>
 8007eda:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007ede:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007ee2:	edc0 6a00 	vstr	s13, [r0]
 8007ee6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007eea:	edc0 7a01 	vstr	s15, [r0, #4]
 8007eee:	f04f 30ff 	mov.w	r0, #4294967295
 8007ef2:	e7e4      	b.n	8007ebe <__ieee754_rem_pio2f+0x62>
 8007ef4:	4b68      	ldr	r3, [pc, #416]	; (8008098 <__ieee754_rem_pio2f+0x23c>)
 8007ef6:	429c      	cmp	r4, r3
 8007ef8:	dc71      	bgt.n	8007fde <__ieee754_rem_pio2f+0x182>
 8007efa:	f7fe fd89 	bl	8006a10 <fabsf>
 8007efe:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800809c <__ieee754_rem_pio2f+0x240>
 8007f02:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007f06:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007f0a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007f0e:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8007f12:	ee17 0a90 	vmov	r0, s15
 8007f16:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8008084 <__ieee754_rem_pio2f+0x228>
 8007f1a:	eeb1 7a46 	vneg.f32	s14, s12
 8007f1e:	eea7 0a27 	vfma.f32	s0, s14, s15
 8007f22:	281f      	cmp	r0, #31
 8007f24:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8008090 <__ieee754_rem_pio2f+0x234>
 8007f28:	ee66 7a27 	vmul.f32	s15, s12, s15
 8007f2c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8007f30:	ee16 3a90 	vmov	r3, s13
 8007f34:	dc1c      	bgt.n	8007f70 <__ieee754_rem_pio2f+0x114>
 8007f36:	1e47      	subs	r7, r0, #1
 8007f38:	4959      	ldr	r1, [pc, #356]	; (80080a0 <__ieee754_rem_pio2f+0x244>)
 8007f3a:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8007f3e:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8007f42:	428a      	cmp	r2, r1
 8007f44:	d014      	beq.n	8007f70 <__ieee754_rem_pio2f+0x114>
 8007f46:	602b      	str	r3, [r5, #0]
 8007f48:	ed95 7a00 	vldr	s14, [r5]
 8007f4c:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007f50:	2e00      	cmp	r6, #0
 8007f52:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007f56:	ed85 0a01 	vstr	s0, [r5, #4]
 8007f5a:	dab0      	bge.n	8007ebe <__ieee754_rem_pio2f+0x62>
 8007f5c:	eeb1 7a47 	vneg.f32	s14, s14
 8007f60:	eeb1 0a40 	vneg.f32	s0, s0
 8007f64:	ed85 7a00 	vstr	s14, [r5]
 8007f68:	ed85 0a01 	vstr	s0, [r5, #4]
 8007f6c:	4240      	negs	r0, r0
 8007f6e:	e7a6      	b.n	8007ebe <__ieee754_rem_pio2f+0x62>
 8007f70:	15e4      	asrs	r4, r4, #23
 8007f72:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007f76:	1aa2      	subs	r2, r4, r2
 8007f78:	2a08      	cmp	r2, #8
 8007f7a:	dde4      	ble.n	8007f46 <__ieee754_rem_pio2f+0xea>
 8007f7c:	eddf 7a43 	vldr	s15, [pc, #268]	; 800808c <__ieee754_rem_pio2f+0x230>
 8007f80:	eef0 6a40 	vmov.f32	s13, s0
 8007f84:	eee7 6a27 	vfma.f32	s13, s14, s15
 8007f88:	ee30 0a66 	vsub.f32	s0, s0, s13
 8007f8c:	eea7 0a27 	vfma.f32	s0, s14, s15
 8007f90:	eddf 7a40 	vldr	s15, [pc, #256]	; 8008094 <__ieee754_rem_pio2f+0x238>
 8007f94:	ee96 0a27 	vfnms.f32	s0, s12, s15
 8007f98:	ee76 5ac0 	vsub.f32	s11, s13, s0
 8007f9c:	eef0 7a40 	vmov.f32	s15, s0
 8007fa0:	ee15 3a90 	vmov	r3, s11
 8007fa4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8007fa8:	1aa4      	subs	r4, r4, r2
 8007faa:	2c19      	cmp	r4, #25
 8007fac:	dc04      	bgt.n	8007fb8 <__ieee754_rem_pio2f+0x15c>
 8007fae:	edc5 5a00 	vstr	s11, [r5]
 8007fb2:	eeb0 0a66 	vmov.f32	s0, s13
 8007fb6:	e7c7      	b.n	8007f48 <__ieee754_rem_pio2f+0xec>
 8007fb8:	eddf 5a3a 	vldr	s11, [pc, #232]	; 80080a4 <__ieee754_rem_pio2f+0x248>
 8007fbc:	eeb0 0a66 	vmov.f32	s0, s13
 8007fc0:	eea7 0a25 	vfma.f32	s0, s14, s11
 8007fc4:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8007fc8:	eee7 7a25 	vfma.f32	s15, s14, s11
 8007fcc:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80080a8 <__ieee754_rem_pio2f+0x24c>
 8007fd0:	eed6 7a07 	vfnms.f32	s15, s12, s14
 8007fd4:	ee30 7a67 	vsub.f32	s14, s0, s15
 8007fd8:	ed85 7a00 	vstr	s14, [r5]
 8007fdc:	e7b4      	b.n	8007f48 <__ieee754_rem_pio2f+0xec>
 8007fde:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8007fe2:	db06      	blt.n	8007ff2 <__ieee754_rem_pio2f+0x196>
 8007fe4:	ee70 7a40 	vsub.f32	s15, s0, s0
 8007fe8:	edc0 7a01 	vstr	s15, [r0, #4]
 8007fec:	edc0 7a00 	vstr	s15, [r0]
 8007ff0:	e742      	b.n	8007e78 <__ieee754_rem_pio2f+0x1c>
 8007ff2:	15e2      	asrs	r2, r4, #23
 8007ff4:	3a86      	subs	r2, #134	; 0x86
 8007ff6:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8007ffa:	ee07 3a90 	vmov	s15, r3
 8007ffe:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008002:	eddf 6a2a 	vldr	s13, [pc, #168]	; 80080ac <__ieee754_rem_pio2f+0x250>
 8008006:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800800a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800800e:	ed8d 7a03 	vstr	s14, [sp, #12]
 8008012:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008016:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800801a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800801e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008022:	ed8d 7a04 	vstr	s14, [sp, #16]
 8008026:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800802a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800802e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008032:	edcd 7a05 	vstr	s15, [sp, #20]
 8008036:	d11e      	bne.n	8008076 <__ieee754_rem_pio2f+0x21a>
 8008038:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800803c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008040:	bf0c      	ite	eq
 8008042:	2301      	moveq	r3, #1
 8008044:	2302      	movne	r3, #2
 8008046:	491a      	ldr	r1, [pc, #104]	; (80080b0 <__ieee754_rem_pio2f+0x254>)
 8008048:	9101      	str	r1, [sp, #4]
 800804a:	2102      	movs	r1, #2
 800804c:	9100      	str	r1, [sp, #0]
 800804e:	a803      	add	r0, sp, #12
 8008050:	4629      	mov	r1, r5
 8008052:	f000 f891 	bl	8008178 <__kernel_rem_pio2f>
 8008056:	2e00      	cmp	r6, #0
 8008058:	f6bf af31 	bge.w	8007ebe <__ieee754_rem_pio2f+0x62>
 800805c:	edd5 7a00 	vldr	s15, [r5]
 8008060:	eef1 7a67 	vneg.f32	s15, s15
 8008064:	edc5 7a00 	vstr	s15, [r5]
 8008068:	edd5 7a01 	vldr	s15, [r5, #4]
 800806c:	eef1 7a67 	vneg.f32	s15, s15
 8008070:	edc5 7a01 	vstr	s15, [r5, #4]
 8008074:	e77a      	b.n	8007f6c <__ieee754_rem_pio2f+0x110>
 8008076:	2303      	movs	r3, #3
 8008078:	e7e5      	b.n	8008046 <__ieee754_rem_pio2f+0x1ea>
 800807a:	bf00      	nop
 800807c:	3f490fd8 	.word	0x3f490fd8
 8008080:	4016cbe3 	.word	0x4016cbe3
 8008084:	3fc90f80 	.word	0x3fc90f80
 8008088:	3fc90fd0 	.word	0x3fc90fd0
 800808c:	37354400 	.word	0x37354400
 8008090:	37354443 	.word	0x37354443
 8008094:	2e85a308 	.word	0x2e85a308
 8008098:	43490f80 	.word	0x43490f80
 800809c:	3f22f984 	.word	0x3f22f984
 80080a0:	08008cb0 	.word	0x08008cb0
 80080a4:	2e85a300 	.word	0x2e85a300
 80080a8:	248d3132 	.word	0x248d3132
 80080ac:	43800000 	.word	0x43800000
 80080b0:	08008d30 	.word	0x08008d30

080080b4 <__ieee754_sqrtf>:
 80080b4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80080b8:	4770      	bx	lr
	...

080080bc <__kernel_cosf>:
 80080bc:	ee10 3a10 	vmov	r3, s0
 80080c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080c4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80080c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80080cc:	da05      	bge.n	80080da <__kernel_cosf+0x1e>
 80080ce:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80080d2:	ee17 2a90 	vmov	r2, s15
 80080d6:	2a00      	cmp	r2, #0
 80080d8:	d03b      	beq.n	8008152 <__kernel_cosf+0x96>
 80080da:	ee20 6a00 	vmul.f32	s12, s0, s0
 80080de:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80080e2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8008158 <__kernel_cosf+0x9c>
 80080e6:	4a1d      	ldr	r2, [pc, #116]	; (800815c <__kernel_cosf+0xa0>)
 80080e8:	ee66 7a07 	vmul.f32	s15, s12, s14
 80080ec:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8008160 <__kernel_cosf+0xa4>
 80080f0:	eea6 7a25 	vfma.f32	s14, s12, s11
 80080f4:	4293      	cmp	r3, r2
 80080f6:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8008164 <__kernel_cosf+0xa8>
 80080fa:	eee7 5a06 	vfma.f32	s11, s14, s12
 80080fe:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8008168 <__kernel_cosf+0xac>
 8008102:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008106:	eddf 5a19 	vldr	s11, [pc, #100]	; 800816c <__kernel_cosf+0xb0>
 800810a:	eee7 5a06 	vfma.f32	s11, s14, s12
 800810e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8008170 <__kernel_cosf+0xb4>
 8008112:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008116:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800811a:	ee27 7a06 	vmul.f32	s14, s14, s12
 800811e:	eee6 0a07 	vfma.f32	s1, s12, s14
 8008122:	dc04      	bgt.n	800812e <__kernel_cosf+0x72>
 8008124:	ee77 0ae0 	vsub.f32	s1, s15, s1
 8008128:	ee36 0ae0 	vsub.f32	s0, s13, s1
 800812c:	4770      	bx	lr
 800812e:	4a11      	ldr	r2, [pc, #68]	; (8008174 <__kernel_cosf+0xb8>)
 8008130:	4293      	cmp	r3, r2
 8008132:	bfda      	itte	le
 8008134:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8008138:	ee07 3a10 	vmovle	s14, r3
 800813c:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 8008140:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008144:	ee36 0ac7 	vsub.f32	s0, s13, s14
 8008148:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800814c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8008150:	4770      	bx	lr
 8008152:	eeb0 0a66 	vmov.f32	s0, s13
 8008156:	4770      	bx	lr
 8008158:	ad47d74e 	.word	0xad47d74e
 800815c:	3e999999 	.word	0x3e999999
 8008160:	310f74f6 	.word	0x310f74f6
 8008164:	b493f27c 	.word	0xb493f27c
 8008168:	37d00d01 	.word	0x37d00d01
 800816c:	bab60b61 	.word	0xbab60b61
 8008170:	3d2aaaab 	.word	0x3d2aaaab
 8008174:	3f480000 	.word	0x3f480000

08008178 <__kernel_rem_pio2f>:
 8008178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800817c:	ed2d 8b04 	vpush	{d8-d9}
 8008180:	b0d7      	sub	sp, #348	; 0x15c
 8008182:	469b      	mov	fp, r3
 8008184:	460e      	mov	r6, r1
 8008186:	4bbe      	ldr	r3, [pc, #760]	; (8008480 <__kernel_rem_pio2f+0x308>)
 8008188:	9964      	ldr	r1, [sp, #400]	; 0x190
 800818a:	9002      	str	r0, [sp, #8]
 800818c:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8008190:	9865      	ldr	r0, [sp, #404]	; 0x194
 8008192:	ed9f 7abf 	vldr	s14, [pc, #764]	; 8008490 <__kernel_rem_pio2f+0x318>
 8008196:	1ed1      	subs	r1, r2, #3
 8008198:	2308      	movs	r3, #8
 800819a:	fb91 f1f3 	sdiv	r1, r1, r3
 800819e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 80081a2:	f10b 3aff 	add.w	sl, fp, #4294967295
 80081a6:	1c4c      	adds	r4, r1, #1
 80081a8:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 80081ac:	eba1 050a 	sub.w	r5, r1, sl
 80081b0:	aa1a      	add	r2, sp, #104	; 0x68
 80081b2:	eb09 070a 	add.w	r7, r9, sl
 80081b6:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 80081ba:	4696      	mov	lr, r2
 80081bc:	2300      	movs	r3, #0
 80081be:	42bb      	cmp	r3, r7
 80081c0:	dd0f      	ble.n	80081e2 <__kernel_rem_pio2f+0x6a>
 80081c2:	af42      	add	r7, sp, #264	; 0x108
 80081c4:	2200      	movs	r2, #0
 80081c6:	454a      	cmp	r2, r9
 80081c8:	dc27      	bgt.n	800821a <__kernel_rem_pio2f+0xa2>
 80081ca:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 80081ce:	eb0b 0302 	add.w	r3, fp, r2
 80081d2:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 80081d6:	9d02      	ldr	r5, [sp, #8]
 80081d8:	eddf 7aad 	vldr	s15, [pc, #692]	; 8008490 <__kernel_rem_pio2f+0x318>
 80081dc:	f04f 0c00 	mov.w	ip, #0
 80081e0:	e015      	b.n	800820e <__kernel_rem_pio2f+0x96>
 80081e2:	42dd      	cmn	r5, r3
 80081e4:	bf5d      	ittte	pl
 80081e6:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 80081ea:	ee07 2a90 	vmovpl	s15, r2
 80081ee:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80081f2:	eef0 7a47 	vmovmi.f32	s15, s14
 80081f6:	ecee 7a01 	vstmia	lr!, {s15}
 80081fa:	3301      	adds	r3, #1
 80081fc:	e7df      	b.n	80081be <__kernel_rem_pio2f+0x46>
 80081fe:	ecf5 6a01 	vldmia	r5!, {s13}
 8008202:	ed33 7a01 	vldmdb	r3!, {s14}
 8008206:	eee6 7a87 	vfma.f32	s15, s13, s14
 800820a:	f10c 0c01 	add.w	ip, ip, #1
 800820e:	45d4      	cmp	ip, sl
 8008210:	ddf5      	ble.n	80081fe <__kernel_rem_pio2f+0x86>
 8008212:	ece7 7a01 	vstmia	r7!, {s15}
 8008216:	3201      	adds	r2, #1
 8008218:	e7d5      	b.n	80081c6 <__kernel_rem_pio2f+0x4e>
 800821a:	ab06      	add	r3, sp, #24
 800821c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 8008220:	9304      	str	r3, [sp, #16]
 8008222:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800848c <__kernel_rem_pio2f+0x314>
 8008226:	ed9f 9a98 	vldr	s18, [pc, #608]	; 8008488 <__kernel_rem_pio2f+0x310>
 800822a:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800822e:	9303      	str	r3, [sp, #12]
 8008230:	464d      	mov	r5, r9
 8008232:	ab56      	add	r3, sp, #344	; 0x158
 8008234:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 8008238:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800823c:	3f01      	subs	r7, #1
 800823e:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 8008242:	00bf      	lsls	r7, r7, #2
 8008244:	ab56      	add	r3, sp, #344	; 0x158
 8008246:	19da      	adds	r2, r3, r7
 8008248:	3a4c      	subs	r2, #76	; 0x4c
 800824a:	2300      	movs	r3, #0
 800824c:	1ae9      	subs	r1, r5, r3
 800824e:	2900      	cmp	r1, #0
 8008250:	dc4c      	bgt.n	80082ec <__kernel_rem_pio2f+0x174>
 8008252:	4620      	mov	r0, r4
 8008254:	f000 fbb4 	bl	80089c0 <scalbnf>
 8008258:	eeb0 8a40 	vmov.f32	s16, s0
 800825c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008260:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008264:	f000 fb6a 	bl	800893c <floorf>
 8008268:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800826c:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008270:	2c00      	cmp	r4, #0
 8008272:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8008276:	edcd 7a01 	vstr	s15, [sp, #4]
 800827a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800827e:	ee38 8a67 	vsub.f32	s16, s16, s15
 8008282:	dd48      	ble.n	8008316 <__kernel_rem_pio2f+0x19e>
 8008284:	1e69      	subs	r1, r5, #1
 8008286:	ab06      	add	r3, sp, #24
 8008288:	f1c4 0008 	rsb	r0, r4, #8
 800828c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 8008290:	9a01      	ldr	r2, [sp, #4]
 8008292:	fa4c f300 	asr.w	r3, ip, r0
 8008296:	441a      	add	r2, r3
 8008298:	4083      	lsls	r3, r0
 800829a:	9201      	str	r2, [sp, #4]
 800829c:	ebac 0203 	sub.w	r2, ip, r3
 80082a0:	ab06      	add	r3, sp, #24
 80082a2:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 80082a6:	f1c4 0307 	rsb	r3, r4, #7
 80082aa:	fa42 f803 	asr.w	r8, r2, r3
 80082ae:	f1b8 0f00 	cmp.w	r8, #0
 80082b2:	dd41      	ble.n	8008338 <__kernel_rem_pio2f+0x1c0>
 80082b4:	9b01      	ldr	r3, [sp, #4]
 80082b6:	2000      	movs	r0, #0
 80082b8:	3301      	adds	r3, #1
 80082ba:	9301      	str	r3, [sp, #4]
 80082bc:	4601      	mov	r1, r0
 80082be:	4285      	cmp	r5, r0
 80082c0:	dc6d      	bgt.n	800839e <__kernel_rem_pio2f+0x226>
 80082c2:	2c00      	cmp	r4, #0
 80082c4:	dd04      	ble.n	80082d0 <__kernel_rem_pio2f+0x158>
 80082c6:	2c01      	cmp	r4, #1
 80082c8:	d07e      	beq.n	80083c8 <__kernel_rem_pio2f+0x250>
 80082ca:	2c02      	cmp	r4, #2
 80082cc:	f000 8086 	beq.w	80083dc <__kernel_rem_pio2f+0x264>
 80082d0:	f1b8 0f02 	cmp.w	r8, #2
 80082d4:	d130      	bne.n	8008338 <__kernel_rem_pio2f+0x1c0>
 80082d6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80082da:	ee30 8a48 	vsub.f32	s16, s0, s16
 80082de:	b359      	cbz	r1, 8008338 <__kernel_rem_pio2f+0x1c0>
 80082e0:	4620      	mov	r0, r4
 80082e2:	f000 fb6d 	bl	80089c0 <scalbnf>
 80082e6:	ee38 8a40 	vsub.f32	s16, s16, s0
 80082ea:	e025      	b.n	8008338 <__kernel_rem_pio2f+0x1c0>
 80082ec:	ee60 7a28 	vmul.f32	s15, s0, s17
 80082f0:	a806      	add	r0, sp, #24
 80082f2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80082f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80082fa:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80082fe:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008302:	ee10 1a10 	vmov	r1, s0
 8008306:	ed32 0a01 	vldmdb	r2!, {s0}
 800830a:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800830e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008312:	3301      	adds	r3, #1
 8008314:	e79a      	b.n	800824c <__kernel_rem_pio2f+0xd4>
 8008316:	d106      	bne.n	8008326 <__kernel_rem_pio2f+0x1ae>
 8008318:	1e6b      	subs	r3, r5, #1
 800831a:	aa06      	add	r2, sp, #24
 800831c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8008320:	ea4f 2822 	mov.w	r8, r2, asr #8
 8008324:	e7c3      	b.n	80082ae <__kernel_rem_pio2f+0x136>
 8008326:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800832a:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800832e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008332:	da31      	bge.n	8008398 <__kernel_rem_pio2f+0x220>
 8008334:	f04f 0800 	mov.w	r8, #0
 8008338:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800833c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008340:	f040 80a8 	bne.w	8008494 <__kernel_rem_pio2f+0x31c>
 8008344:	1e6b      	subs	r3, r5, #1
 8008346:	4618      	mov	r0, r3
 8008348:	2200      	movs	r2, #0
 800834a:	4548      	cmp	r0, r9
 800834c:	da4d      	bge.n	80083ea <__kernel_rem_pio2f+0x272>
 800834e:	2a00      	cmp	r2, #0
 8008350:	f000 8087 	beq.w	8008462 <__kernel_rem_pio2f+0x2ea>
 8008354:	aa06      	add	r2, sp, #24
 8008356:	3c08      	subs	r4, #8
 8008358:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800835c:	2900      	cmp	r1, #0
 800835e:	f000 808d 	beq.w	800847c <__kernel_rem_pio2f+0x304>
 8008362:	4620      	mov	r0, r4
 8008364:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008368:	9302      	str	r3, [sp, #8]
 800836a:	f000 fb29 	bl	80089c0 <scalbnf>
 800836e:	9b02      	ldr	r3, [sp, #8]
 8008370:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800848c <__kernel_rem_pio2f+0x314>
 8008374:	0099      	lsls	r1, r3, #2
 8008376:	aa42      	add	r2, sp, #264	; 0x108
 8008378:	1850      	adds	r0, r2, r1
 800837a:	1d05      	adds	r5, r0, #4
 800837c:	461c      	mov	r4, r3
 800837e:	2c00      	cmp	r4, #0
 8008380:	f280 80b8 	bge.w	80084f4 <__kernel_rem_pio2f+0x37c>
 8008384:	2500      	movs	r5, #0
 8008386:	1b5c      	subs	r4, r3, r5
 8008388:	2c00      	cmp	r4, #0
 800838a:	f2c0 80d8 	blt.w	800853e <__kernel_rem_pio2f+0x3c6>
 800838e:	4f3d      	ldr	r7, [pc, #244]	; (8008484 <__kernel_rem_pio2f+0x30c>)
 8008390:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8008490 <__kernel_rem_pio2f+0x318>
 8008394:	2400      	movs	r4, #0
 8008396:	e0c6      	b.n	8008526 <__kernel_rem_pio2f+0x3ae>
 8008398:	f04f 0802 	mov.w	r8, #2
 800839c:	e78a      	b.n	80082b4 <__kernel_rem_pio2f+0x13c>
 800839e:	ab06      	add	r3, sp, #24
 80083a0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80083a4:	b949      	cbnz	r1, 80083ba <__kernel_rem_pio2f+0x242>
 80083a6:	b12b      	cbz	r3, 80083b4 <__kernel_rem_pio2f+0x23c>
 80083a8:	aa06      	add	r2, sp, #24
 80083aa:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80083ae:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80083b2:	2301      	movs	r3, #1
 80083b4:	3001      	adds	r0, #1
 80083b6:	4619      	mov	r1, r3
 80083b8:	e781      	b.n	80082be <__kernel_rem_pio2f+0x146>
 80083ba:	aa06      	add	r2, sp, #24
 80083bc:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 80083c0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80083c4:	460b      	mov	r3, r1
 80083c6:	e7f5      	b.n	80083b4 <__kernel_rem_pio2f+0x23c>
 80083c8:	1e68      	subs	r0, r5, #1
 80083ca:	ab06      	add	r3, sp, #24
 80083cc:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80083d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80083d4:	aa06      	add	r2, sp, #24
 80083d6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 80083da:	e779      	b.n	80082d0 <__kernel_rem_pio2f+0x158>
 80083dc:	1e68      	subs	r0, r5, #1
 80083de:	ab06      	add	r3, sp, #24
 80083e0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 80083e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80083e8:	e7f4      	b.n	80083d4 <__kernel_rem_pio2f+0x25c>
 80083ea:	a906      	add	r1, sp, #24
 80083ec:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80083f0:	3801      	subs	r0, #1
 80083f2:	430a      	orrs	r2, r1
 80083f4:	e7a9      	b.n	800834a <__kernel_rem_pio2f+0x1d2>
 80083f6:	f10c 0c01 	add.w	ip, ip, #1
 80083fa:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80083fe:	2a00      	cmp	r2, #0
 8008400:	d0f9      	beq.n	80083f6 <__kernel_rem_pio2f+0x27e>
 8008402:	eb0b 0305 	add.w	r3, fp, r5
 8008406:	aa1a      	add	r2, sp, #104	; 0x68
 8008408:	009b      	lsls	r3, r3, #2
 800840a:	1898      	adds	r0, r3, r2
 800840c:	3004      	adds	r0, #4
 800840e:	1c69      	adds	r1, r5, #1
 8008410:	3704      	adds	r7, #4
 8008412:	2200      	movs	r2, #0
 8008414:	4465      	add	r5, ip
 8008416:	9005      	str	r0, [sp, #20]
 8008418:	428d      	cmp	r5, r1
 800841a:	f6ff af0a 	blt.w	8008232 <__kernel_rem_pio2f+0xba>
 800841e:	a81a      	add	r0, sp, #104	; 0x68
 8008420:	eb02 0c03 	add.w	ip, r2, r3
 8008424:	4484      	add	ip, r0
 8008426:	9803      	ldr	r0, [sp, #12]
 8008428:	f8dd e008 	ldr.w	lr, [sp, #8]
 800842c:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 8008430:	9001      	str	r0, [sp, #4]
 8008432:	ee07 0a90 	vmov	s15, r0
 8008436:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800843a:	9805      	ldr	r0, [sp, #20]
 800843c:	edcc 7a00 	vstr	s15, [ip]
 8008440:	eddf 7a13 	vldr	s15, [pc, #76]	; 8008490 <__kernel_rem_pio2f+0x318>
 8008444:	eb00 0802 	add.w	r8, r0, r2
 8008448:	f04f 0c00 	mov.w	ip, #0
 800844c:	45d4      	cmp	ip, sl
 800844e:	dd0c      	ble.n	800846a <__kernel_rem_pio2f+0x2f2>
 8008450:	eb02 0c07 	add.w	ip, r2, r7
 8008454:	a842      	add	r0, sp, #264	; 0x108
 8008456:	4484      	add	ip, r0
 8008458:	edcc 7a01 	vstr	s15, [ip, #4]
 800845c:	3101      	adds	r1, #1
 800845e:	3204      	adds	r2, #4
 8008460:	e7da      	b.n	8008418 <__kernel_rem_pio2f+0x2a0>
 8008462:	9b04      	ldr	r3, [sp, #16]
 8008464:	f04f 0c01 	mov.w	ip, #1
 8008468:	e7c7      	b.n	80083fa <__kernel_rem_pio2f+0x282>
 800846a:	ecfe 6a01 	vldmia	lr!, {s13}
 800846e:	ed38 7a01 	vldmdb	r8!, {s14}
 8008472:	f10c 0c01 	add.w	ip, ip, #1
 8008476:	eee6 7a87 	vfma.f32	s15, s13, s14
 800847a:	e7e7      	b.n	800844c <__kernel_rem_pio2f+0x2d4>
 800847c:	3b01      	subs	r3, #1
 800847e:	e769      	b.n	8008354 <__kernel_rem_pio2f+0x1dc>
 8008480:	08009074 	.word	0x08009074
 8008484:	08009048 	.word	0x08009048
 8008488:	43800000 	.word	0x43800000
 800848c:	3b800000 	.word	0x3b800000
 8008490:	00000000 	.word	0x00000000
 8008494:	4260      	negs	r0, r4
 8008496:	eeb0 0a48 	vmov.f32	s0, s16
 800849a:	f000 fa91 	bl	80089c0 <scalbnf>
 800849e:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8008488 <__kernel_rem_pio2f+0x310>
 80084a2:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80084a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084aa:	db1a      	blt.n	80084e2 <__kernel_rem_pio2f+0x36a>
 80084ac:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800848c <__kernel_rem_pio2f+0x314>
 80084b0:	ee60 7a27 	vmul.f32	s15, s0, s15
 80084b4:	aa06      	add	r2, sp, #24
 80084b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80084ba:	a906      	add	r1, sp, #24
 80084bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80084c0:	3408      	adds	r4, #8
 80084c2:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80084c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80084ca:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80084ce:	ee10 3a10 	vmov	r3, s0
 80084d2:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80084d6:	1c6b      	adds	r3, r5, #1
 80084d8:	ee17 2a90 	vmov	r2, s15
 80084dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80084e0:	e73f      	b.n	8008362 <__kernel_rem_pio2f+0x1ea>
 80084e2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80084e6:	aa06      	add	r2, sp, #24
 80084e8:	ee10 3a10 	vmov	r3, s0
 80084ec:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 80084f0:	462b      	mov	r3, r5
 80084f2:	e736      	b.n	8008362 <__kernel_rem_pio2f+0x1ea>
 80084f4:	aa06      	add	r2, sp, #24
 80084f6:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 80084fa:	9202      	str	r2, [sp, #8]
 80084fc:	ee07 2a90 	vmov	s15, r2
 8008500:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008504:	3c01      	subs	r4, #1
 8008506:	ee67 7a80 	vmul.f32	s15, s15, s0
 800850a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800850e:	ed65 7a01 	vstmdb	r5!, {s15}
 8008512:	e734      	b.n	800837e <__kernel_rem_pio2f+0x206>
 8008514:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 8008518:	ecf7 6a01 	vldmia	r7!, {s13}
 800851c:	ed9c 7a00 	vldr	s14, [ip]
 8008520:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008524:	3401      	adds	r4, #1
 8008526:	454c      	cmp	r4, r9
 8008528:	dc01      	bgt.n	800852e <__kernel_rem_pio2f+0x3b6>
 800852a:	42a5      	cmp	r5, r4
 800852c:	daf2      	bge.n	8008514 <__kernel_rem_pio2f+0x39c>
 800852e:	aa56      	add	r2, sp, #344	; 0x158
 8008530:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 8008534:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 8008538:	3501      	adds	r5, #1
 800853a:	3804      	subs	r0, #4
 800853c:	e723      	b.n	8008386 <__kernel_rem_pio2f+0x20e>
 800853e:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8008540:	2a03      	cmp	r2, #3
 8008542:	d84d      	bhi.n	80085e0 <__kernel_rem_pio2f+0x468>
 8008544:	e8df f002 	tbb	[pc, r2]
 8008548:	021f1f3e 	.word	0x021f1f3e
 800854c:	aa56      	add	r2, sp, #344	; 0x158
 800854e:	4411      	add	r1, r2
 8008550:	399c      	subs	r1, #156	; 0x9c
 8008552:	4608      	mov	r0, r1
 8008554:	461c      	mov	r4, r3
 8008556:	2c00      	cmp	r4, #0
 8008558:	dc5f      	bgt.n	800861a <__kernel_rem_pio2f+0x4a2>
 800855a:	4608      	mov	r0, r1
 800855c:	461c      	mov	r4, r3
 800855e:	2c01      	cmp	r4, #1
 8008560:	dc6b      	bgt.n	800863a <__kernel_rem_pio2f+0x4c2>
 8008562:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 8008490 <__kernel_rem_pio2f+0x318>
 8008566:	2b01      	cmp	r3, #1
 8008568:	dc77      	bgt.n	800865a <__kernel_rem_pio2f+0x4e2>
 800856a:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800856e:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8008572:	f1b8 0f00 	cmp.w	r8, #0
 8008576:	d176      	bne.n	8008666 <__kernel_rem_pio2f+0x4ee>
 8008578:	edc6 6a00 	vstr	s13, [r6]
 800857c:	ed86 7a01 	vstr	s14, [r6, #4]
 8008580:	edc6 7a02 	vstr	s15, [r6, #8]
 8008584:	e02c      	b.n	80085e0 <__kernel_rem_pio2f+0x468>
 8008586:	aa56      	add	r2, sp, #344	; 0x158
 8008588:	4411      	add	r1, r2
 800858a:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 8008490 <__kernel_rem_pio2f+0x318>
 800858e:	399c      	subs	r1, #156	; 0x9c
 8008590:	4618      	mov	r0, r3
 8008592:	2800      	cmp	r0, #0
 8008594:	da32      	bge.n	80085fc <__kernel_rem_pio2f+0x484>
 8008596:	f1b8 0f00 	cmp.w	r8, #0
 800859a:	d035      	beq.n	8008608 <__kernel_rem_pio2f+0x490>
 800859c:	eef1 7a47 	vneg.f32	s15, s14
 80085a0:	edc6 7a00 	vstr	s15, [r6]
 80085a4:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 80085a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80085ac:	a82f      	add	r0, sp, #188	; 0xbc
 80085ae:	2101      	movs	r1, #1
 80085b0:	428b      	cmp	r3, r1
 80085b2:	da2c      	bge.n	800860e <__kernel_rem_pio2f+0x496>
 80085b4:	f1b8 0f00 	cmp.w	r8, #0
 80085b8:	d001      	beq.n	80085be <__kernel_rem_pio2f+0x446>
 80085ba:	eef1 7a67 	vneg.f32	s15, s15
 80085be:	edc6 7a01 	vstr	s15, [r6, #4]
 80085c2:	e00d      	b.n	80085e0 <__kernel_rem_pio2f+0x468>
 80085c4:	aa56      	add	r2, sp, #344	; 0x158
 80085c6:	4411      	add	r1, r2
 80085c8:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 8008490 <__kernel_rem_pio2f+0x318>
 80085cc:	399c      	subs	r1, #156	; 0x9c
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	da0e      	bge.n	80085f0 <__kernel_rem_pio2f+0x478>
 80085d2:	f1b8 0f00 	cmp.w	r8, #0
 80085d6:	d001      	beq.n	80085dc <__kernel_rem_pio2f+0x464>
 80085d8:	eef1 7a67 	vneg.f32	s15, s15
 80085dc:	edc6 7a00 	vstr	s15, [r6]
 80085e0:	9b01      	ldr	r3, [sp, #4]
 80085e2:	f003 0007 	and.w	r0, r3, #7
 80085e6:	b057      	add	sp, #348	; 0x15c
 80085e8:	ecbd 8b04 	vpop	{d8-d9}
 80085ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085f0:	ed31 7a01 	vldmdb	r1!, {s14}
 80085f4:	3b01      	subs	r3, #1
 80085f6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80085fa:	e7e8      	b.n	80085ce <__kernel_rem_pio2f+0x456>
 80085fc:	ed71 7a01 	vldmdb	r1!, {s15}
 8008600:	3801      	subs	r0, #1
 8008602:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008606:	e7c4      	b.n	8008592 <__kernel_rem_pio2f+0x41a>
 8008608:	eef0 7a47 	vmov.f32	s15, s14
 800860c:	e7c8      	b.n	80085a0 <__kernel_rem_pio2f+0x428>
 800860e:	ecb0 7a01 	vldmia	r0!, {s14}
 8008612:	3101      	adds	r1, #1
 8008614:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008618:	e7ca      	b.n	80085b0 <__kernel_rem_pio2f+0x438>
 800861a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800861e:	ed70 6a01 	vldmdb	r0!, {s13}
 8008622:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008626:	3c01      	subs	r4, #1
 8008628:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800862c:	ed00 7a01 	vstr	s14, [r0, #-4]
 8008630:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008634:	edc0 7a00 	vstr	s15, [r0]
 8008638:	e78d      	b.n	8008556 <__kernel_rem_pio2f+0x3de>
 800863a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800863e:	ed70 6a01 	vldmdb	r0!, {s13}
 8008642:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8008646:	3c01      	subs	r4, #1
 8008648:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800864c:	ed00 7a01 	vstr	s14, [r0, #-4]
 8008650:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008654:	edc0 7a00 	vstr	s15, [r0]
 8008658:	e781      	b.n	800855e <__kernel_rem_pio2f+0x3e6>
 800865a:	ed31 7a01 	vldmdb	r1!, {s14}
 800865e:	3b01      	subs	r3, #1
 8008660:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008664:	e77f      	b.n	8008566 <__kernel_rem_pio2f+0x3ee>
 8008666:	eef1 6a66 	vneg.f32	s13, s13
 800866a:	eeb1 7a47 	vneg.f32	s14, s14
 800866e:	edc6 6a00 	vstr	s13, [r6]
 8008672:	ed86 7a01 	vstr	s14, [r6, #4]
 8008676:	eef1 7a67 	vneg.f32	s15, s15
 800867a:	e781      	b.n	8008580 <__kernel_rem_pio2f+0x408>

0800867c <__kernel_sinf>:
 800867c:	ee10 3a10 	vmov	r3, s0
 8008680:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008684:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8008688:	da04      	bge.n	8008694 <__kernel_sinf+0x18>
 800868a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800868e:	ee17 3a90 	vmov	r3, s15
 8008692:	b35b      	cbz	r3, 80086ec <__kernel_sinf+0x70>
 8008694:	ee20 7a00 	vmul.f32	s14, s0, s0
 8008698:	eddf 7a15 	vldr	s15, [pc, #84]	; 80086f0 <__kernel_sinf+0x74>
 800869c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80086f4 <__kernel_sinf+0x78>
 80086a0:	eea7 6a27 	vfma.f32	s12, s14, s15
 80086a4:	eddf 7a14 	vldr	s15, [pc, #80]	; 80086f8 <__kernel_sinf+0x7c>
 80086a8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80086ac:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80086fc <__kernel_sinf+0x80>
 80086b0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80086b4:	eddf 7a12 	vldr	s15, [pc, #72]	; 8008700 <__kernel_sinf+0x84>
 80086b8:	ee60 6a07 	vmul.f32	s13, s0, s14
 80086bc:	eee6 7a07 	vfma.f32	s15, s12, s14
 80086c0:	b930      	cbnz	r0, 80086d0 <__kernel_sinf+0x54>
 80086c2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8008704 <__kernel_sinf+0x88>
 80086c6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80086ca:	eea6 0a26 	vfma.f32	s0, s12, s13
 80086ce:	4770      	bx	lr
 80086d0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80086d4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80086d8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80086dc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80086e0:	eddf 7a09 	vldr	s15, [pc, #36]	; 8008708 <__kernel_sinf+0x8c>
 80086e4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80086e8:	ee30 0a60 	vsub.f32	s0, s0, s1
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop
 80086f0:	2f2ec9d3 	.word	0x2f2ec9d3
 80086f4:	b2d72f34 	.word	0xb2d72f34
 80086f8:	3638ef1b 	.word	0x3638ef1b
 80086fc:	b9500d01 	.word	0xb9500d01
 8008700:	3c088889 	.word	0x3c088889
 8008704:	be2aaaab 	.word	0xbe2aaaab
 8008708:	3e2aaaab 	.word	0x3e2aaaab

0800870c <fabs>:
 800870c:	ec51 0b10 	vmov	r0, r1, d0
 8008710:	ee10 2a10 	vmov	r2, s0
 8008714:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008718:	ec43 2b10 	vmov	d0, r2, r3
 800871c:	4770      	bx	lr

0800871e <finite>:
 800871e:	ee10 3a90 	vmov	r3, s1
 8008722:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8008726:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800872a:	0fc0      	lsrs	r0, r0, #31
 800872c:	4770      	bx	lr

0800872e <matherr>:
 800872e:	2000      	movs	r0, #0
 8008730:	4770      	bx	lr
 8008732:	0000      	movs	r0, r0
 8008734:	0000      	movs	r0, r0
	...

08008738 <nan>:
 8008738:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008740 <nan+0x8>
 800873c:	4770      	bx	lr
 800873e:	bf00      	nop
 8008740:	00000000 	.word	0x00000000
 8008744:	7ff80000 	.word	0x7ff80000

08008748 <rint>:
 8008748:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800874a:	ec51 0b10 	vmov	r0, r1, d0
 800874e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008752:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8008756:	2e13      	cmp	r6, #19
 8008758:	460b      	mov	r3, r1
 800875a:	ee10 4a10 	vmov	r4, s0
 800875e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8008762:	dc56      	bgt.n	8008812 <rint+0xca>
 8008764:	2e00      	cmp	r6, #0
 8008766:	da2b      	bge.n	80087c0 <rint+0x78>
 8008768:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800876c:	4302      	orrs	r2, r0
 800876e:	d023      	beq.n	80087b8 <rint+0x70>
 8008770:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8008774:	4302      	orrs	r2, r0
 8008776:	4254      	negs	r4, r2
 8008778:	4314      	orrs	r4, r2
 800877a:	0c4b      	lsrs	r3, r1, #17
 800877c:	0b24      	lsrs	r4, r4, #12
 800877e:	045b      	lsls	r3, r3, #17
 8008780:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8008784:	ea44 0103 	orr.w	r1, r4, r3
 8008788:	460b      	mov	r3, r1
 800878a:	492f      	ldr	r1, [pc, #188]	; (8008848 <rint+0x100>)
 800878c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8008790:	e9d1 6700 	ldrd	r6, r7, [r1]
 8008794:	4602      	mov	r2, r0
 8008796:	4639      	mov	r1, r7
 8008798:	4630      	mov	r0, r6
 800879a:	f7f7 fd77 	bl	800028c <__adddf3>
 800879e:	e9cd 0100 	strd	r0, r1, [sp]
 80087a2:	463b      	mov	r3, r7
 80087a4:	4632      	mov	r2, r6
 80087a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087aa:	f7f7 fd6d 	bl	8000288 <__aeabi_dsub>
 80087ae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80087b2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80087b6:	4639      	mov	r1, r7
 80087b8:	ec41 0b10 	vmov	d0, r0, r1
 80087bc:	b003      	add	sp, #12
 80087be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087c0:	4a22      	ldr	r2, [pc, #136]	; (800884c <rint+0x104>)
 80087c2:	4132      	asrs	r2, r6
 80087c4:	ea01 0702 	and.w	r7, r1, r2
 80087c8:	4307      	orrs	r7, r0
 80087ca:	d0f5      	beq.n	80087b8 <rint+0x70>
 80087cc:	0852      	lsrs	r2, r2, #1
 80087ce:	4011      	ands	r1, r2
 80087d0:	430c      	orrs	r4, r1
 80087d2:	d00b      	beq.n	80087ec <rint+0xa4>
 80087d4:	ea23 0202 	bic.w	r2, r3, r2
 80087d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80087dc:	2e13      	cmp	r6, #19
 80087de:	fa43 f306 	asr.w	r3, r3, r6
 80087e2:	bf0c      	ite	eq
 80087e4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80087e8:	2400      	movne	r4, #0
 80087ea:	4313      	orrs	r3, r2
 80087ec:	4916      	ldr	r1, [pc, #88]	; (8008848 <rint+0x100>)
 80087ee:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80087f2:	4622      	mov	r2, r4
 80087f4:	e9d5 4500 	ldrd	r4, r5, [r5]
 80087f8:	4620      	mov	r0, r4
 80087fa:	4629      	mov	r1, r5
 80087fc:	f7f7 fd46 	bl	800028c <__adddf3>
 8008800:	e9cd 0100 	strd	r0, r1, [sp]
 8008804:	4622      	mov	r2, r4
 8008806:	462b      	mov	r3, r5
 8008808:	e9dd 0100 	ldrd	r0, r1, [sp]
 800880c:	f7f7 fd3c 	bl	8000288 <__aeabi_dsub>
 8008810:	e7d2      	b.n	80087b8 <rint+0x70>
 8008812:	2e33      	cmp	r6, #51	; 0x33
 8008814:	dd07      	ble.n	8008826 <rint+0xde>
 8008816:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800881a:	d1cd      	bne.n	80087b8 <rint+0x70>
 800881c:	ee10 2a10 	vmov	r2, s0
 8008820:	f7f7 fd34 	bl	800028c <__adddf3>
 8008824:	e7c8      	b.n	80087b8 <rint+0x70>
 8008826:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800882a:	f04f 32ff 	mov.w	r2, #4294967295
 800882e:	40f2      	lsrs	r2, r6
 8008830:	4210      	tst	r0, r2
 8008832:	d0c1      	beq.n	80087b8 <rint+0x70>
 8008834:	0852      	lsrs	r2, r2, #1
 8008836:	4210      	tst	r0, r2
 8008838:	bf1f      	itttt	ne
 800883a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800883e:	ea20 0202 	bicne.w	r2, r0, r2
 8008842:	4134      	asrne	r4, r6
 8008844:	4314      	orrne	r4, r2
 8008846:	e7d1      	b.n	80087ec <rint+0xa4>
 8008848:	08009080 	.word	0x08009080
 800884c:	000fffff 	.word	0x000fffff

08008850 <scalbn>:
 8008850:	b570      	push	{r4, r5, r6, lr}
 8008852:	ec55 4b10 	vmov	r4, r5, d0
 8008856:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800885a:	4606      	mov	r6, r0
 800885c:	462b      	mov	r3, r5
 800885e:	b9aa      	cbnz	r2, 800888c <scalbn+0x3c>
 8008860:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8008864:	4323      	orrs	r3, r4
 8008866:	d03b      	beq.n	80088e0 <scalbn+0x90>
 8008868:	4b31      	ldr	r3, [pc, #196]	; (8008930 <scalbn+0xe0>)
 800886a:	4629      	mov	r1, r5
 800886c:	2200      	movs	r2, #0
 800886e:	ee10 0a10 	vmov	r0, s0
 8008872:	f7f7 fec1 	bl	80005f8 <__aeabi_dmul>
 8008876:	4b2f      	ldr	r3, [pc, #188]	; (8008934 <scalbn+0xe4>)
 8008878:	429e      	cmp	r6, r3
 800887a:	4604      	mov	r4, r0
 800887c:	460d      	mov	r5, r1
 800887e:	da12      	bge.n	80088a6 <scalbn+0x56>
 8008880:	a327      	add	r3, pc, #156	; (adr r3, 8008920 <scalbn+0xd0>)
 8008882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008886:	f7f7 feb7 	bl	80005f8 <__aeabi_dmul>
 800888a:	e009      	b.n	80088a0 <scalbn+0x50>
 800888c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008890:	428a      	cmp	r2, r1
 8008892:	d10c      	bne.n	80088ae <scalbn+0x5e>
 8008894:	ee10 2a10 	vmov	r2, s0
 8008898:	4620      	mov	r0, r4
 800889a:	4629      	mov	r1, r5
 800889c:	f7f7 fcf6 	bl	800028c <__adddf3>
 80088a0:	4604      	mov	r4, r0
 80088a2:	460d      	mov	r5, r1
 80088a4:	e01c      	b.n	80088e0 <scalbn+0x90>
 80088a6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80088aa:	460b      	mov	r3, r1
 80088ac:	3a36      	subs	r2, #54	; 0x36
 80088ae:	4432      	add	r2, r6
 80088b0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80088b4:	428a      	cmp	r2, r1
 80088b6:	dd0b      	ble.n	80088d0 <scalbn+0x80>
 80088b8:	ec45 4b11 	vmov	d1, r4, r5
 80088bc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8008928 <scalbn+0xd8>
 80088c0:	f000 f8de 	bl	8008a80 <copysign>
 80088c4:	a318      	add	r3, pc, #96	; (adr r3, 8008928 <scalbn+0xd8>)
 80088c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088ca:	ec51 0b10 	vmov	r0, r1, d0
 80088ce:	e7da      	b.n	8008886 <scalbn+0x36>
 80088d0:	2a00      	cmp	r2, #0
 80088d2:	dd08      	ble.n	80088e6 <scalbn+0x96>
 80088d4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80088d8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80088dc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80088e0:	ec45 4b10 	vmov	d0, r4, r5
 80088e4:	bd70      	pop	{r4, r5, r6, pc}
 80088e6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80088ea:	da0d      	bge.n	8008908 <scalbn+0xb8>
 80088ec:	f24c 3350 	movw	r3, #50000	; 0xc350
 80088f0:	429e      	cmp	r6, r3
 80088f2:	ec45 4b11 	vmov	d1, r4, r5
 80088f6:	dce1      	bgt.n	80088bc <scalbn+0x6c>
 80088f8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8008920 <scalbn+0xd0>
 80088fc:	f000 f8c0 	bl	8008a80 <copysign>
 8008900:	a307      	add	r3, pc, #28	; (adr r3, 8008920 <scalbn+0xd0>)
 8008902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008906:	e7e0      	b.n	80088ca <scalbn+0x7a>
 8008908:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800890c:	3236      	adds	r2, #54	; 0x36
 800890e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008912:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008916:	4620      	mov	r0, r4
 8008918:	4629      	mov	r1, r5
 800891a:	2200      	movs	r2, #0
 800891c:	4b06      	ldr	r3, [pc, #24]	; (8008938 <scalbn+0xe8>)
 800891e:	e7b2      	b.n	8008886 <scalbn+0x36>
 8008920:	c2f8f359 	.word	0xc2f8f359
 8008924:	01a56e1f 	.word	0x01a56e1f
 8008928:	8800759c 	.word	0x8800759c
 800892c:	7e37e43c 	.word	0x7e37e43c
 8008930:	43500000 	.word	0x43500000
 8008934:	ffff3cb0 	.word	0xffff3cb0
 8008938:	3c900000 	.word	0x3c900000

0800893c <floorf>:
 800893c:	ee10 3a10 	vmov	r3, s0
 8008940:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8008944:	0dca      	lsrs	r2, r1, #23
 8008946:	3a7f      	subs	r2, #127	; 0x7f
 8008948:	2a16      	cmp	r2, #22
 800894a:	dc2a      	bgt.n	80089a2 <floorf+0x66>
 800894c:	2a00      	cmp	r2, #0
 800894e:	da11      	bge.n	8008974 <floorf+0x38>
 8008950:	eddf 7a18 	vldr	s15, [pc, #96]	; 80089b4 <floorf+0x78>
 8008954:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008958:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800895c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008960:	dd05      	ble.n	800896e <floorf+0x32>
 8008962:	2b00      	cmp	r3, #0
 8008964:	da23      	bge.n	80089ae <floorf+0x72>
 8008966:	4a14      	ldr	r2, [pc, #80]	; (80089b8 <floorf+0x7c>)
 8008968:	2900      	cmp	r1, #0
 800896a:	bf18      	it	ne
 800896c:	4613      	movne	r3, r2
 800896e:	ee00 3a10 	vmov	s0, r3
 8008972:	4770      	bx	lr
 8008974:	4911      	ldr	r1, [pc, #68]	; (80089bc <floorf+0x80>)
 8008976:	4111      	asrs	r1, r2
 8008978:	420b      	tst	r3, r1
 800897a:	d0fa      	beq.n	8008972 <floorf+0x36>
 800897c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80089b4 <floorf+0x78>
 8008980:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008984:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8008988:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800898c:	ddef      	ble.n	800896e <floorf+0x32>
 800898e:	2b00      	cmp	r3, #0
 8008990:	bfbe      	ittt	lt
 8008992:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8008996:	fa40 f202 	asrlt.w	r2, r0, r2
 800899a:	189b      	addlt	r3, r3, r2
 800899c:	ea23 0301 	bic.w	r3, r3, r1
 80089a0:	e7e5      	b.n	800896e <floorf+0x32>
 80089a2:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80089a6:	d3e4      	bcc.n	8008972 <floorf+0x36>
 80089a8:	ee30 0a00 	vadd.f32	s0, s0, s0
 80089ac:	4770      	bx	lr
 80089ae:	2300      	movs	r3, #0
 80089b0:	e7dd      	b.n	800896e <floorf+0x32>
 80089b2:	bf00      	nop
 80089b4:	7149f2ca 	.word	0x7149f2ca
 80089b8:	bf800000 	.word	0xbf800000
 80089bc:	007fffff 	.word	0x007fffff

080089c0 <scalbnf>:
 80089c0:	b508      	push	{r3, lr}
 80089c2:	ee10 2a10 	vmov	r2, s0
 80089c6:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 80089ca:	ed2d 8b02 	vpush	{d8}
 80089ce:	eef0 0a40 	vmov.f32	s1, s0
 80089d2:	d004      	beq.n	80089de <scalbnf+0x1e>
 80089d4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80089d8:	d306      	bcc.n	80089e8 <scalbnf+0x28>
 80089da:	ee70 0a00 	vadd.f32	s1, s0, s0
 80089de:	ecbd 8b02 	vpop	{d8}
 80089e2:	eeb0 0a60 	vmov.f32	s0, s1
 80089e6:	bd08      	pop	{r3, pc}
 80089e8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80089ec:	d21c      	bcs.n	8008a28 <scalbnf+0x68>
 80089ee:	4b1f      	ldr	r3, [pc, #124]	; (8008a6c <scalbnf+0xac>)
 80089f0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008a70 <scalbnf+0xb0>
 80089f4:	4298      	cmp	r0, r3
 80089f6:	ee60 0a27 	vmul.f32	s1, s0, s15
 80089fa:	db10      	blt.n	8008a1e <scalbnf+0x5e>
 80089fc:	ee10 2a90 	vmov	r2, s1
 8008a00:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8008a04:	3b19      	subs	r3, #25
 8008a06:	4403      	add	r3, r0
 8008a08:	2bfe      	cmp	r3, #254	; 0xfe
 8008a0a:	dd0f      	ble.n	8008a2c <scalbnf+0x6c>
 8008a0c:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8008a74 <scalbnf+0xb4>
 8008a10:	eeb0 0a48 	vmov.f32	s0, s16
 8008a14:	f000 f843 	bl	8008a9e <copysignf>
 8008a18:	ee60 0a08 	vmul.f32	s1, s0, s16
 8008a1c:	e7df      	b.n	80089de <scalbnf+0x1e>
 8008a1e:	eddf 7a16 	vldr	s15, [pc, #88]	; 8008a78 <scalbnf+0xb8>
 8008a22:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8008a26:	e7da      	b.n	80089de <scalbnf+0x1e>
 8008a28:	0ddb      	lsrs	r3, r3, #23
 8008a2a:	e7ec      	b.n	8008a06 <scalbnf+0x46>
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	dd06      	ble.n	8008a3e <scalbnf+0x7e>
 8008a30:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8008a34:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8008a38:	ee00 3a90 	vmov	s1, r3
 8008a3c:	e7cf      	b.n	80089de <scalbnf+0x1e>
 8008a3e:	f113 0f16 	cmn.w	r3, #22
 8008a42:	da06      	bge.n	8008a52 <scalbnf+0x92>
 8008a44:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008a48:	4298      	cmp	r0, r3
 8008a4a:	dcdf      	bgt.n	8008a0c <scalbnf+0x4c>
 8008a4c:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8008a78 <scalbnf+0xb8>
 8008a50:	e7de      	b.n	8008a10 <scalbnf+0x50>
 8008a52:	3319      	adds	r3, #25
 8008a54:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8008a58:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8008a5c:	eddf 7a07 	vldr	s15, [pc, #28]	; 8008a7c <scalbnf+0xbc>
 8008a60:	ee07 3a10 	vmov	s14, r3
 8008a64:	ee67 0a27 	vmul.f32	s1, s14, s15
 8008a68:	e7b9      	b.n	80089de <scalbnf+0x1e>
 8008a6a:	bf00      	nop
 8008a6c:	ffff3cb0 	.word	0xffff3cb0
 8008a70:	4c000000 	.word	0x4c000000
 8008a74:	7149f2ca 	.word	0x7149f2ca
 8008a78:	0da24260 	.word	0x0da24260
 8008a7c:	33000000 	.word	0x33000000

08008a80 <copysign>:
 8008a80:	ec51 0b10 	vmov	r0, r1, d0
 8008a84:	ee11 0a90 	vmov	r0, s3
 8008a88:	ee10 2a10 	vmov	r2, s0
 8008a8c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008a90:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8008a94:	ea41 0300 	orr.w	r3, r1, r0
 8008a98:	ec43 2b10 	vmov	d0, r2, r3
 8008a9c:	4770      	bx	lr

08008a9e <copysignf>:
 8008a9e:	ee10 3a10 	vmov	r3, s0
 8008aa2:	ee10 2a90 	vmov	r2, s1
 8008aa6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008aaa:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	ee00 3a10 	vmov	s0, r3
 8008ab4:	4770      	bx	lr
	...

08008ab8 <_init>:
 8008ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aba:	bf00      	nop
 8008abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008abe:	bc08      	pop	{r3}
 8008ac0:	469e      	mov	lr, r3
 8008ac2:	4770      	bx	lr

08008ac4 <_fini>:
 8008ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ac6:	bf00      	nop
 8008ac8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aca:	bc08      	pop	{r3}
 8008acc:	469e      	mov	lr, r3
 8008ace:	4770      	bx	lr
