
Extra_1_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e3ec  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000028a0  0800e690  0800e690  0001e690  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010f30  08010f30  000301e8  2**0
                  CONTENTS
  4 .ARM          00000008  08010f30  08010f30  00020f30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010f38  08010f38  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010f38  08010f38  00020f38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010f3c  08010f3c  00020f3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  24000000  08010f40  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b44  240001e8  08011128  000301e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000d2c  08011128  00030d2c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a743  00000000  00000000  00030216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002bf0  00000000  00000000  0004a959  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001498  00000000  00000000  0004d550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001380  00000000  00000000  0004e9e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b4cf  00000000  00000000  0004fd68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a3be  00000000  00000000  0008b237  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00186a8e  00000000  00000000  000a55f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0022c083  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007168  00000000  00000000  0022c0d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001e8 	.word	0x240001e8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800e674 	.word	0x0800e674

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001ec 	.word	0x240001ec
 80002dc:	0800e674 	.word	0x0800e674

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 baf8 	b.w	8000d10 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f98a 	bl	8000a40 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__mulsc3>:
 8000738:	ee60 6a01 	vmul.f32	s13, s0, s2
 800073c:	ee20 6aa1 	vmul.f32	s12, s1, s3
 8000740:	ee20 5a21 	vmul.f32	s10, s0, s3
 8000744:	ee76 7ac6 	vsub.f32	s15, s13, s12
 8000748:	ee61 5a20 	vmul.f32	s11, s2, s1
 800074c:	eef4 7a67 	vcmp.f32	s15, s15
 8000750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000754:	ee35 7a25 	vadd.f32	s14, s10, s11
 8000758:	d604      	bvs.n	8000764 <__mulsc3+0x2c>
 800075a:	eeb0 0a67 	vmov.f32	s0, s15
 800075e:	eef0 0a47 	vmov.f32	s1, s14
 8000762:	4770      	bx	lr
 8000764:	eeb4 7a47 	vcmp.f32	s14, s14
 8000768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076c:	d7f5      	bvc.n	800075a <__mulsc3+0x22>
 800076e:	eddf 4a93 	vldr	s9, [pc, #588]	; 80009bc <__mulsc3+0x284>
 8000772:	eeb0 4ac0 	vabs.f32	s8, s0
 8000776:	eeb4 4a64 	vcmp.f32	s8, s9
 800077a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077e:	bfcc      	ite	gt
 8000780:	2301      	movgt	r3, #1
 8000782:	2300      	movle	r3, #0
 8000784:	eeb0 4ae0 	vabs.f32	s8, s1
 8000788:	f300 809d 	bgt.w	80008c6 <__mulsc3+0x18e>
 800078c:	eeb4 4a64 	vcmp.f32	s8, s9
 8000790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000794:	f300 8097 	bgt.w	80008c6 <__mulsc3+0x18e>
 8000798:	2300      	movs	r3, #0
 800079a:	eddf 4a88 	vldr	s9, [pc, #544]	; 80009bc <__mulsc3+0x284>
 800079e:	eeb0 4ac1 	vabs.f32	s8, s2
 80007a2:	eeb4 4a64 	vcmp.f32	s8, s9
 80007a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007aa:	eef0 3ae1 	vabs.f32	s7, s3
 80007ae:	dc48      	bgt.n	8000842 <__mulsc3+0x10a>
 80007b0:	eef4 3a64 	vcmp.f32	s7, s9
 80007b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007b8:	dc43      	bgt.n	8000842 <__mulsc3+0x10a>
 80007ba:	bb9b      	cbnz	r3, 8000824 <__mulsc3+0xec>
 80007bc:	eef0 6ae6 	vabs.f32	s13, s13
 80007c0:	eef4 6a64 	vcmp.f32	s13, s9
 80007c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007c8:	dc14      	bgt.n	80007f4 <__mulsc3+0xbc>
 80007ca:	eeb0 6ac6 	vabs.f32	s12, s12
 80007ce:	eeb4 6a64 	vcmp.f32	s12, s9
 80007d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007d6:	dc0d      	bgt.n	80007f4 <__mulsc3+0xbc>
 80007d8:	eeb0 5ac5 	vabs.f32	s10, s10
 80007dc:	eeb4 5a64 	vcmp.f32	s10, s9
 80007e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007e4:	dc06      	bgt.n	80007f4 <__mulsc3+0xbc>
 80007e6:	eef0 5ae5 	vabs.f32	s11, s11
 80007ea:	eef4 5a64 	vcmp.f32	s11, s9
 80007ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f2:	ddb2      	ble.n	800075a <__mulsc3+0x22>
 80007f4:	eeb4 0a40 	vcmp.f32	s0, s0
 80007f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007fc:	f180 80d3 	bvs.w	80009a6 <__mulsc3+0x26e>
 8000800:	eef4 0a60 	vcmp.f32	s1, s1
 8000804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000808:	f180 80c3 	bvs.w	8000992 <__mulsc3+0x25a>
 800080c:	eeb4 1a41 	vcmp.f32	s2, s2
 8000810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000814:	f180 80b3 	bvs.w	800097e <__mulsc3+0x246>
 8000818:	eef4 1a61 	vcmp.f32	s3, s3
 800081c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000820:	f180 80a3 	bvs.w	800096a <__mulsc3+0x232>
 8000824:	ee61 7ae0 	vnmul.f32	s15, s3, s1
 8000828:	ee60 0a81 	vmul.f32	s1, s1, s2
 800082c:	eee0 7a01 	vfma.f32	s15, s0, s2
 8000830:	eee0 0a21 	vfma.f32	s1, s0, s3
 8000834:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80009c0 <__mulsc3+0x288>
 8000838:	ee67 7a87 	vmul.f32	s15, s15, s14
 800083c:	ee20 7a87 	vmul.f32	s14, s1, s14
 8000840:	e78b      	b.n	800075a <__mulsc3+0x22>
 8000842:	eddf 7a5e 	vldr	s15, [pc, #376]	; 80009bc <__mulsc3+0x284>
 8000846:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80009bc <__mulsc3+0x284>
 800084a:	eeb4 4a67 	vcmp.f32	s8, s15
 800084e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000852:	bfcc      	ite	gt
 8000854:	2301      	movgt	r3, #1
 8000856:	2300      	movle	r3, #0
 8000858:	ee07 3a90 	vmov	s15, r3
 800085c:	ee11 3a10 	vmov	r3, s2
 8000860:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000864:	2b00      	cmp	r3, #0
 8000866:	eef0 7ae7 	vabs.f32	s15, s15
 800086a:	eef4 3a47 	vcmp.f32	s7, s14
 800086e:	bfb8      	it	lt
 8000870:	eef1 7a67 	vneglt.f32	s15, s15
 8000874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000878:	bfcc      	ite	gt
 800087a:	2301      	movgt	r3, #1
 800087c:	2300      	movle	r3, #0
 800087e:	eeb0 1a67 	vmov.f32	s2, s15
 8000882:	ee07 3a90 	vmov	s15, r3
 8000886:	ee11 3a90 	vmov	r3, s3
 800088a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800088e:	2b00      	cmp	r3, #0
 8000890:	eef0 7ae7 	vabs.f32	s15, s15
 8000894:	eeb4 0a40 	vcmp.f32	s0, s0
 8000898:	bfb8      	it	lt
 800089a:	eef1 7a67 	vneglt.f32	s15, s15
 800089e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008a2:	eef0 1a67 	vmov.f32	s3, s15
 80008a6:	d64c      	bvs.n	8000942 <__mulsc3+0x20a>
 80008a8:	eef4 0a60 	vcmp.f32	s1, s1
 80008ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008b0:	d7b8      	bvc.n	8000824 <__mulsc3+0xec>
 80008b2:	ee10 3a90 	vmov	r3, s1
 80008b6:	ed9f 7a43 	vldr	s14, [pc, #268]	; 80009c4 <__mulsc3+0x28c>
 80008ba:	eddf 7a43 	vldr	s15, [pc, #268]	; 80009c8 <__mulsc3+0x290>
 80008be:	2b00      	cmp	r3, #0
 80008c0:	fe67 0a27 	vselge.f32	s1, s14, s15
 80008c4:	e7ae      	b.n	8000824 <__mulsc3+0xec>
 80008c6:	ee04 3a90 	vmov	s9, r3
 80008ca:	eddf 3a3c 	vldr	s7, [pc, #240]	; 80009bc <__mulsc3+0x284>
 80008ce:	ee10 3a10 	vmov	r3, s0
 80008d2:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	eef0 4ae4 	vabs.f32	s9, s9
 80008dc:	eeb4 4a63 	vcmp.f32	s8, s7
 80008e0:	bfb8      	it	lt
 80008e2:	eef1 4a64 	vneglt.f32	s9, s9
 80008e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008ea:	bfcc      	ite	gt
 80008ec:	2301      	movgt	r3, #1
 80008ee:	2300      	movle	r3, #0
 80008f0:	eeb0 0a64 	vmov.f32	s0, s9
 80008f4:	ee04 3a90 	vmov	s9, r3
 80008f8:	ee10 3a90 	vmov	r3, s1
 80008fc:	eef8 4ae4 	vcvt.f32.s32	s9, s9
 8000900:	2b00      	cmp	r3, #0
 8000902:	eef0 4ae4 	vabs.f32	s9, s9
 8000906:	eeb4 1a41 	vcmp.f32	s2, s2
 800090a:	bfb8      	it	lt
 800090c:	eef1 4a64 	vneglt.f32	s9, s9
 8000910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000914:	eef0 0a64 	vmov.f32	s1, s9
 8000918:	d61d      	bvs.n	8000956 <__mulsc3+0x21e>
 800091a:	eef4 1a61 	vcmp.f32	s3, s3
 800091e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000922:	bf78      	it	vc
 8000924:	2301      	movvc	r3, #1
 8000926:	f5ff af38 	bvc.w	800079a <__mulsc3+0x62>
 800092a:	ee11 3a90 	vmov	r3, s3
 800092e:	ed9f 4a25 	vldr	s8, [pc, #148]	; 80009c4 <__mulsc3+0x28c>
 8000932:	eddf 4a25 	vldr	s9, [pc, #148]	; 80009c8 <__mulsc3+0x290>
 8000936:	2b00      	cmp	r3, #0
 8000938:	f04f 0301 	mov.w	r3, #1
 800093c:	fe64 1a24 	vselge.f32	s3, s8, s9
 8000940:	e72b      	b.n	800079a <__mulsc3+0x62>
 8000942:	ee10 3a10 	vmov	r3, s0
 8000946:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80009c4 <__mulsc3+0x28c>
 800094a:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80009c8 <__mulsc3+0x290>
 800094e:	2b00      	cmp	r3, #0
 8000950:	fe27 0a27 	vselge.f32	s0, s14, s15
 8000954:	e7a8      	b.n	80008a8 <__mulsc3+0x170>
 8000956:	ee11 3a10 	vmov	r3, s2
 800095a:	ed9f 4a1a 	vldr	s8, [pc, #104]	; 80009c4 <__mulsc3+0x28c>
 800095e:	eddf 4a1a 	vldr	s9, [pc, #104]	; 80009c8 <__mulsc3+0x290>
 8000962:	2b00      	cmp	r3, #0
 8000964:	fe24 1a24 	vselge.f32	s2, s8, s9
 8000968:	e7d7      	b.n	800091a <__mulsc3+0x1e2>
 800096a:	ee11 3a90 	vmov	r3, s3
 800096e:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80009c4 <__mulsc3+0x28c>
 8000972:	eddf 7a15 	vldr	s15, [pc, #84]	; 80009c8 <__mulsc3+0x290>
 8000976:	2b00      	cmp	r3, #0
 8000978:	fe67 1a27 	vselge.f32	s3, s14, s15
 800097c:	e752      	b.n	8000824 <__mulsc3+0xec>
 800097e:	ee11 3a10 	vmov	r3, s2
 8000982:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80009c4 <__mulsc3+0x28c>
 8000986:	eddf 7a10 	vldr	s15, [pc, #64]	; 80009c8 <__mulsc3+0x290>
 800098a:	2b00      	cmp	r3, #0
 800098c:	fe27 1a27 	vselge.f32	s2, s14, s15
 8000990:	e742      	b.n	8000818 <__mulsc3+0xe0>
 8000992:	ee10 3a90 	vmov	r3, s1
 8000996:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80009c4 <__mulsc3+0x28c>
 800099a:	eddf 7a0b 	vldr	s15, [pc, #44]	; 80009c8 <__mulsc3+0x290>
 800099e:	2b00      	cmp	r3, #0
 80009a0:	fe67 0a27 	vselge.f32	s1, s14, s15
 80009a4:	e732      	b.n	800080c <__mulsc3+0xd4>
 80009a6:	ee10 3a10 	vmov	r3, s0
 80009aa:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80009c4 <__mulsc3+0x28c>
 80009ae:	eddf 7a06 	vldr	s15, [pc, #24]	; 80009c8 <__mulsc3+0x290>
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	fe27 0a27 	vselge.f32	s0, s14, s15
 80009b8:	e722      	b.n	8000800 <__mulsc3+0xc8>
 80009ba:	bf00      	nop
 80009bc:	7f7fffff 	.word	0x7f7fffff
 80009c0:	7f800000 	.word	0x7f800000
 80009c4:	00000000 	.word	0x00000000
 80009c8:	80000000 	.word	0x80000000

080009cc <__aeabi_d2lz>:
 80009cc:	b508      	push	{r3, lr}
 80009ce:	4602      	mov	r2, r0
 80009d0:	460b      	mov	r3, r1
 80009d2:	ec43 2b17 	vmov	d7, r2, r3
 80009d6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80009da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009de:	d403      	bmi.n	80009e8 <__aeabi_d2lz+0x1c>
 80009e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80009e4:	f000 b80c 	b.w	8000a00 <__aeabi_d2ulz>
 80009e8:	eeb1 7b47 	vneg.f64	d7, d7
 80009ec:	ec51 0b17 	vmov	r0, r1, d7
 80009f0:	f000 f806 	bl	8000a00 <__aeabi_d2ulz>
 80009f4:	4240      	negs	r0, r0
 80009f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80009fa:	bd08      	pop	{r3, pc}
 80009fc:	0000      	movs	r0, r0
	...

08000a00 <__aeabi_d2ulz>:
 8000a00:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000a30 <__aeabi_d2ulz+0x30>
 8000a04:	ec41 0b17 	vmov	d7, r0, r1
 8000a08:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000a38 <__aeabi_d2ulz+0x38>
 8000a0c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000a10:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 8000a14:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000a18:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000a1c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000a20:	ee16 1a10 	vmov	r1, s12
 8000a24:	ee17 0a90 	vmov	r0, s15
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop
 8000a2c:	f3af 8000 	nop.w
 8000a30:	00000000 	.word	0x00000000
 8000a34:	3df00000 	.word	0x3df00000
 8000a38:	00000000 	.word	0x00000000
 8000a3c:	41f00000 	.word	0x41f00000

08000a40 <__udivmoddi4>:
 8000a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a44:	9d08      	ldr	r5, [sp, #32]
 8000a46:	4604      	mov	r4, r0
 8000a48:	468e      	mov	lr, r1
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d14d      	bne.n	8000aea <__udivmoddi4+0xaa>
 8000a4e:	428a      	cmp	r2, r1
 8000a50:	4694      	mov	ip, r2
 8000a52:	d969      	bls.n	8000b28 <__udivmoddi4+0xe8>
 8000a54:	fab2 f282 	clz	r2, r2
 8000a58:	b152      	cbz	r2, 8000a70 <__udivmoddi4+0x30>
 8000a5a:	fa01 f302 	lsl.w	r3, r1, r2
 8000a5e:	f1c2 0120 	rsb	r1, r2, #32
 8000a62:	fa20 f101 	lsr.w	r1, r0, r1
 8000a66:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a6a:	ea41 0e03 	orr.w	lr, r1, r3
 8000a6e:	4094      	lsls	r4, r2
 8000a70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a74:	0c21      	lsrs	r1, r4, #16
 8000a76:	fbbe f6f8 	udiv	r6, lr, r8
 8000a7a:	fa1f f78c 	uxth.w	r7, ip
 8000a7e:	fb08 e316 	mls	r3, r8, r6, lr
 8000a82:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000a86:	fb06 f107 	mul.w	r1, r6, r7
 8000a8a:	4299      	cmp	r1, r3
 8000a8c:	d90a      	bls.n	8000aa4 <__udivmoddi4+0x64>
 8000a8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000a92:	f106 30ff 	add.w	r0, r6, #4294967295
 8000a96:	f080 811f 	bcs.w	8000cd8 <__udivmoddi4+0x298>
 8000a9a:	4299      	cmp	r1, r3
 8000a9c:	f240 811c 	bls.w	8000cd8 <__udivmoddi4+0x298>
 8000aa0:	3e02      	subs	r6, #2
 8000aa2:	4463      	add	r3, ip
 8000aa4:	1a5b      	subs	r3, r3, r1
 8000aa6:	b2a4      	uxth	r4, r4
 8000aa8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000aac:	fb08 3310 	mls	r3, r8, r0, r3
 8000ab0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ab4:	fb00 f707 	mul.w	r7, r0, r7
 8000ab8:	42a7      	cmp	r7, r4
 8000aba:	d90a      	bls.n	8000ad2 <__udivmoddi4+0x92>
 8000abc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ac0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ac4:	f080 810a 	bcs.w	8000cdc <__udivmoddi4+0x29c>
 8000ac8:	42a7      	cmp	r7, r4
 8000aca:	f240 8107 	bls.w	8000cdc <__udivmoddi4+0x29c>
 8000ace:	4464      	add	r4, ip
 8000ad0:	3802      	subs	r0, #2
 8000ad2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ad6:	1be4      	subs	r4, r4, r7
 8000ad8:	2600      	movs	r6, #0
 8000ada:	b11d      	cbz	r5, 8000ae4 <__udivmoddi4+0xa4>
 8000adc:	40d4      	lsrs	r4, r2
 8000ade:	2300      	movs	r3, #0
 8000ae0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ae4:	4631      	mov	r1, r6
 8000ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aea:	428b      	cmp	r3, r1
 8000aec:	d909      	bls.n	8000b02 <__udivmoddi4+0xc2>
 8000aee:	2d00      	cmp	r5, #0
 8000af0:	f000 80ef 	beq.w	8000cd2 <__udivmoddi4+0x292>
 8000af4:	2600      	movs	r6, #0
 8000af6:	e9c5 0100 	strd	r0, r1, [r5]
 8000afa:	4630      	mov	r0, r6
 8000afc:	4631      	mov	r1, r6
 8000afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b02:	fab3 f683 	clz	r6, r3
 8000b06:	2e00      	cmp	r6, #0
 8000b08:	d14a      	bne.n	8000ba0 <__udivmoddi4+0x160>
 8000b0a:	428b      	cmp	r3, r1
 8000b0c:	d302      	bcc.n	8000b14 <__udivmoddi4+0xd4>
 8000b0e:	4282      	cmp	r2, r0
 8000b10:	f200 80f9 	bhi.w	8000d06 <__udivmoddi4+0x2c6>
 8000b14:	1a84      	subs	r4, r0, r2
 8000b16:	eb61 0303 	sbc.w	r3, r1, r3
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	469e      	mov	lr, r3
 8000b1e:	2d00      	cmp	r5, #0
 8000b20:	d0e0      	beq.n	8000ae4 <__udivmoddi4+0xa4>
 8000b22:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b26:	e7dd      	b.n	8000ae4 <__udivmoddi4+0xa4>
 8000b28:	b902      	cbnz	r2, 8000b2c <__udivmoddi4+0xec>
 8000b2a:	deff      	udf	#255	; 0xff
 8000b2c:	fab2 f282 	clz	r2, r2
 8000b30:	2a00      	cmp	r2, #0
 8000b32:	f040 8092 	bne.w	8000c5a <__udivmoddi4+0x21a>
 8000b36:	eba1 010c 	sub.w	r1, r1, ip
 8000b3a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b3e:	fa1f fe8c 	uxth.w	lr, ip
 8000b42:	2601      	movs	r6, #1
 8000b44:	0c20      	lsrs	r0, r4, #16
 8000b46:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b4a:	fb07 1113 	mls	r1, r7, r3, r1
 8000b4e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b52:	fb0e f003 	mul.w	r0, lr, r3
 8000b56:	4288      	cmp	r0, r1
 8000b58:	d908      	bls.n	8000b6c <__udivmoddi4+0x12c>
 8000b5a:	eb1c 0101 	adds.w	r1, ip, r1
 8000b5e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000b62:	d202      	bcs.n	8000b6a <__udivmoddi4+0x12a>
 8000b64:	4288      	cmp	r0, r1
 8000b66:	f200 80cb 	bhi.w	8000d00 <__udivmoddi4+0x2c0>
 8000b6a:	4643      	mov	r3, r8
 8000b6c:	1a09      	subs	r1, r1, r0
 8000b6e:	b2a4      	uxth	r4, r4
 8000b70:	fbb1 f0f7 	udiv	r0, r1, r7
 8000b74:	fb07 1110 	mls	r1, r7, r0, r1
 8000b78:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000b7c:	fb0e fe00 	mul.w	lr, lr, r0
 8000b80:	45a6      	cmp	lr, r4
 8000b82:	d908      	bls.n	8000b96 <__udivmoddi4+0x156>
 8000b84:	eb1c 0404 	adds.w	r4, ip, r4
 8000b88:	f100 31ff 	add.w	r1, r0, #4294967295
 8000b8c:	d202      	bcs.n	8000b94 <__udivmoddi4+0x154>
 8000b8e:	45a6      	cmp	lr, r4
 8000b90:	f200 80bb 	bhi.w	8000d0a <__udivmoddi4+0x2ca>
 8000b94:	4608      	mov	r0, r1
 8000b96:	eba4 040e 	sub.w	r4, r4, lr
 8000b9a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000b9e:	e79c      	b.n	8000ada <__udivmoddi4+0x9a>
 8000ba0:	f1c6 0720 	rsb	r7, r6, #32
 8000ba4:	40b3      	lsls	r3, r6
 8000ba6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000baa:	ea4c 0c03 	orr.w	ip, ip, r3
 8000bae:	fa20 f407 	lsr.w	r4, r0, r7
 8000bb2:	fa01 f306 	lsl.w	r3, r1, r6
 8000bb6:	431c      	orrs	r4, r3
 8000bb8:	40f9      	lsrs	r1, r7
 8000bba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bbe:	fa00 f306 	lsl.w	r3, r0, r6
 8000bc2:	fbb1 f8f9 	udiv	r8, r1, r9
 8000bc6:	0c20      	lsrs	r0, r4, #16
 8000bc8:	fa1f fe8c 	uxth.w	lr, ip
 8000bcc:	fb09 1118 	mls	r1, r9, r8, r1
 8000bd0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bd4:	fb08 f00e 	mul.w	r0, r8, lr
 8000bd8:	4288      	cmp	r0, r1
 8000bda:	fa02 f206 	lsl.w	r2, r2, r6
 8000bde:	d90b      	bls.n	8000bf8 <__udivmoddi4+0x1b8>
 8000be0:	eb1c 0101 	adds.w	r1, ip, r1
 8000be4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000be8:	f080 8088 	bcs.w	8000cfc <__udivmoddi4+0x2bc>
 8000bec:	4288      	cmp	r0, r1
 8000bee:	f240 8085 	bls.w	8000cfc <__udivmoddi4+0x2bc>
 8000bf2:	f1a8 0802 	sub.w	r8, r8, #2
 8000bf6:	4461      	add	r1, ip
 8000bf8:	1a09      	subs	r1, r1, r0
 8000bfa:	b2a4      	uxth	r4, r4
 8000bfc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c00:	fb09 1110 	mls	r1, r9, r0, r1
 8000c04:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c08:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c0c:	458e      	cmp	lr, r1
 8000c0e:	d908      	bls.n	8000c22 <__udivmoddi4+0x1e2>
 8000c10:	eb1c 0101 	adds.w	r1, ip, r1
 8000c14:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c18:	d26c      	bcs.n	8000cf4 <__udivmoddi4+0x2b4>
 8000c1a:	458e      	cmp	lr, r1
 8000c1c:	d96a      	bls.n	8000cf4 <__udivmoddi4+0x2b4>
 8000c1e:	3802      	subs	r0, #2
 8000c20:	4461      	add	r1, ip
 8000c22:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c26:	fba0 9402 	umull	r9, r4, r0, r2
 8000c2a:	eba1 010e 	sub.w	r1, r1, lr
 8000c2e:	42a1      	cmp	r1, r4
 8000c30:	46c8      	mov	r8, r9
 8000c32:	46a6      	mov	lr, r4
 8000c34:	d356      	bcc.n	8000ce4 <__udivmoddi4+0x2a4>
 8000c36:	d053      	beq.n	8000ce0 <__udivmoddi4+0x2a0>
 8000c38:	b15d      	cbz	r5, 8000c52 <__udivmoddi4+0x212>
 8000c3a:	ebb3 0208 	subs.w	r2, r3, r8
 8000c3e:	eb61 010e 	sbc.w	r1, r1, lr
 8000c42:	fa01 f707 	lsl.w	r7, r1, r7
 8000c46:	fa22 f306 	lsr.w	r3, r2, r6
 8000c4a:	40f1      	lsrs	r1, r6
 8000c4c:	431f      	orrs	r7, r3
 8000c4e:	e9c5 7100 	strd	r7, r1, [r5]
 8000c52:	2600      	movs	r6, #0
 8000c54:	4631      	mov	r1, r6
 8000c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c5a:	f1c2 0320 	rsb	r3, r2, #32
 8000c5e:	40d8      	lsrs	r0, r3
 8000c60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c64:	fa21 f303 	lsr.w	r3, r1, r3
 8000c68:	4091      	lsls	r1, r2
 8000c6a:	4301      	orrs	r1, r0
 8000c6c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c70:	fa1f fe8c 	uxth.w	lr, ip
 8000c74:	fbb3 f0f7 	udiv	r0, r3, r7
 8000c78:	fb07 3610 	mls	r6, r7, r0, r3
 8000c7c:	0c0b      	lsrs	r3, r1, #16
 8000c7e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000c82:	fb00 f60e 	mul.w	r6, r0, lr
 8000c86:	429e      	cmp	r6, r3
 8000c88:	fa04 f402 	lsl.w	r4, r4, r2
 8000c8c:	d908      	bls.n	8000ca0 <__udivmoddi4+0x260>
 8000c8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c92:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c96:	d22f      	bcs.n	8000cf8 <__udivmoddi4+0x2b8>
 8000c98:	429e      	cmp	r6, r3
 8000c9a:	d92d      	bls.n	8000cf8 <__udivmoddi4+0x2b8>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	4463      	add	r3, ip
 8000ca0:	1b9b      	subs	r3, r3, r6
 8000ca2:	b289      	uxth	r1, r1
 8000ca4:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ca8:	fb07 3316 	mls	r3, r7, r6, r3
 8000cac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb0:	fb06 f30e 	mul.w	r3, r6, lr
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	d908      	bls.n	8000cca <__udivmoddi4+0x28a>
 8000cb8:	eb1c 0101 	adds.w	r1, ip, r1
 8000cbc:	f106 38ff 	add.w	r8, r6, #4294967295
 8000cc0:	d216      	bcs.n	8000cf0 <__udivmoddi4+0x2b0>
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d914      	bls.n	8000cf0 <__udivmoddi4+0x2b0>
 8000cc6:	3e02      	subs	r6, #2
 8000cc8:	4461      	add	r1, ip
 8000cca:	1ac9      	subs	r1, r1, r3
 8000ccc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000cd0:	e738      	b.n	8000b44 <__udivmoddi4+0x104>
 8000cd2:	462e      	mov	r6, r5
 8000cd4:	4628      	mov	r0, r5
 8000cd6:	e705      	b.n	8000ae4 <__udivmoddi4+0xa4>
 8000cd8:	4606      	mov	r6, r0
 8000cda:	e6e3      	b.n	8000aa4 <__udivmoddi4+0x64>
 8000cdc:	4618      	mov	r0, r3
 8000cde:	e6f8      	b.n	8000ad2 <__udivmoddi4+0x92>
 8000ce0:	454b      	cmp	r3, r9
 8000ce2:	d2a9      	bcs.n	8000c38 <__udivmoddi4+0x1f8>
 8000ce4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ce8:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000cec:	3801      	subs	r0, #1
 8000cee:	e7a3      	b.n	8000c38 <__udivmoddi4+0x1f8>
 8000cf0:	4646      	mov	r6, r8
 8000cf2:	e7ea      	b.n	8000cca <__udivmoddi4+0x28a>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	e794      	b.n	8000c22 <__udivmoddi4+0x1e2>
 8000cf8:	4640      	mov	r0, r8
 8000cfa:	e7d1      	b.n	8000ca0 <__udivmoddi4+0x260>
 8000cfc:	46d0      	mov	r8, sl
 8000cfe:	e77b      	b.n	8000bf8 <__udivmoddi4+0x1b8>
 8000d00:	3b02      	subs	r3, #2
 8000d02:	4461      	add	r1, ip
 8000d04:	e732      	b.n	8000b6c <__udivmoddi4+0x12c>
 8000d06:	4630      	mov	r0, r6
 8000d08:	e709      	b.n	8000b1e <__udivmoddi4+0xde>
 8000d0a:	4464      	add	r4, ip
 8000d0c:	3802      	subs	r0, #2
 8000d0e:	e742      	b.n	8000b96 <__udivmoddi4+0x156>

08000d10 <__aeabi_idiv0>:
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop

08000d14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d18:	4b3d      	ldr	r3, [pc, #244]	; (8000e10 <SystemInit+0xfc>)
 8000d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d1e:	4a3c      	ldr	r2, [pc, #240]	; (8000e10 <SystemInit+0xfc>)
 8000d20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000d28:	4b39      	ldr	r3, [pc, #228]	; (8000e10 <SystemInit+0xfc>)
 8000d2a:	691b      	ldr	r3, [r3, #16]
 8000d2c:	4a38      	ldr	r2, [pc, #224]	; (8000e10 <SystemInit+0xfc>)
 8000d2e:	f043 0310 	orr.w	r3, r3, #16
 8000d32:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d34:	4b37      	ldr	r3, [pc, #220]	; (8000e14 <SystemInit+0x100>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f003 030f 	and.w	r3, r3, #15
 8000d3c:	2b06      	cmp	r3, #6
 8000d3e:	d807      	bhi.n	8000d50 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d40:	4b34      	ldr	r3, [pc, #208]	; (8000e14 <SystemInit+0x100>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	f023 030f 	bic.w	r3, r3, #15
 8000d48:	4a32      	ldr	r2, [pc, #200]	; (8000e14 <SystemInit+0x100>)
 8000d4a:	f043 0307 	orr.w	r3, r3, #7
 8000d4e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d50:	4b31      	ldr	r3, [pc, #196]	; (8000e18 <SystemInit+0x104>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a30      	ldr	r2, [pc, #192]	; (8000e18 <SystemInit+0x104>)
 8000d56:	f043 0301 	orr.w	r3, r3, #1
 8000d5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d5c:	4b2e      	ldr	r3, [pc, #184]	; (8000e18 <SystemInit+0x104>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d62:	4b2d      	ldr	r3, [pc, #180]	; (8000e18 <SystemInit+0x104>)
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	492c      	ldr	r1, [pc, #176]	; (8000e18 <SystemInit+0x104>)
 8000d68:	4b2c      	ldr	r3, [pc, #176]	; (8000e1c <SystemInit+0x108>)
 8000d6a:	4013      	ands	r3, r2
 8000d6c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d6e:	4b29      	ldr	r3, [pc, #164]	; (8000e14 <SystemInit+0x100>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0308 	and.w	r3, r3, #8
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d007      	beq.n	8000d8a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d7a:	4b26      	ldr	r3, [pc, #152]	; (8000e14 <SystemInit+0x100>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f023 030f 	bic.w	r3, r3, #15
 8000d82:	4a24      	ldr	r2, [pc, #144]	; (8000e14 <SystemInit+0x100>)
 8000d84:	f043 0307 	orr.w	r3, r3, #7
 8000d88:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000d8a:	4b23      	ldr	r3, [pc, #140]	; (8000e18 <SystemInit+0x104>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000d90:	4b21      	ldr	r3, [pc, #132]	; (8000e18 <SystemInit+0x104>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000d96:	4b20      	ldr	r3, [pc, #128]	; (8000e18 <SystemInit+0x104>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000d9c:	4b1e      	ldr	r3, [pc, #120]	; (8000e18 <SystemInit+0x104>)
 8000d9e:	4a20      	ldr	r2, [pc, #128]	; (8000e20 <SystemInit+0x10c>)
 8000da0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000da2:	4b1d      	ldr	r3, [pc, #116]	; (8000e18 <SystemInit+0x104>)
 8000da4:	4a1f      	ldr	r2, [pc, #124]	; (8000e24 <SystemInit+0x110>)
 8000da6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000da8:	4b1b      	ldr	r3, [pc, #108]	; (8000e18 <SystemInit+0x104>)
 8000daa:	4a1f      	ldr	r2, [pc, #124]	; (8000e28 <SystemInit+0x114>)
 8000dac:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000dae:	4b1a      	ldr	r3, [pc, #104]	; (8000e18 <SystemInit+0x104>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000db4:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <SystemInit+0x104>)
 8000db6:	4a1c      	ldr	r2, [pc, #112]	; (8000e28 <SystemInit+0x114>)
 8000db8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000dba:	4b17      	ldr	r3, [pc, #92]	; (8000e18 <SystemInit+0x104>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000dc0:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <SystemInit+0x104>)
 8000dc2:	4a19      	ldr	r2, [pc, #100]	; (8000e28 <SystemInit+0x114>)
 8000dc4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000dc6:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <SystemInit+0x104>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000dcc:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <SystemInit+0x104>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a11      	ldr	r2, [pc, #68]	; (8000e18 <SystemInit+0x104>)
 8000dd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000dd6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000dd8:	4b0f      	ldr	r3, [pc, #60]	; (8000e18 <SystemInit+0x104>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000dde:	4b13      	ldr	r3, [pc, #76]	; (8000e2c <SystemInit+0x118>)
 8000de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de2:	4a12      	ldr	r2, [pc, #72]	; (8000e2c <SystemInit+0x118>)
 8000de4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000de8:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000dea:	4b11      	ldr	r3, [pc, #68]	; (8000e30 <SystemInit+0x11c>)
 8000dec:	681a      	ldr	r2, [r3, #0]
 8000dee:	4b11      	ldr	r3, [pc, #68]	; (8000e34 <SystemInit+0x120>)
 8000df0:	4013      	ands	r3, r2
 8000df2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000df6:	d202      	bcs.n	8000dfe <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <SystemInit+0x124>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000dfe:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <SystemInit+0x128>)
 8000e00:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000e04:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000e06:	bf00      	nop
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	e000ed00 	.word	0xe000ed00
 8000e14:	52002000 	.word	0x52002000
 8000e18:	58024400 	.word	0x58024400
 8000e1c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e20:	02020200 	.word	0x02020200
 8000e24:	01ff0000 	.word	0x01ff0000
 8000e28:	01010280 	.word	0x01010280
 8000e2c:	580000c0 	.word	0x580000c0
 8000e30:	5c001000 	.word	0x5c001000
 8000e34:	ffff0000 	.word	0xffff0000
 8000e38:	51008108 	.word	0x51008108
 8000e3c:	52004000 	.word	0x52004000

08000e40 <reverse_bit>:
#include <complex.h>
#include <math.h>

typedef float complex cplx;

int reverse_bit(int n, int length){
 8000e40:	b480      	push	{r7}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	6039      	str	r1, [r7, #0]
    int reverse = 0;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	60fb      	str	r3, [r7, #12]
    for(int i = 0; i < length; i++){
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60bb      	str	r3, [r7, #8]
 8000e52:	e00c      	b.n	8000e6e <reverse_bit+0x2e>
        reverse = (reverse << 1) | (n & 1);
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	005a      	lsls	r2, r3, #1
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f003 0301 	and.w	r3, r3, #1
 8000e5e:	4313      	orrs	r3, r2
 8000e60:	60fb      	str	r3, [r7, #12]
        n = n >> 1;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	105b      	asrs	r3, r3, #1
 8000e66:	607b      	str	r3, [r7, #4]
    for(int i = 0; i < length; i++){
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	3301      	adds	r3, #1
 8000e6c:	60bb      	str	r3, [r7, #8]
 8000e6e:	68ba      	ldr	r2, [r7, #8]
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	429a      	cmp	r2, r3
 8000e74:	dbee      	blt.n	8000e54 <reverse_bit+0x14>
    }
    return reverse;
 8000e76:	68fb      	ldr	r3, [r7, #12]
}
 8000e78:	4618      	mov	r0, r3
 8000e7a:	3714      	adds	r7, #20
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	0000      	movs	r0, r0
	...

08000e88 <fft>:

void fft(float *arr, int size, cplx *xFFT){
 8000e88:	b590      	push	{r4, r7, lr}
 8000e8a:	b09d      	sub	sp, #116	; 0x74
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
    int num_bit = log2(size);
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	ee07 3a90 	vmov	s15, r3
 8000e9a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000e9e:	eeb0 0b47 	vmov.f64	d0, d7
 8000ea2:	f00c f96d 	bl	800d180 <log>
 8000ea6:	eeb0 6b40 	vmov.f64	d6, d0
 8000eaa:	ed9f 5b93 	vldr	d5, [pc, #588]	; 80010f8 <fft+0x270>
 8000eae:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000eb2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000eb6:	ee17 3a90 	vmov	r3, s15
 8000eba:	657b      	str	r3, [r7, #84]	; 0x54
    for(int i = 0; i < size; i++){
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	667b      	str	r3, [r7, #100]	; 0x64
 8000ec0:	e013      	b.n	8000eea <fft+0x62>
        xFFT[reverse_bit(i, num_bit)] =  arr[i];
 8000ec2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ec4:	009b      	lsls	r3, r3, #2
 8000ec6:	68fa      	ldr	r2, [r7, #12]
 8000ec8:	4413      	add	r3, r2
 8000eca:	681c      	ldr	r4, [r3, #0]
 8000ecc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8000ece:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8000ed0:	f7ff ffb6 	bl	8000e40 <reverse_bit>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	00db      	lsls	r3, r3, #3
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	4413      	add	r3, r2
 8000edc:	601c      	str	r4, [r3, #0]
 8000ede:	f04f 0200 	mov.w	r2, #0
 8000ee2:	605a      	str	r2, [r3, #4]
    for(int i = 0; i < size; i++){
 8000ee4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	667b      	str	r3, [r7, #100]	; 0x64
 8000eea:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	dbe7      	blt.n	8000ec2 <fft+0x3a>
    }

    int q = round(log(size)/log(2));
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	ee07 3a90 	vmov	s15, r3
 8000ef8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000efc:	eeb0 0b47 	vmov.f64	d0, d7
 8000f00:	f00c f93e 	bl	800d180 <log>
 8000f04:	eeb0 6b40 	vmov.f64	d6, d0
 8000f08:	ed9f 5b7b 	vldr	d5, [pc, #492]	; 80010f8 <fft+0x270>
 8000f0c:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000f10:	eeb0 0b47 	vmov.f64	d0, d7
 8000f14:	f00c fd70 	bl	800d9f8 <round>
 8000f18:	eeb0 7b40 	vmov.f64	d7, d0
 8000f1c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000f20:	ee17 3a90 	vmov	r3, s15
 8000f24:	653b      	str	r3, [r7, #80]	; 0x50
    for(int s = 1; s < q+1; s++){
 8000f26:	2301      	movs	r3, #1
 8000f28:	663b      	str	r3, [r7, #96]	; 0x60
 8000f2a:	e0d9      	b.n	80010e0 <fft+0x258>
        int m = pow(2,s);
 8000f2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000f2e:	ee07 3a90 	vmov	s15, r3
 8000f32:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000f36:	eeb0 1b47 	vmov.f64	d1, d7
 8000f3a:	eeb0 0b00 	vmov.f64	d0, #0	; 0x40000000  2.0
 8000f3e:	f00c fabb 	bl	800d4b8 <pow>
 8000f42:	eeb0 7b40 	vmov.f64	d7, d0
 8000f46:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000f4a:	ee17 3a90 	vmov	r3, s15
 8000f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
        int m2 = m/2;
 8000f50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	da00      	bge.n	8000f58 <fft+0xd0>
 8000f56:	3301      	adds	r3, #1
 8000f58:	105b      	asrs	r3, r3, #1
 8000f5a:	64bb      	str	r3, [r7, #72]	; 0x48
        cplx w = 1;
 8000f5c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000f60:	643b      	str	r3, [r7, #64]	; 0x40
 8000f62:	f04f 0300 	mov.w	r3, #0
 8000f66:	647b      	str	r3, [r7, #68]	; 0x44
        cplx wm = cexp(I*(M_PI/m2));
 8000f68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f6a:	ee07 3a90 	vmov	s15, r3
 8000f6e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000f72:	ed9f 5b63 	vldr	d5, [pc, #396]	; 8001100 <fft+0x278>
 8000f76:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000f7a:	ed9f 6b63 	vldr	d6, [pc, #396]	; 8001108 <fft+0x280>
 8000f7e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000f82:	ec51 0b16 	vmov	r0, r1, d6
 8000f86:	ec53 2b17 	vmov	r2, r3, d7
 8000f8a:	ec41 0b16 	vmov	d6, r0, r1
 8000f8e:	ec43 2b17 	vmov	d7, r2, r3
 8000f92:	eeb0 0b46 	vmov.f64	d0, d6
 8000f96:	eeb0 1b47 	vmov.f64	d1, d7
 8000f9a:	f00b ffe1 	bl	800cf60 <cexp>
 8000f9e:	eeb0 6b40 	vmov.f64	d6, d0
 8000fa2:	eeb0 7b41 	vmov.f64	d7, d1
 8000fa6:	eef7 6bc6 	vcvt.f32.f64	s13, d6
 8000faa:	edc7 6a1b 	vstr	s13, [r7, #108]	; 0x6c
 8000fae:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000fb2:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
 8000fb6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fb8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000fba:	63ba      	str	r2, [r7, #56]	; 0x38
 8000fbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(int j = 1; j < m2+1; j++){
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000fc2:	f04f 0300 	mov.w	r3, #0
 8000fc6:	623b      	str	r3, [r7, #32]
 8000fc8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000fcc:	627b      	str	r3, [r7, #36]	; 0x24
 8000fce:	e07f      	b.n	80010d0 <fft+0x248>
            for(int k = j; k < size+1; k+=m){
 8000fd0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000fd2:	65bb      	str	r3, [r7, #88]	; 0x58
 8000fd4:	e063      	b.n	800109e <fft+0x216>
                cplx t = w * xFFT[k+m2-1];
 8000fd6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8000fd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000fda:	4413      	add	r3, r2
 8000fdc:	461a      	mov	r2, r3
 8000fde:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8000fe2:	4413      	add	r3, r2
 8000fe4:	00db      	lsls	r3, r3, #3
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	4413      	add	r3, r2
 8000fea:	edd3 7a00 	vldr	s15, [r3]
 8000fee:	ed93 7a01 	vldr	s14, [r3, #4]
 8000ff2:	eef0 1a47 	vmov.f32	s3, s14
 8000ff6:	eeb0 1a67 	vmov.f32	s2, s15
 8000ffa:	edd7 0a08 	vldr	s1, [r7, #32]
 8000ffe:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8001002:	f7ff fb99 	bl	8000738 <__mulsc3>
 8001006:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
 800100a:	edc7 0a0d 	vstr	s1, [r7, #52]	; 0x34
 800100e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001010:	61fb      	str	r3, [r7, #28]
 8001012:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001014:	61bb      	str	r3, [r7, #24]
                cplx u = xFFT[k-1];
 8001016:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001018:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800101c:	4413      	add	r3, r2
 800101e:	00db      	lsls	r3, r3, #3
 8001020:	687a      	ldr	r2, [r7, #4]
 8001022:	4413      	add	r3, r2
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	617a      	str	r2, [r7, #20]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	613b      	str	r3, [r7, #16]
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	697a      	ldr	r2, [r7, #20]
 8001030:	62ba      	str	r2, [r7, #40]	; 0x28
 8001032:	62fb      	str	r3, [r7, #44]	; 0x2c
                xFFT[k-1] = u + t;
 8001034:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001036:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800103a:	4413      	add	r3, r2
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	687a      	ldr	r2, [r7, #4]
 8001040:	4413      	add	r3, r2
 8001042:	ed97 7a07 	vldr	s14, [r7, #28]
 8001046:	edd7 7a05 	vldr	s15, [r7, #20]
 800104a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800104e:	edd7 6a06 	vldr	s13, [r7, #24]
 8001052:	edd7 7a04 	vldr	s15, [r7, #16]
 8001056:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800105a:	ed83 7a00 	vstr	s14, [r3]
 800105e:	edc3 7a01 	vstr	s15, [r3, #4]
                xFFT[k+m2-1] = u - t;
 8001062:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001064:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001066:	4413      	add	r3, r2
 8001068:	461a      	mov	r2, r3
 800106a:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800106e:	4413      	add	r3, r2
 8001070:	00db      	lsls	r3, r3, #3
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	4413      	add	r3, r2
 8001076:	ed97 7a05 	vldr	s14, [r7, #20]
 800107a:	edd7 7a07 	vldr	s15, [r7, #28]
 800107e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001082:	edd7 6a04 	vldr	s13, [r7, #16]
 8001086:	edd7 7a06 	vldr	s15, [r7, #24]
 800108a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800108e:	ed83 7a00 	vstr	s14, [r3]
 8001092:	edc3 7a01 	vstr	s15, [r3, #4]
            for(int k = j; k < size+1; k+=m){
 8001096:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800109a:	4413      	add	r3, r2
 800109c:	65bb      	str	r3, [r7, #88]	; 0x58
 800109e:	68ba      	ldr	r2, [r7, #8]
 80010a0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80010a2:	429a      	cmp	r2, r3
 80010a4:	da97      	bge.n	8000fd6 <fft+0x14e>
            }
            w = w * wm;
 80010a6:	edd7 1a1a 	vldr	s3, [r7, #104]	; 0x68
 80010aa:	ed97 1a1b 	vldr	s2, [r7, #108]	; 0x6c
 80010ae:	edd7 0a08 	vldr	s1, [r7, #32]
 80010b2:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 80010b6:	f7ff fb3f 	bl	8000738 <__mulsc3>
 80010ba:	ed87 0a10 	vstr	s0, [r7, #64]	; 0x40
 80010be:	edc7 0a11 	vstr	s1, [r7, #68]	; 0x44
 80010c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010c4:	627b      	str	r3, [r7, #36]	; 0x24
 80010c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80010c8:	623b      	str	r3, [r7, #32]
        for(int j = 1; j < m2+1; j++){
 80010ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010cc:	3301      	adds	r3, #1
 80010ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80010d0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80010d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80010d4:	429a      	cmp	r2, r3
 80010d6:	f6bf af7b 	bge.w	8000fd0 <fft+0x148>
    for(int s = 1; s < q+1; s++){
 80010da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010dc:	3301      	adds	r3, #1
 80010de:	663b      	str	r3, [r7, #96]	; 0x60
 80010e0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80010e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80010e4:	429a      	cmp	r2, r3
 80010e6:	f6bf af21 	bge.w	8000f2c <fft+0xa4>
        }

    }
}
 80010ea:	bf00      	nop
 80010ec:	bf00      	nop
 80010ee:	3774      	adds	r7, #116	; 0x74
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd90      	pop	{r4, r7, pc}
 80010f4:	f3af 8000 	nop.w
 80010f8:	fefa39ef 	.word	0xfefa39ef
 80010fc:	3fe62e42 	.word	0x3fe62e42
 8001100:	54442d18 	.word	0x54442d18
 8001104:	400921fb 	.word	0x400921fb
	...

08001110 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8001116:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800111a:	60fb      	str	r3, [r7, #12]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 800111c:	bf00      	nop
 800111e:	4b7d      	ldr	r3, [pc, #500]	; (8001314 <main+0x204>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d004      	beq.n	8001134 <main+0x24>
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	1e5a      	subs	r2, r3, #1
 800112e:	60fa      	str	r2, [r7, #12]
 8001130:	2b00      	cmp	r3, #0
 8001132:	dcf4      	bgt.n	800111e <main+0xe>
  if ( timeout < 0 )
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	2b00      	cmp	r3, #0
 8001138:	da01      	bge.n	800113e <main+0x2e>
  {
  Error_Handler();
 800113a:	f000 fddd 	bl	8001cf8 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113e:	f001 f87b 	bl	8002238 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001142:	f000 f91b 	bl	800137c <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8001146:	4b73      	ldr	r3, [pc, #460]	; (8001314 <main+0x204>)
 8001148:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800114c:	4a71      	ldr	r2, [pc, #452]	; (8001314 <main+0x204>)
 800114e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001152:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001156:	4b6f      	ldr	r3, [pc, #444]	; (8001314 <main+0x204>)
 8001158:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800115c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001160:	607b      	str	r3, [r7, #4]
 8001162:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8001164:	2000      	movs	r0, #0
 8001166:	f001 fc1d 	bl	80029a4 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800116a:	2100      	movs	r1, #0
 800116c:	2000      	movs	r0, #0
 800116e:	f001 fc33 	bl	80029d8 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8001172:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001176:	60fb      	str	r3, [r7, #12]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8001178:	bf00      	nop
 800117a:	4b66      	ldr	r3, [pc, #408]	; (8001314 <main+0x204>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d104      	bne.n	8001190 <main+0x80>
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	1e5a      	subs	r2, r3, #1
 800118a:	60fa      	str	r2, [r7, #12]
 800118c:	2b00      	cmp	r3, #0
 800118e:	dcf4      	bgt.n	800117a <main+0x6a>
if ( timeout < 0 )
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	2b00      	cmp	r3, #0
 8001194:	da01      	bge.n	800119a <main+0x8a>
{
Error_Handler();
 8001196:	f000 fdaf 	bl	8001cf8 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800119a:	f000 fb3d 	bl	8001818 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800119e:	f000 faef 	bl	8001780 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 80011a2:	f000 f9a5 	bl	80014f0 <MX_TIM1_Init>
  MX_TIM2_Init();
 80011a6:	f000 fa4f 	bl	8001648 <MX_TIM2_Init>
  MX_I2C4_Init();
 80011aa:	f000 f961 	bl	8001470 <MX_I2C4_Init>
  MX_TIM5_Init();
 80011ae:	f000 fa99 	bl	80016e4 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  // Revisión de conexión del MPU6050
  HAL_StatusTypeDef status;
  status = HAL_I2C_IsDeviceReady(&hi2c4, MPU6050_ADDR, 1, 3000);
 80011b2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80011b6:	2201      	movs	r2, #1
 80011b8:	21d0      	movs	r1, #208	; 0xd0
 80011ba:	4857      	ldr	r0, [pc, #348]	; (8001318 <main+0x208>)
 80011bc:	f001 fede 	bl	8002f7c <HAL_I2C_IsDeviceReady>
 80011c0:	4603      	mov	r3, r0
 80011c2:	72fb      	strb	r3, [r7, #11]
  if (status == HAL_OK) HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, SET);
 80011c4:	7afb      	ldrb	r3, [r7, #11]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d105      	bne.n	80011d6 <main+0xc6>
 80011ca:	2201      	movs	r2, #1
 80011cc:	2101      	movs	r1, #1
 80011ce:	4853      	ldr	r0, [pc, #332]	; (800131c <main+0x20c>)
 80011d0:	f001 fbb4 	bl	800293c <HAL_GPIO_WritePin>
 80011d4:	e005      	b.n	80011e2 <main+0xd2>
  else HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, SET);
 80011d6:	2201      	movs	r2, #1
 80011d8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011dc:	484f      	ldr	r0, [pc, #316]	; (800131c <main+0x20c>)
 80011de:	f001 fbad 	bl	800293c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 80011e2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011e6:	f001 f8b9 	bl	800235c <HAL_Delay>
  MPU6050_init();								/* Inicialización  de configuración
 80011ea:	f000 fbc1 	bl	8001970 <MPU6050_init>
      	  	  	  	  	  	  	  	  	  	  	  del MPU6050 */

  // Inicialización del contador
  HAL_TIM_Base_Start(&htim5); 					// Incialización del timer 5
 80011ee:	484c      	ldr	r0, [pc, #304]	; (8001320 <main+0x210>)
 80011f0:	f004 fede 	bl	8005fb0 <HAL_TIM_Base_Start>

  // Inicialización del PWM
  HAL_TIM_PWM_Init(&htim1);
 80011f4:	484b      	ldr	r0, [pc, #300]	; (8001324 <main+0x214>)
 80011f6:	f004 fff2 	bl	80061de <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011fa:	2100      	movs	r1, #0
 80011fc:	4849      	ldr	r0, [pc, #292]	; (8001324 <main+0x214>)
 80011fe:	f005 f84f 	bl	80062a0 <HAL_TIM_PWM_Start>
  TIM1->CCR1 = 70;								// 70% de ciclo útil
 8001202:	4b49      	ldr	r3, [pc, #292]	; (8001328 <main+0x218>)
 8001204:	2246      	movs	r2, #70	; 0x46
 8001206:	635a      	str	r2, [r3, #52]	; 0x34

  // Entradas de polaridad del L298N
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, SET);	// In 1
 8001208:	2201      	movs	r2, #1
 800120a:	2101      	movs	r1, #1
 800120c:	4847      	ldr	r0, [pc, #284]	; (800132c <main+0x21c>)
 800120e:	f001 fb95 	bl	800293c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, RESET);	// In 2
 8001212:	2200      	movs	r2, #0
 8001214:	2102      	movs	r1, #2
 8001216:	4845      	ldr	r0, [pc, #276]	; (800132c <main+0x21c>)
 8001218:	f001 fb90 	bl	800293c <HAL_GPIO_WritePin>

  // Prueba de comunicación UART
  printUART_int("MPU6050 test\r\n", 0);
 800121c:	2100      	movs	r1, #0
 800121e:	4844      	ldr	r0, [pc, #272]	; (8001330 <main+0x220>)
 8001220:	f000 fcca 	bl	8001bb8 <printUART_int>

  // Inicialización de la interrupción por timer
  HAL_TIM_Base_Start_IT(&htim2);				// Inicialización del timer 2
 8001224:	4843      	ldr	r0, [pc, #268]	; (8001334 <main+0x224>)
 8001226:	f004 ff33 	bl	8006090 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(n_muestras == limite_muestras){
 800122a:	4b43      	ldr	r3, [pc, #268]	; (8001338 <main+0x228>)
 800122c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001230:	4b42      	ldr	r3, [pc, #264]	; (800133c <main+0x22c>)
 8001232:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001236:	429a      	cmp	r2, r3
 8001238:	d1f7      	bne.n	800122a <main+0x11a>
	  		  printUART_int("Muestras: %u \r\n", n_muestras);	// Comprobación del número de muestras
 800123a:	4b3f      	ldr	r3, [pc, #252]	; (8001338 <main+0x228>)
 800123c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001240:	4619      	mov	r1, r3
 8001242:	483f      	ldr	r0, [pc, #252]	; (8001340 <main+0x230>)
 8001244:	f000 fcb8 	bl	8001bb8 <printUART_int>
	  		  HAL_TIM_Base_Stop_IT(&htim2);					  	// Desactivación de la interrupción
 8001248:	483a      	ldr	r0, [pc, #232]	; (8001334 <main+0x224>)
 800124a:	f004 ff99 	bl	8006180 <HAL_TIM_Base_Stop_IT>
	  		  HAL_Delay(50);
 800124e:	2032      	movs	r0, #50	; 0x32
 8001250:	f001 f884 	bl	800235c <HAL_Delay>

	  		  // Comprobación del tiempo de muestreo
	  		  timer_val = __HAL_TIM_GET_COUNTER(&htim5) - timer_val;
 8001254:	4b32      	ldr	r3, [pc, #200]	; (8001320 <main+0x210>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800125a:	4b3a      	ldr	r3, [pc, #232]	; (8001344 <main+0x234>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	4a38      	ldr	r2, [pc, #224]	; (8001344 <main+0x234>)
 8001262:	6013      	str	r3, [r2, #0]
	  		  printUART_int("Tiempo transcurrido: %u us \r\n", timer_val);
 8001264:	4b37      	ldr	r3, [pc, #220]	; (8001344 <main+0x234>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4619      	mov	r1, r3
 800126a:	4837      	ldr	r0, [pc, #220]	; (8001348 <main+0x238>)
 800126c:	f000 fca4 	bl	8001bb8 <printUART_int>

	  		  // Impresión de las muestras originales
	  		  printUART_int("Eje X: ", 0);
 8001270:	2100      	movs	r1, #0
 8001272:	4836      	ldr	r0, [pc, #216]	; (800134c <main+0x23c>)
 8001274:	f000 fca0 	bl	8001bb8 <printUART_int>
	  		  printUART_array(muestras_x, sizeof(muestras_x)/sizeof(muestras_x[0]));
 8001278:	2140      	movs	r1, #64	; 0x40
 800127a:	4835      	ldr	r0, [pc, #212]	; (8001350 <main+0x240>)
 800127c:	f000 fcbc 	bl	8001bf8 <printUART_array>
	  		  printUART_int("Eje Y: ", 0);
 8001280:	2100      	movs	r1, #0
 8001282:	4834      	ldr	r0, [pc, #208]	; (8001354 <main+0x244>)
 8001284:	f000 fc98 	bl	8001bb8 <printUART_int>
	  		  printUART_array(muestras_y, sizeof(muestras_y)/sizeof(muestras_y[0]));
 8001288:	2140      	movs	r1, #64	; 0x40
 800128a:	4833      	ldr	r0, [pc, #204]	; (8001358 <main+0x248>)
 800128c:	f000 fcb4 	bl	8001bf8 <printUART_array>
	  		  printUART_int("Eje Z: ", 0);
 8001290:	2100      	movs	r1, #0
 8001292:	4832      	ldr	r0, [pc, #200]	; (800135c <main+0x24c>)
 8001294:	f000 fc90 	bl	8001bb8 <printUART_int>
	  		  printUART_array(muestras_z, sizeof(muestras_z)/sizeof(muestras_z[0]));
 8001298:	2140      	movs	r1, #64	; 0x40
 800129a:	4831      	ldr	r0, [pc, #196]	; (8001360 <main+0x250>)
 800129c:	f000 fcac 	bl	8001bf8 <printUART_array>

	  		  // Cálculo de la transformada rápida de Fourier
	  		  fft(muestras_x, sizeof(muestras_x)/sizeof(muestras_x[0]), xFFT);
 80012a0:	4a30      	ldr	r2, [pc, #192]	; (8001364 <main+0x254>)
 80012a2:	2140      	movs	r1, #64	; 0x40
 80012a4:	482a      	ldr	r0, [pc, #168]	; (8001350 <main+0x240>)
 80012a6:	f7ff fdef 	bl	8000e88 <fft>
	  		  HAL_Delay(50);
 80012aa:	2032      	movs	r0, #50	; 0x32
 80012ac:	f001 f856 	bl	800235c <HAL_Delay>
	  		  fft(muestras_y, sizeof(muestras_y)/sizeof(muestras_y[0]), yFFT);
 80012b0:	4a2d      	ldr	r2, [pc, #180]	; (8001368 <main+0x258>)
 80012b2:	2140      	movs	r1, #64	; 0x40
 80012b4:	4828      	ldr	r0, [pc, #160]	; (8001358 <main+0x248>)
 80012b6:	f7ff fde7 	bl	8000e88 <fft>
	  		  HAL_Delay(50);
 80012ba:	2032      	movs	r0, #50	; 0x32
 80012bc:	f001 f84e 	bl	800235c <HAL_Delay>
	  		  fft(muestras_z, sizeof(muestras_z)/sizeof(muestras_z[0]), zFFT);
 80012c0:	4a2a      	ldr	r2, [pc, #168]	; (800136c <main+0x25c>)
 80012c2:	2140      	movs	r1, #64	; 0x40
 80012c4:	4826      	ldr	r0, [pc, #152]	; (8001360 <main+0x250>)
 80012c6:	f7ff fddf 	bl	8000e88 <fft>
	  		  HAL_Delay(50);
 80012ca:	2032      	movs	r0, #50	; 0x32
 80012cc:	f001 f846 	bl	800235c <HAL_Delay>

	  		  // Impresión de las transformadas de Fourier
	  		  printUART_int("FFT X: ", 0);
 80012d0:	2100      	movs	r1, #0
 80012d2:	4827      	ldr	r0, [pc, #156]	; (8001370 <main+0x260>)
 80012d4:	f000 fc70 	bl	8001bb8 <printUART_int>
	  		  printUART_arrayCplx(xFFT, sizeof(muestras_x)/sizeof(muestras_x[0]));
 80012d8:	2140      	movs	r1, #64	; 0x40
 80012da:	4822      	ldr	r0, [pc, #136]	; (8001364 <main+0x254>)
 80012dc:	f000 fcc6 	bl	8001c6c <printUART_arrayCplx>
	  		  printUART_int("FFT Y: ", 0);
 80012e0:	2100      	movs	r1, #0
 80012e2:	4824      	ldr	r0, [pc, #144]	; (8001374 <main+0x264>)
 80012e4:	f000 fc68 	bl	8001bb8 <printUART_int>
	  		  printUART_arrayCplx(yFFT, sizeof(muestras_y)/sizeof(muestras_y[0]));
 80012e8:	2140      	movs	r1, #64	; 0x40
 80012ea:	481f      	ldr	r0, [pc, #124]	; (8001368 <main+0x258>)
 80012ec:	f000 fcbe 	bl	8001c6c <printUART_arrayCplx>
	  		  printUART_int("FFT Z: ", 0);
 80012f0:	2100      	movs	r1, #0
 80012f2:	4821      	ldr	r0, [pc, #132]	; (8001378 <main+0x268>)
 80012f4:	f000 fc60 	bl	8001bb8 <printUART_int>
	  		  printUART_arrayCplx(zFFT, sizeof(muestras_z)/sizeof(muestras_z[0]));
 80012f8:	2140      	movs	r1, #64	; 0x40
 80012fa:	481c      	ldr	r0, [pc, #112]	; (800136c <main+0x25c>)
 80012fc:	f000 fcb6 	bl	8001c6c <printUART_arrayCplx>
	  		  HAL_Delay(50);
 8001300:	2032      	movs	r0, #50	; 0x32
 8001302:	f001 f82b 	bl	800235c <HAL_Delay>

	  		  n_muestras = 0;									// Reinicio del contador de muestras
 8001306:	4b0c      	ldr	r3, [pc, #48]	; (8001338 <main+0x228>)
 8001308:	2200      	movs	r2, #0
 800130a:	801a      	strh	r2, [r3, #0]
	  		  HAL_TIM_Base_Start_IT(&htim2);					// Reinicio de la interrupción
 800130c:	4809      	ldr	r0, [pc, #36]	; (8001334 <main+0x224>)
 800130e:	f004 febf 	bl	8006090 <HAL_TIM_Base_Start_IT>
	  if(n_muestras == limite_muestras){
 8001312:	e78a      	b.n	800122a <main+0x11a>
 8001314:	58024400 	.word	0x58024400
 8001318:	24000204 	.word	0x24000204
 800131c:	58020400 	.word	0x58020400
 8001320:	240002e8 	.word	0x240002e8
 8001324:	24000250 	.word	0x24000250
 8001328:	40010000 	.word	0x40010000
 800132c:	58020c00 	.word	0x58020c00
 8001330:	0800e690 	.word	0x0800e690
 8001334:	2400029c 	.word	0x2400029c
 8001338:	240009d8 	.word	0x240009d8
 800133c:	24000008 	.word	0x24000008
 8001340:	0800e6a0 	.word	0x0800e6a0
 8001344:	24000d10 	.word	0x24000d10
 8001348:	0800e6b0 	.word	0x0800e6b0
 800134c:	0800e6d0 	.word	0x0800e6d0
 8001350:	240009dc 	.word	0x240009dc
 8001354:	0800e6d8 	.word	0x0800e6d8
 8001358:	24000adc 	.word	0x24000adc
 800135c:	0800e6e0 	.word	0x0800e6e0
 8001360:	24000bdc 	.word	0x24000bdc
 8001364:	240003c4 	.word	0x240003c4
 8001368:	240005c4 	.word	0x240005c4
 800136c:	240007c4 	.word	0x240007c4
 8001370:	0800e6e8 	.word	0x0800e6e8
 8001374:	0800e6f0 	.word	0x0800e6f0
 8001378:	0800e6f8 	.word	0x0800e6f8

0800137c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b09c      	sub	sp, #112	; 0x70
 8001380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001382:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001386:	224c      	movs	r2, #76	; 0x4c
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f007 fa78 	bl	8008880 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001390:	1d3b      	adds	r3, r7, #4
 8001392:	2220      	movs	r2, #32
 8001394:	2100      	movs	r1, #0
 8001396:	4618      	mov	r0, r3
 8001398:	f007 fa72 	bl	8008880 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800139c:	2004      	movs	r0, #4
 800139e:	f002 fa33 	bl	8003808 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80013a2:	2300      	movs	r3, #0
 80013a4:	603b      	str	r3, [r7, #0]
 80013a6:	4b30      	ldr	r3, [pc, #192]	; (8001468 <SystemClock_Config+0xec>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	4a2f      	ldr	r2, [pc, #188]	; (8001468 <SystemClock_Config+0xec>)
 80013ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80013b0:	6193      	str	r3, [r2, #24]
 80013b2:	4b2d      	ldr	r3, [pc, #180]	; (8001468 <SystemClock_Config+0xec>)
 80013b4:	699b      	ldr	r3, [r3, #24]
 80013b6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	4b2b      	ldr	r3, [pc, #172]	; (800146c <SystemClock_Config+0xf0>)
 80013be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013c0:	4a2a      	ldr	r2, [pc, #168]	; (800146c <SystemClock_Config+0xf0>)
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80013c8:	4b28      	ldr	r3, [pc, #160]	; (800146c <SystemClock_Config+0xf0>)
 80013ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	603b      	str	r3, [r7, #0]
 80013d2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80013d4:	bf00      	nop
 80013d6:	4b24      	ldr	r3, [pc, #144]	; (8001468 <SystemClock_Config+0xec>)
 80013d8:	699b      	ldr	r3, [r3, #24]
 80013da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80013e2:	d1f8      	bne.n	80013d6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013e4:	2301      	movs	r3, #1
 80013e6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80013e8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80013ec:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ee:	2302      	movs	r3, #2
 80013f0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013f2:	2302      	movs	r3, #2
 80013f4:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013f6:	2301      	movs	r3, #1
 80013f8:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 80013fa:	2378      	movs	r3, #120	; 0x78
 80013fc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80013fe:	2302      	movs	r3, #2
 8001400:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001402:	2302      	movs	r3, #2
 8001404:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001406:	2302      	movs	r3, #2
 8001408:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800140a:	230c      	movs	r3, #12
 800140c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800140e:	2300      	movs	r3, #0
 8001410:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001412:	2300      	movs	r3, #0
 8001414:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001416:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800141a:	4618      	mov	r0, r3
 800141c:	f002 fa4e 	bl	80038bc <HAL_RCC_OscConfig>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001426:	f000 fc67 	bl	8001cf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800142a:	233f      	movs	r3, #63	; 0x3f
 800142c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800142e:	2303      	movs	r3, #3
 8001430:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001432:	2300      	movs	r3, #0
 8001434:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001436:	2308      	movs	r3, #8
 8001438:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800143a:	2340      	movs	r3, #64	; 0x40
 800143c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800143e:	2340      	movs	r3, #64	; 0x40
 8001440:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001442:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001446:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001448:	2340      	movs	r3, #64	; 0x40
 800144a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800144c:	1d3b      	adds	r3, r7, #4
 800144e:	2104      	movs	r1, #4
 8001450:	4618      	mov	r0, r3
 8001452:	f002 fe61 	bl	8004118 <HAL_RCC_ClockConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800145c:	f000 fc4c 	bl	8001cf8 <Error_Handler>
  }
}
 8001460:	bf00      	nop
 8001462:	3770      	adds	r7, #112	; 0x70
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	58024800 	.word	0x58024800
 800146c:	58000400 	.word	0x58000400

08001470 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8001474:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <MX_I2C4_Init+0x74>)
 8001476:	4a1c      	ldr	r2, [pc, #112]	; (80014e8 <MX_I2C4_Init+0x78>)
 8001478:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x307075B1;
 800147a:	4b1a      	ldr	r3, [pc, #104]	; (80014e4 <MX_I2C4_Init+0x74>)
 800147c:	4a1b      	ldr	r2, [pc, #108]	; (80014ec <MX_I2C4_Init+0x7c>)
 800147e:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001480:	4b18      	ldr	r3, [pc, #96]	; (80014e4 <MX_I2C4_Init+0x74>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001486:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <MX_I2C4_Init+0x74>)
 8001488:	2201      	movs	r2, #1
 800148a:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800148c:	4b15      	ldr	r3, [pc, #84]	; (80014e4 <MX_I2C4_Init+0x74>)
 800148e:	2200      	movs	r2, #0
 8001490:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001492:	4b14      	ldr	r3, [pc, #80]	; (80014e4 <MX_I2C4_Init+0x74>)
 8001494:	2200      	movs	r2, #0
 8001496:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001498:	4b12      	ldr	r3, [pc, #72]	; (80014e4 <MX_I2C4_Init+0x74>)
 800149a:	2200      	movs	r2, #0
 800149c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800149e:	4b11      	ldr	r3, [pc, #68]	; (80014e4 <MX_I2C4_Init+0x74>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014a4:	4b0f      	ldr	r3, [pc, #60]	; (80014e4 <MX_I2C4_Init+0x74>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 80014aa:	480e      	ldr	r0, [pc, #56]	; (80014e4 <MX_I2C4_Init+0x74>)
 80014ac:	f001 faa8 	bl	8002a00 <HAL_I2C_Init>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 80014b6:	f000 fc1f 	bl	8001cf8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014ba:	2100      	movs	r1, #0
 80014bc:	4809      	ldr	r0, [pc, #36]	; (80014e4 <MX_I2C4_Init+0x74>)
 80014be:	f002 f90b 	bl	80036d8 <HAL_I2CEx_ConfigAnalogFilter>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 80014c8:	f000 fc16 	bl	8001cf8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 80014cc:	2100      	movs	r1, #0
 80014ce:	4805      	ldr	r0, [pc, #20]	; (80014e4 <MX_I2C4_Init+0x74>)
 80014d0:	f002 f94d 	bl	800376e <HAL_I2CEx_ConfigDigitalFilter>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 80014da:	f000 fc0d 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	24000204 	.word	0x24000204
 80014e8:	58001c00 	.word	0x58001c00
 80014ec:	307075b1 	.word	0x307075b1

080014f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b09a      	sub	sp, #104	; 0x68
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001504:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
 800150e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001510:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	60da      	str	r2, [r3, #12]
 800151e:	611a      	str	r2, [r3, #16]
 8001520:	615a      	str	r2, [r3, #20]
 8001522:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001524:	1d3b      	adds	r3, r7, #4
 8001526:	222c      	movs	r2, #44	; 0x2c
 8001528:	2100      	movs	r1, #0
 800152a:	4618      	mov	r0, r3
 800152c:	f007 f9a8 	bl	8008880 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001530:	4b43      	ldr	r3, [pc, #268]	; (8001640 <MX_TIM1_Init+0x150>)
 8001532:	4a44      	ldr	r2, [pc, #272]	; (8001644 <MX_TIM1_Init+0x154>)
 8001534:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 240;
 8001536:	4b42      	ldr	r3, [pc, #264]	; (8001640 <MX_TIM1_Init+0x150>)
 8001538:	22f0      	movs	r2, #240	; 0xf0
 800153a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153c:	4b40      	ldr	r3, [pc, #256]	; (8001640 <MX_TIM1_Init+0x150>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100;
 8001542:	4b3f      	ldr	r3, [pc, #252]	; (8001640 <MX_TIM1_Init+0x150>)
 8001544:	2264      	movs	r2, #100	; 0x64
 8001546:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001548:	4b3d      	ldr	r3, [pc, #244]	; (8001640 <MX_TIM1_Init+0x150>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800154e:	4b3c      	ldr	r3, [pc, #240]	; (8001640 <MX_TIM1_Init+0x150>)
 8001550:	2200      	movs	r2, #0
 8001552:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001554:	4b3a      	ldr	r3, [pc, #232]	; (8001640 <MX_TIM1_Init+0x150>)
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800155a:	4839      	ldr	r0, [pc, #228]	; (8001640 <MX_TIM1_Init+0x150>)
 800155c:	f004 fcd0 	bl	8005f00 <HAL_TIM_Base_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001566:	f000 fbc7 	bl	8001cf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800156a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800156e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001570:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001574:	4619      	mov	r1, r3
 8001576:	4832      	ldr	r0, [pc, #200]	; (8001640 <MX_TIM1_Init+0x150>)
 8001578:	f005 f9d4 	bl	8006924 <HAL_TIM_ConfigClockSource>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001582:	f000 fbb9 	bl	8001cf8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001586:	482e      	ldr	r0, [pc, #184]	; (8001640 <MX_TIM1_Init+0x150>)
 8001588:	f004 fe29 	bl	80061de <HAL_TIM_PWM_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001592:	f000 fbb1 	bl	8001cf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001596:	2300      	movs	r3, #0
 8001598:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800159a:	2300      	movs	r3, #0
 800159c:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800159e:	2300      	movs	r3, #0
 80015a0:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015a2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80015a6:	4619      	mov	r1, r3
 80015a8:	4825      	ldr	r0, [pc, #148]	; (8001640 <MX_TIM1_Init+0x150>)
 80015aa:	f005 ff0f 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 80015b4:	f000 fba0 	bl	8001cf8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015b8:	2360      	movs	r3, #96	; 0x60
 80015ba:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015c0:	2300      	movs	r3, #0
 80015c2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015c4:	2300      	movs	r3, #0
 80015c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015cc:	2300      	movs	r3, #0
 80015ce:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015d0:	2300      	movs	r3, #0
 80015d2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015d8:	2200      	movs	r2, #0
 80015da:	4619      	mov	r1, r3
 80015dc:	4818      	ldr	r0, [pc, #96]	; (8001640 <MX_TIM1_Init+0x150>)
 80015de:	f005 f88d 	bl	80066fc <HAL_TIM_PWM_ConfigChannel>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80015e8:	f000 fb86 	bl	8001cf8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015f0:	2300      	movs	r3, #0
 80015f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015f4:	2300      	movs	r3, #0
 80015f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001600:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001604:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001606:	2300      	movs	r3, #0
 8001608:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800160a:	2300      	movs	r3, #0
 800160c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800160e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001612:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001614:	2300      	movs	r3, #0
 8001616:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001618:	2300      	movs	r3, #0
 800161a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800161c:	1d3b      	adds	r3, r7, #4
 800161e:	4619      	mov	r1, r3
 8001620:	4807      	ldr	r0, [pc, #28]	; (8001640 <MX_TIM1_Init+0x150>)
 8001622:	f005 ff61 	bl	80074e8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 800162c:	f000 fb64 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001630:	4803      	ldr	r0, [pc, #12]	; (8001640 <MX_TIM1_Init+0x150>)
 8001632:	f000 fc3b 	bl	8001eac <HAL_TIM_MspPostInit>

}
 8001636:	bf00      	nop
 8001638:	3768      	adds	r7, #104	; 0x68
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	24000250 	.word	0x24000250
 8001644:	40010000 	.word	0x40010000

08001648 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b088      	sub	sp, #32
 800164c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800164e:	f107 0310 	add.w	r3, r7, #16
 8001652:	2200      	movs	r2, #0
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	605a      	str	r2, [r3, #4]
 8001658:	609a      	str	r2, [r3, #8]
 800165a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800165c:	1d3b      	adds	r3, r7, #4
 800165e:	2200      	movs	r2, #0
 8001660:	601a      	str	r2, [r3, #0]
 8001662:	605a      	str	r2, [r3, #4]
 8001664:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001666:	4b1e      	ldr	r3, [pc, #120]	; (80016e0 <MX_TIM2_Init+0x98>)
 8001668:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800166c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 239;
 800166e:	4b1c      	ldr	r3, [pc, #112]	; (80016e0 <MX_TIM2_Init+0x98>)
 8001670:	22ef      	movs	r2, #239	; 0xef
 8001672:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001674:	4b1a      	ldr	r3, [pc, #104]	; (80016e0 <MX_TIM2_Init+0x98>)
 8001676:	2200      	movs	r2, #0
 8001678:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 15625;
 800167a:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <MX_TIM2_Init+0x98>)
 800167c:	f643 5209 	movw	r2, #15625	; 0x3d09
 8001680:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001682:	4b17      	ldr	r3, [pc, #92]	; (80016e0 <MX_TIM2_Init+0x98>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001688:	4b15      	ldr	r3, [pc, #84]	; (80016e0 <MX_TIM2_Init+0x98>)
 800168a:	2200      	movs	r2, #0
 800168c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800168e:	4814      	ldr	r0, [pc, #80]	; (80016e0 <MX_TIM2_Init+0x98>)
 8001690:	f004 fc36 	bl	8005f00 <HAL_TIM_Base_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800169a:	f000 fb2d 	bl	8001cf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800169e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016a4:	f107 0310 	add.w	r3, r7, #16
 80016a8:	4619      	mov	r1, r3
 80016aa:	480d      	ldr	r0, [pc, #52]	; (80016e0 <MX_TIM2_Init+0x98>)
 80016ac:	f005 f93a 	bl	8006924 <HAL_TIM_ConfigClockSource>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d001      	beq.n	80016ba <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80016b6:	f000 fb1f 	bl	8001cf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016ba:	2300      	movs	r3, #0
 80016bc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016be:	2300      	movs	r3, #0
 80016c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016c2:	1d3b      	adds	r3, r7, #4
 80016c4:	4619      	mov	r1, r3
 80016c6:	4806      	ldr	r0, [pc, #24]	; (80016e0 <MX_TIM2_Init+0x98>)
 80016c8:	f005 fe80 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80016d2:	f000 fb11 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80016d6:	bf00      	nop
 80016d8:	3720      	adds	r7, #32
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	2400029c 	.word	0x2400029c

080016e4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b088      	sub	sp, #32
 80016e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016ea:	f107 0310 	add.w	r3, r7, #16
 80016ee:	2200      	movs	r2, #0
 80016f0:	601a      	str	r2, [r3, #0]
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	609a      	str	r2, [r3, #8]
 80016f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016f8:	1d3b      	adds	r3, r7, #4
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]
 8001700:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001702:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <MX_TIM5_Init+0x94>)
 8001704:	4a1d      	ldr	r2, [pc, #116]	; (800177c <MX_TIM5_Init+0x98>)
 8001706:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 230;
 8001708:	4b1b      	ldr	r3, [pc, #108]	; (8001778 <MX_TIM5_Init+0x94>)
 800170a:	22e6      	movs	r2, #230	; 0xe6
 800170c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800170e:	4b1a      	ldr	r3, [pc, #104]	; (8001778 <MX_TIM5_Init+0x94>)
 8001710:	2200      	movs	r2, #0
 8001712:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001714:	4b18      	ldr	r3, [pc, #96]	; (8001778 <MX_TIM5_Init+0x94>)
 8001716:	f04f 32ff 	mov.w	r2, #4294967295
 800171a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800171c:	4b16      	ldr	r3, [pc, #88]	; (8001778 <MX_TIM5_Init+0x94>)
 800171e:	2200      	movs	r2, #0
 8001720:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001722:	4b15      	ldr	r3, [pc, #84]	; (8001778 <MX_TIM5_Init+0x94>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001728:	4813      	ldr	r0, [pc, #76]	; (8001778 <MX_TIM5_Init+0x94>)
 800172a:	f004 fbe9 	bl	8005f00 <HAL_TIM_Base_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001734:	f000 fae0 	bl	8001cf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001738:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800173c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800173e:	f107 0310 	add.w	r3, r7, #16
 8001742:	4619      	mov	r1, r3
 8001744:	480c      	ldr	r0, [pc, #48]	; (8001778 <MX_TIM5_Init+0x94>)
 8001746:	f005 f8ed 	bl	8006924 <HAL_TIM_ConfigClockSource>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001750:	f000 fad2 	bl	8001cf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001754:	2300      	movs	r3, #0
 8001756:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001758:	2300      	movs	r3, #0
 800175a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800175c:	1d3b      	adds	r3, r7, #4
 800175e:	4619      	mov	r1, r3
 8001760:	4805      	ldr	r0, [pc, #20]	; (8001778 <MX_TIM5_Init+0x94>)
 8001762:	f005 fe33 	bl	80073cc <HAL_TIMEx_MasterConfigSynchronization>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 800176c:	f000 fac4 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001770:	bf00      	nop
 8001772:	3720      	adds	r7, #32
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	240002e8 	.word	0x240002e8
 800177c:	40000c00 	.word	0x40000c00

08001780 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001784:	4b22      	ldr	r3, [pc, #136]	; (8001810 <MX_USART3_UART_Init+0x90>)
 8001786:	4a23      	ldr	r2, [pc, #140]	; (8001814 <MX_USART3_UART_Init+0x94>)
 8001788:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800178a:	4b21      	ldr	r3, [pc, #132]	; (8001810 <MX_USART3_UART_Init+0x90>)
 800178c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001790:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001792:	4b1f      	ldr	r3, [pc, #124]	; (8001810 <MX_USART3_UART_Init+0x90>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001798:	4b1d      	ldr	r3, [pc, #116]	; (8001810 <MX_USART3_UART_Init+0x90>)
 800179a:	2200      	movs	r2, #0
 800179c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800179e:	4b1c      	ldr	r3, [pc, #112]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80017a4:	4b1a      	ldr	r3, [pc, #104]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017a6:	220c      	movs	r2, #12
 80017a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017aa:	4b19      	ldr	r3, [pc, #100]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b0:	4b17      	ldr	r3, [pc, #92]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017b6:	4b16      	ldr	r3, [pc, #88]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80017bc:	4b14      	ldr	r3, [pc, #80]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017be:	2200      	movs	r2, #0
 80017c0:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c2:	4b13      	ldr	r3, [pc, #76]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80017c8:	4811      	ldr	r0, [pc, #68]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017ca:	f005 ff29 	bl	8007620 <HAL_UART_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80017d4:	f000 fa90 	bl	8001cf8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017d8:	2100      	movs	r1, #0
 80017da:	480d      	ldr	r0, [pc, #52]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017dc:	f006 ff5c 	bl	8008698 <HAL_UARTEx_SetTxFifoThreshold>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d001      	beq.n	80017ea <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80017e6:	f000 fa87 	bl	8001cf8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80017ea:	2100      	movs	r1, #0
 80017ec:	4808      	ldr	r0, [pc, #32]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017ee:	f006 ff91 	bl	8008714 <HAL_UARTEx_SetRxFifoThreshold>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80017f8:	f000 fa7e 	bl	8001cf8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80017fc:	4804      	ldr	r0, [pc, #16]	; (8001810 <MX_USART3_UART_Init+0x90>)
 80017fe:	f006 ff12 	bl	8008626 <HAL_UARTEx_DisableFifoMode>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d001      	beq.n	800180c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001808:	f000 fa76 	bl	8001cf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}
 8001810:	24000334 	.word	0x24000334
 8001814:	40004800 	.word	0x40004800

08001818 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b08c      	sub	sp, #48	; 0x30
 800181c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800181e:	f107 031c 	add.w	r3, r7, #28
 8001822:	2200      	movs	r2, #0
 8001824:	601a      	str	r2, [r3, #0]
 8001826:	605a      	str	r2, [r3, #4]
 8001828:	609a      	str	r2, [r3, #8]
 800182a:	60da      	str	r2, [r3, #12]
 800182c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800182e:	4b4c      	ldr	r3, [pc, #304]	; (8001960 <MX_GPIO_Init+0x148>)
 8001830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001834:	4a4a      	ldr	r2, [pc, #296]	; (8001960 <MX_GPIO_Init+0x148>)
 8001836:	f043 0304 	orr.w	r3, r3, #4
 800183a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800183e:	4b48      	ldr	r3, [pc, #288]	; (8001960 <MX_GPIO_Init+0x148>)
 8001840:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	61bb      	str	r3, [r7, #24]
 800184a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800184c:	4b44      	ldr	r3, [pc, #272]	; (8001960 <MX_GPIO_Init+0x148>)
 800184e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001852:	4a43      	ldr	r2, [pc, #268]	; (8001960 <MX_GPIO_Init+0x148>)
 8001854:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001858:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800185c:	4b40      	ldr	r3, [pc, #256]	; (8001960 <MX_GPIO_Init+0x148>)
 800185e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800186a:	4b3d      	ldr	r3, [pc, #244]	; (8001960 <MX_GPIO_Init+0x148>)
 800186c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001870:	4a3b      	ldr	r2, [pc, #236]	; (8001960 <MX_GPIO_Init+0x148>)
 8001872:	f043 0302 	orr.w	r3, r3, #2
 8001876:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800187a:	4b39      	ldr	r3, [pc, #228]	; (8001960 <MX_GPIO_Init+0x148>)
 800187c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001880:	f003 0302 	and.w	r3, r3, #2
 8001884:	613b      	str	r3, [r7, #16]
 8001886:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001888:	4b35      	ldr	r3, [pc, #212]	; (8001960 <MX_GPIO_Init+0x148>)
 800188a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800188e:	4a34      	ldr	r2, [pc, #208]	; (8001960 <MX_GPIO_Init+0x148>)
 8001890:	f043 0320 	orr.w	r3, r3, #32
 8001894:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001898:	4b31      	ldr	r3, [pc, #196]	; (8001960 <MX_GPIO_Init+0x148>)
 800189a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800189e:	f003 0320 	and.w	r3, r3, #32
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018a6:	4b2e      	ldr	r3, [pc, #184]	; (8001960 <MX_GPIO_Init+0x148>)
 80018a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018ac:	4a2c      	ldr	r2, [pc, #176]	; (8001960 <MX_GPIO_Init+0x148>)
 80018ae:	f043 0310 	orr.w	r3, r3, #16
 80018b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018b6:	4b2a      	ldr	r3, [pc, #168]	; (8001960 <MX_GPIO_Init+0x148>)
 80018b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018bc:	f003 0310 	and.w	r3, r3, #16
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018c4:	4b26      	ldr	r3, [pc, #152]	; (8001960 <MX_GPIO_Init+0x148>)
 80018c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018ca:	4a25      	ldr	r2, [pc, #148]	; (8001960 <MX_GPIO_Init+0x148>)
 80018cc:	f043 0308 	orr.w	r3, r3, #8
 80018d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80018d4:	4b22      	ldr	r3, [pc, #136]	; (8001960 <MX_GPIO_Init+0x148>)
 80018d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80018da:	f003 0308 	and.w	r3, r3, #8
 80018de:	607b      	str	r3, [r7, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80018e2:	2200      	movs	r2, #0
 80018e4:	f244 0101 	movw	r1, #16385	; 0x4001
 80018e8:	481e      	ldr	r0, [pc, #120]	; (8001964 <MX_GPIO_Init+0x14c>)
 80018ea:	f001 f827 	bl	800293c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80018ee:	2200      	movs	r2, #0
 80018f0:	2103      	movs	r1, #3
 80018f2:	481d      	ldr	r0, [pc, #116]	; (8001968 <MX_GPIO_Init+0x150>)
 80018f4:	f001 f822 	bl	800293c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80018f8:	2200      	movs	r2, #0
 80018fa:	2102      	movs	r1, #2
 80018fc:	481b      	ldr	r0, [pc, #108]	; (800196c <MX_GPIO_Init+0x154>)
 80018fe:	f001 f81d 	bl	800293c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8001902:	f244 0301 	movw	r3, #16385	; 0x4001
 8001906:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001908:	2301      	movs	r3, #1
 800190a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800190c:	2302      	movs	r3, #2
 800190e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001910:	2302      	movs	r3, #2
 8001912:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001914:	f107 031c 	add.w	r3, r7, #28
 8001918:	4619      	mov	r1, r3
 800191a:	4812      	ldr	r0, [pc, #72]	; (8001964 <MX_GPIO_Init+0x14c>)
 800191c:	f000 fe5e 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001920:	2303      	movs	r3, #3
 8001922:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001924:	2301      	movs	r3, #1
 8001926:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001928:	2302      	movs	r3, #2
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800192c:	2302      	movs	r3, #2
 800192e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001930:	f107 031c 	add.w	r3, r7, #28
 8001934:	4619      	mov	r1, r3
 8001936:	480c      	ldr	r0, [pc, #48]	; (8001968 <MX_GPIO_Init+0x150>)
 8001938:	f000 fe50 	bl	80025dc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800193c:	2302      	movs	r3, #2
 800193e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001940:	2301      	movs	r3, #1
 8001942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001944:	2302      	movs	r3, #2
 8001946:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001948:	2302      	movs	r3, #2
 800194a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800194c:	f107 031c 	add.w	r3, r7, #28
 8001950:	4619      	mov	r1, r3
 8001952:	4806      	ldr	r0, [pc, #24]	; (800196c <MX_GPIO_Init+0x154>)
 8001954:	f000 fe42 	bl	80025dc <HAL_GPIO_Init>

}
 8001958:	bf00      	nop
 800195a:	3730      	adds	r7, #48	; 0x30
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	58024400 	.word	0x58024400
 8001964:	58020400 	.word	0x58020400
 8001968:	58020c00 	.word	0x58020c00
 800196c:	58021000 	.word	0x58021000

08001970 <MPU6050_init>:

/* USER CODE BEGIN 4 */
void MPU6050_init(void){
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c4, MPU6050_ADDR, WHO_AM_I, 1, &check, 1, 3000);
 8001976:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800197a:	9302      	str	r3, [sp, #8]
 800197c:	2301      	movs	r3, #1
 800197e:	9301      	str	r3, [sp, #4]
 8001980:	4b22      	ldr	r3, [pc, #136]	; (8001a0c <MPU6050_init+0x9c>)
 8001982:	9300      	str	r3, [sp, #0]
 8001984:	2301      	movs	r3, #1
 8001986:	2275      	movs	r2, #117	; 0x75
 8001988:	21d0      	movs	r1, #208	; 0xd0
 800198a:	4821      	ldr	r0, [pc, #132]	; (8001a10 <MPU6050_init+0xa0>)
 800198c:	f001 f9dc 	bl	8002d48 <HAL_I2C_Mem_Read>
	printUART_int("Dirección: %u \r\n", check);
 8001990:	4b1e      	ldr	r3, [pc, #120]	; (8001a0c <MPU6050_init+0x9c>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	4619      	mov	r1, r3
 8001996:	481f      	ldr	r0, [pc, #124]	; (8001a14 <MPU6050_init+0xa4>)
 8001998:	f000 f90e 	bl	8001bb8 <printUART_int>
	HAL_Delay(1000);
 800199c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019a0:	f000 fcdc 	bl	800235c <HAL_Delay>

	data = 0x00;
 80019a4:	4b1c      	ldr	r3, [pc, #112]	; (8001a18 <MPU6050_init+0xa8>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c4, MPU6050_ADDR, PWR_MGMT_1, 1, &data, 1, 3000);
 80019aa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80019ae:	9302      	str	r3, [sp, #8]
 80019b0:	2301      	movs	r3, #1
 80019b2:	9301      	str	r3, [sp, #4]
 80019b4:	4b18      	ldr	r3, [pc, #96]	; (8001a18 <MPU6050_init+0xa8>)
 80019b6:	9300      	str	r3, [sp, #0]
 80019b8:	2301      	movs	r3, #1
 80019ba:	226b      	movs	r2, #107	; 0x6b
 80019bc:	21d0      	movs	r1, #208	; 0xd0
 80019be:	4814      	ldr	r0, [pc, #80]	; (8001a10 <MPU6050_init+0xa0>)
 80019c0:	f001 f8ae 	bl	8002b20 <HAL_I2C_Mem_Write>
	data = 0b10000011;
 80019c4:	4b14      	ldr	r3, [pc, #80]	; (8001a18 <MPU6050_init+0xa8>)
 80019c6:	2283      	movs	r2, #131	; 0x83
 80019c8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c4, MPU6050_ADDR, SMPLRT_DIV, 1, &data, 1, 3000);
 80019ca:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80019ce:	9302      	str	r3, [sp, #8]
 80019d0:	2301      	movs	r3, #1
 80019d2:	9301      	str	r3, [sp, #4]
 80019d4:	4b10      	ldr	r3, [pc, #64]	; (8001a18 <MPU6050_init+0xa8>)
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	2301      	movs	r3, #1
 80019da:	2219      	movs	r2, #25
 80019dc:	21d0      	movs	r1, #208	; 0xd0
 80019de:	480c      	ldr	r0, [pc, #48]	; (8001a10 <MPU6050_init+0xa0>)
 80019e0:	f001 f89e 	bl	8002b20 <HAL_I2C_Mem_Write>
	data = 0x00;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <MPU6050_init+0xa8>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(&hi2c4, MPU6050_ADDR, GYRO_CONFIG, 1, &data, 1, 3000);
 80019ea:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80019ee:	9302      	str	r3, [sp, #8]
 80019f0:	2301      	movs	r3, #1
 80019f2:	9301      	str	r3, [sp, #4]
 80019f4:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <MPU6050_init+0xa8>)
 80019f6:	9300      	str	r3, [sp, #0]
 80019f8:	2301      	movs	r3, #1
 80019fa:	221b      	movs	r2, #27
 80019fc:	21d0      	movs	r1, #208	; 0xd0
 80019fe:	4804      	ldr	r0, [pc, #16]	; (8001a10 <MPU6050_init+0xa0>)
 8001a00:	f001 f88e 	bl	8002b20 <HAL_I2C_Mem_Write>
}
 8001a04:	bf00      	nop
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	240009c4 	.word	0x240009c4
 8001a10:	24000204 	.word	0x24000204
 8001a14:	0800e700 	.word	0x0800e700
 8001a18:	240009c5 	.word	0x240009c5
 8001a1c:	00000000 	.word	0x00000000

08001a20 <MPU6050_read_gyro>:

/*
 * Lectura de los registros del giroscopio del MPU6050
 */
void MPU6050_read_gyro(void){
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af04      	add	r7, sp, #16
	uint8_t read_gyro[6];

	HAL_I2C_Mem_Read(&hi2c4, MPU6050_ADDR, GYRO_XOUT_H, 1, read_gyro, 6, 3000);
 8001a26:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001a2a:	9302      	str	r3, [sp, #8]
 8001a2c:	2306      	movs	r3, #6
 8001a2e:	9301      	str	r3, [sp, #4]
 8001a30:	463b      	mov	r3, r7
 8001a32:	9300      	str	r3, [sp, #0]
 8001a34:	2301      	movs	r3, #1
 8001a36:	2243      	movs	r2, #67	; 0x43
 8001a38:	21d0      	movs	r1, #208	; 0xd0
 8001a3a:	482b      	ldr	r0, [pc, #172]	; (8001ae8 <MPU6050_read_gyro+0xc8>)
 8001a3c:	f001 f984 	bl	8002d48 <HAL_I2C_Mem_Read>

	gyr_X_read = (int16_t)(read_gyro[0] << 8 | read_gyro[1]);
 8001a40:	783b      	ldrb	r3, [r7, #0]
 8001a42:	021b      	lsls	r3, r3, #8
 8001a44:	b21a      	sxth	r2, r3
 8001a46:	787b      	ldrb	r3, [r7, #1]
 8001a48:	b21b      	sxth	r3, r3
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	b21a      	sxth	r2, r3
 8001a4e:	4b27      	ldr	r3, [pc, #156]	; (8001aec <MPU6050_read_gyro+0xcc>)
 8001a50:	801a      	strh	r2, [r3, #0]
	gyr_Y_read = (int16_t)(read_gyro[2] << 8 | read_gyro[3]);
 8001a52:	78bb      	ldrb	r3, [r7, #2]
 8001a54:	021b      	lsls	r3, r3, #8
 8001a56:	b21a      	sxth	r2, r3
 8001a58:	78fb      	ldrb	r3, [r7, #3]
 8001a5a:	b21b      	sxth	r3, r3
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	b21a      	sxth	r2, r3
 8001a60:	4b23      	ldr	r3, [pc, #140]	; (8001af0 <MPU6050_read_gyro+0xd0>)
 8001a62:	801a      	strh	r2, [r3, #0]
	gyr_Z_read = (int16_t)(read_gyro[4] << 8 | read_gyro[5]);
 8001a64:	793b      	ldrb	r3, [r7, #4]
 8001a66:	021b      	lsls	r3, r3, #8
 8001a68:	b21a      	sxth	r2, r3
 8001a6a:	797b      	ldrb	r3, [r7, #5]
 8001a6c:	b21b      	sxth	r3, r3
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	b21a      	sxth	r2, r3
 8001a72:	4b20      	ldr	r3, [pc, #128]	; (8001af4 <MPU6050_read_gyro+0xd4>)
 8001a74:	801a      	strh	r2, [r3, #0]

	gyr_X = gyr_X_read/131.0;
 8001a76:	4b1d      	ldr	r3, [pc, #116]	; (8001aec <MPU6050_read_gyro+0xcc>)
 8001a78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a7c:	ee07 3a90 	vmov	s15, r3
 8001a80:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001a84:	ed9f 5b16 	vldr	d5, [pc, #88]	; 8001ae0 <MPU6050_read_gyro+0xc0>
 8001a88:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001a8c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001a90:	4b19      	ldr	r3, [pc, #100]	; (8001af8 <MPU6050_read_gyro+0xd8>)
 8001a92:	edc3 7a00 	vstr	s15, [r3]
	gyr_Y = gyr_Y_read/131.0;
 8001a96:	4b16      	ldr	r3, [pc, #88]	; (8001af0 <MPU6050_read_gyro+0xd0>)
 8001a98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001aa4:	ed9f 5b0e 	vldr	d5, [pc, #56]	; 8001ae0 <MPU6050_read_gyro+0xc0>
 8001aa8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001aac:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001ab0:	4b12      	ldr	r3, [pc, #72]	; (8001afc <MPU6050_read_gyro+0xdc>)
 8001ab2:	edc3 7a00 	vstr	s15, [r3]
	gyr_Z = gyr_Z_read/131.0;
 8001ab6:	4b0f      	ldr	r3, [pc, #60]	; (8001af4 <MPU6050_read_gyro+0xd4>)
 8001ab8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001abc:	ee07 3a90 	vmov	s15, r3
 8001ac0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001ac4:	ed9f 5b06 	vldr	d5, [pc, #24]	; 8001ae0 <MPU6050_read_gyro+0xc0>
 8001ac8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001acc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <MPU6050_read_gyro+0xe0>)
 8001ad2:	edc3 7a00 	vstr	s15, [r3]
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	00000000 	.word	0x00000000
 8001ae4:	40606000 	.word	0x40606000
 8001ae8:	24000204 	.word	0x24000204
 8001aec:	240009c6 	.word	0x240009c6
 8001af0:	240009c8 	.word	0x240009c8
 8001af4:	240009ca 	.word	0x240009ca
 8001af8:	240009cc 	.word	0x240009cc
 8001afc:	240009d0 	.word	0x240009d0
 8001b00:	240009d4 	.word	0x240009d4

08001b04 <HAL_TIM_PeriodElapsedCallback>:

/*
 * Interrupción TIM2, 64 por segundo
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	4a1f      	ldr	r2, [pc, #124]	; (8001b8c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d137      	bne.n	8001b84 <HAL_TIM_PeriodElapsedCallback+0x80>
	{
		if(n_muestras == 0) timer_val = __HAL_TIM_GET_COUNTER(&htim5);
 8001b14:	4b1e      	ldr	r3, [pc, #120]	; (8001b90 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001b16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d104      	bne.n	8001b28 <HAL_TIM_PeriodElapsedCallback+0x24>
 8001b1e:	4b1d      	ldr	r3, [pc, #116]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b24:	4a1c      	ldr	r2, [pc, #112]	; (8001b98 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001b26:	6013      	str	r3, [r2, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 8001b28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b2c:	481b      	ldr	r0, [pc, #108]	; (8001b9c <HAL_TIM_PeriodElapsedCallback+0x98>)
 8001b2e:	f000 ff1e 	bl	800296e <HAL_GPIO_TogglePin>
		MPU6050_read_gyro();
 8001b32:	f7ff ff75 	bl	8001a20 <MPU6050_read_gyro>

		// Guardado de muestras en los arreglos
		muestras_x[n_muestras] = gyr_X;
 8001b36:	4b16      	ldr	r3, [pc, #88]	; (8001b90 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001b38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	4b18      	ldr	r3, [pc, #96]	; (8001ba0 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	4918      	ldr	r1, [pc, #96]	; (8001ba4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8001b44:	0083      	lsls	r3, r0, #2
 8001b46:	440b      	add	r3, r1
 8001b48:	601a      	str	r2, [r3, #0]
		muestras_y[n_muestras] = gyr_Y;
 8001b4a:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001b4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b50:	4618      	mov	r0, r3
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	4915      	ldr	r1, [pc, #84]	; (8001bac <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001b58:	0083      	lsls	r3, r0, #2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	601a      	str	r2, [r3, #0]
		muestras_z[n_muestras] = gyr_Z;
 8001b5e:	4b0c      	ldr	r3, [pc, #48]	; (8001b90 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b64:	4618      	mov	r0, r3
 8001b66:	4b12      	ldr	r3, [pc, #72]	; (8001bb0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	4912      	ldr	r1, [pc, #72]	; (8001bb4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001b6c:	0083      	lsls	r3, r0, #2
 8001b6e:	440b      	add	r3, r1
 8001b70:	601a      	str	r2, [r3, #0]

		n_muestras++;
 8001b72:	4b07      	ldr	r3, [pc, #28]	; (8001b90 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001b74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b78:	b29b      	uxth	r3, r3
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	b21a      	sxth	r2, r3
 8001b80:	4b03      	ldr	r3, [pc, #12]	; (8001b90 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001b82:	801a      	strh	r2, [r3, #0]
	}
}
 8001b84:	bf00      	nop
 8001b86:	3708      	adds	r7, #8
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	2400029c 	.word	0x2400029c
 8001b90:	240009d8 	.word	0x240009d8
 8001b94:	240002e8 	.word	0x240002e8
 8001b98:	24000d10 	.word	0x24000d10
 8001b9c:	58020400 	.word	0x58020400
 8001ba0:	240009cc 	.word	0x240009cc
 8001ba4:	240009dc 	.word	0x240009dc
 8001ba8:	240009d0 	.word	0x240009d0
 8001bac:	24000adc 	.word	0x24000adc
 8001bb0:	240009d4 	.word	0x240009d4
 8001bb4:	24000bdc 	.word	0x24000bdc

08001bb8 <printUART_int>:

/*
 * Función de impresión por UART
 */
void printUART_int(char *string, int var){
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
	uart_buf_len = sprintf(uart_buf, string, var);
 8001bc2:	683a      	ldr	r2, [r7, #0]
 8001bc4:	6879      	ldr	r1, [r7, #4]
 8001bc6:	4809      	ldr	r0, [pc, #36]	; (8001bec <printUART_int+0x34>)
 8001bc8:	f007 fcb0 	bl	800952c <siprintf>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	b29a      	uxth	r2, r3
 8001bd0:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <printUART_int+0x38>)
 8001bd2:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001bd4:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <printUART_int+0x38>)
 8001bd6:	881a      	ldrh	r2, [r3, #0]
 8001bd8:	2364      	movs	r3, #100	; 0x64
 8001bda:	4904      	ldr	r1, [pc, #16]	; (8001bec <printUART_int+0x34>)
 8001bdc:	4805      	ldr	r0, [pc, #20]	; (8001bf4 <printUART_int+0x3c>)
 8001bde:	f005 fd6f 	bl	80076c0 <HAL_UART_Transmit>
}
 8001be2:	bf00      	nop
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	24000cdc 	.word	0x24000cdc
 8001bf0:	24000d0e 	.word	0x24000d0e
 8001bf4:	24000334 	.word	0x24000334

08001bf8 <printUART_array>:
/*
 * Función de impresión por UART en formato
 */
void printUART_array(float *arr, int size){
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b084      	sub	sp, #16
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < size; i++){
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	e01b      	b.n	8001c40 <printUART_array+0x48>
		uart_buf_len = sprintf(uart_buf, "%.5f, ", arr[i]);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	4413      	add	r3, r2
 8001c10:	edd3 7a00 	vldr	s15, [r3]
 8001c14:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c18:	ec53 2b17 	vmov	r2, r3, d7
 8001c1c:	490e      	ldr	r1, [pc, #56]	; (8001c58 <printUART_array+0x60>)
 8001c1e:	480f      	ldr	r0, [pc, #60]	; (8001c5c <printUART_array+0x64>)
 8001c20:	f007 fc84 	bl	800952c <siprintf>
 8001c24:	4603      	mov	r3, r0
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	4b0d      	ldr	r3, [pc, #52]	; (8001c60 <printUART_array+0x68>)
 8001c2a:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <printUART_array+0x68>)
 8001c2e:	881a      	ldrh	r2, [r3, #0]
 8001c30:	2364      	movs	r3, #100	; 0x64
 8001c32:	490a      	ldr	r1, [pc, #40]	; (8001c5c <printUART_array+0x64>)
 8001c34:	480b      	ldr	r0, [pc, #44]	; (8001c64 <printUART_array+0x6c>)
 8001c36:	f005 fd43 	bl	80076c0 <HAL_UART_Transmit>
	for(int i = 0; i < size; i++){
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	dbdf      	blt.n	8001c08 <printUART_array+0x10>
	}
	printUART_int("\r\n", 0);
 8001c48:	2100      	movs	r1, #0
 8001c4a:	4807      	ldr	r0, [pc, #28]	; (8001c68 <printUART_array+0x70>)
 8001c4c:	f7ff ffb4 	bl	8001bb8 <printUART_int>
}
 8001c50:	bf00      	nop
 8001c52:	3710      	adds	r7, #16
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	0800e714 	.word	0x0800e714
 8001c5c:	24000cdc 	.word	0x24000cdc
 8001c60:	24000d0e 	.word	0x24000d0e
 8001c64:	24000334 	.word	0x24000334
 8001c68:	0800e71c 	.word	0x0800e71c

08001c6c <printUART_arrayCplx>:
void printUART_arrayCplx(cplx *arr, int size){
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b086      	sub	sp, #24
 8001c70:	af02      	add	r7, sp, #8
 8001c72:	6078      	str	r0, [r7, #4]
 8001c74:	6039      	str	r1, [r7, #0]
	for(int i = 0; i < size; i++){
 8001c76:	2300      	movs	r3, #0
 8001c78:	60fb      	str	r3, [r7, #12]
 8001c7a:	e027      	b.n	8001ccc <printUART_arrayCplx+0x60>
		uart_buf_len = sprintf(uart_buf, "%.5f + j%.5f, ", creal(arr[i]), cimag(arr[i]));
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	00db      	lsls	r3, r3, #3
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	4413      	add	r3, r2
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	ee07 3a90 	vmov	s15, r3
 8001c8a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	00db      	lsls	r3, r3, #3
 8001c92:	687a      	ldr	r2, [r7, #4]
 8001c94:	4413      	add	r3, r2
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	ee07 3a90 	vmov	s15, r3
 8001c9c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001ca0:	ed8d 7b00 	vstr	d7, [sp]
 8001ca4:	ec53 2b16 	vmov	r2, r3, d6
 8001ca8:	490e      	ldr	r1, [pc, #56]	; (8001ce4 <printUART_arrayCplx+0x78>)
 8001caa:	480f      	ldr	r0, [pc, #60]	; (8001ce8 <printUART_arrayCplx+0x7c>)
 8001cac:	f007 fc3e 	bl	800952c <siprintf>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	4b0d      	ldr	r3, [pc, #52]	; (8001cec <printUART_arrayCplx+0x80>)
 8001cb6:	801a      	strh	r2, [r3, #0]
		HAL_UART_Transmit(&huart3, (uint8_t *)uart_buf, uart_buf_len, 100);
 8001cb8:	4b0c      	ldr	r3, [pc, #48]	; (8001cec <printUART_arrayCplx+0x80>)
 8001cba:	881a      	ldrh	r2, [r3, #0]
 8001cbc:	2364      	movs	r3, #100	; 0x64
 8001cbe:	490a      	ldr	r1, [pc, #40]	; (8001ce8 <printUART_arrayCplx+0x7c>)
 8001cc0:	480b      	ldr	r0, [pc, #44]	; (8001cf0 <printUART_arrayCplx+0x84>)
 8001cc2:	f005 fcfd 	bl	80076c0 <HAL_UART_Transmit>
	for(int i = 0; i < size; i++){
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	68fa      	ldr	r2, [r7, #12]
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	dbd3      	blt.n	8001c7c <printUART_arrayCplx+0x10>
	}
	printUART_int("\r\n", 0);
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	4807      	ldr	r0, [pc, #28]	; (8001cf4 <printUART_arrayCplx+0x88>)
 8001cd8:	f7ff ff6e 	bl	8001bb8 <printUART_int>
}
 8001cdc:	bf00      	nop
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	0800e720 	.word	0x0800e720
 8001ce8:	24000cdc 	.word	0x24000cdc
 8001cec:	24000d0e 	.word	0x24000d0e
 8001cf0:	24000334 	.word	0x24000334
 8001cf4:	0800e71c 	.word	0x0800e71c

08001cf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cfc:	b672      	cpsid	i
}
 8001cfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d00:	e7fe      	b.n	8001d00 <Error_Handler+0x8>
	...

08001d04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d0a:	4b0a      	ldr	r3, [pc, #40]	; (8001d34 <HAL_MspInit+0x30>)
 8001d0c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d10:	4a08      	ldr	r2, [pc, #32]	; (8001d34 <HAL_MspInit+0x30>)
 8001d12:	f043 0302 	orr.w	r3, r3, #2
 8001d16:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001d1a:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <HAL_MspInit+0x30>)
 8001d1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d20:	f003 0302 	and.w	r3, r3, #2
 8001d24:	607b      	str	r3, [r7, #4]
 8001d26:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	58024400 	.word	0x58024400

08001d38 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b0b8      	sub	sp, #224	; 0xe0
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001d44:	2200      	movs	r2, #0
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	605a      	str	r2, [r3, #4]
 8001d4a:	609a      	str	r2, [r3, #8]
 8001d4c:	60da      	str	r2, [r3, #12]
 8001d4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d50:	f107 0310 	add.w	r3, r7, #16
 8001d54:	22bc      	movs	r2, #188	; 0xbc
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f006 fd91 	bl	8008880 <memset>
  if(hi2c->Instance==I2C4)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a25      	ldr	r2, [pc, #148]	; (8001df8 <HAL_I2C_MspInit+0xc0>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d142      	bne.n	8001dee <HAL_I2C_MspInit+0xb6>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001d68:	2310      	movs	r3, #16
 8001d6a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d72:	f107 0310 	add.w	r3, r7, #16
 8001d76:	4618      	mov	r0, r3
 8001d78:	f002 fd5a 	bl	8004830 <HAL_RCCEx_PeriphCLKConfig>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001d82:	f7ff ffb9 	bl	8001cf8 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d86:	4b1d      	ldr	r3, [pc, #116]	; (8001dfc <HAL_I2C_MspInit+0xc4>)
 8001d88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d8c:	4a1b      	ldr	r2, [pc, #108]	; (8001dfc <HAL_I2C_MspInit+0xc4>)
 8001d8e:	f043 0320 	orr.w	r3, r3, #32
 8001d92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001d96:	4b19      	ldr	r3, [pc, #100]	; (8001dfc <HAL_I2C_MspInit+0xc4>)
 8001d98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001d9c:	f003 0320 	and.w	r3, r3, #32
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PF14     ------> I2C4_SCL
    PF15     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001da4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001da8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dac:	2312      	movs	r3, #18
 8001dae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db8:	2300      	movs	r3, #0
 8001dba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001dbe:	2304      	movs	r3, #4
 8001dc0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001dc4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001dc8:	4619      	mov	r1, r3
 8001dca:	480d      	ldr	r0, [pc, #52]	; (8001e00 <HAL_I2C_MspInit+0xc8>)
 8001dcc:	f000 fc06 	bl	80025dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001dd0:	4b0a      	ldr	r3, [pc, #40]	; (8001dfc <HAL_I2C_MspInit+0xc4>)
 8001dd2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001dd6:	4a09      	ldr	r2, [pc, #36]	; (8001dfc <HAL_I2C_MspInit+0xc4>)
 8001dd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ddc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001de0:	4b06      	ldr	r3, [pc, #24]	; (8001dfc <HAL_I2C_MspInit+0xc4>)
 8001de2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001de6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dea:	60bb      	str	r3, [r7, #8]
 8001dec:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8001dee:	bf00      	nop
 8001df0:	37e0      	adds	r7, #224	; 0xe0
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	58001c00 	.word	0x58001c00
 8001dfc:	58024400 	.word	0x58024400
 8001e00:	58021400 	.word	0x58021400

08001e04 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b086      	sub	sp, #24
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a23      	ldr	r2, [pc, #140]	; (8001ea0 <HAL_TIM_Base_MspInit+0x9c>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d10f      	bne.n	8001e36 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e16:	4b23      	ldr	r3, [pc, #140]	; (8001ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8001e18:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001e1c:	4a21      	ldr	r2, [pc, #132]	; (8001ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8001e1e:	f043 0301 	orr.w	r3, r3, #1
 8001e22:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8001e26:	4b1f      	ldr	r3, [pc, #124]	; (8001ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8001e28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	617b      	str	r3, [r7, #20]
 8001e32:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001e34:	e030      	b.n	8001e98 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM2)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e3e:	d117      	bne.n	8001e70 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e40:	4b18      	ldr	r3, [pc, #96]	; (8001ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8001e42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001e46:	4a17      	ldr	r2, [pc, #92]	; (8001ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8001e48:	f043 0301 	orr.w	r3, r3, #1
 8001e4c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001e50:	4b14      	ldr	r3, [pc, #80]	; (8001ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8001e52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	613b      	str	r3, [r7, #16]
 8001e5c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001e5e:	2200      	movs	r2, #0
 8001e60:	2100      	movs	r1, #0
 8001e62:	201c      	movs	r0, #28
 8001e64:	f000 fb85 	bl	8002572 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e68:	201c      	movs	r0, #28
 8001e6a:	f000 fb9c 	bl	80025a6 <HAL_NVIC_EnableIRQ>
}
 8001e6e:	e013      	b.n	8001e98 <HAL_TIM_Base_MspInit+0x94>
  else if(htim_base->Instance==TIM5)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a0c      	ldr	r2, [pc, #48]	; (8001ea8 <HAL_TIM_Base_MspInit+0xa4>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d10e      	bne.n	8001e98 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e7a:	4b0a      	ldr	r3, [pc, #40]	; (8001ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8001e7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001e80:	4a08      	ldr	r2, [pc, #32]	; (8001ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8001e82:	f043 0308 	orr.w	r3, r3, #8
 8001e86:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001e8a:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <HAL_TIM_Base_MspInit+0xa0>)
 8001e8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001e90:	f003 0308 	and.w	r3, r3, #8
 8001e94:	60fb      	str	r3, [r7, #12]
 8001e96:	68fb      	ldr	r3, [r7, #12]
}
 8001e98:	bf00      	nop
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40010000 	.word	0x40010000
 8001ea4:	58024400 	.word	0x58024400
 8001ea8:	40000c00 	.word	0x40000c00

08001eac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb4:	f107 030c 	add.w	r3, r7, #12
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
 8001ebc:	605a      	str	r2, [r3, #4]
 8001ebe:	609a      	str	r2, [r3, #8]
 8001ec0:	60da      	str	r2, [r3, #12]
 8001ec2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a13      	ldr	r2, [pc, #76]	; (8001f18 <HAL_TIM_MspPostInit+0x6c>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d11f      	bne.n	8001f0e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ece:	4b13      	ldr	r3, [pc, #76]	; (8001f1c <HAL_TIM_MspPostInit+0x70>)
 8001ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ed4:	4a11      	ldr	r2, [pc, #68]	; (8001f1c <HAL_TIM_MspPostInit+0x70>)
 8001ed6:	f043 0310 	orr.w	r3, r3, #16
 8001eda:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001ede:	4b0f      	ldr	r3, [pc, #60]	; (8001f1c <HAL_TIM_MspPostInit+0x70>)
 8001ee0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001ee4:	f003 0310 	and.w	r3, r3, #16
 8001ee8:	60bb      	str	r3, [r7, #8]
 8001eea:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001eec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001ef0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efa:	2300      	movs	r3, #0
 8001efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001efe:	2301      	movs	r3, #1
 8001f00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f02:	f107 030c 	add.w	r3, r7, #12
 8001f06:	4619      	mov	r1, r3
 8001f08:	4805      	ldr	r0, [pc, #20]	; (8001f20 <HAL_TIM_MspPostInit+0x74>)
 8001f0a:	f000 fb67 	bl	80025dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001f0e:	bf00      	nop
 8001f10:	3720      	adds	r7, #32
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40010000 	.word	0x40010000
 8001f1c:	58024400 	.word	0x58024400
 8001f20:	58021000 	.word	0x58021000

08001f24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b0b8      	sub	sp, #224	; 0xe0
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f2c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]
 8001f3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f3c:	f107 0310 	add.w	r3, r7, #16
 8001f40:	22bc      	movs	r2, #188	; 0xbc
 8001f42:	2100      	movs	r1, #0
 8001f44:	4618      	mov	r0, r3
 8001f46:	f006 fc9b 	bl	8008880 <memset>
  if(huart->Instance==USART3)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a25      	ldr	r2, [pc, #148]	; (8001fe4 <HAL_UART_MspInit+0xc0>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d142      	bne.n	8001fda <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001f54:	2302      	movs	r3, #2
 8001f56:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f5e:	f107 0310 	add.w	r3, r7, #16
 8001f62:	4618      	mov	r0, r3
 8001f64:	f002 fc64 	bl	8004830 <HAL_RCCEx_PeriphCLKConfig>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001f6e:	f7ff fec3 	bl	8001cf8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001f72:	4b1d      	ldr	r3, [pc, #116]	; (8001fe8 <HAL_UART_MspInit+0xc4>)
 8001f74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f78:	4a1b      	ldr	r2, [pc, #108]	; (8001fe8 <HAL_UART_MspInit+0xc4>)
 8001f7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f7e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001f82:	4b19      	ldr	r3, [pc, #100]	; (8001fe8 <HAL_UART_MspInit+0xc4>)
 8001f84:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001f88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f8c:	60fb      	str	r3, [r7, #12]
 8001f8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f90:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <HAL_UART_MspInit+0xc4>)
 8001f92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001f96:	4a14      	ldr	r2, [pc, #80]	; (8001fe8 <HAL_UART_MspInit+0xc4>)
 8001f98:	f043 0308 	orr.w	r3, r3, #8
 8001f9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001fa0:	4b11      	ldr	r3, [pc, #68]	; (8001fe8 <HAL_UART_MspInit+0xc4>)
 8001fa2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001fa6:	f003 0308 	and.w	r3, r3, #8
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001fae:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fb2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb6:	2302      	movs	r3, #2
 8001fb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001fc8:	2307      	movs	r3, #7
 8001fca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fce:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4805      	ldr	r0, [pc, #20]	; (8001fec <HAL_UART_MspInit+0xc8>)
 8001fd6:	f000 fb01 	bl	80025dc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001fda:	bf00      	nop
 8001fdc:	37e0      	adds	r7, #224	; 0xe0
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40004800 	.word	0x40004800
 8001fe8:	58024400 	.word	0x58024400
 8001fec:	58020c00 	.word	0x58020c00

08001ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ff4:	e7fe      	b.n	8001ff4 <NMI_Handler+0x4>

08001ff6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ff6:	b480      	push	{r7}
 8001ff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ffa:	e7fe      	b.n	8001ffa <HardFault_Handler+0x4>

08001ffc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002000:	e7fe      	b.n	8002000 <MemManage_Handler+0x4>

08002002 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002002:	b480      	push	{r7}
 8002004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002006:	e7fe      	b.n	8002006 <BusFault_Handler+0x4>

08002008 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800200c:	e7fe      	b.n	800200c <UsageFault_Handler+0x4>

0800200e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800200e:	b480      	push	{r7}
 8002010:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800202a:	b480      	push	{r7}
 800202c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800202e:	bf00      	nop
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr

08002038 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800203c:	f000 f96e 	bl	800231c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}

08002044 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002048:	4802      	ldr	r0, [pc, #8]	; (8002054 <TIM2_IRQHandler+0x10>)
 800204a:	f004 fa37 	bl	80064bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	2400029c 	.word	0x2400029c

08002058 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
	return 1;
 800205c:	2301      	movs	r3, #1
}
 800205e:	4618      	mov	r0, r3
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <_kill>:

int _kill(int pid, int sig)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002072:	f006 fbdb 	bl	800882c <__errno>
 8002076:	4603      	mov	r3, r0
 8002078:	2216      	movs	r2, #22
 800207a:	601a      	str	r2, [r3, #0]
	return -1;
 800207c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002080:	4618      	mov	r0, r3
 8002082:	3708      	adds	r7, #8
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}

08002088 <_exit>:

void _exit (int status)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002090:	f04f 31ff 	mov.w	r1, #4294967295
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f7ff ffe7 	bl	8002068 <_kill>
	while (1) {}		/* Make sure we hang here */
 800209a:	e7fe      	b.n	800209a <_exit+0x12>

0800209c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	60f8      	str	r0, [r7, #12]
 80020a4:	60b9      	str	r1, [r7, #8]
 80020a6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	e00a      	b.n	80020c4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80020ae:	f3af 8000 	nop.w
 80020b2:	4601      	mov	r1, r0
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	1c5a      	adds	r2, r3, #1
 80020b8:	60ba      	str	r2, [r7, #8]
 80020ba:	b2ca      	uxtb	r2, r1
 80020bc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	3301      	adds	r3, #1
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	dbf0      	blt.n	80020ae <_read+0x12>
	}

return len;
 80020cc:	687b      	ldr	r3, [r7, #4]
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3718      	adds	r7, #24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b086      	sub	sp, #24
 80020da:	af00      	add	r7, sp, #0
 80020dc:	60f8      	str	r0, [r7, #12]
 80020de:	60b9      	str	r1, [r7, #8]
 80020e0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e2:	2300      	movs	r3, #0
 80020e4:	617b      	str	r3, [r7, #20]
 80020e6:	e009      	b.n	80020fc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	1c5a      	adds	r2, r3, #1
 80020ec:	60ba      	str	r2, [r7, #8]
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	3301      	adds	r3, #1
 80020fa:	617b      	str	r3, [r7, #20]
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	429a      	cmp	r2, r3
 8002102:	dbf1      	blt.n	80020e8 <_write+0x12>
	}
	return len;
 8002104:	687b      	ldr	r3, [r7, #4]
}
 8002106:	4618      	mov	r0, r3
 8002108:	3718      	adds	r7, #24
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <_close>:

int _close(int file)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
	return -1;
 8002116:	f04f 33ff 	mov.w	r3, #4294967295
}
 800211a:	4618      	mov	r0, r3
 800211c:	370c      	adds	r7, #12
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr

08002126 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002126:	b480      	push	{r7}
 8002128:	b083      	sub	sp, #12
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
 800212e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002136:	605a      	str	r2, [r3, #4]
	return 0;
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <_isatty>:

int _isatty(int file)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
	return 1;
 800214e:	2301      	movs	r3, #1
}
 8002150:	4618      	mov	r0, r3
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	607a      	str	r2, [r7, #4]
	return 0;
 8002168:	2300      	movs	r3, #0
}
 800216a:	4618      	mov	r0, r3
 800216c:	3714      	adds	r7, #20
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
	...

08002178 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b086      	sub	sp, #24
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002180:	4a14      	ldr	r2, [pc, #80]	; (80021d4 <_sbrk+0x5c>)
 8002182:	4b15      	ldr	r3, [pc, #84]	; (80021d8 <_sbrk+0x60>)
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800218c:	4b13      	ldr	r3, [pc, #76]	; (80021dc <_sbrk+0x64>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d102      	bne.n	800219a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002194:	4b11      	ldr	r3, [pc, #68]	; (80021dc <_sbrk+0x64>)
 8002196:	4a12      	ldr	r2, [pc, #72]	; (80021e0 <_sbrk+0x68>)
 8002198:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800219a:	4b10      	ldr	r3, [pc, #64]	; (80021dc <_sbrk+0x64>)
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	4413      	add	r3, r2
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d207      	bcs.n	80021b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021a8:	f006 fb40 	bl	800882c <__errno>
 80021ac:	4603      	mov	r3, r0
 80021ae:	220c      	movs	r2, #12
 80021b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021b2:	f04f 33ff 	mov.w	r3, #4294967295
 80021b6:	e009      	b.n	80021cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021b8:	4b08      	ldr	r3, [pc, #32]	; (80021dc <_sbrk+0x64>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021be:	4b07      	ldr	r3, [pc, #28]	; (80021dc <_sbrk+0x64>)
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4413      	add	r3, r2
 80021c6:	4a05      	ldr	r2, [pc, #20]	; (80021dc <_sbrk+0x64>)
 80021c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ca:	68fb      	ldr	r3, [r7, #12]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3718      	adds	r7, #24
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	24080000 	.word	0x24080000
 80021d8:	00000400 	.word	0x00000400
 80021dc:	24000d14 	.word	0x24000d14
 80021e0:	24000d30 	.word	0x24000d30

080021e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80021e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800221c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80021e8:	f7fe fd94 	bl	8000d14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021ec:	480c      	ldr	r0, [pc, #48]	; (8002220 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80021ee:	490d      	ldr	r1, [pc, #52]	; (8002224 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80021f0:	4a0d      	ldr	r2, [pc, #52]	; (8002228 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80021f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021f4:	e002      	b.n	80021fc <LoopCopyDataInit>

080021f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021fa:	3304      	adds	r3, #4

080021fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002200:	d3f9      	bcc.n	80021f6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002202:	4a0a      	ldr	r2, [pc, #40]	; (800222c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002204:	4c0a      	ldr	r4, [pc, #40]	; (8002230 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002208:	e001      	b.n	800220e <LoopFillZerobss>

0800220a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800220a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800220c:	3204      	adds	r2, #4

0800220e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800220e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002210:	d3fb      	bcc.n	800220a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002212:	f006 fb11 	bl	8008838 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002216:	f7fe ff7b 	bl	8001110 <main>
  bx  lr
 800221a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800221c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002220:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002224:	240001e8 	.word	0x240001e8
  ldr r2, =_sidata
 8002228:	08010f40 	.word	0x08010f40
  ldr r2, =_sbss
 800222c:	240001e8 	.word	0x240001e8
  ldr r4, =_ebss
 8002230:	24000d2c 	.word	0x24000d2c

08002234 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002234:	e7fe      	b.n	8002234 <ADC3_IRQHandler>
	...

08002238 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800223e:	2003      	movs	r0, #3
 8002240:	f000 f98c 	bl	800255c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002244:	f002 f91e 	bl	8004484 <HAL_RCC_GetSysClockFreq>
 8002248:	4602      	mov	r2, r0
 800224a:	4b15      	ldr	r3, [pc, #84]	; (80022a0 <HAL_Init+0x68>)
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	0a1b      	lsrs	r3, r3, #8
 8002250:	f003 030f 	and.w	r3, r3, #15
 8002254:	4913      	ldr	r1, [pc, #76]	; (80022a4 <HAL_Init+0x6c>)
 8002256:	5ccb      	ldrb	r3, [r1, r3]
 8002258:	f003 031f 	and.w	r3, r3, #31
 800225c:	fa22 f303 	lsr.w	r3, r2, r3
 8002260:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002262:	4b0f      	ldr	r3, [pc, #60]	; (80022a0 <HAL_Init+0x68>)
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	f003 030f 	and.w	r3, r3, #15
 800226a:	4a0e      	ldr	r2, [pc, #56]	; (80022a4 <HAL_Init+0x6c>)
 800226c:	5cd3      	ldrb	r3, [r2, r3]
 800226e:	f003 031f 	and.w	r3, r3, #31
 8002272:	687a      	ldr	r2, [r7, #4]
 8002274:	fa22 f303 	lsr.w	r3, r2, r3
 8002278:	4a0b      	ldr	r2, [pc, #44]	; (80022a8 <HAL_Init+0x70>)
 800227a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800227c:	4a0b      	ldr	r2, [pc, #44]	; (80022ac <HAL_Init+0x74>)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002282:	2000      	movs	r0, #0
 8002284:	f000 f814 	bl	80022b0 <HAL_InitTick>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e002      	b.n	8002298 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002292:	f7ff fd37 	bl	8001d04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	58024400 	.word	0x58024400
 80022a4:	0800e730 	.word	0x0800e730
 80022a8:	24000004 	.word	0x24000004
 80022ac:	24000000 	.word	0x24000000

080022b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80022b8:	4b15      	ldr	r3, [pc, #84]	; (8002310 <HAL_InitTick+0x60>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d101      	bne.n	80022c4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80022c0:	2301      	movs	r3, #1
 80022c2:	e021      	b.n	8002308 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80022c4:	4b13      	ldr	r3, [pc, #76]	; (8002314 <HAL_InitTick+0x64>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	4b11      	ldr	r3, [pc, #68]	; (8002310 <HAL_InitTick+0x60>)
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	4619      	mov	r1, r3
 80022ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80022da:	4618      	mov	r0, r3
 80022dc:	f000 f971 	bl	80025c2 <HAL_SYSTICK_Config>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e00e      	b.n	8002308 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b0f      	cmp	r3, #15
 80022ee:	d80a      	bhi.n	8002306 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022f0:	2200      	movs	r2, #0
 80022f2:	6879      	ldr	r1, [r7, #4]
 80022f4:	f04f 30ff 	mov.w	r0, #4294967295
 80022f8:	f000 f93b 	bl	8002572 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022fc:	4a06      	ldr	r2, [pc, #24]	; (8002318 <HAL_InitTick+0x68>)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002302:	2300      	movs	r3, #0
 8002304:	e000      	b.n	8002308 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002306:	2301      	movs	r3, #1
}
 8002308:	4618      	mov	r0, r3
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}
 8002310:	24000010 	.word	0x24000010
 8002314:	24000000 	.word	0x24000000
 8002318:	2400000c 	.word	0x2400000c

0800231c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002320:	4b06      	ldr	r3, [pc, #24]	; (800233c <HAL_IncTick+0x20>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	461a      	mov	r2, r3
 8002326:	4b06      	ldr	r3, [pc, #24]	; (8002340 <HAL_IncTick+0x24>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	4413      	add	r3, r2
 800232c:	4a04      	ldr	r2, [pc, #16]	; (8002340 <HAL_IncTick+0x24>)
 800232e:	6013      	str	r3, [r2, #0]
}
 8002330:	bf00      	nop
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	24000010 	.word	0x24000010
 8002340:	24000d18 	.word	0x24000d18

08002344 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002344:	b480      	push	{r7}
 8002346:	af00      	add	r7, sp, #0
  return uwTick;
 8002348:	4b03      	ldr	r3, [pc, #12]	; (8002358 <HAL_GetTick+0x14>)
 800234a:	681b      	ldr	r3, [r3, #0]
}
 800234c:	4618      	mov	r0, r3
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	24000d18 	.word	0x24000d18

0800235c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002364:	f7ff ffee 	bl	8002344 <HAL_GetTick>
 8002368:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002374:	d005      	beq.n	8002382 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002376:	4b0a      	ldr	r3, [pc, #40]	; (80023a0 <HAL_Delay+0x44>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	461a      	mov	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4413      	add	r3, r2
 8002380:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002382:	bf00      	nop
 8002384:	f7ff ffde 	bl	8002344 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	429a      	cmp	r2, r3
 8002392:	d8f7      	bhi.n	8002384 <HAL_Delay+0x28>
  {
  }
}
 8002394:	bf00      	nop
 8002396:	bf00      	nop
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	24000010 	.word	0x24000010

080023a4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80023a8:	4b03      	ldr	r3, [pc, #12]	; (80023b8 <HAL_GetREVID+0x14>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	0c1b      	lsrs	r3, r3, #16
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr
 80023b8:	5c001000 	.word	0x5c001000

080023bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f003 0307 	and.w	r3, r3, #7
 80023ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023cc:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <__NVIC_SetPriorityGrouping+0x40>)
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023d2:	68ba      	ldr	r2, [r7, #8]
 80023d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023d8:	4013      	ands	r3, r2
 80023da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80023e4:	4b06      	ldr	r3, [pc, #24]	; (8002400 <__NVIC_SetPriorityGrouping+0x44>)
 80023e6:	4313      	orrs	r3, r2
 80023e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023ea:	4a04      	ldr	r2, [pc, #16]	; (80023fc <__NVIC_SetPriorityGrouping+0x40>)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	60d3      	str	r3, [r2, #12]
}
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fa:	4770      	bx	lr
 80023fc:	e000ed00 	.word	0xe000ed00
 8002400:	05fa0000 	.word	0x05fa0000

08002404 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002408:	4b04      	ldr	r3, [pc, #16]	; (800241c <__NVIC_GetPriorityGrouping+0x18>)
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	0a1b      	lsrs	r3, r3, #8
 800240e:	f003 0307 	and.w	r3, r3, #7
}
 8002412:	4618      	mov	r0, r3
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	e000ed00 	.word	0xe000ed00

08002420 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800242a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800242e:	2b00      	cmp	r3, #0
 8002430:	db0b      	blt.n	800244a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002432:	88fb      	ldrh	r3, [r7, #6]
 8002434:	f003 021f 	and.w	r2, r3, #31
 8002438:	4907      	ldr	r1, [pc, #28]	; (8002458 <__NVIC_EnableIRQ+0x38>)
 800243a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800243e:	095b      	lsrs	r3, r3, #5
 8002440:	2001      	movs	r0, #1
 8002442:	fa00 f202 	lsl.w	r2, r0, r2
 8002446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	e000e100 	.word	0xe000e100

0800245c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	6039      	str	r1, [r7, #0]
 8002466:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002468:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800246c:	2b00      	cmp	r3, #0
 800246e:	db0a      	blt.n	8002486 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	b2da      	uxtb	r2, r3
 8002474:	490c      	ldr	r1, [pc, #48]	; (80024a8 <__NVIC_SetPriority+0x4c>)
 8002476:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800247a:	0112      	lsls	r2, r2, #4
 800247c:	b2d2      	uxtb	r2, r2
 800247e:	440b      	add	r3, r1
 8002480:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002484:	e00a      	b.n	800249c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	b2da      	uxtb	r2, r3
 800248a:	4908      	ldr	r1, [pc, #32]	; (80024ac <__NVIC_SetPriority+0x50>)
 800248c:	88fb      	ldrh	r3, [r7, #6]
 800248e:	f003 030f 	and.w	r3, r3, #15
 8002492:	3b04      	subs	r3, #4
 8002494:	0112      	lsls	r2, r2, #4
 8002496:	b2d2      	uxtb	r2, r2
 8002498:	440b      	add	r3, r1
 800249a:	761a      	strb	r2, [r3, #24]
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	e000e100 	.word	0xe000e100
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b089      	sub	sp, #36	; 0x24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f003 0307 	and.w	r3, r3, #7
 80024c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	f1c3 0307 	rsb	r3, r3, #7
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	bf28      	it	cs
 80024ce:	2304      	movcs	r3, #4
 80024d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	3304      	adds	r3, #4
 80024d6:	2b06      	cmp	r3, #6
 80024d8:	d902      	bls.n	80024e0 <NVIC_EncodePriority+0x30>
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	3b03      	subs	r3, #3
 80024de:	e000      	b.n	80024e2 <NVIC_EncodePriority+0x32>
 80024e0:	2300      	movs	r3, #0
 80024e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e4:	f04f 32ff 	mov.w	r2, #4294967295
 80024e8:	69bb      	ldr	r3, [r7, #24]
 80024ea:	fa02 f303 	lsl.w	r3, r2, r3
 80024ee:	43da      	mvns	r2, r3
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	401a      	ands	r2, r3
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024f8:	f04f 31ff 	mov.w	r1, #4294967295
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002502:	43d9      	mvns	r1, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002508:	4313      	orrs	r3, r2
         );
}
 800250a:	4618      	mov	r0, r3
 800250c:	3724      	adds	r7, #36	; 0x24
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
	...

08002518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	3b01      	subs	r3, #1
 8002524:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002528:	d301      	bcc.n	800252e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800252a:	2301      	movs	r3, #1
 800252c:	e00f      	b.n	800254e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800252e:	4a0a      	ldr	r2, [pc, #40]	; (8002558 <SysTick_Config+0x40>)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	3b01      	subs	r3, #1
 8002534:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002536:	210f      	movs	r1, #15
 8002538:	f04f 30ff 	mov.w	r0, #4294967295
 800253c:	f7ff ff8e 	bl	800245c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002540:	4b05      	ldr	r3, [pc, #20]	; (8002558 <SysTick_Config+0x40>)
 8002542:	2200      	movs	r2, #0
 8002544:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002546:	4b04      	ldr	r3, [pc, #16]	; (8002558 <SysTick_Config+0x40>)
 8002548:	2207      	movs	r2, #7
 800254a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3708      	adds	r7, #8
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	e000e010 	.word	0xe000e010

0800255c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f7ff ff29 	bl	80023bc <__NVIC_SetPriorityGrouping>
}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b086      	sub	sp, #24
 8002576:	af00      	add	r7, sp, #0
 8002578:	4603      	mov	r3, r0
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	607a      	str	r2, [r7, #4]
 800257e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002580:	f7ff ff40 	bl	8002404 <__NVIC_GetPriorityGrouping>
 8002584:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	68b9      	ldr	r1, [r7, #8]
 800258a:	6978      	ldr	r0, [r7, #20]
 800258c:	f7ff ff90 	bl	80024b0 <NVIC_EncodePriority>
 8002590:	4602      	mov	r2, r0
 8002592:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002596:	4611      	mov	r1, r2
 8002598:	4618      	mov	r0, r3
 800259a:	f7ff ff5f 	bl	800245c <__NVIC_SetPriority>
}
 800259e:	bf00      	nop
 80025a0:	3718      	adds	r7, #24
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b082      	sub	sp, #8
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	4603      	mov	r3, r0
 80025ae:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff ff33 	bl	8002420 <__NVIC_EnableIRQ>
}
 80025ba:	bf00      	nop
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025c2:	b580      	push	{r7, lr}
 80025c4:	b082      	sub	sp, #8
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025ca:	6878      	ldr	r0, [r7, #4]
 80025cc:	f7ff ffa4 	bl	8002518 <SysTick_Config>
 80025d0:	4603      	mov	r3, r0
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	3708      	adds	r7, #8
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bd80      	pop	{r7, pc}
	...

080025dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025dc:	b480      	push	{r7}
 80025de:	b089      	sub	sp, #36	; 0x24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80025e6:	2300      	movs	r3, #0
 80025e8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80025ea:	4b89      	ldr	r3, [pc, #548]	; (8002810 <HAL_GPIO_Init+0x234>)
 80025ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80025ee:	e194      	b.n	800291a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	2101      	movs	r1, #1
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	fa01 f303 	lsl.w	r3, r1, r3
 80025fc:	4013      	ands	r3, r2
 80025fe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002600:	693b      	ldr	r3, [r7, #16]
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 8186 	beq.w	8002914 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f003 0303 	and.w	r3, r3, #3
 8002610:	2b01      	cmp	r3, #1
 8002612:	d005      	beq.n	8002620 <HAL_GPIO_Init+0x44>
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	685b      	ldr	r3, [r3, #4]
 8002618:	f003 0303 	and.w	r3, r3, #3
 800261c:	2b02      	cmp	r3, #2
 800261e:	d130      	bne.n	8002682 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	2203      	movs	r2, #3
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	43db      	mvns	r3, r3
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4013      	ands	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	68da      	ldr	r2, [r3, #12]
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4313      	orrs	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	69ba      	ldr	r2, [r7, #24]
 800264e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	685b      	ldr	r3, [r3, #4]
 8002654:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002656:	2201      	movs	r2, #1
 8002658:	69fb      	ldr	r3, [r7, #28]
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43db      	mvns	r3, r3
 8002660:	69ba      	ldr	r2, [r7, #24]
 8002662:	4013      	ands	r3, r2
 8002664:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	091b      	lsrs	r3, r3, #4
 800266c:	f003 0201 	and.w	r2, r3, #1
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4313      	orrs	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	69ba      	ldr	r2, [r7, #24]
 8002680:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f003 0303 	and.w	r3, r3, #3
 800268a:	2b03      	cmp	r3, #3
 800268c:	d017      	beq.n	80026be <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	2203      	movs	r2, #3
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	43db      	mvns	r3, r3
 80026a0:	69ba      	ldr	r2, [r7, #24]
 80026a2:	4013      	ands	r3, r2
 80026a4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026a6:	683b      	ldr	r3, [r7, #0]
 80026a8:	689a      	ldr	r2, [r3, #8]
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	fa02 f303 	lsl.w	r3, r2, r3
 80026b2:	69ba      	ldr	r2, [r7, #24]
 80026b4:	4313      	orrs	r3, r2
 80026b6:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f003 0303 	and.w	r3, r3, #3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d123      	bne.n	8002712 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	08da      	lsrs	r2, r3, #3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	3208      	adds	r2, #8
 80026d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	220f      	movs	r2, #15
 80026e2:	fa02 f303 	lsl.w	r3, r2, r3
 80026e6:	43db      	mvns	r3, r3
 80026e8:	69ba      	ldr	r2, [r7, #24]
 80026ea:	4013      	ands	r3, r2
 80026ec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	691a      	ldr	r2, [r3, #16]
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	009b      	lsls	r3, r3, #2
 80026fa:	fa02 f303 	lsl.w	r3, r2, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4313      	orrs	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	08da      	lsrs	r2, r3, #3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	3208      	adds	r2, #8
 800270c:	69b9      	ldr	r1, [r7, #24]
 800270e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	005b      	lsls	r3, r3, #1
 800271c:	2203      	movs	r2, #3
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	43db      	mvns	r3, r3
 8002724:	69ba      	ldr	r2, [r7, #24]
 8002726:	4013      	ands	r3, r2
 8002728:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	f003 0203 	and.w	r2, r3, #3
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	fa02 f303 	lsl.w	r3, r2, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4313      	orrs	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	69ba      	ldr	r2, [r7, #24]
 8002744:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 80e0 	beq.w	8002914 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002754:	4b2f      	ldr	r3, [pc, #188]	; (8002814 <HAL_GPIO_Init+0x238>)
 8002756:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800275a:	4a2e      	ldr	r2, [pc, #184]	; (8002814 <HAL_GPIO_Init+0x238>)
 800275c:	f043 0302 	orr.w	r3, r3, #2
 8002760:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002764:	4b2b      	ldr	r3, [pc, #172]	; (8002814 <HAL_GPIO_Init+0x238>)
 8002766:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	60fb      	str	r3, [r7, #12]
 8002770:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002772:	4a29      	ldr	r2, [pc, #164]	; (8002818 <HAL_GPIO_Init+0x23c>)
 8002774:	69fb      	ldr	r3, [r7, #28]
 8002776:	089b      	lsrs	r3, r3, #2
 8002778:	3302      	adds	r3, #2
 800277a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	009b      	lsls	r3, r3, #2
 8002788:	220f      	movs	r2, #15
 800278a:	fa02 f303 	lsl.w	r3, r2, r3
 800278e:	43db      	mvns	r3, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4013      	ands	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	4a20      	ldr	r2, [pc, #128]	; (800281c <HAL_GPIO_Init+0x240>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d052      	beq.n	8002844 <HAL_GPIO_Init+0x268>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	4a1f      	ldr	r2, [pc, #124]	; (8002820 <HAL_GPIO_Init+0x244>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d031      	beq.n	800280a <HAL_GPIO_Init+0x22e>
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	4a1e      	ldr	r2, [pc, #120]	; (8002824 <HAL_GPIO_Init+0x248>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d02b      	beq.n	8002806 <HAL_GPIO_Init+0x22a>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4a1d      	ldr	r2, [pc, #116]	; (8002828 <HAL_GPIO_Init+0x24c>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d025      	beq.n	8002802 <HAL_GPIO_Init+0x226>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a1c      	ldr	r2, [pc, #112]	; (800282c <HAL_GPIO_Init+0x250>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d01f      	beq.n	80027fe <HAL_GPIO_Init+0x222>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4a1b      	ldr	r2, [pc, #108]	; (8002830 <HAL_GPIO_Init+0x254>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d019      	beq.n	80027fa <HAL_GPIO_Init+0x21e>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a1a      	ldr	r2, [pc, #104]	; (8002834 <HAL_GPIO_Init+0x258>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d013      	beq.n	80027f6 <HAL_GPIO_Init+0x21a>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a19      	ldr	r2, [pc, #100]	; (8002838 <HAL_GPIO_Init+0x25c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d00d      	beq.n	80027f2 <HAL_GPIO_Init+0x216>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a18      	ldr	r2, [pc, #96]	; (800283c <HAL_GPIO_Init+0x260>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d007      	beq.n	80027ee <HAL_GPIO_Init+0x212>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a17      	ldr	r2, [pc, #92]	; (8002840 <HAL_GPIO_Init+0x264>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d101      	bne.n	80027ea <HAL_GPIO_Init+0x20e>
 80027e6:	2309      	movs	r3, #9
 80027e8:	e02d      	b.n	8002846 <HAL_GPIO_Init+0x26a>
 80027ea:	230a      	movs	r3, #10
 80027ec:	e02b      	b.n	8002846 <HAL_GPIO_Init+0x26a>
 80027ee:	2308      	movs	r3, #8
 80027f0:	e029      	b.n	8002846 <HAL_GPIO_Init+0x26a>
 80027f2:	2307      	movs	r3, #7
 80027f4:	e027      	b.n	8002846 <HAL_GPIO_Init+0x26a>
 80027f6:	2306      	movs	r3, #6
 80027f8:	e025      	b.n	8002846 <HAL_GPIO_Init+0x26a>
 80027fa:	2305      	movs	r3, #5
 80027fc:	e023      	b.n	8002846 <HAL_GPIO_Init+0x26a>
 80027fe:	2304      	movs	r3, #4
 8002800:	e021      	b.n	8002846 <HAL_GPIO_Init+0x26a>
 8002802:	2303      	movs	r3, #3
 8002804:	e01f      	b.n	8002846 <HAL_GPIO_Init+0x26a>
 8002806:	2302      	movs	r3, #2
 8002808:	e01d      	b.n	8002846 <HAL_GPIO_Init+0x26a>
 800280a:	2301      	movs	r3, #1
 800280c:	e01b      	b.n	8002846 <HAL_GPIO_Init+0x26a>
 800280e:	bf00      	nop
 8002810:	58000080 	.word	0x58000080
 8002814:	58024400 	.word	0x58024400
 8002818:	58000400 	.word	0x58000400
 800281c:	58020000 	.word	0x58020000
 8002820:	58020400 	.word	0x58020400
 8002824:	58020800 	.word	0x58020800
 8002828:	58020c00 	.word	0x58020c00
 800282c:	58021000 	.word	0x58021000
 8002830:	58021400 	.word	0x58021400
 8002834:	58021800 	.word	0x58021800
 8002838:	58021c00 	.word	0x58021c00
 800283c:	58022000 	.word	0x58022000
 8002840:	58022400 	.word	0x58022400
 8002844:	2300      	movs	r3, #0
 8002846:	69fa      	ldr	r2, [r7, #28]
 8002848:	f002 0203 	and.w	r2, r2, #3
 800284c:	0092      	lsls	r2, r2, #2
 800284e:	4093      	lsls	r3, r2
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	4313      	orrs	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002856:	4938      	ldr	r1, [pc, #224]	; (8002938 <HAL_GPIO_Init+0x35c>)
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	089b      	lsrs	r3, r3, #2
 800285c:	3302      	adds	r3, #2
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002864:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	43db      	mvns	r3, r3
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	4013      	ands	r3, r2
 8002874:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	4313      	orrs	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800288a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002892:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	43db      	mvns	r3, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4013      	ands	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d003      	beq.n	80028b8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	4313      	orrs	r3, r2
 80028b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80028b8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	43db      	mvns	r3, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d003      	beq.n	80028e4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80028e4:	697b      	ldr	r3, [r7, #20]
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80028f0:	693b      	ldr	r3, [r7, #16]
 80028f2:	43db      	mvns	r3, r3
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	4013      	ands	r3, r2
 80028f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002902:	2b00      	cmp	r3, #0
 8002904:	d003      	beq.n	800290e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	4313      	orrs	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	3301      	adds	r3, #1
 8002918:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	fa22 f303 	lsr.w	r3, r2, r3
 8002924:	2b00      	cmp	r3, #0
 8002926:	f47f ae63 	bne.w	80025f0 <HAL_GPIO_Init+0x14>
  }
}
 800292a:	bf00      	nop
 800292c:	bf00      	nop
 800292e:	3724      	adds	r7, #36	; 0x24
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	58000400 	.word	0x58000400

0800293c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	460b      	mov	r3, r1
 8002946:	807b      	strh	r3, [r7, #2]
 8002948:	4613      	mov	r3, r2
 800294a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800294c:	787b      	ldrb	r3, [r7, #1]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d003      	beq.n	800295a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002952:	887a      	ldrh	r2, [r7, #2]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002958:	e003      	b.n	8002962 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800295a:	887b      	ldrh	r3, [r7, #2]
 800295c:	041a      	lsls	r2, r3, #16
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	619a      	str	r2, [r3, #24]
}
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800296e:	b480      	push	{r7}
 8002970:	b085      	sub	sp, #20
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
 8002976:	460b      	mov	r3, r1
 8002978:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002980:	887a      	ldrh	r2, [r7, #2]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	4013      	ands	r3, r2
 8002986:	041a      	lsls	r2, r3, #16
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	43d9      	mvns	r1, r3
 800298c:	887b      	ldrh	r3, [r7, #2]
 800298e:	400b      	ands	r3, r1
 8002990:	431a      	orrs	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	619a      	str	r2, [r3, #24]
}
 8002996:	bf00      	nop
 8002998:	3714      	adds	r7, #20
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
	...

080029a4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80029ac:	4a08      	ldr	r2, [pc, #32]	; (80029d0 <HAL_HSEM_FastTake+0x2c>)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	3320      	adds	r3, #32
 80029b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029b6:	4a07      	ldr	r2, [pc, #28]	; (80029d4 <HAL_HSEM_FastTake+0x30>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d101      	bne.n	80029c0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80029bc:	2300      	movs	r3, #0
 80029be:	e000      	b.n	80029c2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	58026400 	.word	0x58026400
 80029d4:	80000300 	.word	0x80000300

080029d8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
 80029e0:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80029e2:	4906      	ldr	r1, [pc, #24]	; (80029fc <HAL_HSEM_Release+0x24>)
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80029f0:	bf00      	nop
 80029f2:	370c      	adds	r7, #12
 80029f4:	46bd      	mov	sp, r7
 80029f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fa:	4770      	bx	lr
 80029fc:	58026400 	.word	0x58026400

08002a00 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d101      	bne.n	8002a12 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e07f      	b.n	8002b12 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d106      	bne.n	8002a2c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f7ff f986 	bl	8001d38 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2224      	movs	r2, #36	; 0x24
 8002a30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0201 	bic.w	r2, r2, #1
 8002a42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002a50:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	689a      	ldr	r2, [r3, #8]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a60:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d107      	bne.n	8002a7a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	689a      	ldr	r2, [r3, #8]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	e006      	b.n	8002a88 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	689a      	ldr	r2, [r3, #8]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002a86:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d104      	bne.n	8002a9a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a98:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	6859      	ldr	r1, [r3, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	4b1d      	ldr	r3, [pc, #116]	; (8002b1c <HAL_I2C_Init+0x11c>)
 8002aa6:	430b      	orrs	r3, r1
 8002aa8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	68da      	ldr	r2, [r3, #12]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ab8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	691a      	ldr	r2, [r3, #16]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	695b      	ldr	r3, [r3, #20]
 8002ac2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	699b      	ldr	r3, [r3, #24]
 8002aca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	430a      	orrs	r2, r1
 8002ad2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	69d9      	ldr	r1, [r3, #28]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a1a      	ldr	r2, [r3, #32]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0201 	orr.w	r2, r2, #1
 8002af2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2220      	movs	r2, #32
 8002afe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3708      	adds	r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	02008000 	.word	0x02008000

08002b20 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b088      	sub	sp, #32
 8002b24:	af02      	add	r7, sp, #8
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	4608      	mov	r0, r1
 8002b2a:	4611      	mov	r1, r2
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	4603      	mov	r3, r0
 8002b30:	817b      	strh	r3, [r7, #10]
 8002b32:	460b      	mov	r3, r1
 8002b34:	813b      	strh	r3, [r7, #8]
 8002b36:	4613      	mov	r3, r2
 8002b38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2b20      	cmp	r3, #32
 8002b44:	f040 80f9 	bne.w	8002d3a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b48:	6a3b      	ldr	r3, [r7, #32]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d002      	beq.n	8002b54 <HAL_I2C_Mem_Write+0x34>
 8002b4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d105      	bne.n	8002b60 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b5a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e0ed      	b.n	8002d3c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d101      	bne.n	8002b6e <HAL_I2C_Mem_Write+0x4e>
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	e0e6      	b.n	8002d3c <HAL_I2C_Mem_Write+0x21c>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2201      	movs	r2, #1
 8002b72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b76:	f7ff fbe5 	bl	8002344 <HAL_GetTick>
 8002b7a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	2319      	movs	r3, #25
 8002b82:	2201      	movs	r2, #1
 8002b84:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b88:	68f8      	ldr	r0, [r7, #12]
 8002b8a:	f000 fbcb 	bl	8003324 <I2C_WaitOnFlagUntilTimeout>
 8002b8e:	4603      	mov	r3, r0
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d001      	beq.n	8002b98 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e0d1      	b.n	8002d3c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2221      	movs	r2, #33	; 0x21
 8002b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	2240      	movs	r2, #64	; 0x40
 8002ba4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2200      	movs	r2, #0
 8002bac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	6a3a      	ldr	r2, [r7, #32]
 8002bb2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002bb8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bc0:	88f8      	ldrh	r0, [r7, #6]
 8002bc2:	893a      	ldrh	r2, [r7, #8]
 8002bc4:	8979      	ldrh	r1, [r7, #10]
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	9301      	str	r3, [sp, #4]
 8002bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	4603      	mov	r3, r0
 8002bd0:	68f8      	ldr	r0, [r7, #12]
 8002bd2:	f000 fadb 	bl	800318c <I2C_RequestMemoryWrite>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d005      	beq.n	8002be8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e0a9      	b.n	8002d3c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	2bff      	cmp	r3, #255	; 0xff
 8002bf0:	d90e      	bls.n	8002c10 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	22ff      	movs	r2, #255	; 0xff
 8002bf6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bfc:	b2da      	uxtb	r2, r3
 8002bfe:	8979      	ldrh	r1, [r7, #10]
 8002c00:	2300      	movs	r3, #0
 8002c02:	9300      	str	r3, [sp, #0]
 8002c04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f000 fd33 	bl	8003674 <I2C_TransferConfig>
 8002c0e:	e00f      	b.n	8002c30 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c1e:	b2da      	uxtb	r2, r3
 8002c20:	8979      	ldrh	r1, [r7, #10]
 8002c22:	2300      	movs	r3, #0
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c2a:	68f8      	ldr	r0, [r7, #12]
 8002c2c:	f000 fd22 	bl	8003674 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c30:	697a      	ldr	r2, [r7, #20]
 8002c32:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f000 fbb5 	bl	80033a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	e07b      	b.n	8002d3c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c48:	781a      	ldrb	r2, [r3, #0]
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c54:	1c5a      	adds	r2, r3, #1
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	3b01      	subs	r3, #1
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d034      	beq.n	8002ce8 <HAL_I2C_Mem_Write+0x1c8>
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d130      	bne.n	8002ce8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	9300      	str	r3, [sp, #0]
 8002c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	2180      	movs	r1, #128	; 0x80
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f000 fb47 	bl	8003324 <I2C_WaitOnFlagUntilTimeout>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d001      	beq.n	8002ca0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e04d      	b.n	8002d3c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	2bff      	cmp	r3, #255	; 0xff
 8002ca8:	d90e      	bls.n	8002cc8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	22ff      	movs	r2, #255	; 0xff
 8002cae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cb4:	b2da      	uxtb	r2, r3
 8002cb6:	8979      	ldrh	r1, [r7, #10]
 8002cb8:	2300      	movs	r3, #0
 8002cba:	9300      	str	r3, [sp, #0]
 8002cbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cc0:	68f8      	ldr	r0, [r7, #12]
 8002cc2:	f000 fcd7 	bl	8003674 <I2C_TransferConfig>
 8002cc6:	e00f      	b.n	8002ce8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ccc:	b29a      	uxth	r2, r3
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cd6:	b2da      	uxtb	r2, r3
 8002cd8:	8979      	ldrh	r1, [r7, #10]
 8002cda:	2300      	movs	r3, #0
 8002cdc:	9300      	str	r3, [sp, #0]
 8002cde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 fcc6 	bl	8003674 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cec:	b29b      	uxth	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d19e      	bne.n	8002c30 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cf2:	697a      	ldr	r2, [r7, #20]
 8002cf4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f000 fb94 	bl	8003424 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e01a      	b.n	8002d3c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	2220      	movs	r2, #32
 8002d0c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6859      	ldr	r1, [r3, #4]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <HAL_I2C_Mem_Write+0x224>)
 8002d1a:	400b      	ands	r3, r1
 8002d1c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2220      	movs	r2, #32
 8002d22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d36:	2300      	movs	r3, #0
 8002d38:	e000      	b.n	8002d3c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002d3a:	2302      	movs	r3, #2
  }
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3718      	adds	r7, #24
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	fe00e800 	.word	0xfe00e800

08002d48 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b088      	sub	sp, #32
 8002d4c:	af02      	add	r7, sp, #8
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	4608      	mov	r0, r1
 8002d52:	4611      	mov	r1, r2
 8002d54:	461a      	mov	r2, r3
 8002d56:	4603      	mov	r3, r0
 8002d58:	817b      	strh	r3, [r7, #10]
 8002d5a:	460b      	mov	r3, r1
 8002d5c:	813b      	strh	r3, [r7, #8]
 8002d5e:	4613      	mov	r3, r2
 8002d60:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	2b20      	cmp	r3, #32
 8002d6c:	f040 80fd 	bne.w	8002f6a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d70:	6a3b      	ldr	r3, [r7, #32]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d002      	beq.n	8002d7c <HAL_I2C_Mem_Read+0x34>
 8002d76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d105      	bne.n	8002d88 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d82:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0f1      	b.n	8002f6c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d101      	bne.n	8002d96 <HAL_I2C_Mem_Read+0x4e>
 8002d92:	2302      	movs	r3, #2
 8002d94:	e0ea      	b.n	8002f6c <HAL_I2C_Mem_Read+0x224>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d9e:	f7ff fad1 	bl	8002344 <HAL_GetTick>
 8002da2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	2319      	movs	r3, #25
 8002daa:	2201      	movs	r2, #1
 8002dac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f000 fab7 	bl	8003324 <I2C_WaitOnFlagUntilTimeout>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e0d5      	b.n	8002f6c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2222      	movs	r2, #34	; 0x22
 8002dc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2240      	movs	r2, #64	; 0x40
 8002dcc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6a3a      	ldr	r2, [r7, #32]
 8002dda:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002de0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002de8:	88f8      	ldrh	r0, [r7, #6]
 8002dea:	893a      	ldrh	r2, [r7, #8]
 8002dec:	8979      	ldrh	r1, [r7, #10]
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	9301      	str	r3, [sp, #4]
 8002df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002df4:	9300      	str	r3, [sp, #0]
 8002df6:	4603      	mov	r3, r0
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 fa1b 	bl	8003234 <I2C_RequestMemoryRead>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d005      	beq.n	8002e10 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e0ad      	b.n	8002f6c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	2bff      	cmp	r3, #255	; 0xff
 8002e18:	d90e      	bls.n	8002e38 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	22ff      	movs	r2, #255	; 0xff
 8002e1e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e24:	b2da      	uxtb	r2, r3
 8002e26:	8979      	ldrh	r1, [r7, #10]
 8002e28:	4b52      	ldr	r3, [pc, #328]	; (8002f74 <HAL_I2C_Mem_Read+0x22c>)
 8002e2a:	9300      	str	r3, [sp, #0]
 8002e2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	f000 fc1f 	bl	8003674 <I2C_TransferConfig>
 8002e36:	e00f      	b.n	8002e58 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e3c:	b29a      	uxth	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e46:	b2da      	uxtb	r2, r3
 8002e48:	8979      	ldrh	r1, [r7, #10]
 8002e4a:	4b4a      	ldr	r3, [pc, #296]	; (8002f74 <HAL_I2C_Mem_Read+0x22c>)
 8002e4c:	9300      	str	r3, [sp, #0]
 8002e4e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f000 fc0e 	bl	8003674 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	9300      	str	r3, [sp, #0]
 8002e5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e5e:	2200      	movs	r2, #0
 8002e60:	2104      	movs	r1, #4
 8002e62:	68f8      	ldr	r0, [r7, #12]
 8002e64:	f000 fa5e 	bl	8003324 <I2C_WaitOnFlagUntilTimeout>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d001      	beq.n	8002e72 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e07c      	b.n	8002f6c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7c:	b2d2      	uxtb	r2, r2
 8002e7e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e84:	1c5a      	adds	r2, r3, #1
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e8e:	3b01      	subs	r3, #1
 8002e90:	b29a      	uxth	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea8:	b29b      	uxth	r3, r3
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d034      	beq.n	8002f18 <HAL_I2C_Mem_Read+0x1d0>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d130      	bne.n	8002f18 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	2180      	movs	r1, #128	; 0x80
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 fa2f 	bl	8003324 <I2C_WaitOnFlagUntilTimeout>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d001      	beq.n	8002ed0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e04d      	b.n	8002f6c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed4:	b29b      	uxth	r3, r3
 8002ed6:	2bff      	cmp	r3, #255	; 0xff
 8002ed8:	d90e      	bls.n	8002ef8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	22ff      	movs	r2, #255	; 0xff
 8002ede:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee4:	b2da      	uxtb	r2, r3
 8002ee6:	8979      	ldrh	r1, [r7, #10]
 8002ee8:	2300      	movs	r3, #0
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ef0:	68f8      	ldr	r0, [r7, #12]
 8002ef2:	f000 fbbf 	bl	8003674 <I2C_TransferConfig>
 8002ef6:	e00f      	b.n	8002f18 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f06:	b2da      	uxtb	r2, r3
 8002f08:	8979      	ldrh	r1, [r7, #10]
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002f12:	68f8      	ldr	r0, [r7, #12]
 8002f14:	f000 fbae 	bl	8003674 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d19a      	bne.n	8002e58 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f22:	697a      	ldr	r2, [r7, #20]
 8002f24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f26:	68f8      	ldr	r0, [r7, #12]
 8002f28:	f000 fa7c 	bl	8003424 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e01a      	b.n	8002f6c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6859      	ldr	r1, [r3, #4]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	4b0b      	ldr	r3, [pc, #44]	; (8002f78 <HAL_I2C_Mem_Read+0x230>)
 8002f4a:	400b      	ands	r3, r1
 8002f4c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2220      	movs	r2, #32
 8002f52:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002f66:	2300      	movs	r3, #0
 8002f68:	e000      	b.n	8002f6c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002f6a:	2302      	movs	r3, #2
  }
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	80002400 	.word	0x80002400
 8002f78:	fe00e800 	.word	0xfe00e800

08002f7c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b08a      	sub	sp, #40	; 0x28
 8002f80:	af02      	add	r7, sp, #8
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	607a      	str	r2, [r7, #4]
 8002f86:	603b      	str	r3, [r7, #0]
 8002f88:	460b      	mov	r3, r1
 8002f8a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	2b20      	cmp	r3, #32
 8002f9a:	f040 80ef 	bne.w	800317c <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fac:	d101      	bne.n	8002fb2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002fae:	2302      	movs	r3, #2
 8002fb0:	e0e5      	b.n	800317e <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d101      	bne.n	8002fc0 <HAL_I2C_IsDeviceReady+0x44>
 8002fbc:	2302      	movs	r3, #2
 8002fbe:	e0de      	b.n	800317e <HAL_I2C_IsDeviceReady+0x202>
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	2224      	movs	r2, #36	; 0x24
 8002fcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d105      	bne.n	8002fea <HAL_I2C_IsDeviceReady+0x6e>
 8002fde:	897b      	ldrh	r3, [r7, #10]
 8002fe0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002fe4:	4b68      	ldr	r3, [pc, #416]	; (8003188 <HAL_I2C_IsDeviceReady+0x20c>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	e004      	b.n	8002ff4 <HAL_I2C_IsDeviceReady+0x78>
 8002fea:	897b      	ldrh	r3, [r7, #10]
 8002fec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ff0:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002ff4:	68fa      	ldr	r2, [r7, #12]
 8002ff6:	6812      	ldr	r2, [r2, #0]
 8002ff8:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002ffa:	f7ff f9a3 	bl	8002344 <HAL_GetTick>
 8002ffe:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	699b      	ldr	r3, [r3, #24]
 8003006:	f003 0320 	and.w	r3, r3, #32
 800300a:	2b20      	cmp	r3, #32
 800300c:	bf0c      	ite	eq
 800300e:	2301      	moveq	r3, #1
 8003010:	2300      	movne	r3, #0
 8003012:	b2db      	uxtb	r3, r3
 8003014:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	699b      	ldr	r3, [r3, #24]
 800301c:	f003 0310 	and.w	r3, r3, #16
 8003020:	2b10      	cmp	r3, #16
 8003022:	bf0c      	ite	eq
 8003024:	2301      	moveq	r3, #1
 8003026:	2300      	movne	r3, #0
 8003028:	b2db      	uxtb	r3, r3
 800302a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800302c:	e034      	b.n	8003098 <HAL_I2C_IsDeviceReady+0x11c>
      {
        if (Timeout != HAL_MAX_DELAY)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003034:	d01a      	beq.n	800306c <HAL_I2C_IsDeviceReady+0xf0>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003036:	f7ff f985 	bl	8002344 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	429a      	cmp	r2, r3
 8003044:	d302      	bcc.n	800304c <HAL_I2C_IsDeviceReady+0xd0>
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	2b00      	cmp	r3, #0
 800304a:	d10f      	bne.n	800306c <HAL_I2C_IsDeviceReady+0xf0>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	2220      	movs	r2, #32
 8003050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003058:	f043 0220 	orr.w	r2, r3, #32
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	e088      	b.n	800317e <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	f003 0320 	and.w	r3, r3, #32
 8003076:	2b20      	cmp	r3, #32
 8003078:	bf0c      	ite	eq
 800307a:	2301      	moveq	r3, #1
 800307c:	2300      	movne	r3, #0
 800307e:	b2db      	uxtb	r3, r3
 8003080:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	f003 0310 	and.w	r3, r3, #16
 800308c:	2b10      	cmp	r3, #16
 800308e:	bf0c      	ite	eq
 8003090:	2301      	moveq	r3, #1
 8003092:	2300      	movne	r3, #0
 8003094:	b2db      	uxtb	r3, r3
 8003096:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003098:	7ffb      	ldrb	r3, [r7, #31]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d102      	bne.n	80030a4 <HAL_I2C_IsDeviceReady+0x128>
 800309e:	7fbb      	ldrb	r3, [r7, #30]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0c4      	beq.n	800302e <HAL_I2C_IsDeviceReady+0xb2>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	f003 0310 	and.w	r3, r3, #16
 80030ae:	2b10      	cmp	r3, #16
 80030b0:	d01a      	beq.n	80030e8 <HAL_I2C_IsDeviceReady+0x16c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	9300      	str	r3, [sp, #0]
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	2200      	movs	r2, #0
 80030ba:	2120      	movs	r1, #32
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 f931 	bl	8003324 <I2C_WaitOnFlagUntilTimeout>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d001      	beq.n	80030cc <HAL_I2C_IsDeviceReady+0x150>
        {
          return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e058      	b.n	800317e <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2220      	movs	r2, #32
 80030d2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2220      	movs	r2, #32
 80030d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 80030e4:	2300      	movs	r3, #0
 80030e6:	e04a      	b.n	800317e <HAL_I2C_IsDeviceReady+0x202>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	2200      	movs	r2, #0
 80030f0:	2120      	movs	r1, #32
 80030f2:	68f8      	ldr	r0, [r7, #12]
 80030f4:	f000 f916 	bl	8003324 <I2C_WaitOnFlagUntilTimeout>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d001      	beq.n	8003102 <HAL_I2C_IsDeviceReady+0x186>
        {
          return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e03d      	b.n	800317e <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2210      	movs	r2, #16
 8003108:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2220      	movs	r2, #32
 8003110:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	429a      	cmp	r2, r3
 8003118:	d118      	bne.n	800314c <HAL_I2C_IsDeviceReady+0x1d0>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003128:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	9300      	str	r3, [sp, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	2200      	movs	r2, #0
 8003132:	2120      	movs	r1, #32
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f000 f8f5 	bl	8003324 <I2C_WaitOnFlagUntilTimeout>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d001      	beq.n	8003144 <HAL_I2C_IsDeviceReady+0x1c8>
        {
          return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e01c      	b.n	800317e <HAL_I2C_IsDeviceReady+0x202>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	2220      	movs	r2, #32
 800314a:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	3301      	adds	r3, #1
 8003150:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	429a      	cmp	r2, r3
 8003158:	f63f af3d 	bhi.w	8002fd6 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2220      	movs	r2, #32
 8003160:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003168:	f043 0220 	orr.w	r2, r3, #32
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e000      	b.n	800317e <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 800317c:	2302      	movs	r3, #2
  }
}
 800317e:	4618      	mov	r0, r3
 8003180:	3720      	adds	r7, #32
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	02002000 	.word	0x02002000

0800318c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af02      	add	r7, sp, #8
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	4608      	mov	r0, r1
 8003196:	4611      	mov	r1, r2
 8003198:	461a      	mov	r2, r3
 800319a:	4603      	mov	r3, r0
 800319c:	817b      	strh	r3, [r7, #10]
 800319e:	460b      	mov	r3, r1
 80031a0:	813b      	strh	r3, [r7, #8]
 80031a2:	4613      	mov	r3, r2
 80031a4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	8979      	ldrh	r1, [r7, #10]
 80031ac:	4b20      	ldr	r3, [pc, #128]	; (8003230 <I2C_RequestMemoryWrite+0xa4>)
 80031ae:	9300      	str	r3, [sp, #0]
 80031b0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f000 fa5d 	bl	8003674 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031ba:	69fa      	ldr	r2, [r7, #28]
 80031bc:	69b9      	ldr	r1, [r7, #24]
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 f8f0 	bl	80033a4 <I2C_WaitOnTXISFlagUntilTimeout>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e02c      	b.n	8003228 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80031ce:	88fb      	ldrh	r3, [r7, #6]
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d105      	bne.n	80031e0 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80031d4:	893b      	ldrh	r3, [r7, #8]
 80031d6:	b2da      	uxtb	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	629a      	str	r2, [r3, #40]	; 0x28
 80031de:	e015      	b.n	800320c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80031e0:	893b      	ldrh	r3, [r7, #8]
 80031e2:	0a1b      	lsrs	r3, r3, #8
 80031e4:	b29b      	uxth	r3, r3
 80031e6:	b2da      	uxtb	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031ee:	69fa      	ldr	r2, [r7, #28]
 80031f0:	69b9      	ldr	r1, [r7, #24]
 80031f2:	68f8      	ldr	r0, [r7, #12]
 80031f4:	f000 f8d6 	bl	80033a4 <I2C_WaitOnTXISFlagUntilTimeout>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d001      	beq.n	8003202 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e012      	b.n	8003228 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003202:	893b      	ldrh	r3, [r7, #8]
 8003204:	b2da      	uxtb	r2, r3
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	9300      	str	r3, [sp, #0]
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	2200      	movs	r2, #0
 8003214:	2180      	movs	r1, #128	; 0x80
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f000 f884 	bl	8003324 <I2C_WaitOnFlagUntilTimeout>
 800321c:	4603      	mov	r3, r0
 800321e:	2b00      	cmp	r3, #0
 8003220:	d001      	beq.n	8003226 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003222:	2301      	movs	r3, #1
 8003224:	e000      	b.n	8003228 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3710      	adds	r7, #16
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}
 8003230:	80002000 	.word	0x80002000

08003234 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b086      	sub	sp, #24
 8003238:	af02      	add	r7, sp, #8
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	4608      	mov	r0, r1
 800323e:	4611      	mov	r1, r2
 8003240:	461a      	mov	r2, r3
 8003242:	4603      	mov	r3, r0
 8003244:	817b      	strh	r3, [r7, #10]
 8003246:	460b      	mov	r3, r1
 8003248:	813b      	strh	r3, [r7, #8]
 800324a:	4613      	mov	r3, r2
 800324c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800324e:	88fb      	ldrh	r3, [r7, #6]
 8003250:	b2da      	uxtb	r2, r3
 8003252:	8979      	ldrh	r1, [r7, #10]
 8003254:	4b20      	ldr	r3, [pc, #128]	; (80032d8 <I2C_RequestMemoryRead+0xa4>)
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	2300      	movs	r3, #0
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f000 fa0a 	bl	8003674 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003260:	69fa      	ldr	r2, [r7, #28]
 8003262:	69b9      	ldr	r1, [r7, #24]
 8003264:	68f8      	ldr	r0, [r7, #12]
 8003266:	f000 f89d 	bl	80033a4 <I2C_WaitOnTXISFlagUntilTimeout>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d001      	beq.n	8003274 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e02c      	b.n	80032ce <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003274:	88fb      	ldrh	r3, [r7, #6]
 8003276:	2b01      	cmp	r3, #1
 8003278:	d105      	bne.n	8003286 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800327a:	893b      	ldrh	r3, [r7, #8]
 800327c:	b2da      	uxtb	r2, r3
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	629a      	str	r2, [r3, #40]	; 0x28
 8003284:	e015      	b.n	80032b2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003286:	893b      	ldrh	r3, [r7, #8]
 8003288:	0a1b      	lsrs	r3, r3, #8
 800328a:	b29b      	uxth	r3, r3
 800328c:	b2da      	uxtb	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003294:	69fa      	ldr	r2, [r7, #28]
 8003296:	69b9      	ldr	r1, [r7, #24]
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 f883 	bl	80033a4 <I2C_WaitOnTXISFlagUntilTimeout>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	e012      	b.n	80032ce <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032a8:	893b      	ldrh	r3, [r7, #8]
 80032aa:	b2da      	uxtb	r2, r3
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	69bb      	ldr	r3, [r7, #24]
 80032b8:	2200      	movs	r2, #0
 80032ba:	2140      	movs	r1, #64	; 0x40
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 f831 	bl	8003324 <I2C_WaitOnFlagUntilTimeout>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d001      	beq.n	80032cc <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80032c8:	2301      	movs	r3, #1
 80032ca:	e000      	b.n	80032ce <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	80002000 	.word	0x80002000

080032dc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d103      	bne.n	80032fa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	2200      	movs	r2, #0
 80032f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	699b      	ldr	r3, [r3, #24]
 8003300:	f003 0301 	and.w	r3, r3, #1
 8003304:	2b01      	cmp	r3, #1
 8003306:	d007      	beq.n	8003318 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	699a      	ldr	r2, [r3, #24]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f042 0201 	orr.w	r2, r2, #1
 8003316:	619a      	str	r2, [r3, #24]
  }
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	603b      	str	r3, [r7, #0]
 8003330:	4613      	mov	r3, r2
 8003332:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003334:	e022      	b.n	800337c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	f1b3 3fff 	cmp.w	r3, #4294967295
 800333c:	d01e      	beq.n	800337c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800333e:	f7ff f801 	bl	8002344 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	683a      	ldr	r2, [r7, #0]
 800334a:	429a      	cmp	r2, r3
 800334c:	d302      	bcc.n	8003354 <I2C_WaitOnFlagUntilTimeout+0x30>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d113      	bne.n	800337c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003358:	f043 0220 	orr.w	r2, r3, #32
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2220      	movs	r2, #32
 8003364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e00f      	b.n	800339c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	699a      	ldr	r2, [r3, #24]
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	68ba      	ldr	r2, [r7, #8]
 8003388:	429a      	cmp	r2, r3
 800338a:	bf0c      	ite	eq
 800338c:	2301      	moveq	r3, #1
 800338e:	2300      	movne	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	461a      	mov	r2, r3
 8003394:	79fb      	ldrb	r3, [r7, #7]
 8003396:	429a      	cmp	r2, r3
 8003398:	d0cd      	beq.n	8003336 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800339a:	2300      	movs	r3, #0
}
 800339c:	4618      	mov	r0, r3
 800339e:	3710      	adds	r7, #16
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80033b0:	e02c      	b.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	68b9      	ldr	r1, [r7, #8]
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f000 f870 	bl	800349c <I2C_IsErrorOccurred>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e02a      	b.n	800341c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033cc:	d01e      	beq.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ce:	f7fe ffb9 	bl	8002344 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d302      	bcc.n	80033e4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d113      	bne.n	800340c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e8:	f043 0220 	orr.w	r2, r3, #32
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	2220      	movs	r2, #32
 80033f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2200      	movs	r2, #0
 80033fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e007      	b.n	800341c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b02      	cmp	r3, #2
 8003418:	d1cb      	bne.n	80033b2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800341a:	2300      	movs	r3, #0
}
 800341c:	4618      	mov	r0, r3
 800341e:	3710      	adds	r7, #16
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}

08003424 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003430:	e028      	b.n	8003484 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003432:	687a      	ldr	r2, [r7, #4]
 8003434:	68b9      	ldr	r1, [r7, #8]
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f000 f830 	bl	800349c <I2C_IsErrorOccurred>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e026      	b.n	8003494 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003446:	f7fe ff7d 	bl	8002344 <HAL_GetTick>
 800344a:	4602      	mov	r2, r0
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	1ad3      	subs	r3, r2, r3
 8003450:	68ba      	ldr	r2, [r7, #8]
 8003452:	429a      	cmp	r2, r3
 8003454:	d302      	bcc.n	800345c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d113      	bne.n	8003484 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003460:	f043 0220 	orr.w	r2, r3, #32
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	2200      	movs	r2, #0
 800347c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e007      	b.n	8003494 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	f003 0320 	and.w	r3, r3, #32
 800348e:	2b20      	cmp	r3, #32
 8003490:	d1cf      	bne.n	8003432 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3710      	adds	r7, #16
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b08a      	sub	sp, #40	; 0x28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034a8:	2300      	movs	r3, #0
 80034aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80034b6:	2300      	movs	r3, #0
 80034b8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	f003 0310 	and.w	r3, r3, #16
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d075      	beq.n	80035b4 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2210      	movs	r2, #16
 80034ce:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80034d0:	e056      	b.n	8003580 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d8:	d052      	beq.n	8003580 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034da:	f7fe ff33 	bl	8002344 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	1ad3      	subs	r3, r2, r3
 80034e4:	68ba      	ldr	r2, [r7, #8]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d302      	bcc.n	80034f0 <I2C_IsErrorOccurred+0x54>
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d147      	bne.n	8003580 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80034fa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003502:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800350e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003512:	d12e      	bne.n	8003572 <I2C_IsErrorOccurred+0xd6>
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800351a:	d02a      	beq.n	8003572 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800351c:	7cfb      	ldrb	r3, [r7, #19]
 800351e:	2b20      	cmp	r3, #32
 8003520:	d027      	beq.n	8003572 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003530:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003532:	f7fe ff07 	bl	8002344 <HAL_GetTick>
 8003536:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003538:	e01b      	b.n	8003572 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800353a:	f7fe ff03 	bl	8002344 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	2b19      	cmp	r3, #25
 8003546:	d914      	bls.n	8003572 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800354c:	f043 0220 	orr.w	r2, r3, #32
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2220      	movs	r2, #32
 8003558:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2200      	movs	r2, #0
 8003560:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	2200      	movs	r2, #0
 8003568:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 800356c:	2301      	movs	r3, #1
 800356e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	699b      	ldr	r3, [r3, #24]
 8003578:	f003 0320 	and.w	r3, r3, #32
 800357c:	2b20      	cmp	r3, #32
 800357e:	d1dc      	bne.n	800353a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	699b      	ldr	r3, [r3, #24]
 8003586:	f003 0320 	and.w	r3, r3, #32
 800358a:	2b20      	cmp	r3, #32
 800358c:	d003      	beq.n	8003596 <I2C_IsErrorOccurred+0xfa>
 800358e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003592:	2b00      	cmp	r3, #0
 8003594:	d09d      	beq.n	80034d2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003596:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800359a:	2b00      	cmp	r3, #0
 800359c:	d103      	bne.n	80035a6 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2220      	movs	r2, #32
 80035a4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80035a6:	6a3b      	ldr	r3, [r7, #32]
 80035a8:	f043 0304 	orr.w	r3, r3, #4
 80035ac:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00b      	beq.n	80035de <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80035c6:	6a3b      	ldr	r3, [r7, #32]
 80035c8:	f043 0301 	orr.w	r3, r3, #1
 80035cc:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80035d6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00b      	beq.n	8003600 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80035e8:	6a3b      	ldr	r3, [r7, #32]
 80035ea:	f043 0308 	orr.w	r3, r3, #8
 80035ee:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80035f8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003600:	69bb      	ldr	r3, [r7, #24]
 8003602:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00b      	beq.n	8003622 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800360a:	6a3b      	ldr	r3, [r7, #32]
 800360c:	f043 0302 	orr.w	r3, r3, #2
 8003610:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f44f 7200 	mov.w	r2, #512	; 0x200
 800361a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003622:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003626:	2b00      	cmp	r3, #0
 8003628:	d01c      	beq.n	8003664 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f7ff fe56 	bl	80032dc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6859      	ldr	r1, [r3, #4]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	4b0d      	ldr	r3, [pc, #52]	; (8003670 <I2C_IsErrorOccurred+0x1d4>)
 800363c:	400b      	ands	r3, r1
 800363e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003644:	6a3b      	ldr	r3, [r7, #32]
 8003646:	431a      	orrs	r2, r3
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2220      	movs	r2, #32
 8003650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003664:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003668:	4618      	mov	r0, r3
 800366a:	3728      	adds	r7, #40	; 0x28
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}
 8003670:	fe00e800 	.word	0xfe00e800

08003674 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003674:	b480      	push	{r7}
 8003676:	b087      	sub	sp, #28
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	607b      	str	r3, [r7, #4]
 800367e:	460b      	mov	r3, r1
 8003680:	817b      	strh	r3, [r7, #10]
 8003682:	4613      	mov	r3, r2
 8003684:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003686:	897b      	ldrh	r3, [r7, #10]
 8003688:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800368c:	7a7b      	ldrb	r3, [r7, #9]
 800368e:	041b      	lsls	r3, r3, #16
 8003690:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003694:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800369a:	6a3b      	ldr	r3, [r7, #32]
 800369c:	4313      	orrs	r3, r2
 800369e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80036a2:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	685a      	ldr	r2, [r3, #4]
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	0d5b      	lsrs	r3, r3, #21
 80036ae:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80036b2:	4b08      	ldr	r3, [pc, #32]	; (80036d4 <I2C_TransferConfig+0x60>)
 80036b4:	430b      	orrs	r3, r1
 80036b6:	43db      	mvns	r3, r3
 80036b8:	ea02 0103 	and.w	r1, r2, r3
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	697a      	ldr	r2, [r7, #20]
 80036c2:	430a      	orrs	r2, r1
 80036c4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80036c6:	bf00      	nop
 80036c8:	371c      	adds	r7, #28
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	03ff63ff 	.word	0x03ff63ff

080036d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b20      	cmp	r3, #32
 80036ec:	d138      	bne.n	8003760 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d101      	bne.n	80036fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80036f8:	2302      	movs	r3, #2
 80036fa:	e032      	b.n	8003762 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2224      	movs	r2, #36	; 0x24
 8003708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f022 0201 	bic.w	r2, r2, #1
 800371a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	681a      	ldr	r2, [r3, #0]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800372a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6819      	ldr	r1, [r3, #0]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	430a      	orrs	r2, r1
 800373a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f042 0201 	orr.w	r2, r2, #1
 800374a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2220      	movs	r2, #32
 8003750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2200      	movs	r2, #0
 8003758:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800375c:	2300      	movs	r3, #0
 800375e:	e000      	b.n	8003762 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003760:	2302      	movs	r3, #2
  }
}
 8003762:	4618      	mov	r0, r3
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800376e:	b480      	push	{r7}
 8003770:	b085      	sub	sp, #20
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
 8003776:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800377e:	b2db      	uxtb	r3, r3
 8003780:	2b20      	cmp	r3, #32
 8003782:	d139      	bne.n	80037f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800378a:	2b01      	cmp	r3, #1
 800378c:	d101      	bne.n	8003792 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800378e:	2302      	movs	r3, #2
 8003790:	e033      	b.n	80037fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2224      	movs	r2, #36	; 0x24
 800379e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 0201 	bic.w	r2, r2, #1
 80037b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80037c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	021b      	lsls	r3, r3, #8
 80037c6:	68fa      	ldr	r2, [r7, #12]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	68fa      	ldr	r2, [r7, #12]
 80037d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681a      	ldr	r2, [r3, #0]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f042 0201 	orr.w	r2, r2, #1
 80037e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2220      	movs	r2, #32
 80037e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80037f4:	2300      	movs	r3, #0
 80037f6:	e000      	b.n	80037fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80037f8:	2302      	movs	r3, #2
  }
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3714      	adds	r7, #20
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
	...

08003808 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003810:	4b29      	ldr	r3, [pc, #164]	; (80038b8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	f003 0307 	and.w	r3, r3, #7
 8003818:	2b06      	cmp	r3, #6
 800381a:	d00a      	beq.n	8003832 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800381c:	4b26      	ldr	r3, [pc, #152]	; (80038b8 <HAL_PWREx_ConfigSupply+0xb0>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	429a      	cmp	r2, r3
 8003828:	d001      	beq.n	800382e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e040      	b.n	80038b0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800382e:	2300      	movs	r3, #0
 8003830:	e03e      	b.n	80038b0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003832:	4b21      	ldr	r3, [pc, #132]	; (80038b8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003834:	68db      	ldr	r3, [r3, #12]
 8003836:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800383a:	491f      	ldr	r1, [pc, #124]	; (80038b8 <HAL_PWREx_ConfigSupply+0xb0>)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4313      	orrs	r3, r2
 8003840:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003842:	f7fe fd7f 	bl	8002344 <HAL_GetTick>
 8003846:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003848:	e009      	b.n	800385e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800384a:	f7fe fd7b 	bl	8002344 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003858:	d901      	bls.n	800385e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800385a:	2301      	movs	r3, #1
 800385c:	e028      	b.n	80038b0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800385e:	4b16      	ldr	r3, [pc, #88]	; (80038b8 <HAL_PWREx_ConfigSupply+0xb0>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003866:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800386a:	d1ee      	bne.n	800384a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2b1e      	cmp	r3, #30
 8003870:	d008      	beq.n	8003884 <HAL_PWREx_ConfigSupply+0x7c>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2b2e      	cmp	r3, #46	; 0x2e
 8003876:	d005      	beq.n	8003884 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b1d      	cmp	r3, #29
 800387c:	d002      	beq.n	8003884 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2b2d      	cmp	r3, #45	; 0x2d
 8003882:	d114      	bne.n	80038ae <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8003884:	f7fe fd5e 	bl	8002344 <HAL_GetTick>
 8003888:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800388a:	e009      	b.n	80038a0 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800388c:	f7fe fd5a 	bl	8002344 <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800389a:	d901      	bls.n	80038a0 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e007      	b.n	80038b0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80038a0:	4b05      	ldr	r3, [pc, #20]	; (80038b8 <HAL_PWREx_ConfigSupply+0xb0>)
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ac:	d1ee      	bne.n	800388c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3710      	adds	r7, #16
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	58024800 	.word	0x58024800

080038bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b08c      	sub	sp, #48	; 0x30
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d102      	bne.n	80038d0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	f000 bc1d 	b.w	800410a <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 8087 	beq.w	80039ec <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038de:	4b99      	ldr	r3, [pc, #612]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80038e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80038e8:	4b96      	ldr	r3, [pc, #600]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 80038ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038ec:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80038ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038f0:	2b10      	cmp	r3, #16
 80038f2:	d007      	beq.n	8003904 <HAL_RCC_OscConfig+0x48>
 80038f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038f6:	2b18      	cmp	r3, #24
 80038f8:	d110      	bne.n	800391c <HAL_RCC_OscConfig+0x60>
 80038fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038fc:	f003 0303 	and.w	r3, r3, #3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d10b      	bne.n	800391c <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003904:	4b8f      	ldr	r3, [pc, #572]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800390c:	2b00      	cmp	r3, #0
 800390e:	d06c      	beq.n	80039ea <HAL_RCC_OscConfig+0x12e>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d168      	bne.n	80039ea <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e3f6      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003924:	d106      	bne.n	8003934 <HAL_RCC_OscConfig+0x78>
 8003926:	4b87      	ldr	r3, [pc, #540]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a86      	ldr	r2, [pc, #536]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 800392c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003930:	6013      	str	r3, [r2, #0]
 8003932:	e02e      	b.n	8003992 <HAL_RCC_OscConfig+0xd6>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d10c      	bne.n	8003956 <HAL_RCC_OscConfig+0x9a>
 800393c:	4b81      	ldr	r3, [pc, #516]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a80      	ldr	r2, [pc, #512]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003942:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003946:	6013      	str	r3, [r2, #0]
 8003948:	4b7e      	ldr	r3, [pc, #504]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a7d      	ldr	r2, [pc, #500]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 800394e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003952:	6013      	str	r3, [r2, #0]
 8003954:	e01d      	b.n	8003992 <HAL_RCC_OscConfig+0xd6>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800395e:	d10c      	bne.n	800397a <HAL_RCC_OscConfig+0xbe>
 8003960:	4b78      	ldr	r3, [pc, #480]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a77      	ldr	r2, [pc, #476]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003966:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800396a:	6013      	str	r3, [r2, #0]
 800396c:	4b75      	ldr	r3, [pc, #468]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a74      	ldr	r2, [pc, #464]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003972:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003976:	6013      	str	r3, [r2, #0]
 8003978:	e00b      	b.n	8003992 <HAL_RCC_OscConfig+0xd6>
 800397a:	4b72      	ldr	r3, [pc, #456]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4a71      	ldr	r2, [pc, #452]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003980:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003984:	6013      	str	r3, [r2, #0]
 8003986:	4b6f      	ldr	r3, [pc, #444]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a6e      	ldr	r2, [pc, #440]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 800398c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003990:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d013      	beq.n	80039c2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800399a:	f7fe fcd3 	bl	8002344 <HAL_GetTick>
 800399e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039a0:	e008      	b.n	80039b4 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039a2:	f7fe fccf 	bl	8002344 <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b64      	cmp	r3, #100	; 0x64
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e3aa      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039b4:	4b63      	ldr	r3, [pc, #396]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d0f0      	beq.n	80039a2 <HAL_RCC_OscConfig+0xe6>
 80039c0:	e014      	b.n	80039ec <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c2:	f7fe fcbf 	bl	8002344 <HAL_GetTick>
 80039c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80039c8:	e008      	b.n	80039dc <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039ca:	f7fe fcbb 	bl	8002344 <HAL_GetTick>
 80039ce:	4602      	mov	r2, r0
 80039d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d2:	1ad3      	subs	r3, r2, r3
 80039d4:	2b64      	cmp	r3, #100	; 0x64
 80039d6:	d901      	bls.n	80039dc <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e396      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80039dc:	4b59      	ldr	r3, [pc, #356]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d1f0      	bne.n	80039ca <HAL_RCC_OscConfig+0x10e>
 80039e8:	e000      	b.n	80039ec <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039ea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 80cb 	beq.w	8003b90 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039fa:	4b52      	ldr	r3, [pc, #328]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003a02:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a04:	4b4f      	ldr	r3, [pc, #316]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a08:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003a0a:	6a3b      	ldr	r3, [r7, #32]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d007      	beq.n	8003a20 <HAL_RCC_OscConfig+0x164>
 8003a10:	6a3b      	ldr	r3, [r7, #32]
 8003a12:	2b18      	cmp	r3, #24
 8003a14:	d156      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x208>
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	f003 0303 	and.w	r3, r3, #3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d151      	bne.n	8003ac4 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a20:	4b48      	ldr	r3, [pc, #288]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f003 0304 	and.w	r3, r3, #4
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d005      	beq.n	8003a38 <HAL_RCC_OscConfig+0x17c>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d101      	bne.n	8003a38 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e368      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003a38:	4b42      	ldr	r3, [pc, #264]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f023 0219 	bic.w	r2, r3, #25
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	493f      	ldr	r1, [pc, #252]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003a4a:	f7fe fc7b 	bl	8002344 <HAL_GetTick>
 8003a4e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a50:	e008      	b.n	8003a64 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a52:	f7fe fc77 	bl	8002344 <HAL_GetTick>
 8003a56:	4602      	mov	r2, r0
 8003a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5a:	1ad3      	subs	r3, r2, r3
 8003a5c:	2b02      	cmp	r3, #2
 8003a5e:	d901      	bls.n	8003a64 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e352      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a64:	4b37      	ldr	r3, [pc, #220]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0304 	and.w	r3, r3, #4
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d0f0      	beq.n	8003a52 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a70:	f7fe fc98 	bl	80023a4 <HAL_GetREVID>
 8003a74:	4603      	mov	r3, r0
 8003a76:	f241 0203 	movw	r2, #4099	; 0x1003
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d817      	bhi.n	8003aae <HAL_RCC_OscConfig+0x1f2>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	691b      	ldr	r3, [r3, #16]
 8003a82:	2b40      	cmp	r3, #64	; 0x40
 8003a84:	d108      	bne.n	8003a98 <HAL_RCC_OscConfig+0x1dc>
 8003a86:	4b2f      	ldr	r3, [pc, #188]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003a8e:	4a2d      	ldr	r2, [pc, #180]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003a90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a94:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a96:	e07b      	b.n	8003b90 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a98:	4b2a      	ldr	r3, [pc, #168]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	031b      	lsls	r3, r3, #12
 8003aa6:	4927      	ldr	r1, [pc, #156]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003aac:	e070      	b.n	8003b90 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aae:	4b25      	ldr	r3, [pc, #148]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	061b      	lsls	r3, r3, #24
 8003abc:	4921      	ldr	r1, [pc, #132]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ac2:	e065      	b.n	8003b90 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d048      	beq.n	8003b5e <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003acc:	4b1d      	ldr	r3, [pc, #116]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f023 0219 	bic.w	r2, r3, #25
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	68db      	ldr	r3, [r3, #12]
 8003ad8:	491a      	ldr	r1, [pc, #104]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ade:	f7fe fc31 	bl	8002344 <HAL_GetTick>
 8003ae2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ae4:	e008      	b.n	8003af8 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ae6:	f7fe fc2d 	bl	8002344 <HAL_GetTick>
 8003aea:	4602      	mov	r2, r0
 8003aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e308      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003af8:	4b12      	ldr	r3, [pc, #72]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0304 	and.w	r3, r3, #4
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0f0      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b04:	f7fe fc4e 	bl	80023a4 <HAL_GetREVID>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	f241 0203 	movw	r2, #4099	; 0x1003
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d81a      	bhi.n	8003b48 <HAL_RCC_OscConfig+0x28c>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	2b40      	cmp	r3, #64	; 0x40
 8003b18:	d108      	bne.n	8003b2c <HAL_RCC_OscConfig+0x270>
 8003b1a:	4b0a      	ldr	r3, [pc, #40]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003b22:	4a08      	ldr	r2, [pc, #32]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003b24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b28:	6053      	str	r3, [r2, #4]
 8003b2a:	e031      	b.n	8003b90 <HAL_RCC_OscConfig+0x2d4>
 8003b2c:	4b05      	ldr	r3, [pc, #20]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	031b      	lsls	r3, r3, #12
 8003b3a:	4902      	ldr	r1, [pc, #8]	; (8003b44 <HAL_RCC_OscConfig+0x288>)
 8003b3c:	4313      	orrs	r3, r2
 8003b3e:	604b      	str	r3, [r1, #4]
 8003b40:	e026      	b.n	8003b90 <HAL_RCC_OscConfig+0x2d4>
 8003b42:	bf00      	nop
 8003b44:	58024400 	.word	0x58024400
 8003b48:	4b9a      	ldr	r3, [pc, #616]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	061b      	lsls	r3, r3, #24
 8003b56:	4997      	ldr	r1, [pc, #604]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	604b      	str	r3, [r1, #4]
 8003b5c:	e018      	b.n	8003b90 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b5e:	4b95      	ldr	r3, [pc, #596]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a94      	ldr	r2, [pc, #592]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003b64:	f023 0301 	bic.w	r3, r3, #1
 8003b68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b6a:	f7fe fbeb 	bl	8002344 <HAL_GetTick>
 8003b6e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b70:	e008      	b.n	8003b84 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b72:	f7fe fbe7 	bl	8002344 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d901      	bls.n	8003b84 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e2c2      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b84:	4b8b      	ldr	r3, [pc, #556]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0304 	and.w	r3, r3, #4
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1f0      	bne.n	8003b72 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0310 	and.w	r3, r3, #16
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 80a9 	beq.w	8003cf0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b9e:	4b85      	ldr	r3, [pc, #532]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003ba6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003ba8:	4b82      	ldr	r3, [pc, #520]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bac:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	2b08      	cmp	r3, #8
 8003bb2:	d007      	beq.n	8003bc4 <HAL_RCC_OscConfig+0x308>
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	2b18      	cmp	r3, #24
 8003bb8:	d13a      	bne.n	8003c30 <HAL_RCC_OscConfig+0x374>
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d135      	bne.n	8003c30 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003bc4:	4b7b      	ldr	r3, [pc, #492]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d005      	beq.n	8003bdc <HAL_RCC_OscConfig+0x320>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	69db      	ldr	r3, [r3, #28]
 8003bd4:	2b80      	cmp	r3, #128	; 0x80
 8003bd6:	d001      	beq.n	8003bdc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e296      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003bdc:	f7fe fbe2 	bl	80023a4 <HAL_GetREVID>
 8003be0:	4603      	mov	r3, r0
 8003be2:	f241 0203 	movw	r2, #4099	; 0x1003
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d817      	bhi.n	8003c1a <HAL_RCC_OscConfig+0x35e>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	2b20      	cmp	r3, #32
 8003bf0:	d108      	bne.n	8003c04 <HAL_RCC_OscConfig+0x348>
 8003bf2:	4b70      	ldr	r3, [pc, #448]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003bfa:	4a6e      	ldr	r2, [pc, #440]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003bfc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003c00:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003c02:	e075      	b.n	8003cf0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003c04:	4b6b      	ldr	r3, [pc, #428]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003c06:	685b      	ldr	r3, [r3, #4]
 8003c08:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6a1b      	ldr	r3, [r3, #32]
 8003c10:	069b      	lsls	r3, r3, #26
 8003c12:	4968      	ldr	r1, [pc, #416]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003c14:	4313      	orrs	r3, r2
 8003c16:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003c18:	e06a      	b.n	8003cf0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003c1a:	4b66      	ldr	r3, [pc, #408]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003c1c:	68db      	ldr	r3, [r3, #12]
 8003c1e:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a1b      	ldr	r3, [r3, #32]
 8003c26:	061b      	lsls	r3, r3, #24
 8003c28:	4962      	ldr	r1, [pc, #392]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003c2e:	e05f      	b.n	8003cf0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	69db      	ldr	r3, [r3, #28]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d042      	beq.n	8003cbe <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003c38:	4b5e      	ldr	r3, [pc, #376]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a5d      	ldr	r2, [pc, #372]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003c3e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003c42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c44:	f7fe fb7e 	bl	8002344 <HAL_GetTick>
 8003c48:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c4a:	e008      	b.n	8003c5e <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003c4c:	f7fe fb7a 	bl	8002344 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	2b02      	cmp	r3, #2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e255      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003c5e:	4b55      	ldr	r3, [pc, #340]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d0f0      	beq.n	8003c4c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003c6a:	f7fe fb9b 	bl	80023a4 <HAL_GetREVID>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	f241 0203 	movw	r2, #4099	; 0x1003
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d817      	bhi.n	8003ca8 <HAL_RCC_OscConfig+0x3ec>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	2b20      	cmp	r3, #32
 8003c7e:	d108      	bne.n	8003c92 <HAL_RCC_OscConfig+0x3d6>
 8003c80:	4b4c      	ldr	r3, [pc, #304]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003c88:	4a4a      	ldr	r2, [pc, #296]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003c8a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003c8e:	6053      	str	r3, [r2, #4]
 8003c90:	e02e      	b.n	8003cf0 <HAL_RCC_OscConfig+0x434>
 8003c92:	4b48      	ldr	r3, [pc, #288]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	069b      	lsls	r3, r3, #26
 8003ca0:	4944      	ldr	r1, [pc, #272]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	604b      	str	r3, [r1, #4]
 8003ca6:	e023      	b.n	8003cf0 <HAL_RCC_OscConfig+0x434>
 8003ca8:	4b42      	ldr	r3, [pc, #264]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6a1b      	ldr	r3, [r3, #32]
 8003cb4:	061b      	lsls	r3, r3, #24
 8003cb6:	493f      	ldr	r1, [pc, #252]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	60cb      	str	r3, [r1, #12]
 8003cbc:	e018      	b.n	8003cf0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003cbe:	4b3d      	ldr	r3, [pc, #244]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a3c      	ldr	r2, [pc, #240]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003cc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cca:	f7fe fb3b 	bl	8002344 <HAL_GetTick>
 8003cce:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003cd0:	e008      	b.n	8003ce4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8003cd2:	f7fe fb37 	bl	8002344 <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d901      	bls.n	8003ce4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e212      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003ce4:	4b33      	ldr	r3, [pc, #204]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d1f0      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0308 	and.w	r3, r3, #8
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d036      	beq.n	8003d6a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d019      	beq.n	8003d38 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d04:	4b2b      	ldr	r3, [pc, #172]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003d06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d08:	4a2a      	ldr	r2, [pc, #168]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d10:	f7fe fb18 	bl	8002344 <HAL_GetTick>
 8003d14:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d18:	f7fe fb14 	bl	8002344 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e1ef      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003d2a:	4b22      	ldr	r3, [pc, #136]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d2e:	f003 0302 	and.w	r3, r3, #2
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0f0      	beq.n	8003d18 <HAL_RCC_OscConfig+0x45c>
 8003d36:	e018      	b.n	8003d6a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d38:	4b1e      	ldr	r3, [pc, #120]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d3c:	4a1d      	ldr	r2, [pc, #116]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003d3e:	f023 0301 	bic.w	r3, r3, #1
 8003d42:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d44:	f7fe fafe 	bl	8002344 <HAL_GetTick>
 8003d48:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003d4a:	e008      	b.n	8003d5e <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d4c:	f7fe fafa 	bl	8002344 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	2b02      	cmp	r3, #2
 8003d58:	d901      	bls.n	8003d5e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8003d5a:	2303      	movs	r3, #3
 8003d5c:	e1d5      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003d5e:	4b15      	ldr	r3, [pc, #84]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d1f0      	bne.n	8003d4c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0320 	and.w	r3, r3, #32
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d039      	beq.n	8003dea <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	699b      	ldr	r3, [r3, #24]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d01c      	beq.n	8003db8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d7e:	4b0d      	ldr	r3, [pc, #52]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a0c      	ldr	r2, [pc, #48]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003d84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003d88:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003d8a:	f7fe fadb 	bl	8002344 <HAL_GetTick>
 8003d8e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003d90:	e008      	b.n	8003da4 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003d92:	f7fe fad7 	bl	8002344 <HAL_GetTick>
 8003d96:	4602      	mov	r2, r0
 8003d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d901      	bls.n	8003da4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e1b2      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003da4:	4b03      	ldr	r3, [pc, #12]	; (8003db4 <HAL_RCC_OscConfig+0x4f8>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d0f0      	beq.n	8003d92 <HAL_RCC_OscConfig+0x4d6>
 8003db0:	e01b      	b.n	8003dea <HAL_RCC_OscConfig+0x52e>
 8003db2:	bf00      	nop
 8003db4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003db8:	4b9b      	ldr	r3, [pc, #620]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a9a      	ldr	r2, [pc, #616]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003dbe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003dc2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003dc4:	f7fe fabe 	bl	8002344 <HAL_GetTick>
 8003dc8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003dca:	e008      	b.n	8003dde <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8003dcc:	f7fe faba 	bl	8002344 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e195      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003dde:	4b92      	ldr	r3, [pc, #584]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1f0      	bne.n	8003dcc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 0304 	and.w	r3, r3, #4
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	f000 8081 	beq.w	8003efa <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003df8:	4b8c      	ldr	r3, [pc, #560]	; (800402c <HAL_RCC_OscConfig+0x770>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a8b      	ldr	r2, [pc, #556]	; (800402c <HAL_RCC_OscConfig+0x770>)
 8003dfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e02:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003e04:	f7fe fa9e 	bl	8002344 <HAL_GetTick>
 8003e08:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e0a:	e008      	b.n	8003e1e <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003e0c:	f7fe fa9a 	bl	8002344 <HAL_GetTick>
 8003e10:	4602      	mov	r2, r0
 8003e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e14:	1ad3      	subs	r3, r2, r3
 8003e16:	2b64      	cmp	r3, #100	; 0x64
 8003e18:	d901      	bls.n	8003e1e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e175      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003e1e:	4b83      	ldr	r3, [pc, #524]	; (800402c <HAL_RCC_OscConfig+0x770>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d0f0      	beq.n	8003e0c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	2b01      	cmp	r3, #1
 8003e30:	d106      	bne.n	8003e40 <HAL_RCC_OscConfig+0x584>
 8003e32:	4b7d      	ldr	r3, [pc, #500]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e36:	4a7c      	ldr	r2, [pc, #496]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e38:	f043 0301 	orr.w	r3, r3, #1
 8003e3c:	6713      	str	r3, [r2, #112]	; 0x70
 8003e3e:	e02d      	b.n	8003e9c <HAL_RCC_OscConfig+0x5e0>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d10c      	bne.n	8003e62 <HAL_RCC_OscConfig+0x5a6>
 8003e48:	4b77      	ldr	r3, [pc, #476]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e4c:	4a76      	ldr	r2, [pc, #472]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e4e:	f023 0301 	bic.w	r3, r3, #1
 8003e52:	6713      	str	r3, [r2, #112]	; 0x70
 8003e54:	4b74      	ldr	r3, [pc, #464]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e58:	4a73      	ldr	r2, [pc, #460]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e5a:	f023 0304 	bic.w	r3, r3, #4
 8003e5e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e60:	e01c      	b.n	8003e9c <HAL_RCC_OscConfig+0x5e0>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	2b05      	cmp	r3, #5
 8003e68:	d10c      	bne.n	8003e84 <HAL_RCC_OscConfig+0x5c8>
 8003e6a:	4b6f      	ldr	r3, [pc, #444]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e6e:	4a6e      	ldr	r2, [pc, #440]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e70:	f043 0304 	orr.w	r3, r3, #4
 8003e74:	6713      	str	r3, [r2, #112]	; 0x70
 8003e76:	4b6c      	ldr	r3, [pc, #432]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e7a:	4a6b      	ldr	r2, [pc, #428]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e7c:	f043 0301 	orr.w	r3, r3, #1
 8003e80:	6713      	str	r3, [r2, #112]	; 0x70
 8003e82:	e00b      	b.n	8003e9c <HAL_RCC_OscConfig+0x5e0>
 8003e84:	4b68      	ldr	r3, [pc, #416]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e88:	4a67      	ldr	r2, [pc, #412]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e8a:	f023 0301 	bic.w	r3, r3, #1
 8003e8e:	6713      	str	r3, [r2, #112]	; 0x70
 8003e90:	4b65      	ldr	r3, [pc, #404]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e94:	4a64      	ldr	r2, [pc, #400]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003e96:	f023 0304 	bic.w	r3, r3, #4
 8003e9a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d015      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ea4:	f7fe fa4e 	bl	8002344 <HAL_GetTick>
 8003ea8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003eaa:	e00a      	b.n	8003ec2 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eac:	f7fe fa4a 	bl	8002344 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d901      	bls.n	8003ec2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e123      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ec2:	4b59      	ldr	r3, [pc, #356]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ec6:	f003 0302 	and.w	r3, r3, #2
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0ee      	beq.n	8003eac <HAL_RCC_OscConfig+0x5f0>
 8003ece:	e014      	b.n	8003efa <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ed0:	f7fe fa38 	bl	8002344 <HAL_GetTick>
 8003ed4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003ed6:	e00a      	b.n	8003eee <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ed8:	f7fe fa34 	bl	8002344 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee0:	1ad3      	subs	r3, r2, r3
 8003ee2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d901      	bls.n	8003eee <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e10d      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003eee:	4b4e      	ldr	r3, [pc, #312]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef2:	f003 0302 	and.w	r3, r3, #2
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d1ee      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 8102 	beq.w	8004108 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003f04:	4b48      	ldr	r3, [pc, #288]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003f0c:	2b18      	cmp	r3, #24
 8003f0e:	f000 80bd 	beq.w	800408c <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f16:	2b02      	cmp	r3, #2
 8003f18:	f040 809e 	bne.w	8004058 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f1c:	4b42      	ldr	r3, [pc, #264]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a41      	ldr	r2, [pc, #260]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003f22:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f28:	f7fe fa0c 	bl	8002344 <HAL_GetTick>
 8003f2c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f30:	f7fe fa08 	bl	8002344 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e0e3      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003f42:	4b39      	ldr	r3, [pc, #228]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d1f0      	bne.n	8003f30 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f4e:	4b36      	ldr	r3, [pc, #216]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003f50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f52:	4b37      	ldr	r3, [pc, #220]	; (8004030 <HAL_RCC_OscConfig+0x774>)
 8003f54:	4013      	ands	r3, r2
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003f5e:	0112      	lsls	r2, r2, #4
 8003f60:	430a      	orrs	r2, r1
 8003f62:	4931      	ldr	r1, [pc, #196]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	628b      	str	r3, [r1, #40]	; 0x28
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f76:	3b01      	subs	r3, #1
 8003f78:	025b      	lsls	r3, r3, #9
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	431a      	orrs	r2, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f82:	3b01      	subs	r3, #1
 8003f84:	041b      	lsls	r3, r3, #16
 8003f86:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003f8a:	431a      	orrs	r2, r3
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f90:	3b01      	subs	r3, #1
 8003f92:	061b      	lsls	r3, r3, #24
 8003f94:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003f98:	4923      	ldr	r1, [pc, #140]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8003f9e:	4b22      	ldr	r3, [pc, #136]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	4a21      	ldr	r2, [pc, #132]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003fa4:	f023 0301 	bic.w	r3, r3, #1
 8003fa8:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003faa:	4b1f      	ldr	r3, [pc, #124]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003fac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003fae:	4b21      	ldr	r3, [pc, #132]	; (8004034 <HAL_RCC_OscConfig+0x778>)
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003fb6:	00d2      	lsls	r2, r2, #3
 8003fb8:	491b      	ldr	r1, [pc, #108]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003fbe:	4b1a      	ldr	r3, [pc, #104]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003fc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc2:	f023 020c 	bic.w	r2, r3, #12
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	4917      	ldr	r1, [pc, #92]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003fd0:	4b15      	ldr	r3, [pc, #84]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fd4:	f023 0202 	bic.w	r2, r3, #2
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fdc:	4912      	ldr	r1, [pc, #72]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003fe2:	4b11      	ldr	r3, [pc, #68]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe6:	4a10      	ldr	r2, [pc, #64]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003fe8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fec:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fee:	4b0e      	ldr	r3, [pc, #56]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ff2:	4a0d      	ldr	r2, [pc, #52]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003ff4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ff8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003ffa:	4b0b      	ldr	r3, [pc, #44]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8003ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffe:	4a0a      	ldr	r2, [pc, #40]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8004000:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004004:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8004006:	4b08      	ldr	r3, [pc, #32]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8004008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800400a:	4a07      	ldr	r2, [pc, #28]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 800400c:	f043 0301 	orr.w	r3, r3, #1
 8004010:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004012:	4b05      	ldr	r3, [pc, #20]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a04      	ldr	r2, [pc, #16]	; (8004028 <HAL_RCC_OscConfig+0x76c>)
 8004018:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800401c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800401e:	f7fe f991 	bl	8002344 <HAL_GetTick>
 8004022:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004024:	e011      	b.n	800404a <HAL_RCC_OscConfig+0x78e>
 8004026:	bf00      	nop
 8004028:	58024400 	.word	0x58024400
 800402c:	58024800 	.word	0x58024800
 8004030:	fffffc0c 	.word	0xfffffc0c
 8004034:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004038:	f7fe f984 	bl	8002344 <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e05f      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800404a:	4b32      	ldr	r3, [pc, #200]	; (8004114 <HAL_RCC_OscConfig+0x858>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0f0      	beq.n	8004038 <HAL_RCC_OscConfig+0x77c>
 8004056:	e057      	b.n	8004108 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004058:	4b2e      	ldr	r3, [pc, #184]	; (8004114 <HAL_RCC_OscConfig+0x858>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a2d      	ldr	r2, [pc, #180]	; (8004114 <HAL_RCC_OscConfig+0x858>)
 800405e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004062:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004064:	f7fe f96e 	bl	8002344 <HAL_GetTick>
 8004068:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800406a:	e008      	b.n	800407e <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800406c:	f7fe f96a 	bl	8002344 <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d901      	bls.n	800407e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e045      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800407e:	4b25      	ldr	r3, [pc, #148]	; (8004114 <HAL_RCC_OscConfig+0x858>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1f0      	bne.n	800406c <HAL_RCC_OscConfig+0x7b0>
 800408a:	e03d      	b.n	8004108 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800408c:	4b21      	ldr	r3, [pc, #132]	; (8004114 <HAL_RCC_OscConfig+0x858>)
 800408e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004090:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004092:	4b20      	ldr	r3, [pc, #128]	; (8004114 <HAL_RCC_OscConfig+0x858>)
 8004094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004096:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	2b01      	cmp	r3, #1
 800409e:	d031      	beq.n	8004104 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	f003 0203 	and.w	r2, r3, #3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d12a      	bne.n	8004104 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	091b      	lsrs	r3, r3, #4
 80040b2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d122      	bne.n	8004104 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040c8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80040ca:	429a      	cmp	r2, r3
 80040cc:	d11a      	bne.n	8004104 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	0a5b      	lsrs	r3, r3, #9
 80040d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040da:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80040dc:	429a      	cmp	r2, r3
 80040de:	d111      	bne.n	8004104 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	0c1b      	lsrs	r3, r3, #16
 80040e4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040ec:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d108      	bne.n	8004104 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	0e1b      	lsrs	r3, r3, #24
 80040f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040fe:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004100:	429a      	cmp	r2, r3
 8004102:	d001      	beq.n	8004108 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	e000      	b.n	800410a <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8004108:	2300      	movs	r3, #0
}
 800410a:	4618      	mov	r0, r3
 800410c:	3730      	adds	r7, #48	; 0x30
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	58024400 	.word	0x58024400

08004118 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e19c      	b.n	8004466 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800412c:	4b8a      	ldr	r3, [pc, #552]	; (8004358 <HAL_RCC_ClockConfig+0x240>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 030f 	and.w	r3, r3, #15
 8004134:	683a      	ldr	r2, [r7, #0]
 8004136:	429a      	cmp	r2, r3
 8004138:	d910      	bls.n	800415c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800413a:	4b87      	ldr	r3, [pc, #540]	; (8004358 <HAL_RCC_ClockConfig+0x240>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f023 020f 	bic.w	r2, r3, #15
 8004142:	4985      	ldr	r1, [pc, #532]	; (8004358 <HAL_RCC_ClockConfig+0x240>)
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	4313      	orrs	r3, r2
 8004148:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800414a:	4b83      	ldr	r3, [pc, #524]	; (8004358 <HAL_RCC_ClockConfig+0x240>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 030f 	and.w	r3, r3, #15
 8004152:	683a      	ldr	r2, [r7, #0]
 8004154:	429a      	cmp	r2, r3
 8004156:	d001      	beq.n	800415c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e184      	b.n	8004466 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b00      	cmp	r3, #0
 8004166:	d010      	beq.n	800418a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	691a      	ldr	r2, [r3, #16]
 800416c:	4b7b      	ldr	r3, [pc, #492]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 800416e:	699b      	ldr	r3, [r3, #24]
 8004170:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004174:	429a      	cmp	r2, r3
 8004176:	d908      	bls.n	800418a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004178:	4b78      	ldr	r3, [pc, #480]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 800417a:	699b      	ldr	r3, [r3, #24]
 800417c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	691b      	ldr	r3, [r3, #16]
 8004184:	4975      	ldr	r1, [pc, #468]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 8004186:	4313      	orrs	r3, r2
 8004188:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 0308 	and.w	r3, r3, #8
 8004192:	2b00      	cmp	r3, #0
 8004194:	d010      	beq.n	80041b8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	695a      	ldr	r2, [r3, #20]
 800419a:	4b70      	ldr	r3, [pc, #448]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d908      	bls.n	80041b8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80041a6:	4b6d      	ldr	r3, [pc, #436]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 80041a8:	69db      	ldr	r3, [r3, #28]
 80041aa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	695b      	ldr	r3, [r3, #20]
 80041b2:	496a      	ldr	r1, [pc, #424]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0310 	and.w	r3, r3, #16
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d010      	beq.n	80041e6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	699a      	ldr	r2, [r3, #24]
 80041c8:	4b64      	ldr	r3, [pc, #400]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 80041ca:	69db      	ldr	r3, [r3, #28]
 80041cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d908      	bls.n	80041e6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80041d4:	4b61      	ldr	r3, [pc, #388]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 80041d6:	69db      	ldr	r3, [r3, #28]
 80041d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	495e      	ldr	r1, [pc, #376]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0320 	and.w	r3, r3, #32
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d010      	beq.n	8004214 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	69da      	ldr	r2, [r3, #28]
 80041f6:	4b59      	ldr	r3, [pc, #356]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 80041f8:	6a1b      	ldr	r3, [r3, #32]
 80041fa:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80041fe:	429a      	cmp	r2, r3
 8004200:	d908      	bls.n	8004214 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004202:	4b56      	ldr	r3, [pc, #344]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 8004204:	6a1b      	ldr	r3, [r3, #32]
 8004206:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	69db      	ldr	r3, [r3, #28]
 800420e:	4953      	ldr	r1, [pc, #332]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 8004210:	4313      	orrs	r3, r2
 8004212:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f003 0302 	and.w	r3, r3, #2
 800421c:	2b00      	cmp	r3, #0
 800421e:	d010      	beq.n	8004242 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	68da      	ldr	r2, [r3, #12]
 8004224:	4b4d      	ldr	r3, [pc, #308]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 8004226:	699b      	ldr	r3, [r3, #24]
 8004228:	f003 030f 	and.w	r3, r3, #15
 800422c:	429a      	cmp	r2, r3
 800422e:	d908      	bls.n	8004242 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004230:	4b4a      	ldr	r3, [pc, #296]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	f023 020f 	bic.w	r2, r3, #15
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	4947      	ldr	r1, [pc, #284]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 800423e:	4313      	orrs	r3, r2
 8004240:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0301 	and.w	r3, r3, #1
 800424a:	2b00      	cmp	r3, #0
 800424c:	d055      	beq.n	80042fa <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800424e:	4b43      	ldr	r3, [pc, #268]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	4940      	ldr	r1, [pc, #256]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 800425c:	4313      	orrs	r3, r2
 800425e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	2b02      	cmp	r3, #2
 8004266:	d107      	bne.n	8004278 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004268:	4b3c      	ldr	r3, [pc, #240]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d121      	bne.n	80042b8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e0f6      	b.n	8004466 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	2b03      	cmp	r3, #3
 800427e:	d107      	bne.n	8004290 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004280:	4b36      	ldr	r3, [pc, #216]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004288:	2b00      	cmp	r3, #0
 800428a:	d115      	bne.n	80042b8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e0ea      	b.n	8004466 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2b01      	cmp	r3, #1
 8004296:	d107      	bne.n	80042a8 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004298:	4b30      	ldr	r3, [pc, #192]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d109      	bne.n	80042b8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e0de      	b.n	8004466 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80042a8:	4b2c      	ldr	r3, [pc, #176]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 0304 	and.w	r3, r3, #4
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d101      	bne.n	80042b8 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80042b4:	2301      	movs	r3, #1
 80042b6:	e0d6      	b.n	8004466 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80042b8:	4b28      	ldr	r3, [pc, #160]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 80042ba:	691b      	ldr	r3, [r3, #16]
 80042bc:	f023 0207 	bic.w	r2, r3, #7
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	4925      	ldr	r1, [pc, #148]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 80042c6:	4313      	orrs	r3, r2
 80042c8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ca:	f7fe f83b 	bl	8002344 <HAL_GetTick>
 80042ce:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d0:	e00a      	b.n	80042e8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042d2:	f7fe f837 	bl	8002344 <HAL_GetTick>
 80042d6:	4602      	mov	r2, r0
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d901      	bls.n	80042e8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e0be      	b.n	8004466 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e8:	4b1c      	ldr	r3, [pc, #112]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	429a      	cmp	r2, r3
 80042f8:	d1eb      	bne.n	80042d2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f003 0302 	and.w	r3, r3, #2
 8004302:	2b00      	cmp	r3, #0
 8004304:	d010      	beq.n	8004328 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	68da      	ldr	r2, [r3, #12]
 800430a:	4b14      	ldr	r3, [pc, #80]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	f003 030f 	and.w	r3, r3, #15
 8004312:	429a      	cmp	r2, r3
 8004314:	d208      	bcs.n	8004328 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004316:	4b11      	ldr	r3, [pc, #68]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 8004318:	699b      	ldr	r3, [r3, #24]
 800431a:	f023 020f 	bic.w	r2, r3, #15
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	490e      	ldr	r1, [pc, #56]	; (800435c <HAL_RCC_ClockConfig+0x244>)
 8004324:	4313      	orrs	r3, r2
 8004326:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004328:	4b0b      	ldr	r3, [pc, #44]	; (8004358 <HAL_RCC_ClockConfig+0x240>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 030f 	and.w	r3, r3, #15
 8004330:	683a      	ldr	r2, [r7, #0]
 8004332:	429a      	cmp	r2, r3
 8004334:	d214      	bcs.n	8004360 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004336:	4b08      	ldr	r3, [pc, #32]	; (8004358 <HAL_RCC_ClockConfig+0x240>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f023 020f 	bic.w	r2, r3, #15
 800433e:	4906      	ldr	r1, [pc, #24]	; (8004358 <HAL_RCC_ClockConfig+0x240>)
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	4313      	orrs	r3, r2
 8004344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004346:	4b04      	ldr	r3, [pc, #16]	; (8004358 <HAL_RCC_ClockConfig+0x240>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 030f 	and.w	r3, r3, #15
 800434e:	683a      	ldr	r2, [r7, #0]
 8004350:	429a      	cmp	r2, r3
 8004352:	d005      	beq.n	8004360 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e086      	b.n	8004466 <HAL_RCC_ClockConfig+0x34e>
 8004358:	52002000 	.word	0x52002000
 800435c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 0304 	and.w	r3, r3, #4
 8004368:	2b00      	cmp	r3, #0
 800436a:	d010      	beq.n	800438e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	691a      	ldr	r2, [r3, #16]
 8004370:	4b3f      	ldr	r3, [pc, #252]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004378:	429a      	cmp	r2, r3
 800437a:	d208      	bcs.n	800438e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800437c:	4b3c      	ldr	r3, [pc, #240]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 800437e:	699b      	ldr	r3, [r3, #24]
 8004380:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	4939      	ldr	r1, [pc, #228]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 800438a:	4313      	orrs	r3, r2
 800438c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0308 	and.w	r3, r3, #8
 8004396:	2b00      	cmp	r3, #0
 8004398:	d010      	beq.n	80043bc <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	695a      	ldr	r2, [r3, #20]
 800439e:	4b34      	ldr	r3, [pc, #208]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 80043a0:	69db      	ldr	r3, [r3, #28]
 80043a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d208      	bcs.n	80043bc <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80043aa:	4b31      	ldr	r3, [pc, #196]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 80043ac:	69db      	ldr	r3, [r3, #28]
 80043ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	492e      	ldr	r1, [pc, #184]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 80043b8:	4313      	orrs	r3, r2
 80043ba:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f003 0310 	and.w	r3, r3, #16
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d010      	beq.n	80043ea <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	699a      	ldr	r2, [r3, #24]
 80043cc:	4b28      	ldr	r3, [pc, #160]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 80043ce:	69db      	ldr	r3, [r3, #28]
 80043d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d208      	bcs.n	80043ea <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80043d8:	4b25      	ldr	r3, [pc, #148]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 80043da:	69db      	ldr	r3, [r3, #28]
 80043dc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	4922      	ldr	r1, [pc, #136]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0320 	and.w	r3, r3, #32
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d010      	beq.n	8004418 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69da      	ldr	r2, [r3, #28]
 80043fa:	4b1d      	ldr	r3, [pc, #116]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 80043fc:	6a1b      	ldr	r3, [r3, #32]
 80043fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004402:	429a      	cmp	r2, r3
 8004404:	d208      	bcs.n	8004418 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004406:	4b1a      	ldr	r3, [pc, #104]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	69db      	ldr	r3, [r3, #28]
 8004412:	4917      	ldr	r1, [pc, #92]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 8004414:	4313      	orrs	r3, r2
 8004416:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004418:	f000 f834 	bl	8004484 <HAL_RCC_GetSysClockFreq>
 800441c:	4602      	mov	r2, r0
 800441e:	4b14      	ldr	r3, [pc, #80]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	0a1b      	lsrs	r3, r3, #8
 8004424:	f003 030f 	and.w	r3, r3, #15
 8004428:	4912      	ldr	r1, [pc, #72]	; (8004474 <HAL_RCC_ClockConfig+0x35c>)
 800442a:	5ccb      	ldrb	r3, [r1, r3]
 800442c:	f003 031f 	and.w	r3, r3, #31
 8004430:	fa22 f303 	lsr.w	r3, r2, r3
 8004434:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004436:	4b0e      	ldr	r3, [pc, #56]	; (8004470 <HAL_RCC_ClockConfig+0x358>)
 8004438:	699b      	ldr	r3, [r3, #24]
 800443a:	f003 030f 	and.w	r3, r3, #15
 800443e:	4a0d      	ldr	r2, [pc, #52]	; (8004474 <HAL_RCC_ClockConfig+0x35c>)
 8004440:	5cd3      	ldrb	r3, [r2, r3]
 8004442:	f003 031f 	and.w	r3, r3, #31
 8004446:	693a      	ldr	r2, [r7, #16]
 8004448:	fa22 f303 	lsr.w	r3, r2, r3
 800444c:	4a0a      	ldr	r2, [pc, #40]	; (8004478 <HAL_RCC_ClockConfig+0x360>)
 800444e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004450:	4a0a      	ldr	r2, [pc, #40]	; (800447c <HAL_RCC_ClockConfig+0x364>)
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004456:	4b0a      	ldr	r3, [pc, #40]	; (8004480 <HAL_RCC_ClockConfig+0x368>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f7fd ff28 	bl	80022b0 <HAL_InitTick>
 8004460:	4603      	mov	r3, r0
 8004462:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004464:	7bfb      	ldrb	r3, [r7, #15]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3718      	adds	r7, #24
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	58024400 	.word	0x58024400
 8004474:	0800e730 	.word	0x0800e730
 8004478:	24000004 	.word	0x24000004
 800447c:	24000000 	.word	0x24000000
 8004480:	2400000c 	.word	0x2400000c

08004484 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004484:	b480      	push	{r7}
 8004486:	b089      	sub	sp, #36	; 0x24
 8004488:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800448a:	4bb3      	ldr	r3, [pc, #716]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004492:	2b18      	cmp	r3, #24
 8004494:	f200 8155 	bhi.w	8004742 <HAL_RCC_GetSysClockFreq+0x2be>
 8004498:	a201      	add	r2, pc, #4	; (adr r2, 80044a0 <HAL_RCC_GetSysClockFreq+0x1c>)
 800449a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800449e:	bf00      	nop
 80044a0:	08004505 	.word	0x08004505
 80044a4:	08004743 	.word	0x08004743
 80044a8:	08004743 	.word	0x08004743
 80044ac:	08004743 	.word	0x08004743
 80044b0:	08004743 	.word	0x08004743
 80044b4:	08004743 	.word	0x08004743
 80044b8:	08004743 	.word	0x08004743
 80044bc:	08004743 	.word	0x08004743
 80044c0:	0800452b 	.word	0x0800452b
 80044c4:	08004743 	.word	0x08004743
 80044c8:	08004743 	.word	0x08004743
 80044cc:	08004743 	.word	0x08004743
 80044d0:	08004743 	.word	0x08004743
 80044d4:	08004743 	.word	0x08004743
 80044d8:	08004743 	.word	0x08004743
 80044dc:	08004743 	.word	0x08004743
 80044e0:	08004531 	.word	0x08004531
 80044e4:	08004743 	.word	0x08004743
 80044e8:	08004743 	.word	0x08004743
 80044ec:	08004743 	.word	0x08004743
 80044f0:	08004743 	.word	0x08004743
 80044f4:	08004743 	.word	0x08004743
 80044f8:	08004743 	.word	0x08004743
 80044fc:	08004743 	.word	0x08004743
 8004500:	08004537 	.word	0x08004537
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004504:	4b94      	ldr	r3, [pc, #592]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0320 	and.w	r3, r3, #32
 800450c:	2b00      	cmp	r3, #0
 800450e:	d009      	beq.n	8004524 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004510:	4b91      	ldr	r3, [pc, #580]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	08db      	lsrs	r3, r3, #3
 8004516:	f003 0303 	and.w	r3, r3, #3
 800451a:	4a90      	ldr	r2, [pc, #576]	; (800475c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800451c:	fa22 f303 	lsr.w	r3, r2, r3
 8004520:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004522:	e111      	b.n	8004748 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004524:	4b8d      	ldr	r3, [pc, #564]	; (800475c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004526:	61bb      	str	r3, [r7, #24]
    break;
 8004528:	e10e      	b.n	8004748 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800452a:	4b8d      	ldr	r3, [pc, #564]	; (8004760 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800452c:	61bb      	str	r3, [r7, #24]
    break;
 800452e:	e10b      	b.n	8004748 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004530:	4b8c      	ldr	r3, [pc, #560]	; (8004764 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004532:	61bb      	str	r3, [r7, #24]
    break;
 8004534:	e108      	b.n	8004748 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004536:	4b88      	ldr	r3, [pc, #544]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800453a:	f003 0303 	and.w	r3, r3, #3
 800453e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004540:	4b85      	ldr	r3, [pc, #532]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004544:	091b      	lsrs	r3, r3, #4
 8004546:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800454a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800454c:	4b82      	ldr	r3, [pc, #520]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800454e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004550:	f003 0301 	and.w	r3, r3, #1
 8004554:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004556:	4b80      	ldr	r3, [pc, #512]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004558:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800455a:	08db      	lsrs	r3, r3, #3
 800455c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	fb02 f303 	mul.w	r3, r2, r3
 8004566:	ee07 3a90 	vmov	s15, r3
 800456a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800456e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	2b00      	cmp	r3, #0
 8004576:	f000 80e1 	beq.w	800473c <HAL_RCC_GetSysClockFreq+0x2b8>
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	2b02      	cmp	r3, #2
 800457e:	f000 8083 	beq.w	8004688 <HAL_RCC_GetSysClockFreq+0x204>
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	2b02      	cmp	r3, #2
 8004586:	f200 80a1 	bhi.w	80046cc <HAL_RCC_GetSysClockFreq+0x248>
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <HAL_RCC_GetSysClockFreq+0x114>
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	2b01      	cmp	r3, #1
 8004594:	d056      	beq.n	8004644 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004596:	e099      	b.n	80046cc <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004598:	4b6f      	ldr	r3, [pc, #444]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0320 	and.w	r3, r3, #32
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d02d      	beq.n	8004600 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80045a4:	4b6c      	ldr	r3, [pc, #432]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	08db      	lsrs	r3, r3, #3
 80045aa:	f003 0303 	and.w	r3, r3, #3
 80045ae:	4a6b      	ldr	r2, [pc, #428]	; (800475c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80045b0:	fa22 f303 	lsr.w	r3, r2, r3
 80045b4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	ee07 3a90 	vmov	s15, r3
 80045bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	ee07 3a90 	vmov	s15, r3
 80045c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045ce:	4b62      	ldr	r3, [pc, #392]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045d6:	ee07 3a90 	vmov	s15, r3
 80045da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045de:	ed97 6a02 	vldr	s12, [r7, #8]
 80045e2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8004768 <HAL_RCC_GetSysClockFreq+0x2e4>
 80045e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80045f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80045fe:	e087      	b.n	8004710 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	ee07 3a90 	vmov	s15, r3
 8004606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800460a:	eddf 6a58 	vldr	s13, [pc, #352]	; 800476c <HAL_RCC_GetSysClockFreq+0x2e8>
 800460e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004612:	4b51      	ldr	r3, [pc, #324]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800461a:	ee07 3a90 	vmov	s15, r3
 800461e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004622:	ed97 6a02 	vldr	s12, [r7, #8]
 8004626:	eddf 5a50 	vldr	s11, [pc, #320]	; 8004768 <HAL_RCC_GetSysClockFreq+0x2e4>
 800462a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800462e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004632:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004636:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800463a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800463e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004642:	e065      	b.n	8004710 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	ee07 3a90 	vmov	s15, r3
 800464a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800464e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8004770 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004652:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004656:	4b40      	ldr	r3, [pc, #256]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800465a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800465e:	ee07 3a90 	vmov	s15, r3
 8004662:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004666:	ed97 6a02 	vldr	s12, [r7, #8]
 800466a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8004768 <HAL_RCC_GetSysClockFreq+0x2e4>
 800466e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004672:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004676:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800467a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800467e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004682:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004686:	e043      	b.n	8004710 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	ee07 3a90 	vmov	s15, r3
 800468e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004692:	eddf 6a38 	vldr	s13, [pc, #224]	; 8004774 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800469a:	4b2f      	ldr	r3, [pc, #188]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800469c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046a2:	ee07 3a90 	vmov	s15, r3
 80046a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80046ae:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8004768 <HAL_RCC_GetSysClockFreq+0x2e4>
 80046b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80046be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80046ca:	e021      	b.n	8004710 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	ee07 3a90 	vmov	s15, r3
 80046d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046d6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8004770 <HAL_RCC_GetSysClockFreq+0x2ec>
 80046da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046de:	4b1e      	ldr	r3, [pc, #120]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046e6:	ee07 3a90 	vmov	s15, r3
 80046ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80046f2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8004768 <HAL_RCC_GetSysClockFreq+0x2e4>
 80046f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800470a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800470e:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004710:	4b11      	ldr	r3, [pc, #68]	; (8004758 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004714:	0a5b      	lsrs	r3, r3, #9
 8004716:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800471a:	3301      	adds	r3, #1
 800471c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	ee07 3a90 	vmov	s15, r3
 8004724:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004728:	edd7 6a07 	vldr	s13, [r7, #28]
 800472c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004730:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004734:	ee17 3a90 	vmov	r3, s15
 8004738:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800473a:	e005      	b.n	8004748 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800473c:	2300      	movs	r3, #0
 800473e:	61bb      	str	r3, [r7, #24]
    break;
 8004740:	e002      	b.n	8004748 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8004742:	4b07      	ldr	r3, [pc, #28]	; (8004760 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004744:	61bb      	str	r3, [r7, #24]
    break;
 8004746:	bf00      	nop
  }

  return sysclockfreq;
 8004748:	69bb      	ldr	r3, [r7, #24]
}
 800474a:	4618      	mov	r0, r3
 800474c:	3724      	adds	r7, #36	; 0x24
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	58024400 	.word	0x58024400
 800475c:	03d09000 	.word	0x03d09000
 8004760:	003d0900 	.word	0x003d0900
 8004764:	007a1200 	.word	0x007a1200
 8004768:	46000000 	.word	0x46000000
 800476c:	4c742400 	.word	0x4c742400
 8004770:	4a742400 	.word	0x4a742400
 8004774:	4af42400 	.word	0x4af42400

08004778 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b082      	sub	sp, #8
 800477c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800477e:	f7ff fe81 	bl	8004484 <HAL_RCC_GetSysClockFreq>
 8004782:	4602      	mov	r2, r0
 8004784:	4b10      	ldr	r3, [pc, #64]	; (80047c8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	0a1b      	lsrs	r3, r3, #8
 800478a:	f003 030f 	and.w	r3, r3, #15
 800478e:	490f      	ldr	r1, [pc, #60]	; (80047cc <HAL_RCC_GetHCLKFreq+0x54>)
 8004790:	5ccb      	ldrb	r3, [r1, r3]
 8004792:	f003 031f 	and.w	r3, r3, #31
 8004796:	fa22 f303 	lsr.w	r3, r2, r3
 800479a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800479c:	4b0a      	ldr	r3, [pc, #40]	; (80047c8 <HAL_RCC_GetHCLKFreq+0x50>)
 800479e:	699b      	ldr	r3, [r3, #24]
 80047a0:	f003 030f 	and.w	r3, r3, #15
 80047a4:	4a09      	ldr	r2, [pc, #36]	; (80047cc <HAL_RCC_GetHCLKFreq+0x54>)
 80047a6:	5cd3      	ldrb	r3, [r2, r3]
 80047a8:	f003 031f 	and.w	r3, r3, #31
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	fa22 f303 	lsr.w	r3, r2, r3
 80047b2:	4a07      	ldr	r2, [pc, #28]	; (80047d0 <HAL_RCC_GetHCLKFreq+0x58>)
 80047b4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80047b6:	4a07      	ldr	r2, [pc, #28]	; (80047d4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80047bc:	4b04      	ldr	r3, [pc, #16]	; (80047d0 <HAL_RCC_GetHCLKFreq+0x58>)
 80047be:	681b      	ldr	r3, [r3, #0]
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3708      	adds	r7, #8
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	58024400 	.word	0x58024400
 80047cc:	0800e730 	.word	0x0800e730
 80047d0:	24000004 	.word	0x24000004
 80047d4:	24000000 	.word	0x24000000

080047d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80047dc:	f7ff ffcc 	bl	8004778 <HAL_RCC_GetHCLKFreq>
 80047e0:	4602      	mov	r2, r0
 80047e2:	4b06      	ldr	r3, [pc, #24]	; (80047fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80047e4:	69db      	ldr	r3, [r3, #28]
 80047e6:	091b      	lsrs	r3, r3, #4
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	4904      	ldr	r1, [pc, #16]	; (8004800 <HAL_RCC_GetPCLK1Freq+0x28>)
 80047ee:	5ccb      	ldrb	r3, [r1, r3]
 80047f0:	f003 031f 	and.w	r3, r3, #31
 80047f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	58024400 	.word	0x58024400
 8004800:	0800e730 	.word	0x0800e730

08004804 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004808:	f7ff ffb6 	bl	8004778 <HAL_RCC_GetHCLKFreq>
 800480c:	4602      	mov	r2, r0
 800480e:	4b06      	ldr	r3, [pc, #24]	; (8004828 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	0a1b      	lsrs	r3, r3, #8
 8004814:	f003 0307 	and.w	r3, r3, #7
 8004818:	4904      	ldr	r1, [pc, #16]	; (800482c <HAL_RCC_GetPCLK2Freq+0x28>)
 800481a:	5ccb      	ldrb	r3, [r1, r3]
 800481c:	f003 031f 	and.w	r3, r3, #31
 8004820:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004824:	4618      	mov	r0, r3
 8004826:	bd80      	pop	{r7, pc}
 8004828:	58024400 	.word	0x58024400
 800482c:	0800e730 	.word	0x0800e730

08004830 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004838:	2300      	movs	r3, #0
 800483a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800483c:	2300      	movs	r3, #0
 800483e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004848:	2b00      	cmp	r3, #0
 800484a:	d03f      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004850:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004854:	d02a      	beq.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004856:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800485a:	d824      	bhi.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800485c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004860:	d018      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004862:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004866:	d81e      	bhi.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004868:	2b00      	cmp	r3, #0
 800486a:	d003      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800486c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004870:	d007      	beq.n	8004882 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004872:	e018      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004874:	4ba3      	ldr	r3, [pc, #652]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004878:	4aa2      	ldr	r2, [pc, #648]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800487a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800487e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004880:	e015      	b.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	3304      	adds	r3, #4
 8004886:	2102      	movs	r1, #2
 8004888:	4618      	mov	r0, r3
 800488a:	f001 f9d5 	bl	8005c38 <RCCEx_PLL2_Config>
 800488e:	4603      	mov	r3, r0
 8004890:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8004892:	e00c      	b.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	3324      	adds	r3, #36	; 0x24
 8004898:	2102      	movs	r1, #2
 800489a:	4618      	mov	r0, r3
 800489c:	f001 fa7e 	bl	8005d9c <RCCEx_PLL3_Config>
 80048a0:	4603      	mov	r3, r0
 80048a2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80048a4:	e003      	b.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048a6:	2301      	movs	r3, #1
 80048a8:	75fb      	strb	r3, [r7, #23]
      break;
 80048aa:	e000      	b.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80048ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048ae:	7dfb      	ldrb	r3, [r7, #23]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d109      	bne.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80048b4:	4b93      	ldr	r3, [pc, #588]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80048b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048c0:	4990      	ldr	r1, [pc, #576]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80048c2:	4313      	orrs	r3, r2
 80048c4:	650b      	str	r3, [r1, #80]	; 0x50
 80048c6:	e001      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048c8:	7dfb      	ldrb	r3, [r7, #23]
 80048ca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d03d      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048dc:	2b04      	cmp	r3, #4
 80048de:	d826      	bhi.n	800492e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80048e0:	a201      	add	r2, pc, #4	; (adr r2, 80048e8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80048e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e6:	bf00      	nop
 80048e8:	080048fd 	.word	0x080048fd
 80048ec:	0800490b 	.word	0x0800490b
 80048f0:	0800491d 	.word	0x0800491d
 80048f4:	08004935 	.word	0x08004935
 80048f8:	08004935 	.word	0x08004935
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048fc:	4b81      	ldr	r3, [pc, #516]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80048fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004900:	4a80      	ldr	r2, [pc, #512]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004902:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004906:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004908:	e015      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	3304      	adds	r3, #4
 800490e:	2100      	movs	r1, #0
 8004910:	4618      	mov	r0, r3
 8004912:	f001 f991 	bl	8005c38 <RCCEx_PLL2_Config>
 8004916:	4603      	mov	r3, r0
 8004918:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800491a:	e00c      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	3324      	adds	r3, #36	; 0x24
 8004920:	2100      	movs	r1, #0
 8004922:	4618      	mov	r0, r3
 8004924:	f001 fa3a 	bl	8005d9c <RCCEx_PLL3_Config>
 8004928:	4603      	mov	r3, r0
 800492a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800492c:	e003      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	75fb      	strb	r3, [r7, #23]
      break;
 8004932:	e000      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004934:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004936:	7dfb      	ldrb	r3, [r7, #23]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d109      	bne.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800493c:	4b71      	ldr	r3, [pc, #452]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800493e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004940:	f023 0207 	bic.w	r2, r3, #7
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004948:	496e      	ldr	r1, [pc, #440]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800494a:	4313      	orrs	r3, r2
 800494c:	650b      	str	r3, [r1, #80]	; 0x50
 800494e:	e001      	b.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004950:	7dfb      	ldrb	r3, [r7, #23]
 8004952:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800495c:	2b00      	cmp	r3, #0
 800495e:	d042      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004964:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004968:	d02b      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800496a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800496e:	d825      	bhi.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004970:	2bc0      	cmp	r3, #192	; 0xc0
 8004972:	d028      	beq.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004974:	2bc0      	cmp	r3, #192	; 0xc0
 8004976:	d821      	bhi.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004978:	2b80      	cmp	r3, #128	; 0x80
 800497a:	d016      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800497c:	2b80      	cmp	r3, #128	; 0x80
 800497e:	d81d      	bhi.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8004980:	2b00      	cmp	r3, #0
 8004982:	d002      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8004984:	2b40      	cmp	r3, #64	; 0x40
 8004986:	d007      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004988:	e018      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800498a:	4b5e      	ldr	r3, [pc, #376]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800498c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800498e:	4a5d      	ldr	r2, [pc, #372]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004990:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004994:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8004996:	e017      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	3304      	adds	r3, #4
 800499c:	2100      	movs	r1, #0
 800499e:	4618      	mov	r0, r3
 80049a0:	f001 f94a 	bl	8005c38 <RCCEx_PLL2_Config>
 80049a4:	4603      	mov	r3, r0
 80049a6:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80049a8:	e00e      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	3324      	adds	r3, #36	; 0x24
 80049ae:	2100      	movs	r1, #0
 80049b0:	4618      	mov	r0, r3
 80049b2:	f001 f9f3 	bl	8005d9c <RCCEx_PLL3_Config>
 80049b6:	4603      	mov	r3, r0
 80049b8:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80049ba:	e005      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	75fb      	strb	r3, [r7, #23]
      break;
 80049c0:	e002      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80049c2:	bf00      	nop
 80049c4:	e000      	b.n	80049c8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80049c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049c8:	7dfb      	ldrb	r3, [r7, #23]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d109      	bne.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80049ce:	4b4d      	ldr	r3, [pc, #308]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80049d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049d2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049da:	494a      	ldr	r1, [pc, #296]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80049dc:	4313      	orrs	r3, r2
 80049de:	650b      	str	r3, [r1, #80]	; 0x50
 80049e0:	e001      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e2:	7dfb      	ldrb	r3, [r7, #23]
 80049e4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d049      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80049f8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80049fc:	d030      	beq.n	8004a60 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80049fe:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a02:	d82a      	bhi.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004a04:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004a08:	d02c      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x234>
 8004a0a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004a0e:	d824      	bhi.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004a10:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a14:	d018      	beq.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8004a16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a1a:	d81e      	bhi.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d003      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004a20:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a24:	d007      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004a26:	e018      	b.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a28:	4b36      	ldr	r3, [pc, #216]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a2c:	4a35      	ldr	r2, [pc, #212]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004a2e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a32:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004a34:	e017      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	3304      	adds	r3, #4
 8004a3a:	2100      	movs	r1, #0
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f001 f8fb 	bl	8005c38 <RCCEx_PLL2_Config>
 8004a42:	4603      	mov	r3, r0
 8004a44:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004a46:	e00e      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	3324      	adds	r3, #36	; 0x24
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f001 f9a4 	bl	8005d9c <RCCEx_PLL3_Config>
 8004a54:	4603      	mov	r3, r0
 8004a56:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004a58:	e005      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	75fb      	strb	r3, [r7, #23]
      break;
 8004a5e:	e002      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004a60:	bf00      	nop
 8004a62:	e000      	b.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8004a64:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a66:	7dfb      	ldrb	r3, [r7, #23]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10a      	bne.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004a6c:	4b25      	ldr	r3, [pc, #148]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a70:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004a7a:	4922      	ldr	r1, [pc, #136]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	658b      	str	r3, [r1, #88]	; 0x58
 8004a80:	e001      	b.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a82:	7dfb      	ldrb	r3, [r7, #23]
 8004a84:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d04b      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004a98:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a9c:	d030      	beq.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8004a9e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004aa2:	d82a      	bhi.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004aa4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004aa8:	d02e      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8004aaa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004aae:	d824      	bhi.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004ab0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ab4:	d018      	beq.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8004ab6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004aba:	d81e      	bhi.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d003      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004ac0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ac4:	d007      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004ac6:	e018      	b.n	8004afa <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ac8:	4b0e      	ldr	r3, [pc, #56]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004acc:	4a0d      	ldr	r2, [pc, #52]	; (8004b04 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8004ace:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ad2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004ad4:	e019      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	3304      	adds	r3, #4
 8004ada:	2100      	movs	r1, #0
 8004adc:	4618      	mov	r0, r3
 8004ade:	f001 f8ab 	bl	8005c38 <RCCEx_PLL2_Config>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8004ae6:	e010      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	3324      	adds	r3, #36	; 0x24
 8004aec:	2100      	movs	r1, #0
 8004aee:	4618      	mov	r0, r3
 8004af0:	f001 f954 	bl	8005d9c <RCCEx_PLL3_Config>
 8004af4:	4603      	mov	r3, r0
 8004af6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8004af8:	e007      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	75fb      	strb	r3, [r7, #23]
      break;
 8004afe:	e004      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 8004b00:	bf00      	nop
 8004b02:	e002      	b.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004b04:	58024400 	.word	0x58024400
      break;
 8004b08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b0a:	7dfb      	ldrb	r3, [r7, #23]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10a      	bne.n	8004b26 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004b10:	4b99      	ldr	r3, [pc, #612]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b14:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004b1e:	4996      	ldr	r1, [pc, #600]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004b20:	4313      	orrs	r3, r2
 8004b22:	658b      	str	r3, [r1, #88]	; 0x58
 8004b24:	e001      	b.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b26:	7dfb      	ldrb	r3, [r7, #23]
 8004b28:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d032      	beq.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b3a:	2b30      	cmp	r3, #48	; 0x30
 8004b3c:	d01c      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x348>
 8004b3e:	2b30      	cmp	r3, #48	; 0x30
 8004b40:	d817      	bhi.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8004b42:	2b20      	cmp	r3, #32
 8004b44:	d00c      	beq.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8004b46:	2b20      	cmp	r3, #32
 8004b48:	d813      	bhi.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d016      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8004b4e:	2b10      	cmp	r3, #16
 8004b50:	d10f      	bne.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b52:	4b89      	ldr	r3, [pc, #548]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004b54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b56:	4a88      	ldr	r2, [pc, #544]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004b58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b5c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004b5e:	e00e      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	3304      	adds	r3, #4
 8004b64:	2102      	movs	r1, #2
 8004b66:	4618      	mov	r0, r3
 8004b68:	f001 f866 	bl	8005c38 <RCCEx_PLL2_Config>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8004b70:	e005      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	75fb      	strb	r3, [r7, #23]
      break;
 8004b76:	e002      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8004b78:	bf00      	nop
 8004b7a:	e000      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8004b7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b7e:	7dfb      	ldrb	r3, [r7, #23]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d109      	bne.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004b84:	4b7c      	ldr	r3, [pc, #496]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b88:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b90:	4979      	ldr	r1, [pc, #484]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004b96:	e001      	b.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b98:	7dfb      	ldrb	r3, [r7, #23]
 8004b9a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d047      	beq.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bb0:	d030      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004bb2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004bb6:	d82a      	bhi.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004bb8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004bbc:	d02c      	beq.n	8004c18 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8004bbe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004bc2:	d824      	bhi.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004bc4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bc8:	d018      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 8004bca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004bce:	d81e      	bhi.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d003      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 8004bd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bd8:	d007      	beq.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8004bda:	e018      	b.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bdc:	4b66      	ldr	r3, [pc, #408]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be0:	4a65      	ldr	r2, [pc, #404]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004be2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004be6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004be8:	e017      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	3304      	adds	r3, #4
 8004bee:	2100      	movs	r1, #0
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f001 f821 	bl	8005c38 <RCCEx_PLL2_Config>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004bfa:	e00e      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	3324      	adds	r3, #36	; 0x24
 8004c00:	2100      	movs	r1, #0
 8004c02:	4618      	mov	r0, r3
 8004c04:	f001 f8ca 	bl	8005d9c <RCCEx_PLL3_Config>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8004c0c:	e005      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	75fb      	strb	r3, [r7, #23]
      break;
 8004c12:	e002      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8004c14:	bf00      	nop
 8004c16:	e000      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 8004c18:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c1a:	7dfb      	ldrb	r3, [r7, #23]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d109      	bne.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004c20:	4b55      	ldr	r3, [pc, #340]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c24:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c2c:	4952      	ldr	r1, [pc, #328]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	650b      	str	r3, [r1, #80]	; 0x50
 8004c32:	e001      	b.n	8004c38 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c34:	7dfb      	ldrb	r3, [r7, #23]
 8004c36:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d049      	beq.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004c48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c4c:	d02e      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004c4e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c52:	d828      	bhi.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004c54:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004c58:	d02a      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x480>
 8004c5a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004c5e:	d822      	bhi.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004c60:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c64:	d026      	beq.n	8004cb4 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8004c66:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004c6a:	d81c      	bhi.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004c6c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c70:	d010      	beq.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8004c72:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c76:	d816      	bhi.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d01d      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x488>
 8004c7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004c80:	d111      	bne.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	3304      	adds	r3, #4
 8004c86:	2101      	movs	r1, #1
 8004c88:	4618      	mov	r0, r3
 8004c8a:	f000 ffd5 	bl	8005c38 <RCCEx_PLL2_Config>
 8004c8e:	4603      	mov	r3, r0
 8004c90:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004c92:	e012      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	3324      	adds	r3, #36	; 0x24
 8004c98:	2101      	movs	r1, #1
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f001 f87e 	bl	8005d9c <RCCEx_PLL3_Config>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8004ca4:	e009      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	75fb      	strb	r3, [r7, #23]
      break;
 8004caa:	e006      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004cac:	bf00      	nop
 8004cae:	e004      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004cb0:	bf00      	nop
 8004cb2:	e002      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004cb4:	bf00      	nop
 8004cb6:	e000      	b.n	8004cba <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8004cb8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004cba:	7dfb      	ldrb	r3, [r7, #23]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d109      	bne.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004cc0:	4b2d      	ldr	r3, [pc, #180]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004cc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cc4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ccc:	492a      	ldr	r1, [pc, #168]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	650b      	str	r3, [r1, #80]	; 0x50
 8004cd2:	e001      	b.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cd4:	7dfb      	ldrb	r3, [r7, #23]
 8004cd6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d04d      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004cea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004cee:	d02e      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x51e>
 8004cf0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004cf4:	d828      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cfa:	d02a      	beq.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x522>
 8004cfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d00:	d822      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004d02:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004d06:	d026      	beq.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x526>
 8004d08:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004d0c:	d81c      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004d0e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d12:	d010      	beq.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004d14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d18:	d816      	bhi.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x518>
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d01d      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8004d1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d22:	d111      	bne.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	3304      	adds	r3, #4
 8004d28:	2101      	movs	r1, #1
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f000 ff84 	bl	8005c38 <RCCEx_PLL2_Config>
 8004d30:	4603      	mov	r3, r0
 8004d32:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004d34:	e012      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	3324      	adds	r3, #36	; 0x24
 8004d3a:	2101      	movs	r1, #1
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f001 f82d 	bl	8005d9c <RCCEx_PLL3_Config>
 8004d42:	4603      	mov	r3, r0
 8004d44:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8004d46:	e009      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	75fb      	strb	r3, [r7, #23]
      break;
 8004d4c:	e006      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004d4e:	bf00      	nop
 8004d50:	e004      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004d52:	bf00      	nop
 8004d54:	e002      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004d56:	bf00      	nop
 8004d58:	e000      	b.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8004d5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d5c:	7dfb      	ldrb	r3, [r7, #23]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10c      	bne.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004d62:	4b05      	ldr	r3, [pc, #20]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d66:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004d70:	4901      	ldr	r1, [pc, #4]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	658b      	str	r3, [r1, #88]	; 0x58
 8004d76:	e003      	b.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8004d78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d7c:	7dfb      	ldrb	r3, [r7, #23]
 8004d7e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d02f      	beq.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004d90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d94:	d00e      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8004d96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d9a:	d814      	bhi.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x596>
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d015      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8004da0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004da4:	d10f      	bne.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004da6:	4baf      	ldr	r3, [pc, #700]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004daa:	4aae      	ldr	r2, [pc, #696]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004dac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004db0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004db2:	e00c      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	3304      	adds	r3, #4
 8004db8:	2101      	movs	r1, #1
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f000 ff3c 	bl	8005c38 <RCCEx_PLL2_Config>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8004dc4:	e003      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	75fb      	strb	r3, [r7, #23]
      break;
 8004dca:	e000      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 8004dcc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dce:	7dfb      	ldrb	r3, [r7, #23]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d109      	bne.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004dd4:	4ba3      	ldr	r3, [pc, #652]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004dd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dd8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004de0:	49a0      	ldr	r1, [pc, #640]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	650b      	str	r3, [r1, #80]	; 0x50
 8004de6:	e001      	b.n	8004dec <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004de8:	7dfb      	ldrb	r3, [r7, #23]
 8004dea:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d032      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d81b      	bhi.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8004e00:	a201      	add	r2, pc, #4	; (adr r2, 8004e08 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 8004e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e06:	bf00      	nop
 8004e08:	08004e3f 	.word	0x08004e3f
 8004e0c:	08004e19 	.word	0x08004e19
 8004e10:	08004e27 	.word	0x08004e27
 8004e14:	08004e3f 	.word	0x08004e3f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e18:	4b92      	ldr	r3, [pc, #584]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e1c:	4a91      	ldr	r2, [pc, #580]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004e1e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e22:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004e24:	e00c      	b.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	3304      	adds	r3, #4
 8004e2a:	2102      	movs	r1, #2
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f000 ff03 	bl	8005c38 <RCCEx_PLL2_Config>
 8004e32:	4603      	mov	r3, r0
 8004e34:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8004e36:	e003      	b.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	75fb      	strb	r3, [r7, #23]
      break;
 8004e3c:	e000      	b.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8004e3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004e40:	7dfb      	ldrb	r3, [r7, #23]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d109      	bne.n	8004e5a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004e46:	4b87      	ldr	r3, [pc, #540]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004e48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e4a:	f023 0203 	bic.w	r2, r3, #3
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e52:	4984      	ldr	r1, [pc, #528]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004e54:	4313      	orrs	r3, r2
 8004e56:	64cb      	str	r3, [r1, #76]	; 0x4c
 8004e58:	e001      	b.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e5a:	7dfb      	ldrb	r3, [r7, #23]
 8004e5c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	f000 8086 	beq.w	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e6c:	4b7e      	ldr	r3, [pc, #504]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a7d      	ldr	r2, [pc, #500]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004e72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e78:	f7fd fa64 	bl	8002344 <HAL_GetTick>
 8004e7c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e7e:	e009      	b.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e80:	f7fd fa60 	bl	8002344 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	2b64      	cmp	r3, #100	; 0x64
 8004e8c:	d902      	bls.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	75fb      	strb	r3, [r7, #23]
        break;
 8004e92:	e005      	b.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004e94:	4b74      	ldr	r3, [pc, #464]	; (8005068 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d0ef      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8004ea0:	7dfb      	ldrb	r3, [r7, #23]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d166      	bne.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004ea6:	4b6f      	ldr	r3, [pc, #444]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004ea8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004eb0:	4053      	eors	r3, r2
 8004eb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d013      	beq.n	8004ee2 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004eba:	4b6a      	ldr	r3, [pc, #424]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ebe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ec2:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004ec4:	4b67      	ldr	r3, [pc, #412]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004ec6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ec8:	4a66      	ldr	r2, [pc, #408]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004eca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ece:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004ed0:	4b64      	ldr	r3, [pc, #400]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ed4:	4a63      	ldr	r2, [pc, #396]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004ed6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004eda:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004edc:	4a61      	ldr	r2, [pc, #388]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004ee8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004eec:	d115      	bne.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004eee:	f7fd fa29 	bl	8002344 <HAL_GetTick>
 8004ef2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ef4:	e00b      	b.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ef6:	f7fd fa25 	bl	8002344 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d902      	bls.n	8004f0e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	75fb      	strb	r3, [r7, #23]
            break;
 8004f0c:	e005      	b.n	8004f1a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f0e:	4b55      	ldr	r3, [pc, #340]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f12:	f003 0302 	and.w	r3, r3, #2
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d0ed      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8004f1a:	7dfb      	ldrb	r3, [r7, #23]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d126      	bne.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004f26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f2e:	d10d      	bne.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8004f30:	4b4c      	ldr	r3, [pc, #304]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f32:	691b      	ldr	r3, [r3, #16]
 8004f34:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004f3e:	0919      	lsrs	r1, r3, #4
 8004f40:	4b4a      	ldr	r3, [pc, #296]	; (800506c <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8004f42:	400b      	ands	r3, r1
 8004f44:	4947      	ldr	r1, [pc, #284]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	610b      	str	r3, [r1, #16]
 8004f4a:	e005      	b.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8004f4c:	4b45      	ldr	r3, [pc, #276]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	4a44      	ldr	r2, [pc, #272]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f52:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004f56:	6113      	str	r3, [r2, #16]
 8004f58:	4b42      	ldr	r3, [pc, #264]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004f62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004f66:	493f      	ldr	r1, [pc, #252]	; (8005064 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	670b      	str	r3, [r1, #112]	; 0x70
 8004f6c:	e004      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f6e:	7dfb      	ldrb	r3, [r7, #23]
 8004f70:	75bb      	strb	r3, [r7, #22]
 8004f72:	e001      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f74:	7dfb      	ldrb	r3, [r7, #23]
 8004f76:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f003 0301 	and.w	r3, r3, #1
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f000 8085 	beq.w	8005090 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f8a:	2b28      	cmp	r3, #40	; 0x28
 8004f8c:	d866      	bhi.n	800505c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8004f8e:	a201      	add	r2, pc, #4	; (adr r2, 8004f94 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8004f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f94:	08005071 	.word	0x08005071
 8004f98:	0800505d 	.word	0x0800505d
 8004f9c:	0800505d 	.word	0x0800505d
 8004fa0:	0800505d 	.word	0x0800505d
 8004fa4:	0800505d 	.word	0x0800505d
 8004fa8:	0800505d 	.word	0x0800505d
 8004fac:	0800505d 	.word	0x0800505d
 8004fb0:	0800505d 	.word	0x0800505d
 8004fb4:	08005039 	.word	0x08005039
 8004fb8:	0800505d 	.word	0x0800505d
 8004fbc:	0800505d 	.word	0x0800505d
 8004fc0:	0800505d 	.word	0x0800505d
 8004fc4:	0800505d 	.word	0x0800505d
 8004fc8:	0800505d 	.word	0x0800505d
 8004fcc:	0800505d 	.word	0x0800505d
 8004fd0:	0800505d 	.word	0x0800505d
 8004fd4:	0800504b 	.word	0x0800504b
 8004fd8:	0800505d 	.word	0x0800505d
 8004fdc:	0800505d 	.word	0x0800505d
 8004fe0:	0800505d 	.word	0x0800505d
 8004fe4:	0800505d 	.word	0x0800505d
 8004fe8:	0800505d 	.word	0x0800505d
 8004fec:	0800505d 	.word	0x0800505d
 8004ff0:	0800505d 	.word	0x0800505d
 8004ff4:	08005071 	.word	0x08005071
 8004ff8:	0800505d 	.word	0x0800505d
 8004ffc:	0800505d 	.word	0x0800505d
 8005000:	0800505d 	.word	0x0800505d
 8005004:	0800505d 	.word	0x0800505d
 8005008:	0800505d 	.word	0x0800505d
 800500c:	0800505d 	.word	0x0800505d
 8005010:	0800505d 	.word	0x0800505d
 8005014:	08005071 	.word	0x08005071
 8005018:	0800505d 	.word	0x0800505d
 800501c:	0800505d 	.word	0x0800505d
 8005020:	0800505d 	.word	0x0800505d
 8005024:	0800505d 	.word	0x0800505d
 8005028:	0800505d 	.word	0x0800505d
 800502c:	0800505d 	.word	0x0800505d
 8005030:	0800505d 	.word	0x0800505d
 8005034:	08005071 	.word	0x08005071
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	3304      	adds	r3, #4
 800503c:	2101      	movs	r1, #1
 800503e:	4618      	mov	r0, r3
 8005040:	f000 fdfa 	bl	8005c38 <RCCEx_PLL2_Config>
 8005044:	4603      	mov	r3, r0
 8005046:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005048:	e013      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	3324      	adds	r3, #36	; 0x24
 800504e:	2101      	movs	r1, #1
 8005050:	4618      	mov	r0, r3
 8005052:	f000 fea3 	bl	8005d9c <RCCEx_PLL3_Config>
 8005056:	4603      	mov	r3, r0
 8005058:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800505a:	e00a      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	75fb      	strb	r3, [r7, #23]
      break;
 8005060:	e007      	b.n	8005072 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8005062:	bf00      	nop
 8005064:	58024400 	.word	0x58024400
 8005068:	58024800 	.word	0x58024800
 800506c:	00ffffcf 	.word	0x00ffffcf
      break;
 8005070:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005072:	7dfb      	ldrb	r3, [r7, #23]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d109      	bne.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005078:	4b96      	ldr	r3, [pc, #600]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800507a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800507c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005084:	4993      	ldr	r1, [pc, #588]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005086:	4313      	orrs	r3, r2
 8005088:	654b      	str	r3, [r1, #84]	; 0x54
 800508a:	e001      	b.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800508c:	7dfb      	ldrb	r3, [r7, #23]
 800508e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0302 	and.w	r3, r3, #2
 8005098:	2b00      	cmp	r3, #0
 800509a:	d038      	beq.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80050a0:	2b05      	cmp	r3, #5
 80050a2:	d821      	bhi.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 80050a4:	a201      	add	r2, pc, #4	; (adr r2, 80050ac <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 80050a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050aa:	bf00      	nop
 80050ac:	080050ef 	.word	0x080050ef
 80050b0:	080050c5 	.word	0x080050c5
 80050b4:	080050d7 	.word	0x080050d7
 80050b8:	080050ef 	.word	0x080050ef
 80050bc:	080050ef 	.word	0x080050ef
 80050c0:	080050ef 	.word	0x080050ef
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	3304      	adds	r3, #4
 80050c8:	2101      	movs	r1, #1
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 fdb4 	bl	8005c38 <RCCEx_PLL2_Config>
 80050d0:	4603      	mov	r3, r0
 80050d2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80050d4:	e00c      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	3324      	adds	r3, #36	; 0x24
 80050da:	2101      	movs	r1, #1
 80050dc:	4618      	mov	r0, r3
 80050de:	f000 fe5d 	bl	8005d9c <RCCEx_PLL3_Config>
 80050e2:	4603      	mov	r3, r0
 80050e4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80050e6:	e003      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	75fb      	strb	r3, [r7, #23]
      break;
 80050ec:	e000      	b.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 80050ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80050f0:	7dfb      	ldrb	r3, [r7, #23]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d109      	bne.n	800510a <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80050f6:	4b77      	ldr	r3, [pc, #476]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80050f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050fa:	f023 0207 	bic.w	r2, r3, #7
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005102:	4974      	ldr	r1, [pc, #464]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005104:	4313      	orrs	r3, r2
 8005106:	654b      	str	r3, [r1, #84]	; 0x54
 8005108:	e001      	b.n	800510e <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510a:	7dfb      	ldrb	r3, [r7, #23]
 800510c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f003 0304 	and.w	r3, r3, #4
 8005116:	2b00      	cmp	r3, #0
 8005118:	d03a      	beq.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005120:	2b05      	cmp	r3, #5
 8005122:	d821      	bhi.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8005124:	a201      	add	r2, pc, #4	; (adr r2, 800512c <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8005126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512a:	bf00      	nop
 800512c:	0800516f 	.word	0x0800516f
 8005130:	08005145 	.word	0x08005145
 8005134:	08005157 	.word	0x08005157
 8005138:	0800516f 	.word	0x0800516f
 800513c:	0800516f 	.word	0x0800516f
 8005140:	0800516f 	.word	0x0800516f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	3304      	adds	r3, #4
 8005148:	2101      	movs	r1, #1
 800514a:	4618      	mov	r0, r3
 800514c:	f000 fd74 	bl	8005c38 <RCCEx_PLL2_Config>
 8005150:	4603      	mov	r3, r0
 8005152:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005154:	e00c      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	3324      	adds	r3, #36	; 0x24
 800515a:	2101      	movs	r1, #1
 800515c:	4618      	mov	r0, r3
 800515e:	f000 fe1d 	bl	8005d9c <RCCEx_PLL3_Config>
 8005162:	4603      	mov	r3, r0
 8005164:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005166:	e003      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	75fb      	strb	r3, [r7, #23]
      break;
 800516c:	e000      	b.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 800516e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005170:	7dfb      	ldrb	r3, [r7, #23]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d10a      	bne.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005176:	4b57      	ldr	r3, [pc, #348]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800517a:	f023 0207 	bic.w	r2, r3, #7
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005184:	4953      	ldr	r1, [pc, #332]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8005186:	4313      	orrs	r3, r2
 8005188:	658b      	str	r3, [r1, #88]	; 0x58
 800518a:	e001      	b.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800518c:	7dfb      	ldrb	r3, [r7, #23]
 800518e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0320 	and.w	r3, r3, #32
 8005198:	2b00      	cmp	r3, #0
 800519a:	d04b      	beq.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80051a6:	d02e      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 80051a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80051ac:	d828      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80051ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b2:	d02a      	beq.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 80051b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b8:	d822      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80051ba:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80051be:	d026      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 80051c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80051c4:	d81c      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80051c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051ca:	d010      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x9be>
 80051cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80051d0:	d816      	bhi.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d01d      	beq.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 80051d6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80051da:	d111      	bne.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	3304      	adds	r3, #4
 80051e0:	2100      	movs	r1, #0
 80051e2:	4618      	mov	r0, r3
 80051e4:	f000 fd28 	bl	8005c38 <RCCEx_PLL2_Config>
 80051e8:	4603      	mov	r3, r0
 80051ea:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80051ec:	e012      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	3324      	adds	r3, #36	; 0x24
 80051f2:	2102      	movs	r1, #2
 80051f4:	4618      	mov	r0, r3
 80051f6:	f000 fdd1 	bl	8005d9c <RCCEx_PLL3_Config>
 80051fa:	4603      	mov	r3, r0
 80051fc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80051fe:	e009      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	75fb      	strb	r3, [r7, #23]
      break;
 8005204:	e006      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8005206:	bf00      	nop
 8005208:	e004      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800520a:	bf00      	nop
 800520c:	e002      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800520e:	bf00      	nop
 8005210:	e000      	b.n	8005214 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8005212:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005214:	7dfb      	ldrb	r3, [r7, #23]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10a      	bne.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800521a:	4b2e      	ldr	r3, [pc, #184]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800521c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800521e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005228:	492a      	ldr	r1, [pc, #168]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800522a:	4313      	orrs	r3, r2
 800522c:	654b      	str	r3, [r1, #84]	; 0x54
 800522e:	e001      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005230:	7dfb      	ldrb	r3, [r7, #23]
 8005232:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800523c:	2b00      	cmp	r3, #0
 800523e:	d04d      	beq.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005246:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800524a:	d02e      	beq.n	80052aa <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800524c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005250:	d828      	bhi.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8005252:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005256:	d02a      	beq.n	80052ae <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005258:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800525c:	d822      	bhi.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800525e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005262:	d026      	beq.n	80052b2 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8005264:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005268:	d81c      	bhi.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800526a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800526e:	d010      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8005270:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005274:	d816      	bhi.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8005276:	2b00      	cmp	r3, #0
 8005278:	d01d      	beq.n	80052b6 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 800527a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800527e:	d111      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	3304      	adds	r3, #4
 8005284:	2100      	movs	r1, #0
 8005286:	4618      	mov	r0, r3
 8005288:	f000 fcd6 	bl	8005c38 <RCCEx_PLL2_Config>
 800528c:	4603      	mov	r3, r0
 800528e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005290:	e012      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	3324      	adds	r3, #36	; 0x24
 8005296:	2102      	movs	r1, #2
 8005298:	4618      	mov	r0, r3
 800529a:	f000 fd7f 	bl	8005d9c <RCCEx_PLL3_Config>
 800529e:	4603      	mov	r3, r0
 80052a0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80052a2:	e009      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	75fb      	strb	r3, [r7, #23]
      break;
 80052a8:	e006      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80052aa:	bf00      	nop
 80052ac:	e004      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80052ae:	bf00      	nop
 80052b0:	e002      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80052b2:	bf00      	nop
 80052b4:	e000      	b.n	80052b8 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 80052b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052b8:	7dfb      	ldrb	r3, [r7, #23]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d10c      	bne.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80052be:	4b05      	ldr	r3, [pc, #20]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80052c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052c2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80052cc:	4901      	ldr	r1, [pc, #4]	; (80052d4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 80052ce:	4313      	orrs	r3, r2
 80052d0:	658b      	str	r3, [r1, #88]	; 0x58
 80052d2:	e003      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0xaac>
 80052d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052d8:	7dfb      	ldrb	r3, [r7, #23]
 80052da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d04b      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80052ee:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80052f2:	d02e      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 80052f4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 80052f8:	d828      	bhi.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 80052fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052fe:	d02a      	beq.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8005300:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005304:	d822      	bhi.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005306:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800530a:	d026      	beq.n	800535a <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 800530c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005310:	d81c      	bhi.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8005312:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005316:	d010      	beq.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8005318:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800531c:	d816      	bhi.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800531e:	2b00      	cmp	r3, #0
 8005320:	d01d      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8005322:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005326:	d111      	bne.n	800534c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	3304      	adds	r3, #4
 800532c:	2100      	movs	r1, #0
 800532e:	4618      	mov	r0, r3
 8005330:	f000 fc82 	bl	8005c38 <RCCEx_PLL2_Config>
 8005334:	4603      	mov	r3, r0
 8005336:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005338:	e012      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	3324      	adds	r3, #36	; 0x24
 800533e:	2102      	movs	r1, #2
 8005340:	4618      	mov	r0, r3
 8005342:	f000 fd2b 	bl	8005d9c <RCCEx_PLL3_Config>
 8005346:	4603      	mov	r3, r0
 8005348:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800534a:	e009      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	75fb      	strb	r3, [r7, #23]
      break;
 8005350:	e006      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005352:	bf00      	nop
 8005354:	e004      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8005356:	bf00      	nop
 8005358:	e002      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800535a:	bf00      	nop
 800535c:	e000      	b.n	8005360 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800535e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005360:	7dfb      	ldrb	r3, [r7, #23]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10a      	bne.n	800537c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005366:	4b9d      	ldr	r3, [pc, #628]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800536a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005374:	4999      	ldr	r1, [pc, #612]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005376:	4313      	orrs	r3, r2
 8005378:	658b      	str	r3, [r1, #88]	; 0x58
 800537a:	e001      	b.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800537c:	7dfb      	ldrb	r3, [r7, #23]
 800537e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0308 	and.w	r3, r3, #8
 8005388:	2b00      	cmp	r3, #0
 800538a:	d01a      	beq.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005392:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005396:	d10a      	bne.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	3324      	adds	r3, #36	; 0x24
 800539c:	2102      	movs	r1, #2
 800539e:	4618      	mov	r0, r3
 80053a0:	f000 fcfc 	bl	8005d9c <RCCEx_PLL3_Config>
 80053a4:	4603      	mov	r3, r0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d001      	beq.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 80053aa:	2301      	movs	r3, #1
 80053ac:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80053ae:	4b8b      	ldr	r3, [pc, #556]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80053b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053b2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80053bc:	4987      	ldr	r1, [pc, #540]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80053be:	4313      	orrs	r3, r2
 80053c0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0310 	and.w	r3, r3, #16
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d01a      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053d8:	d10a      	bne.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	3324      	adds	r3, #36	; 0x24
 80053de:	2102      	movs	r1, #2
 80053e0:	4618      	mov	r0, r3
 80053e2:	f000 fcdb 	bl	8005d9c <RCCEx_PLL3_Config>
 80053e6:	4603      	mov	r3, r0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d001      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 80053ec:	2301      	movs	r3, #1
 80053ee:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80053f0:	4b7a      	ldr	r3, [pc, #488]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80053f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053fe:	4977      	ldr	r1, [pc, #476]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005400:	4313      	orrs	r3, r2
 8005402:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800540c:	2b00      	cmp	r3, #0
 800540e:	d034      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005416:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800541a:	d01d      	beq.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800541c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005420:	d817      	bhi.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8005426:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800542a:	d009      	beq.n	8005440 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 800542c:	e011      	b.n	8005452 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	3304      	adds	r3, #4
 8005432:	2100      	movs	r1, #0
 8005434:	4618      	mov	r0, r3
 8005436:	f000 fbff 	bl	8005c38 <RCCEx_PLL2_Config>
 800543a:	4603      	mov	r3, r0
 800543c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800543e:	e00c      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	3324      	adds	r3, #36	; 0x24
 8005444:	2102      	movs	r1, #2
 8005446:	4618      	mov	r0, r3
 8005448:	f000 fca8 	bl	8005d9c <RCCEx_PLL3_Config>
 800544c:	4603      	mov	r3, r0
 800544e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005450:	e003      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	75fb      	strb	r3, [r7, #23]
      break;
 8005456:	e000      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8005458:	bf00      	nop
    }

    if(ret == HAL_OK)
 800545a:	7dfb      	ldrb	r3, [r7, #23]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d10a      	bne.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005460:	4b5e      	ldr	r3, [pc, #376]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005462:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005464:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800546e:	495b      	ldr	r1, [pc, #364]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005470:	4313      	orrs	r3, r2
 8005472:	658b      	str	r3, [r1, #88]	; 0x58
 8005474:	e001      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005476:	7dfb      	ldrb	r3, [r7, #23]
 8005478:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d033      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800548c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005490:	d01c      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8005492:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005496:	d816      	bhi.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8005498:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800549c:	d003      	beq.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 800549e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80054a2:	d007      	beq.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 80054a4:	e00f      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054a6:	4b4d      	ldr	r3, [pc, #308]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80054a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054aa:	4a4c      	ldr	r2, [pc, #304]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80054ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054b0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80054b2:	e00c      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	3324      	adds	r3, #36	; 0x24
 80054b8:	2101      	movs	r1, #1
 80054ba:	4618      	mov	r0, r3
 80054bc:	f000 fc6e 	bl	8005d9c <RCCEx_PLL3_Config>
 80054c0:	4603      	mov	r3, r0
 80054c2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80054c4:	e003      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	75fb      	strb	r3, [r7, #23]
      break;
 80054ca:	e000      	b.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 80054cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054ce:	7dfb      	ldrb	r3, [r7, #23]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d10a      	bne.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054d4:	4b41      	ldr	r3, [pc, #260]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80054d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054d8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80054e2:	493e      	ldr	r1, [pc, #248]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80054e4:	4313      	orrs	r3, r2
 80054e6:	654b      	str	r3, [r1, #84]	; 0x54
 80054e8:	e001      	b.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ea:	7dfb      	ldrb	r3, [r7, #23]
 80054ec:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d029      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d003      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8005502:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005506:	d007      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8005508:	e00f      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800550a:	4b34      	ldr	r3, [pc, #208]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800550c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800550e:	4a33      	ldr	r2, [pc, #204]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005510:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005514:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005516:	e00b      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	3304      	adds	r3, #4
 800551c:	2102      	movs	r1, #2
 800551e:	4618      	mov	r0, r3
 8005520:	f000 fb8a 	bl	8005c38 <RCCEx_PLL2_Config>
 8005524:	4603      	mov	r3, r0
 8005526:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005528:	e002      	b.n	8005530 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	75fb      	strb	r3, [r7, #23]
      break;
 800552e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005530:	7dfb      	ldrb	r3, [r7, #23]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d109      	bne.n	800554a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005536:	4b29      	ldr	r3, [pc, #164]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800553a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005542:	4926      	ldr	r1, [pc, #152]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8005544:	4313      	orrs	r3, r2
 8005546:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005548:	e001      	b.n	800554e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800554a:	7dfb      	ldrb	r3, [r7, #23]
 800554c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	3324      	adds	r3, #36	; 0x24
 800555e:	2102      	movs	r1, #2
 8005560:	4618      	mov	r0, r3
 8005562:	f000 fc1b 	bl	8005d9c <RCCEx_PLL3_Config>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d001      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 800556c:	2301      	movs	r3, #1
 800556e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005578:	2b00      	cmp	r3, #0
 800557a:	d033      	beq.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005580:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005584:	d017      	beq.n	80055b6 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8005586:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800558a:	d811      	bhi.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800558c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005590:	d013      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8005592:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005596:	d80b      	bhi.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8005598:	2b00      	cmp	r3, #0
 800559a:	d010      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 800559c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055a0:	d106      	bne.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80055a2:	4b0e      	ldr	r3, [pc, #56]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80055a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a6:	4a0d      	ldr	r2, [pc, #52]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80055a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055ac:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 80055ae:	e007      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055b0:	2301      	movs	r3, #1
 80055b2:	75fb      	strb	r3, [r7, #23]
      break;
 80055b4:	e004      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80055b6:	bf00      	nop
 80055b8:	e002      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80055ba:	bf00      	nop
 80055bc:	e000      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 80055be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055c0:	7dfb      	ldrb	r3, [r7, #23]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d10c      	bne.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80055c6:	4b05      	ldr	r3, [pc, #20]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80055c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055d2:	4902      	ldr	r1, [pc, #8]	; (80055dc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	654b      	str	r3, [r1, #84]	; 0x54
 80055d8:	e004      	b.n	80055e4 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80055da:	bf00      	nop
 80055dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055e0:	7dfb      	ldrb	r3, [r7, #23]
 80055e2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d008      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80055f0:	4b31      	ldr	r3, [pc, #196]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80055f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055f4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055fc:	492e      	ldr	r1, [pc, #184]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80055fe:	4313      	orrs	r3, r2
 8005600:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d009      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800560e:	4b2a      	ldr	r3, [pc, #168]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005610:	691b      	ldr	r3, [r3, #16]
 8005612:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800561c:	4926      	ldr	r1, [pc, #152]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800561e:	4313      	orrs	r3, r2
 8005620:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d008      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800562e:	4b22      	ldr	r3, [pc, #136]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005630:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005632:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800563a:	491f      	ldr	r1, [pc, #124]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800563c:	4313      	orrs	r3, r2
 800563e:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00d      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800564c:	4b1a      	ldr	r3, [pc, #104]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800564e:	691b      	ldr	r3, [r3, #16]
 8005650:	4a19      	ldr	r2, [pc, #100]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005652:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005656:	6113      	str	r3, [r2, #16]
 8005658:	4b17      	ldr	r3, [pc, #92]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800565a:	691a      	ldr	r2, [r3, #16]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8005662:	4915      	ldr	r1, [pc, #84]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005664:	4313      	orrs	r3, r2
 8005666:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b00      	cmp	r3, #0
 800566e:	da08      	bge.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005670:	4b11      	ldr	r3, [pc, #68]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005672:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005674:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800567c:	490e      	ldr	r1, [pc, #56]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800567e:	4313      	orrs	r3, r2
 8005680:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d009      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800568e:	4b0a      	ldr	r3, [pc, #40]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8005690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005692:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800569c:	4906      	ldr	r1, [pc, #24]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80056a2:	7dbb      	ldrb	r3, [r7, #22]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d101      	bne.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 80056a8:	2300      	movs	r3, #0
 80056aa:	e000      	b.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 80056ac:	2301      	movs	r3, #1
}
 80056ae:	4618      	mov	r0, r3
 80056b0:	3718      	adds	r7, #24
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	58024400 	.word	0x58024400

080056bc <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80056c0:	f7ff f85a 	bl	8004778 <HAL_RCC_GetHCLKFreq>
 80056c4:	4602      	mov	r2, r0
 80056c6:	4b06      	ldr	r3, [pc, #24]	; (80056e0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	091b      	lsrs	r3, r3, #4
 80056cc:	f003 0307 	and.w	r3, r3, #7
 80056d0:	4904      	ldr	r1, [pc, #16]	; (80056e4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80056d2:	5ccb      	ldrb	r3, [r1, r3]
 80056d4:	f003 031f 	and.w	r3, r3, #31
 80056d8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80056dc:	4618      	mov	r0, r3
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	58024400 	.word	0x58024400
 80056e4:	0800e730 	.word	0x0800e730

080056e8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b089      	sub	sp, #36	; 0x24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80056f0:	4ba1      	ldr	r3, [pc, #644]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056f4:	f003 0303 	and.w	r3, r3, #3
 80056f8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80056fa:	4b9f      	ldr	r3, [pc, #636]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80056fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056fe:	0b1b      	lsrs	r3, r3, #12
 8005700:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005704:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005706:	4b9c      	ldr	r3, [pc, #624]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800570a:	091b      	lsrs	r3, r3, #4
 800570c:	f003 0301 	and.w	r3, r3, #1
 8005710:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8005712:	4b99      	ldr	r3, [pc, #612]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005716:	08db      	lsrs	r3, r3, #3
 8005718:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800571c:	693a      	ldr	r2, [r7, #16]
 800571e:	fb02 f303 	mul.w	r3, r2, r3
 8005722:	ee07 3a90 	vmov	s15, r3
 8005726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800572a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	2b00      	cmp	r3, #0
 8005732:	f000 8111 	beq.w	8005958 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	2b02      	cmp	r3, #2
 800573a:	f000 8083 	beq.w	8005844 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	2b02      	cmp	r3, #2
 8005742:	f200 80a1 	bhi.w	8005888 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d003      	beq.n	8005754 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d056      	beq.n	8005800 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005752:	e099      	b.n	8005888 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005754:	4b88      	ldr	r3, [pc, #544]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0320 	and.w	r3, r3, #32
 800575c:	2b00      	cmp	r3, #0
 800575e:	d02d      	beq.n	80057bc <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005760:	4b85      	ldr	r3, [pc, #532]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	08db      	lsrs	r3, r3, #3
 8005766:	f003 0303 	and.w	r3, r3, #3
 800576a:	4a84      	ldr	r2, [pc, #528]	; (800597c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800576c:	fa22 f303 	lsr.w	r3, r2, r3
 8005770:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	ee07 3a90 	vmov	s15, r3
 8005778:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	ee07 3a90 	vmov	s15, r3
 8005782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005786:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800578a:	4b7b      	ldr	r3, [pc, #492]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800578c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005792:	ee07 3a90 	vmov	s15, r3
 8005796:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800579a:	ed97 6a03 	vldr	s12, [r7, #12]
 800579e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005980 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80057ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057b6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80057ba:	e087      	b.n	80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	ee07 3a90 	vmov	s15, r3
 80057c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80057c6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005984 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80057ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80057ce:	4b6a      	ldr	r3, [pc, #424]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80057d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057d6:	ee07 3a90 	vmov	s15, r3
 80057da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80057de:	ed97 6a03 	vldr	s12, [r7, #12]
 80057e2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005980 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80057e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80057ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80057ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80057f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80057f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057fa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80057fe:	e065      	b.n	80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	ee07 3a90 	vmov	s15, r3
 8005806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800580a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800580e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005812:	4b59      	ldr	r3, [pc, #356]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005816:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800581a:	ee07 3a90 	vmov	s15, r3
 800581e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005822:	ed97 6a03 	vldr	s12, [r7, #12]
 8005826:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005980 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800582a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800582e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005832:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005836:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800583a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800583e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005842:	e043      	b.n	80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	ee07 3a90 	vmov	s15, r3
 800584a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800584e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800598c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005856:	4b48      	ldr	r3, [pc, #288]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800585a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800585e:	ee07 3a90 	vmov	s15, r3
 8005862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005866:	ed97 6a03 	vldr	s12, [r7, #12]
 800586a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005980 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800586e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005876:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800587a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800587e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005882:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005886:	e021      	b.n	80058cc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	ee07 3a90 	vmov	s15, r3
 800588e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005892:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005988 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800589a:	4b37      	ldr	r3, [pc, #220]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800589c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800589e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058a2:	ee07 3a90 	vmov	s15, r3
 80058a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80058aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80058ae:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005980 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80058b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80058b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80058ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80058be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80058c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80058ca:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80058cc:	4b2a      	ldr	r3, [pc, #168]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d0:	0a5b      	lsrs	r3, r3, #9
 80058d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80058d6:	ee07 3a90 	vmov	s15, r3
 80058da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80058e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80058e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80058ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058f2:	ee17 2a90 	vmov	r2, s15
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80058fa:	4b1f      	ldr	r3, [pc, #124]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80058fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fe:	0c1b      	lsrs	r3, r3, #16
 8005900:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005904:	ee07 3a90 	vmov	s15, r3
 8005908:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800590c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005910:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005914:	edd7 6a07 	vldr	s13, [r7, #28]
 8005918:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800591c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005920:	ee17 2a90 	vmov	r2, s15
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8005928:	4b13      	ldr	r3, [pc, #76]	; (8005978 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800592a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800592c:	0e1b      	lsrs	r3, r3, #24
 800592e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005932:	ee07 3a90 	vmov	s15, r3
 8005936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800593a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800593e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005942:	edd7 6a07 	vldr	s13, [r7, #28]
 8005946:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800594a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800594e:	ee17 2a90 	vmov	r2, s15
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005956:	e008      	b.n	800596a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2200      	movs	r2, #0
 8005962:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	2200      	movs	r2, #0
 8005968:	609a      	str	r2, [r3, #8]
}
 800596a:	bf00      	nop
 800596c:	3724      	adds	r7, #36	; 0x24
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	58024400 	.word	0x58024400
 800597c:	03d09000 	.word	0x03d09000
 8005980:	46000000 	.word	0x46000000
 8005984:	4c742400 	.word	0x4c742400
 8005988:	4a742400 	.word	0x4a742400
 800598c:	4af42400 	.word	0x4af42400

08005990 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8005990:	b480      	push	{r7}
 8005992:	b089      	sub	sp, #36	; 0x24
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005998:	4ba1      	ldr	r3, [pc, #644]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800599a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800599c:	f003 0303 	and.w	r3, r3, #3
 80059a0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80059a2:	4b9f      	ldr	r3, [pc, #636]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a6:	0d1b      	lsrs	r3, r3, #20
 80059a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059ac:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80059ae:	4b9c      	ldr	r3, [pc, #624]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059b2:	0a1b      	lsrs	r3, r3, #8
 80059b4:	f003 0301 	and.w	r3, r3, #1
 80059b8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80059ba:	4b99      	ldr	r3, [pc, #612]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059be:	08db      	lsrs	r3, r3, #3
 80059c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80059c4:	693a      	ldr	r2, [r7, #16]
 80059c6:	fb02 f303 	mul.w	r3, r2, r3
 80059ca:	ee07 3a90 	vmov	s15, r3
 80059ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059d2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 8111 	beq.w	8005c00 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	2b02      	cmp	r3, #2
 80059e2:	f000 8083 	beq.w	8005aec <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	f200 80a1 	bhi.w	8005b30 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d003      	beq.n	80059fc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	2b01      	cmp	r3, #1
 80059f8:	d056      	beq.n	8005aa8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80059fa:	e099      	b.n	8005b30 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80059fc:	4b88      	ldr	r3, [pc, #544]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f003 0320 	and.w	r3, r3, #32
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d02d      	beq.n	8005a64 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005a08:	4b85      	ldr	r3, [pc, #532]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	08db      	lsrs	r3, r3, #3
 8005a0e:	f003 0303 	and.w	r3, r3, #3
 8005a12:	4a84      	ldr	r2, [pc, #528]	; (8005c24 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005a14:	fa22 f303 	lsr.w	r3, r2, r3
 8005a18:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	ee07 3a90 	vmov	s15, r3
 8005a20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	ee07 3a90 	vmov	s15, r3
 8005a2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a32:	4b7b      	ldr	r3, [pc, #492]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a3a:	ee07 3a90 	vmov	s15, r3
 8005a3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a42:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a46:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005c28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a52:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a5e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8005a62:	e087      	b.n	8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	ee07 3a90 	vmov	s15, r3
 8005a6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005a6e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005c2c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005a76:	4b6a      	ldr	r3, [pc, #424]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a7e:	ee07 3a90 	vmov	s15, r3
 8005a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005a86:	ed97 6a03 	vldr	s12, [r7, #12]
 8005a8a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005c28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005a96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aa2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005aa6:	e065      	b.n	8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	ee07 3a90 	vmov	s15, r3
 8005aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ab2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005c30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005aba:	4b59      	ldr	r3, [pc, #356]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ac2:	ee07 3a90 	vmov	s15, r3
 8005ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005aca:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ace:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005c28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ada:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ae6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005aea:	e043      	b.n	8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	ee07 3a90 	vmov	s15, r3
 8005af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005af6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8005c34 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005afe:	4b48      	ldr	r3, [pc, #288]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b06:	ee07 3a90 	vmov	s15, r3
 8005b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b12:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005c28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b2a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005b2e:	e021      	b.n	8005b74 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	ee07 3a90 	vmov	s15, r3
 8005b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b3a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005c30 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005b42:	4b37      	ldr	r3, [pc, #220]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b4a:	ee07 3a90 	vmov	s15, r3
 8005b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005b52:	ed97 6a03 	vldr	s12, [r7, #12]
 8005b56:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005c28 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005b62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b6e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005b72:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8005b74:	4b2a      	ldr	r3, [pc, #168]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b78:	0a5b      	lsrs	r3, r3, #9
 8005b7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b7e:	ee07 3a90 	vmov	s15, r3
 8005b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005b86:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005b8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005b8e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005b92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005b9a:	ee17 2a90 	vmov	r2, s15
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8005ba2:	4b1f      	ldr	r3, [pc, #124]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba6:	0c1b      	lsrs	r3, r3, #16
 8005ba8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bac:	ee07 3a90 	vmov	s15, r3
 8005bb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005bb4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005bb8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005bbc:	edd7 6a07 	vldr	s13, [r7, #28]
 8005bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bc8:	ee17 2a90 	vmov	r2, s15
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8005bd0:	4b13      	ldr	r3, [pc, #76]	; (8005c20 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd4:	0e1b      	lsrs	r3, r3, #24
 8005bd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005bda:	ee07 3a90 	vmov	s15, r3
 8005bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005be2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005be6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005bea:	edd7 6a07 	vldr	s13, [r7, #28]
 8005bee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bf2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005bf6:	ee17 2a90 	vmov	r2, s15
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005bfe:	e008      	b.n	8005c12 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	609a      	str	r2, [r3, #8]
}
 8005c12:	bf00      	nop
 8005c14:	3724      	adds	r7, #36	; 0x24
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	58024400 	.word	0x58024400
 8005c24:	03d09000 	.word	0x03d09000
 8005c28:	46000000 	.word	0x46000000
 8005c2c:	4c742400 	.word	0x4c742400
 8005c30:	4a742400 	.word	0x4a742400
 8005c34:	4af42400 	.word	0x4af42400

08005c38 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
 8005c40:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c42:	2300      	movs	r3, #0
 8005c44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005c46:	4b53      	ldr	r3, [pc, #332]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c4a:	f003 0303 	and.w	r3, r3, #3
 8005c4e:	2b03      	cmp	r3, #3
 8005c50:	d101      	bne.n	8005c56 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e099      	b.n	8005d8a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005c56:	4b4f      	ldr	r3, [pc, #316]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a4e      	ldr	r2, [pc, #312]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005c5c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005c60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c62:	f7fc fb6f 	bl	8002344 <HAL_GetTick>
 8005c66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005c68:	e008      	b.n	8005c7c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005c6a:	f7fc fb6b 	bl	8002344 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	1ad3      	subs	r3, r2, r3
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d901      	bls.n	8005c7c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e086      	b.n	8005d8a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005c7c:	4b45      	ldr	r3, [pc, #276]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d1f0      	bne.n	8005c6a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8005c88:	4b42      	ldr	r3, [pc, #264]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c8c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	031b      	lsls	r3, r3, #12
 8005c96:	493f      	ldr	r1, [pc, #252]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	628b      	str	r3, [r1, #40]	; 0x28
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	3b01      	subs	r3, #1
 8005cac:	025b      	lsls	r3, r3, #9
 8005cae:	b29b      	uxth	r3, r3
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	041b      	lsls	r3, r3, #16
 8005cba:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005cbe:	431a      	orrs	r2, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	061b      	lsls	r3, r3, #24
 8005cc8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005ccc:	4931      	ldr	r1, [pc, #196]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005cd2:	4b30      	ldr	r3, [pc, #192]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cd6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	695b      	ldr	r3, [r3, #20]
 8005cde:	492d      	ldr	r1, [pc, #180]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005ce4:	4b2b      	ldr	r3, [pc, #172]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce8:	f023 0220 	bic.w	r2, r3, #32
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	699b      	ldr	r3, [r3, #24]
 8005cf0:	4928      	ldr	r1, [pc, #160]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005cf6:	4b27      	ldr	r3, [pc, #156]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cfa:	4a26      	ldr	r2, [pc, #152]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005cfc:	f023 0310 	bic.w	r3, r3, #16
 8005d00:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005d02:	4b24      	ldr	r3, [pc, #144]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d04:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005d06:	4b24      	ldr	r3, [pc, #144]	; (8005d98 <RCCEx_PLL2_Config+0x160>)
 8005d08:	4013      	ands	r3, r2
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	69d2      	ldr	r2, [r2, #28]
 8005d0e:	00d2      	lsls	r2, r2, #3
 8005d10:	4920      	ldr	r1, [pc, #128]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d12:	4313      	orrs	r3, r2
 8005d14:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005d16:	4b1f      	ldr	r3, [pc, #124]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d1a:	4a1e      	ldr	r2, [pc, #120]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d1c:	f043 0310 	orr.w	r3, r3, #16
 8005d20:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d106      	bne.n	8005d36 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005d28:	4b1a      	ldr	r3, [pc, #104]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d2c:	4a19      	ldr	r2, [pc, #100]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005d32:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005d34:	e00f      	b.n	8005d56 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	2b01      	cmp	r3, #1
 8005d3a:	d106      	bne.n	8005d4a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005d3c:	4b15      	ldr	r3, [pc, #84]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d40:	4a14      	ldr	r2, [pc, #80]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d46:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005d48:	e005      	b.n	8005d56 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005d4a:	4b12      	ldr	r3, [pc, #72]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d4e:	4a11      	ldr	r2, [pc, #68]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005d54:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005d56:	4b0f      	ldr	r3, [pc, #60]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a0e      	ldr	r2, [pc, #56]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d5c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005d60:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d62:	f7fc faef 	bl	8002344 <HAL_GetTick>
 8005d66:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005d68:	e008      	b.n	8005d7c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8005d6a:	f7fc faeb 	bl	8002344 <HAL_GetTick>
 8005d6e:	4602      	mov	r2, r0
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	1ad3      	subs	r3, r2, r3
 8005d74:	2b02      	cmp	r3, #2
 8005d76:	d901      	bls.n	8005d7c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005d78:	2303      	movs	r3, #3
 8005d7a:	e006      	b.n	8005d8a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005d7c:	4b05      	ldr	r3, [pc, #20]	; (8005d94 <RCCEx_PLL2_Config+0x15c>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d0f0      	beq.n	8005d6a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005d88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	3710      	adds	r7, #16
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	bd80      	pop	{r7, pc}
 8005d92:	bf00      	nop
 8005d94:	58024400 	.word	0x58024400
 8005d98:	ffff0007 	.word	0xffff0007

08005d9c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b084      	sub	sp, #16
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005da6:	2300      	movs	r3, #0
 8005da8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005daa:	4b53      	ldr	r3, [pc, #332]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dae:	f003 0303 	and.w	r3, r3, #3
 8005db2:	2b03      	cmp	r3, #3
 8005db4:	d101      	bne.n	8005dba <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005db6:	2301      	movs	r3, #1
 8005db8:	e099      	b.n	8005eee <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005dba:	4b4f      	ldr	r3, [pc, #316]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a4e      	ldr	r2, [pc, #312]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005dc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005dc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dc6:	f7fc fabd 	bl	8002344 <HAL_GetTick>
 8005dca:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005dcc:	e008      	b.n	8005de0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005dce:	f7fc fab9 	bl	8002344 <HAL_GetTick>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	2b02      	cmp	r3, #2
 8005dda:	d901      	bls.n	8005de0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005ddc:	2303      	movs	r3, #3
 8005dde:	e086      	b.n	8005eee <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005de0:	4b45      	ldr	r3, [pc, #276]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d1f0      	bne.n	8005dce <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005dec:	4b42      	ldr	r3, [pc, #264]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005dee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005df0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	051b      	lsls	r3, r3, #20
 8005dfa:	493f      	ldr	r1, [pc, #252]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	628b      	str	r3, [r1, #40]	; 0x28
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	685b      	ldr	r3, [r3, #4]
 8005e04:	3b01      	subs	r3, #1
 8005e06:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	3b01      	subs	r3, #1
 8005e10:	025b      	lsls	r3, r3, #9
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	431a      	orrs	r2, r3
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	041b      	lsls	r3, r3, #16
 8005e1e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005e22:	431a      	orrs	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	691b      	ldr	r3, [r3, #16]
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	061b      	lsls	r3, r3, #24
 8005e2c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005e30:	4931      	ldr	r1, [pc, #196]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e32:	4313      	orrs	r3, r2
 8005e34:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005e36:	4b30      	ldr	r3, [pc, #192]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	492d      	ldr	r1, [pc, #180]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e44:	4313      	orrs	r3, r2
 8005e46:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005e48:	4b2b      	ldr	r3, [pc, #172]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e4c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	699b      	ldr	r3, [r3, #24]
 8005e54:	4928      	ldr	r1, [pc, #160]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e56:	4313      	orrs	r3, r2
 8005e58:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005e5a:	4b27      	ldr	r3, [pc, #156]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e5e:	4a26      	ldr	r2, [pc, #152]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e64:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005e66:	4b24      	ldr	r3, [pc, #144]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e6a:	4b24      	ldr	r3, [pc, #144]	; (8005efc <RCCEx_PLL3_Config+0x160>)
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	69d2      	ldr	r2, [r2, #28]
 8005e72:	00d2      	lsls	r2, r2, #3
 8005e74:	4920      	ldr	r1, [pc, #128]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e76:	4313      	orrs	r3, r2
 8005e78:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005e7a:	4b1f      	ldr	r3, [pc, #124]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e7e:	4a1e      	ldr	r2, [pc, #120]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e84:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d106      	bne.n	8005e9a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005e8c:	4b1a      	ldr	r3, [pc, #104]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e90:	4a19      	ldr	r2, [pc, #100]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005e92:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005e96:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005e98:	e00f      	b.n	8005eba <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d106      	bne.n	8005eae <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005ea0:	4b15      	ldr	r3, [pc, #84]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea4:	4a14      	ldr	r2, [pc, #80]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005ea6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005eaa:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005eac:	e005      	b.n	8005eba <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005eae:	4b12      	ldr	r3, [pc, #72]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb2:	4a11      	ldr	r2, [pc, #68]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005eb4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005eb8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005eba:	4b0f      	ldr	r3, [pc, #60]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a0e      	ldr	r2, [pc, #56]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ec4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ec6:	f7fc fa3d 	bl	8002344 <HAL_GetTick>
 8005eca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005ecc:	e008      	b.n	8005ee0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8005ece:	f7fc fa39 	bl	8002344 <HAL_GetTick>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	1ad3      	subs	r3, r2, r3
 8005ed8:	2b02      	cmp	r3, #2
 8005eda:	d901      	bls.n	8005ee0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005edc:	2303      	movs	r3, #3
 8005ede:	e006      	b.n	8005eee <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005ee0:	4b05      	ldr	r3, [pc, #20]	; (8005ef8 <RCCEx_PLL3_Config+0x15c>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d0f0      	beq.n	8005ece <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3710      	adds	r7, #16
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	58024400 	.word	0x58024400
 8005efc:	ffff0007 	.word	0xffff0007

08005f00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b082      	sub	sp, #8
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d101      	bne.n	8005f12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e049      	b.n	8005fa6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d106      	bne.n	8005f2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f7fb ff6c 	bl	8001e04 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2202      	movs	r2, #2
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	3304      	adds	r3, #4
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	4610      	mov	r0, r2
 8005f40:	f000 fe10 	bl	8006b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005fa4:	2300      	movs	r3, #0
}
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	3708      	adds	r7, #8
 8005faa:	46bd      	mov	sp, r7
 8005fac:	bd80      	pop	{r7, pc}
	...

08005fb0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b085      	sub	sp, #20
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	d001      	beq.n	8005fc8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	e04c      	b.n	8006062 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2202      	movs	r2, #2
 8005fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a26      	ldr	r2, [pc, #152]	; (8006070 <HAL_TIM_Base_Start+0xc0>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d022      	beq.n	8006020 <HAL_TIM_Base_Start+0x70>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fe2:	d01d      	beq.n	8006020 <HAL_TIM_Base_Start+0x70>
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a22      	ldr	r2, [pc, #136]	; (8006074 <HAL_TIM_Base_Start+0xc4>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d018      	beq.n	8006020 <HAL_TIM_Base_Start+0x70>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a21      	ldr	r2, [pc, #132]	; (8006078 <HAL_TIM_Base_Start+0xc8>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d013      	beq.n	8006020 <HAL_TIM_Base_Start+0x70>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a1f      	ldr	r2, [pc, #124]	; (800607c <HAL_TIM_Base_Start+0xcc>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d00e      	beq.n	8006020 <HAL_TIM_Base_Start+0x70>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a1e      	ldr	r2, [pc, #120]	; (8006080 <HAL_TIM_Base_Start+0xd0>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d009      	beq.n	8006020 <HAL_TIM_Base_Start+0x70>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a1c      	ldr	r2, [pc, #112]	; (8006084 <HAL_TIM_Base_Start+0xd4>)
 8006012:	4293      	cmp	r3, r2
 8006014:	d004      	beq.n	8006020 <HAL_TIM_Base_Start+0x70>
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4a1b      	ldr	r2, [pc, #108]	; (8006088 <HAL_TIM_Base_Start+0xd8>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d115      	bne.n	800604c <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	689a      	ldr	r2, [r3, #8]
 8006026:	4b19      	ldr	r3, [pc, #100]	; (800608c <HAL_TIM_Base_Start+0xdc>)
 8006028:	4013      	ands	r3, r2
 800602a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2b06      	cmp	r3, #6
 8006030:	d015      	beq.n	800605e <HAL_TIM_Base_Start+0xae>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006038:	d011      	beq.n	800605e <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f042 0201 	orr.w	r2, r2, #1
 8006048:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800604a:	e008      	b.n	800605e <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f042 0201 	orr.w	r2, r2, #1
 800605a:	601a      	str	r2, [r3, #0]
 800605c:	e000      	b.n	8006060 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800605e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	40010000 	.word	0x40010000
 8006074:	40000400 	.word	0x40000400
 8006078:	40000800 	.word	0x40000800
 800607c:	40000c00 	.word	0x40000c00
 8006080:	40010400 	.word	0x40010400
 8006084:	40001800 	.word	0x40001800
 8006088:	40014000 	.word	0x40014000
 800608c:	00010007 	.word	0x00010007

08006090 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006090:	b480      	push	{r7}
 8006092:	b085      	sub	sp, #20
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d001      	beq.n	80060a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e054      	b.n	8006152 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2202      	movs	r2, #2
 80060ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68da      	ldr	r2, [r3, #12]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f042 0201 	orr.w	r2, r2, #1
 80060be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4a26      	ldr	r2, [pc, #152]	; (8006160 <HAL_TIM_Base_Start_IT+0xd0>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d022      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x80>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060d2:	d01d      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x80>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	4a22      	ldr	r2, [pc, #136]	; (8006164 <HAL_TIM_Base_Start_IT+0xd4>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d018      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x80>
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4a21      	ldr	r2, [pc, #132]	; (8006168 <HAL_TIM_Base_Start_IT+0xd8>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d013      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x80>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a1f      	ldr	r2, [pc, #124]	; (800616c <HAL_TIM_Base_Start_IT+0xdc>)
 80060ee:	4293      	cmp	r3, r2
 80060f0:	d00e      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x80>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4a1e      	ldr	r2, [pc, #120]	; (8006170 <HAL_TIM_Base_Start_IT+0xe0>)
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d009      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x80>
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a1c      	ldr	r2, [pc, #112]	; (8006174 <HAL_TIM_Base_Start_IT+0xe4>)
 8006102:	4293      	cmp	r3, r2
 8006104:	d004      	beq.n	8006110 <HAL_TIM_Base_Start_IT+0x80>
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4a1b      	ldr	r2, [pc, #108]	; (8006178 <HAL_TIM_Base_Start_IT+0xe8>)
 800610c:	4293      	cmp	r3, r2
 800610e:	d115      	bne.n	800613c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	689a      	ldr	r2, [r3, #8]
 8006116:	4b19      	ldr	r3, [pc, #100]	; (800617c <HAL_TIM_Base_Start_IT+0xec>)
 8006118:	4013      	ands	r3, r2
 800611a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2b06      	cmp	r3, #6
 8006120:	d015      	beq.n	800614e <HAL_TIM_Base_Start_IT+0xbe>
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006128:	d011      	beq.n	800614e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681a      	ldr	r2, [r3, #0]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f042 0201 	orr.w	r2, r2, #1
 8006138:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800613a:	e008      	b.n	800614e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f042 0201 	orr.w	r2, r2, #1
 800614a:	601a      	str	r2, [r3, #0]
 800614c:	e000      	b.n	8006150 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800614e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3714      	adds	r7, #20
 8006156:	46bd      	mov	sp, r7
 8006158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop
 8006160:	40010000 	.word	0x40010000
 8006164:	40000400 	.word	0x40000400
 8006168:	40000800 	.word	0x40000800
 800616c:	40000c00 	.word	0x40000c00
 8006170:	40010400 	.word	0x40010400
 8006174:	40001800 	.word	0x40001800
 8006178:	40014000 	.word	0x40014000
 800617c:	00010007 	.word	0x00010007

08006180 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	68da      	ldr	r2, [r3, #12]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f022 0201 	bic.w	r2, r2, #1
 8006196:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	6a1a      	ldr	r2, [r3, #32]
 800619e:	f241 1311 	movw	r3, #4369	; 0x1111
 80061a2:	4013      	ands	r3, r2
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d10f      	bne.n	80061c8 <HAL_TIM_Base_Stop_IT+0x48>
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	6a1a      	ldr	r2, [r3, #32]
 80061ae:	f240 4344 	movw	r3, #1092	; 0x444
 80061b2:	4013      	ands	r3, r2
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d107      	bne.n	80061c8 <HAL_TIM_Base_Stop_IT+0x48>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f022 0201 	bic.w	r2, r2, #1
 80061c6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2201      	movs	r2, #1
 80061cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	370c      	adds	r7, #12
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr

080061de <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80061de:	b580      	push	{r7, lr}
 80061e0:	b082      	sub	sp, #8
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d101      	bne.n	80061f0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e049      	b.n	8006284 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d106      	bne.n	800620a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2200      	movs	r2, #0
 8006200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006204:	6878      	ldr	r0, [r7, #4]
 8006206:	f000 f841 	bl	800628c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	2202      	movs	r2, #2
 800620e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	3304      	adds	r3, #4
 800621a:	4619      	mov	r1, r3
 800621c:	4610      	mov	r0, r2
 800621e:	f000 fca1 	bl	8006b64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2201      	movs	r2, #1
 8006226:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2201      	movs	r2, #1
 800622e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2201      	movs	r2, #1
 8006236:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2201      	movs	r2, #1
 800623e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2201      	movs	r2, #1
 8006246:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2201      	movs	r2, #1
 800624e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	2201      	movs	r2, #1
 8006256:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	2201      	movs	r2, #1
 800625e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2201      	movs	r2, #1
 8006266:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2201      	movs	r2, #1
 800626e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	2201      	movs	r2, #1
 8006276:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2201      	movs	r2, #1
 800627e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006282:	2300      	movs	r3, #0
}
 8006284:	4618      	mov	r0, r3
 8006286:	3708      	adds	r7, #8
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800628c:	b480      	push	{r7}
 800628e:	b083      	sub	sp, #12
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006294:	bf00      	nop
 8006296:	370c      	adds	r7, #12
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr

080062a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	b084      	sub	sp, #16
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d109      	bne.n	80062c4 <HAL_TIM_PWM_Start+0x24>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80062b6:	b2db      	uxtb	r3, r3
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	bf14      	ite	ne
 80062bc:	2301      	movne	r3, #1
 80062be:	2300      	moveq	r3, #0
 80062c0:	b2db      	uxtb	r3, r3
 80062c2:	e03c      	b.n	800633e <HAL_TIM_PWM_Start+0x9e>
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	2b04      	cmp	r3, #4
 80062c8:	d109      	bne.n	80062de <HAL_TIM_PWM_Start+0x3e>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	2b01      	cmp	r3, #1
 80062d4:	bf14      	ite	ne
 80062d6:	2301      	movne	r3, #1
 80062d8:	2300      	moveq	r3, #0
 80062da:	b2db      	uxtb	r3, r3
 80062dc:	e02f      	b.n	800633e <HAL_TIM_PWM_Start+0x9e>
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	2b08      	cmp	r3, #8
 80062e2:	d109      	bne.n	80062f8 <HAL_TIM_PWM_Start+0x58>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b01      	cmp	r3, #1
 80062ee:	bf14      	ite	ne
 80062f0:	2301      	movne	r3, #1
 80062f2:	2300      	moveq	r3, #0
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	e022      	b.n	800633e <HAL_TIM_PWM_Start+0x9e>
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	2b0c      	cmp	r3, #12
 80062fc:	d109      	bne.n	8006312 <HAL_TIM_PWM_Start+0x72>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006304:	b2db      	uxtb	r3, r3
 8006306:	2b01      	cmp	r3, #1
 8006308:	bf14      	ite	ne
 800630a:	2301      	movne	r3, #1
 800630c:	2300      	moveq	r3, #0
 800630e:	b2db      	uxtb	r3, r3
 8006310:	e015      	b.n	800633e <HAL_TIM_PWM_Start+0x9e>
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	2b10      	cmp	r3, #16
 8006316:	d109      	bne.n	800632c <HAL_TIM_PWM_Start+0x8c>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800631e:	b2db      	uxtb	r3, r3
 8006320:	2b01      	cmp	r3, #1
 8006322:	bf14      	ite	ne
 8006324:	2301      	movne	r3, #1
 8006326:	2300      	moveq	r3, #0
 8006328:	b2db      	uxtb	r3, r3
 800632a:	e008      	b.n	800633e <HAL_TIM_PWM_Start+0x9e>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006332:	b2db      	uxtb	r3, r3
 8006334:	2b01      	cmp	r3, #1
 8006336:	bf14      	ite	ne
 8006338:	2301      	movne	r3, #1
 800633a:	2300      	moveq	r3, #0
 800633c:	b2db      	uxtb	r3, r3
 800633e:	2b00      	cmp	r3, #0
 8006340:	d001      	beq.n	8006346 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e0a1      	b.n	800648a <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d104      	bne.n	8006356 <HAL_TIM_PWM_Start+0xb6>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006354:	e023      	b.n	800639e <HAL_TIM_PWM_Start+0xfe>
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b04      	cmp	r3, #4
 800635a:	d104      	bne.n	8006366 <HAL_TIM_PWM_Start+0xc6>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2202      	movs	r2, #2
 8006360:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006364:	e01b      	b.n	800639e <HAL_TIM_PWM_Start+0xfe>
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	2b08      	cmp	r3, #8
 800636a:	d104      	bne.n	8006376 <HAL_TIM_PWM_Start+0xd6>
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2202      	movs	r2, #2
 8006370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006374:	e013      	b.n	800639e <HAL_TIM_PWM_Start+0xfe>
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	2b0c      	cmp	r3, #12
 800637a:	d104      	bne.n	8006386 <HAL_TIM_PWM_Start+0xe6>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2202      	movs	r2, #2
 8006380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006384:	e00b      	b.n	800639e <HAL_TIM_PWM_Start+0xfe>
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	2b10      	cmp	r3, #16
 800638a:	d104      	bne.n	8006396 <HAL_TIM_PWM_Start+0xf6>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2202      	movs	r2, #2
 8006390:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006394:	e003      	b.n	800639e <HAL_TIM_PWM_Start+0xfe>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2202      	movs	r2, #2
 800639a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2201      	movs	r2, #1
 80063a4:	6839      	ldr	r1, [r7, #0]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 ffea 	bl	8007380 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a38      	ldr	r2, [pc, #224]	; (8006494 <HAL_TIM_PWM_Start+0x1f4>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d013      	beq.n	80063de <HAL_TIM_PWM_Start+0x13e>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a37      	ldr	r2, [pc, #220]	; (8006498 <HAL_TIM_PWM_Start+0x1f8>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d00e      	beq.n	80063de <HAL_TIM_PWM_Start+0x13e>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a35      	ldr	r2, [pc, #212]	; (800649c <HAL_TIM_PWM_Start+0x1fc>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d009      	beq.n	80063de <HAL_TIM_PWM_Start+0x13e>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a34      	ldr	r2, [pc, #208]	; (80064a0 <HAL_TIM_PWM_Start+0x200>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d004      	beq.n	80063de <HAL_TIM_PWM_Start+0x13e>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a32      	ldr	r2, [pc, #200]	; (80064a4 <HAL_TIM_PWM_Start+0x204>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d101      	bne.n	80063e2 <HAL_TIM_PWM_Start+0x142>
 80063de:	2301      	movs	r3, #1
 80063e0:	e000      	b.n	80063e4 <HAL_TIM_PWM_Start+0x144>
 80063e2:	2300      	movs	r3, #0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d007      	beq.n	80063f8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80063f6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a25      	ldr	r2, [pc, #148]	; (8006494 <HAL_TIM_PWM_Start+0x1f4>)
 80063fe:	4293      	cmp	r3, r2
 8006400:	d022      	beq.n	8006448 <HAL_TIM_PWM_Start+0x1a8>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800640a:	d01d      	beq.n	8006448 <HAL_TIM_PWM_Start+0x1a8>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a25      	ldr	r2, [pc, #148]	; (80064a8 <HAL_TIM_PWM_Start+0x208>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d018      	beq.n	8006448 <HAL_TIM_PWM_Start+0x1a8>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4a24      	ldr	r2, [pc, #144]	; (80064ac <HAL_TIM_PWM_Start+0x20c>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d013      	beq.n	8006448 <HAL_TIM_PWM_Start+0x1a8>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a22      	ldr	r2, [pc, #136]	; (80064b0 <HAL_TIM_PWM_Start+0x210>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d00e      	beq.n	8006448 <HAL_TIM_PWM_Start+0x1a8>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a1a      	ldr	r2, [pc, #104]	; (8006498 <HAL_TIM_PWM_Start+0x1f8>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d009      	beq.n	8006448 <HAL_TIM_PWM_Start+0x1a8>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a1e      	ldr	r2, [pc, #120]	; (80064b4 <HAL_TIM_PWM_Start+0x214>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d004      	beq.n	8006448 <HAL_TIM_PWM_Start+0x1a8>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a16      	ldr	r2, [pc, #88]	; (800649c <HAL_TIM_PWM_Start+0x1fc>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d115      	bne.n	8006474 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	689a      	ldr	r2, [r3, #8]
 800644e:	4b1a      	ldr	r3, [pc, #104]	; (80064b8 <HAL_TIM_PWM_Start+0x218>)
 8006450:	4013      	ands	r3, r2
 8006452:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2b06      	cmp	r3, #6
 8006458:	d015      	beq.n	8006486 <HAL_TIM_PWM_Start+0x1e6>
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006460:	d011      	beq.n	8006486 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f042 0201 	orr.w	r2, r2, #1
 8006470:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006472:	e008      	b.n	8006486 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f042 0201 	orr.w	r2, r2, #1
 8006482:	601a      	str	r2, [r3, #0]
 8006484:	e000      	b.n	8006488 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006486:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3710      	adds	r7, #16
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	40010000 	.word	0x40010000
 8006498:	40010400 	.word	0x40010400
 800649c:	40014000 	.word	0x40014000
 80064a0:	40014400 	.word	0x40014400
 80064a4:	40014800 	.word	0x40014800
 80064a8:	40000400 	.word	0x40000400
 80064ac:	40000800 	.word	0x40000800
 80064b0:	40000c00 	.word	0x40000c00
 80064b4:	40001800 	.word	0x40001800
 80064b8:	00010007 	.word	0x00010007

080064bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d122      	bne.n	8006518 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	f003 0302 	and.w	r3, r3, #2
 80064dc:	2b02      	cmp	r3, #2
 80064de:	d11b      	bne.n	8006518 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f06f 0202 	mvn.w	r2, #2
 80064e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2201      	movs	r2, #1
 80064ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	699b      	ldr	r3, [r3, #24]
 80064f6:	f003 0303 	and.w	r3, r3, #3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d003      	beq.n	8006506 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	f000 fb12 	bl	8006b28 <HAL_TIM_IC_CaptureCallback>
 8006504:	e005      	b.n	8006512 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f000 fb04 	bl	8006b14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 fb15 	bl	8006b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2200      	movs	r2, #0
 8006516:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	691b      	ldr	r3, [r3, #16]
 800651e:	f003 0304 	and.w	r3, r3, #4
 8006522:	2b04      	cmp	r3, #4
 8006524:	d122      	bne.n	800656c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	68db      	ldr	r3, [r3, #12]
 800652c:	f003 0304 	and.w	r3, r3, #4
 8006530:	2b04      	cmp	r3, #4
 8006532:	d11b      	bne.n	800656c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f06f 0204 	mvn.w	r2, #4
 800653c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2202      	movs	r2, #2
 8006542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	699b      	ldr	r3, [r3, #24]
 800654a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800654e:	2b00      	cmp	r3, #0
 8006550:	d003      	beq.n	800655a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006552:	6878      	ldr	r0, [r7, #4]
 8006554:	f000 fae8 	bl	8006b28 <HAL_TIM_IC_CaptureCallback>
 8006558:	e005      	b.n	8006566 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	f000 fada 	bl	8006b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f000 faeb 	bl	8006b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	f003 0308 	and.w	r3, r3, #8
 8006576:	2b08      	cmp	r3, #8
 8006578:	d122      	bne.n	80065c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68db      	ldr	r3, [r3, #12]
 8006580:	f003 0308 	and.w	r3, r3, #8
 8006584:	2b08      	cmp	r3, #8
 8006586:	d11b      	bne.n	80065c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f06f 0208 	mvn.w	r2, #8
 8006590:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2204      	movs	r2, #4
 8006596:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	69db      	ldr	r3, [r3, #28]
 800659e:	f003 0303 	and.w	r3, r3, #3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d003      	beq.n	80065ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 fabe 	bl	8006b28 <HAL_TIM_IC_CaptureCallback>
 80065ac:	e005      	b.n	80065ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f000 fab0 	bl	8006b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 fac1 	bl	8006b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	2200      	movs	r2, #0
 80065be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	f003 0310 	and.w	r3, r3, #16
 80065ca:	2b10      	cmp	r3, #16
 80065cc:	d122      	bne.n	8006614 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	f003 0310 	and.w	r3, r3, #16
 80065d8:	2b10      	cmp	r3, #16
 80065da:	d11b      	bne.n	8006614 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f06f 0210 	mvn.w	r2, #16
 80065e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	2208      	movs	r2, #8
 80065ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	69db      	ldr	r3, [r3, #28]
 80065f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d003      	beq.n	8006602 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	f000 fa94 	bl	8006b28 <HAL_TIM_IC_CaptureCallback>
 8006600:	e005      	b.n	800660e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006602:	6878      	ldr	r0, [r7, #4]
 8006604:	f000 fa86 	bl	8006b14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006608:	6878      	ldr	r0, [r7, #4]
 800660a:	f000 fa97 	bl	8006b3c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	691b      	ldr	r3, [r3, #16]
 800661a:	f003 0301 	and.w	r3, r3, #1
 800661e:	2b01      	cmp	r3, #1
 8006620:	d10e      	bne.n	8006640 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	68db      	ldr	r3, [r3, #12]
 8006628:	f003 0301 	and.w	r3, r3, #1
 800662c:	2b01      	cmp	r3, #1
 800662e:	d107      	bne.n	8006640 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f06f 0201 	mvn.w	r2, #1
 8006638:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f7fb fa62 	bl	8001b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800664a:	2b80      	cmp	r3, #128	; 0x80
 800664c:	d10e      	bne.n	800666c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006658:	2b80      	cmp	r3, #128	; 0x80
 800665a:	d107      	bne.n	800666c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006664:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006666:	6878      	ldr	r0, [r7, #4]
 8006668:	f000 ffc6 	bl	80075f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006676:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800667a:	d10e      	bne.n	800669a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006686:	2b80      	cmp	r3, #128	; 0x80
 8006688:	d107      	bne.n	800669a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 ffb9 	bl	800760c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	691b      	ldr	r3, [r3, #16]
 80066a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066a4:	2b40      	cmp	r3, #64	; 0x40
 80066a6:	d10e      	bne.n	80066c6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b2:	2b40      	cmp	r3, #64	; 0x40
 80066b4:	d107      	bne.n	80066c6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80066be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80066c0:	6878      	ldr	r0, [r7, #4]
 80066c2:	f000 fa45 	bl	8006b50 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	691b      	ldr	r3, [r3, #16]
 80066cc:	f003 0320 	and.w	r3, r3, #32
 80066d0:	2b20      	cmp	r3, #32
 80066d2:	d10e      	bne.n	80066f2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68db      	ldr	r3, [r3, #12]
 80066da:	f003 0320 	and.w	r3, r3, #32
 80066de:	2b20      	cmp	r3, #32
 80066e0:	d107      	bne.n	80066f2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f06f 0220 	mvn.w	r2, #32
 80066ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f000 ff79 	bl	80075e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80066f2:	bf00      	nop
 80066f4:	3708      	adds	r7, #8
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
	...

080066fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b086      	sub	sp, #24
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006708:	2300      	movs	r3, #0
 800670a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006712:	2b01      	cmp	r3, #1
 8006714:	d101      	bne.n	800671a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006716:	2302      	movs	r3, #2
 8006718:	e0ff      	b.n	800691a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2201      	movs	r2, #1
 800671e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2b14      	cmp	r3, #20
 8006726:	f200 80f0 	bhi.w	800690a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800672a:	a201      	add	r2, pc, #4	; (adr r2, 8006730 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800672c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006730:	08006785 	.word	0x08006785
 8006734:	0800690b 	.word	0x0800690b
 8006738:	0800690b 	.word	0x0800690b
 800673c:	0800690b 	.word	0x0800690b
 8006740:	080067c5 	.word	0x080067c5
 8006744:	0800690b 	.word	0x0800690b
 8006748:	0800690b 	.word	0x0800690b
 800674c:	0800690b 	.word	0x0800690b
 8006750:	08006807 	.word	0x08006807
 8006754:	0800690b 	.word	0x0800690b
 8006758:	0800690b 	.word	0x0800690b
 800675c:	0800690b 	.word	0x0800690b
 8006760:	08006847 	.word	0x08006847
 8006764:	0800690b 	.word	0x0800690b
 8006768:	0800690b 	.word	0x0800690b
 800676c:	0800690b 	.word	0x0800690b
 8006770:	08006889 	.word	0x08006889
 8006774:	0800690b 	.word	0x0800690b
 8006778:	0800690b 	.word	0x0800690b
 800677c:	0800690b 	.word	0x0800690b
 8006780:	080068c9 	.word	0x080068c9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	68b9      	ldr	r1, [r7, #8]
 800678a:	4618      	mov	r0, r3
 800678c:	f000 fa84 	bl	8006c98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	699a      	ldr	r2, [r3, #24]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f042 0208 	orr.w	r2, r2, #8
 800679e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	699a      	ldr	r2, [r3, #24]
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f022 0204 	bic.w	r2, r2, #4
 80067ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	6999      	ldr	r1, [r3, #24]
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	691a      	ldr	r2, [r3, #16]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	430a      	orrs	r2, r1
 80067c0:	619a      	str	r2, [r3, #24]
      break;
 80067c2:	e0a5      	b.n	8006910 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68b9      	ldr	r1, [r7, #8]
 80067ca:	4618      	mov	r0, r3
 80067cc:	f000 faf4 	bl	8006db8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	699a      	ldr	r2, [r3, #24]
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	699a      	ldr	r2, [r3, #24]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	6999      	ldr	r1, [r3, #24]
 80067f6:	68bb      	ldr	r3, [r7, #8]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	021a      	lsls	r2, r3, #8
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	430a      	orrs	r2, r1
 8006802:	619a      	str	r2, [r3, #24]
      break;
 8006804:	e084      	b.n	8006910 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68b9      	ldr	r1, [r7, #8]
 800680c:	4618      	mov	r0, r3
 800680e:	f000 fb5d 	bl	8006ecc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	69da      	ldr	r2, [r3, #28]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f042 0208 	orr.w	r2, r2, #8
 8006820:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	69da      	ldr	r2, [r3, #28]
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f022 0204 	bic.w	r2, r2, #4
 8006830:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	69d9      	ldr	r1, [r3, #28]
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	691a      	ldr	r2, [r3, #16]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	430a      	orrs	r2, r1
 8006842:	61da      	str	r2, [r3, #28]
      break;
 8006844:	e064      	b.n	8006910 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68b9      	ldr	r1, [r7, #8]
 800684c:	4618      	mov	r0, r3
 800684e:	f000 fbc5 	bl	8006fdc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	69da      	ldr	r2, [r3, #28]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006860:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	69da      	ldr	r2, [r3, #28]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006870:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	69d9      	ldr	r1, [r3, #28]
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	691b      	ldr	r3, [r3, #16]
 800687c:	021a      	lsls	r2, r3, #8
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	430a      	orrs	r2, r1
 8006884:	61da      	str	r2, [r3, #28]
      break;
 8006886:	e043      	b.n	8006910 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68b9      	ldr	r1, [r7, #8]
 800688e:	4618      	mov	r0, r3
 8006890:	f000 fc0e 	bl	80070b0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f042 0208 	orr.w	r2, r2, #8
 80068a2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f022 0204 	bic.w	r2, r2, #4
 80068b2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	691a      	ldr	r2, [r3, #16]
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	430a      	orrs	r2, r1
 80068c4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80068c6:	e023      	b.n	8006910 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68b9      	ldr	r1, [r7, #8]
 80068ce:	4618      	mov	r0, r3
 80068d0:	f000 fc52 	bl	8007178 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80068e2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068f2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	021a      	lsls	r2, r3, #8
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	430a      	orrs	r2, r1
 8006906:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8006908:	e002      	b.n	8006910 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	75fb      	strb	r3, [r7, #23]
      break;
 800690e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2200      	movs	r2, #0
 8006914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006918:	7dfb      	ldrb	r3, [r7, #23]
}
 800691a:	4618      	mov	r0, r3
 800691c:	3718      	adds	r7, #24
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
 8006922:	bf00      	nop

08006924 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800692e:	2300      	movs	r3, #0
 8006930:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006938:	2b01      	cmp	r3, #1
 800693a:	d101      	bne.n	8006940 <HAL_TIM_ConfigClockSource+0x1c>
 800693c:	2302      	movs	r3, #2
 800693e:	e0dc      	b.n	8006afa <HAL_TIM_ConfigClockSource+0x1d6>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2202      	movs	r2, #2
 800694c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	689b      	ldr	r3, [r3, #8]
 8006956:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006958:	68ba      	ldr	r2, [r7, #8]
 800695a:	4b6a      	ldr	r3, [pc, #424]	; (8006b04 <HAL_TIM_ConfigClockSource+0x1e0>)
 800695c:	4013      	ands	r3, r2
 800695e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006966:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a64      	ldr	r2, [pc, #400]	; (8006b08 <HAL_TIM_ConfigClockSource+0x1e4>)
 8006976:	4293      	cmp	r3, r2
 8006978:	f000 80a9 	beq.w	8006ace <HAL_TIM_ConfigClockSource+0x1aa>
 800697c:	4a62      	ldr	r2, [pc, #392]	; (8006b08 <HAL_TIM_ConfigClockSource+0x1e4>)
 800697e:	4293      	cmp	r3, r2
 8006980:	f200 80ae 	bhi.w	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006984:	4a61      	ldr	r2, [pc, #388]	; (8006b0c <HAL_TIM_ConfigClockSource+0x1e8>)
 8006986:	4293      	cmp	r3, r2
 8006988:	f000 80a1 	beq.w	8006ace <HAL_TIM_ConfigClockSource+0x1aa>
 800698c:	4a5f      	ldr	r2, [pc, #380]	; (8006b0c <HAL_TIM_ConfigClockSource+0x1e8>)
 800698e:	4293      	cmp	r3, r2
 8006990:	f200 80a6 	bhi.w	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006994:	4a5e      	ldr	r2, [pc, #376]	; (8006b10 <HAL_TIM_ConfigClockSource+0x1ec>)
 8006996:	4293      	cmp	r3, r2
 8006998:	f000 8099 	beq.w	8006ace <HAL_TIM_ConfigClockSource+0x1aa>
 800699c:	4a5c      	ldr	r2, [pc, #368]	; (8006b10 <HAL_TIM_ConfigClockSource+0x1ec>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	f200 809e 	bhi.w	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 80069a4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80069a8:	f000 8091 	beq.w	8006ace <HAL_TIM_ConfigClockSource+0x1aa>
 80069ac:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80069b0:	f200 8096 	bhi.w	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 80069b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80069b8:	f000 8089 	beq.w	8006ace <HAL_TIM_ConfigClockSource+0x1aa>
 80069bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80069c0:	f200 808e 	bhi.w	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 80069c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069c8:	d03e      	beq.n	8006a48 <HAL_TIM_ConfigClockSource+0x124>
 80069ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80069ce:	f200 8087 	bhi.w	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 80069d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069d6:	f000 8086 	beq.w	8006ae6 <HAL_TIM_ConfigClockSource+0x1c2>
 80069da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069de:	d87f      	bhi.n	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 80069e0:	2b70      	cmp	r3, #112	; 0x70
 80069e2:	d01a      	beq.n	8006a1a <HAL_TIM_ConfigClockSource+0xf6>
 80069e4:	2b70      	cmp	r3, #112	; 0x70
 80069e6:	d87b      	bhi.n	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 80069e8:	2b60      	cmp	r3, #96	; 0x60
 80069ea:	d050      	beq.n	8006a8e <HAL_TIM_ConfigClockSource+0x16a>
 80069ec:	2b60      	cmp	r3, #96	; 0x60
 80069ee:	d877      	bhi.n	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 80069f0:	2b50      	cmp	r3, #80	; 0x50
 80069f2:	d03c      	beq.n	8006a6e <HAL_TIM_ConfigClockSource+0x14a>
 80069f4:	2b50      	cmp	r3, #80	; 0x50
 80069f6:	d873      	bhi.n	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 80069f8:	2b40      	cmp	r3, #64	; 0x40
 80069fa:	d058      	beq.n	8006aae <HAL_TIM_ConfigClockSource+0x18a>
 80069fc:	2b40      	cmp	r3, #64	; 0x40
 80069fe:	d86f      	bhi.n	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006a00:	2b30      	cmp	r3, #48	; 0x30
 8006a02:	d064      	beq.n	8006ace <HAL_TIM_ConfigClockSource+0x1aa>
 8006a04:	2b30      	cmp	r3, #48	; 0x30
 8006a06:	d86b      	bhi.n	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006a08:	2b20      	cmp	r3, #32
 8006a0a:	d060      	beq.n	8006ace <HAL_TIM_ConfigClockSource+0x1aa>
 8006a0c:	2b20      	cmp	r3, #32
 8006a0e:	d867      	bhi.n	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d05c      	beq.n	8006ace <HAL_TIM_ConfigClockSource+0x1aa>
 8006a14:	2b10      	cmp	r3, #16
 8006a16:	d05a      	beq.n	8006ace <HAL_TIM_ConfigClockSource+0x1aa>
 8006a18:	e062      	b.n	8006ae0 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6818      	ldr	r0, [r3, #0]
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	6899      	ldr	r1, [r3, #8]
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	685a      	ldr	r2, [r3, #4]
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	68db      	ldr	r3, [r3, #12]
 8006a2a:	f000 fc89 	bl	8007340 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	689b      	ldr	r3, [r3, #8]
 8006a34:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006a3c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68ba      	ldr	r2, [r7, #8]
 8006a44:	609a      	str	r2, [r3, #8]
      break;
 8006a46:	e04f      	b.n	8006ae8 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6818      	ldr	r0, [r3, #0]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	6899      	ldr	r1, [r3, #8]
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	685a      	ldr	r2, [r3, #4]
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	f000 fc72 	bl	8007340 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	689a      	ldr	r2, [r3, #8]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a6a:	609a      	str	r2, [r3, #8]
      break;
 8006a6c:	e03c      	b.n	8006ae8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6818      	ldr	r0, [r3, #0]
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	6859      	ldr	r1, [r3, #4]
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	68db      	ldr	r3, [r3, #12]
 8006a7a:	461a      	mov	r2, r3
 8006a7c:	f000 fbe2 	bl	8007244 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2150      	movs	r1, #80	; 0x50
 8006a86:	4618      	mov	r0, r3
 8006a88:	f000 fc3c 	bl	8007304 <TIM_ITRx_SetConfig>
      break;
 8006a8c:	e02c      	b.n	8006ae8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6818      	ldr	r0, [r3, #0]
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	6859      	ldr	r1, [r3, #4]
 8006a96:	683b      	ldr	r3, [r7, #0]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	f000 fc01 	bl	80072a2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2160      	movs	r1, #96	; 0x60
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f000 fc2c 	bl	8007304 <TIM_ITRx_SetConfig>
      break;
 8006aac:	e01c      	b.n	8006ae8 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6818      	ldr	r0, [r3, #0]
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	6859      	ldr	r1, [r3, #4]
 8006ab6:	683b      	ldr	r3, [r7, #0]
 8006ab8:	68db      	ldr	r3, [r3, #12]
 8006aba:	461a      	mov	r2, r3
 8006abc:	f000 fbc2 	bl	8007244 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	2140      	movs	r1, #64	; 0x40
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	f000 fc1c 	bl	8007304 <TIM_ITRx_SetConfig>
      break;
 8006acc:	e00c      	b.n	8006ae8 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681a      	ldr	r2, [r3, #0]
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4619      	mov	r1, r3
 8006ad8:	4610      	mov	r0, r2
 8006ada:	f000 fc13 	bl	8007304 <TIM_ITRx_SetConfig>
      break;
 8006ade:	e003      	b.n	8006ae8 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	73fb      	strb	r3, [r7, #15]
      break;
 8006ae4:	e000      	b.n	8006ae8 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8006ae6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2201      	movs	r2, #1
 8006aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	3710      	adds	r7, #16
 8006afe:	46bd      	mov	sp, r7
 8006b00:	bd80      	pop	{r7, pc}
 8006b02:	bf00      	nop
 8006b04:	ffceff88 	.word	0xffceff88
 8006b08:	00100040 	.word	0x00100040
 8006b0c:	00100030 	.word	0x00100030
 8006b10:	00100020 	.word	0x00100020

08006b14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b1c:	bf00      	nop
 8006b1e:	370c      	adds	r7, #12
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr

08006b28 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b30:	bf00      	nop
 8006b32:	370c      	adds	r7, #12
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr

08006b3c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b44:	bf00      	nop
 8006b46:	370c      	adds	r7, #12
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr

08006b50 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b083      	sub	sp, #12
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b085      	sub	sp, #20
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	4a40      	ldr	r2, [pc, #256]	; (8006c78 <TIM_Base_SetConfig+0x114>)
 8006b78:	4293      	cmp	r3, r2
 8006b7a:	d013      	beq.n	8006ba4 <TIM_Base_SetConfig+0x40>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b82:	d00f      	beq.n	8006ba4 <TIM_Base_SetConfig+0x40>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	4a3d      	ldr	r2, [pc, #244]	; (8006c7c <TIM_Base_SetConfig+0x118>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d00b      	beq.n	8006ba4 <TIM_Base_SetConfig+0x40>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a3c      	ldr	r2, [pc, #240]	; (8006c80 <TIM_Base_SetConfig+0x11c>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d007      	beq.n	8006ba4 <TIM_Base_SetConfig+0x40>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	4a3b      	ldr	r2, [pc, #236]	; (8006c84 <TIM_Base_SetConfig+0x120>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d003      	beq.n	8006ba4 <TIM_Base_SetConfig+0x40>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4a3a      	ldr	r2, [pc, #232]	; (8006c88 <TIM_Base_SetConfig+0x124>)
 8006ba0:	4293      	cmp	r3, r2
 8006ba2:	d108      	bne.n	8006bb6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006baa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bac:	683b      	ldr	r3, [r7, #0]
 8006bae:	685b      	ldr	r3, [r3, #4]
 8006bb0:	68fa      	ldr	r2, [r7, #12]
 8006bb2:	4313      	orrs	r3, r2
 8006bb4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a2f      	ldr	r2, [pc, #188]	; (8006c78 <TIM_Base_SetConfig+0x114>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d01f      	beq.n	8006bfe <TIM_Base_SetConfig+0x9a>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bc4:	d01b      	beq.n	8006bfe <TIM_Base_SetConfig+0x9a>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a2c      	ldr	r2, [pc, #176]	; (8006c7c <TIM_Base_SetConfig+0x118>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d017      	beq.n	8006bfe <TIM_Base_SetConfig+0x9a>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a2b      	ldr	r2, [pc, #172]	; (8006c80 <TIM_Base_SetConfig+0x11c>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d013      	beq.n	8006bfe <TIM_Base_SetConfig+0x9a>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a2a      	ldr	r2, [pc, #168]	; (8006c84 <TIM_Base_SetConfig+0x120>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d00f      	beq.n	8006bfe <TIM_Base_SetConfig+0x9a>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a29      	ldr	r2, [pc, #164]	; (8006c88 <TIM_Base_SetConfig+0x124>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d00b      	beq.n	8006bfe <TIM_Base_SetConfig+0x9a>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a28      	ldr	r2, [pc, #160]	; (8006c8c <TIM_Base_SetConfig+0x128>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d007      	beq.n	8006bfe <TIM_Base_SetConfig+0x9a>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a27      	ldr	r2, [pc, #156]	; (8006c90 <TIM_Base_SetConfig+0x12c>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d003      	beq.n	8006bfe <TIM_Base_SetConfig+0x9a>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a26      	ldr	r2, [pc, #152]	; (8006c94 <TIM_Base_SetConfig+0x130>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d108      	bne.n	8006c10 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	68fa      	ldr	r2, [r7, #12]
 8006c0c:	4313      	orrs	r3, r2
 8006c0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	68fa      	ldr	r2, [r7, #12]
 8006c22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	689a      	ldr	r2, [r3, #8]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	681a      	ldr	r2, [r3, #0]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	4a10      	ldr	r2, [pc, #64]	; (8006c78 <TIM_Base_SetConfig+0x114>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	d00f      	beq.n	8006c5c <TIM_Base_SetConfig+0xf8>
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	4a12      	ldr	r2, [pc, #72]	; (8006c88 <TIM_Base_SetConfig+0x124>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d00b      	beq.n	8006c5c <TIM_Base_SetConfig+0xf8>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	4a11      	ldr	r2, [pc, #68]	; (8006c8c <TIM_Base_SetConfig+0x128>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d007      	beq.n	8006c5c <TIM_Base_SetConfig+0xf8>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	4a10      	ldr	r2, [pc, #64]	; (8006c90 <TIM_Base_SetConfig+0x12c>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d003      	beq.n	8006c5c <TIM_Base_SetConfig+0xf8>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a0f      	ldr	r2, [pc, #60]	; (8006c94 <TIM_Base_SetConfig+0x130>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d103      	bne.n	8006c64 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	691a      	ldr	r2, [r3, #16]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	615a      	str	r2, [r3, #20]
}
 8006c6a:	bf00      	nop
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	40010000 	.word	0x40010000
 8006c7c:	40000400 	.word	0x40000400
 8006c80:	40000800 	.word	0x40000800
 8006c84:	40000c00 	.word	0x40000c00
 8006c88:	40010400 	.word	0x40010400
 8006c8c:	40014000 	.word	0x40014000
 8006c90:	40014400 	.word	0x40014400
 8006c94:	40014800 	.word	0x40014800

08006c98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b087      	sub	sp, #28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a1b      	ldr	r3, [r3, #32]
 8006ca6:	f023 0201 	bic.w	r2, r3, #1
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	685b      	ldr	r3, [r3, #4]
 8006cb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	699b      	ldr	r3, [r3, #24]
 8006cbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	4b37      	ldr	r3, [pc, #220]	; (8006da0 <TIM_OC1_SetConfig+0x108>)
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	f023 0303 	bic.w	r3, r3, #3
 8006cce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	68fa      	ldr	r2, [r7, #12]
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	f023 0302 	bic.w	r3, r3, #2
 8006ce0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	689b      	ldr	r3, [r3, #8]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a2d      	ldr	r2, [pc, #180]	; (8006da4 <TIM_OC1_SetConfig+0x10c>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d00f      	beq.n	8006d14 <TIM_OC1_SetConfig+0x7c>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a2c      	ldr	r2, [pc, #176]	; (8006da8 <TIM_OC1_SetConfig+0x110>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d00b      	beq.n	8006d14 <TIM_OC1_SetConfig+0x7c>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a2b      	ldr	r2, [pc, #172]	; (8006dac <TIM_OC1_SetConfig+0x114>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d007      	beq.n	8006d14 <TIM_OC1_SetConfig+0x7c>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a2a      	ldr	r2, [pc, #168]	; (8006db0 <TIM_OC1_SetConfig+0x118>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d003      	beq.n	8006d14 <TIM_OC1_SetConfig+0x7c>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a29      	ldr	r2, [pc, #164]	; (8006db4 <TIM_OC1_SetConfig+0x11c>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d10c      	bne.n	8006d2e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	f023 0308 	bic.w	r3, r3, #8
 8006d1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	68db      	ldr	r3, [r3, #12]
 8006d20:	697a      	ldr	r2, [r7, #20]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	f023 0304 	bic.w	r3, r3, #4
 8006d2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a1c      	ldr	r2, [pc, #112]	; (8006da4 <TIM_OC1_SetConfig+0x10c>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d00f      	beq.n	8006d56 <TIM_OC1_SetConfig+0xbe>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a1b      	ldr	r2, [pc, #108]	; (8006da8 <TIM_OC1_SetConfig+0x110>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d00b      	beq.n	8006d56 <TIM_OC1_SetConfig+0xbe>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a1a      	ldr	r2, [pc, #104]	; (8006dac <TIM_OC1_SetConfig+0x114>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d007      	beq.n	8006d56 <TIM_OC1_SetConfig+0xbe>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a19      	ldr	r2, [pc, #100]	; (8006db0 <TIM_OC1_SetConfig+0x118>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d003      	beq.n	8006d56 <TIM_OC1_SetConfig+0xbe>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a18      	ldr	r2, [pc, #96]	; (8006db4 <TIM_OC1_SetConfig+0x11c>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d111      	bne.n	8006d7a <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	695b      	ldr	r3, [r3, #20]
 8006d6a:	693a      	ldr	r2, [r7, #16]
 8006d6c:	4313      	orrs	r3, r2
 8006d6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	699b      	ldr	r3, [r3, #24]
 8006d74:	693a      	ldr	r2, [r7, #16]
 8006d76:	4313      	orrs	r3, r2
 8006d78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	693a      	ldr	r2, [r7, #16]
 8006d7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	685a      	ldr	r2, [r3, #4]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	697a      	ldr	r2, [r7, #20]
 8006d92:	621a      	str	r2, [r3, #32]
}
 8006d94:	bf00      	nop
 8006d96:	371c      	adds	r7, #28
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr
 8006da0:	fffeff8f 	.word	0xfffeff8f
 8006da4:	40010000 	.word	0x40010000
 8006da8:	40010400 	.word	0x40010400
 8006dac:	40014000 	.word	0x40014000
 8006db0:	40014400 	.word	0x40014400
 8006db4:	40014800 	.word	0x40014800

08006db8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b087      	sub	sp, #28
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a1b      	ldr	r3, [r3, #32]
 8006dc6:	f023 0210 	bic.w	r2, r3, #16
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6a1b      	ldr	r3, [r3, #32]
 8006dd2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	699b      	ldr	r3, [r3, #24]
 8006dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006de0:	68fa      	ldr	r2, [r7, #12]
 8006de2:	4b34      	ldr	r3, [pc, #208]	; (8006eb4 <TIM_OC2_SetConfig+0xfc>)
 8006de4:	4013      	ands	r3, r2
 8006de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006dee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	021b      	lsls	r3, r3, #8
 8006df6:	68fa      	ldr	r2, [r7, #12]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	f023 0320 	bic.w	r3, r3, #32
 8006e02:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	011b      	lsls	r3, r3, #4
 8006e0a:	697a      	ldr	r2, [r7, #20]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a29      	ldr	r2, [pc, #164]	; (8006eb8 <TIM_OC2_SetConfig+0x100>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d003      	beq.n	8006e20 <TIM_OC2_SetConfig+0x68>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a28      	ldr	r2, [pc, #160]	; (8006ebc <TIM_OC2_SetConfig+0x104>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d10d      	bne.n	8006e3c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e26:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	68db      	ldr	r3, [r3, #12]
 8006e2c:	011b      	lsls	r3, r3, #4
 8006e2e:	697a      	ldr	r2, [r7, #20]
 8006e30:	4313      	orrs	r3, r2
 8006e32:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e3a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	4a1e      	ldr	r2, [pc, #120]	; (8006eb8 <TIM_OC2_SetConfig+0x100>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d00f      	beq.n	8006e64 <TIM_OC2_SetConfig+0xac>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	4a1d      	ldr	r2, [pc, #116]	; (8006ebc <TIM_OC2_SetConfig+0x104>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d00b      	beq.n	8006e64 <TIM_OC2_SetConfig+0xac>
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	4a1c      	ldr	r2, [pc, #112]	; (8006ec0 <TIM_OC2_SetConfig+0x108>)
 8006e50:	4293      	cmp	r3, r2
 8006e52:	d007      	beq.n	8006e64 <TIM_OC2_SetConfig+0xac>
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	4a1b      	ldr	r2, [pc, #108]	; (8006ec4 <TIM_OC2_SetConfig+0x10c>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d003      	beq.n	8006e64 <TIM_OC2_SetConfig+0xac>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	4a1a      	ldr	r2, [pc, #104]	; (8006ec8 <TIM_OC2_SetConfig+0x110>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d113      	bne.n	8006e8c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e64:	693b      	ldr	r3, [r7, #16]
 8006e66:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	695b      	ldr	r3, [r3, #20]
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	693a      	ldr	r2, [r7, #16]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	009b      	lsls	r3, r3, #2
 8006e86:	693a      	ldr	r2, [r7, #16]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	693a      	ldr	r2, [r7, #16]
 8006e90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	68fa      	ldr	r2, [r7, #12]
 8006e96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	697a      	ldr	r2, [r7, #20]
 8006ea4:	621a      	str	r2, [r3, #32]
}
 8006ea6:	bf00      	nop
 8006ea8:	371c      	adds	r7, #28
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	feff8fff 	.word	0xfeff8fff
 8006eb8:	40010000 	.word	0x40010000
 8006ebc:	40010400 	.word	0x40010400
 8006ec0:	40014000 	.word	0x40014000
 8006ec4:	40014400 	.word	0x40014400
 8006ec8:	40014800 	.word	0x40014800

08006ecc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b087      	sub	sp, #28
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	6a1b      	ldr	r3, [r3, #32]
 8006eda:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a1b      	ldr	r3, [r3, #32]
 8006ee6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	69db      	ldr	r3, [r3, #28]
 8006ef2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ef4:	68fa      	ldr	r2, [r7, #12]
 8006ef6:	4b33      	ldr	r3, [pc, #204]	; (8006fc4 <TIM_OC3_SetConfig+0xf8>)
 8006ef8:	4013      	ands	r3, r2
 8006efa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f023 0303 	bic.w	r3, r3, #3
 8006f02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	689b      	ldr	r3, [r3, #8]
 8006f1a:	021b      	lsls	r3, r3, #8
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	4a28      	ldr	r2, [pc, #160]	; (8006fc8 <TIM_OC3_SetConfig+0xfc>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d003      	beq.n	8006f32 <TIM_OC3_SetConfig+0x66>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a27      	ldr	r2, [pc, #156]	; (8006fcc <TIM_OC3_SetConfig+0x100>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d10d      	bne.n	8006f4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	021b      	lsls	r3, r3, #8
 8006f40:	697a      	ldr	r2, [r7, #20]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4a1d      	ldr	r2, [pc, #116]	; (8006fc8 <TIM_OC3_SetConfig+0xfc>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d00f      	beq.n	8006f76 <TIM_OC3_SetConfig+0xaa>
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	4a1c      	ldr	r2, [pc, #112]	; (8006fcc <TIM_OC3_SetConfig+0x100>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d00b      	beq.n	8006f76 <TIM_OC3_SetConfig+0xaa>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	4a1b      	ldr	r2, [pc, #108]	; (8006fd0 <TIM_OC3_SetConfig+0x104>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d007      	beq.n	8006f76 <TIM_OC3_SetConfig+0xaa>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	4a1a      	ldr	r2, [pc, #104]	; (8006fd4 <TIM_OC3_SetConfig+0x108>)
 8006f6a:	4293      	cmp	r3, r2
 8006f6c:	d003      	beq.n	8006f76 <TIM_OC3_SetConfig+0xaa>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	4a19      	ldr	r2, [pc, #100]	; (8006fd8 <TIM_OC3_SetConfig+0x10c>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d113      	bne.n	8006f9e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f7c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f84:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	695b      	ldr	r3, [r3, #20]
 8006f8a:	011b      	lsls	r3, r3, #4
 8006f8c:	693a      	ldr	r2, [r7, #16]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	011b      	lsls	r3, r3, #4
 8006f98:	693a      	ldr	r2, [r7, #16]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	693a      	ldr	r2, [r7, #16]
 8006fa2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	68fa      	ldr	r2, [r7, #12]
 8006fa8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	685a      	ldr	r2, [r3, #4]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	697a      	ldr	r2, [r7, #20]
 8006fb6:	621a      	str	r2, [r3, #32]
}
 8006fb8:	bf00      	nop
 8006fba:	371c      	adds	r7, #28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr
 8006fc4:	fffeff8f 	.word	0xfffeff8f
 8006fc8:	40010000 	.word	0x40010000
 8006fcc:	40010400 	.word	0x40010400
 8006fd0:	40014000 	.word	0x40014000
 8006fd4:	40014400 	.word	0x40014400
 8006fd8:	40014800 	.word	0x40014800

08006fdc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b087      	sub	sp, #28
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a1b      	ldr	r3, [r3, #32]
 8006fea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a1b      	ldr	r3, [r3, #32]
 8006ff6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	69db      	ldr	r3, [r3, #28]
 8007002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	4b24      	ldr	r3, [pc, #144]	; (8007098 <TIM_OC4_SetConfig+0xbc>)
 8007008:	4013      	ands	r3, r2
 800700a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007012:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	021b      	lsls	r3, r3, #8
 800701a:	68fa      	ldr	r2, [r7, #12]
 800701c:	4313      	orrs	r3, r2
 800701e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007020:	693b      	ldr	r3, [r7, #16]
 8007022:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007026:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	031b      	lsls	r3, r3, #12
 800702e:	693a      	ldr	r2, [r7, #16]
 8007030:	4313      	orrs	r3, r2
 8007032:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a19      	ldr	r2, [pc, #100]	; (800709c <TIM_OC4_SetConfig+0xc0>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d00f      	beq.n	800705c <TIM_OC4_SetConfig+0x80>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a18      	ldr	r2, [pc, #96]	; (80070a0 <TIM_OC4_SetConfig+0xc4>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d00b      	beq.n	800705c <TIM_OC4_SetConfig+0x80>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a17      	ldr	r2, [pc, #92]	; (80070a4 <TIM_OC4_SetConfig+0xc8>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d007      	beq.n	800705c <TIM_OC4_SetConfig+0x80>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a16      	ldr	r2, [pc, #88]	; (80070a8 <TIM_OC4_SetConfig+0xcc>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d003      	beq.n	800705c <TIM_OC4_SetConfig+0x80>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a15      	ldr	r2, [pc, #84]	; (80070ac <TIM_OC4_SetConfig+0xd0>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d109      	bne.n	8007070 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800705c:	697b      	ldr	r3, [r7, #20]
 800705e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007062:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007064:	683b      	ldr	r3, [r7, #0]
 8007066:	695b      	ldr	r3, [r3, #20]
 8007068:	019b      	lsls	r3, r3, #6
 800706a:	697a      	ldr	r2, [r7, #20]
 800706c:	4313      	orrs	r3, r2
 800706e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	697a      	ldr	r2, [r7, #20]
 8007074:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	685a      	ldr	r2, [r3, #4]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	693a      	ldr	r2, [r7, #16]
 8007088:	621a      	str	r2, [r3, #32]
}
 800708a:	bf00      	nop
 800708c:	371c      	adds	r7, #28
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	feff8fff 	.word	0xfeff8fff
 800709c:	40010000 	.word	0x40010000
 80070a0:	40010400 	.word	0x40010400
 80070a4:	40014000 	.word	0x40014000
 80070a8:	40014400 	.word	0x40014400
 80070ac:	40014800 	.word	0x40014800

080070b0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b087      	sub	sp, #28
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	4b21      	ldr	r3, [pc, #132]	; (8007160 <TIM_OC5_SetConfig+0xb0>)
 80070dc:	4013      	ands	r3, r2
 80070de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68fa      	ldr	r2, [r7, #12]
 80070e6:	4313      	orrs	r3, r2
 80070e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80070ea:	693b      	ldr	r3, [r7, #16]
 80070ec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80070f0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	041b      	lsls	r3, r3, #16
 80070f8:	693a      	ldr	r2, [r7, #16]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	4a18      	ldr	r2, [pc, #96]	; (8007164 <TIM_OC5_SetConfig+0xb4>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d00f      	beq.n	8007126 <TIM_OC5_SetConfig+0x76>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4a17      	ldr	r2, [pc, #92]	; (8007168 <TIM_OC5_SetConfig+0xb8>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d00b      	beq.n	8007126 <TIM_OC5_SetConfig+0x76>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4a16      	ldr	r2, [pc, #88]	; (800716c <TIM_OC5_SetConfig+0xbc>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d007      	beq.n	8007126 <TIM_OC5_SetConfig+0x76>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	4a15      	ldr	r2, [pc, #84]	; (8007170 <TIM_OC5_SetConfig+0xc0>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d003      	beq.n	8007126 <TIM_OC5_SetConfig+0x76>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	4a14      	ldr	r2, [pc, #80]	; (8007174 <TIM_OC5_SetConfig+0xc4>)
 8007122:	4293      	cmp	r3, r2
 8007124:	d109      	bne.n	800713a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800712c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	021b      	lsls	r3, r3, #8
 8007134:	697a      	ldr	r2, [r7, #20]
 8007136:	4313      	orrs	r3, r2
 8007138:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	685a      	ldr	r2, [r3, #4]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	693a      	ldr	r2, [r7, #16]
 8007152:	621a      	str	r2, [r3, #32]
}
 8007154:	bf00      	nop
 8007156:	371c      	adds	r7, #28
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr
 8007160:	fffeff8f 	.word	0xfffeff8f
 8007164:	40010000 	.word	0x40010000
 8007168:	40010400 	.word	0x40010400
 800716c:	40014000 	.word	0x40014000
 8007170:	40014400 	.word	0x40014400
 8007174:	40014800 	.word	0x40014800

08007178 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007178:	b480      	push	{r7}
 800717a:	b087      	sub	sp, #28
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a1b      	ldr	r3, [r3, #32]
 8007186:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6a1b      	ldr	r3, [r3, #32]
 8007192:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800719e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80071a0:	68fa      	ldr	r2, [r7, #12]
 80071a2:	4b22      	ldr	r3, [pc, #136]	; (800722c <TIM_OC6_SetConfig+0xb4>)
 80071a4:	4013      	ands	r3, r2
 80071a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	021b      	lsls	r3, r3, #8
 80071ae:	68fa      	ldr	r2, [r7, #12]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80071ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	051b      	lsls	r3, r3, #20
 80071c2:	693a      	ldr	r2, [r7, #16]
 80071c4:	4313      	orrs	r3, r2
 80071c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	4a19      	ldr	r2, [pc, #100]	; (8007230 <TIM_OC6_SetConfig+0xb8>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d00f      	beq.n	80071f0 <TIM_OC6_SetConfig+0x78>
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	4a18      	ldr	r2, [pc, #96]	; (8007234 <TIM_OC6_SetConfig+0xbc>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d00b      	beq.n	80071f0 <TIM_OC6_SetConfig+0x78>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	4a17      	ldr	r2, [pc, #92]	; (8007238 <TIM_OC6_SetConfig+0xc0>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d007      	beq.n	80071f0 <TIM_OC6_SetConfig+0x78>
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	4a16      	ldr	r2, [pc, #88]	; (800723c <TIM_OC6_SetConfig+0xc4>)
 80071e4:	4293      	cmp	r3, r2
 80071e6:	d003      	beq.n	80071f0 <TIM_OC6_SetConfig+0x78>
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	4a15      	ldr	r2, [pc, #84]	; (8007240 <TIM_OC6_SetConfig+0xc8>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d109      	bne.n	8007204 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071f6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	695b      	ldr	r3, [r3, #20]
 80071fc:	029b      	lsls	r3, r3, #10
 80071fe:	697a      	ldr	r2, [r7, #20]
 8007200:	4313      	orrs	r3, r2
 8007202:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	697a      	ldr	r2, [r7, #20]
 8007208:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	68fa      	ldr	r2, [r7, #12]
 800720e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	685a      	ldr	r2, [r3, #4]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	693a      	ldr	r2, [r7, #16]
 800721c:	621a      	str	r2, [r3, #32]
}
 800721e:	bf00      	nop
 8007220:	371c      	adds	r7, #28
 8007222:	46bd      	mov	sp, r7
 8007224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007228:	4770      	bx	lr
 800722a:	bf00      	nop
 800722c:	feff8fff 	.word	0xfeff8fff
 8007230:	40010000 	.word	0x40010000
 8007234:	40010400 	.word	0x40010400
 8007238:	40014000 	.word	0x40014000
 800723c:	40014400 	.word	0x40014400
 8007240:	40014800 	.word	0x40014800

08007244 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007244:	b480      	push	{r7}
 8007246:	b087      	sub	sp, #28
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	6a1b      	ldr	r3, [r3, #32]
 8007254:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6a1b      	ldr	r3, [r3, #32]
 800725a:	f023 0201 	bic.w	r2, r3, #1
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	699b      	ldr	r3, [r3, #24]
 8007266:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007268:	693b      	ldr	r3, [r7, #16]
 800726a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800726e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	011b      	lsls	r3, r3, #4
 8007274:	693a      	ldr	r2, [r7, #16]
 8007276:	4313      	orrs	r3, r2
 8007278:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	f023 030a 	bic.w	r3, r3, #10
 8007280:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007282:	697a      	ldr	r2, [r7, #20]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	4313      	orrs	r3, r2
 8007288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	697a      	ldr	r2, [r7, #20]
 8007294:	621a      	str	r2, [r3, #32]
}
 8007296:	bf00      	nop
 8007298:	371c      	adds	r7, #28
 800729a:	46bd      	mov	sp, r7
 800729c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a0:	4770      	bx	lr

080072a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80072a2:	b480      	push	{r7}
 80072a4:	b087      	sub	sp, #28
 80072a6:	af00      	add	r7, sp, #0
 80072a8:	60f8      	str	r0, [r7, #12]
 80072aa:	60b9      	str	r1, [r7, #8]
 80072ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6a1b      	ldr	r3, [r3, #32]
 80072b2:	f023 0210 	bic.w	r2, r3, #16
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	699b      	ldr	r3, [r3, #24]
 80072be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	6a1b      	ldr	r3, [r3, #32]
 80072c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80072cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	031b      	lsls	r3, r3, #12
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80072d8:	693b      	ldr	r3, [r7, #16]
 80072da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80072de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	011b      	lsls	r3, r3, #4
 80072e4:	693a      	ldr	r2, [r7, #16]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	697a      	ldr	r2, [r7, #20]
 80072ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	621a      	str	r2, [r3, #32]
}
 80072f6:	bf00      	nop
 80072f8:	371c      	adds	r7, #28
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr
	...

08007304 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	689b      	ldr	r3, [r3, #8]
 8007312:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	4b09      	ldr	r3, [pc, #36]	; (800733c <TIM_ITRx_SetConfig+0x38>)
 8007318:	4013      	ands	r3, r2
 800731a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800731c:	683a      	ldr	r2, [r7, #0]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	4313      	orrs	r3, r2
 8007322:	f043 0307 	orr.w	r3, r3, #7
 8007326:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	609a      	str	r2, [r3, #8]
}
 800732e:	bf00      	nop
 8007330:	3714      	adds	r7, #20
 8007332:	46bd      	mov	sp, r7
 8007334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007338:	4770      	bx	lr
 800733a:	bf00      	nop
 800733c:	ffcfff8f 	.word	0xffcfff8f

08007340 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007340:	b480      	push	{r7}
 8007342:	b087      	sub	sp, #28
 8007344:	af00      	add	r7, sp, #0
 8007346:	60f8      	str	r0, [r7, #12]
 8007348:	60b9      	str	r1, [r7, #8]
 800734a:	607a      	str	r2, [r7, #4]
 800734c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800735a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	021a      	lsls	r2, r3, #8
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	431a      	orrs	r2, r3
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	4313      	orrs	r3, r2
 8007368:	697a      	ldr	r2, [r7, #20]
 800736a:	4313      	orrs	r3, r2
 800736c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	697a      	ldr	r2, [r7, #20]
 8007372:	609a      	str	r2, [r3, #8]
}
 8007374:	bf00      	nop
 8007376:	371c      	adds	r7, #28
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr

08007380 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007380:	b480      	push	{r7}
 8007382:	b087      	sub	sp, #28
 8007384:	af00      	add	r7, sp, #0
 8007386:	60f8      	str	r0, [r7, #12]
 8007388:	60b9      	str	r1, [r7, #8]
 800738a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	f003 031f 	and.w	r3, r3, #31
 8007392:	2201      	movs	r2, #1
 8007394:	fa02 f303 	lsl.w	r3, r2, r3
 8007398:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	6a1a      	ldr	r2, [r3, #32]
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	43db      	mvns	r3, r3
 80073a2:	401a      	ands	r2, r3
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	6a1a      	ldr	r2, [r3, #32]
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	f003 031f 	and.w	r3, r3, #31
 80073b2:	6879      	ldr	r1, [r7, #4]
 80073b4:	fa01 f303 	lsl.w	r3, r1, r3
 80073b8:	431a      	orrs	r2, r3
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	621a      	str	r2, [r3, #32]
}
 80073be:	bf00      	nop
 80073c0:	371c      	adds	r7, #28
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
	...

080073cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d101      	bne.n	80073e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073e0:	2302      	movs	r3, #2
 80073e2:	e06d      	b.n	80074c0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4a30      	ldr	r2, [pc, #192]	; (80074cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d004      	beq.n	8007418 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4a2f      	ldr	r2, [pc, #188]	; (80074d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007414:	4293      	cmp	r3, r2
 8007416:	d108      	bne.n	800742a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800741e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	68fa      	ldr	r2, [r7, #12]
 8007426:	4313      	orrs	r3, r2
 8007428:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007430:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	68fa      	ldr	r2, [r7, #12]
 8007438:	4313      	orrs	r3, r2
 800743a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a20      	ldr	r2, [pc, #128]	; (80074cc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d022      	beq.n	8007494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007456:	d01d      	beq.n	8007494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a1d      	ldr	r2, [pc, #116]	; (80074d4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d018      	beq.n	8007494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a1c      	ldr	r2, [pc, #112]	; (80074d8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d013      	beq.n	8007494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a1a      	ldr	r2, [pc, #104]	; (80074dc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d00e      	beq.n	8007494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a15      	ldr	r2, [pc, #84]	; (80074d0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d009      	beq.n	8007494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a16      	ldr	r2, [pc, #88]	; (80074e0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d004      	beq.n	8007494 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a15      	ldr	r2, [pc, #84]	; (80074e4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d10c      	bne.n	80074ae <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800749a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	68ba      	ldr	r2, [r7, #8]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68ba      	ldr	r2, [r7, #8]
 80074ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80074be:	2300      	movs	r3, #0
}
 80074c0:	4618      	mov	r0, r3
 80074c2:	3714      	adds	r7, #20
 80074c4:	46bd      	mov	sp, r7
 80074c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ca:	4770      	bx	lr
 80074cc:	40010000 	.word	0x40010000
 80074d0:	40010400 	.word	0x40010400
 80074d4:	40000400 	.word	0x40000400
 80074d8:	40000800 	.word	0x40000800
 80074dc:	40000c00 	.word	0x40000c00
 80074e0:	40001800 	.word	0x40001800
 80074e4:	40014000 	.word	0x40014000

080074e8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80074f2:	2300      	movs	r3, #0
 80074f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d101      	bne.n	8007504 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007500:	2302      	movs	r3, #2
 8007502:	e065      	b.n	80075d0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2201      	movs	r2, #1
 8007508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	68db      	ldr	r3, [r3, #12]
 8007516:	4313      	orrs	r3, r2
 8007518:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007520:	683b      	ldr	r3, [r7, #0]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	4313      	orrs	r3, r2
 8007526:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	4313      	orrs	r3, r2
 8007534:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4313      	orrs	r3, r2
 8007542:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	4313      	orrs	r3, r2
 8007550:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	695b      	ldr	r3, [r3, #20]
 800755c:	4313      	orrs	r3, r2
 800755e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800756a:	4313      	orrs	r3, r2
 800756c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	699b      	ldr	r3, [r3, #24]
 8007578:	041b      	lsls	r3, r3, #16
 800757a:	4313      	orrs	r3, r2
 800757c:	60fb      	str	r3, [r7, #12]
    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
  }

#endif /* TIM_BDTR_BKBID */
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	4a16      	ldr	r2, [pc, #88]	; (80075dc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8007584:	4293      	cmp	r3, r2
 8007586:	d004      	beq.n	8007592 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a14      	ldr	r2, [pc, #80]	; (80075e0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d115      	bne.n	80075be <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800759c:	051b      	lsls	r3, r3, #20
 800759e:	4313      	orrs	r3, r2
 80075a0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	69db      	ldr	r3, [r3, #28]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	6a1b      	ldr	r3, [r3, #32]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	60fb      	str	r3, [r7, #12]
    }
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	68fa      	ldr	r2, [r7, #12]
 80075c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075ce:	2300      	movs	r3, #0
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3714      	adds	r7, #20
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr
 80075dc:	40010000 	.word	0x40010000
 80075e0:	40010400 	.word	0x40010400

080075e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b083      	sub	sp, #12
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075ec:	bf00      	nop
 80075ee:	370c      	adds	r7, #12
 80075f0:	46bd      	mov	sp, r7
 80075f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f6:	4770      	bx	lr

080075f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075f8:	b480      	push	{r7}
 80075fa:	b083      	sub	sp, #12
 80075fc:	af00      	add	r7, sp, #0
 80075fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007600:	bf00      	nop
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760a:	4770      	bx	lr

0800760c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007614:	bf00      	nop
 8007616:	370c      	adds	r7, #12
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b082      	sub	sp, #8
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d101      	bne.n	8007632 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800762e:	2301      	movs	r3, #1
 8007630:	e042      	b.n	80076b8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007638:	2b00      	cmp	r3, #0
 800763a:	d106      	bne.n	800764a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f7fa fc6d 	bl	8001f24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2224      	movs	r2, #36	; 0x24
 800764e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f022 0201 	bic.w	r2, r2, #1
 8007660:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f000 f8c2 	bl	80077ec <UART_SetConfig>
 8007668:	4603      	mov	r3, r0
 800766a:	2b01      	cmp	r3, #1
 800766c:	d101      	bne.n	8007672 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e022      	b.n	80076b8 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007676:	2b00      	cmp	r3, #0
 8007678:	d002      	beq.n	8007680 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 fe1e 	bl	80082bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	685a      	ldr	r2, [r3, #4]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800768e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689a      	ldr	r2, [r3, #8]
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800769e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f042 0201 	orr.w	r2, r2, #1
 80076ae:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f000 fea5 	bl	8008400 <UART_CheckIdleState>
 80076b6:	4603      	mov	r3, r0
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3708      	adds	r7, #8
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b08a      	sub	sp, #40	; 0x28
 80076c4:	af02      	add	r7, sp, #8
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	60b9      	str	r1, [r7, #8]
 80076ca:	603b      	str	r3, [r7, #0]
 80076cc:	4613      	mov	r3, r2
 80076ce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076d6:	2b20      	cmp	r3, #32
 80076d8:	f040 8083 	bne.w	80077e2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d002      	beq.n	80076e8 <HAL_UART_Transmit+0x28>
 80076e2:	88fb      	ldrh	r3, [r7, #6]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d101      	bne.n	80076ec <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	e07b      	b.n	80077e4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80076f2:	2b01      	cmp	r3, #1
 80076f4:	d101      	bne.n	80076fa <HAL_UART_Transmit+0x3a>
 80076f6:	2302      	movs	r3, #2
 80076f8:	e074      	b.n	80077e4 <HAL_UART_Transmit+0x124>
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	2201      	movs	r2, #1
 80076fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	2200      	movs	r2, #0
 8007706:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2221      	movs	r2, #33	; 0x21
 800770e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007712:	f7fa fe17 	bl	8002344 <HAL_GetTick>
 8007716:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	88fa      	ldrh	r2, [r7, #6]
 800771c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	88fa      	ldrh	r2, [r7, #6]
 8007724:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007730:	d108      	bne.n	8007744 <HAL_UART_Transmit+0x84>
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	691b      	ldr	r3, [r3, #16]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d104      	bne.n	8007744 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800773a:	2300      	movs	r3, #0
 800773c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	61bb      	str	r3, [r7, #24]
 8007742:	e003      	b.n	800774c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007748:	2300      	movs	r3, #0
 800774a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2200      	movs	r2, #0
 8007750:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8007754:	e02c      	b.n	80077b0 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	2200      	movs	r2, #0
 800775e:	2180      	movs	r1, #128	; 0x80
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 fe98 	bl	8008496 <UART_WaitOnFlagUntilTimeout>
 8007766:	4603      	mov	r3, r0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d001      	beq.n	8007770 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800776c:	2303      	movs	r3, #3
 800776e:	e039      	b.n	80077e4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8007770:	69fb      	ldr	r3, [r7, #28]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d10b      	bne.n	800778e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007776:	69bb      	ldr	r3, [r7, #24]
 8007778:	881b      	ldrh	r3, [r3, #0]
 800777a:	461a      	mov	r2, r3
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007784:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	3302      	adds	r3, #2
 800778a:	61bb      	str	r3, [r7, #24]
 800778c:	e007      	b.n	800779e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	781a      	ldrb	r2, [r3, #0]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	3301      	adds	r3, #1
 800779c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80077a4:	b29b      	uxth	r3, r3
 80077a6:	3b01      	subs	r3, #1
 80077a8:	b29a      	uxth	r2, r3
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1cc      	bne.n	8007756 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	9300      	str	r3, [sp, #0]
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	2200      	movs	r2, #0
 80077c4:	2140      	movs	r1, #64	; 0x40
 80077c6:	68f8      	ldr	r0, [r7, #12]
 80077c8:	f000 fe65 	bl	8008496 <UART_WaitOnFlagUntilTimeout>
 80077cc:	4603      	mov	r3, r0
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d001      	beq.n	80077d6 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 80077d2:	2303      	movs	r3, #3
 80077d4:	e006      	b.n	80077e4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2220      	movs	r2, #32
 80077da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 80077de:	2300      	movs	r3, #0
 80077e0:	e000      	b.n	80077e4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 80077e2:	2302      	movs	r3, #2
  }
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3720      	adds	r7, #32
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}

080077ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077f0:	b092      	sub	sp, #72	; 0x48
 80077f2:	af00      	add	r7, sp, #0
 80077f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077f6:	2300      	movs	r3, #0
 80077f8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	689a      	ldr	r2, [r3, #8]
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	691b      	ldr	r3, [r3, #16]
 8007804:	431a      	orrs	r2, r3
 8007806:	697b      	ldr	r3, [r7, #20]
 8007808:	695b      	ldr	r3, [r3, #20]
 800780a:	431a      	orrs	r2, r3
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	69db      	ldr	r3, [r3, #28]
 8007810:	4313      	orrs	r3, r2
 8007812:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	4bbe      	ldr	r3, [pc, #760]	; (8007b14 <UART_SetConfig+0x328>)
 800781c:	4013      	ands	r3, r2
 800781e:	697a      	ldr	r2, [r7, #20]
 8007820:	6812      	ldr	r2, [r2, #0]
 8007822:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007824:	430b      	orrs	r3, r1
 8007826:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	68da      	ldr	r2, [r3, #12]
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	430a      	orrs	r2, r1
 800783c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	699b      	ldr	r3, [r3, #24]
 8007842:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4ab3      	ldr	r2, [pc, #716]	; (8007b18 <UART_SetConfig+0x32c>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d004      	beq.n	8007858 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	6a1b      	ldr	r3, [r3, #32]
 8007852:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007854:	4313      	orrs	r3, r2
 8007856:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	689a      	ldr	r2, [r3, #8]
 800785e:	4baf      	ldr	r3, [pc, #700]	; (8007b1c <UART_SetConfig+0x330>)
 8007860:	4013      	ands	r3, r2
 8007862:	697a      	ldr	r2, [r7, #20]
 8007864:	6812      	ldr	r2, [r2, #0]
 8007866:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8007868:	430b      	orrs	r3, r1
 800786a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007872:	f023 010f 	bic.w	r1, r3, #15
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	430a      	orrs	r2, r1
 8007880:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4aa6      	ldr	r2, [pc, #664]	; (8007b20 <UART_SetConfig+0x334>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d177      	bne.n	800797c <UART_SetConfig+0x190>
 800788c:	4ba5      	ldr	r3, [pc, #660]	; (8007b24 <UART_SetConfig+0x338>)
 800788e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007890:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007894:	2b28      	cmp	r3, #40	; 0x28
 8007896:	d86d      	bhi.n	8007974 <UART_SetConfig+0x188>
 8007898:	a201      	add	r2, pc, #4	; (adr r2, 80078a0 <UART_SetConfig+0xb4>)
 800789a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789e:	bf00      	nop
 80078a0:	08007945 	.word	0x08007945
 80078a4:	08007975 	.word	0x08007975
 80078a8:	08007975 	.word	0x08007975
 80078ac:	08007975 	.word	0x08007975
 80078b0:	08007975 	.word	0x08007975
 80078b4:	08007975 	.word	0x08007975
 80078b8:	08007975 	.word	0x08007975
 80078bc:	08007975 	.word	0x08007975
 80078c0:	0800794d 	.word	0x0800794d
 80078c4:	08007975 	.word	0x08007975
 80078c8:	08007975 	.word	0x08007975
 80078cc:	08007975 	.word	0x08007975
 80078d0:	08007975 	.word	0x08007975
 80078d4:	08007975 	.word	0x08007975
 80078d8:	08007975 	.word	0x08007975
 80078dc:	08007975 	.word	0x08007975
 80078e0:	08007955 	.word	0x08007955
 80078e4:	08007975 	.word	0x08007975
 80078e8:	08007975 	.word	0x08007975
 80078ec:	08007975 	.word	0x08007975
 80078f0:	08007975 	.word	0x08007975
 80078f4:	08007975 	.word	0x08007975
 80078f8:	08007975 	.word	0x08007975
 80078fc:	08007975 	.word	0x08007975
 8007900:	0800795d 	.word	0x0800795d
 8007904:	08007975 	.word	0x08007975
 8007908:	08007975 	.word	0x08007975
 800790c:	08007975 	.word	0x08007975
 8007910:	08007975 	.word	0x08007975
 8007914:	08007975 	.word	0x08007975
 8007918:	08007975 	.word	0x08007975
 800791c:	08007975 	.word	0x08007975
 8007920:	08007965 	.word	0x08007965
 8007924:	08007975 	.word	0x08007975
 8007928:	08007975 	.word	0x08007975
 800792c:	08007975 	.word	0x08007975
 8007930:	08007975 	.word	0x08007975
 8007934:	08007975 	.word	0x08007975
 8007938:	08007975 	.word	0x08007975
 800793c:	08007975 	.word	0x08007975
 8007940:	0800796d 	.word	0x0800796d
 8007944:	2301      	movs	r3, #1
 8007946:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800794a:	e222      	b.n	8007d92 <UART_SetConfig+0x5a6>
 800794c:	2304      	movs	r3, #4
 800794e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007952:	e21e      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007954:	2308      	movs	r3, #8
 8007956:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800795a:	e21a      	b.n	8007d92 <UART_SetConfig+0x5a6>
 800795c:	2310      	movs	r3, #16
 800795e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007962:	e216      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007964:	2320      	movs	r3, #32
 8007966:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800796a:	e212      	b.n	8007d92 <UART_SetConfig+0x5a6>
 800796c:	2340      	movs	r3, #64	; 0x40
 800796e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007972:	e20e      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007974:	2380      	movs	r3, #128	; 0x80
 8007976:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800797a:	e20a      	b.n	8007d92 <UART_SetConfig+0x5a6>
 800797c:	697b      	ldr	r3, [r7, #20]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a69      	ldr	r2, [pc, #420]	; (8007b28 <UART_SetConfig+0x33c>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d130      	bne.n	80079e8 <UART_SetConfig+0x1fc>
 8007986:	4b67      	ldr	r3, [pc, #412]	; (8007b24 <UART_SetConfig+0x338>)
 8007988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800798a:	f003 0307 	and.w	r3, r3, #7
 800798e:	2b05      	cmp	r3, #5
 8007990:	d826      	bhi.n	80079e0 <UART_SetConfig+0x1f4>
 8007992:	a201      	add	r2, pc, #4	; (adr r2, 8007998 <UART_SetConfig+0x1ac>)
 8007994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007998:	080079b1 	.word	0x080079b1
 800799c:	080079b9 	.word	0x080079b9
 80079a0:	080079c1 	.word	0x080079c1
 80079a4:	080079c9 	.word	0x080079c9
 80079a8:	080079d1 	.word	0x080079d1
 80079ac:	080079d9 	.word	0x080079d9
 80079b0:	2300      	movs	r3, #0
 80079b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80079b6:	e1ec      	b.n	8007d92 <UART_SetConfig+0x5a6>
 80079b8:	2304      	movs	r3, #4
 80079ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80079be:	e1e8      	b.n	8007d92 <UART_SetConfig+0x5a6>
 80079c0:	2308      	movs	r3, #8
 80079c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80079c6:	e1e4      	b.n	8007d92 <UART_SetConfig+0x5a6>
 80079c8:	2310      	movs	r3, #16
 80079ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80079ce:	e1e0      	b.n	8007d92 <UART_SetConfig+0x5a6>
 80079d0:	2320      	movs	r3, #32
 80079d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80079d6:	e1dc      	b.n	8007d92 <UART_SetConfig+0x5a6>
 80079d8:	2340      	movs	r3, #64	; 0x40
 80079da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80079de:	e1d8      	b.n	8007d92 <UART_SetConfig+0x5a6>
 80079e0:	2380      	movs	r3, #128	; 0x80
 80079e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80079e6:	e1d4      	b.n	8007d92 <UART_SetConfig+0x5a6>
 80079e8:	697b      	ldr	r3, [r7, #20]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	4a4f      	ldr	r2, [pc, #316]	; (8007b2c <UART_SetConfig+0x340>)
 80079ee:	4293      	cmp	r3, r2
 80079f0:	d130      	bne.n	8007a54 <UART_SetConfig+0x268>
 80079f2:	4b4c      	ldr	r3, [pc, #304]	; (8007b24 <UART_SetConfig+0x338>)
 80079f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079f6:	f003 0307 	and.w	r3, r3, #7
 80079fa:	2b05      	cmp	r3, #5
 80079fc:	d826      	bhi.n	8007a4c <UART_SetConfig+0x260>
 80079fe:	a201      	add	r2, pc, #4	; (adr r2, 8007a04 <UART_SetConfig+0x218>)
 8007a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a04:	08007a1d 	.word	0x08007a1d
 8007a08:	08007a25 	.word	0x08007a25
 8007a0c:	08007a2d 	.word	0x08007a2d
 8007a10:	08007a35 	.word	0x08007a35
 8007a14:	08007a3d 	.word	0x08007a3d
 8007a18:	08007a45 	.word	0x08007a45
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a22:	e1b6      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007a24:	2304      	movs	r3, #4
 8007a26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a2a:	e1b2      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007a2c:	2308      	movs	r3, #8
 8007a2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a32:	e1ae      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007a34:	2310      	movs	r3, #16
 8007a36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a3a:	e1aa      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007a3c:	2320      	movs	r3, #32
 8007a3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a42:	e1a6      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007a44:	2340      	movs	r3, #64	; 0x40
 8007a46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a4a:	e1a2      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007a4c:	2380      	movs	r3, #128	; 0x80
 8007a4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a52:	e19e      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	4a35      	ldr	r2, [pc, #212]	; (8007b30 <UART_SetConfig+0x344>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d130      	bne.n	8007ac0 <UART_SetConfig+0x2d4>
 8007a5e:	4b31      	ldr	r3, [pc, #196]	; (8007b24 <UART_SetConfig+0x338>)
 8007a60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a62:	f003 0307 	and.w	r3, r3, #7
 8007a66:	2b05      	cmp	r3, #5
 8007a68:	d826      	bhi.n	8007ab8 <UART_SetConfig+0x2cc>
 8007a6a:	a201      	add	r2, pc, #4	; (adr r2, 8007a70 <UART_SetConfig+0x284>)
 8007a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a70:	08007a89 	.word	0x08007a89
 8007a74:	08007a91 	.word	0x08007a91
 8007a78:	08007a99 	.word	0x08007a99
 8007a7c:	08007aa1 	.word	0x08007aa1
 8007a80:	08007aa9 	.word	0x08007aa9
 8007a84:	08007ab1 	.word	0x08007ab1
 8007a88:	2300      	movs	r3, #0
 8007a8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a8e:	e180      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007a90:	2304      	movs	r3, #4
 8007a92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a96:	e17c      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007a98:	2308      	movs	r3, #8
 8007a9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007a9e:	e178      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007aa0:	2310      	movs	r3, #16
 8007aa2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007aa6:	e174      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007aa8:	2320      	movs	r3, #32
 8007aaa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007aae:	e170      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007ab0:	2340      	movs	r3, #64	; 0x40
 8007ab2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007ab6:	e16c      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007ab8:	2380      	movs	r3, #128	; 0x80
 8007aba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007abe:	e168      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a1b      	ldr	r2, [pc, #108]	; (8007b34 <UART_SetConfig+0x348>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d142      	bne.n	8007b50 <UART_SetConfig+0x364>
 8007aca:	4b16      	ldr	r3, [pc, #88]	; (8007b24 <UART_SetConfig+0x338>)
 8007acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ace:	f003 0307 	and.w	r3, r3, #7
 8007ad2:	2b05      	cmp	r3, #5
 8007ad4:	d838      	bhi.n	8007b48 <UART_SetConfig+0x35c>
 8007ad6:	a201      	add	r2, pc, #4	; (adr r2, 8007adc <UART_SetConfig+0x2f0>)
 8007ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007adc:	08007af5 	.word	0x08007af5
 8007ae0:	08007afd 	.word	0x08007afd
 8007ae4:	08007b05 	.word	0x08007b05
 8007ae8:	08007b0d 	.word	0x08007b0d
 8007aec:	08007b39 	.word	0x08007b39
 8007af0:	08007b41 	.word	0x08007b41
 8007af4:	2300      	movs	r3, #0
 8007af6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007afa:	e14a      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007afc:	2304      	movs	r3, #4
 8007afe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b02:	e146      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007b04:	2308      	movs	r3, #8
 8007b06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b0a:	e142      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007b0c:	2310      	movs	r3, #16
 8007b0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b12:	e13e      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007b14:	cfff69f3 	.word	0xcfff69f3
 8007b18:	58000c00 	.word	0x58000c00
 8007b1c:	11fff4ff 	.word	0x11fff4ff
 8007b20:	40011000 	.word	0x40011000
 8007b24:	58024400 	.word	0x58024400
 8007b28:	40004400 	.word	0x40004400
 8007b2c:	40004800 	.word	0x40004800
 8007b30:	40004c00 	.word	0x40004c00
 8007b34:	40005000 	.word	0x40005000
 8007b38:	2320      	movs	r3, #32
 8007b3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b3e:	e128      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007b40:	2340      	movs	r3, #64	; 0x40
 8007b42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b46:	e124      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007b48:	2380      	movs	r3, #128	; 0x80
 8007b4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b4e:	e120      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007b50:	697b      	ldr	r3, [r7, #20]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4acb      	ldr	r2, [pc, #812]	; (8007e84 <UART_SetConfig+0x698>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d176      	bne.n	8007c48 <UART_SetConfig+0x45c>
 8007b5a:	4bcb      	ldr	r3, [pc, #812]	; (8007e88 <UART_SetConfig+0x69c>)
 8007b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007b62:	2b28      	cmp	r3, #40	; 0x28
 8007b64:	d86c      	bhi.n	8007c40 <UART_SetConfig+0x454>
 8007b66:	a201      	add	r2, pc, #4	; (adr r2, 8007b6c <UART_SetConfig+0x380>)
 8007b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b6c:	08007c11 	.word	0x08007c11
 8007b70:	08007c41 	.word	0x08007c41
 8007b74:	08007c41 	.word	0x08007c41
 8007b78:	08007c41 	.word	0x08007c41
 8007b7c:	08007c41 	.word	0x08007c41
 8007b80:	08007c41 	.word	0x08007c41
 8007b84:	08007c41 	.word	0x08007c41
 8007b88:	08007c41 	.word	0x08007c41
 8007b8c:	08007c19 	.word	0x08007c19
 8007b90:	08007c41 	.word	0x08007c41
 8007b94:	08007c41 	.word	0x08007c41
 8007b98:	08007c41 	.word	0x08007c41
 8007b9c:	08007c41 	.word	0x08007c41
 8007ba0:	08007c41 	.word	0x08007c41
 8007ba4:	08007c41 	.word	0x08007c41
 8007ba8:	08007c41 	.word	0x08007c41
 8007bac:	08007c21 	.word	0x08007c21
 8007bb0:	08007c41 	.word	0x08007c41
 8007bb4:	08007c41 	.word	0x08007c41
 8007bb8:	08007c41 	.word	0x08007c41
 8007bbc:	08007c41 	.word	0x08007c41
 8007bc0:	08007c41 	.word	0x08007c41
 8007bc4:	08007c41 	.word	0x08007c41
 8007bc8:	08007c41 	.word	0x08007c41
 8007bcc:	08007c29 	.word	0x08007c29
 8007bd0:	08007c41 	.word	0x08007c41
 8007bd4:	08007c41 	.word	0x08007c41
 8007bd8:	08007c41 	.word	0x08007c41
 8007bdc:	08007c41 	.word	0x08007c41
 8007be0:	08007c41 	.word	0x08007c41
 8007be4:	08007c41 	.word	0x08007c41
 8007be8:	08007c41 	.word	0x08007c41
 8007bec:	08007c31 	.word	0x08007c31
 8007bf0:	08007c41 	.word	0x08007c41
 8007bf4:	08007c41 	.word	0x08007c41
 8007bf8:	08007c41 	.word	0x08007c41
 8007bfc:	08007c41 	.word	0x08007c41
 8007c00:	08007c41 	.word	0x08007c41
 8007c04:	08007c41 	.word	0x08007c41
 8007c08:	08007c41 	.word	0x08007c41
 8007c0c:	08007c39 	.word	0x08007c39
 8007c10:	2301      	movs	r3, #1
 8007c12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c16:	e0bc      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c18:	2304      	movs	r3, #4
 8007c1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c1e:	e0b8      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c20:	2308      	movs	r3, #8
 8007c22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c26:	e0b4      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c28:	2310      	movs	r3, #16
 8007c2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c2e:	e0b0      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c30:	2320      	movs	r3, #32
 8007c32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c36:	e0ac      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c38:	2340      	movs	r3, #64	; 0x40
 8007c3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c3e:	e0a8      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c40:	2380      	movs	r3, #128	; 0x80
 8007c42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c46:	e0a4      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a8f      	ldr	r2, [pc, #572]	; (8007e8c <UART_SetConfig+0x6a0>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d130      	bne.n	8007cb4 <UART_SetConfig+0x4c8>
 8007c52:	4b8d      	ldr	r3, [pc, #564]	; (8007e88 <UART_SetConfig+0x69c>)
 8007c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c56:	f003 0307 	and.w	r3, r3, #7
 8007c5a:	2b05      	cmp	r3, #5
 8007c5c:	d826      	bhi.n	8007cac <UART_SetConfig+0x4c0>
 8007c5e:	a201      	add	r2, pc, #4	; (adr r2, 8007c64 <UART_SetConfig+0x478>)
 8007c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c64:	08007c7d 	.word	0x08007c7d
 8007c68:	08007c85 	.word	0x08007c85
 8007c6c:	08007c8d 	.word	0x08007c8d
 8007c70:	08007c95 	.word	0x08007c95
 8007c74:	08007c9d 	.word	0x08007c9d
 8007c78:	08007ca5 	.word	0x08007ca5
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c82:	e086      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c84:	2304      	movs	r3, #4
 8007c86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c8a:	e082      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c8c:	2308      	movs	r3, #8
 8007c8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c92:	e07e      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c94:	2310      	movs	r3, #16
 8007c96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007c9a:	e07a      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007c9c:	2320      	movs	r3, #32
 8007c9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007ca2:	e076      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007ca4:	2340      	movs	r3, #64	; 0x40
 8007ca6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007caa:	e072      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007cac:	2380      	movs	r3, #128	; 0x80
 8007cae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007cb2:	e06e      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	4a75      	ldr	r2, [pc, #468]	; (8007e90 <UART_SetConfig+0x6a4>)
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d130      	bne.n	8007d20 <UART_SetConfig+0x534>
 8007cbe:	4b72      	ldr	r3, [pc, #456]	; (8007e88 <UART_SetConfig+0x69c>)
 8007cc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cc2:	f003 0307 	and.w	r3, r3, #7
 8007cc6:	2b05      	cmp	r3, #5
 8007cc8:	d826      	bhi.n	8007d18 <UART_SetConfig+0x52c>
 8007cca:	a201      	add	r2, pc, #4	; (adr r2, 8007cd0 <UART_SetConfig+0x4e4>)
 8007ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd0:	08007ce9 	.word	0x08007ce9
 8007cd4:	08007cf1 	.word	0x08007cf1
 8007cd8:	08007cf9 	.word	0x08007cf9
 8007cdc:	08007d01 	.word	0x08007d01
 8007ce0:	08007d09 	.word	0x08007d09
 8007ce4:	08007d11 	.word	0x08007d11
 8007ce8:	2300      	movs	r3, #0
 8007cea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007cee:	e050      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007cf0:	2304      	movs	r3, #4
 8007cf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007cf6:	e04c      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007cf8:	2308      	movs	r3, #8
 8007cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007cfe:	e048      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d00:	2310      	movs	r3, #16
 8007d02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d06:	e044      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d08:	2320      	movs	r3, #32
 8007d0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d0e:	e040      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d10:	2340      	movs	r3, #64	; 0x40
 8007d12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d16:	e03c      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d18:	2380      	movs	r3, #128	; 0x80
 8007d1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d1e:	e038      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a5b      	ldr	r2, [pc, #364]	; (8007e94 <UART_SetConfig+0x6a8>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d130      	bne.n	8007d8c <UART_SetConfig+0x5a0>
 8007d2a:	4b57      	ldr	r3, [pc, #348]	; (8007e88 <UART_SetConfig+0x69c>)
 8007d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d2e:	f003 0307 	and.w	r3, r3, #7
 8007d32:	2b05      	cmp	r3, #5
 8007d34:	d826      	bhi.n	8007d84 <UART_SetConfig+0x598>
 8007d36:	a201      	add	r2, pc, #4	; (adr r2, 8007d3c <UART_SetConfig+0x550>)
 8007d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d3c:	08007d55 	.word	0x08007d55
 8007d40:	08007d5d 	.word	0x08007d5d
 8007d44:	08007d65 	.word	0x08007d65
 8007d48:	08007d6d 	.word	0x08007d6d
 8007d4c:	08007d75 	.word	0x08007d75
 8007d50:	08007d7d 	.word	0x08007d7d
 8007d54:	2302      	movs	r3, #2
 8007d56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d5a:	e01a      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d5c:	2304      	movs	r3, #4
 8007d5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d62:	e016      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d64:	2308      	movs	r3, #8
 8007d66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d6a:	e012      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d6c:	2310      	movs	r3, #16
 8007d6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d72:	e00e      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d74:	2320      	movs	r3, #32
 8007d76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d7a:	e00a      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d7c:	2340      	movs	r3, #64	; 0x40
 8007d7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d82:	e006      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d84:	2380      	movs	r3, #128	; 0x80
 8007d86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007d8a:	e002      	b.n	8007d92 <UART_SetConfig+0x5a6>
 8007d8c:	2380      	movs	r3, #128	; 0x80
 8007d8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d92:	697b      	ldr	r3, [r7, #20]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a3f      	ldr	r2, [pc, #252]	; (8007e94 <UART_SetConfig+0x6a8>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	f040 80f8 	bne.w	8007f8e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d9e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007da2:	2b20      	cmp	r3, #32
 8007da4:	dc46      	bgt.n	8007e34 <UART_SetConfig+0x648>
 8007da6:	2b02      	cmp	r3, #2
 8007da8:	f2c0 8082 	blt.w	8007eb0 <UART_SetConfig+0x6c4>
 8007dac:	3b02      	subs	r3, #2
 8007dae:	2b1e      	cmp	r3, #30
 8007db0:	d87e      	bhi.n	8007eb0 <UART_SetConfig+0x6c4>
 8007db2:	a201      	add	r2, pc, #4	; (adr r2, 8007db8 <UART_SetConfig+0x5cc>)
 8007db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007db8:	08007e3b 	.word	0x08007e3b
 8007dbc:	08007eb1 	.word	0x08007eb1
 8007dc0:	08007e43 	.word	0x08007e43
 8007dc4:	08007eb1 	.word	0x08007eb1
 8007dc8:	08007eb1 	.word	0x08007eb1
 8007dcc:	08007eb1 	.word	0x08007eb1
 8007dd0:	08007e53 	.word	0x08007e53
 8007dd4:	08007eb1 	.word	0x08007eb1
 8007dd8:	08007eb1 	.word	0x08007eb1
 8007ddc:	08007eb1 	.word	0x08007eb1
 8007de0:	08007eb1 	.word	0x08007eb1
 8007de4:	08007eb1 	.word	0x08007eb1
 8007de8:	08007eb1 	.word	0x08007eb1
 8007dec:	08007eb1 	.word	0x08007eb1
 8007df0:	08007e63 	.word	0x08007e63
 8007df4:	08007eb1 	.word	0x08007eb1
 8007df8:	08007eb1 	.word	0x08007eb1
 8007dfc:	08007eb1 	.word	0x08007eb1
 8007e00:	08007eb1 	.word	0x08007eb1
 8007e04:	08007eb1 	.word	0x08007eb1
 8007e08:	08007eb1 	.word	0x08007eb1
 8007e0c:	08007eb1 	.word	0x08007eb1
 8007e10:	08007eb1 	.word	0x08007eb1
 8007e14:	08007eb1 	.word	0x08007eb1
 8007e18:	08007eb1 	.word	0x08007eb1
 8007e1c:	08007eb1 	.word	0x08007eb1
 8007e20:	08007eb1 	.word	0x08007eb1
 8007e24:	08007eb1 	.word	0x08007eb1
 8007e28:	08007eb1 	.word	0x08007eb1
 8007e2c:	08007eb1 	.word	0x08007eb1
 8007e30:	08007ea3 	.word	0x08007ea3
 8007e34:	2b40      	cmp	r3, #64	; 0x40
 8007e36:	d037      	beq.n	8007ea8 <UART_SetConfig+0x6bc>
 8007e38:	e03a      	b.n	8007eb0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007e3a:	f7fd fc3f 	bl	80056bc <HAL_RCCEx_GetD3PCLK1Freq>
 8007e3e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8007e40:	e03c      	b.n	8007ebc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007e46:	4618      	mov	r0, r3
 8007e48:	f7fd fc4e 	bl	80056e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e4e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007e50:	e034      	b.n	8007ebc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e52:	f107 0318 	add.w	r3, r7, #24
 8007e56:	4618      	mov	r0, r3
 8007e58:	f7fd fd9a 	bl	8005990 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e5c:	69fb      	ldr	r3, [r7, #28]
 8007e5e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007e60:	e02c      	b.n	8007ebc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e62:	4b09      	ldr	r3, [pc, #36]	; (8007e88 <UART_SetConfig+0x69c>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f003 0320 	and.w	r3, r3, #32
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d016      	beq.n	8007e9c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e6e:	4b06      	ldr	r3, [pc, #24]	; (8007e88 <UART_SetConfig+0x69c>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	08db      	lsrs	r3, r3, #3
 8007e74:	f003 0303 	and.w	r3, r3, #3
 8007e78:	4a07      	ldr	r2, [pc, #28]	; (8007e98 <UART_SetConfig+0x6ac>)
 8007e7a:	fa22 f303 	lsr.w	r3, r2, r3
 8007e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e80:	e01c      	b.n	8007ebc <UART_SetConfig+0x6d0>
 8007e82:	bf00      	nop
 8007e84:	40011400 	.word	0x40011400
 8007e88:	58024400 	.word	0x58024400
 8007e8c:	40007800 	.word	0x40007800
 8007e90:	40007c00 	.word	0x40007c00
 8007e94:	58000c00 	.word	0x58000c00
 8007e98:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007e9c:	4b9d      	ldr	r3, [pc, #628]	; (8008114 <UART_SetConfig+0x928>)
 8007e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007ea0:	e00c      	b.n	8007ebc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007ea2:	4b9d      	ldr	r3, [pc, #628]	; (8008118 <UART_SetConfig+0x92c>)
 8007ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007ea6:	e009      	b.n	8007ebc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ea8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007eac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8007eae:	e005      	b.n	8007ebc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8007eba:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007ebc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	f000 81de 	beq.w	8008280 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec8:	4a94      	ldr	r2, [pc, #592]	; (800811c <UART_SetConfig+0x930>)
 8007eca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ece:	461a      	mov	r2, r3
 8007ed0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ed2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ed6:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	685a      	ldr	r2, [r3, #4]
 8007edc:	4613      	mov	r3, r2
 8007ede:	005b      	lsls	r3, r3, #1
 8007ee0:	4413      	add	r3, r2
 8007ee2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d305      	bcc.n	8007ef4 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007ee8:	697b      	ldr	r3, [r7, #20]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007eee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d903      	bls.n	8007efc <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8007ef4:	2301      	movs	r3, #1
 8007ef6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007efa:	e1c1      	b.n	8008280 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007efc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007efe:	2200      	movs	r2, #0
 8007f00:	60bb      	str	r3, [r7, #8]
 8007f02:	60fa      	str	r2, [r7, #12]
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f08:	4a84      	ldr	r2, [pc, #528]	; (800811c <UART_SetConfig+0x930>)
 8007f0a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f0e:	b29b      	uxth	r3, r3
 8007f10:	2200      	movs	r2, #0
 8007f12:	603b      	str	r3, [r7, #0]
 8007f14:	607a      	str	r2, [r7, #4]
 8007f16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f1a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007f1e:	f7f8 fbf3 	bl	8000708 <__aeabi_uldivmod>
 8007f22:	4602      	mov	r2, r0
 8007f24:	460b      	mov	r3, r1
 8007f26:	4610      	mov	r0, r2
 8007f28:	4619      	mov	r1, r3
 8007f2a:	f04f 0200 	mov.w	r2, #0
 8007f2e:	f04f 0300 	mov.w	r3, #0
 8007f32:	020b      	lsls	r3, r1, #8
 8007f34:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f38:	0202      	lsls	r2, r0, #8
 8007f3a:	6979      	ldr	r1, [r7, #20]
 8007f3c:	6849      	ldr	r1, [r1, #4]
 8007f3e:	0849      	lsrs	r1, r1, #1
 8007f40:	2000      	movs	r0, #0
 8007f42:	460c      	mov	r4, r1
 8007f44:	4605      	mov	r5, r0
 8007f46:	eb12 0804 	adds.w	r8, r2, r4
 8007f4a:	eb43 0905 	adc.w	r9, r3, r5
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	469a      	mov	sl, r3
 8007f56:	4693      	mov	fp, r2
 8007f58:	4652      	mov	r2, sl
 8007f5a:	465b      	mov	r3, fp
 8007f5c:	4640      	mov	r0, r8
 8007f5e:	4649      	mov	r1, r9
 8007f60:	f7f8 fbd2 	bl	8000708 <__aeabi_uldivmod>
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	4613      	mov	r3, r2
 8007f6a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f72:	d308      	bcc.n	8007f86 <UART_SetConfig+0x79a>
 8007f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007f7a:	d204      	bcs.n	8007f86 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f82:	60da      	str	r2, [r3, #12]
 8007f84:	e17c      	b.n	8008280 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8007f86:	2301      	movs	r3, #1
 8007f88:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8007f8c:	e178      	b.n	8008280 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f8e:	697b      	ldr	r3, [r7, #20]
 8007f90:	69db      	ldr	r3, [r3, #28]
 8007f92:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007f96:	f040 80c5 	bne.w	8008124 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8007f9a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007f9e:	2b20      	cmp	r3, #32
 8007fa0:	dc48      	bgt.n	8008034 <UART_SetConfig+0x848>
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	db7b      	blt.n	800809e <UART_SetConfig+0x8b2>
 8007fa6:	2b20      	cmp	r3, #32
 8007fa8:	d879      	bhi.n	800809e <UART_SetConfig+0x8b2>
 8007faa:	a201      	add	r2, pc, #4	; (adr r2, 8007fb0 <UART_SetConfig+0x7c4>)
 8007fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb0:	0800803b 	.word	0x0800803b
 8007fb4:	08008043 	.word	0x08008043
 8007fb8:	0800809f 	.word	0x0800809f
 8007fbc:	0800809f 	.word	0x0800809f
 8007fc0:	0800804b 	.word	0x0800804b
 8007fc4:	0800809f 	.word	0x0800809f
 8007fc8:	0800809f 	.word	0x0800809f
 8007fcc:	0800809f 	.word	0x0800809f
 8007fd0:	0800805b 	.word	0x0800805b
 8007fd4:	0800809f 	.word	0x0800809f
 8007fd8:	0800809f 	.word	0x0800809f
 8007fdc:	0800809f 	.word	0x0800809f
 8007fe0:	0800809f 	.word	0x0800809f
 8007fe4:	0800809f 	.word	0x0800809f
 8007fe8:	0800809f 	.word	0x0800809f
 8007fec:	0800809f 	.word	0x0800809f
 8007ff0:	0800806b 	.word	0x0800806b
 8007ff4:	0800809f 	.word	0x0800809f
 8007ff8:	0800809f 	.word	0x0800809f
 8007ffc:	0800809f 	.word	0x0800809f
 8008000:	0800809f 	.word	0x0800809f
 8008004:	0800809f 	.word	0x0800809f
 8008008:	0800809f 	.word	0x0800809f
 800800c:	0800809f 	.word	0x0800809f
 8008010:	0800809f 	.word	0x0800809f
 8008014:	0800809f 	.word	0x0800809f
 8008018:	0800809f 	.word	0x0800809f
 800801c:	0800809f 	.word	0x0800809f
 8008020:	0800809f 	.word	0x0800809f
 8008024:	0800809f 	.word	0x0800809f
 8008028:	0800809f 	.word	0x0800809f
 800802c:	0800809f 	.word	0x0800809f
 8008030:	08008091 	.word	0x08008091
 8008034:	2b40      	cmp	r3, #64	; 0x40
 8008036:	d02e      	beq.n	8008096 <UART_SetConfig+0x8aa>
 8008038:	e031      	b.n	800809e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800803a:	f7fc fbcd 	bl	80047d8 <HAL_RCC_GetPCLK1Freq>
 800803e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008040:	e033      	b.n	80080aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008042:	f7fc fbdf 	bl	8004804 <HAL_RCC_GetPCLK2Freq>
 8008046:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8008048:	e02f      	b.n	80080aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800804a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800804e:	4618      	mov	r0, r3
 8008050:	f7fd fb4a 	bl	80056e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008054:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008056:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008058:	e027      	b.n	80080aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800805a:	f107 0318 	add.w	r3, r7, #24
 800805e:	4618      	mov	r0, r3
 8008060:	f7fd fc96 	bl	8005990 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008064:	69fb      	ldr	r3, [r7, #28]
 8008066:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008068:	e01f      	b.n	80080aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800806a:	4b2d      	ldr	r3, [pc, #180]	; (8008120 <UART_SetConfig+0x934>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f003 0320 	and.w	r3, r3, #32
 8008072:	2b00      	cmp	r3, #0
 8008074:	d009      	beq.n	800808a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008076:	4b2a      	ldr	r3, [pc, #168]	; (8008120 <UART_SetConfig+0x934>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	08db      	lsrs	r3, r3, #3
 800807c:	f003 0303 	and.w	r3, r3, #3
 8008080:	4a24      	ldr	r2, [pc, #144]	; (8008114 <UART_SetConfig+0x928>)
 8008082:	fa22 f303 	lsr.w	r3, r2, r3
 8008086:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008088:	e00f      	b.n	80080aa <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800808a:	4b22      	ldr	r3, [pc, #136]	; (8008114 <UART_SetConfig+0x928>)
 800808c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800808e:	e00c      	b.n	80080aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008090:	4b21      	ldr	r3, [pc, #132]	; (8008118 <UART_SetConfig+0x92c>)
 8008092:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008094:	e009      	b.n	80080aa <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008096:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800809a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800809c:	e005      	b.n	80080aa <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800809e:	2300      	movs	r3, #0
 80080a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80080a2:	2301      	movs	r3, #1
 80080a4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80080a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f000 80e7 	beq.w	8008280 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b6:	4a19      	ldr	r2, [pc, #100]	; (800811c <UART_SetConfig+0x930>)
 80080b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080bc:	461a      	mov	r2, r3
 80080be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80080c4:	005a      	lsls	r2, r3, #1
 80080c6:	697b      	ldr	r3, [r7, #20]
 80080c8:	685b      	ldr	r3, [r3, #4]
 80080ca:	085b      	lsrs	r3, r3, #1
 80080cc:	441a      	add	r2, r3
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80080d6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80080d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080da:	2b0f      	cmp	r3, #15
 80080dc:	d916      	bls.n	800810c <UART_SetConfig+0x920>
 80080de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080e4:	d212      	bcs.n	800810c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80080e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	f023 030f 	bic.w	r3, r3, #15
 80080ee:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80080f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080f2:	085b      	lsrs	r3, r3, #1
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	f003 0307 	and.w	r3, r3, #7
 80080fa:	b29a      	uxth	r2, r3
 80080fc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80080fe:	4313      	orrs	r3, r2
 8008100:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8008108:	60da      	str	r2, [r3, #12]
 800810a:	e0b9      	b.n	8008280 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800810c:	2301      	movs	r3, #1
 800810e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8008112:	e0b5      	b.n	8008280 <UART_SetConfig+0xa94>
 8008114:	03d09000 	.word	0x03d09000
 8008118:	003d0900 	.word	0x003d0900
 800811c:	0800e740 	.word	0x0800e740
 8008120:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008124:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008128:	2b20      	cmp	r3, #32
 800812a:	dc49      	bgt.n	80081c0 <UART_SetConfig+0x9d4>
 800812c:	2b00      	cmp	r3, #0
 800812e:	db7c      	blt.n	800822a <UART_SetConfig+0xa3e>
 8008130:	2b20      	cmp	r3, #32
 8008132:	d87a      	bhi.n	800822a <UART_SetConfig+0xa3e>
 8008134:	a201      	add	r2, pc, #4	; (adr r2, 800813c <UART_SetConfig+0x950>)
 8008136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813a:	bf00      	nop
 800813c:	080081c7 	.word	0x080081c7
 8008140:	080081cf 	.word	0x080081cf
 8008144:	0800822b 	.word	0x0800822b
 8008148:	0800822b 	.word	0x0800822b
 800814c:	080081d7 	.word	0x080081d7
 8008150:	0800822b 	.word	0x0800822b
 8008154:	0800822b 	.word	0x0800822b
 8008158:	0800822b 	.word	0x0800822b
 800815c:	080081e7 	.word	0x080081e7
 8008160:	0800822b 	.word	0x0800822b
 8008164:	0800822b 	.word	0x0800822b
 8008168:	0800822b 	.word	0x0800822b
 800816c:	0800822b 	.word	0x0800822b
 8008170:	0800822b 	.word	0x0800822b
 8008174:	0800822b 	.word	0x0800822b
 8008178:	0800822b 	.word	0x0800822b
 800817c:	080081f7 	.word	0x080081f7
 8008180:	0800822b 	.word	0x0800822b
 8008184:	0800822b 	.word	0x0800822b
 8008188:	0800822b 	.word	0x0800822b
 800818c:	0800822b 	.word	0x0800822b
 8008190:	0800822b 	.word	0x0800822b
 8008194:	0800822b 	.word	0x0800822b
 8008198:	0800822b 	.word	0x0800822b
 800819c:	0800822b 	.word	0x0800822b
 80081a0:	0800822b 	.word	0x0800822b
 80081a4:	0800822b 	.word	0x0800822b
 80081a8:	0800822b 	.word	0x0800822b
 80081ac:	0800822b 	.word	0x0800822b
 80081b0:	0800822b 	.word	0x0800822b
 80081b4:	0800822b 	.word	0x0800822b
 80081b8:	0800822b 	.word	0x0800822b
 80081bc:	0800821d 	.word	0x0800821d
 80081c0:	2b40      	cmp	r3, #64	; 0x40
 80081c2:	d02e      	beq.n	8008222 <UART_SetConfig+0xa36>
 80081c4:	e031      	b.n	800822a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081c6:	f7fc fb07 	bl	80047d8 <HAL_RCC_GetPCLK1Freq>
 80081ca:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80081cc:	e033      	b.n	8008236 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081ce:	f7fc fb19 	bl	8004804 <HAL_RCC_GetPCLK2Freq>
 80081d2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80081d4:	e02f      	b.n	8008236 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80081da:	4618      	mov	r0, r3
 80081dc:	f7fd fa84 	bl	80056e8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80081e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80081e4:	e027      	b.n	8008236 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081e6:	f107 0318 	add.w	r3, r7, #24
 80081ea:	4618      	mov	r0, r3
 80081ec:	f7fd fbd0 	bl	8005990 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80081f0:	69fb      	ldr	r3, [r7, #28]
 80081f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80081f4:	e01f      	b.n	8008236 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80081f6:	4b2d      	ldr	r3, [pc, #180]	; (80082ac <UART_SetConfig+0xac0>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f003 0320 	and.w	r3, r3, #32
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d009      	beq.n	8008216 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008202:	4b2a      	ldr	r3, [pc, #168]	; (80082ac <UART_SetConfig+0xac0>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	08db      	lsrs	r3, r3, #3
 8008208:	f003 0303 	and.w	r3, r3, #3
 800820c:	4a28      	ldr	r2, [pc, #160]	; (80082b0 <UART_SetConfig+0xac4>)
 800820e:	fa22 f303 	lsr.w	r3, r2, r3
 8008212:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008214:	e00f      	b.n	8008236 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8008216:	4b26      	ldr	r3, [pc, #152]	; (80082b0 <UART_SetConfig+0xac4>)
 8008218:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800821a:	e00c      	b.n	8008236 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800821c:	4b25      	ldr	r3, [pc, #148]	; (80082b4 <UART_SetConfig+0xac8>)
 800821e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008220:	e009      	b.n	8008236 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008222:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008226:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8008228:	e005      	b.n	8008236 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800822a:	2300      	movs	r3, #0
 800822c:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8008234:	bf00      	nop
    }

    if (pclk != 0U)
 8008236:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008238:	2b00      	cmp	r3, #0
 800823a:	d021      	beq.n	8008280 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008240:	4a1d      	ldr	r2, [pc, #116]	; (80082b8 <UART_SetConfig+0xacc>)
 8008242:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008246:	461a      	mov	r2, r3
 8008248:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800824a:	fbb3 f2f2 	udiv	r2, r3, r2
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	685b      	ldr	r3, [r3, #4]
 8008252:	085b      	lsrs	r3, r3, #1
 8008254:	441a      	add	r2, r3
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	685b      	ldr	r3, [r3, #4]
 800825a:	fbb2 f3f3 	udiv	r3, r2, r3
 800825e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008262:	2b0f      	cmp	r3, #15
 8008264:	d909      	bls.n	800827a <UART_SetConfig+0xa8e>
 8008266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008268:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800826c:	d205      	bcs.n	800827a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800826e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008270:	b29a      	uxth	r2, r3
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	60da      	str	r2, [r3, #12]
 8008278:	e002      	b.n	8008280 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	2201      	movs	r2, #1
 8008284:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008288:	697b      	ldr	r3, [r7, #20]
 800828a:	2201      	movs	r2, #1
 800828c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008290:	697b      	ldr	r3, [r7, #20]
 8008292:	2200      	movs	r2, #0
 8008294:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008296:	697b      	ldr	r3, [r7, #20]
 8008298:	2200      	movs	r2, #0
 800829a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800829c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3748      	adds	r7, #72	; 0x48
 80082a4:	46bd      	mov	sp, r7
 80082a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80082aa:	bf00      	nop
 80082ac:	58024400 	.word	0x58024400
 80082b0:	03d09000 	.word	0x03d09000
 80082b4:	003d0900 	.word	0x003d0900
 80082b8:	0800e740 	.word	0x0800e740

080082bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80082bc:	b480      	push	{r7}
 80082be:	b083      	sub	sp, #12
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082c8:	f003 0301 	and.w	r3, r3, #1
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00a      	beq.n	80082e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	430a      	orrs	r2, r1
 80082e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ea:	f003 0302 	and.w	r3, r3, #2
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00a      	beq.n	8008308 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	430a      	orrs	r2, r1
 8008306:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800830c:	f003 0304 	and.w	r3, r3, #4
 8008310:	2b00      	cmp	r3, #0
 8008312:	d00a      	beq.n	800832a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	685b      	ldr	r3, [r3, #4]
 800831a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	430a      	orrs	r2, r1
 8008328:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800832e:	f003 0308 	and.w	r3, r3, #8
 8008332:	2b00      	cmp	r3, #0
 8008334:	d00a      	beq.n	800834c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	685b      	ldr	r3, [r3, #4]
 800833c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	430a      	orrs	r2, r1
 800834a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008350:	f003 0310 	and.w	r3, r3, #16
 8008354:	2b00      	cmp	r3, #0
 8008356:	d00a      	beq.n	800836e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	689b      	ldr	r3, [r3, #8]
 800835e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	430a      	orrs	r2, r1
 800836c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008372:	f003 0320 	and.w	r3, r3, #32
 8008376:	2b00      	cmp	r3, #0
 8008378:	d00a      	beq.n	8008390 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	430a      	orrs	r2, r1
 800838e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008398:	2b00      	cmp	r3, #0
 800839a:	d01a      	beq.n	80083d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	430a      	orrs	r2, r1
 80083b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80083ba:	d10a      	bne.n	80083d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	685b      	ldr	r3, [r3, #4]
 80083c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	430a      	orrs	r2, r1
 80083d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d00a      	beq.n	80083f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	430a      	orrs	r2, r1
 80083f2:	605a      	str	r2, [r3, #4]
  }
}
 80083f4:	bf00      	nop
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b086      	sub	sp, #24
 8008404:	af02      	add	r7, sp, #8
 8008406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2200      	movs	r2, #0
 800840c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008410:	f7f9 ff98 	bl	8002344 <HAL_GetTick>
 8008414:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f003 0308 	and.w	r3, r3, #8
 8008420:	2b08      	cmp	r3, #8
 8008422:	d10e      	bne.n	8008442 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008424:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008428:	9300      	str	r3, [sp, #0]
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	2200      	movs	r2, #0
 800842e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 f82f 	bl	8008496 <UART_WaitOnFlagUntilTimeout>
 8008438:	4603      	mov	r3, r0
 800843a:	2b00      	cmp	r3, #0
 800843c:	d001      	beq.n	8008442 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800843e:	2303      	movs	r3, #3
 8008440:	e025      	b.n	800848e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f003 0304 	and.w	r3, r3, #4
 800844c:	2b04      	cmp	r3, #4
 800844e:	d10e      	bne.n	800846e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008450:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008454:	9300      	str	r3, [sp, #0]
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2200      	movs	r2, #0
 800845a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 f819 	bl	8008496 <UART_WaitOnFlagUntilTimeout>
 8008464:	4603      	mov	r3, r0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d001      	beq.n	800846e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800846a:	2303      	movs	r3, #3
 800846c:	e00f      	b.n	800848e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	2220      	movs	r2, #32
 8008472:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2220      	movs	r2, #32
 800847a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2200      	movs	r2, #0
 8008482:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2200      	movs	r2, #0
 8008488:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800848c:	2300      	movs	r3, #0
}
 800848e:	4618      	mov	r0, r3
 8008490:	3710      	adds	r7, #16
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}

08008496 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b09c      	sub	sp, #112	; 0x70
 800849a:	af00      	add	r7, sp, #0
 800849c:	60f8      	str	r0, [r7, #12]
 800849e:	60b9      	str	r1, [r7, #8]
 80084a0:	603b      	str	r3, [r7, #0]
 80084a2:	4613      	mov	r3, r2
 80084a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084a6:	e0a9      	b.n	80085fc <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ae:	f000 80a5 	beq.w	80085fc <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084b2:	f7f9 ff47 	bl	8002344 <HAL_GetTick>
 80084b6:	4602      	mov	r2, r0
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	1ad3      	subs	r3, r2, r3
 80084bc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80084be:	429a      	cmp	r2, r3
 80084c0:	d302      	bcc.n	80084c8 <UART_WaitOnFlagUntilTimeout+0x32>
 80084c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d140      	bne.n	800854a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084d0:	e853 3f00 	ldrex	r3, [r3]
 80084d4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80084d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80084d8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80084dc:	667b      	str	r3, [r7, #100]	; 0x64
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	461a      	mov	r2, r3
 80084e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80084e8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ea:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80084ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80084ee:	e841 2300 	strex	r3, r2, [r1]
 80084f2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80084f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d1e6      	bne.n	80084c8 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	3308      	adds	r3, #8
 8008500:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008502:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008504:	e853 3f00 	ldrex	r3, [r3]
 8008508:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800850a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800850c:	f023 0301 	bic.w	r3, r3, #1
 8008510:	663b      	str	r3, [r7, #96]	; 0x60
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	3308      	adds	r3, #8
 8008518:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800851a:	64ba      	str	r2, [r7, #72]	; 0x48
 800851c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800851e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008520:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008522:	e841 2300 	strex	r3, r2, [r1]
 8008526:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008528:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800852a:	2b00      	cmp	r3, #0
 800852c:	d1e5      	bne.n	80084fa <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	2220      	movs	r2, #32
 8008532:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	2220      	movs	r2, #32
 800853a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2200      	movs	r2, #0
 8008542:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008546:	2303      	movs	r3, #3
 8008548:	e069      	b.n	800861e <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f003 0304 	and.w	r3, r3, #4
 8008554:	2b00      	cmp	r3, #0
 8008556:	d051      	beq.n	80085fc <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	69db      	ldr	r3, [r3, #28]
 800855e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008562:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008566:	d149      	bne.n	80085fc <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008570:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800857a:	e853 3f00 	ldrex	r3, [r3]
 800857e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008582:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008586:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	461a      	mov	r2, r3
 800858e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008590:	637b      	str	r3, [r7, #52]	; 0x34
 8008592:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008594:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008596:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008598:	e841 2300 	strex	r3, r2, [r1]
 800859c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800859e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d1e6      	bne.n	8008572 <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	3308      	adds	r3, #8
 80085aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	e853 3f00 	ldrex	r3, [r3]
 80085b2:	613b      	str	r3, [r7, #16]
   return(result);
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	f023 0301 	bic.w	r3, r3, #1
 80085ba:	66bb      	str	r3, [r7, #104]	; 0x68
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	3308      	adds	r3, #8
 80085c2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80085c4:	623a      	str	r2, [r7, #32]
 80085c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c8:	69f9      	ldr	r1, [r7, #28]
 80085ca:	6a3a      	ldr	r2, [r7, #32]
 80085cc:	e841 2300 	strex	r3, r2, [r1]
 80085d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d1e5      	bne.n	80085a4 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2220      	movs	r2, #32
 80085dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2220      	movs	r2, #32
 80085e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2220      	movs	r2, #32
 80085ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80085f8:	2303      	movs	r3, #3
 80085fa:	e010      	b.n	800861e <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	69da      	ldr	r2, [r3, #28]
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	4013      	ands	r3, r2
 8008606:	68ba      	ldr	r2, [r7, #8]
 8008608:	429a      	cmp	r2, r3
 800860a:	bf0c      	ite	eq
 800860c:	2301      	moveq	r3, #1
 800860e:	2300      	movne	r3, #0
 8008610:	b2db      	uxtb	r3, r3
 8008612:	461a      	mov	r2, r3
 8008614:	79fb      	ldrb	r3, [r7, #7]
 8008616:	429a      	cmp	r2, r3
 8008618:	f43f af46 	beq.w	80084a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800861c:	2300      	movs	r3, #0
}
 800861e:	4618      	mov	r0, r3
 8008620:	3770      	adds	r7, #112	; 0x70
 8008622:	46bd      	mov	sp, r7
 8008624:	bd80      	pop	{r7, pc}

08008626 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008626:	b480      	push	{r7}
 8008628:	b085      	sub	sp, #20
 800862a:	af00      	add	r7, sp, #0
 800862c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008634:	2b01      	cmp	r3, #1
 8008636:	d101      	bne.n	800863c <HAL_UARTEx_DisableFifoMode+0x16>
 8008638:	2302      	movs	r3, #2
 800863a:	e027      	b.n	800868c <HAL_UARTEx_DisableFifoMode+0x66>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2201      	movs	r2, #1
 8008640:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2224      	movs	r2, #36	; 0x24
 8008648:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f022 0201 	bic.w	r2, r2, #1
 8008662:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800866a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	68fa      	ldr	r2, [r7, #12]
 8008678:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2220      	movs	r2, #32
 800867e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3714      	adds	r7, #20
 8008690:	46bd      	mov	sp, r7
 8008692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008696:	4770      	bx	lr

08008698 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d101      	bne.n	80086b0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80086ac:	2302      	movs	r3, #2
 80086ae:	e02d      	b.n	800870c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	2201      	movs	r2, #1
 80086b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2224      	movs	r2, #36	; 0x24
 80086bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	681a      	ldr	r2, [r3, #0]
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f022 0201 	bic.w	r2, r2, #1
 80086d6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	689b      	ldr	r3, [r3, #8]
 80086de:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	683a      	ldr	r2, [r7, #0]
 80086e8:	430a      	orrs	r2, r1
 80086ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 f84f 	bl	8008790 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	68fa      	ldr	r2, [r7, #12]
 80086f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2220      	movs	r2, #32
 80086fe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800870a:	2300      	movs	r3, #0
}
 800870c:	4618      	mov	r0, r3
 800870e:	3710      	adds	r7, #16
 8008710:	46bd      	mov	sp, r7
 8008712:	bd80      	pop	{r7, pc}

08008714 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
 800871c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008724:	2b01      	cmp	r3, #1
 8008726:	d101      	bne.n	800872c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008728:	2302      	movs	r3, #2
 800872a:	e02d      	b.n	8008788 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2201      	movs	r2, #1
 8008730:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2224      	movs	r2, #36	; 0x24
 8008738:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	681a      	ldr	r2, [r3, #0]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f022 0201 	bic.w	r2, r2, #1
 8008752:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	689b      	ldr	r3, [r3, #8]
 800875a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	683a      	ldr	r2, [r7, #0]
 8008764:	430a      	orrs	r2, r1
 8008766:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008768:	6878      	ldr	r0, [r7, #4]
 800876a:	f000 f811 	bl	8008790 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	68fa      	ldr	r2, [r7, #12]
 8008774:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2220      	movs	r2, #32
 800877a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2200      	movs	r2, #0
 8008782:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008786:	2300      	movs	r3, #0
}
 8008788:	4618      	mov	r0, r3
 800878a:	3710      	adds	r7, #16
 800878c:	46bd      	mov	sp, r7
 800878e:	bd80      	pop	{r7, pc}

08008790 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008790:	b480      	push	{r7}
 8008792:	b085      	sub	sp, #20
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800879c:	2b00      	cmp	r3, #0
 800879e:	d108      	bne.n	80087b2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2201      	movs	r2, #1
 80087a4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80087b0:	e031      	b.n	8008816 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80087b2:	2310      	movs	r3, #16
 80087b4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80087b6:	2310      	movs	r3, #16
 80087b8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	0e5b      	lsrs	r3, r3, #25
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	f003 0307 	and.w	r3, r3, #7
 80087c8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	689b      	ldr	r3, [r3, #8]
 80087d0:	0f5b      	lsrs	r3, r3, #29
 80087d2:	b2db      	uxtb	r3, r3
 80087d4:	f003 0307 	and.w	r3, r3, #7
 80087d8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80087da:	7bbb      	ldrb	r3, [r7, #14]
 80087dc:	7b3a      	ldrb	r2, [r7, #12]
 80087de:	4911      	ldr	r1, [pc, #68]	; (8008824 <UARTEx_SetNbDataToProcess+0x94>)
 80087e0:	5c8a      	ldrb	r2, [r1, r2]
 80087e2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80087e6:	7b3a      	ldrb	r2, [r7, #12]
 80087e8:	490f      	ldr	r1, [pc, #60]	; (8008828 <UARTEx_SetNbDataToProcess+0x98>)
 80087ea:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80087ec:	fb93 f3f2 	sdiv	r3, r3, r2
 80087f0:	b29a      	uxth	r2, r3
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80087f8:	7bfb      	ldrb	r3, [r7, #15]
 80087fa:	7b7a      	ldrb	r2, [r7, #13]
 80087fc:	4909      	ldr	r1, [pc, #36]	; (8008824 <UARTEx_SetNbDataToProcess+0x94>)
 80087fe:	5c8a      	ldrb	r2, [r1, r2]
 8008800:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008804:	7b7a      	ldrb	r2, [r7, #13]
 8008806:	4908      	ldr	r1, [pc, #32]	; (8008828 <UARTEx_SetNbDataToProcess+0x98>)
 8008808:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800880a:	fb93 f3f2 	sdiv	r3, r3, r2
 800880e:	b29a      	uxth	r2, r3
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008816:	bf00      	nop
 8008818:	3714      	adds	r7, #20
 800881a:	46bd      	mov	sp, r7
 800881c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop
 8008824:	0800e758 	.word	0x0800e758
 8008828:	0800e760 	.word	0x0800e760

0800882c <__errno>:
 800882c:	4b01      	ldr	r3, [pc, #4]	; (8008834 <__errno+0x8>)
 800882e:	6818      	ldr	r0, [r3, #0]
 8008830:	4770      	bx	lr
 8008832:	bf00      	nop
 8008834:	24000014 	.word	0x24000014

08008838 <__libc_init_array>:
 8008838:	b570      	push	{r4, r5, r6, lr}
 800883a:	4d0d      	ldr	r5, [pc, #52]	; (8008870 <__libc_init_array+0x38>)
 800883c:	4c0d      	ldr	r4, [pc, #52]	; (8008874 <__libc_init_array+0x3c>)
 800883e:	1b64      	subs	r4, r4, r5
 8008840:	10a4      	asrs	r4, r4, #2
 8008842:	2600      	movs	r6, #0
 8008844:	42a6      	cmp	r6, r4
 8008846:	d109      	bne.n	800885c <__libc_init_array+0x24>
 8008848:	4d0b      	ldr	r5, [pc, #44]	; (8008878 <__libc_init_array+0x40>)
 800884a:	4c0c      	ldr	r4, [pc, #48]	; (800887c <__libc_init_array+0x44>)
 800884c:	f005 ff12 	bl	800e674 <_init>
 8008850:	1b64      	subs	r4, r4, r5
 8008852:	10a4      	asrs	r4, r4, #2
 8008854:	2600      	movs	r6, #0
 8008856:	42a6      	cmp	r6, r4
 8008858:	d105      	bne.n	8008866 <__libc_init_array+0x2e>
 800885a:	bd70      	pop	{r4, r5, r6, pc}
 800885c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008860:	4798      	blx	r3
 8008862:	3601      	adds	r6, #1
 8008864:	e7ee      	b.n	8008844 <__libc_init_array+0xc>
 8008866:	f855 3b04 	ldr.w	r3, [r5], #4
 800886a:	4798      	blx	r3
 800886c:	3601      	adds	r6, #1
 800886e:	e7f2      	b.n	8008856 <__libc_init_array+0x1e>
 8008870:	08010f38 	.word	0x08010f38
 8008874:	08010f38 	.word	0x08010f38
 8008878:	08010f38 	.word	0x08010f38
 800887c:	08010f3c 	.word	0x08010f3c

08008880 <memset>:
 8008880:	4402      	add	r2, r0
 8008882:	4603      	mov	r3, r0
 8008884:	4293      	cmp	r3, r2
 8008886:	d100      	bne.n	800888a <memset+0xa>
 8008888:	4770      	bx	lr
 800888a:	f803 1b01 	strb.w	r1, [r3], #1
 800888e:	e7f9      	b.n	8008884 <memset+0x4>

08008890 <__cvt>:
 8008890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008892:	ed2d 8b02 	vpush	{d8}
 8008896:	eeb0 8b40 	vmov.f64	d8, d0
 800889a:	b085      	sub	sp, #20
 800889c:	4617      	mov	r7, r2
 800889e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80088a0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80088a2:	ee18 2a90 	vmov	r2, s17
 80088a6:	f025 0520 	bic.w	r5, r5, #32
 80088aa:	2a00      	cmp	r2, #0
 80088ac:	bfb6      	itet	lt
 80088ae:	222d      	movlt	r2, #45	; 0x2d
 80088b0:	2200      	movge	r2, #0
 80088b2:	eeb1 8b40 	vneglt.f64	d8, d0
 80088b6:	2d46      	cmp	r5, #70	; 0x46
 80088b8:	460c      	mov	r4, r1
 80088ba:	701a      	strb	r2, [r3, #0]
 80088bc:	d004      	beq.n	80088c8 <__cvt+0x38>
 80088be:	2d45      	cmp	r5, #69	; 0x45
 80088c0:	d100      	bne.n	80088c4 <__cvt+0x34>
 80088c2:	3401      	adds	r4, #1
 80088c4:	2102      	movs	r1, #2
 80088c6:	e000      	b.n	80088ca <__cvt+0x3a>
 80088c8:	2103      	movs	r1, #3
 80088ca:	ab03      	add	r3, sp, #12
 80088cc:	9301      	str	r3, [sp, #4]
 80088ce:	ab02      	add	r3, sp, #8
 80088d0:	9300      	str	r3, [sp, #0]
 80088d2:	4622      	mov	r2, r4
 80088d4:	4633      	mov	r3, r6
 80088d6:	eeb0 0b48 	vmov.f64	d0, d8
 80088da:	f001 fd2d 	bl	800a338 <_dtoa_r>
 80088de:	2d47      	cmp	r5, #71	; 0x47
 80088e0:	d101      	bne.n	80088e6 <__cvt+0x56>
 80088e2:	07fb      	lsls	r3, r7, #31
 80088e4:	d51a      	bpl.n	800891c <__cvt+0x8c>
 80088e6:	2d46      	cmp	r5, #70	; 0x46
 80088e8:	eb00 0204 	add.w	r2, r0, r4
 80088ec:	d10c      	bne.n	8008908 <__cvt+0x78>
 80088ee:	7803      	ldrb	r3, [r0, #0]
 80088f0:	2b30      	cmp	r3, #48	; 0x30
 80088f2:	d107      	bne.n	8008904 <__cvt+0x74>
 80088f4:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80088f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088fc:	bf1c      	itt	ne
 80088fe:	f1c4 0401 	rsbne	r4, r4, #1
 8008902:	6034      	strne	r4, [r6, #0]
 8008904:	6833      	ldr	r3, [r6, #0]
 8008906:	441a      	add	r2, r3
 8008908:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800890c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008910:	bf08      	it	eq
 8008912:	9203      	streq	r2, [sp, #12]
 8008914:	2130      	movs	r1, #48	; 0x30
 8008916:	9b03      	ldr	r3, [sp, #12]
 8008918:	4293      	cmp	r3, r2
 800891a:	d307      	bcc.n	800892c <__cvt+0x9c>
 800891c:	9b03      	ldr	r3, [sp, #12]
 800891e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008920:	1a1b      	subs	r3, r3, r0
 8008922:	6013      	str	r3, [r2, #0]
 8008924:	b005      	add	sp, #20
 8008926:	ecbd 8b02 	vpop	{d8}
 800892a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800892c:	1c5c      	adds	r4, r3, #1
 800892e:	9403      	str	r4, [sp, #12]
 8008930:	7019      	strb	r1, [r3, #0]
 8008932:	e7f0      	b.n	8008916 <__cvt+0x86>

08008934 <__exponent>:
 8008934:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008936:	4603      	mov	r3, r0
 8008938:	2900      	cmp	r1, #0
 800893a:	bfb8      	it	lt
 800893c:	4249      	neglt	r1, r1
 800893e:	f803 2b02 	strb.w	r2, [r3], #2
 8008942:	bfb4      	ite	lt
 8008944:	222d      	movlt	r2, #45	; 0x2d
 8008946:	222b      	movge	r2, #43	; 0x2b
 8008948:	2909      	cmp	r1, #9
 800894a:	7042      	strb	r2, [r0, #1]
 800894c:	dd2a      	ble.n	80089a4 <__exponent+0x70>
 800894e:	f10d 0407 	add.w	r4, sp, #7
 8008952:	46a4      	mov	ip, r4
 8008954:	270a      	movs	r7, #10
 8008956:	46a6      	mov	lr, r4
 8008958:	460a      	mov	r2, r1
 800895a:	fb91 f6f7 	sdiv	r6, r1, r7
 800895e:	fb07 1516 	mls	r5, r7, r6, r1
 8008962:	3530      	adds	r5, #48	; 0x30
 8008964:	2a63      	cmp	r2, #99	; 0x63
 8008966:	f104 34ff 	add.w	r4, r4, #4294967295
 800896a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800896e:	4631      	mov	r1, r6
 8008970:	dcf1      	bgt.n	8008956 <__exponent+0x22>
 8008972:	3130      	adds	r1, #48	; 0x30
 8008974:	f1ae 0502 	sub.w	r5, lr, #2
 8008978:	f804 1c01 	strb.w	r1, [r4, #-1]
 800897c:	1c44      	adds	r4, r0, #1
 800897e:	4629      	mov	r1, r5
 8008980:	4561      	cmp	r1, ip
 8008982:	d30a      	bcc.n	800899a <__exponent+0x66>
 8008984:	f10d 0209 	add.w	r2, sp, #9
 8008988:	eba2 020e 	sub.w	r2, r2, lr
 800898c:	4565      	cmp	r5, ip
 800898e:	bf88      	it	hi
 8008990:	2200      	movhi	r2, #0
 8008992:	4413      	add	r3, r2
 8008994:	1a18      	subs	r0, r3, r0
 8008996:	b003      	add	sp, #12
 8008998:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800899a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800899e:	f804 2f01 	strb.w	r2, [r4, #1]!
 80089a2:	e7ed      	b.n	8008980 <__exponent+0x4c>
 80089a4:	2330      	movs	r3, #48	; 0x30
 80089a6:	3130      	adds	r1, #48	; 0x30
 80089a8:	7083      	strb	r3, [r0, #2]
 80089aa:	70c1      	strb	r1, [r0, #3]
 80089ac:	1d03      	adds	r3, r0, #4
 80089ae:	e7f1      	b.n	8008994 <__exponent+0x60>

080089b0 <_printf_float>:
 80089b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b4:	b08b      	sub	sp, #44	; 0x2c
 80089b6:	460c      	mov	r4, r1
 80089b8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80089bc:	4616      	mov	r6, r2
 80089be:	461f      	mov	r7, r3
 80089c0:	4605      	mov	r5, r0
 80089c2:	f002 fd97 	bl	800b4f4 <_localeconv_r>
 80089c6:	f8d0 b000 	ldr.w	fp, [r0]
 80089ca:	4658      	mov	r0, fp
 80089cc:	f7f7 fc88 	bl	80002e0 <strlen>
 80089d0:	2300      	movs	r3, #0
 80089d2:	9308      	str	r3, [sp, #32]
 80089d4:	f8d8 3000 	ldr.w	r3, [r8]
 80089d8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80089dc:	6822      	ldr	r2, [r4, #0]
 80089de:	3307      	adds	r3, #7
 80089e0:	f023 0307 	bic.w	r3, r3, #7
 80089e4:	f103 0108 	add.w	r1, r3, #8
 80089e8:	f8c8 1000 	str.w	r1, [r8]
 80089ec:	4682      	mov	sl, r0
 80089ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80089f2:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80089f6:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8008c58 <_printf_float+0x2a8>
 80089fa:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80089fe:	eeb0 6bc0 	vabs.f64	d6, d0
 8008a02:	eeb4 6b47 	vcmp.f64	d6, d7
 8008a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a0a:	dd24      	ble.n	8008a56 <_printf_float+0xa6>
 8008a0c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a14:	d502      	bpl.n	8008a1c <_printf_float+0x6c>
 8008a16:	232d      	movs	r3, #45	; 0x2d
 8008a18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a1c:	4b90      	ldr	r3, [pc, #576]	; (8008c60 <_printf_float+0x2b0>)
 8008a1e:	4891      	ldr	r0, [pc, #580]	; (8008c64 <_printf_float+0x2b4>)
 8008a20:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008a24:	bf94      	ite	ls
 8008a26:	4698      	movls	r8, r3
 8008a28:	4680      	movhi	r8, r0
 8008a2a:	2303      	movs	r3, #3
 8008a2c:	6123      	str	r3, [r4, #16]
 8008a2e:	f022 0204 	bic.w	r2, r2, #4
 8008a32:	2300      	movs	r3, #0
 8008a34:	6022      	str	r2, [r4, #0]
 8008a36:	9304      	str	r3, [sp, #16]
 8008a38:	9700      	str	r7, [sp, #0]
 8008a3a:	4633      	mov	r3, r6
 8008a3c:	aa09      	add	r2, sp, #36	; 0x24
 8008a3e:	4621      	mov	r1, r4
 8008a40:	4628      	mov	r0, r5
 8008a42:	f000 f9d3 	bl	8008dec <_printf_common>
 8008a46:	3001      	adds	r0, #1
 8008a48:	f040 808a 	bne.w	8008b60 <_printf_float+0x1b0>
 8008a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a50:	b00b      	add	sp, #44	; 0x2c
 8008a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a56:	eeb4 0b40 	vcmp.f64	d0, d0
 8008a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a5e:	d709      	bvc.n	8008a74 <_printf_float+0xc4>
 8008a60:	ee10 3a90 	vmov	r3, s1
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	bfbc      	itt	lt
 8008a68:	232d      	movlt	r3, #45	; 0x2d
 8008a6a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008a6e:	487e      	ldr	r0, [pc, #504]	; (8008c68 <_printf_float+0x2b8>)
 8008a70:	4b7e      	ldr	r3, [pc, #504]	; (8008c6c <_printf_float+0x2bc>)
 8008a72:	e7d5      	b.n	8008a20 <_printf_float+0x70>
 8008a74:	6863      	ldr	r3, [r4, #4]
 8008a76:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008a7a:	9104      	str	r1, [sp, #16]
 8008a7c:	1c59      	adds	r1, r3, #1
 8008a7e:	d13c      	bne.n	8008afa <_printf_float+0x14a>
 8008a80:	2306      	movs	r3, #6
 8008a82:	6063      	str	r3, [r4, #4]
 8008a84:	2300      	movs	r3, #0
 8008a86:	9303      	str	r3, [sp, #12]
 8008a88:	ab08      	add	r3, sp, #32
 8008a8a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8008a8e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008a92:	ab07      	add	r3, sp, #28
 8008a94:	6861      	ldr	r1, [r4, #4]
 8008a96:	9300      	str	r3, [sp, #0]
 8008a98:	6022      	str	r2, [r4, #0]
 8008a9a:	f10d 031b 	add.w	r3, sp, #27
 8008a9e:	4628      	mov	r0, r5
 8008aa0:	f7ff fef6 	bl	8008890 <__cvt>
 8008aa4:	9b04      	ldr	r3, [sp, #16]
 8008aa6:	9907      	ldr	r1, [sp, #28]
 8008aa8:	2b47      	cmp	r3, #71	; 0x47
 8008aaa:	4680      	mov	r8, r0
 8008aac:	d108      	bne.n	8008ac0 <_printf_float+0x110>
 8008aae:	1cc8      	adds	r0, r1, #3
 8008ab0:	db02      	blt.n	8008ab8 <_printf_float+0x108>
 8008ab2:	6863      	ldr	r3, [r4, #4]
 8008ab4:	4299      	cmp	r1, r3
 8008ab6:	dd41      	ble.n	8008b3c <_printf_float+0x18c>
 8008ab8:	f1a9 0902 	sub.w	r9, r9, #2
 8008abc:	fa5f f989 	uxtb.w	r9, r9
 8008ac0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008ac4:	d820      	bhi.n	8008b08 <_printf_float+0x158>
 8008ac6:	3901      	subs	r1, #1
 8008ac8:	464a      	mov	r2, r9
 8008aca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008ace:	9107      	str	r1, [sp, #28]
 8008ad0:	f7ff ff30 	bl	8008934 <__exponent>
 8008ad4:	9a08      	ldr	r2, [sp, #32]
 8008ad6:	9004      	str	r0, [sp, #16]
 8008ad8:	1813      	adds	r3, r2, r0
 8008ada:	2a01      	cmp	r2, #1
 8008adc:	6123      	str	r3, [r4, #16]
 8008ade:	dc02      	bgt.n	8008ae6 <_printf_float+0x136>
 8008ae0:	6822      	ldr	r2, [r4, #0]
 8008ae2:	07d2      	lsls	r2, r2, #31
 8008ae4:	d501      	bpl.n	8008aea <_printf_float+0x13a>
 8008ae6:	3301      	adds	r3, #1
 8008ae8:	6123      	str	r3, [r4, #16]
 8008aea:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d0a2      	beq.n	8008a38 <_printf_float+0x88>
 8008af2:	232d      	movs	r3, #45	; 0x2d
 8008af4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008af8:	e79e      	b.n	8008a38 <_printf_float+0x88>
 8008afa:	9904      	ldr	r1, [sp, #16]
 8008afc:	2947      	cmp	r1, #71	; 0x47
 8008afe:	d1c1      	bne.n	8008a84 <_printf_float+0xd4>
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d1bf      	bne.n	8008a84 <_printf_float+0xd4>
 8008b04:	2301      	movs	r3, #1
 8008b06:	e7bc      	b.n	8008a82 <_printf_float+0xd2>
 8008b08:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8008b0c:	d118      	bne.n	8008b40 <_printf_float+0x190>
 8008b0e:	2900      	cmp	r1, #0
 8008b10:	6863      	ldr	r3, [r4, #4]
 8008b12:	dd0b      	ble.n	8008b2c <_printf_float+0x17c>
 8008b14:	6121      	str	r1, [r4, #16]
 8008b16:	b913      	cbnz	r3, 8008b1e <_printf_float+0x16e>
 8008b18:	6822      	ldr	r2, [r4, #0]
 8008b1a:	07d0      	lsls	r0, r2, #31
 8008b1c:	d502      	bpl.n	8008b24 <_printf_float+0x174>
 8008b1e:	3301      	adds	r3, #1
 8008b20:	440b      	add	r3, r1
 8008b22:	6123      	str	r3, [r4, #16]
 8008b24:	2300      	movs	r3, #0
 8008b26:	65a1      	str	r1, [r4, #88]	; 0x58
 8008b28:	9304      	str	r3, [sp, #16]
 8008b2a:	e7de      	b.n	8008aea <_printf_float+0x13a>
 8008b2c:	b913      	cbnz	r3, 8008b34 <_printf_float+0x184>
 8008b2e:	6822      	ldr	r2, [r4, #0]
 8008b30:	07d2      	lsls	r2, r2, #31
 8008b32:	d501      	bpl.n	8008b38 <_printf_float+0x188>
 8008b34:	3302      	adds	r3, #2
 8008b36:	e7f4      	b.n	8008b22 <_printf_float+0x172>
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e7f2      	b.n	8008b22 <_printf_float+0x172>
 8008b3c:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008b40:	9b08      	ldr	r3, [sp, #32]
 8008b42:	4299      	cmp	r1, r3
 8008b44:	db05      	blt.n	8008b52 <_printf_float+0x1a2>
 8008b46:	6823      	ldr	r3, [r4, #0]
 8008b48:	6121      	str	r1, [r4, #16]
 8008b4a:	07d8      	lsls	r0, r3, #31
 8008b4c:	d5ea      	bpl.n	8008b24 <_printf_float+0x174>
 8008b4e:	1c4b      	adds	r3, r1, #1
 8008b50:	e7e7      	b.n	8008b22 <_printf_float+0x172>
 8008b52:	2900      	cmp	r1, #0
 8008b54:	bfd4      	ite	le
 8008b56:	f1c1 0202 	rsble	r2, r1, #2
 8008b5a:	2201      	movgt	r2, #1
 8008b5c:	4413      	add	r3, r2
 8008b5e:	e7e0      	b.n	8008b22 <_printf_float+0x172>
 8008b60:	6823      	ldr	r3, [r4, #0]
 8008b62:	055a      	lsls	r2, r3, #21
 8008b64:	d407      	bmi.n	8008b76 <_printf_float+0x1c6>
 8008b66:	6923      	ldr	r3, [r4, #16]
 8008b68:	4642      	mov	r2, r8
 8008b6a:	4631      	mov	r1, r6
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	47b8      	blx	r7
 8008b70:	3001      	adds	r0, #1
 8008b72:	d12a      	bne.n	8008bca <_printf_float+0x21a>
 8008b74:	e76a      	b.n	8008a4c <_printf_float+0x9c>
 8008b76:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008b7a:	f240 80e2 	bls.w	8008d42 <_printf_float+0x392>
 8008b7e:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008b82:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b8a:	d133      	bne.n	8008bf4 <_printf_float+0x244>
 8008b8c:	4a38      	ldr	r2, [pc, #224]	; (8008c70 <_printf_float+0x2c0>)
 8008b8e:	2301      	movs	r3, #1
 8008b90:	4631      	mov	r1, r6
 8008b92:	4628      	mov	r0, r5
 8008b94:	47b8      	blx	r7
 8008b96:	3001      	adds	r0, #1
 8008b98:	f43f af58 	beq.w	8008a4c <_printf_float+0x9c>
 8008b9c:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	db02      	blt.n	8008baa <_printf_float+0x1fa>
 8008ba4:	6823      	ldr	r3, [r4, #0]
 8008ba6:	07d8      	lsls	r0, r3, #31
 8008ba8:	d50f      	bpl.n	8008bca <_printf_float+0x21a>
 8008baa:	4653      	mov	r3, sl
 8008bac:	465a      	mov	r2, fp
 8008bae:	4631      	mov	r1, r6
 8008bb0:	4628      	mov	r0, r5
 8008bb2:	47b8      	blx	r7
 8008bb4:	3001      	adds	r0, #1
 8008bb6:	f43f af49 	beq.w	8008a4c <_printf_float+0x9c>
 8008bba:	f04f 0800 	mov.w	r8, #0
 8008bbe:	f104 091a 	add.w	r9, r4, #26
 8008bc2:	9b08      	ldr	r3, [sp, #32]
 8008bc4:	3b01      	subs	r3, #1
 8008bc6:	4543      	cmp	r3, r8
 8008bc8:	dc09      	bgt.n	8008bde <_printf_float+0x22e>
 8008bca:	6823      	ldr	r3, [r4, #0]
 8008bcc:	079b      	lsls	r3, r3, #30
 8008bce:	f100 8108 	bmi.w	8008de2 <_printf_float+0x432>
 8008bd2:	68e0      	ldr	r0, [r4, #12]
 8008bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bd6:	4298      	cmp	r0, r3
 8008bd8:	bfb8      	it	lt
 8008bda:	4618      	movlt	r0, r3
 8008bdc:	e738      	b.n	8008a50 <_printf_float+0xa0>
 8008bde:	2301      	movs	r3, #1
 8008be0:	464a      	mov	r2, r9
 8008be2:	4631      	mov	r1, r6
 8008be4:	4628      	mov	r0, r5
 8008be6:	47b8      	blx	r7
 8008be8:	3001      	adds	r0, #1
 8008bea:	f43f af2f 	beq.w	8008a4c <_printf_float+0x9c>
 8008bee:	f108 0801 	add.w	r8, r8, #1
 8008bf2:	e7e6      	b.n	8008bc2 <_printf_float+0x212>
 8008bf4:	9b07      	ldr	r3, [sp, #28]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	dc3c      	bgt.n	8008c74 <_printf_float+0x2c4>
 8008bfa:	4a1d      	ldr	r2, [pc, #116]	; (8008c70 <_printf_float+0x2c0>)
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	4631      	mov	r1, r6
 8008c00:	4628      	mov	r0, r5
 8008c02:	47b8      	blx	r7
 8008c04:	3001      	adds	r0, #1
 8008c06:	f43f af21 	beq.w	8008a4c <_printf_float+0x9c>
 8008c0a:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	d102      	bne.n	8008c18 <_printf_float+0x268>
 8008c12:	6823      	ldr	r3, [r4, #0]
 8008c14:	07d9      	lsls	r1, r3, #31
 8008c16:	d5d8      	bpl.n	8008bca <_printf_float+0x21a>
 8008c18:	4653      	mov	r3, sl
 8008c1a:	465a      	mov	r2, fp
 8008c1c:	4631      	mov	r1, r6
 8008c1e:	4628      	mov	r0, r5
 8008c20:	47b8      	blx	r7
 8008c22:	3001      	adds	r0, #1
 8008c24:	f43f af12 	beq.w	8008a4c <_printf_float+0x9c>
 8008c28:	f04f 0900 	mov.w	r9, #0
 8008c2c:	f104 0a1a 	add.w	sl, r4, #26
 8008c30:	9b07      	ldr	r3, [sp, #28]
 8008c32:	425b      	negs	r3, r3
 8008c34:	454b      	cmp	r3, r9
 8008c36:	dc01      	bgt.n	8008c3c <_printf_float+0x28c>
 8008c38:	9b08      	ldr	r3, [sp, #32]
 8008c3a:	e795      	b.n	8008b68 <_printf_float+0x1b8>
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	4652      	mov	r2, sl
 8008c40:	4631      	mov	r1, r6
 8008c42:	4628      	mov	r0, r5
 8008c44:	47b8      	blx	r7
 8008c46:	3001      	adds	r0, #1
 8008c48:	f43f af00 	beq.w	8008a4c <_printf_float+0x9c>
 8008c4c:	f109 0901 	add.w	r9, r9, #1
 8008c50:	e7ee      	b.n	8008c30 <_printf_float+0x280>
 8008c52:	bf00      	nop
 8008c54:	f3af 8000 	nop.w
 8008c58:	ffffffff 	.word	0xffffffff
 8008c5c:	7fefffff 	.word	0x7fefffff
 8008c60:	0800e76c 	.word	0x0800e76c
 8008c64:	0800e770 	.word	0x0800e770
 8008c68:	0800e778 	.word	0x0800e778
 8008c6c:	0800e774 	.word	0x0800e774
 8008c70:	0800e77c 	.word	0x0800e77c
 8008c74:	9a08      	ldr	r2, [sp, #32]
 8008c76:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c78:	429a      	cmp	r2, r3
 8008c7a:	bfa8      	it	ge
 8008c7c:	461a      	movge	r2, r3
 8008c7e:	2a00      	cmp	r2, #0
 8008c80:	4691      	mov	r9, r2
 8008c82:	dc38      	bgt.n	8008cf6 <_printf_float+0x346>
 8008c84:	2300      	movs	r3, #0
 8008c86:	9305      	str	r3, [sp, #20]
 8008c88:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c8c:	f104 021a 	add.w	r2, r4, #26
 8008c90:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008c92:	9905      	ldr	r1, [sp, #20]
 8008c94:	9304      	str	r3, [sp, #16]
 8008c96:	eba3 0309 	sub.w	r3, r3, r9
 8008c9a:	428b      	cmp	r3, r1
 8008c9c:	dc33      	bgt.n	8008d06 <_printf_float+0x356>
 8008c9e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008ca2:	429a      	cmp	r2, r3
 8008ca4:	db3c      	blt.n	8008d20 <_printf_float+0x370>
 8008ca6:	6823      	ldr	r3, [r4, #0]
 8008ca8:	07da      	lsls	r2, r3, #31
 8008caa:	d439      	bmi.n	8008d20 <_printf_float+0x370>
 8008cac:	9b08      	ldr	r3, [sp, #32]
 8008cae:	9a04      	ldr	r2, [sp, #16]
 8008cb0:	9907      	ldr	r1, [sp, #28]
 8008cb2:	1a9a      	subs	r2, r3, r2
 8008cb4:	eba3 0901 	sub.w	r9, r3, r1
 8008cb8:	4591      	cmp	r9, r2
 8008cba:	bfa8      	it	ge
 8008cbc:	4691      	movge	r9, r2
 8008cbe:	f1b9 0f00 	cmp.w	r9, #0
 8008cc2:	dc35      	bgt.n	8008d30 <_printf_float+0x380>
 8008cc4:	f04f 0800 	mov.w	r8, #0
 8008cc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008ccc:	f104 0a1a 	add.w	sl, r4, #26
 8008cd0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8008cd4:	1a9b      	subs	r3, r3, r2
 8008cd6:	eba3 0309 	sub.w	r3, r3, r9
 8008cda:	4543      	cmp	r3, r8
 8008cdc:	f77f af75 	ble.w	8008bca <_printf_float+0x21a>
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	4652      	mov	r2, sl
 8008ce4:	4631      	mov	r1, r6
 8008ce6:	4628      	mov	r0, r5
 8008ce8:	47b8      	blx	r7
 8008cea:	3001      	adds	r0, #1
 8008cec:	f43f aeae 	beq.w	8008a4c <_printf_float+0x9c>
 8008cf0:	f108 0801 	add.w	r8, r8, #1
 8008cf4:	e7ec      	b.n	8008cd0 <_printf_float+0x320>
 8008cf6:	4613      	mov	r3, r2
 8008cf8:	4631      	mov	r1, r6
 8008cfa:	4642      	mov	r2, r8
 8008cfc:	4628      	mov	r0, r5
 8008cfe:	47b8      	blx	r7
 8008d00:	3001      	adds	r0, #1
 8008d02:	d1bf      	bne.n	8008c84 <_printf_float+0x2d4>
 8008d04:	e6a2      	b.n	8008a4c <_printf_float+0x9c>
 8008d06:	2301      	movs	r3, #1
 8008d08:	4631      	mov	r1, r6
 8008d0a:	4628      	mov	r0, r5
 8008d0c:	9204      	str	r2, [sp, #16]
 8008d0e:	47b8      	blx	r7
 8008d10:	3001      	adds	r0, #1
 8008d12:	f43f ae9b 	beq.w	8008a4c <_printf_float+0x9c>
 8008d16:	9b05      	ldr	r3, [sp, #20]
 8008d18:	9a04      	ldr	r2, [sp, #16]
 8008d1a:	3301      	adds	r3, #1
 8008d1c:	9305      	str	r3, [sp, #20]
 8008d1e:	e7b7      	b.n	8008c90 <_printf_float+0x2e0>
 8008d20:	4653      	mov	r3, sl
 8008d22:	465a      	mov	r2, fp
 8008d24:	4631      	mov	r1, r6
 8008d26:	4628      	mov	r0, r5
 8008d28:	47b8      	blx	r7
 8008d2a:	3001      	adds	r0, #1
 8008d2c:	d1be      	bne.n	8008cac <_printf_float+0x2fc>
 8008d2e:	e68d      	b.n	8008a4c <_printf_float+0x9c>
 8008d30:	9a04      	ldr	r2, [sp, #16]
 8008d32:	464b      	mov	r3, r9
 8008d34:	4442      	add	r2, r8
 8008d36:	4631      	mov	r1, r6
 8008d38:	4628      	mov	r0, r5
 8008d3a:	47b8      	blx	r7
 8008d3c:	3001      	adds	r0, #1
 8008d3e:	d1c1      	bne.n	8008cc4 <_printf_float+0x314>
 8008d40:	e684      	b.n	8008a4c <_printf_float+0x9c>
 8008d42:	9a08      	ldr	r2, [sp, #32]
 8008d44:	2a01      	cmp	r2, #1
 8008d46:	dc01      	bgt.n	8008d4c <_printf_float+0x39c>
 8008d48:	07db      	lsls	r3, r3, #31
 8008d4a:	d537      	bpl.n	8008dbc <_printf_float+0x40c>
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	4642      	mov	r2, r8
 8008d50:	4631      	mov	r1, r6
 8008d52:	4628      	mov	r0, r5
 8008d54:	47b8      	blx	r7
 8008d56:	3001      	adds	r0, #1
 8008d58:	f43f ae78 	beq.w	8008a4c <_printf_float+0x9c>
 8008d5c:	4653      	mov	r3, sl
 8008d5e:	465a      	mov	r2, fp
 8008d60:	4631      	mov	r1, r6
 8008d62:	4628      	mov	r0, r5
 8008d64:	47b8      	blx	r7
 8008d66:	3001      	adds	r0, #1
 8008d68:	f43f ae70 	beq.w	8008a4c <_printf_float+0x9c>
 8008d6c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8008d70:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d78:	d01b      	beq.n	8008db2 <_printf_float+0x402>
 8008d7a:	9b08      	ldr	r3, [sp, #32]
 8008d7c:	f108 0201 	add.w	r2, r8, #1
 8008d80:	3b01      	subs	r3, #1
 8008d82:	4631      	mov	r1, r6
 8008d84:	4628      	mov	r0, r5
 8008d86:	47b8      	blx	r7
 8008d88:	3001      	adds	r0, #1
 8008d8a:	d10e      	bne.n	8008daa <_printf_float+0x3fa>
 8008d8c:	e65e      	b.n	8008a4c <_printf_float+0x9c>
 8008d8e:	2301      	movs	r3, #1
 8008d90:	464a      	mov	r2, r9
 8008d92:	4631      	mov	r1, r6
 8008d94:	4628      	mov	r0, r5
 8008d96:	47b8      	blx	r7
 8008d98:	3001      	adds	r0, #1
 8008d9a:	f43f ae57 	beq.w	8008a4c <_printf_float+0x9c>
 8008d9e:	f108 0801 	add.w	r8, r8, #1
 8008da2:	9b08      	ldr	r3, [sp, #32]
 8008da4:	3b01      	subs	r3, #1
 8008da6:	4543      	cmp	r3, r8
 8008da8:	dcf1      	bgt.n	8008d8e <_printf_float+0x3de>
 8008daa:	9b04      	ldr	r3, [sp, #16]
 8008dac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008db0:	e6db      	b.n	8008b6a <_printf_float+0x1ba>
 8008db2:	f04f 0800 	mov.w	r8, #0
 8008db6:	f104 091a 	add.w	r9, r4, #26
 8008dba:	e7f2      	b.n	8008da2 <_printf_float+0x3f2>
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	4642      	mov	r2, r8
 8008dc0:	e7df      	b.n	8008d82 <_printf_float+0x3d2>
 8008dc2:	2301      	movs	r3, #1
 8008dc4:	464a      	mov	r2, r9
 8008dc6:	4631      	mov	r1, r6
 8008dc8:	4628      	mov	r0, r5
 8008dca:	47b8      	blx	r7
 8008dcc:	3001      	adds	r0, #1
 8008dce:	f43f ae3d 	beq.w	8008a4c <_printf_float+0x9c>
 8008dd2:	f108 0801 	add.w	r8, r8, #1
 8008dd6:	68e3      	ldr	r3, [r4, #12]
 8008dd8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008dda:	1a5b      	subs	r3, r3, r1
 8008ddc:	4543      	cmp	r3, r8
 8008dde:	dcf0      	bgt.n	8008dc2 <_printf_float+0x412>
 8008de0:	e6f7      	b.n	8008bd2 <_printf_float+0x222>
 8008de2:	f04f 0800 	mov.w	r8, #0
 8008de6:	f104 0919 	add.w	r9, r4, #25
 8008dea:	e7f4      	b.n	8008dd6 <_printf_float+0x426>

08008dec <_printf_common>:
 8008dec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008df0:	4616      	mov	r6, r2
 8008df2:	4699      	mov	r9, r3
 8008df4:	688a      	ldr	r2, [r1, #8]
 8008df6:	690b      	ldr	r3, [r1, #16]
 8008df8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008dfc:	4293      	cmp	r3, r2
 8008dfe:	bfb8      	it	lt
 8008e00:	4613      	movlt	r3, r2
 8008e02:	6033      	str	r3, [r6, #0]
 8008e04:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008e08:	4607      	mov	r7, r0
 8008e0a:	460c      	mov	r4, r1
 8008e0c:	b10a      	cbz	r2, 8008e12 <_printf_common+0x26>
 8008e0e:	3301      	adds	r3, #1
 8008e10:	6033      	str	r3, [r6, #0]
 8008e12:	6823      	ldr	r3, [r4, #0]
 8008e14:	0699      	lsls	r1, r3, #26
 8008e16:	bf42      	ittt	mi
 8008e18:	6833      	ldrmi	r3, [r6, #0]
 8008e1a:	3302      	addmi	r3, #2
 8008e1c:	6033      	strmi	r3, [r6, #0]
 8008e1e:	6825      	ldr	r5, [r4, #0]
 8008e20:	f015 0506 	ands.w	r5, r5, #6
 8008e24:	d106      	bne.n	8008e34 <_printf_common+0x48>
 8008e26:	f104 0a19 	add.w	sl, r4, #25
 8008e2a:	68e3      	ldr	r3, [r4, #12]
 8008e2c:	6832      	ldr	r2, [r6, #0]
 8008e2e:	1a9b      	subs	r3, r3, r2
 8008e30:	42ab      	cmp	r3, r5
 8008e32:	dc26      	bgt.n	8008e82 <_printf_common+0x96>
 8008e34:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008e38:	1e13      	subs	r3, r2, #0
 8008e3a:	6822      	ldr	r2, [r4, #0]
 8008e3c:	bf18      	it	ne
 8008e3e:	2301      	movne	r3, #1
 8008e40:	0692      	lsls	r2, r2, #26
 8008e42:	d42b      	bmi.n	8008e9c <_printf_common+0xb0>
 8008e44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008e48:	4649      	mov	r1, r9
 8008e4a:	4638      	mov	r0, r7
 8008e4c:	47c0      	blx	r8
 8008e4e:	3001      	adds	r0, #1
 8008e50:	d01e      	beq.n	8008e90 <_printf_common+0xa4>
 8008e52:	6823      	ldr	r3, [r4, #0]
 8008e54:	68e5      	ldr	r5, [r4, #12]
 8008e56:	6832      	ldr	r2, [r6, #0]
 8008e58:	f003 0306 	and.w	r3, r3, #6
 8008e5c:	2b04      	cmp	r3, #4
 8008e5e:	bf08      	it	eq
 8008e60:	1aad      	subeq	r5, r5, r2
 8008e62:	68a3      	ldr	r3, [r4, #8]
 8008e64:	6922      	ldr	r2, [r4, #16]
 8008e66:	bf0c      	ite	eq
 8008e68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008e6c:	2500      	movne	r5, #0
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	bfc4      	itt	gt
 8008e72:	1a9b      	subgt	r3, r3, r2
 8008e74:	18ed      	addgt	r5, r5, r3
 8008e76:	2600      	movs	r6, #0
 8008e78:	341a      	adds	r4, #26
 8008e7a:	42b5      	cmp	r5, r6
 8008e7c:	d11a      	bne.n	8008eb4 <_printf_common+0xc8>
 8008e7e:	2000      	movs	r0, #0
 8008e80:	e008      	b.n	8008e94 <_printf_common+0xa8>
 8008e82:	2301      	movs	r3, #1
 8008e84:	4652      	mov	r2, sl
 8008e86:	4649      	mov	r1, r9
 8008e88:	4638      	mov	r0, r7
 8008e8a:	47c0      	blx	r8
 8008e8c:	3001      	adds	r0, #1
 8008e8e:	d103      	bne.n	8008e98 <_printf_common+0xac>
 8008e90:	f04f 30ff 	mov.w	r0, #4294967295
 8008e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e98:	3501      	adds	r5, #1
 8008e9a:	e7c6      	b.n	8008e2a <_printf_common+0x3e>
 8008e9c:	18e1      	adds	r1, r4, r3
 8008e9e:	1c5a      	adds	r2, r3, #1
 8008ea0:	2030      	movs	r0, #48	; 0x30
 8008ea2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008ea6:	4422      	add	r2, r4
 8008ea8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008eac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008eb0:	3302      	adds	r3, #2
 8008eb2:	e7c7      	b.n	8008e44 <_printf_common+0x58>
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	4622      	mov	r2, r4
 8008eb8:	4649      	mov	r1, r9
 8008eba:	4638      	mov	r0, r7
 8008ebc:	47c0      	blx	r8
 8008ebe:	3001      	adds	r0, #1
 8008ec0:	d0e6      	beq.n	8008e90 <_printf_common+0xa4>
 8008ec2:	3601      	adds	r6, #1
 8008ec4:	e7d9      	b.n	8008e7a <_printf_common+0x8e>
	...

08008ec8 <_printf_i>:
 8008ec8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ecc:	7e0f      	ldrb	r7, [r1, #24]
 8008ece:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008ed0:	2f78      	cmp	r7, #120	; 0x78
 8008ed2:	4691      	mov	r9, r2
 8008ed4:	4680      	mov	r8, r0
 8008ed6:	460c      	mov	r4, r1
 8008ed8:	469a      	mov	sl, r3
 8008eda:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008ede:	d807      	bhi.n	8008ef0 <_printf_i+0x28>
 8008ee0:	2f62      	cmp	r7, #98	; 0x62
 8008ee2:	d80a      	bhi.n	8008efa <_printf_i+0x32>
 8008ee4:	2f00      	cmp	r7, #0
 8008ee6:	f000 80d8 	beq.w	800909a <_printf_i+0x1d2>
 8008eea:	2f58      	cmp	r7, #88	; 0x58
 8008eec:	f000 80a3 	beq.w	8009036 <_printf_i+0x16e>
 8008ef0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008ef4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008ef8:	e03a      	b.n	8008f70 <_printf_i+0xa8>
 8008efa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008efe:	2b15      	cmp	r3, #21
 8008f00:	d8f6      	bhi.n	8008ef0 <_printf_i+0x28>
 8008f02:	a101      	add	r1, pc, #4	; (adr r1, 8008f08 <_printf_i+0x40>)
 8008f04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008f08:	08008f61 	.word	0x08008f61
 8008f0c:	08008f75 	.word	0x08008f75
 8008f10:	08008ef1 	.word	0x08008ef1
 8008f14:	08008ef1 	.word	0x08008ef1
 8008f18:	08008ef1 	.word	0x08008ef1
 8008f1c:	08008ef1 	.word	0x08008ef1
 8008f20:	08008f75 	.word	0x08008f75
 8008f24:	08008ef1 	.word	0x08008ef1
 8008f28:	08008ef1 	.word	0x08008ef1
 8008f2c:	08008ef1 	.word	0x08008ef1
 8008f30:	08008ef1 	.word	0x08008ef1
 8008f34:	08009081 	.word	0x08009081
 8008f38:	08008fa5 	.word	0x08008fa5
 8008f3c:	08009063 	.word	0x08009063
 8008f40:	08008ef1 	.word	0x08008ef1
 8008f44:	08008ef1 	.word	0x08008ef1
 8008f48:	080090a3 	.word	0x080090a3
 8008f4c:	08008ef1 	.word	0x08008ef1
 8008f50:	08008fa5 	.word	0x08008fa5
 8008f54:	08008ef1 	.word	0x08008ef1
 8008f58:	08008ef1 	.word	0x08008ef1
 8008f5c:	0800906b 	.word	0x0800906b
 8008f60:	682b      	ldr	r3, [r5, #0]
 8008f62:	1d1a      	adds	r2, r3, #4
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	602a      	str	r2, [r5, #0]
 8008f68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008f70:	2301      	movs	r3, #1
 8008f72:	e0a3      	b.n	80090bc <_printf_i+0x1f4>
 8008f74:	6820      	ldr	r0, [r4, #0]
 8008f76:	6829      	ldr	r1, [r5, #0]
 8008f78:	0606      	lsls	r6, r0, #24
 8008f7a:	f101 0304 	add.w	r3, r1, #4
 8008f7e:	d50a      	bpl.n	8008f96 <_printf_i+0xce>
 8008f80:	680e      	ldr	r6, [r1, #0]
 8008f82:	602b      	str	r3, [r5, #0]
 8008f84:	2e00      	cmp	r6, #0
 8008f86:	da03      	bge.n	8008f90 <_printf_i+0xc8>
 8008f88:	232d      	movs	r3, #45	; 0x2d
 8008f8a:	4276      	negs	r6, r6
 8008f8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008f90:	485e      	ldr	r0, [pc, #376]	; (800910c <_printf_i+0x244>)
 8008f92:	230a      	movs	r3, #10
 8008f94:	e019      	b.n	8008fca <_printf_i+0x102>
 8008f96:	680e      	ldr	r6, [r1, #0]
 8008f98:	602b      	str	r3, [r5, #0]
 8008f9a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008f9e:	bf18      	it	ne
 8008fa0:	b236      	sxthne	r6, r6
 8008fa2:	e7ef      	b.n	8008f84 <_printf_i+0xbc>
 8008fa4:	682b      	ldr	r3, [r5, #0]
 8008fa6:	6820      	ldr	r0, [r4, #0]
 8008fa8:	1d19      	adds	r1, r3, #4
 8008faa:	6029      	str	r1, [r5, #0]
 8008fac:	0601      	lsls	r1, r0, #24
 8008fae:	d501      	bpl.n	8008fb4 <_printf_i+0xec>
 8008fb0:	681e      	ldr	r6, [r3, #0]
 8008fb2:	e002      	b.n	8008fba <_printf_i+0xf2>
 8008fb4:	0646      	lsls	r6, r0, #25
 8008fb6:	d5fb      	bpl.n	8008fb0 <_printf_i+0xe8>
 8008fb8:	881e      	ldrh	r6, [r3, #0]
 8008fba:	4854      	ldr	r0, [pc, #336]	; (800910c <_printf_i+0x244>)
 8008fbc:	2f6f      	cmp	r7, #111	; 0x6f
 8008fbe:	bf0c      	ite	eq
 8008fc0:	2308      	moveq	r3, #8
 8008fc2:	230a      	movne	r3, #10
 8008fc4:	2100      	movs	r1, #0
 8008fc6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008fca:	6865      	ldr	r5, [r4, #4]
 8008fcc:	60a5      	str	r5, [r4, #8]
 8008fce:	2d00      	cmp	r5, #0
 8008fd0:	bfa2      	ittt	ge
 8008fd2:	6821      	ldrge	r1, [r4, #0]
 8008fd4:	f021 0104 	bicge.w	r1, r1, #4
 8008fd8:	6021      	strge	r1, [r4, #0]
 8008fda:	b90e      	cbnz	r6, 8008fe0 <_printf_i+0x118>
 8008fdc:	2d00      	cmp	r5, #0
 8008fde:	d04d      	beq.n	800907c <_printf_i+0x1b4>
 8008fe0:	4615      	mov	r5, r2
 8008fe2:	fbb6 f1f3 	udiv	r1, r6, r3
 8008fe6:	fb03 6711 	mls	r7, r3, r1, r6
 8008fea:	5dc7      	ldrb	r7, [r0, r7]
 8008fec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008ff0:	4637      	mov	r7, r6
 8008ff2:	42bb      	cmp	r3, r7
 8008ff4:	460e      	mov	r6, r1
 8008ff6:	d9f4      	bls.n	8008fe2 <_printf_i+0x11a>
 8008ff8:	2b08      	cmp	r3, #8
 8008ffa:	d10b      	bne.n	8009014 <_printf_i+0x14c>
 8008ffc:	6823      	ldr	r3, [r4, #0]
 8008ffe:	07de      	lsls	r6, r3, #31
 8009000:	d508      	bpl.n	8009014 <_printf_i+0x14c>
 8009002:	6923      	ldr	r3, [r4, #16]
 8009004:	6861      	ldr	r1, [r4, #4]
 8009006:	4299      	cmp	r1, r3
 8009008:	bfde      	ittt	le
 800900a:	2330      	movle	r3, #48	; 0x30
 800900c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009010:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009014:	1b52      	subs	r2, r2, r5
 8009016:	6122      	str	r2, [r4, #16]
 8009018:	f8cd a000 	str.w	sl, [sp]
 800901c:	464b      	mov	r3, r9
 800901e:	aa03      	add	r2, sp, #12
 8009020:	4621      	mov	r1, r4
 8009022:	4640      	mov	r0, r8
 8009024:	f7ff fee2 	bl	8008dec <_printf_common>
 8009028:	3001      	adds	r0, #1
 800902a:	d14c      	bne.n	80090c6 <_printf_i+0x1fe>
 800902c:	f04f 30ff 	mov.w	r0, #4294967295
 8009030:	b004      	add	sp, #16
 8009032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009036:	4835      	ldr	r0, [pc, #212]	; (800910c <_printf_i+0x244>)
 8009038:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800903c:	6829      	ldr	r1, [r5, #0]
 800903e:	6823      	ldr	r3, [r4, #0]
 8009040:	f851 6b04 	ldr.w	r6, [r1], #4
 8009044:	6029      	str	r1, [r5, #0]
 8009046:	061d      	lsls	r5, r3, #24
 8009048:	d514      	bpl.n	8009074 <_printf_i+0x1ac>
 800904a:	07df      	lsls	r7, r3, #31
 800904c:	bf44      	itt	mi
 800904e:	f043 0320 	orrmi.w	r3, r3, #32
 8009052:	6023      	strmi	r3, [r4, #0]
 8009054:	b91e      	cbnz	r6, 800905e <_printf_i+0x196>
 8009056:	6823      	ldr	r3, [r4, #0]
 8009058:	f023 0320 	bic.w	r3, r3, #32
 800905c:	6023      	str	r3, [r4, #0]
 800905e:	2310      	movs	r3, #16
 8009060:	e7b0      	b.n	8008fc4 <_printf_i+0xfc>
 8009062:	6823      	ldr	r3, [r4, #0]
 8009064:	f043 0320 	orr.w	r3, r3, #32
 8009068:	6023      	str	r3, [r4, #0]
 800906a:	2378      	movs	r3, #120	; 0x78
 800906c:	4828      	ldr	r0, [pc, #160]	; (8009110 <_printf_i+0x248>)
 800906e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009072:	e7e3      	b.n	800903c <_printf_i+0x174>
 8009074:	0659      	lsls	r1, r3, #25
 8009076:	bf48      	it	mi
 8009078:	b2b6      	uxthmi	r6, r6
 800907a:	e7e6      	b.n	800904a <_printf_i+0x182>
 800907c:	4615      	mov	r5, r2
 800907e:	e7bb      	b.n	8008ff8 <_printf_i+0x130>
 8009080:	682b      	ldr	r3, [r5, #0]
 8009082:	6826      	ldr	r6, [r4, #0]
 8009084:	6961      	ldr	r1, [r4, #20]
 8009086:	1d18      	adds	r0, r3, #4
 8009088:	6028      	str	r0, [r5, #0]
 800908a:	0635      	lsls	r5, r6, #24
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	d501      	bpl.n	8009094 <_printf_i+0x1cc>
 8009090:	6019      	str	r1, [r3, #0]
 8009092:	e002      	b.n	800909a <_printf_i+0x1d2>
 8009094:	0670      	lsls	r0, r6, #25
 8009096:	d5fb      	bpl.n	8009090 <_printf_i+0x1c8>
 8009098:	8019      	strh	r1, [r3, #0]
 800909a:	2300      	movs	r3, #0
 800909c:	6123      	str	r3, [r4, #16]
 800909e:	4615      	mov	r5, r2
 80090a0:	e7ba      	b.n	8009018 <_printf_i+0x150>
 80090a2:	682b      	ldr	r3, [r5, #0]
 80090a4:	1d1a      	adds	r2, r3, #4
 80090a6:	602a      	str	r2, [r5, #0]
 80090a8:	681d      	ldr	r5, [r3, #0]
 80090aa:	6862      	ldr	r2, [r4, #4]
 80090ac:	2100      	movs	r1, #0
 80090ae:	4628      	mov	r0, r5
 80090b0:	f7f7 f91e 	bl	80002f0 <memchr>
 80090b4:	b108      	cbz	r0, 80090ba <_printf_i+0x1f2>
 80090b6:	1b40      	subs	r0, r0, r5
 80090b8:	6060      	str	r0, [r4, #4]
 80090ba:	6863      	ldr	r3, [r4, #4]
 80090bc:	6123      	str	r3, [r4, #16]
 80090be:	2300      	movs	r3, #0
 80090c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090c4:	e7a8      	b.n	8009018 <_printf_i+0x150>
 80090c6:	6923      	ldr	r3, [r4, #16]
 80090c8:	462a      	mov	r2, r5
 80090ca:	4649      	mov	r1, r9
 80090cc:	4640      	mov	r0, r8
 80090ce:	47d0      	blx	sl
 80090d0:	3001      	adds	r0, #1
 80090d2:	d0ab      	beq.n	800902c <_printf_i+0x164>
 80090d4:	6823      	ldr	r3, [r4, #0]
 80090d6:	079b      	lsls	r3, r3, #30
 80090d8:	d413      	bmi.n	8009102 <_printf_i+0x23a>
 80090da:	68e0      	ldr	r0, [r4, #12]
 80090dc:	9b03      	ldr	r3, [sp, #12]
 80090de:	4298      	cmp	r0, r3
 80090e0:	bfb8      	it	lt
 80090e2:	4618      	movlt	r0, r3
 80090e4:	e7a4      	b.n	8009030 <_printf_i+0x168>
 80090e6:	2301      	movs	r3, #1
 80090e8:	4632      	mov	r2, r6
 80090ea:	4649      	mov	r1, r9
 80090ec:	4640      	mov	r0, r8
 80090ee:	47d0      	blx	sl
 80090f0:	3001      	adds	r0, #1
 80090f2:	d09b      	beq.n	800902c <_printf_i+0x164>
 80090f4:	3501      	adds	r5, #1
 80090f6:	68e3      	ldr	r3, [r4, #12]
 80090f8:	9903      	ldr	r1, [sp, #12]
 80090fa:	1a5b      	subs	r3, r3, r1
 80090fc:	42ab      	cmp	r3, r5
 80090fe:	dcf2      	bgt.n	80090e6 <_printf_i+0x21e>
 8009100:	e7eb      	b.n	80090da <_printf_i+0x212>
 8009102:	2500      	movs	r5, #0
 8009104:	f104 0619 	add.w	r6, r4, #25
 8009108:	e7f5      	b.n	80090f6 <_printf_i+0x22e>
 800910a:	bf00      	nop
 800910c:	0800e77e 	.word	0x0800e77e
 8009110:	0800e78f 	.word	0x0800e78f

08009114 <_scanf_float>:
 8009114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009118:	b087      	sub	sp, #28
 800911a:	4617      	mov	r7, r2
 800911c:	9303      	str	r3, [sp, #12]
 800911e:	688b      	ldr	r3, [r1, #8]
 8009120:	1e5a      	subs	r2, r3, #1
 8009122:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009126:	bf83      	ittte	hi
 8009128:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800912c:	195b      	addhi	r3, r3, r5
 800912e:	9302      	strhi	r3, [sp, #8]
 8009130:	2300      	movls	r3, #0
 8009132:	bf86      	itte	hi
 8009134:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009138:	608b      	strhi	r3, [r1, #8]
 800913a:	9302      	strls	r3, [sp, #8]
 800913c:	680b      	ldr	r3, [r1, #0]
 800913e:	468b      	mov	fp, r1
 8009140:	2500      	movs	r5, #0
 8009142:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009146:	f84b 3b1c 	str.w	r3, [fp], #28
 800914a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800914e:	4680      	mov	r8, r0
 8009150:	460c      	mov	r4, r1
 8009152:	465e      	mov	r6, fp
 8009154:	46aa      	mov	sl, r5
 8009156:	46a9      	mov	r9, r5
 8009158:	9501      	str	r5, [sp, #4]
 800915a:	68a2      	ldr	r2, [r4, #8]
 800915c:	b152      	cbz	r2, 8009174 <_scanf_float+0x60>
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	2b4e      	cmp	r3, #78	; 0x4e
 8009164:	d864      	bhi.n	8009230 <_scanf_float+0x11c>
 8009166:	2b40      	cmp	r3, #64	; 0x40
 8009168:	d83c      	bhi.n	80091e4 <_scanf_float+0xd0>
 800916a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800916e:	b2c8      	uxtb	r0, r1
 8009170:	280e      	cmp	r0, #14
 8009172:	d93a      	bls.n	80091ea <_scanf_float+0xd6>
 8009174:	f1b9 0f00 	cmp.w	r9, #0
 8009178:	d003      	beq.n	8009182 <_scanf_float+0x6e>
 800917a:	6823      	ldr	r3, [r4, #0]
 800917c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009180:	6023      	str	r3, [r4, #0]
 8009182:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009186:	f1ba 0f01 	cmp.w	sl, #1
 800918a:	f200 8113 	bhi.w	80093b4 <_scanf_float+0x2a0>
 800918e:	455e      	cmp	r6, fp
 8009190:	f200 8105 	bhi.w	800939e <_scanf_float+0x28a>
 8009194:	2501      	movs	r5, #1
 8009196:	4628      	mov	r0, r5
 8009198:	b007      	add	sp, #28
 800919a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800919e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80091a2:	2a0d      	cmp	r2, #13
 80091a4:	d8e6      	bhi.n	8009174 <_scanf_float+0x60>
 80091a6:	a101      	add	r1, pc, #4	; (adr r1, 80091ac <_scanf_float+0x98>)
 80091a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80091ac:	080092eb 	.word	0x080092eb
 80091b0:	08009175 	.word	0x08009175
 80091b4:	08009175 	.word	0x08009175
 80091b8:	08009175 	.word	0x08009175
 80091bc:	0800934b 	.word	0x0800934b
 80091c0:	08009323 	.word	0x08009323
 80091c4:	08009175 	.word	0x08009175
 80091c8:	08009175 	.word	0x08009175
 80091cc:	080092f9 	.word	0x080092f9
 80091d0:	08009175 	.word	0x08009175
 80091d4:	08009175 	.word	0x08009175
 80091d8:	08009175 	.word	0x08009175
 80091dc:	08009175 	.word	0x08009175
 80091e0:	080092b1 	.word	0x080092b1
 80091e4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80091e8:	e7db      	b.n	80091a2 <_scanf_float+0x8e>
 80091ea:	290e      	cmp	r1, #14
 80091ec:	d8c2      	bhi.n	8009174 <_scanf_float+0x60>
 80091ee:	a001      	add	r0, pc, #4	; (adr r0, 80091f4 <_scanf_float+0xe0>)
 80091f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80091f4:	080092a3 	.word	0x080092a3
 80091f8:	08009175 	.word	0x08009175
 80091fc:	080092a3 	.word	0x080092a3
 8009200:	08009337 	.word	0x08009337
 8009204:	08009175 	.word	0x08009175
 8009208:	08009251 	.word	0x08009251
 800920c:	0800928d 	.word	0x0800928d
 8009210:	0800928d 	.word	0x0800928d
 8009214:	0800928d 	.word	0x0800928d
 8009218:	0800928d 	.word	0x0800928d
 800921c:	0800928d 	.word	0x0800928d
 8009220:	0800928d 	.word	0x0800928d
 8009224:	0800928d 	.word	0x0800928d
 8009228:	0800928d 	.word	0x0800928d
 800922c:	0800928d 	.word	0x0800928d
 8009230:	2b6e      	cmp	r3, #110	; 0x6e
 8009232:	d809      	bhi.n	8009248 <_scanf_float+0x134>
 8009234:	2b60      	cmp	r3, #96	; 0x60
 8009236:	d8b2      	bhi.n	800919e <_scanf_float+0x8a>
 8009238:	2b54      	cmp	r3, #84	; 0x54
 800923a:	d077      	beq.n	800932c <_scanf_float+0x218>
 800923c:	2b59      	cmp	r3, #89	; 0x59
 800923e:	d199      	bne.n	8009174 <_scanf_float+0x60>
 8009240:	2d07      	cmp	r5, #7
 8009242:	d197      	bne.n	8009174 <_scanf_float+0x60>
 8009244:	2508      	movs	r5, #8
 8009246:	e029      	b.n	800929c <_scanf_float+0x188>
 8009248:	2b74      	cmp	r3, #116	; 0x74
 800924a:	d06f      	beq.n	800932c <_scanf_float+0x218>
 800924c:	2b79      	cmp	r3, #121	; 0x79
 800924e:	e7f6      	b.n	800923e <_scanf_float+0x12a>
 8009250:	6821      	ldr	r1, [r4, #0]
 8009252:	05c8      	lsls	r0, r1, #23
 8009254:	d51a      	bpl.n	800928c <_scanf_float+0x178>
 8009256:	9b02      	ldr	r3, [sp, #8]
 8009258:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800925c:	6021      	str	r1, [r4, #0]
 800925e:	f109 0901 	add.w	r9, r9, #1
 8009262:	b11b      	cbz	r3, 800926c <_scanf_float+0x158>
 8009264:	3b01      	subs	r3, #1
 8009266:	3201      	adds	r2, #1
 8009268:	9302      	str	r3, [sp, #8]
 800926a:	60a2      	str	r2, [r4, #8]
 800926c:	68a3      	ldr	r3, [r4, #8]
 800926e:	3b01      	subs	r3, #1
 8009270:	60a3      	str	r3, [r4, #8]
 8009272:	6923      	ldr	r3, [r4, #16]
 8009274:	3301      	adds	r3, #1
 8009276:	6123      	str	r3, [r4, #16]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	3b01      	subs	r3, #1
 800927c:	2b00      	cmp	r3, #0
 800927e:	607b      	str	r3, [r7, #4]
 8009280:	f340 8084 	ble.w	800938c <_scanf_float+0x278>
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	3301      	adds	r3, #1
 8009288:	603b      	str	r3, [r7, #0]
 800928a:	e766      	b.n	800915a <_scanf_float+0x46>
 800928c:	eb1a 0f05 	cmn.w	sl, r5
 8009290:	f47f af70 	bne.w	8009174 <_scanf_float+0x60>
 8009294:	6822      	ldr	r2, [r4, #0]
 8009296:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800929a:	6022      	str	r2, [r4, #0]
 800929c:	f806 3b01 	strb.w	r3, [r6], #1
 80092a0:	e7e4      	b.n	800926c <_scanf_float+0x158>
 80092a2:	6822      	ldr	r2, [r4, #0]
 80092a4:	0610      	lsls	r0, r2, #24
 80092a6:	f57f af65 	bpl.w	8009174 <_scanf_float+0x60>
 80092aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80092ae:	e7f4      	b.n	800929a <_scanf_float+0x186>
 80092b0:	f1ba 0f00 	cmp.w	sl, #0
 80092b4:	d10e      	bne.n	80092d4 <_scanf_float+0x1c0>
 80092b6:	f1b9 0f00 	cmp.w	r9, #0
 80092ba:	d10e      	bne.n	80092da <_scanf_float+0x1c6>
 80092bc:	6822      	ldr	r2, [r4, #0]
 80092be:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80092c2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80092c6:	d108      	bne.n	80092da <_scanf_float+0x1c6>
 80092c8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80092cc:	6022      	str	r2, [r4, #0]
 80092ce:	f04f 0a01 	mov.w	sl, #1
 80092d2:	e7e3      	b.n	800929c <_scanf_float+0x188>
 80092d4:	f1ba 0f02 	cmp.w	sl, #2
 80092d8:	d055      	beq.n	8009386 <_scanf_float+0x272>
 80092da:	2d01      	cmp	r5, #1
 80092dc:	d002      	beq.n	80092e4 <_scanf_float+0x1d0>
 80092de:	2d04      	cmp	r5, #4
 80092e0:	f47f af48 	bne.w	8009174 <_scanf_float+0x60>
 80092e4:	3501      	adds	r5, #1
 80092e6:	b2ed      	uxtb	r5, r5
 80092e8:	e7d8      	b.n	800929c <_scanf_float+0x188>
 80092ea:	f1ba 0f01 	cmp.w	sl, #1
 80092ee:	f47f af41 	bne.w	8009174 <_scanf_float+0x60>
 80092f2:	f04f 0a02 	mov.w	sl, #2
 80092f6:	e7d1      	b.n	800929c <_scanf_float+0x188>
 80092f8:	b97d      	cbnz	r5, 800931a <_scanf_float+0x206>
 80092fa:	f1b9 0f00 	cmp.w	r9, #0
 80092fe:	f47f af3c 	bne.w	800917a <_scanf_float+0x66>
 8009302:	6822      	ldr	r2, [r4, #0]
 8009304:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009308:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800930c:	f47f af39 	bne.w	8009182 <_scanf_float+0x6e>
 8009310:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009314:	6022      	str	r2, [r4, #0]
 8009316:	2501      	movs	r5, #1
 8009318:	e7c0      	b.n	800929c <_scanf_float+0x188>
 800931a:	2d03      	cmp	r5, #3
 800931c:	d0e2      	beq.n	80092e4 <_scanf_float+0x1d0>
 800931e:	2d05      	cmp	r5, #5
 8009320:	e7de      	b.n	80092e0 <_scanf_float+0x1cc>
 8009322:	2d02      	cmp	r5, #2
 8009324:	f47f af26 	bne.w	8009174 <_scanf_float+0x60>
 8009328:	2503      	movs	r5, #3
 800932a:	e7b7      	b.n	800929c <_scanf_float+0x188>
 800932c:	2d06      	cmp	r5, #6
 800932e:	f47f af21 	bne.w	8009174 <_scanf_float+0x60>
 8009332:	2507      	movs	r5, #7
 8009334:	e7b2      	b.n	800929c <_scanf_float+0x188>
 8009336:	6822      	ldr	r2, [r4, #0]
 8009338:	0591      	lsls	r1, r2, #22
 800933a:	f57f af1b 	bpl.w	8009174 <_scanf_float+0x60>
 800933e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009342:	6022      	str	r2, [r4, #0]
 8009344:	f8cd 9004 	str.w	r9, [sp, #4]
 8009348:	e7a8      	b.n	800929c <_scanf_float+0x188>
 800934a:	6822      	ldr	r2, [r4, #0]
 800934c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009350:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009354:	d006      	beq.n	8009364 <_scanf_float+0x250>
 8009356:	0550      	lsls	r0, r2, #21
 8009358:	f57f af0c 	bpl.w	8009174 <_scanf_float+0x60>
 800935c:	f1b9 0f00 	cmp.w	r9, #0
 8009360:	f43f af0f 	beq.w	8009182 <_scanf_float+0x6e>
 8009364:	0591      	lsls	r1, r2, #22
 8009366:	bf58      	it	pl
 8009368:	9901      	ldrpl	r1, [sp, #4]
 800936a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800936e:	bf58      	it	pl
 8009370:	eba9 0101 	subpl.w	r1, r9, r1
 8009374:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009378:	bf58      	it	pl
 800937a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800937e:	6022      	str	r2, [r4, #0]
 8009380:	f04f 0900 	mov.w	r9, #0
 8009384:	e78a      	b.n	800929c <_scanf_float+0x188>
 8009386:	f04f 0a03 	mov.w	sl, #3
 800938a:	e787      	b.n	800929c <_scanf_float+0x188>
 800938c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009390:	4639      	mov	r1, r7
 8009392:	4640      	mov	r0, r8
 8009394:	4798      	blx	r3
 8009396:	2800      	cmp	r0, #0
 8009398:	f43f aedf 	beq.w	800915a <_scanf_float+0x46>
 800939c:	e6ea      	b.n	8009174 <_scanf_float+0x60>
 800939e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80093a2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80093a6:	463a      	mov	r2, r7
 80093a8:	4640      	mov	r0, r8
 80093aa:	4798      	blx	r3
 80093ac:	6923      	ldr	r3, [r4, #16]
 80093ae:	3b01      	subs	r3, #1
 80093b0:	6123      	str	r3, [r4, #16]
 80093b2:	e6ec      	b.n	800918e <_scanf_float+0x7a>
 80093b4:	1e6b      	subs	r3, r5, #1
 80093b6:	2b06      	cmp	r3, #6
 80093b8:	d825      	bhi.n	8009406 <_scanf_float+0x2f2>
 80093ba:	2d02      	cmp	r5, #2
 80093bc:	d836      	bhi.n	800942c <_scanf_float+0x318>
 80093be:	455e      	cmp	r6, fp
 80093c0:	f67f aee8 	bls.w	8009194 <_scanf_float+0x80>
 80093c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80093c8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80093cc:	463a      	mov	r2, r7
 80093ce:	4640      	mov	r0, r8
 80093d0:	4798      	blx	r3
 80093d2:	6923      	ldr	r3, [r4, #16]
 80093d4:	3b01      	subs	r3, #1
 80093d6:	6123      	str	r3, [r4, #16]
 80093d8:	e7f1      	b.n	80093be <_scanf_float+0x2aa>
 80093da:	9802      	ldr	r0, [sp, #8]
 80093dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80093e0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80093e4:	9002      	str	r0, [sp, #8]
 80093e6:	463a      	mov	r2, r7
 80093e8:	4640      	mov	r0, r8
 80093ea:	4798      	blx	r3
 80093ec:	6923      	ldr	r3, [r4, #16]
 80093ee:	3b01      	subs	r3, #1
 80093f0:	6123      	str	r3, [r4, #16]
 80093f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80093f6:	fa5f fa8a 	uxtb.w	sl, sl
 80093fa:	f1ba 0f02 	cmp.w	sl, #2
 80093fe:	d1ec      	bne.n	80093da <_scanf_float+0x2c6>
 8009400:	3d03      	subs	r5, #3
 8009402:	b2ed      	uxtb	r5, r5
 8009404:	1b76      	subs	r6, r6, r5
 8009406:	6823      	ldr	r3, [r4, #0]
 8009408:	05da      	lsls	r2, r3, #23
 800940a:	d52f      	bpl.n	800946c <_scanf_float+0x358>
 800940c:	055b      	lsls	r3, r3, #21
 800940e:	d510      	bpl.n	8009432 <_scanf_float+0x31e>
 8009410:	455e      	cmp	r6, fp
 8009412:	f67f aebf 	bls.w	8009194 <_scanf_float+0x80>
 8009416:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800941a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800941e:	463a      	mov	r2, r7
 8009420:	4640      	mov	r0, r8
 8009422:	4798      	blx	r3
 8009424:	6923      	ldr	r3, [r4, #16]
 8009426:	3b01      	subs	r3, #1
 8009428:	6123      	str	r3, [r4, #16]
 800942a:	e7f1      	b.n	8009410 <_scanf_float+0x2fc>
 800942c:	46aa      	mov	sl, r5
 800942e:	9602      	str	r6, [sp, #8]
 8009430:	e7df      	b.n	80093f2 <_scanf_float+0x2de>
 8009432:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009436:	6923      	ldr	r3, [r4, #16]
 8009438:	2965      	cmp	r1, #101	; 0x65
 800943a:	f103 33ff 	add.w	r3, r3, #4294967295
 800943e:	f106 35ff 	add.w	r5, r6, #4294967295
 8009442:	6123      	str	r3, [r4, #16]
 8009444:	d00c      	beq.n	8009460 <_scanf_float+0x34c>
 8009446:	2945      	cmp	r1, #69	; 0x45
 8009448:	d00a      	beq.n	8009460 <_scanf_float+0x34c>
 800944a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800944e:	463a      	mov	r2, r7
 8009450:	4640      	mov	r0, r8
 8009452:	4798      	blx	r3
 8009454:	6923      	ldr	r3, [r4, #16]
 8009456:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800945a:	3b01      	subs	r3, #1
 800945c:	1eb5      	subs	r5, r6, #2
 800945e:	6123      	str	r3, [r4, #16]
 8009460:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009464:	463a      	mov	r2, r7
 8009466:	4640      	mov	r0, r8
 8009468:	4798      	blx	r3
 800946a:	462e      	mov	r6, r5
 800946c:	6825      	ldr	r5, [r4, #0]
 800946e:	f015 0510 	ands.w	r5, r5, #16
 8009472:	d14e      	bne.n	8009512 <_scanf_float+0x3fe>
 8009474:	7035      	strb	r5, [r6, #0]
 8009476:	6823      	ldr	r3, [r4, #0]
 8009478:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800947c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009480:	d119      	bne.n	80094b6 <_scanf_float+0x3a2>
 8009482:	9b01      	ldr	r3, [sp, #4]
 8009484:	454b      	cmp	r3, r9
 8009486:	eba3 0209 	sub.w	r2, r3, r9
 800948a:	d121      	bne.n	80094d0 <_scanf_float+0x3bc>
 800948c:	2200      	movs	r2, #0
 800948e:	4659      	mov	r1, fp
 8009490:	4640      	mov	r0, r8
 8009492:	f000 fe3b 	bl	800a10c <_strtod_r>
 8009496:	6822      	ldr	r2, [r4, #0]
 8009498:	9b03      	ldr	r3, [sp, #12]
 800949a:	f012 0f02 	tst.w	r2, #2
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	d021      	beq.n	80094e6 <_scanf_float+0x3d2>
 80094a2:	9903      	ldr	r1, [sp, #12]
 80094a4:	1d1a      	adds	r2, r3, #4
 80094a6:	600a      	str	r2, [r1, #0]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	ed83 0b00 	vstr	d0, [r3]
 80094ae:	68e3      	ldr	r3, [r4, #12]
 80094b0:	3301      	adds	r3, #1
 80094b2:	60e3      	str	r3, [r4, #12]
 80094b4:	e66f      	b.n	8009196 <_scanf_float+0x82>
 80094b6:	9b04      	ldr	r3, [sp, #16]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d0e7      	beq.n	800948c <_scanf_float+0x378>
 80094bc:	9905      	ldr	r1, [sp, #20]
 80094be:	230a      	movs	r3, #10
 80094c0:	462a      	mov	r2, r5
 80094c2:	3101      	adds	r1, #1
 80094c4:	4640      	mov	r0, r8
 80094c6:	f000 fea9 	bl	800a21c <_strtol_r>
 80094ca:	9b04      	ldr	r3, [sp, #16]
 80094cc:	9e05      	ldr	r6, [sp, #20]
 80094ce:	1ac2      	subs	r2, r0, r3
 80094d0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80094d4:	429e      	cmp	r6, r3
 80094d6:	bf28      	it	cs
 80094d8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80094dc:	490e      	ldr	r1, [pc, #56]	; (8009518 <_scanf_float+0x404>)
 80094de:	4630      	mov	r0, r6
 80094e0:	f000 f824 	bl	800952c <siprintf>
 80094e4:	e7d2      	b.n	800948c <_scanf_float+0x378>
 80094e6:	9903      	ldr	r1, [sp, #12]
 80094e8:	f012 0f04 	tst.w	r2, #4
 80094ec:	f103 0204 	add.w	r2, r3, #4
 80094f0:	600a      	str	r2, [r1, #0]
 80094f2:	d1d9      	bne.n	80094a8 <_scanf_float+0x394>
 80094f4:	eeb4 0b40 	vcmp.f64	d0, d0
 80094f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094fc:	681e      	ldr	r6, [r3, #0]
 80094fe:	d705      	bvc.n	800950c <_scanf_float+0x3f8>
 8009500:	4806      	ldr	r0, [pc, #24]	; (800951c <_scanf_float+0x408>)
 8009502:	f000 f80d 	bl	8009520 <nanf>
 8009506:	ed86 0a00 	vstr	s0, [r6]
 800950a:	e7d0      	b.n	80094ae <_scanf_float+0x39a>
 800950c:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8009510:	e7f9      	b.n	8009506 <_scanf_float+0x3f2>
 8009512:	2500      	movs	r5, #0
 8009514:	e63f      	b.n	8009196 <_scanf_float+0x82>
 8009516:	bf00      	nop
 8009518:	0800e7a0 	.word	0x0800e7a0
 800951c:	0800eba8 	.word	0x0800eba8

08009520 <nanf>:
 8009520:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009528 <nanf+0x8>
 8009524:	4770      	bx	lr
 8009526:	bf00      	nop
 8009528:	7fc00000 	.word	0x7fc00000

0800952c <siprintf>:
 800952c:	b40e      	push	{r1, r2, r3}
 800952e:	b500      	push	{lr}
 8009530:	b09c      	sub	sp, #112	; 0x70
 8009532:	ab1d      	add	r3, sp, #116	; 0x74
 8009534:	9002      	str	r0, [sp, #8]
 8009536:	9006      	str	r0, [sp, #24]
 8009538:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800953c:	4809      	ldr	r0, [pc, #36]	; (8009564 <siprintf+0x38>)
 800953e:	9107      	str	r1, [sp, #28]
 8009540:	9104      	str	r1, [sp, #16]
 8009542:	4909      	ldr	r1, [pc, #36]	; (8009568 <siprintf+0x3c>)
 8009544:	f853 2b04 	ldr.w	r2, [r3], #4
 8009548:	9105      	str	r1, [sp, #20]
 800954a:	6800      	ldr	r0, [r0, #0]
 800954c:	9301      	str	r3, [sp, #4]
 800954e:	a902      	add	r1, sp, #8
 8009550:	f002 fe0c 	bl	800c16c <_svfiprintf_r>
 8009554:	9b02      	ldr	r3, [sp, #8]
 8009556:	2200      	movs	r2, #0
 8009558:	701a      	strb	r2, [r3, #0]
 800955a:	b01c      	add	sp, #112	; 0x70
 800955c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009560:	b003      	add	sp, #12
 8009562:	4770      	bx	lr
 8009564:	24000014 	.word	0x24000014
 8009568:	ffff0208 	.word	0xffff0208

0800956c <sulp>:
 800956c:	b570      	push	{r4, r5, r6, lr}
 800956e:	4604      	mov	r4, r0
 8009570:	460d      	mov	r5, r1
 8009572:	4616      	mov	r6, r2
 8009574:	ec45 4b10 	vmov	d0, r4, r5
 8009578:	f002 fb5a 	bl	800bc30 <__ulp>
 800957c:	b17e      	cbz	r6, 800959e <sulp+0x32>
 800957e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009582:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009586:	2b00      	cmp	r3, #0
 8009588:	dd09      	ble.n	800959e <sulp+0x32>
 800958a:	051b      	lsls	r3, r3, #20
 800958c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 8009590:	2000      	movs	r0, #0
 8009592:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 8009596:	ec41 0b17 	vmov	d7, r0, r1
 800959a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800959e:	bd70      	pop	{r4, r5, r6, pc}

080095a0 <_strtod_l>:
 80095a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a4:	ed2d 8b0e 	vpush	{d8-d14}
 80095a8:	b097      	sub	sp, #92	; 0x5c
 80095aa:	461f      	mov	r7, r3
 80095ac:	2300      	movs	r3, #0
 80095ae:	9312      	str	r3, [sp, #72]	; 0x48
 80095b0:	4ba1      	ldr	r3, [pc, #644]	; (8009838 <_strtod_l+0x298>)
 80095b2:	920d      	str	r2, [sp, #52]	; 0x34
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	9307      	str	r3, [sp, #28]
 80095b8:	4604      	mov	r4, r0
 80095ba:	4618      	mov	r0, r3
 80095bc:	468b      	mov	fp, r1
 80095be:	f7f6 fe8f 	bl	80002e0 <strlen>
 80095c2:	f04f 0800 	mov.w	r8, #0
 80095c6:	4605      	mov	r5, r0
 80095c8:	f04f 0900 	mov.w	r9, #0
 80095cc:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 80095d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80095d2:	7813      	ldrb	r3, [r2, #0]
 80095d4:	2b2b      	cmp	r3, #43	; 0x2b
 80095d6:	d04d      	beq.n	8009674 <_strtod_l+0xd4>
 80095d8:	d83a      	bhi.n	8009650 <_strtod_l+0xb0>
 80095da:	2b0d      	cmp	r3, #13
 80095dc:	d833      	bhi.n	8009646 <_strtod_l+0xa6>
 80095de:	2b08      	cmp	r3, #8
 80095e0:	d833      	bhi.n	800964a <_strtod_l+0xaa>
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d03d      	beq.n	8009662 <_strtod_l+0xc2>
 80095e6:	2300      	movs	r3, #0
 80095e8:	9308      	str	r3, [sp, #32]
 80095ea:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80095ec:	7833      	ldrb	r3, [r6, #0]
 80095ee:	2b30      	cmp	r3, #48	; 0x30
 80095f0:	f040 80b0 	bne.w	8009754 <_strtod_l+0x1b4>
 80095f4:	7873      	ldrb	r3, [r6, #1]
 80095f6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80095fa:	2b58      	cmp	r3, #88	; 0x58
 80095fc:	d167      	bne.n	80096ce <_strtod_l+0x12e>
 80095fe:	9b08      	ldr	r3, [sp, #32]
 8009600:	9301      	str	r3, [sp, #4]
 8009602:	ab12      	add	r3, sp, #72	; 0x48
 8009604:	9702      	str	r7, [sp, #8]
 8009606:	9300      	str	r3, [sp, #0]
 8009608:	4a8c      	ldr	r2, [pc, #560]	; (800983c <_strtod_l+0x29c>)
 800960a:	ab13      	add	r3, sp, #76	; 0x4c
 800960c:	a911      	add	r1, sp, #68	; 0x44
 800960e:	4620      	mov	r0, r4
 8009610:	f001 fc68 	bl	800aee4 <__gethex>
 8009614:	f010 0507 	ands.w	r5, r0, #7
 8009618:	4607      	mov	r7, r0
 800961a:	d005      	beq.n	8009628 <_strtod_l+0x88>
 800961c:	2d06      	cmp	r5, #6
 800961e:	d12b      	bne.n	8009678 <_strtod_l+0xd8>
 8009620:	3601      	adds	r6, #1
 8009622:	2300      	movs	r3, #0
 8009624:	9611      	str	r6, [sp, #68]	; 0x44
 8009626:	9308      	str	r3, [sp, #32]
 8009628:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800962a:	2b00      	cmp	r3, #0
 800962c:	f040 854e 	bne.w	800a0cc <_strtod_l+0xb2c>
 8009630:	9b08      	ldr	r3, [sp, #32]
 8009632:	b1e3      	cbz	r3, 800966e <_strtod_l+0xce>
 8009634:	ec49 8b17 	vmov	d7, r8, r9
 8009638:	eeb1 0b47 	vneg.f64	d0, d7
 800963c:	b017      	add	sp, #92	; 0x5c
 800963e:	ecbd 8b0e 	vpop	{d8-d14}
 8009642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009646:	2b20      	cmp	r3, #32
 8009648:	d1cd      	bne.n	80095e6 <_strtod_l+0x46>
 800964a:	3201      	adds	r2, #1
 800964c:	9211      	str	r2, [sp, #68]	; 0x44
 800964e:	e7bf      	b.n	80095d0 <_strtod_l+0x30>
 8009650:	2b2d      	cmp	r3, #45	; 0x2d
 8009652:	d1c8      	bne.n	80095e6 <_strtod_l+0x46>
 8009654:	2301      	movs	r3, #1
 8009656:	9308      	str	r3, [sp, #32]
 8009658:	1c53      	adds	r3, r2, #1
 800965a:	9311      	str	r3, [sp, #68]	; 0x44
 800965c:	7853      	ldrb	r3, [r2, #1]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d1c3      	bne.n	80095ea <_strtod_l+0x4a>
 8009662:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009664:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8009668:	2b00      	cmp	r3, #0
 800966a:	f040 852d 	bne.w	800a0c8 <_strtod_l+0xb28>
 800966e:	ec49 8b10 	vmov	d0, r8, r9
 8009672:	e7e3      	b.n	800963c <_strtod_l+0x9c>
 8009674:	2300      	movs	r3, #0
 8009676:	e7ee      	b.n	8009656 <_strtod_l+0xb6>
 8009678:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800967a:	b13a      	cbz	r2, 800968c <_strtod_l+0xec>
 800967c:	2135      	movs	r1, #53	; 0x35
 800967e:	a814      	add	r0, sp, #80	; 0x50
 8009680:	f002 fbde 	bl	800be40 <__copybits>
 8009684:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009686:	4620      	mov	r0, r4
 8009688:	f001 ffa0 	bl	800b5cc <_Bfree>
 800968c:	3d01      	subs	r5, #1
 800968e:	2d04      	cmp	r5, #4
 8009690:	d806      	bhi.n	80096a0 <_strtod_l+0x100>
 8009692:	e8df f005 	tbb	[pc, r5]
 8009696:	030a      	.short	0x030a
 8009698:	1714      	.short	0x1714
 800969a:	0a          	.byte	0x0a
 800969b:	00          	.byte	0x00
 800969c:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 80096a0:	073f      	lsls	r7, r7, #28
 80096a2:	d5c1      	bpl.n	8009628 <_strtod_l+0x88>
 80096a4:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 80096a8:	e7be      	b.n	8009628 <_strtod_l+0x88>
 80096aa:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 80096ae:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80096b0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80096b4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80096b8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80096bc:	e7f0      	b.n	80096a0 <_strtod_l+0x100>
 80096be:	f8df 9180 	ldr.w	r9, [pc, #384]	; 8009840 <_strtod_l+0x2a0>
 80096c2:	e7ed      	b.n	80096a0 <_strtod_l+0x100>
 80096c4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80096c8:	f04f 38ff 	mov.w	r8, #4294967295
 80096cc:	e7e8      	b.n	80096a0 <_strtod_l+0x100>
 80096ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096d0:	1c5a      	adds	r2, r3, #1
 80096d2:	9211      	str	r2, [sp, #68]	; 0x44
 80096d4:	785b      	ldrb	r3, [r3, #1]
 80096d6:	2b30      	cmp	r3, #48	; 0x30
 80096d8:	d0f9      	beq.n	80096ce <_strtod_l+0x12e>
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d0a4      	beq.n	8009628 <_strtod_l+0x88>
 80096de:	2301      	movs	r3, #1
 80096e0:	f04f 0a00 	mov.w	sl, #0
 80096e4:	9304      	str	r3, [sp, #16]
 80096e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80096e8:	930a      	str	r3, [sp, #40]	; 0x28
 80096ea:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80096ee:	f8cd a018 	str.w	sl, [sp, #24]
 80096f2:	220a      	movs	r2, #10
 80096f4:	9811      	ldr	r0, [sp, #68]	; 0x44
 80096f6:	7807      	ldrb	r7, [r0, #0]
 80096f8:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 80096fc:	b2d9      	uxtb	r1, r3
 80096fe:	2909      	cmp	r1, #9
 8009700:	d92a      	bls.n	8009758 <_strtod_l+0x1b8>
 8009702:	9907      	ldr	r1, [sp, #28]
 8009704:	462a      	mov	r2, r5
 8009706:	f002 fe4b 	bl	800c3a0 <strncmp>
 800970a:	2800      	cmp	r0, #0
 800970c:	d033      	beq.n	8009776 <_strtod_l+0x1d6>
 800970e:	2000      	movs	r0, #0
 8009710:	9b06      	ldr	r3, [sp, #24]
 8009712:	463a      	mov	r2, r7
 8009714:	4601      	mov	r1, r0
 8009716:	4607      	mov	r7, r0
 8009718:	2a65      	cmp	r2, #101	; 0x65
 800971a:	d001      	beq.n	8009720 <_strtod_l+0x180>
 800971c:	2a45      	cmp	r2, #69	; 0x45
 800971e:	d117      	bne.n	8009750 <_strtod_l+0x1b0>
 8009720:	b91b      	cbnz	r3, 800972a <_strtod_l+0x18a>
 8009722:	9b04      	ldr	r3, [sp, #16]
 8009724:	4303      	orrs	r3, r0
 8009726:	d09c      	beq.n	8009662 <_strtod_l+0xc2>
 8009728:	2300      	movs	r3, #0
 800972a:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800972e:	f10b 0201 	add.w	r2, fp, #1
 8009732:	9211      	str	r2, [sp, #68]	; 0x44
 8009734:	f89b 2001 	ldrb.w	r2, [fp, #1]
 8009738:	2a2b      	cmp	r2, #43	; 0x2b
 800973a:	d071      	beq.n	8009820 <_strtod_l+0x280>
 800973c:	2a2d      	cmp	r2, #45	; 0x2d
 800973e:	d077      	beq.n	8009830 <_strtod_l+0x290>
 8009740:	f04f 0e00 	mov.w	lr, #0
 8009744:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8009748:	2d09      	cmp	r5, #9
 800974a:	d97f      	bls.n	800984c <_strtod_l+0x2ac>
 800974c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8009750:	2500      	movs	r5, #0
 8009752:	e09b      	b.n	800988c <_strtod_l+0x2ec>
 8009754:	2300      	movs	r3, #0
 8009756:	e7c3      	b.n	80096e0 <_strtod_l+0x140>
 8009758:	9906      	ldr	r1, [sp, #24]
 800975a:	2908      	cmp	r1, #8
 800975c:	bfdd      	ittte	le
 800975e:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8009760:	fb02 3301 	mlale	r3, r2, r1, r3
 8009764:	9309      	strle	r3, [sp, #36]	; 0x24
 8009766:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800976a:	9b06      	ldr	r3, [sp, #24]
 800976c:	3001      	adds	r0, #1
 800976e:	3301      	adds	r3, #1
 8009770:	9306      	str	r3, [sp, #24]
 8009772:	9011      	str	r0, [sp, #68]	; 0x44
 8009774:	e7be      	b.n	80096f4 <_strtod_l+0x154>
 8009776:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009778:	195a      	adds	r2, r3, r5
 800977a:	9211      	str	r2, [sp, #68]	; 0x44
 800977c:	5d5a      	ldrb	r2, [r3, r5]
 800977e:	9b06      	ldr	r3, [sp, #24]
 8009780:	b3a3      	cbz	r3, 80097ec <_strtod_l+0x24c>
 8009782:	4607      	mov	r7, r0
 8009784:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009788:	2909      	cmp	r1, #9
 800978a:	d912      	bls.n	80097b2 <_strtod_l+0x212>
 800978c:	2101      	movs	r1, #1
 800978e:	e7c3      	b.n	8009718 <_strtod_l+0x178>
 8009790:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009792:	1c5a      	adds	r2, r3, #1
 8009794:	9211      	str	r2, [sp, #68]	; 0x44
 8009796:	785a      	ldrb	r2, [r3, #1]
 8009798:	3001      	adds	r0, #1
 800979a:	2a30      	cmp	r2, #48	; 0x30
 800979c:	d0f8      	beq.n	8009790 <_strtod_l+0x1f0>
 800979e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80097a2:	2b08      	cmp	r3, #8
 80097a4:	f200 8497 	bhi.w	800a0d6 <_strtod_l+0xb36>
 80097a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80097aa:	930a      	str	r3, [sp, #40]	; 0x28
 80097ac:	4607      	mov	r7, r0
 80097ae:	2000      	movs	r0, #0
 80097b0:	4603      	mov	r3, r0
 80097b2:	3a30      	subs	r2, #48	; 0x30
 80097b4:	f100 0101 	add.w	r1, r0, #1
 80097b8:	d012      	beq.n	80097e0 <_strtod_l+0x240>
 80097ba:	440f      	add	r7, r1
 80097bc:	eb00 0c03 	add.w	ip, r0, r3
 80097c0:	4619      	mov	r1, r3
 80097c2:	250a      	movs	r5, #10
 80097c4:	4561      	cmp	r1, ip
 80097c6:	d113      	bne.n	80097f0 <_strtod_l+0x250>
 80097c8:	1819      	adds	r1, r3, r0
 80097ca:	2908      	cmp	r1, #8
 80097cc:	f103 0301 	add.w	r3, r3, #1
 80097d0:	4403      	add	r3, r0
 80097d2:	dc1c      	bgt.n	800980e <_strtod_l+0x26e>
 80097d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097d6:	210a      	movs	r1, #10
 80097d8:	fb01 2200 	mla	r2, r1, r0, r2
 80097dc:	9209      	str	r2, [sp, #36]	; 0x24
 80097de:	2100      	movs	r1, #0
 80097e0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80097e2:	1c50      	adds	r0, r2, #1
 80097e4:	9011      	str	r0, [sp, #68]	; 0x44
 80097e6:	7852      	ldrb	r2, [r2, #1]
 80097e8:	4608      	mov	r0, r1
 80097ea:	e7cb      	b.n	8009784 <_strtod_l+0x1e4>
 80097ec:	9806      	ldr	r0, [sp, #24]
 80097ee:	e7d4      	b.n	800979a <_strtod_l+0x1fa>
 80097f0:	2908      	cmp	r1, #8
 80097f2:	dc04      	bgt.n	80097fe <_strtod_l+0x25e>
 80097f4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80097f6:	436e      	muls	r6, r5
 80097f8:	9609      	str	r6, [sp, #36]	; 0x24
 80097fa:	3101      	adds	r1, #1
 80097fc:	e7e2      	b.n	80097c4 <_strtod_l+0x224>
 80097fe:	f101 0e01 	add.w	lr, r1, #1
 8009802:	f1be 0f10 	cmp.w	lr, #16
 8009806:	bfd8      	it	le
 8009808:	fb05 fa0a 	mulle.w	sl, r5, sl
 800980c:	e7f5      	b.n	80097fa <_strtod_l+0x25a>
 800980e:	2b10      	cmp	r3, #16
 8009810:	bfdc      	itt	le
 8009812:	210a      	movle	r1, #10
 8009814:	fb01 2a0a 	mlale	sl, r1, sl, r2
 8009818:	e7e1      	b.n	80097de <_strtod_l+0x23e>
 800981a:	2700      	movs	r7, #0
 800981c:	2101      	movs	r1, #1
 800981e:	e780      	b.n	8009722 <_strtod_l+0x182>
 8009820:	f04f 0e00 	mov.w	lr, #0
 8009824:	f10b 0202 	add.w	r2, fp, #2
 8009828:	9211      	str	r2, [sp, #68]	; 0x44
 800982a:	f89b 2002 	ldrb.w	r2, [fp, #2]
 800982e:	e789      	b.n	8009744 <_strtod_l+0x1a4>
 8009830:	f04f 0e01 	mov.w	lr, #1
 8009834:	e7f6      	b.n	8009824 <_strtod_l+0x284>
 8009836:	bf00      	nop
 8009838:	0800e9f0 	.word	0x0800e9f0
 800983c:	0800e7a8 	.word	0x0800e7a8
 8009840:	7ff00000 	.word	0x7ff00000
 8009844:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009846:	1c55      	adds	r5, r2, #1
 8009848:	9511      	str	r5, [sp, #68]	; 0x44
 800984a:	7852      	ldrb	r2, [r2, #1]
 800984c:	2a30      	cmp	r2, #48	; 0x30
 800984e:	d0f9      	beq.n	8009844 <_strtod_l+0x2a4>
 8009850:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8009854:	2d08      	cmp	r5, #8
 8009856:	f63f af7b 	bhi.w	8009750 <_strtod_l+0x1b0>
 800985a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800985e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009860:	9207      	str	r2, [sp, #28]
 8009862:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009864:	1c55      	adds	r5, r2, #1
 8009866:	9511      	str	r5, [sp, #68]	; 0x44
 8009868:	7852      	ldrb	r2, [r2, #1]
 800986a:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800986e:	2e09      	cmp	r6, #9
 8009870:	d937      	bls.n	80098e2 <_strtod_l+0x342>
 8009872:	9e07      	ldr	r6, [sp, #28]
 8009874:	1bad      	subs	r5, r5, r6
 8009876:	2d08      	cmp	r5, #8
 8009878:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800987c:	dc02      	bgt.n	8009884 <_strtod_l+0x2e4>
 800987e:	4565      	cmp	r5, ip
 8009880:	bfa8      	it	ge
 8009882:	4665      	movge	r5, ip
 8009884:	f1be 0f00 	cmp.w	lr, #0
 8009888:	d000      	beq.n	800988c <_strtod_l+0x2ec>
 800988a:	426d      	negs	r5, r5
 800988c:	2b00      	cmp	r3, #0
 800988e:	d14d      	bne.n	800992c <_strtod_l+0x38c>
 8009890:	9b04      	ldr	r3, [sp, #16]
 8009892:	4303      	orrs	r3, r0
 8009894:	f47f aec8 	bne.w	8009628 <_strtod_l+0x88>
 8009898:	2900      	cmp	r1, #0
 800989a:	f47f aee2 	bne.w	8009662 <_strtod_l+0xc2>
 800989e:	2a69      	cmp	r2, #105	; 0x69
 80098a0:	d027      	beq.n	80098f2 <_strtod_l+0x352>
 80098a2:	dc24      	bgt.n	80098ee <_strtod_l+0x34e>
 80098a4:	2a49      	cmp	r2, #73	; 0x49
 80098a6:	d024      	beq.n	80098f2 <_strtod_l+0x352>
 80098a8:	2a4e      	cmp	r2, #78	; 0x4e
 80098aa:	f47f aeda 	bne.w	8009662 <_strtod_l+0xc2>
 80098ae:	4996      	ldr	r1, [pc, #600]	; (8009b08 <_strtod_l+0x568>)
 80098b0:	a811      	add	r0, sp, #68	; 0x44
 80098b2:	f001 fd6f 	bl	800b394 <__match>
 80098b6:	2800      	cmp	r0, #0
 80098b8:	f43f aed3 	beq.w	8009662 <_strtod_l+0xc2>
 80098bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80098be:	781b      	ldrb	r3, [r3, #0]
 80098c0:	2b28      	cmp	r3, #40	; 0x28
 80098c2:	d12d      	bne.n	8009920 <_strtod_l+0x380>
 80098c4:	4991      	ldr	r1, [pc, #580]	; (8009b0c <_strtod_l+0x56c>)
 80098c6:	aa14      	add	r2, sp, #80	; 0x50
 80098c8:	a811      	add	r0, sp, #68	; 0x44
 80098ca:	f001 fd77 	bl	800b3bc <__hexnan>
 80098ce:	2805      	cmp	r0, #5
 80098d0:	d126      	bne.n	8009920 <_strtod_l+0x380>
 80098d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80098d4:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80098d8:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80098dc:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80098e0:	e6a2      	b.n	8009628 <_strtod_l+0x88>
 80098e2:	250a      	movs	r5, #10
 80098e4:	fb05 250c 	mla	r5, r5, ip, r2
 80098e8:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 80098ec:	e7b9      	b.n	8009862 <_strtod_l+0x2c2>
 80098ee:	2a6e      	cmp	r2, #110	; 0x6e
 80098f0:	e7db      	b.n	80098aa <_strtod_l+0x30a>
 80098f2:	4987      	ldr	r1, [pc, #540]	; (8009b10 <_strtod_l+0x570>)
 80098f4:	a811      	add	r0, sp, #68	; 0x44
 80098f6:	f001 fd4d 	bl	800b394 <__match>
 80098fa:	2800      	cmp	r0, #0
 80098fc:	f43f aeb1 	beq.w	8009662 <_strtod_l+0xc2>
 8009900:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009902:	4984      	ldr	r1, [pc, #528]	; (8009b14 <_strtod_l+0x574>)
 8009904:	3b01      	subs	r3, #1
 8009906:	a811      	add	r0, sp, #68	; 0x44
 8009908:	9311      	str	r3, [sp, #68]	; 0x44
 800990a:	f001 fd43 	bl	800b394 <__match>
 800990e:	b910      	cbnz	r0, 8009916 <_strtod_l+0x376>
 8009910:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009912:	3301      	adds	r3, #1
 8009914:	9311      	str	r3, [sp, #68]	; 0x44
 8009916:	f8df 9210 	ldr.w	r9, [pc, #528]	; 8009b28 <_strtod_l+0x588>
 800991a:	f04f 0800 	mov.w	r8, #0
 800991e:	e683      	b.n	8009628 <_strtod_l+0x88>
 8009920:	487d      	ldr	r0, [pc, #500]	; (8009b18 <_strtod_l+0x578>)
 8009922:	f002 fd25 	bl	800c370 <nan>
 8009926:	ec59 8b10 	vmov	r8, r9, d0
 800992a:	e67d      	b.n	8009628 <_strtod_l+0x88>
 800992c:	1bea      	subs	r2, r5, r7
 800992e:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 8009932:	9207      	str	r2, [sp, #28]
 8009934:	9a06      	ldr	r2, [sp, #24]
 8009936:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800993a:	2a00      	cmp	r2, #0
 800993c:	bf08      	it	eq
 800993e:	461a      	moveq	r2, r3
 8009940:	2b10      	cmp	r3, #16
 8009942:	9206      	str	r2, [sp, #24]
 8009944:	461a      	mov	r2, r3
 8009946:	bfa8      	it	ge
 8009948:	2210      	movge	r2, #16
 800994a:	2b09      	cmp	r3, #9
 800994c:	ec59 8b17 	vmov	r8, r9, d7
 8009950:	dd0c      	ble.n	800996c <_strtod_l+0x3cc>
 8009952:	4972      	ldr	r1, [pc, #456]	; (8009b1c <_strtod_l+0x57c>)
 8009954:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009958:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800995c:	ee06 aa90 	vmov	s13, sl
 8009960:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8009964:	eea7 6b05 	vfma.f64	d6, d7, d5
 8009968:	ec59 8b16 	vmov	r8, r9, d6
 800996c:	2b0f      	cmp	r3, #15
 800996e:	dc36      	bgt.n	80099de <_strtod_l+0x43e>
 8009970:	9907      	ldr	r1, [sp, #28]
 8009972:	2900      	cmp	r1, #0
 8009974:	f43f ae58 	beq.w	8009628 <_strtod_l+0x88>
 8009978:	dd23      	ble.n	80099c2 <_strtod_l+0x422>
 800997a:	2916      	cmp	r1, #22
 800997c:	dc0b      	bgt.n	8009996 <_strtod_l+0x3f6>
 800997e:	4b67      	ldr	r3, [pc, #412]	; (8009b1c <_strtod_l+0x57c>)
 8009980:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8009984:	ed93 7b00 	vldr	d7, [r3]
 8009988:	ec49 8b16 	vmov	d6, r8, r9
 800998c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009990:	ec59 8b17 	vmov	r8, r9, d7
 8009994:	e648      	b.n	8009628 <_strtod_l+0x88>
 8009996:	9807      	ldr	r0, [sp, #28]
 8009998:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800999c:	4281      	cmp	r1, r0
 800999e:	db1e      	blt.n	80099de <_strtod_l+0x43e>
 80099a0:	4a5e      	ldr	r2, [pc, #376]	; (8009b1c <_strtod_l+0x57c>)
 80099a2:	f1c3 030f 	rsb	r3, r3, #15
 80099a6:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80099aa:	ed91 7b00 	vldr	d7, [r1]
 80099ae:	ec49 8b16 	vmov	d6, r8, r9
 80099b2:	1ac3      	subs	r3, r0, r3
 80099b4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80099b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80099bc:	ed92 6b00 	vldr	d6, [r2]
 80099c0:	e7e4      	b.n	800998c <_strtod_l+0x3ec>
 80099c2:	9907      	ldr	r1, [sp, #28]
 80099c4:	3116      	adds	r1, #22
 80099c6:	db0a      	blt.n	80099de <_strtod_l+0x43e>
 80099c8:	4b54      	ldr	r3, [pc, #336]	; (8009b1c <_strtod_l+0x57c>)
 80099ca:	1b7d      	subs	r5, r7, r5
 80099cc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80099d0:	ed95 7b00 	vldr	d7, [r5]
 80099d4:	ec49 8b16 	vmov	d6, r8, r9
 80099d8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80099dc:	e7d8      	b.n	8009990 <_strtod_l+0x3f0>
 80099de:	9907      	ldr	r1, [sp, #28]
 80099e0:	1a9a      	subs	r2, r3, r2
 80099e2:	440a      	add	r2, r1
 80099e4:	2a00      	cmp	r2, #0
 80099e6:	dd6f      	ble.n	8009ac8 <_strtod_l+0x528>
 80099e8:	f012 000f 	ands.w	r0, r2, #15
 80099ec:	d00a      	beq.n	8009a04 <_strtod_l+0x464>
 80099ee:	494b      	ldr	r1, [pc, #300]	; (8009b1c <_strtod_l+0x57c>)
 80099f0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80099f4:	ed91 7b00 	vldr	d7, [r1]
 80099f8:	ec49 8b16 	vmov	d6, r8, r9
 80099fc:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009a00:	ec59 8b17 	vmov	r8, r9, d7
 8009a04:	f032 020f 	bics.w	r2, r2, #15
 8009a08:	d04f      	beq.n	8009aaa <_strtod_l+0x50a>
 8009a0a:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 8009a0e:	dd22      	ble.n	8009a56 <_strtod_l+0x4b6>
 8009a10:	2500      	movs	r5, #0
 8009a12:	462e      	mov	r6, r5
 8009a14:	9506      	str	r5, [sp, #24]
 8009a16:	462f      	mov	r7, r5
 8009a18:	2322      	movs	r3, #34	; 0x22
 8009a1a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8009b28 <_strtod_l+0x588>
 8009a1e:	6023      	str	r3, [r4, #0]
 8009a20:	f04f 0800 	mov.w	r8, #0
 8009a24:	9b06      	ldr	r3, [sp, #24]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	f43f adfe 	beq.w	8009628 <_strtod_l+0x88>
 8009a2c:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009a2e:	4620      	mov	r0, r4
 8009a30:	f001 fdcc 	bl	800b5cc <_Bfree>
 8009a34:	4639      	mov	r1, r7
 8009a36:	4620      	mov	r0, r4
 8009a38:	f001 fdc8 	bl	800b5cc <_Bfree>
 8009a3c:	4631      	mov	r1, r6
 8009a3e:	4620      	mov	r0, r4
 8009a40:	f001 fdc4 	bl	800b5cc <_Bfree>
 8009a44:	9906      	ldr	r1, [sp, #24]
 8009a46:	4620      	mov	r0, r4
 8009a48:	f001 fdc0 	bl	800b5cc <_Bfree>
 8009a4c:	4629      	mov	r1, r5
 8009a4e:	4620      	mov	r0, r4
 8009a50:	f001 fdbc 	bl	800b5cc <_Bfree>
 8009a54:	e5e8      	b.n	8009628 <_strtod_l+0x88>
 8009a56:	2000      	movs	r0, #0
 8009a58:	ec49 8b17 	vmov	d7, r8, r9
 8009a5c:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8009b20 <_strtod_l+0x580>
 8009a60:	1112      	asrs	r2, r2, #4
 8009a62:	4601      	mov	r1, r0
 8009a64:	2a01      	cmp	r2, #1
 8009a66:	dc23      	bgt.n	8009ab0 <_strtod_l+0x510>
 8009a68:	b108      	cbz	r0, 8009a6e <_strtod_l+0x4ce>
 8009a6a:	ec59 8b17 	vmov	r8, r9, d7
 8009a6e:	4a2c      	ldr	r2, [pc, #176]	; (8009b20 <_strtod_l+0x580>)
 8009a70:	482c      	ldr	r0, [pc, #176]	; (8009b24 <_strtod_l+0x584>)
 8009a72:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009a76:	ed92 7b00 	vldr	d7, [r2]
 8009a7a:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009a7e:	ec49 8b16 	vmov	d6, r8, r9
 8009a82:	4a29      	ldr	r2, [pc, #164]	; (8009b28 <_strtod_l+0x588>)
 8009a84:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009a88:	ee17 1a90 	vmov	r1, s15
 8009a8c:	400a      	ands	r2, r1
 8009a8e:	4282      	cmp	r2, r0
 8009a90:	ec59 8b17 	vmov	r8, r9, d7
 8009a94:	d8bc      	bhi.n	8009a10 <_strtod_l+0x470>
 8009a96:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 8009a9a:	4282      	cmp	r2, r0
 8009a9c:	bf86      	itte	hi
 8009a9e:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8009b2c <_strtod_l+0x58c>
 8009aa2:	f04f 38ff 	movhi.w	r8, #4294967295
 8009aa6:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 8009aaa:	2200      	movs	r2, #0
 8009aac:	9204      	str	r2, [sp, #16]
 8009aae:	e078      	b.n	8009ba2 <_strtod_l+0x602>
 8009ab0:	07d6      	lsls	r6, r2, #31
 8009ab2:	d504      	bpl.n	8009abe <_strtod_l+0x51e>
 8009ab4:	ed9c 6b00 	vldr	d6, [ip]
 8009ab8:	2001      	movs	r0, #1
 8009aba:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009abe:	3101      	adds	r1, #1
 8009ac0:	1052      	asrs	r2, r2, #1
 8009ac2:	f10c 0c08 	add.w	ip, ip, #8
 8009ac6:	e7cd      	b.n	8009a64 <_strtod_l+0x4c4>
 8009ac8:	d0ef      	beq.n	8009aaa <_strtod_l+0x50a>
 8009aca:	4252      	negs	r2, r2
 8009acc:	f012 000f 	ands.w	r0, r2, #15
 8009ad0:	d00a      	beq.n	8009ae8 <_strtod_l+0x548>
 8009ad2:	4912      	ldr	r1, [pc, #72]	; (8009b1c <_strtod_l+0x57c>)
 8009ad4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8009ad8:	ed91 7b00 	vldr	d7, [r1]
 8009adc:	ec49 8b16 	vmov	d6, r8, r9
 8009ae0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8009ae4:	ec59 8b17 	vmov	r8, r9, d7
 8009ae8:	1112      	asrs	r2, r2, #4
 8009aea:	d0de      	beq.n	8009aaa <_strtod_l+0x50a>
 8009aec:	2a1f      	cmp	r2, #31
 8009aee:	dd1f      	ble.n	8009b30 <_strtod_l+0x590>
 8009af0:	2500      	movs	r5, #0
 8009af2:	462e      	mov	r6, r5
 8009af4:	9506      	str	r5, [sp, #24]
 8009af6:	462f      	mov	r7, r5
 8009af8:	2322      	movs	r3, #34	; 0x22
 8009afa:	f04f 0800 	mov.w	r8, #0
 8009afe:	f04f 0900 	mov.w	r9, #0
 8009b02:	6023      	str	r3, [r4, #0]
 8009b04:	e78e      	b.n	8009a24 <_strtod_l+0x484>
 8009b06:	bf00      	nop
 8009b08:	0800e779 	.word	0x0800e779
 8009b0c:	0800e7bc 	.word	0x0800e7bc
 8009b10:	0800e771 	.word	0x0800e771
 8009b14:	0800e8fc 	.word	0x0800e8fc
 8009b18:	0800eba8 	.word	0x0800eba8
 8009b1c:	0800ea88 	.word	0x0800ea88
 8009b20:	0800ea60 	.word	0x0800ea60
 8009b24:	7ca00000 	.word	0x7ca00000
 8009b28:	7ff00000 	.word	0x7ff00000
 8009b2c:	7fefffff 	.word	0x7fefffff
 8009b30:	f012 0110 	ands.w	r1, r2, #16
 8009b34:	bf18      	it	ne
 8009b36:	216a      	movne	r1, #106	; 0x6a
 8009b38:	9104      	str	r1, [sp, #16]
 8009b3a:	ec49 8b17 	vmov	d7, r8, r9
 8009b3e:	49be      	ldr	r1, [pc, #760]	; (8009e38 <_strtod_l+0x898>)
 8009b40:	2000      	movs	r0, #0
 8009b42:	07d6      	lsls	r6, r2, #31
 8009b44:	d504      	bpl.n	8009b50 <_strtod_l+0x5b0>
 8009b46:	ed91 6b00 	vldr	d6, [r1]
 8009b4a:	2001      	movs	r0, #1
 8009b4c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009b50:	1052      	asrs	r2, r2, #1
 8009b52:	f101 0108 	add.w	r1, r1, #8
 8009b56:	d1f4      	bne.n	8009b42 <_strtod_l+0x5a2>
 8009b58:	b108      	cbz	r0, 8009b5e <_strtod_l+0x5be>
 8009b5a:	ec59 8b17 	vmov	r8, r9, d7
 8009b5e:	9a04      	ldr	r2, [sp, #16]
 8009b60:	b1c2      	cbz	r2, 8009b94 <_strtod_l+0x5f4>
 8009b62:	f3c9 510a 	ubfx	r1, r9, #20, #11
 8009b66:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8009b6a:	2a00      	cmp	r2, #0
 8009b6c:	4648      	mov	r0, r9
 8009b6e:	dd11      	ble.n	8009b94 <_strtod_l+0x5f4>
 8009b70:	2a1f      	cmp	r2, #31
 8009b72:	f340 812e 	ble.w	8009dd2 <_strtod_l+0x832>
 8009b76:	2a34      	cmp	r2, #52	; 0x34
 8009b78:	bfde      	ittt	le
 8009b7a:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 8009b7e:	f04f 32ff 	movle.w	r2, #4294967295
 8009b82:	fa02 f101 	lslle.w	r1, r2, r1
 8009b86:	f04f 0800 	mov.w	r8, #0
 8009b8a:	bfcc      	ite	gt
 8009b8c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009b90:	ea01 0900 	andle.w	r9, r1, r0
 8009b94:	ec49 8b17 	vmov	d7, r8, r9
 8009b98:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ba0:	d0a6      	beq.n	8009af0 <_strtod_l+0x550>
 8009ba2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ba4:	9200      	str	r2, [sp, #0]
 8009ba6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009ba8:	9a06      	ldr	r2, [sp, #24]
 8009baa:	4620      	mov	r0, r4
 8009bac:	f001 fd76 	bl	800b69c <__s2b>
 8009bb0:	9006      	str	r0, [sp, #24]
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	f43f af2c 	beq.w	8009a10 <_strtod_l+0x470>
 8009bb8:	9b07      	ldr	r3, [sp, #28]
 8009bba:	1b7d      	subs	r5, r7, r5
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	bfb4      	ite	lt
 8009bc0:	462b      	movlt	r3, r5
 8009bc2:	2300      	movge	r3, #0
 8009bc4:	9309      	str	r3, [sp, #36]	; 0x24
 8009bc6:	9b07      	ldr	r3, [sp, #28]
 8009bc8:	ed9f 9b93 	vldr	d9, [pc, #588]	; 8009e18 <_strtod_l+0x878>
 8009bcc:	ed9f ab94 	vldr	d10, [pc, #592]	; 8009e20 <_strtod_l+0x880>
 8009bd0:	ed9f bb95 	vldr	d11, [pc, #596]	; 8009e28 <_strtod_l+0x888>
 8009bd4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009bd8:	2500      	movs	r5, #0
 8009bda:	930c      	str	r3, [sp, #48]	; 0x30
 8009bdc:	462e      	mov	r6, r5
 8009bde:	9b06      	ldr	r3, [sp, #24]
 8009be0:	4620      	mov	r0, r4
 8009be2:	6859      	ldr	r1, [r3, #4]
 8009be4:	f001 fcb2 	bl	800b54c <_Balloc>
 8009be8:	4607      	mov	r7, r0
 8009bea:	2800      	cmp	r0, #0
 8009bec:	f43f af14 	beq.w	8009a18 <_strtod_l+0x478>
 8009bf0:	9b06      	ldr	r3, [sp, #24]
 8009bf2:	691a      	ldr	r2, [r3, #16]
 8009bf4:	3202      	adds	r2, #2
 8009bf6:	f103 010c 	add.w	r1, r3, #12
 8009bfa:	0092      	lsls	r2, r2, #2
 8009bfc:	300c      	adds	r0, #12
 8009bfe:	f001 fc97 	bl	800b530 <memcpy>
 8009c02:	ec49 8b10 	vmov	d0, r8, r9
 8009c06:	aa14      	add	r2, sp, #80	; 0x50
 8009c08:	a913      	add	r1, sp, #76	; 0x4c
 8009c0a:	4620      	mov	r0, r4
 8009c0c:	f002 f88c 	bl	800bd28 <__d2b>
 8009c10:	ec49 8b18 	vmov	d8, r8, r9
 8009c14:	9012      	str	r0, [sp, #72]	; 0x48
 8009c16:	2800      	cmp	r0, #0
 8009c18:	f43f aefe 	beq.w	8009a18 <_strtod_l+0x478>
 8009c1c:	2101      	movs	r1, #1
 8009c1e:	4620      	mov	r0, r4
 8009c20:	f001 fdd6 	bl	800b7d0 <__i2b>
 8009c24:	4606      	mov	r6, r0
 8009c26:	2800      	cmp	r0, #0
 8009c28:	f43f aef6 	beq.w	8009a18 <_strtod_l+0x478>
 8009c2c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009c2e:	9914      	ldr	r1, [sp, #80]	; 0x50
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	bfab      	itete	ge
 8009c34:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 8009c36:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 8009c38:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8009c3c:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8009c40:	bfac      	ite	ge
 8009c42:	eb03 0b02 	addge.w	fp, r3, r2
 8009c46:	eba2 0a03 	sublt.w	sl, r2, r3
 8009c4a:	9a04      	ldr	r2, [sp, #16]
 8009c4c:	1a9b      	subs	r3, r3, r2
 8009c4e:	440b      	add	r3, r1
 8009c50:	4a7a      	ldr	r2, [pc, #488]	; (8009e3c <_strtod_l+0x89c>)
 8009c52:	3b01      	subs	r3, #1
 8009c54:	4293      	cmp	r3, r2
 8009c56:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 8009c5a:	f280 80cd 	bge.w	8009df8 <_strtod_l+0x858>
 8009c5e:	1ad2      	subs	r2, r2, r3
 8009c60:	2a1f      	cmp	r2, #31
 8009c62:	eba1 0102 	sub.w	r1, r1, r2
 8009c66:	f04f 0001 	mov.w	r0, #1
 8009c6a:	f300 80b9 	bgt.w	8009de0 <_strtod_l+0x840>
 8009c6e:	fa00 f302 	lsl.w	r3, r0, r2
 8009c72:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c74:	2300      	movs	r3, #0
 8009c76:	930a      	str	r3, [sp, #40]	; 0x28
 8009c78:	eb0b 0301 	add.w	r3, fp, r1
 8009c7c:	9a04      	ldr	r2, [sp, #16]
 8009c7e:	459b      	cmp	fp, r3
 8009c80:	448a      	add	sl, r1
 8009c82:	4492      	add	sl, r2
 8009c84:	465a      	mov	r2, fp
 8009c86:	bfa8      	it	ge
 8009c88:	461a      	movge	r2, r3
 8009c8a:	4552      	cmp	r2, sl
 8009c8c:	bfa8      	it	ge
 8009c8e:	4652      	movge	r2, sl
 8009c90:	2a00      	cmp	r2, #0
 8009c92:	bfc2      	ittt	gt
 8009c94:	1a9b      	subgt	r3, r3, r2
 8009c96:	ebaa 0a02 	subgt.w	sl, sl, r2
 8009c9a:	ebab 0b02 	subgt.w	fp, fp, r2
 8009c9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009ca0:	2a00      	cmp	r2, #0
 8009ca2:	dd18      	ble.n	8009cd6 <_strtod_l+0x736>
 8009ca4:	4631      	mov	r1, r6
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009caa:	f001 fe51 	bl	800b950 <__pow5mult>
 8009cae:	4606      	mov	r6, r0
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	f43f aeb1 	beq.w	8009a18 <_strtod_l+0x478>
 8009cb6:	4601      	mov	r1, r0
 8009cb8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f001 fd9e 	bl	800b7fc <__multiply>
 8009cc0:	900e      	str	r0, [sp, #56]	; 0x38
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	f43f aea8 	beq.w	8009a18 <_strtod_l+0x478>
 8009cc8:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009cca:	4620      	mov	r0, r4
 8009ccc:	f001 fc7e 	bl	800b5cc <_Bfree>
 8009cd0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009cd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009cd4:	9212      	str	r2, [sp, #72]	; 0x48
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f300 8093 	bgt.w	8009e02 <_strtod_l+0x862>
 8009cdc:	9b07      	ldr	r3, [sp, #28]
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	dd08      	ble.n	8009cf4 <_strtod_l+0x754>
 8009ce2:	4639      	mov	r1, r7
 8009ce4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	f001 fe32 	bl	800b950 <__pow5mult>
 8009cec:	4607      	mov	r7, r0
 8009cee:	2800      	cmp	r0, #0
 8009cf0:	f43f ae92 	beq.w	8009a18 <_strtod_l+0x478>
 8009cf4:	f1ba 0f00 	cmp.w	sl, #0
 8009cf8:	dd08      	ble.n	8009d0c <_strtod_l+0x76c>
 8009cfa:	4639      	mov	r1, r7
 8009cfc:	4652      	mov	r2, sl
 8009cfe:	4620      	mov	r0, r4
 8009d00:	f001 fe80 	bl	800ba04 <__lshift>
 8009d04:	4607      	mov	r7, r0
 8009d06:	2800      	cmp	r0, #0
 8009d08:	f43f ae86 	beq.w	8009a18 <_strtod_l+0x478>
 8009d0c:	f1bb 0f00 	cmp.w	fp, #0
 8009d10:	dd08      	ble.n	8009d24 <_strtod_l+0x784>
 8009d12:	4631      	mov	r1, r6
 8009d14:	465a      	mov	r2, fp
 8009d16:	4620      	mov	r0, r4
 8009d18:	f001 fe74 	bl	800ba04 <__lshift>
 8009d1c:	4606      	mov	r6, r0
 8009d1e:	2800      	cmp	r0, #0
 8009d20:	f43f ae7a 	beq.w	8009a18 <_strtod_l+0x478>
 8009d24:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009d26:	463a      	mov	r2, r7
 8009d28:	4620      	mov	r0, r4
 8009d2a:	f001 fef7 	bl	800bb1c <__mdiff>
 8009d2e:	4605      	mov	r5, r0
 8009d30:	2800      	cmp	r0, #0
 8009d32:	f43f ae71 	beq.w	8009a18 <_strtod_l+0x478>
 8009d36:	2300      	movs	r3, #0
 8009d38:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8009d3c:	60c3      	str	r3, [r0, #12]
 8009d3e:	4631      	mov	r1, r6
 8009d40:	f001 fed0 	bl	800bae4 <__mcmp>
 8009d44:	2800      	cmp	r0, #0
 8009d46:	da7d      	bge.n	8009e44 <_strtod_l+0x8a4>
 8009d48:	ea5a 0308 	orrs.w	r3, sl, r8
 8009d4c:	f040 80a3 	bne.w	8009e96 <_strtod_l+0x8f6>
 8009d50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	f040 809e 	bne.w	8009e96 <_strtod_l+0x8f6>
 8009d5a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009d5e:	0d1b      	lsrs	r3, r3, #20
 8009d60:	051b      	lsls	r3, r3, #20
 8009d62:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009d66:	f240 8096 	bls.w	8009e96 <_strtod_l+0x8f6>
 8009d6a:	696b      	ldr	r3, [r5, #20]
 8009d6c:	b91b      	cbnz	r3, 8009d76 <_strtod_l+0x7d6>
 8009d6e:	692b      	ldr	r3, [r5, #16]
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	f340 8090 	ble.w	8009e96 <_strtod_l+0x8f6>
 8009d76:	4629      	mov	r1, r5
 8009d78:	2201      	movs	r2, #1
 8009d7a:	4620      	mov	r0, r4
 8009d7c:	f001 fe42 	bl	800ba04 <__lshift>
 8009d80:	4631      	mov	r1, r6
 8009d82:	4605      	mov	r5, r0
 8009d84:	f001 feae 	bl	800bae4 <__mcmp>
 8009d88:	2800      	cmp	r0, #0
 8009d8a:	f340 8084 	ble.w	8009e96 <_strtod_l+0x8f6>
 8009d8e:	9904      	ldr	r1, [sp, #16]
 8009d90:	4a2b      	ldr	r2, [pc, #172]	; (8009e40 <_strtod_l+0x8a0>)
 8009d92:	464b      	mov	r3, r9
 8009d94:	2900      	cmp	r1, #0
 8009d96:	f000 809d 	beq.w	8009ed4 <_strtod_l+0x934>
 8009d9a:	ea02 0109 	and.w	r1, r2, r9
 8009d9e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009da2:	f300 8097 	bgt.w	8009ed4 <_strtod_l+0x934>
 8009da6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009daa:	f77f aea5 	ble.w	8009af8 <_strtod_l+0x558>
 8009dae:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8009e30 <_strtod_l+0x890>
 8009db2:	ec49 8b16 	vmov	d6, r8, r9
 8009db6:	ee26 7b07 	vmul.f64	d7, d6, d7
 8009dba:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009dbe:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	bf08      	it	eq
 8009dc6:	2322      	moveq	r3, #34	; 0x22
 8009dc8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009dcc:	bf08      	it	eq
 8009dce:	6023      	streq	r3, [r4, #0]
 8009dd0:	e62c      	b.n	8009a2c <_strtod_l+0x48c>
 8009dd2:	f04f 31ff 	mov.w	r1, #4294967295
 8009dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8009dda:	ea02 0808 	and.w	r8, r2, r8
 8009dde:	e6d9      	b.n	8009b94 <_strtod_l+0x5f4>
 8009de0:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8009de4:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8009de8:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8009dec:	33e2      	adds	r3, #226	; 0xe2
 8009dee:	fa00 f303 	lsl.w	r3, r0, r3
 8009df2:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8009df6:	e73f      	b.n	8009c78 <_strtod_l+0x6d8>
 8009df8:	2200      	movs	r2, #0
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8009e00:	e73a      	b.n	8009c78 <_strtod_l+0x6d8>
 8009e02:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009e04:	461a      	mov	r2, r3
 8009e06:	4620      	mov	r0, r4
 8009e08:	f001 fdfc 	bl	800ba04 <__lshift>
 8009e0c:	9012      	str	r0, [sp, #72]	; 0x48
 8009e0e:	2800      	cmp	r0, #0
 8009e10:	f47f af64 	bne.w	8009cdc <_strtod_l+0x73c>
 8009e14:	e600      	b.n	8009a18 <_strtod_l+0x478>
 8009e16:	bf00      	nop
 8009e18:	94a03595 	.word	0x94a03595
 8009e1c:	3fcfffff 	.word	0x3fcfffff
 8009e20:	94a03595 	.word	0x94a03595
 8009e24:	3fdfffff 	.word	0x3fdfffff
 8009e28:	35afe535 	.word	0x35afe535
 8009e2c:	3fe00000 	.word	0x3fe00000
 8009e30:	00000000 	.word	0x00000000
 8009e34:	39500000 	.word	0x39500000
 8009e38:	0800e7d0 	.word	0x0800e7d0
 8009e3c:	fffffc02 	.word	0xfffffc02
 8009e40:	7ff00000 	.word	0x7ff00000
 8009e44:	46cb      	mov	fp, r9
 8009e46:	d15f      	bne.n	8009f08 <_strtod_l+0x968>
 8009e48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009e4c:	f1ba 0f00 	cmp.w	sl, #0
 8009e50:	d02a      	beq.n	8009ea8 <_strtod_l+0x908>
 8009e52:	4aa7      	ldr	r2, [pc, #668]	; (800a0f0 <_strtod_l+0xb50>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d12b      	bne.n	8009eb0 <_strtod_l+0x910>
 8009e58:	9b04      	ldr	r3, [sp, #16]
 8009e5a:	4642      	mov	r2, r8
 8009e5c:	b1fb      	cbz	r3, 8009e9e <_strtod_l+0x8fe>
 8009e5e:	4ba5      	ldr	r3, [pc, #660]	; (800a0f4 <_strtod_l+0xb54>)
 8009e60:	ea09 0303 	and.w	r3, r9, r3
 8009e64:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009e68:	f04f 31ff 	mov.w	r1, #4294967295
 8009e6c:	d81a      	bhi.n	8009ea4 <_strtod_l+0x904>
 8009e6e:	0d1b      	lsrs	r3, r3, #20
 8009e70:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009e74:	fa01 f303 	lsl.w	r3, r1, r3
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d119      	bne.n	8009eb0 <_strtod_l+0x910>
 8009e7c:	4b9e      	ldr	r3, [pc, #632]	; (800a0f8 <_strtod_l+0xb58>)
 8009e7e:	459b      	cmp	fp, r3
 8009e80:	d102      	bne.n	8009e88 <_strtod_l+0x8e8>
 8009e82:	3201      	adds	r2, #1
 8009e84:	f43f adc8 	beq.w	8009a18 <_strtod_l+0x478>
 8009e88:	4b9a      	ldr	r3, [pc, #616]	; (800a0f4 <_strtod_l+0xb54>)
 8009e8a:	ea0b 0303 	and.w	r3, fp, r3
 8009e8e:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009e92:	f04f 0800 	mov.w	r8, #0
 8009e96:	9b04      	ldr	r3, [sp, #16]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d188      	bne.n	8009dae <_strtod_l+0x80e>
 8009e9c:	e5c6      	b.n	8009a2c <_strtod_l+0x48c>
 8009e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8009ea2:	e7e9      	b.n	8009e78 <_strtod_l+0x8d8>
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	e7e7      	b.n	8009e78 <_strtod_l+0x8d8>
 8009ea8:	ea53 0308 	orrs.w	r3, r3, r8
 8009eac:	f43f af6f 	beq.w	8009d8e <_strtod_l+0x7ee>
 8009eb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eb2:	b1cb      	cbz	r3, 8009ee8 <_strtod_l+0x948>
 8009eb4:	ea13 0f0b 	tst.w	r3, fp
 8009eb8:	d0ed      	beq.n	8009e96 <_strtod_l+0x8f6>
 8009eba:	9a04      	ldr	r2, [sp, #16]
 8009ebc:	4640      	mov	r0, r8
 8009ebe:	4649      	mov	r1, r9
 8009ec0:	f1ba 0f00 	cmp.w	sl, #0
 8009ec4:	d014      	beq.n	8009ef0 <_strtod_l+0x950>
 8009ec6:	f7ff fb51 	bl	800956c <sulp>
 8009eca:	ee38 7b00 	vadd.f64	d7, d8, d0
 8009ece:	ec59 8b17 	vmov	r8, r9, d7
 8009ed2:	e7e0      	b.n	8009e96 <_strtod_l+0x8f6>
 8009ed4:	4013      	ands	r3, r2
 8009ed6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009eda:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009ede:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009ee2:	f04f 38ff 	mov.w	r8, #4294967295
 8009ee6:	e7d6      	b.n	8009e96 <_strtod_l+0x8f6>
 8009ee8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009eea:	ea13 0f08 	tst.w	r3, r8
 8009eee:	e7e3      	b.n	8009eb8 <_strtod_l+0x918>
 8009ef0:	f7ff fb3c 	bl	800956c <sulp>
 8009ef4:	ee38 0b40 	vsub.f64	d0, d8, d0
 8009ef8:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8009efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f00:	ec59 8b10 	vmov	r8, r9, d0
 8009f04:	d1c7      	bne.n	8009e96 <_strtod_l+0x8f6>
 8009f06:	e5f7      	b.n	8009af8 <_strtod_l+0x558>
 8009f08:	4631      	mov	r1, r6
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	f001 ff68 	bl	800bde0 <__ratio>
 8009f10:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8009f14:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f1c:	d865      	bhi.n	8009fea <_strtod_l+0xa4a>
 8009f1e:	f1ba 0f00 	cmp.w	sl, #0
 8009f22:	d042      	beq.n	8009faa <_strtod_l+0xa0a>
 8009f24:	4b75      	ldr	r3, [pc, #468]	; (800a0fc <_strtod_l+0xb5c>)
 8009f26:	2200      	movs	r2, #0
 8009f28:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8009f2c:	4871      	ldr	r0, [pc, #452]	; (800a0f4 <_strtod_l+0xb54>)
 8009f2e:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800a108 <_strtod_l+0xb68>
 8009f32:	ea0b 0100 	and.w	r1, fp, r0
 8009f36:	4561      	cmp	r1, ip
 8009f38:	f040 808e 	bne.w	800a058 <_strtod_l+0xab8>
 8009f3c:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8009f40:	ec49 8b10 	vmov	d0, r8, r9
 8009f44:	ec43 2b1c 	vmov	d12, r2, r3
 8009f48:	910a      	str	r1, [sp, #40]	; 0x28
 8009f4a:	f001 fe71 	bl	800bc30 <__ulp>
 8009f4e:	ec49 8b1e 	vmov	d14, r8, r9
 8009f52:	4868      	ldr	r0, [pc, #416]	; (800a0f4 <_strtod_l+0xb54>)
 8009f54:	eeac eb00 	vfma.f64	d14, d12, d0
 8009f58:	ee1e 3a90 	vmov	r3, s29
 8009f5c:	4a68      	ldr	r2, [pc, #416]	; (800a100 <_strtod_l+0xb60>)
 8009f5e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009f60:	4018      	ands	r0, r3
 8009f62:	4290      	cmp	r0, r2
 8009f64:	ec59 8b1e 	vmov	r8, r9, d14
 8009f68:	d94e      	bls.n	800a008 <_strtod_l+0xa68>
 8009f6a:	ee18 3a90 	vmov	r3, s17
 8009f6e:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d104      	bne.n	8009f80 <_strtod_l+0x9e0>
 8009f76:	ee18 3a10 	vmov	r3, s16
 8009f7a:	3301      	adds	r3, #1
 8009f7c:	f43f ad4c 	beq.w	8009a18 <_strtod_l+0x478>
 8009f80:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800a0f8 <_strtod_l+0xb58>
 8009f84:	f04f 38ff 	mov.w	r8, #4294967295
 8009f88:	9912      	ldr	r1, [sp, #72]	; 0x48
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	f001 fb1e 	bl	800b5cc <_Bfree>
 8009f90:	4639      	mov	r1, r7
 8009f92:	4620      	mov	r0, r4
 8009f94:	f001 fb1a 	bl	800b5cc <_Bfree>
 8009f98:	4631      	mov	r1, r6
 8009f9a:	4620      	mov	r0, r4
 8009f9c:	f001 fb16 	bl	800b5cc <_Bfree>
 8009fa0:	4629      	mov	r1, r5
 8009fa2:	4620      	mov	r0, r4
 8009fa4:	f001 fb12 	bl	800b5cc <_Bfree>
 8009fa8:	e619      	b.n	8009bde <_strtod_l+0x63e>
 8009faa:	f1b8 0f00 	cmp.w	r8, #0
 8009fae:	d112      	bne.n	8009fd6 <_strtod_l+0xa36>
 8009fb0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009fb4:	b9b3      	cbnz	r3, 8009fe4 <_strtod_l+0xa44>
 8009fb6:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8009fba:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8009fbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fc2:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8009fc6:	bf58      	it	pl
 8009fc8:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 8009fcc:	eeb1 7b4d 	vneg.f64	d7, d13
 8009fd0:	ec53 2b17 	vmov	r2, r3, d7
 8009fd4:	e7aa      	b.n	8009f2c <_strtod_l+0x98c>
 8009fd6:	f1b8 0f01 	cmp.w	r8, #1
 8009fda:	d103      	bne.n	8009fe4 <_strtod_l+0xa44>
 8009fdc:	f1b9 0f00 	cmp.w	r9, #0
 8009fe0:	f43f ad8a 	beq.w	8009af8 <_strtod_l+0x558>
 8009fe4:	4b47      	ldr	r3, [pc, #284]	; (800a104 <_strtod_l+0xb64>)
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	e79e      	b.n	8009f28 <_strtod_l+0x988>
 8009fea:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8009fee:	ee20 db0d 	vmul.f64	d13, d0, d13
 8009ff2:	f1ba 0f00 	cmp.w	sl, #0
 8009ff6:	d104      	bne.n	800a002 <_strtod_l+0xa62>
 8009ff8:	eeb1 7b4d 	vneg.f64	d7, d13
 8009ffc:	ec53 2b17 	vmov	r2, r3, d7
 800a000:	e794      	b.n	8009f2c <_strtod_l+0x98c>
 800a002:	eeb0 7b4d 	vmov.f64	d7, d13
 800a006:	e7f9      	b.n	8009ffc <_strtod_l+0xa5c>
 800a008:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800a00c:	9b04      	ldr	r3, [sp, #16]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d1ba      	bne.n	8009f88 <_strtod_l+0x9e8>
 800a012:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a016:	0d1b      	lsrs	r3, r3, #20
 800a018:	051b      	lsls	r3, r3, #20
 800a01a:	4299      	cmp	r1, r3
 800a01c:	d1b4      	bne.n	8009f88 <_strtod_l+0x9e8>
 800a01e:	ec51 0b1d 	vmov	r0, r1, d13
 800a022:	f7f6 fcd3 	bl	80009cc <__aeabi_d2lz>
 800a026:	f7f6 fb41 	bl	80006ac <__aeabi_l2d>
 800a02a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a02e:	ec41 0b17 	vmov	d7, r0, r1
 800a032:	ea43 0308 	orr.w	r3, r3, r8
 800a036:	ea53 030a 	orrs.w	r3, r3, sl
 800a03a:	ee3d db47 	vsub.f64	d13, d13, d7
 800a03e:	d03c      	beq.n	800a0ba <_strtod_l+0xb1a>
 800a040:	eeb4 dbca 	vcmpe.f64	d13, d10
 800a044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a048:	f53f acf0 	bmi.w	8009a2c <_strtod_l+0x48c>
 800a04c:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800a050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a054:	dd98      	ble.n	8009f88 <_strtod_l+0x9e8>
 800a056:	e4e9      	b.n	8009a2c <_strtod_l+0x48c>
 800a058:	9804      	ldr	r0, [sp, #16]
 800a05a:	b1f0      	cbz	r0, 800a09a <_strtod_l+0xafa>
 800a05c:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800a060:	d81b      	bhi.n	800a09a <_strtod_l+0xafa>
 800a062:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800a0e8 <_strtod_l+0xb48>
 800a066:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800a06a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a06e:	d811      	bhi.n	800a094 <_strtod_l+0xaf4>
 800a070:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800a074:	ee1d 3a10 	vmov	r3, s26
 800a078:	2b01      	cmp	r3, #1
 800a07a:	bf38      	it	cc
 800a07c:	2301      	movcc	r3, #1
 800a07e:	ee0d 3a10 	vmov	s26, r3
 800a082:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800a086:	f1ba 0f00 	cmp.w	sl, #0
 800a08a:	d113      	bne.n	800a0b4 <_strtod_l+0xb14>
 800a08c:	eeb1 7b4d 	vneg.f64	d7, d13
 800a090:	ec53 2b17 	vmov	r2, r3, d7
 800a094:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800a098:	1a43      	subs	r3, r0, r1
 800a09a:	eeb0 0b48 	vmov.f64	d0, d8
 800a09e:	ec43 2b1c 	vmov	d12, r2, r3
 800a0a2:	910a      	str	r1, [sp, #40]	; 0x28
 800a0a4:	f001 fdc4 	bl	800bc30 <__ulp>
 800a0a8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a0aa:	eeac 8b00 	vfma.f64	d8, d12, d0
 800a0ae:	ec59 8b18 	vmov	r8, r9, d8
 800a0b2:	e7ab      	b.n	800a00c <_strtod_l+0xa6c>
 800a0b4:	eeb0 7b4d 	vmov.f64	d7, d13
 800a0b8:	e7ea      	b.n	800a090 <_strtod_l+0xaf0>
 800a0ba:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800a0be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0c2:	f57f af61 	bpl.w	8009f88 <_strtod_l+0x9e8>
 800a0c6:	e4b1      	b.n	8009a2c <_strtod_l+0x48c>
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	9308      	str	r3, [sp, #32]
 800a0cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a0ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a0d0:	6013      	str	r3, [r2, #0]
 800a0d2:	f7ff baad 	b.w	8009630 <_strtod_l+0x90>
 800a0d6:	2a65      	cmp	r2, #101	; 0x65
 800a0d8:	f43f ab9f 	beq.w	800981a <_strtod_l+0x27a>
 800a0dc:	2a45      	cmp	r2, #69	; 0x45
 800a0de:	f43f ab9c 	beq.w	800981a <_strtod_l+0x27a>
 800a0e2:	2101      	movs	r1, #1
 800a0e4:	f7ff bbd4 	b.w	8009890 <_strtod_l+0x2f0>
 800a0e8:	ffc00000 	.word	0xffc00000
 800a0ec:	41dfffff 	.word	0x41dfffff
 800a0f0:	000fffff 	.word	0x000fffff
 800a0f4:	7ff00000 	.word	0x7ff00000
 800a0f8:	7fefffff 	.word	0x7fefffff
 800a0fc:	3ff00000 	.word	0x3ff00000
 800a100:	7c9fffff 	.word	0x7c9fffff
 800a104:	bff00000 	.word	0xbff00000
 800a108:	7fe00000 	.word	0x7fe00000

0800a10c <_strtod_r>:
 800a10c:	4b01      	ldr	r3, [pc, #4]	; (800a114 <_strtod_r+0x8>)
 800a10e:	f7ff ba47 	b.w	80095a0 <_strtod_l>
 800a112:	bf00      	nop
 800a114:	2400007c 	.word	0x2400007c

0800a118 <_strtol_l.constprop.0>:
 800a118:	2b01      	cmp	r3, #1
 800a11a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a11e:	d001      	beq.n	800a124 <_strtol_l.constprop.0+0xc>
 800a120:	2b24      	cmp	r3, #36	; 0x24
 800a122:	d906      	bls.n	800a132 <_strtol_l.constprop.0+0x1a>
 800a124:	f7fe fb82 	bl	800882c <__errno>
 800a128:	2316      	movs	r3, #22
 800a12a:	6003      	str	r3, [r0, #0]
 800a12c:	2000      	movs	r0, #0
 800a12e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a132:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a218 <_strtol_l.constprop.0+0x100>
 800a136:	460d      	mov	r5, r1
 800a138:	462e      	mov	r6, r5
 800a13a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a13e:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a142:	f017 0708 	ands.w	r7, r7, #8
 800a146:	d1f7      	bne.n	800a138 <_strtol_l.constprop.0+0x20>
 800a148:	2c2d      	cmp	r4, #45	; 0x2d
 800a14a:	d132      	bne.n	800a1b2 <_strtol_l.constprop.0+0x9a>
 800a14c:	782c      	ldrb	r4, [r5, #0]
 800a14e:	2701      	movs	r7, #1
 800a150:	1cb5      	adds	r5, r6, #2
 800a152:	2b00      	cmp	r3, #0
 800a154:	d05b      	beq.n	800a20e <_strtol_l.constprop.0+0xf6>
 800a156:	2b10      	cmp	r3, #16
 800a158:	d109      	bne.n	800a16e <_strtol_l.constprop.0+0x56>
 800a15a:	2c30      	cmp	r4, #48	; 0x30
 800a15c:	d107      	bne.n	800a16e <_strtol_l.constprop.0+0x56>
 800a15e:	782c      	ldrb	r4, [r5, #0]
 800a160:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a164:	2c58      	cmp	r4, #88	; 0x58
 800a166:	d14d      	bne.n	800a204 <_strtol_l.constprop.0+0xec>
 800a168:	786c      	ldrb	r4, [r5, #1]
 800a16a:	2310      	movs	r3, #16
 800a16c:	3502      	adds	r5, #2
 800a16e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a172:	f108 38ff 	add.w	r8, r8, #4294967295
 800a176:	f04f 0c00 	mov.w	ip, #0
 800a17a:	fbb8 f9f3 	udiv	r9, r8, r3
 800a17e:	4666      	mov	r6, ip
 800a180:	fb03 8a19 	mls	sl, r3, r9, r8
 800a184:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a188:	f1be 0f09 	cmp.w	lr, #9
 800a18c:	d816      	bhi.n	800a1bc <_strtol_l.constprop.0+0xa4>
 800a18e:	4674      	mov	r4, lr
 800a190:	42a3      	cmp	r3, r4
 800a192:	dd24      	ble.n	800a1de <_strtol_l.constprop.0+0xc6>
 800a194:	f1bc 0f00 	cmp.w	ip, #0
 800a198:	db1e      	blt.n	800a1d8 <_strtol_l.constprop.0+0xc0>
 800a19a:	45b1      	cmp	r9, r6
 800a19c:	d31c      	bcc.n	800a1d8 <_strtol_l.constprop.0+0xc0>
 800a19e:	d101      	bne.n	800a1a4 <_strtol_l.constprop.0+0x8c>
 800a1a0:	45a2      	cmp	sl, r4
 800a1a2:	db19      	blt.n	800a1d8 <_strtol_l.constprop.0+0xc0>
 800a1a4:	fb06 4603 	mla	r6, r6, r3, r4
 800a1a8:	f04f 0c01 	mov.w	ip, #1
 800a1ac:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a1b0:	e7e8      	b.n	800a184 <_strtol_l.constprop.0+0x6c>
 800a1b2:	2c2b      	cmp	r4, #43	; 0x2b
 800a1b4:	bf04      	itt	eq
 800a1b6:	782c      	ldrbeq	r4, [r5, #0]
 800a1b8:	1cb5      	addeq	r5, r6, #2
 800a1ba:	e7ca      	b.n	800a152 <_strtol_l.constprop.0+0x3a>
 800a1bc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a1c0:	f1be 0f19 	cmp.w	lr, #25
 800a1c4:	d801      	bhi.n	800a1ca <_strtol_l.constprop.0+0xb2>
 800a1c6:	3c37      	subs	r4, #55	; 0x37
 800a1c8:	e7e2      	b.n	800a190 <_strtol_l.constprop.0+0x78>
 800a1ca:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a1ce:	f1be 0f19 	cmp.w	lr, #25
 800a1d2:	d804      	bhi.n	800a1de <_strtol_l.constprop.0+0xc6>
 800a1d4:	3c57      	subs	r4, #87	; 0x57
 800a1d6:	e7db      	b.n	800a190 <_strtol_l.constprop.0+0x78>
 800a1d8:	f04f 3cff 	mov.w	ip, #4294967295
 800a1dc:	e7e6      	b.n	800a1ac <_strtol_l.constprop.0+0x94>
 800a1de:	f1bc 0f00 	cmp.w	ip, #0
 800a1e2:	da05      	bge.n	800a1f0 <_strtol_l.constprop.0+0xd8>
 800a1e4:	2322      	movs	r3, #34	; 0x22
 800a1e6:	6003      	str	r3, [r0, #0]
 800a1e8:	4646      	mov	r6, r8
 800a1ea:	b942      	cbnz	r2, 800a1fe <_strtol_l.constprop.0+0xe6>
 800a1ec:	4630      	mov	r0, r6
 800a1ee:	e79e      	b.n	800a12e <_strtol_l.constprop.0+0x16>
 800a1f0:	b107      	cbz	r7, 800a1f4 <_strtol_l.constprop.0+0xdc>
 800a1f2:	4276      	negs	r6, r6
 800a1f4:	2a00      	cmp	r2, #0
 800a1f6:	d0f9      	beq.n	800a1ec <_strtol_l.constprop.0+0xd4>
 800a1f8:	f1bc 0f00 	cmp.w	ip, #0
 800a1fc:	d000      	beq.n	800a200 <_strtol_l.constprop.0+0xe8>
 800a1fe:	1e69      	subs	r1, r5, #1
 800a200:	6011      	str	r1, [r2, #0]
 800a202:	e7f3      	b.n	800a1ec <_strtol_l.constprop.0+0xd4>
 800a204:	2430      	movs	r4, #48	; 0x30
 800a206:	2b00      	cmp	r3, #0
 800a208:	d1b1      	bne.n	800a16e <_strtol_l.constprop.0+0x56>
 800a20a:	2308      	movs	r3, #8
 800a20c:	e7af      	b.n	800a16e <_strtol_l.constprop.0+0x56>
 800a20e:	2c30      	cmp	r4, #48	; 0x30
 800a210:	d0a5      	beq.n	800a15e <_strtol_l.constprop.0+0x46>
 800a212:	230a      	movs	r3, #10
 800a214:	e7ab      	b.n	800a16e <_strtol_l.constprop.0+0x56>
 800a216:	bf00      	nop
 800a218:	0800e7f9 	.word	0x0800e7f9

0800a21c <_strtol_r>:
 800a21c:	f7ff bf7c 	b.w	800a118 <_strtol_l.constprop.0>

0800a220 <quorem>:
 800a220:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a224:	6903      	ldr	r3, [r0, #16]
 800a226:	690c      	ldr	r4, [r1, #16]
 800a228:	42a3      	cmp	r3, r4
 800a22a:	4607      	mov	r7, r0
 800a22c:	f2c0 8081 	blt.w	800a332 <quorem+0x112>
 800a230:	3c01      	subs	r4, #1
 800a232:	f101 0814 	add.w	r8, r1, #20
 800a236:	f100 0514 	add.w	r5, r0, #20
 800a23a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a23e:	9301      	str	r3, [sp, #4]
 800a240:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a244:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a248:	3301      	adds	r3, #1
 800a24a:	429a      	cmp	r2, r3
 800a24c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a250:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a254:	fbb2 f6f3 	udiv	r6, r2, r3
 800a258:	d331      	bcc.n	800a2be <quorem+0x9e>
 800a25a:	f04f 0e00 	mov.w	lr, #0
 800a25e:	4640      	mov	r0, r8
 800a260:	46ac      	mov	ip, r5
 800a262:	46f2      	mov	sl, lr
 800a264:	f850 2b04 	ldr.w	r2, [r0], #4
 800a268:	b293      	uxth	r3, r2
 800a26a:	fb06 e303 	mla	r3, r6, r3, lr
 800a26e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a272:	b29b      	uxth	r3, r3
 800a274:	ebaa 0303 	sub.w	r3, sl, r3
 800a278:	f8dc a000 	ldr.w	sl, [ip]
 800a27c:	0c12      	lsrs	r2, r2, #16
 800a27e:	fa13 f38a 	uxtah	r3, r3, sl
 800a282:	fb06 e202 	mla	r2, r6, r2, lr
 800a286:	9300      	str	r3, [sp, #0]
 800a288:	9b00      	ldr	r3, [sp, #0]
 800a28a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a28e:	b292      	uxth	r2, r2
 800a290:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a294:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a298:	f8bd 3000 	ldrh.w	r3, [sp]
 800a29c:	4581      	cmp	r9, r0
 800a29e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2a2:	f84c 3b04 	str.w	r3, [ip], #4
 800a2a6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a2aa:	d2db      	bcs.n	800a264 <quorem+0x44>
 800a2ac:	f855 300b 	ldr.w	r3, [r5, fp]
 800a2b0:	b92b      	cbnz	r3, 800a2be <quorem+0x9e>
 800a2b2:	9b01      	ldr	r3, [sp, #4]
 800a2b4:	3b04      	subs	r3, #4
 800a2b6:	429d      	cmp	r5, r3
 800a2b8:	461a      	mov	r2, r3
 800a2ba:	d32e      	bcc.n	800a31a <quorem+0xfa>
 800a2bc:	613c      	str	r4, [r7, #16]
 800a2be:	4638      	mov	r0, r7
 800a2c0:	f001 fc10 	bl	800bae4 <__mcmp>
 800a2c4:	2800      	cmp	r0, #0
 800a2c6:	db24      	blt.n	800a312 <quorem+0xf2>
 800a2c8:	3601      	adds	r6, #1
 800a2ca:	4628      	mov	r0, r5
 800a2cc:	f04f 0c00 	mov.w	ip, #0
 800a2d0:	f858 2b04 	ldr.w	r2, [r8], #4
 800a2d4:	f8d0 e000 	ldr.w	lr, [r0]
 800a2d8:	b293      	uxth	r3, r2
 800a2da:	ebac 0303 	sub.w	r3, ip, r3
 800a2de:	0c12      	lsrs	r2, r2, #16
 800a2e0:	fa13 f38e 	uxtah	r3, r3, lr
 800a2e4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a2e8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a2ec:	b29b      	uxth	r3, r3
 800a2ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a2f2:	45c1      	cmp	r9, r8
 800a2f4:	f840 3b04 	str.w	r3, [r0], #4
 800a2f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a2fc:	d2e8      	bcs.n	800a2d0 <quorem+0xb0>
 800a2fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a302:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a306:	b922      	cbnz	r2, 800a312 <quorem+0xf2>
 800a308:	3b04      	subs	r3, #4
 800a30a:	429d      	cmp	r5, r3
 800a30c:	461a      	mov	r2, r3
 800a30e:	d30a      	bcc.n	800a326 <quorem+0x106>
 800a310:	613c      	str	r4, [r7, #16]
 800a312:	4630      	mov	r0, r6
 800a314:	b003      	add	sp, #12
 800a316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a31a:	6812      	ldr	r2, [r2, #0]
 800a31c:	3b04      	subs	r3, #4
 800a31e:	2a00      	cmp	r2, #0
 800a320:	d1cc      	bne.n	800a2bc <quorem+0x9c>
 800a322:	3c01      	subs	r4, #1
 800a324:	e7c7      	b.n	800a2b6 <quorem+0x96>
 800a326:	6812      	ldr	r2, [r2, #0]
 800a328:	3b04      	subs	r3, #4
 800a32a:	2a00      	cmp	r2, #0
 800a32c:	d1f0      	bne.n	800a310 <quorem+0xf0>
 800a32e:	3c01      	subs	r4, #1
 800a330:	e7eb      	b.n	800a30a <quorem+0xea>
 800a332:	2000      	movs	r0, #0
 800a334:	e7ee      	b.n	800a314 <quorem+0xf4>
	...

0800a338 <_dtoa_r>:
 800a338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a33c:	ed2d 8b02 	vpush	{d8}
 800a340:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a342:	b091      	sub	sp, #68	; 0x44
 800a344:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a348:	ec59 8b10 	vmov	r8, r9, d0
 800a34c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800a34e:	9106      	str	r1, [sp, #24]
 800a350:	4606      	mov	r6, r0
 800a352:	9208      	str	r2, [sp, #32]
 800a354:	930c      	str	r3, [sp, #48]	; 0x30
 800a356:	b975      	cbnz	r5, 800a376 <_dtoa_r+0x3e>
 800a358:	2010      	movs	r0, #16
 800a35a:	f001 f8cf 	bl	800b4fc <malloc>
 800a35e:	4602      	mov	r2, r0
 800a360:	6270      	str	r0, [r6, #36]	; 0x24
 800a362:	b920      	cbnz	r0, 800a36e <_dtoa_r+0x36>
 800a364:	4baa      	ldr	r3, [pc, #680]	; (800a610 <_dtoa_r+0x2d8>)
 800a366:	21ea      	movs	r1, #234	; 0xea
 800a368:	48aa      	ldr	r0, [pc, #680]	; (800a614 <_dtoa_r+0x2dc>)
 800a36a:	f002 f83b 	bl	800c3e4 <__assert_func>
 800a36e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a372:	6005      	str	r5, [r0, #0]
 800a374:	60c5      	str	r5, [r0, #12]
 800a376:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a378:	6819      	ldr	r1, [r3, #0]
 800a37a:	b151      	cbz	r1, 800a392 <_dtoa_r+0x5a>
 800a37c:	685a      	ldr	r2, [r3, #4]
 800a37e:	604a      	str	r2, [r1, #4]
 800a380:	2301      	movs	r3, #1
 800a382:	4093      	lsls	r3, r2
 800a384:	608b      	str	r3, [r1, #8]
 800a386:	4630      	mov	r0, r6
 800a388:	f001 f920 	bl	800b5cc <_Bfree>
 800a38c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a38e:	2200      	movs	r2, #0
 800a390:	601a      	str	r2, [r3, #0]
 800a392:	f1b9 0300 	subs.w	r3, r9, #0
 800a396:	bfbb      	ittet	lt
 800a398:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a39c:	9303      	strlt	r3, [sp, #12]
 800a39e:	2300      	movge	r3, #0
 800a3a0:	2201      	movlt	r2, #1
 800a3a2:	bfac      	ite	ge
 800a3a4:	6023      	strge	r3, [r4, #0]
 800a3a6:	6022      	strlt	r2, [r4, #0]
 800a3a8:	4b9b      	ldr	r3, [pc, #620]	; (800a618 <_dtoa_r+0x2e0>)
 800a3aa:	9c03      	ldr	r4, [sp, #12]
 800a3ac:	43a3      	bics	r3, r4
 800a3ae:	d11c      	bne.n	800a3ea <_dtoa_r+0xb2>
 800a3b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3b2:	f242 730f 	movw	r3, #9999	; 0x270f
 800a3b6:	6013      	str	r3, [r2, #0]
 800a3b8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a3bc:	ea53 0308 	orrs.w	r3, r3, r8
 800a3c0:	f000 84fd 	beq.w	800adbe <_dtoa_r+0xa86>
 800a3c4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a3c6:	b963      	cbnz	r3, 800a3e2 <_dtoa_r+0xaa>
 800a3c8:	4b94      	ldr	r3, [pc, #592]	; (800a61c <_dtoa_r+0x2e4>)
 800a3ca:	e01f      	b.n	800a40c <_dtoa_r+0xd4>
 800a3cc:	4b94      	ldr	r3, [pc, #592]	; (800a620 <_dtoa_r+0x2e8>)
 800a3ce:	9301      	str	r3, [sp, #4]
 800a3d0:	3308      	adds	r3, #8
 800a3d2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800a3d4:	6013      	str	r3, [r2, #0]
 800a3d6:	9801      	ldr	r0, [sp, #4]
 800a3d8:	b011      	add	sp, #68	; 0x44
 800a3da:	ecbd 8b02 	vpop	{d8}
 800a3de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3e2:	4b8e      	ldr	r3, [pc, #568]	; (800a61c <_dtoa_r+0x2e4>)
 800a3e4:	9301      	str	r3, [sp, #4]
 800a3e6:	3303      	adds	r3, #3
 800a3e8:	e7f3      	b.n	800a3d2 <_dtoa_r+0x9a>
 800a3ea:	ed9d 8b02 	vldr	d8, [sp, #8]
 800a3ee:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a3f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3f6:	d10b      	bne.n	800a410 <_dtoa_r+0xd8>
 800a3f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	6013      	str	r3, [r2, #0]
 800a3fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a400:	2b00      	cmp	r3, #0
 800a402:	f000 84d9 	beq.w	800adb8 <_dtoa_r+0xa80>
 800a406:	4887      	ldr	r0, [pc, #540]	; (800a624 <_dtoa_r+0x2ec>)
 800a408:	6018      	str	r0, [r3, #0]
 800a40a:	1e43      	subs	r3, r0, #1
 800a40c:	9301      	str	r3, [sp, #4]
 800a40e:	e7e2      	b.n	800a3d6 <_dtoa_r+0x9e>
 800a410:	a90f      	add	r1, sp, #60	; 0x3c
 800a412:	aa0e      	add	r2, sp, #56	; 0x38
 800a414:	4630      	mov	r0, r6
 800a416:	eeb0 0b48 	vmov.f64	d0, d8
 800a41a:	f001 fc85 	bl	800bd28 <__d2b>
 800a41e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800a422:	4605      	mov	r5, r0
 800a424:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a426:	2900      	cmp	r1, #0
 800a428:	d046      	beq.n	800a4b8 <_dtoa_r+0x180>
 800a42a:	ee18 4a90 	vmov	r4, s17
 800a42e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a432:	ec53 2b18 	vmov	r2, r3, d8
 800a436:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800a43a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a43e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a442:	2400      	movs	r4, #0
 800a444:	ec43 2b16 	vmov	d6, r2, r3
 800a448:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800a44c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800a5f8 <_dtoa_r+0x2c0>
 800a450:	ee36 7b47 	vsub.f64	d7, d6, d7
 800a454:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 800a600 <_dtoa_r+0x2c8>
 800a458:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a45c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800a608 <_dtoa_r+0x2d0>
 800a460:	ee07 1a90 	vmov	s15, r1
 800a464:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a468:	eeb0 7b46 	vmov.f64	d7, d6
 800a46c:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a470:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a474:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a47c:	ee16 ba90 	vmov	fp, s13
 800a480:	940a      	str	r4, [sp, #40]	; 0x28
 800a482:	d508      	bpl.n	800a496 <_dtoa_r+0x15e>
 800a484:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a488:	eeb4 6b47 	vcmp.f64	d6, d7
 800a48c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a490:	bf18      	it	ne
 800a492:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800a496:	f1bb 0f16 	cmp.w	fp, #22
 800a49a:	d82f      	bhi.n	800a4fc <_dtoa_r+0x1c4>
 800a49c:	4b62      	ldr	r3, [pc, #392]	; (800a628 <_dtoa_r+0x2f0>)
 800a49e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a4a2:	ed93 7b00 	vldr	d7, [r3]
 800a4a6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a4aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4ae:	d501      	bpl.n	800a4b4 <_dtoa_r+0x17c>
 800a4b0:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	e022      	b.n	800a4fe <_dtoa_r+0x1c6>
 800a4b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a4ba:	4401      	add	r1, r0
 800a4bc:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800a4c0:	2b20      	cmp	r3, #32
 800a4c2:	bfc1      	itttt	gt
 800a4c4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a4c8:	fa04 f303 	lslgt.w	r3, r4, r3
 800a4cc:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800a4d0:	fa28 f804 	lsrgt.w	r8, r8, r4
 800a4d4:	bfd6      	itet	le
 800a4d6:	f1c3 0320 	rsble	r3, r3, #32
 800a4da:	ea43 0808 	orrgt.w	r8, r3, r8
 800a4de:	fa08 f803 	lslle.w	r8, r8, r3
 800a4e2:	ee07 8a90 	vmov	s15, r8
 800a4e6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a4ea:	3901      	subs	r1, #1
 800a4ec:	ee17 4a90 	vmov	r4, s15
 800a4f0:	ec53 2b17 	vmov	r2, r3, d7
 800a4f4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800a4f8:	2401      	movs	r4, #1
 800a4fa:	e7a3      	b.n	800a444 <_dtoa_r+0x10c>
 800a4fc:	2301      	movs	r3, #1
 800a4fe:	930b      	str	r3, [sp, #44]	; 0x2c
 800a500:	1a43      	subs	r3, r0, r1
 800a502:	1e5a      	subs	r2, r3, #1
 800a504:	bf45      	ittet	mi
 800a506:	f1c3 0301 	rsbmi	r3, r3, #1
 800a50a:	9304      	strmi	r3, [sp, #16]
 800a50c:	2300      	movpl	r3, #0
 800a50e:	2300      	movmi	r3, #0
 800a510:	9205      	str	r2, [sp, #20]
 800a512:	bf54      	ite	pl
 800a514:	9304      	strpl	r3, [sp, #16]
 800a516:	9305      	strmi	r3, [sp, #20]
 800a518:	f1bb 0f00 	cmp.w	fp, #0
 800a51c:	db18      	blt.n	800a550 <_dtoa_r+0x218>
 800a51e:	9b05      	ldr	r3, [sp, #20]
 800a520:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800a524:	445b      	add	r3, fp
 800a526:	9305      	str	r3, [sp, #20]
 800a528:	2300      	movs	r3, #0
 800a52a:	9a06      	ldr	r2, [sp, #24]
 800a52c:	2a09      	cmp	r2, #9
 800a52e:	d849      	bhi.n	800a5c4 <_dtoa_r+0x28c>
 800a530:	2a05      	cmp	r2, #5
 800a532:	bfc4      	itt	gt
 800a534:	3a04      	subgt	r2, #4
 800a536:	9206      	strgt	r2, [sp, #24]
 800a538:	9a06      	ldr	r2, [sp, #24]
 800a53a:	f1a2 0202 	sub.w	r2, r2, #2
 800a53e:	bfcc      	ite	gt
 800a540:	2400      	movgt	r4, #0
 800a542:	2401      	movle	r4, #1
 800a544:	2a03      	cmp	r2, #3
 800a546:	d848      	bhi.n	800a5da <_dtoa_r+0x2a2>
 800a548:	e8df f002 	tbb	[pc, r2]
 800a54c:	3a2c2e0b 	.word	0x3a2c2e0b
 800a550:	9b04      	ldr	r3, [sp, #16]
 800a552:	2200      	movs	r2, #0
 800a554:	eba3 030b 	sub.w	r3, r3, fp
 800a558:	9304      	str	r3, [sp, #16]
 800a55a:	9209      	str	r2, [sp, #36]	; 0x24
 800a55c:	f1cb 0300 	rsb	r3, fp, #0
 800a560:	e7e3      	b.n	800a52a <_dtoa_r+0x1f2>
 800a562:	2200      	movs	r2, #0
 800a564:	9207      	str	r2, [sp, #28]
 800a566:	9a08      	ldr	r2, [sp, #32]
 800a568:	2a00      	cmp	r2, #0
 800a56a:	dc39      	bgt.n	800a5e0 <_dtoa_r+0x2a8>
 800a56c:	f04f 0a01 	mov.w	sl, #1
 800a570:	46d1      	mov	r9, sl
 800a572:	4652      	mov	r2, sl
 800a574:	f8cd a020 	str.w	sl, [sp, #32]
 800a578:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800a57a:	2100      	movs	r1, #0
 800a57c:	6079      	str	r1, [r7, #4]
 800a57e:	2004      	movs	r0, #4
 800a580:	f100 0c14 	add.w	ip, r0, #20
 800a584:	4594      	cmp	ip, r2
 800a586:	6879      	ldr	r1, [r7, #4]
 800a588:	d92f      	bls.n	800a5ea <_dtoa_r+0x2b2>
 800a58a:	4630      	mov	r0, r6
 800a58c:	930d      	str	r3, [sp, #52]	; 0x34
 800a58e:	f000 ffdd 	bl	800b54c <_Balloc>
 800a592:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a594:	9001      	str	r0, [sp, #4]
 800a596:	4602      	mov	r2, r0
 800a598:	2800      	cmp	r0, #0
 800a59a:	d149      	bne.n	800a630 <_dtoa_r+0x2f8>
 800a59c:	4b23      	ldr	r3, [pc, #140]	; (800a62c <_dtoa_r+0x2f4>)
 800a59e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a5a2:	e6e1      	b.n	800a368 <_dtoa_r+0x30>
 800a5a4:	2201      	movs	r2, #1
 800a5a6:	e7dd      	b.n	800a564 <_dtoa_r+0x22c>
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	9207      	str	r2, [sp, #28]
 800a5ac:	9a08      	ldr	r2, [sp, #32]
 800a5ae:	eb0b 0a02 	add.w	sl, fp, r2
 800a5b2:	f10a 0901 	add.w	r9, sl, #1
 800a5b6:	464a      	mov	r2, r9
 800a5b8:	2a01      	cmp	r2, #1
 800a5ba:	bfb8      	it	lt
 800a5bc:	2201      	movlt	r2, #1
 800a5be:	e7db      	b.n	800a578 <_dtoa_r+0x240>
 800a5c0:	2201      	movs	r2, #1
 800a5c2:	e7f2      	b.n	800a5aa <_dtoa_r+0x272>
 800a5c4:	2401      	movs	r4, #1
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800a5cc:	f04f 3aff 	mov.w	sl, #4294967295
 800a5d0:	2100      	movs	r1, #0
 800a5d2:	46d1      	mov	r9, sl
 800a5d4:	2212      	movs	r2, #18
 800a5d6:	9108      	str	r1, [sp, #32]
 800a5d8:	e7ce      	b.n	800a578 <_dtoa_r+0x240>
 800a5da:	2201      	movs	r2, #1
 800a5dc:	9207      	str	r2, [sp, #28]
 800a5de:	e7f5      	b.n	800a5cc <_dtoa_r+0x294>
 800a5e0:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a5e4:	46d1      	mov	r9, sl
 800a5e6:	4652      	mov	r2, sl
 800a5e8:	e7c6      	b.n	800a578 <_dtoa_r+0x240>
 800a5ea:	3101      	adds	r1, #1
 800a5ec:	6079      	str	r1, [r7, #4]
 800a5ee:	0040      	lsls	r0, r0, #1
 800a5f0:	e7c6      	b.n	800a580 <_dtoa_r+0x248>
 800a5f2:	bf00      	nop
 800a5f4:	f3af 8000 	nop.w
 800a5f8:	636f4361 	.word	0x636f4361
 800a5fc:	3fd287a7 	.word	0x3fd287a7
 800a600:	8b60c8b3 	.word	0x8b60c8b3
 800a604:	3fc68a28 	.word	0x3fc68a28
 800a608:	509f79fb 	.word	0x509f79fb
 800a60c:	3fd34413 	.word	0x3fd34413
 800a610:	0800e906 	.word	0x0800e906
 800a614:	0800e91d 	.word	0x0800e91d
 800a618:	7ff00000 	.word	0x7ff00000
 800a61c:	0800e902 	.word	0x0800e902
 800a620:	0800e8f9 	.word	0x0800e8f9
 800a624:	0800e77d 	.word	0x0800e77d
 800a628:	0800ea88 	.word	0x0800ea88
 800a62c:	0800e978 	.word	0x0800e978
 800a630:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800a632:	9901      	ldr	r1, [sp, #4]
 800a634:	6011      	str	r1, [r2, #0]
 800a636:	f1b9 0f0e 	cmp.w	r9, #14
 800a63a:	d86c      	bhi.n	800a716 <_dtoa_r+0x3de>
 800a63c:	2c00      	cmp	r4, #0
 800a63e:	d06a      	beq.n	800a716 <_dtoa_r+0x3de>
 800a640:	f1bb 0f00 	cmp.w	fp, #0
 800a644:	f340 80a0 	ble.w	800a788 <_dtoa_r+0x450>
 800a648:	49c1      	ldr	r1, [pc, #772]	; (800a950 <_dtoa_r+0x618>)
 800a64a:	f00b 020f 	and.w	r2, fp, #15
 800a64e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800a652:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a656:	ed92 7b00 	vldr	d7, [r2]
 800a65a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800a65e:	f000 8087 	beq.w	800a770 <_dtoa_r+0x438>
 800a662:	4abc      	ldr	r2, [pc, #752]	; (800a954 <_dtoa_r+0x61c>)
 800a664:	ed92 6b08 	vldr	d6, [r2, #32]
 800a668:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800a66c:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a670:	f001 010f 	and.w	r1, r1, #15
 800a674:	2203      	movs	r2, #3
 800a676:	48b7      	ldr	r0, [pc, #732]	; (800a954 <_dtoa_r+0x61c>)
 800a678:	2900      	cmp	r1, #0
 800a67a:	d17b      	bne.n	800a774 <_dtoa_r+0x43c>
 800a67c:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a680:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a684:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a688:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a68a:	2900      	cmp	r1, #0
 800a68c:	f000 80a2 	beq.w	800a7d4 <_dtoa_r+0x49c>
 800a690:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800a694:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a698:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a69c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6a0:	f140 8098 	bpl.w	800a7d4 <_dtoa_r+0x49c>
 800a6a4:	f1b9 0f00 	cmp.w	r9, #0
 800a6a8:	f000 8094 	beq.w	800a7d4 <_dtoa_r+0x49c>
 800a6ac:	f1ba 0f00 	cmp.w	sl, #0
 800a6b0:	dd2f      	ble.n	800a712 <_dtoa_r+0x3da>
 800a6b2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800a6b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a6ba:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a6be:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a6c2:	3201      	adds	r2, #1
 800a6c4:	4650      	mov	r0, sl
 800a6c6:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a6ca:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800a6ce:	ee07 2a90 	vmov	s15, r2
 800a6d2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800a6d6:	eea7 5b06 	vfma.f64	d5, d7, d6
 800a6da:	ee15 4a90 	vmov	r4, s11
 800a6de:	ec52 1b15 	vmov	r1, r2, d5
 800a6e2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	d177      	bne.n	800a7da <_dtoa_r+0x4a2>
 800a6ea:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a6ee:	ee36 6b47 	vsub.f64	d6, d6, d7
 800a6f2:	ec42 1b17 	vmov	d7, r1, r2
 800a6f6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a6fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6fe:	f300 8263 	bgt.w	800abc8 <_dtoa_r+0x890>
 800a702:	eeb1 7b47 	vneg.f64	d7, d7
 800a706:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a70a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a70e:	f100 8258 	bmi.w	800abc2 <_dtoa_r+0x88a>
 800a712:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a716:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a718:	2a00      	cmp	r2, #0
 800a71a:	f2c0 811d 	blt.w	800a958 <_dtoa_r+0x620>
 800a71e:	f1bb 0f0e 	cmp.w	fp, #14
 800a722:	f300 8119 	bgt.w	800a958 <_dtoa_r+0x620>
 800a726:	4b8a      	ldr	r3, [pc, #552]	; (800a950 <_dtoa_r+0x618>)
 800a728:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a72c:	ed93 6b00 	vldr	d6, [r3]
 800a730:	9b08      	ldr	r3, [sp, #32]
 800a732:	2b00      	cmp	r3, #0
 800a734:	f280 80b7 	bge.w	800a8a6 <_dtoa_r+0x56e>
 800a738:	f1b9 0f00 	cmp.w	r9, #0
 800a73c:	f300 80b3 	bgt.w	800a8a6 <_dtoa_r+0x56e>
 800a740:	f040 823f 	bne.w	800abc2 <_dtoa_r+0x88a>
 800a744:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800a748:	ee26 6b07 	vmul.f64	d6, d6, d7
 800a74c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a750:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a758:	464c      	mov	r4, r9
 800a75a:	464f      	mov	r7, r9
 800a75c:	f280 8215 	bge.w	800ab8a <_dtoa_r+0x852>
 800a760:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a764:	2331      	movs	r3, #49	; 0x31
 800a766:	f808 3b01 	strb.w	r3, [r8], #1
 800a76a:	f10b 0b01 	add.w	fp, fp, #1
 800a76e:	e211      	b.n	800ab94 <_dtoa_r+0x85c>
 800a770:	2202      	movs	r2, #2
 800a772:	e780      	b.n	800a676 <_dtoa_r+0x33e>
 800a774:	07cc      	lsls	r4, r1, #31
 800a776:	d504      	bpl.n	800a782 <_dtoa_r+0x44a>
 800a778:	ed90 6b00 	vldr	d6, [r0]
 800a77c:	3201      	adds	r2, #1
 800a77e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a782:	1049      	asrs	r1, r1, #1
 800a784:	3008      	adds	r0, #8
 800a786:	e777      	b.n	800a678 <_dtoa_r+0x340>
 800a788:	d022      	beq.n	800a7d0 <_dtoa_r+0x498>
 800a78a:	f1cb 0100 	rsb	r1, fp, #0
 800a78e:	4a70      	ldr	r2, [pc, #448]	; (800a950 <_dtoa_r+0x618>)
 800a790:	f001 000f 	and.w	r0, r1, #15
 800a794:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a798:	ed92 7b00 	vldr	d7, [r2]
 800a79c:	ee28 7b07 	vmul.f64	d7, d8, d7
 800a7a0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a7a4:	486b      	ldr	r0, [pc, #428]	; (800a954 <_dtoa_r+0x61c>)
 800a7a6:	1109      	asrs	r1, r1, #4
 800a7a8:	2400      	movs	r4, #0
 800a7aa:	2202      	movs	r2, #2
 800a7ac:	b929      	cbnz	r1, 800a7ba <_dtoa_r+0x482>
 800a7ae:	2c00      	cmp	r4, #0
 800a7b0:	f43f af6a 	beq.w	800a688 <_dtoa_r+0x350>
 800a7b4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a7b8:	e766      	b.n	800a688 <_dtoa_r+0x350>
 800a7ba:	07cf      	lsls	r7, r1, #31
 800a7bc:	d505      	bpl.n	800a7ca <_dtoa_r+0x492>
 800a7be:	ed90 6b00 	vldr	d6, [r0]
 800a7c2:	3201      	adds	r2, #1
 800a7c4:	2401      	movs	r4, #1
 800a7c6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a7ca:	1049      	asrs	r1, r1, #1
 800a7cc:	3008      	adds	r0, #8
 800a7ce:	e7ed      	b.n	800a7ac <_dtoa_r+0x474>
 800a7d0:	2202      	movs	r2, #2
 800a7d2:	e759      	b.n	800a688 <_dtoa_r+0x350>
 800a7d4:	465f      	mov	r7, fp
 800a7d6:	4648      	mov	r0, r9
 800a7d8:	e775      	b.n	800a6c6 <_dtoa_r+0x38e>
 800a7da:	ec42 1b17 	vmov	d7, r1, r2
 800a7de:	4a5c      	ldr	r2, [pc, #368]	; (800a950 <_dtoa_r+0x618>)
 800a7e0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800a7e4:	ed12 4b02 	vldr	d4, [r2, #-8]
 800a7e8:	9a01      	ldr	r2, [sp, #4]
 800a7ea:	1814      	adds	r4, r2, r0
 800a7ec:	9a07      	ldr	r2, [sp, #28]
 800a7ee:	b352      	cbz	r2, 800a846 <_dtoa_r+0x50e>
 800a7f0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800a7f4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800a7f8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a7fc:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800a800:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a804:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a808:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a80c:	ee14 2a90 	vmov	r2, s9
 800a810:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a814:	3230      	adds	r2, #48	; 0x30
 800a816:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a81a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a81e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a822:	f808 2b01 	strb.w	r2, [r8], #1
 800a826:	d439      	bmi.n	800a89c <_dtoa_r+0x564>
 800a828:	ee32 5b46 	vsub.f64	d5, d2, d6
 800a82c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800a830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a834:	d472      	bmi.n	800a91c <_dtoa_r+0x5e4>
 800a836:	45a0      	cmp	r8, r4
 800a838:	f43f af6b 	beq.w	800a712 <_dtoa_r+0x3da>
 800a83c:	ee27 7b03 	vmul.f64	d7, d7, d3
 800a840:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a844:	e7e0      	b.n	800a808 <_dtoa_r+0x4d0>
 800a846:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a84a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a84e:	4621      	mov	r1, r4
 800a850:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800a854:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800a858:	ee14 2a90 	vmov	r2, s9
 800a85c:	3230      	adds	r2, #48	; 0x30
 800a85e:	f808 2b01 	strb.w	r2, [r8], #1
 800a862:	45a0      	cmp	r8, r4
 800a864:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800a868:	ee36 6b45 	vsub.f64	d6, d6, d5
 800a86c:	d118      	bne.n	800a8a0 <_dtoa_r+0x568>
 800a86e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800a872:	ee37 4b05 	vadd.f64	d4, d7, d5
 800a876:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800a87a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a87e:	dc4d      	bgt.n	800a91c <_dtoa_r+0x5e4>
 800a880:	ee35 7b47 	vsub.f64	d7, d5, d7
 800a884:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800a888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a88c:	f57f af41 	bpl.w	800a712 <_dtoa_r+0x3da>
 800a890:	4688      	mov	r8, r1
 800a892:	3901      	subs	r1, #1
 800a894:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800a898:	2b30      	cmp	r3, #48	; 0x30
 800a89a:	d0f9      	beq.n	800a890 <_dtoa_r+0x558>
 800a89c:	46bb      	mov	fp, r7
 800a89e:	e02a      	b.n	800a8f6 <_dtoa_r+0x5be>
 800a8a0:	ee26 6b03 	vmul.f64	d6, d6, d3
 800a8a4:	e7d6      	b.n	800a854 <_dtoa_r+0x51c>
 800a8a6:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a8aa:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800a8ae:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a8b2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800a8b6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800a8ba:	ee15 3a10 	vmov	r3, s10
 800a8be:	3330      	adds	r3, #48	; 0x30
 800a8c0:	f808 3b01 	strb.w	r3, [r8], #1
 800a8c4:	9b01      	ldr	r3, [sp, #4]
 800a8c6:	eba8 0303 	sub.w	r3, r8, r3
 800a8ca:	4599      	cmp	r9, r3
 800a8cc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800a8d0:	eea3 7b46 	vfms.f64	d7, d3, d6
 800a8d4:	d133      	bne.n	800a93e <_dtoa_r+0x606>
 800a8d6:	ee37 7b07 	vadd.f64	d7, d7, d7
 800a8da:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a8de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8e2:	dc1a      	bgt.n	800a91a <_dtoa_r+0x5e2>
 800a8e4:	eeb4 7b46 	vcmp.f64	d7, d6
 800a8e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8ec:	d103      	bne.n	800a8f6 <_dtoa_r+0x5be>
 800a8ee:	ee15 3a10 	vmov	r3, s10
 800a8f2:	07d9      	lsls	r1, r3, #31
 800a8f4:	d411      	bmi.n	800a91a <_dtoa_r+0x5e2>
 800a8f6:	4629      	mov	r1, r5
 800a8f8:	4630      	mov	r0, r6
 800a8fa:	f000 fe67 	bl	800b5cc <_Bfree>
 800a8fe:	2300      	movs	r3, #0
 800a900:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a902:	f888 3000 	strb.w	r3, [r8]
 800a906:	f10b 0301 	add.w	r3, fp, #1
 800a90a:	6013      	str	r3, [r2, #0]
 800a90c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a90e:	2b00      	cmp	r3, #0
 800a910:	f43f ad61 	beq.w	800a3d6 <_dtoa_r+0x9e>
 800a914:	f8c3 8000 	str.w	r8, [r3]
 800a918:	e55d      	b.n	800a3d6 <_dtoa_r+0x9e>
 800a91a:	465f      	mov	r7, fp
 800a91c:	4643      	mov	r3, r8
 800a91e:	4698      	mov	r8, r3
 800a920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a924:	2a39      	cmp	r2, #57	; 0x39
 800a926:	d106      	bne.n	800a936 <_dtoa_r+0x5fe>
 800a928:	9a01      	ldr	r2, [sp, #4]
 800a92a:	429a      	cmp	r2, r3
 800a92c:	d1f7      	bne.n	800a91e <_dtoa_r+0x5e6>
 800a92e:	9901      	ldr	r1, [sp, #4]
 800a930:	2230      	movs	r2, #48	; 0x30
 800a932:	3701      	adds	r7, #1
 800a934:	700a      	strb	r2, [r1, #0]
 800a936:	781a      	ldrb	r2, [r3, #0]
 800a938:	3201      	adds	r2, #1
 800a93a:	701a      	strb	r2, [r3, #0]
 800a93c:	e7ae      	b.n	800a89c <_dtoa_r+0x564>
 800a93e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800a942:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a946:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a94a:	d1b2      	bne.n	800a8b2 <_dtoa_r+0x57a>
 800a94c:	e7d3      	b.n	800a8f6 <_dtoa_r+0x5be>
 800a94e:	bf00      	nop
 800a950:	0800ea88 	.word	0x0800ea88
 800a954:	0800ea60 	.word	0x0800ea60
 800a958:	9907      	ldr	r1, [sp, #28]
 800a95a:	2900      	cmp	r1, #0
 800a95c:	f000 80d0 	beq.w	800ab00 <_dtoa_r+0x7c8>
 800a960:	9906      	ldr	r1, [sp, #24]
 800a962:	2901      	cmp	r1, #1
 800a964:	f300 80b4 	bgt.w	800aad0 <_dtoa_r+0x798>
 800a968:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a96a:	2900      	cmp	r1, #0
 800a96c:	f000 80ac 	beq.w	800aac8 <_dtoa_r+0x790>
 800a970:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a974:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800a978:	461c      	mov	r4, r3
 800a97a:	930a      	str	r3, [sp, #40]	; 0x28
 800a97c:	9b04      	ldr	r3, [sp, #16]
 800a97e:	4413      	add	r3, r2
 800a980:	9304      	str	r3, [sp, #16]
 800a982:	9b05      	ldr	r3, [sp, #20]
 800a984:	2101      	movs	r1, #1
 800a986:	4413      	add	r3, r2
 800a988:	4630      	mov	r0, r6
 800a98a:	9305      	str	r3, [sp, #20]
 800a98c:	f000 ff20 	bl	800b7d0 <__i2b>
 800a990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a992:	4607      	mov	r7, r0
 800a994:	f1b8 0f00 	cmp.w	r8, #0
 800a998:	dd0d      	ble.n	800a9b6 <_dtoa_r+0x67e>
 800a99a:	9a05      	ldr	r2, [sp, #20]
 800a99c:	2a00      	cmp	r2, #0
 800a99e:	dd0a      	ble.n	800a9b6 <_dtoa_r+0x67e>
 800a9a0:	4542      	cmp	r2, r8
 800a9a2:	9904      	ldr	r1, [sp, #16]
 800a9a4:	bfa8      	it	ge
 800a9a6:	4642      	movge	r2, r8
 800a9a8:	1a89      	subs	r1, r1, r2
 800a9aa:	9104      	str	r1, [sp, #16]
 800a9ac:	9905      	ldr	r1, [sp, #20]
 800a9ae:	eba8 0802 	sub.w	r8, r8, r2
 800a9b2:	1a8a      	subs	r2, r1, r2
 800a9b4:	9205      	str	r2, [sp, #20]
 800a9b6:	b303      	cbz	r3, 800a9fa <_dtoa_r+0x6c2>
 800a9b8:	9a07      	ldr	r2, [sp, #28]
 800a9ba:	2a00      	cmp	r2, #0
 800a9bc:	f000 80a5 	beq.w	800ab0a <_dtoa_r+0x7d2>
 800a9c0:	2c00      	cmp	r4, #0
 800a9c2:	dd13      	ble.n	800a9ec <_dtoa_r+0x6b4>
 800a9c4:	4639      	mov	r1, r7
 800a9c6:	4622      	mov	r2, r4
 800a9c8:	4630      	mov	r0, r6
 800a9ca:	930d      	str	r3, [sp, #52]	; 0x34
 800a9cc:	f000 ffc0 	bl	800b950 <__pow5mult>
 800a9d0:	462a      	mov	r2, r5
 800a9d2:	4601      	mov	r1, r0
 800a9d4:	4607      	mov	r7, r0
 800a9d6:	4630      	mov	r0, r6
 800a9d8:	f000 ff10 	bl	800b7fc <__multiply>
 800a9dc:	4629      	mov	r1, r5
 800a9de:	900a      	str	r0, [sp, #40]	; 0x28
 800a9e0:	4630      	mov	r0, r6
 800a9e2:	f000 fdf3 	bl	800b5cc <_Bfree>
 800a9e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a9e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a9ea:	4615      	mov	r5, r2
 800a9ec:	1b1a      	subs	r2, r3, r4
 800a9ee:	d004      	beq.n	800a9fa <_dtoa_r+0x6c2>
 800a9f0:	4629      	mov	r1, r5
 800a9f2:	4630      	mov	r0, r6
 800a9f4:	f000 ffac 	bl	800b950 <__pow5mult>
 800a9f8:	4605      	mov	r5, r0
 800a9fa:	2101      	movs	r1, #1
 800a9fc:	4630      	mov	r0, r6
 800a9fe:	f000 fee7 	bl	800b7d0 <__i2b>
 800aa02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	4604      	mov	r4, r0
 800aa08:	f340 8081 	ble.w	800ab0e <_dtoa_r+0x7d6>
 800aa0c:	461a      	mov	r2, r3
 800aa0e:	4601      	mov	r1, r0
 800aa10:	4630      	mov	r0, r6
 800aa12:	f000 ff9d 	bl	800b950 <__pow5mult>
 800aa16:	9b06      	ldr	r3, [sp, #24]
 800aa18:	2b01      	cmp	r3, #1
 800aa1a:	4604      	mov	r4, r0
 800aa1c:	dd7a      	ble.n	800ab14 <_dtoa_r+0x7dc>
 800aa1e:	2300      	movs	r3, #0
 800aa20:	930a      	str	r3, [sp, #40]	; 0x28
 800aa22:	6922      	ldr	r2, [r4, #16]
 800aa24:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800aa28:	6910      	ldr	r0, [r2, #16]
 800aa2a:	f000 fe81 	bl	800b730 <__hi0bits>
 800aa2e:	f1c0 0020 	rsb	r0, r0, #32
 800aa32:	9b05      	ldr	r3, [sp, #20]
 800aa34:	4418      	add	r0, r3
 800aa36:	f010 001f 	ands.w	r0, r0, #31
 800aa3a:	f000 808c 	beq.w	800ab56 <_dtoa_r+0x81e>
 800aa3e:	f1c0 0220 	rsb	r2, r0, #32
 800aa42:	2a04      	cmp	r2, #4
 800aa44:	f340 8085 	ble.w	800ab52 <_dtoa_r+0x81a>
 800aa48:	f1c0 001c 	rsb	r0, r0, #28
 800aa4c:	9b04      	ldr	r3, [sp, #16]
 800aa4e:	4403      	add	r3, r0
 800aa50:	9304      	str	r3, [sp, #16]
 800aa52:	9b05      	ldr	r3, [sp, #20]
 800aa54:	4403      	add	r3, r0
 800aa56:	4480      	add	r8, r0
 800aa58:	9305      	str	r3, [sp, #20]
 800aa5a:	9b04      	ldr	r3, [sp, #16]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	dd05      	ble.n	800aa6c <_dtoa_r+0x734>
 800aa60:	4629      	mov	r1, r5
 800aa62:	461a      	mov	r2, r3
 800aa64:	4630      	mov	r0, r6
 800aa66:	f000 ffcd 	bl	800ba04 <__lshift>
 800aa6a:	4605      	mov	r5, r0
 800aa6c:	9b05      	ldr	r3, [sp, #20]
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	dd05      	ble.n	800aa7e <_dtoa_r+0x746>
 800aa72:	4621      	mov	r1, r4
 800aa74:	461a      	mov	r2, r3
 800aa76:	4630      	mov	r0, r6
 800aa78:	f000 ffc4 	bl	800ba04 <__lshift>
 800aa7c:	4604      	mov	r4, r0
 800aa7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d06a      	beq.n	800ab5a <_dtoa_r+0x822>
 800aa84:	4621      	mov	r1, r4
 800aa86:	4628      	mov	r0, r5
 800aa88:	f001 f82c 	bl	800bae4 <__mcmp>
 800aa8c:	2800      	cmp	r0, #0
 800aa8e:	da64      	bge.n	800ab5a <_dtoa_r+0x822>
 800aa90:	2300      	movs	r3, #0
 800aa92:	4629      	mov	r1, r5
 800aa94:	220a      	movs	r2, #10
 800aa96:	4630      	mov	r0, r6
 800aa98:	f000 fdba 	bl	800b610 <__multadd>
 800aa9c:	9b07      	ldr	r3, [sp, #28]
 800aa9e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aaa2:	4605      	mov	r5, r0
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	f000 8191 	beq.w	800adcc <_dtoa_r+0xa94>
 800aaaa:	4639      	mov	r1, r7
 800aaac:	2300      	movs	r3, #0
 800aaae:	220a      	movs	r2, #10
 800aab0:	4630      	mov	r0, r6
 800aab2:	f000 fdad 	bl	800b610 <__multadd>
 800aab6:	f1ba 0f00 	cmp.w	sl, #0
 800aaba:	4607      	mov	r7, r0
 800aabc:	f300 808d 	bgt.w	800abda <_dtoa_r+0x8a2>
 800aac0:	9b06      	ldr	r3, [sp, #24]
 800aac2:	2b02      	cmp	r3, #2
 800aac4:	dc50      	bgt.n	800ab68 <_dtoa_r+0x830>
 800aac6:	e088      	b.n	800abda <_dtoa_r+0x8a2>
 800aac8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aaca:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800aace:	e751      	b.n	800a974 <_dtoa_r+0x63c>
 800aad0:	f109 34ff 	add.w	r4, r9, #4294967295
 800aad4:	42a3      	cmp	r3, r4
 800aad6:	bfbf      	itttt	lt
 800aad8:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800aada:	1ae3      	sublt	r3, r4, r3
 800aadc:	18d2      	addlt	r2, r2, r3
 800aade:	9209      	strlt	r2, [sp, #36]	; 0x24
 800aae0:	bfb6      	itet	lt
 800aae2:	4623      	movlt	r3, r4
 800aae4:	1b1c      	subge	r4, r3, r4
 800aae6:	2400      	movlt	r4, #0
 800aae8:	f1b9 0f00 	cmp.w	r9, #0
 800aaec:	bfb5      	itete	lt
 800aaee:	9a04      	ldrlt	r2, [sp, #16]
 800aaf0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800aaf4:	eba2 0809 	sublt.w	r8, r2, r9
 800aaf8:	464a      	movge	r2, r9
 800aafa:	bfb8      	it	lt
 800aafc:	2200      	movlt	r2, #0
 800aafe:	e73c      	b.n	800a97a <_dtoa_r+0x642>
 800ab00:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800ab04:	9f07      	ldr	r7, [sp, #28]
 800ab06:	461c      	mov	r4, r3
 800ab08:	e744      	b.n	800a994 <_dtoa_r+0x65c>
 800ab0a:	461a      	mov	r2, r3
 800ab0c:	e770      	b.n	800a9f0 <_dtoa_r+0x6b8>
 800ab0e:	9b06      	ldr	r3, [sp, #24]
 800ab10:	2b01      	cmp	r3, #1
 800ab12:	dc18      	bgt.n	800ab46 <_dtoa_r+0x80e>
 800ab14:	9b02      	ldr	r3, [sp, #8]
 800ab16:	b9b3      	cbnz	r3, 800ab46 <_dtoa_r+0x80e>
 800ab18:	9b03      	ldr	r3, [sp, #12]
 800ab1a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ab1e:	b9a2      	cbnz	r2, 800ab4a <_dtoa_r+0x812>
 800ab20:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ab24:	0d12      	lsrs	r2, r2, #20
 800ab26:	0512      	lsls	r2, r2, #20
 800ab28:	b18a      	cbz	r2, 800ab4e <_dtoa_r+0x816>
 800ab2a:	9b04      	ldr	r3, [sp, #16]
 800ab2c:	3301      	adds	r3, #1
 800ab2e:	9304      	str	r3, [sp, #16]
 800ab30:	9b05      	ldr	r3, [sp, #20]
 800ab32:	3301      	adds	r3, #1
 800ab34:	9305      	str	r3, [sp, #20]
 800ab36:	2301      	movs	r3, #1
 800ab38:	930a      	str	r3, [sp, #40]	; 0x28
 800ab3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	f47f af70 	bne.w	800aa22 <_dtoa_r+0x6ea>
 800ab42:	2001      	movs	r0, #1
 800ab44:	e775      	b.n	800aa32 <_dtoa_r+0x6fa>
 800ab46:	2300      	movs	r3, #0
 800ab48:	e7f6      	b.n	800ab38 <_dtoa_r+0x800>
 800ab4a:	9b02      	ldr	r3, [sp, #8]
 800ab4c:	e7f4      	b.n	800ab38 <_dtoa_r+0x800>
 800ab4e:	920a      	str	r2, [sp, #40]	; 0x28
 800ab50:	e7f3      	b.n	800ab3a <_dtoa_r+0x802>
 800ab52:	d082      	beq.n	800aa5a <_dtoa_r+0x722>
 800ab54:	4610      	mov	r0, r2
 800ab56:	301c      	adds	r0, #28
 800ab58:	e778      	b.n	800aa4c <_dtoa_r+0x714>
 800ab5a:	f1b9 0f00 	cmp.w	r9, #0
 800ab5e:	dc37      	bgt.n	800abd0 <_dtoa_r+0x898>
 800ab60:	9b06      	ldr	r3, [sp, #24]
 800ab62:	2b02      	cmp	r3, #2
 800ab64:	dd34      	ble.n	800abd0 <_dtoa_r+0x898>
 800ab66:	46ca      	mov	sl, r9
 800ab68:	f1ba 0f00 	cmp.w	sl, #0
 800ab6c:	d10d      	bne.n	800ab8a <_dtoa_r+0x852>
 800ab6e:	4621      	mov	r1, r4
 800ab70:	4653      	mov	r3, sl
 800ab72:	2205      	movs	r2, #5
 800ab74:	4630      	mov	r0, r6
 800ab76:	f000 fd4b 	bl	800b610 <__multadd>
 800ab7a:	4601      	mov	r1, r0
 800ab7c:	4604      	mov	r4, r0
 800ab7e:	4628      	mov	r0, r5
 800ab80:	f000 ffb0 	bl	800bae4 <__mcmp>
 800ab84:	2800      	cmp	r0, #0
 800ab86:	f73f adeb 	bgt.w	800a760 <_dtoa_r+0x428>
 800ab8a:	9b08      	ldr	r3, [sp, #32]
 800ab8c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ab90:	ea6f 0b03 	mvn.w	fp, r3
 800ab94:	f04f 0900 	mov.w	r9, #0
 800ab98:	4621      	mov	r1, r4
 800ab9a:	4630      	mov	r0, r6
 800ab9c:	f000 fd16 	bl	800b5cc <_Bfree>
 800aba0:	2f00      	cmp	r7, #0
 800aba2:	f43f aea8 	beq.w	800a8f6 <_dtoa_r+0x5be>
 800aba6:	f1b9 0f00 	cmp.w	r9, #0
 800abaa:	d005      	beq.n	800abb8 <_dtoa_r+0x880>
 800abac:	45b9      	cmp	r9, r7
 800abae:	d003      	beq.n	800abb8 <_dtoa_r+0x880>
 800abb0:	4649      	mov	r1, r9
 800abb2:	4630      	mov	r0, r6
 800abb4:	f000 fd0a 	bl	800b5cc <_Bfree>
 800abb8:	4639      	mov	r1, r7
 800abba:	4630      	mov	r0, r6
 800abbc:	f000 fd06 	bl	800b5cc <_Bfree>
 800abc0:	e699      	b.n	800a8f6 <_dtoa_r+0x5be>
 800abc2:	2400      	movs	r4, #0
 800abc4:	4627      	mov	r7, r4
 800abc6:	e7e0      	b.n	800ab8a <_dtoa_r+0x852>
 800abc8:	46bb      	mov	fp, r7
 800abca:	4604      	mov	r4, r0
 800abcc:	4607      	mov	r7, r0
 800abce:	e5c7      	b.n	800a760 <_dtoa_r+0x428>
 800abd0:	9b07      	ldr	r3, [sp, #28]
 800abd2:	46ca      	mov	sl, r9
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	f000 8100 	beq.w	800adda <_dtoa_r+0xaa2>
 800abda:	f1b8 0f00 	cmp.w	r8, #0
 800abde:	dd05      	ble.n	800abec <_dtoa_r+0x8b4>
 800abe0:	4639      	mov	r1, r7
 800abe2:	4642      	mov	r2, r8
 800abe4:	4630      	mov	r0, r6
 800abe6:	f000 ff0d 	bl	800ba04 <__lshift>
 800abea:	4607      	mov	r7, r0
 800abec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d05d      	beq.n	800acae <_dtoa_r+0x976>
 800abf2:	6879      	ldr	r1, [r7, #4]
 800abf4:	4630      	mov	r0, r6
 800abf6:	f000 fca9 	bl	800b54c <_Balloc>
 800abfa:	4680      	mov	r8, r0
 800abfc:	b928      	cbnz	r0, 800ac0a <_dtoa_r+0x8d2>
 800abfe:	4b82      	ldr	r3, [pc, #520]	; (800ae08 <_dtoa_r+0xad0>)
 800ac00:	4602      	mov	r2, r0
 800ac02:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ac06:	f7ff bbaf 	b.w	800a368 <_dtoa_r+0x30>
 800ac0a:	693a      	ldr	r2, [r7, #16]
 800ac0c:	3202      	adds	r2, #2
 800ac0e:	0092      	lsls	r2, r2, #2
 800ac10:	f107 010c 	add.w	r1, r7, #12
 800ac14:	300c      	adds	r0, #12
 800ac16:	f000 fc8b 	bl	800b530 <memcpy>
 800ac1a:	2201      	movs	r2, #1
 800ac1c:	4641      	mov	r1, r8
 800ac1e:	4630      	mov	r0, r6
 800ac20:	f000 fef0 	bl	800ba04 <__lshift>
 800ac24:	9b01      	ldr	r3, [sp, #4]
 800ac26:	3301      	adds	r3, #1
 800ac28:	9304      	str	r3, [sp, #16]
 800ac2a:	9b01      	ldr	r3, [sp, #4]
 800ac2c:	4453      	add	r3, sl
 800ac2e:	9308      	str	r3, [sp, #32]
 800ac30:	9b02      	ldr	r3, [sp, #8]
 800ac32:	f003 0301 	and.w	r3, r3, #1
 800ac36:	46b9      	mov	r9, r7
 800ac38:	9307      	str	r3, [sp, #28]
 800ac3a:	4607      	mov	r7, r0
 800ac3c:	9b04      	ldr	r3, [sp, #16]
 800ac3e:	4621      	mov	r1, r4
 800ac40:	3b01      	subs	r3, #1
 800ac42:	4628      	mov	r0, r5
 800ac44:	9302      	str	r3, [sp, #8]
 800ac46:	f7ff faeb 	bl	800a220 <quorem>
 800ac4a:	4603      	mov	r3, r0
 800ac4c:	3330      	adds	r3, #48	; 0x30
 800ac4e:	9005      	str	r0, [sp, #20]
 800ac50:	4649      	mov	r1, r9
 800ac52:	4628      	mov	r0, r5
 800ac54:	9309      	str	r3, [sp, #36]	; 0x24
 800ac56:	f000 ff45 	bl	800bae4 <__mcmp>
 800ac5a:	463a      	mov	r2, r7
 800ac5c:	4682      	mov	sl, r0
 800ac5e:	4621      	mov	r1, r4
 800ac60:	4630      	mov	r0, r6
 800ac62:	f000 ff5b 	bl	800bb1c <__mdiff>
 800ac66:	68c2      	ldr	r2, [r0, #12]
 800ac68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac6a:	4680      	mov	r8, r0
 800ac6c:	bb0a      	cbnz	r2, 800acb2 <_dtoa_r+0x97a>
 800ac6e:	4601      	mov	r1, r0
 800ac70:	4628      	mov	r0, r5
 800ac72:	f000 ff37 	bl	800bae4 <__mcmp>
 800ac76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac78:	4602      	mov	r2, r0
 800ac7a:	4641      	mov	r1, r8
 800ac7c:	4630      	mov	r0, r6
 800ac7e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800ac82:	f000 fca3 	bl	800b5cc <_Bfree>
 800ac86:	9b06      	ldr	r3, [sp, #24]
 800ac88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac8a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800ac8e:	ea43 0102 	orr.w	r1, r3, r2
 800ac92:	9b07      	ldr	r3, [sp, #28]
 800ac94:	430b      	orrs	r3, r1
 800ac96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac98:	d10d      	bne.n	800acb6 <_dtoa_r+0x97e>
 800ac9a:	2b39      	cmp	r3, #57	; 0x39
 800ac9c:	d029      	beq.n	800acf2 <_dtoa_r+0x9ba>
 800ac9e:	f1ba 0f00 	cmp.w	sl, #0
 800aca2:	dd01      	ble.n	800aca8 <_dtoa_r+0x970>
 800aca4:	9b05      	ldr	r3, [sp, #20]
 800aca6:	3331      	adds	r3, #49	; 0x31
 800aca8:	9a02      	ldr	r2, [sp, #8]
 800acaa:	7013      	strb	r3, [r2, #0]
 800acac:	e774      	b.n	800ab98 <_dtoa_r+0x860>
 800acae:	4638      	mov	r0, r7
 800acb0:	e7b8      	b.n	800ac24 <_dtoa_r+0x8ec>
 800acb2:	2201      	movs	r2, #1
 800acb4:	e7e1      	b.n	800ac7a <_dtoa_r+0x942>
 800acb6:	f1ba 0f00 	cmp.w	sl, #0
 800acba:	db06      	blt.n	800acca <_dtoa_r+0x992>
 800acbc:	9906      	ldr	r1, [sp, #24]
 800acbe:	ea41 0a0a 	orr.w	sl, r1, sl
 800acc2:	9907      	ldr	r1, [sp, #28]
 800acc4:	ea5a 0101 	orrs.w	r1, sl, r1
 800acc8:	d120      	bne.n	800ad0c <_dtoa_r+0x9d4>
 800acca:	2a00      	cmp	r2, #0
 800accc:	ddec      	ble.n	800aca8 <_dtoa_r+0x970>
 800acce:	4629      	mov	r1, r5
 800acd0:	2201      	movs	r2, #1
 800acd2:	4630      	mov	r0, r6
 800acd4:	9304      	str	r3, [sp, #16]
 800acd6:	f000 fe95 	bl	800ba04 <__lshift>
 800acda:	4621      	mov	r1, r4
 800acdc:	4605      	mov	r5, r0
 800acde:	f000 ff01 	bl	800bae4 <__mcmp>
 800ace2:	2800      	cmp	r0, #0
 800ace4:	9b04      	ldr	r3, [sp, #16]
 800ace6:	dc02      	bgt.n	800acee <_dtoa_r+0x9b6>
 800ace8:	d1de      	bne.n	800aca8 <_dtoa_r+0x970>
 800acea:	07da      	lsls	r2, r3, #31
 800acec:	d5dc      	bpl.n	800aca8 <_dtoa_r+0x970>
 800acee:	2b39      	cmp	r3, #57	; 0x39
 800acf0:	d1d8      	bne.n	800aca4 <_dtoa_r+0x96c>
 800acf2:	9a02      	ldr	r2, [sp, #8]
 800acf4:	2339      	movs	r3, #57	; 0x39
 800acf6:	7013      	strb	r3, [r2, #0]
 800acf8:	4643      	mov	r3, r8
 800acfa:	4698      	mov	r8, r3
 800acfc:	3b01      	subs	r3, #1
 800acfe:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800ad02:	2a39      	cmp	r2, #57	; 0x39
 800ad04:	d051      	beq.n	800adaa <_dtoa_r+0xa72>
 800ad06:	3201      	adds	r2, #1
 800ad08:	701a      	strb	r2, [r3, #0]
 800ad0a:	e745      	b.n	800ab98 <_dtoa_r+0x860>
 800ad0c:	2a00      	cmp	r2, #0
 800ad0e:	dd03      	ble.n	800ad18 <_dtoa_r+0x9e0>
 800ad10:	2b39      	cmp	r3, #57	; 0x39
 800ad12:	d0ee      	beq.n	800acf2 <_dtoa_r+0x9ba>
 800ad14:	3301      	adds	r3, #1
 800ad16:	e7c7      	b.n	800aca8 <_dtoa_r+0x970>
 800ad18:	9a04      	ldr	r2, [sp, #16]
 800ad1a:	9908      	ldr	r1, [sp, #32]
 800ad1c:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ad20:	428a      	cmp	r2, r1
 800ad22:	d02b      	beq.n	800ad7c <_dtoa_r+0xa44>
 800ad24:	4629      	mov	r1, r5
 800ad26:	2300      	movs	r3, #0
 800ad28:	220a      	movs	r2, #10
 800ad2a:	4630      	mov	r0, r6
 800ad2c:	f000 fc70 	bl	800b610 <__multadd>
 800ad30:	45b9      	cmp	r9, r7
 800ad32:	4605      	mov	r5, r0
 800ad34:	f04f 0300 	mov.w	r3, #0
 800ad38:	f04f 020a 	mov.w	r2, #10
 800ad3c:	4649      	mov	r1, r9
 800ad3e:	4630      	mov	r0, r6
 800ad40:	d107      	bne.n	800ad52 <_dtoa_r+0xa1a>
 800ad42:	f000 fc65 	bl	800b610 <__multadd>
 800ad46:	4681      	mov	r9, r0
 800ad48:	4607      	mov	r7, r0
 800ad4a:	9b04      	ldr	r3, [sp, #16]
 800ad4c:	3301      	adds	r3, #1
 800ad4e:	9304      	str	r3, [sp, #16]
 800ad50:	e774      	b.n	800ac3c <_dtoa_r+0x904>
 800ad52:	f000 fc5d 	bl	800b610 <__multadd>
 800ad56:	4639      	mov	r1, r7
 800ad58:	4681      	mov	r9, r0
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	220a      	movs	r2, #10
 800ad5e:	4630      	mov	r0, r6
 800ad60:	f000 fc56 	bl	800b610 <__multadd>
 800ad64:	4607      	mov	r7, r0
 800ad66:	e7f0      	b.n	800ad4a <_dtoa_r+0xa12>
 800ad68:	f1ba 0f00 	cmp.w	sl, #0
 800ad6c:	9a01      	ldr	r2, [sp, #4]
 800ad6e:	bfcc      	ite	gt
 800ad70:	46d0      	movgt	r8, sl
 800ad72:	f04f 0801 	movle.w	r8, #1
 800ad76:	4490      	add	r8, r2
 800ad78:	f04f 0900 	mov.w	r9, #0
 800ad7c:	4629      	mov	r1, r5
 800ad7e:	2201      	movs	r2, #1
 800ad80:	4630      	mov	r0, r6
 800ad82:	9302      	str	r3, [sp, #8]
 800ad84:	f000 fe3e 	bl	800ba04 <__lshift>
 800ad88:	4621      	mov	r1, r4
 800ad8a:	4605      	mov	r5, r0
 800ad8c:	f000 feaa 	bl	800bae4 <__mcmp>
 800ad90:	2800      	cmp	r0, #0
 800ad92:	dcb1      	bgt.n	800acf8 <_dtoa_r+0x9c0>
 800ad94:	d102      	bne.n	800ad9c <_dtoa_r+0xa64>
 800ad96:	9b02      	ldr	r3, [sp, #8]
 800ad98:	07db      	lsls	r3, r3, #31
 800ad9a:	d4ad      	bmi.n	800acf8 <_dtoa_r+0x9c0>
 800ad9c:	4643      	mov	r3, r8
 800ad9e:	4698      	mov	r8, r3
 800ada0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ada4:	2a30      	cmp	r2, #48	; 0x30
 800ada6:	d0fa      	beq.n	800ad9e <_dtoa_r+0xa66>
 800ada8:	e6f6      	b.n	800ab98 <_dtoa_r+0x860>
 800adaa:	9a01      	ldr	r2, [sp, #4]
 800adac:	429a      	cmp	r2, r3
 800adae:	d1a4      	bne.n	800acfa <_dtoa_r+0x9c2>
 800adb0:	f10b 0b01 	add.w	fp, fp, #1
 800adb4:	2331      	movs	r3, #49	; 0x31
 800adb6:	e778      	b.n	800acaa <_dtoa_r+0x972>
 800adb8:	4b14      	ldr	r3, [pc, #80]	; (800ae0c <_dtoa_r+0xad4>)
 800adba:	f7ff bb27 	b.w	800a40c <_dtoa_r+0xd4>
 800adbe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	f47f ab03 	bne.w	800a3cc <_dtoa_r+0x94>
 800adc6:	4b12      	ldr	r3, [pc, #72]	; (800ae10 <_dtoa_r+0xad8>)
 800adc8:	f7ff bb20 	b.w	800a40c <_dtoa_r+0xd4>
 800adcc:	f1ba 0f00 	cmp.w	sl, #0
 800add0:	dc03      	bgt.n	800adda <_dtoa_r+0xaa2>
 800add2:	9b06      	ldr	r3, [sp, #24]
 800add4:	2b02      	cmp	r3, #2
 800add6:	f73f aec7 	bgt.w	800ab68 <_dtoa_r+0x830>
 800adda:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800adde:	4621      	mov	r1, r4
 800ade0:	4628      	mov	r0, r5
 800ade2:	f7ff fa1d 	bl	800a220 <quorem>
 800ade6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800adea:	f808 3b01 	strb.w	r3, [r8], #1
 800adee:	9a01      	ldr	r2, [sp, #4]
 800adf0:	eba8 0202 	sub.w	r2, r8, r2
 800adf4:	4592      	cmp	sl, r2
 800adf6:	ddb7      	ble.n	800ad68 <_dtoa_r+0xa30>
 800adf8:	4629      	mov	r1, r5
 800adfa:	2300      	movs	r3, #0
 800adfc:	220a      	movs	r2, #10
 800adfe:	4630      	mov	r0, r6
 800ae00:	f000 fc06 	bl	800b610 <__multadd>
 800ae04:	4605      	mov	r5, r0
 800ae06:	e7ea      	b.n	800adde <_dtoa_r+0xaa6>
 800ae08:	0800e978 	.word	0x0800e978
 800ae0c:	0800e77c 	.word	0x0800e77c
 800ae10:	0800e8f9 	.word	0x0800e8f9

0800ae14 <rshift>:
 800ae14:	6903      	ldr	r3, [r0, #16]
 800ae16:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ae1a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ae1e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ae22:	f100 0414 	add.w	r4, r0, #20
 800ae26:	dd45      	ble.n	800aeb4 <rshift+0xa0>
 800ae28:	f011 011f 	ands.w	r1, r1, #31
 800ae2c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800ae30:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800ae34:	d10c      	bne.n	800ae50 <rshift+0x3c>
 800ae36:	f100 0710 	add.w	r7, r0, #16
 800ae3a:	4629      	mov	r1, r5
 800ae3c:	42b1      	cmp	r1, r6
 800ae3e:	d334      	bcc.n	800aeaa <rshift+0x96>
 800ae40:	1a9b      	subs	r3, r3, r2
 800ae42:	009b      	lsls	r3, r3, #2
 800ae44:	1eea      	subs	r2, r5, #3
 800ae46:	4296      	cmp	r6, r2
 800ae48:	bf38      	it	cc
 800ae4a:	2300      	movcc	r3, #0
 800ae4c:	4423      	add	r3, r4
 800ae4e:	e015      	b.n	800ae7c <rshift+0x68>
 800ae50:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ae54:	f1c1 0820 	rsb	r8, r1, #32
 800ae58:	40cf      	lsrs	r7, r1
 800ae5a:	f105 0e04 	add.w	lr, r5, #4
 800ae5e:	46a1      	mov	r9, r4
 800ae60:	4576      	cmp	r6, lr
 800ae62:	46f4      	mov	ip, lr
 800ae64:	d815      	bhi.n	800ae92 <rshift+0x7e>
 800ae66:	1a9a      	subs	r2, r3, r2
 800ae68:	0092      	lsls	r2, r2, #2
 800ae6a:	3a04      	subs	r2, #4
 800ae6c:	3501      	adds	r5, #1
 800ae6e:	42ae      	cmp	r6, r5
 800ae70:	bf38      	it	cc
 800ae72:	2200      	movcc	r2, #0
 800ae74:	18a3      	adds	r3, r4, r2
 800ae76:	50a7      	str	r7, [r4, r2]
 800ae78:	b107      	cbz	r7, 800ae7c <rshift+0x68>
 800ae7a:	3304      	adds	r3, #4
 800ae7c:	1b1a      	subs	r2, r3, r4
 800ae7e:	42a3      	cmp	r3, r4
 800ae80:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ae84:	bf08      	it	eq
 800ae86:	2300      	moveq	r3, #0
 800ae88:	6102      	str	r2, [r0, #16]
 800ae8a:	bf08      	it	eq
 800ae8c:	6143      	streq	r3, [r0, #20]
 800ae8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae92:	f8dc c000 	ldr.w	ip, [ip]
 800ae96:	fa0c fc08 	lsl.w	ip, ip, r8
 800ae9a:	ea4c 0707 	orr.w	r7, ip, r7
 800ae9e:	f849 7b04 	str.w	r7, [r9], #4
 800aea2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aea6:	40cf      	lsrs	r7, r1
 800aea8:	e7da      	b.n	800ae60 <rshift+0x4c>
 800aeaa:	f851 cb04 	ldr.w	ip, [r1], #4
 800aeae:	f847 cf04 	str.w	ip, [r7, #4]!
 800aeb2:	e7c3      	b.n	800ae3c <rshift+0x28>
 800aeb4:	4623      	mov	r3, r4
 800aeb6:	e7e1      	b.n	800ae7c <rshift+0x68>

0800aeb8 <__hexdig_fun>:
 800aeb8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800aebc:	2b09      	cmp	r3, #9
 800aebe:	d802      	bhi.n	800aec6 <__hexdig_fun+0xe>
 800aec0:	3820      	subs	r0, #32
 800aec2:	b2c0      	uxtb	r0, r0
 800aec4:	4770      	bx	lr
 800aec6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800aeca:	2b05      	cmp	r3, #5
 800aecc:	d801      	bhi.n	800aed2 <__hexdig_fun+0x1a>
 800aece:	3847      	subs	r0, #71	; 0x47
 800aed0:	e7f7      	b.n	800aec2 <__hexdig_fun+0xa>
 800aed2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800aed6:	2b05      	cmp	r3, #5
 800aed8:	d801      	bhi.n	800aede <__hexdig_fun+0x26>
 800aeda:	3827      	subs	r0, #39	; 0x27
 800aedc:	e7f1      	b.n	800aec2 <__hexdig_fun+0xa>
 800aede:	2000      	movs	r0, #0
 800aee0:	4770      	bx	lr
	...

0800aee4 <__gethex>:
 800aee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aee8:	ed2d 8b02 	vpush	{d8}
 800aeec:	b089      	sub	sp, #36	; 0x24
 800aeee:	ee08 0a10 	vmov	s16, r0
 800aef2:	9304      	str	r3, [sp, #16]
 800aef4:	4bb4      	ldr	r3, [pc, #720]	; (800b1c8 <__gethex+0x2e4>)
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	9301      	str	r3, [sp, #4]
 800aefa:	4618      	mov	r0, r3
 800aefc:	468b      	mov	fp, r1
 800aefe:	4690      	mov	r8, r2
 800af00:	f7f5 f9ee 	bl	80002e0 <strlen>
 800af04:	9b01      	ldr	r3, [sp, #4]
 800af06:	f8db 2000 	ldr.w	r2, [fp]
 800af0a:	4403      	add	r3, r0
 800af0c:	4682      	mov	sl, r0
 800af0e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800af12:	9305      	str	r3, [sp, #20]
 800af14:	1c93      	adds	r3, r2, #2
 800af16:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800af1a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800af1e:	32fe      	adds	r2, #254	; 0xfe
 800af20:	18d1      	adds	r1, r2, r3
 800af22:	461f      	mov	r7, r3
 800af24:	f813 0b01 	ldrb.w	r0, [r3], #1
 800af28:	9100      	str	r1, [sp, #0]
 800af2a:	2830      	cmp	r0, #48	; 0x30
 800af2c:	d0f8      	beq.n	800af20 <__gethex+0x3c>
 800af2e:	f7ff ffc3 	bl	800aeb8 <__hexdig_fun>
 800af32:	4604      	mov	r4, r0
 800af34:	2800      	cmp	r0, #0
 800af36:	d13a      	bne.n	800afae <__gethex+0xca>
 800af38:	9901      	ldr	r1, [sp, #4]
 800af3a:	4652      	mov	r2, sl
 800af3c:	4638      	mov	r0, r7
 800af3e:	f001 fa2f 	bl	800c3a0 <strncmp>
 800af42:	4605      	mov	r5, r0
 800af44:	2800      	cmp	r0, #0
 800af46:	d168      	bne.n	800b01a <__gethex+0x136>
 800af48:	f817 000a 	ldrb.w	r0, [r7, sl]
 800af4c:	eb07 060a 	add.w	r6, r7, sl
 800af50:	f7ff ffb2 	bl	800aeb8 <__hexdig_fun>
 800af54:	2800      	cmp	r0, #0
 800af56:	d062      	beq.n	800b01e <__gethex+0x13a>
 800af58:	4633      	mov	r3, r6
 800af5a:	7818      	ldrb	r0, [r3, #0]
 800af5c:	2830      	cmp	r0, #48	; 0x30
 800af5e:	461f      	mov	r7, r3
 800af60:	f103 0301 	add.w	r3, r3, #1
 800af64:	d0f9      	beq.n	800af5a <__gethex+0x76>
 800af66:	f7ff ffa7 	bl	800aeb8 <__hexdig_fun>
 800af6a:	2301      	movs	r3, #1
 800af6c:	fab0 f480 	clz	r4, r0
 800af70:	0964      	lsrs	r4, r4, #5
 800af72:	4635      	mov	r5, r6
 800af74:	9300      	str	r3, [sp, #0]
 800af76:	463a      	mov	r2, r7
 800af78:	4616      	mov	r6, r2
 800af7a:	3201      	adds	r2, #1
 800af7c:	7830      	ldrb	r0, [r6, #0]
 800af7e:	f7ff ff9b 	bl	800aeb8 <__hexdig_fun>
 800af82:	2800      	cmp	r0, #0
 800af84:	d1f8      	bne.n	800af78 <__gethex+0x94>
 800af86:	9901      	ldr	r1, [sp, #4]
 800af88:	4652      	mov	r2, sl
 800af8a:	4630      	mov	r0, r6
 800af8c:	f001 fa08 	bl	800c3a0 <strncmp>
 800af90:	b980      	cbnz	r0, 800afb4 <__gethex+0xd0>
 800af92:	b94d      	cbnz	r5, 800afa8 <__gethex+0xc4>
 800af94:	eb06 050a 	add.w	r5, r6, sl
 800af98:	462a      	mov	r2, r5
 800af9a:	4616      	mov	r6, r2
 800af9c:	3201      	adds	r2, #1
 800af9e:	7830      	ldrb	r0, [r6, #0]
 800afa0:	f7ff ff8a 	bl	800aeb8 <__hexdig_fun>
 800afa4:	2800      	cmp	r0, #0
 800afa6:	d1f8      	bne.n	800af9a <__gethex+0xb6>
 800afa8:	1bad      	subs	r5, r5, r6
 800afaa:	00ad      	lsls	r5, r5, #2
 800afac:	e004      	b.n	800afb8 <__gethex+0xd4>
 800afae:	2400      	movs	r4, #0
 800afb0:	4625      	mov	r5, r4
 800afb2:	e7e0      	b.n	800af76 <__gethex+0x92>
 800afb4:	2d00      	cmp	r5, #0
 800afb6:	d1f7      	bne.n	800afa8 <__gethex+0xc4>
 800afb8:	7833      	ldrb	r3, [r6, #0]
 800afba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800afbe:	2b50      	cmp	r3, #80	; 0x50
 800afc0:	d13b      	bne.n	800b03a <__gethex+0x156>
 800afc2:	7873      	ldrb	r3, [r6, #1]
 800afc4:	2b2b      	cmp	r3, #43	; 0x2b
 800afc6:	d02c      	beq.n	800b022 <__gethex+0x13e>
 800afc8:	2b2d      	cmp	r3, #45	; 0x2d
 800afca:	d02e      	beq.n	800b02a <__gethex+0x146>
 800afcc:	1c71      	adds	r1, r6, #1
 800afce:	f04f 0900 	mov.w	r9, #0
 800afd2:	7808      	ldrb	r0, [r1, #0]
 800afd4:	f7ff ff70 	bl	800aeb8 <__hexdig_fun>
 800afd8:	1e43      	subs	r3, r0, #1
 800afda:	b2db      	uxtb	r3, r3
 800afdc:	2b18      	cmp	r3, #24
 800afde:	d82c      	bhi.n	800b03a <__gethex+0x156>
 800afe0:	f1a0 0210 	sub.w	r2, r0, #16
 800afe4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800afe8:	f7ff ff66 	bl	800aeb8 <__hexdig_fun>
 800afec:	1e43      	subs	r3, r0, #1
 800afee:	b2db      	uxtb	r3, r3
 800aff0:	2b18      	cmp	r3, #24
 800aff2:	d91d      	bls.n	800b030 <__gethex+0x14c>
 800aff4:	f1b9 0f00 	cmp.w	r9, #0
 800aff8:	d000      	beq.n	800affc <__gethex+0x118>
 800affa:	4252      	negs	r2, r2
 800affc:	4415      	add	r5, r2
 800affe:	f8cb 1000 	str.w	r1, [fp]
 800b002:	b1e4      	cbz	r4, 800b03e <__gethex+0x15a>
 800b004:	9b00      	ldr	r3, [sp, #0]
 800b006:	2b00      	cmp	r3, #0
 800b008:	bf14      	ite	ne
 800b00a:	2700      	movne	r7, #0
 800b00c:	2706      	moveq	r7, #6
 800b00e:	4638      	mov	r0, r7
 800b010:	b009      	add	sp, #36	; 0x24
 800b012:	ecbd 8b02 	vpop	{d8}
 800b016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b01a:	463e      	mov	r6, r7
 800b01c:	4625      	mov	r5, r4
 800b01e:	2401      	movs	r4, #1
 800b020:	e7ca      	b.n	800afb8 <__gethex+0xd4>
 800b022:	f04f 0900 	mov.w	r9, #0
 800b026:	1cb1      	adds	r1, r6, #2
 800b028:	e7d3      	b.n	800afd2 <__gethex+0xee>
 800b02a:	f04f 0901 	mov.w	r9, #1
 800b02e:	e7fa      	b.n	800b026 <__gethex+0x142>
 800b030:	230a      	movs	r3, #10
 800b032:	fb03 0202 	mla	r2, r3, r2, r0
 800b036:	3a10      	subs	r2, #16
 800b038:	e7d4      	b.n	800afe4 <__gethex+0x100>
 800b03a:	4631      	mov	r1, r6
 800b03c:	e7df      	b.n	800affe <__gethex+0x11a>
 800b03e:	1bf3      	subs	r3, r6, r7
 800b040:	3b01      	subs	r3, #1
 800b042:	4621      	mov	r1, r4
 800b044:	2b07      	cmp	r3, #7
 800b046:	dc0b      	bgt.n	800b060 <__gethex+0x17c>
 800b048:	ee18 0a10 	vmov	r0, s16
 800b04c:	f000 fa7e 	bl	800b54c <_Balloc>
 800b050:	4604      	mov	r4, r0
 800b052:	b940      	cbnz	r0, 800b066 <__gethex+0x182>
 800b054:	4b5d      	ldr	r3, [pc, #372]	; (800b1cc <__gethex+0x2e8>)
 800b056:	4602      	mov	r2, r0
 800b058:	21de      	movs	r1, #222	; 0xde
 800b05a:	485d      	ldr	r0, [pc, #372]	; (800b1d0 <__gethex+0x2ec>)
 800b05c:	f001 f9c2 	bl	800c3e4 <__assert_func>
 800b060:	3101      	adds	r1, #1
 800b062:	105b      	asrs	r3, r3, #1
 800b064:	e7ee      	b.n	800b044 <__gethex+0x160>
 800b066:	f100 0914 	add.w	r9, r0, #20
 800b06a:	f04f 0b00 	mov.w	fp, #0
 800b06e:	f1ca 0301 	rsb	r3, sl, #1
 800b072:	f8cd 9008 	str.w	r9, [sp, #8]
 800b076:	f8cd b000 	str.w	fp, [sp]
 800b07a:	9306      	str	r3, [sp, #24]
 800b07c:	42b7      	cmp	r7, r6
 800b07e:	d340      	bcc.n	800b102 <__gethex+0x21e>
 800b080:	9802      	ldr	r0, [sp, #8]
 800b082:	9b00      	ldr	r3, [sp, #0]
 800b084:	f840 3b04 	str.w	r3, [r0], #4
 800b088:	eba0 0009 	sub.w	r0, r0, r9
 800b08c:	1080      	asrs	r0, r0, #2
 800b08e:	0146      	lsls	r6, r0, #5
 800b090:	6120      	str	r0, [r4, #16]
 800b092:	4618      	mov	r0, r3
 800b094:	f000 fb4c 	bl	800b730 <__hi0bits>
 800b098:	1a30      	subs	r0, r6, r0
 800b09a:	f8d8 6000 	ldr.w	r6, [r8]
 800b09e:	42b0      	cmp	r0, r6
 800b0a0:	dd63      	ble.n	800b16a <__gethex+0x286>
 800b0a2:	1b87      	subs	r7, r0, r6
 800b0a4:	4639      	mov	r1, r7
 800b0a6:	4620      	mov	r0, r4
 800b0a8:	f000 feed 	bl	800be86 <__any_on>
 800b0ac:	4682      	mov	sl, r0
 800b0ae:	b1a8      	cbz	r0, 800b0dc <__gethex+0x1f8>
 800b0b0:	1e7b      	subs	r3, r7, #1
 800b0b2:	1159      	asrs	r1, r3, #5
 800b0b4:	f003 021f 	and.w	r2, r3, #31
 800b0b8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b0bc:	f04f 0a01 	mov.w	sl, #1
 800b0c0:	fa0a f202 	lsl.w	r2, sl, r2
 800b0c4:	420a      	tst	r2, r1
 800b0c6:	d009      	beq.n	800b0dc <__gethex+0x1f8>
 800b0c8:	4553      	cmp	r3, sl
 800b0ca:	dd05      	ble.n	800b0d8 <__gethex+0x1f4>
 800b0cc:	1eb9      	subs	r1, r7, #2
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	f000 fed9 	bl	800be86 <__any_on>
 800b0d4:	2800      	cmp	r0, #0
 800b0d6:	d145      	bne.n	800b164 <__gethex+0x280>
 800b0d8:	f04f 0a02 	mov.w	sl, #2
 800b0dc:	4639      	mov	r1, r7
 800b0de:	4620      	mov	r0, r4
 800b0e0:	f7ff fe98 	bl	800ae14 <rshift>
 800b0e4:	443d      	add	r5, r7
 800b0e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b0ea:	42ab      	cmp	r3, r5
 800b0ec:	da4c      	bge.n	800b188 <__gethex+0x2a4>
 800b0ee:	ee18 0a10 	vmov	r0, s16
 800b0f2:	4621      	mov	r1, r4
 800b0f4:	f000 fa6a 	bl	800b5cc <_Bfree>
 800b0f8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	6013      	str	r3, [r2, #0]
 800b0fe:	27a3      	movs	r7, #163	; 0xa3
 800b100:	e785      	b.n	800b00e <__gethex+0x12a>
 800b102:	1e73      	subs	r3, r6, #1
 800b104:	9a05      	ldr	r2, [sp, #20]
 800b106:	9303      	str	r3, [sp, #12]
 800b108:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d019      	beq.n	800b144 <__gethex+0x260>
 800b110:	f1bb 0f20 	cmp.w	fp, #32
 800b114:	d107      	bne.n	800b126 <__gethex+0x242>
 800b116:	9b02      	ldr	r3, [sp, #8]
 800b118:	9a00      	ldr	r2, [sp, #0]
 800b11a:	f843 2b04 	str.w	r2, [r3], #4
 800b11e:	9302      	str	r3, [sp, #8]
 800b120:	2300      	movs	r3, #0
 800b122:	9300      	str	r3, [sp, #0]
 800b124:	469b      	mov	fp, r3
 800b126:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b12a:	f7ff fec5 	bl	800aeb8 <__hexdig_fun>
 800b12e:	9b00      	ldr	r3, [sp, #0]
 800b130:	f000 000f 	and.w	r0, r0, #15
 800b134:	fa00 f00b 	lsl.w	r0, r0, fp
 800b138:	4303      	orrs	r3, r0
 800b13a:	9300      	str	r3, [sp, #0]
 800b13c:	f10b 0b04 	add.w	fp, fp, #4
 800b140:	9b03      	ldr	r3, [sp, #12]
 800b142:	e00d      	b.n	800b160 <__gethex+0x27c>
 800b144:	9b03      	ldr	r3, [sp, #12]
 800b146:	9a06      	ldr	r2, [sp, #24]
 800b148:	4413      	add	r3, r2
 800b14a:	42bb      	cmp	r3, r7
 800b14c:	d3e0      	bcc.n	800b110 <__gethex+0x22c>
 800b14e:	4618      	mov	r0, r3
 800b150:	9901      	ldr	r1, [sp, #4]
 800b152:	9307      	str	r3, [sp, #28]
 800b154:	4652      	mov	r2, sl
 800b156:	f001 f923 	bl	800c3a0 <strncmp>
 800b15a:	9b07      	ldr	r3, [sp, #28]
 800b15c:	2800      	cmp	r0, #0
 800b15e:	d1d7      	bne.n	800b110 <__gethex+0x22c>
 800b160:	461e      	mov	r6, r3
 800b162:	e78b      	b.n	800b07c <__gethex+0x198>
 800b164:	f04f 0a03 	mov.w	sl, #3
 800b168:	e7b8      	b.n	800b0dc <__gethex+0x1f8>
 800b16a:	da0a      	bge.n	800b182 <__gethex+0x29e>
 800b16c:	1a37      	subs	r7, r6, r0
 800b16e:	4621      	mov	r1, r4
 800b170:	ee18 0a10 	vmov	r0, s16
 800b174:	463a      	mov	r2, r7
 800b176:	f000 fc45 	bl	800ba04 <__lshift>
 800b17a:	1bed      	subs	r5, r5, r7
 800b17c:	4604      	mov	r4, r0
 800b17e:	f100 0914 	add.w	r9, r0, #20
 800b182:	f04f 0a00 	mov.w	sl, #0
 800b186:	e7ae      	b.n	800b0e6 <__gethex+0x202>
 800b188:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b18c:	42a8      	cmp	r0, r5
 800b18e:	dd72      	ble.n	800b276 <__gethex+0x392>
 800b190:	1b45      	subs	r5, r0, r5
 800b192:	42ae      	cmp	r6, r5
 800b194:	dc36      	bgt.n	800b204 <__gethex+0x320>
 800b196:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b19a:	2b02      	cmp	r3, #2
 800b19c:	d02a      	beq.n	800b1f4 <__gethex+0x310>
 800b19e:	2b03      	cmp	r3, #3
 800b1a0:	d02c      	beq.n	800b1fc <__gethex+0x318>
 800b1a2:	2b01      	cmp	r3, #1
 800b1a4:	d11c      	bne.n	800b1e0 <__gethex+0x2fc>
 800b1a6:	42ae      	cmp	r6, r5
 800b1a8:	d11a      	bne.n	800b1e0 <__gethex+0x2fc>
 800b1aa:	2e01      	cmp	r6, #1
 800b1ac:	d112      	bne.n	800b1d4 <__gethex+0x2f0>
 800b1ae:	9a04      	ldr	r2, [sp, #16]
 800b1b0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b1b4:	6013      	str	r3, [r2, #0]
 800b1b6:	2301      	movs	r3, #1
 800b1b8:	6123      	str	r3, [r4, #16]
 800b1ba:	f8c9 3000 	str.w	r3, [r9]
 800b1be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b1c0:	2762      	movs	r7, #98	; 0x62
 800b1c2:	601c      	str	r4, [r3, #0]
 800b1c4:	e723      	b.n	800b00e <__gethex+0x12a>
 800b1c6:	bf00      	nop
 800b1c8:	0800e9f0 	.word	0x0800e9f0
 800b1cc:	0800e978 	.word	0x0800e978
 800b1d0:	0800e989 	.word	0x0800e989
 800b1d4:	1e71      	subs	r1, r6, #1
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	f000 fe55 	bl	800be86 <__any_on>
 800b1dc:	2800      	cmp	r0, #0
 800b1de:	d1e6      	bne.n	800b1ae <__gethex+0x2ca>
 800b1e0:	ee18 0a10 	vmov	r0, s16
 800b1e4:	4621      	mov	r1, r4
 800b1e6:	f000 f9f1 	bl	800b5cc <_Bfree>
 800b1ea:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	6013      	str	r3, [r2, #0]
 800b1f0:	2750      	movs	r7, #80	; 0x50
 800b1f2:	e70c      	b.n	800b00e <__gethex+0x12a>
 800b1f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d1f2      	bne.n	800b1e0 <__gethex+0x2fc>
 800b1fa:	e7d8      	b.n	800b1ae <__gethex+0x2ca>
 800b1fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d1d5      	bne.n	800b1ae <__gethex+0x2ca>
 800b202:	e7ed      	b.n	800b1e0 <__gethex+0x2fc>
 800b204:	1e6f      	subs	r7, r5, #1
 800b206:	f1ba 0f00 	cmp.w	sl, #0
 800b20a:	d131      	bne.n	800b270 <__gethex+0x38c>
 800b20c:	b127      	cbz	r7, 800b218 <__gethex+0x334>
 800b20e:	4639      	mov	r1, r7
 800b210:	4620      	mov	r0, r4
 800b212:	f000 fe38 	bl	800be86 <__any_on>
 800b216:	4682      	mov	sl, r0
 800b218:	117b      	asrs	r3, r7, #5
 800b21a:	2101      	movs	r1, #1
 800b21c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b220:	f007 071f 	and.w	r7, r7, #31
 800b224:	fa01 f707 	lsl.w	r7, r1, r7
 800b228:	421f      	tst	r7, r3
 800b22a:	4629      	mov	r1, r5
 800b22c:	4620      	mov	r0, r4
 800b22e:	bf18      	it	ne
 800b230:	f04a 0a02 	orrne.w	sl, sl, #2
 800b234:	1b76      	subs	r6, r6, r5
 800b236:	f7ff fded 	bl	800ae14 <rshift>
 800b23a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b23e:	2702      	movs	r7, #2
 800b240:	f1ba 0f00 	cmp.w	sl, #0
 800b244:	d048      	beq.n	800b2d8 <__gethex+0x3f4>
 800b246:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b24a:	2b02      	cmp	r3, #2
 800b24c:	d015      	beq.n	800b27a <__gethex+0x396>
 800b24e:	2b03      	cmp	r3, #3
 800b250:	d017      	beq.n	800b282 <__gethex+0x39e>
 800b252:	2b01      	cmp	r3, #1
 800b254:	d109      	bne.n	800b26a <__gethex+0x386>
 800b256:	f01a 0f02 	tst.w	sl, #2
 800b25a:	d006      	beq.n	800b26a <__gethex+0x386>
 800b25c:	f8d9 0000 	ldr.w	r0, [r9]
 800b260:	ea4a 0a00 	orr.w	sl, sl, r0
 800b264:	f01a 0f01 	tst.w	sl, #1
 800b268:	d10e      	bne.n	800b288 <__gethex+0x3a4>
 800b26a:	f047 0710 	orr.w	r7, r7, #16
 800b26e:	e033      	b.n	800b2d8 <__gethex+0x3f4>
 800b270:	f04f 0a01 	mov.w	sl, #1
 800b274:	e7d0      	b.n	800b218 <__gethex+0x334>
 800b276:	2701      	movs	r7, #1
 800b278:	e7e2      	b.n	800b240 <__gethex+0x35c>
 800b27a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b27c:	f1c3 0301 	rsb	r3, r3, #1
 800b280:	9315      	str	r3, [sp, #84]	; 0x54
 800b282:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b284:	2b00      	cmp	r3, #0
 800b286:	d0f0      	beq.n	800b26a <__gethex+0x386>
 800b288:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b28c:	f104 0314 	add.w	r3, r4, #20
 800b290:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b294:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b298:	f04f 0c00 	mov.w	ip, #0
 800b29c:	4618      	mov	r0, r3
 800b29e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2a2:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b2a6:	d01c      	beq.n	800b2e2 <__gethex+0x3fe>
 800b2a8:	3201      	adds	r2, #1
 800b2aa:	6002      	str	r2, [r0, #0]
 800b2ac:	2f02      	cmp	r7, #2
 800b2ae:	f104 0314 	add.w	r3, r4, #20
 800b2b2:	d13f      	bne.n	800b334 <__gethex+0x450>
 800b2b4:	f8d8 2000 	ldr.w	r2, [r8]
 800b2b8:	3a01      	subs	r2, #1
 800b2ba:	42b2      	cmp	r2, r6
 800b2bc:	d10a      	bne.n	800b2d4 <__gethex+0x3f0>
 800b2be:	1171      	asrs	r1, r6, #5
 800b2c0:	2201      	movs	r2, #1
 800b2c2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b2c6:	f006 061f 	and.w	r6, r6, #31
 800b2ca:	fa02 f606 	lsl.w	r6, r2, r6
 800b2ce:	421e      	tst	r6, r3
 800b2d0:	bf18      	it	ne
 800b2d2:	4617      	movne	r7, r2
 800b2d4:	f047 0720 	orr.w	r7, r7, #32
 800b2d8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b2da:	601c      	str	r4, [r3, #0]
 800b2dc:	9b04      	ldr	r3, [sp, #16]
 800b2de:	601d      	str	r5, [r3, #0]
 800b2e0:	e695      	b.n	800b00e <__gethex+0x12a>
 800b2e2:	4299      	cmp	r1, r3
 800b2e4:	f843 cc04 	str.w	ip, [r3, #-4]
 800b2e8:	d8d8      	bhi.n	800b29c <__gethex+0x3b8>
 800b2ea:	68a3      	ldr	r3, [r4, #8]
 800b2ec:	459b      	cmp	fp, r3
 800b2ee:	db19      	blt.n	800b324 <__gethex+0x440>
 800b2f0:	6861      	ldr	r1, [r4, #4]
 800b2f2:	ee18 0a10 	vmov	r0, s16
 800b2f6:	3101      	adds	r1, #1
 800b2f8:	f000 f928 	bl	800b54c <_Balloc>
 800b2fc:	4681      	mov	r9, r0
 800b2fe:	b918      	cbnz	r0, 800b308 <__gethex+0x424>
 800b300:	4b1a      	ldr	r3, [pc, #104]	; (800b36c <__gethex+0x488>)
 800b302:	4602      	mov	r2, r0
 800b304:	2184      	movs	r1, #132	; 0x84
 800b306:	e6a8      	b.n	800b05a <__gethex+0x176>
 800b308:	6922      	ldr	r2, [r4, #16]
 800b30a:	3202      	adds	r2, #2
 800b30c:	f104 010c 	add.w	r1, r4, #12
 800b310:	0092      	lsls	r2, r2, #2
 800b312:	300c      	adds	r0, #12
 800b314:	f000 f90c 	bl	800b530 <memcpy>
 800b318:	4621      	mov	r1, r4
 800b31a:	ee18 0a10 	vmov	r0, s16
 800b31e:	f000 f955 	bl	800b5cc <_Bfree>
 800b322:	464c      	mov	r4, r9
 800b324:	6923      	ldr	r3, [r4, #16]
 800b326:	1c5a      	adds	r2, r3, #1
 800b328:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b32c:	6122      	str	r2, [r4, #16]
 800b32e:	2201      	movs	r2, #1
 800b330:	615a      	str	r2, [r3, #20]
 800b332:	e7bb      	b.n	800b2ac <__gethex+0x3c8>
 800b334:	6922      	ldr	r2, [r4, #16]
 800b336:	455a      	cmp	r2, fp
 800b338:	dd0b      	ble.n	800b352 <__gethex+0x46e>
 800b33a:	2101      	movs	r1, #1
 800b33c:	4620      	mov	r0, r4
 800b33e:	f7ff fd69 	bl	800ae14 <rshift>
 800b342:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b346:	3501      	adds	r5, #1
 800b348:	42ab      	cmp	r3, r5
 800b34a:	f6ff aed0 	blt.w	800b0ee <__gethex+0x20a>
 800b34e:	2701      	movs	r7, #1
 800b350:	e7c0      	b.n	800b2d4 <__gethex+0x3f0>
 800b352:	f016 061f 	ands.w	r6, r6, #31
 800b356:	d0fa      	beq.n	800b34e <__gethex+0x46a>
 800b358:	4453      	add	r3, sl
 800b35a:	f1c6 0620 	rsb	r6, r6, #32
 800b35e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b362:	f000 f9e5 	bl	800b730 <__hi0bits>
 800b366:	42b0      	cmp	r0, r6
 800b368:	dbe7      	blt.n	800b33a <__gethex+0x456>
 800b36a:	e7f0      	b.n	800b34e <__gethex+0x46a>
 800b36c:	0800e978 	.word	0x0800e978

0800b370 <L_shift>:
 800b370:	f1c2 0208 	rsb	r2, r2, #8
 800b374:	0092      	lsls	r2, r2, #2
 800b376:	b570      	push	{r4, r5, r6, lr}
 800b378:	f1c2 0620 	rsb	r6, r2, #32
 800b37c:	6843      	ldr	r3, [r0, #4]
 800b37e:	6804      	ldr	r4, [r0, #0]
 800b380:	fa03 f506 	lsl.w	r5, r3, r6
 800b384:	432c      	orrs	r4, r5
 800b386:	40d3      	lsrs	r3, r2
 800b388:	6004      	str	r4, [r0, #0]
 800b38a:	f840 3f04 	str.w	r3, [r0, #4]!
 800b38e:	4288      	cmp	r0, r1
 800b390:	d3f4      	bcc.n	800b37c <L_shift+0xc>
 800b392:	bd70      	pop	{r4, r5, r6, pc}

0800b394 <__match>:
 800b394:	b530      	push	{r4, r5, lr}
 800b396:	6803      	ldr	r3, [r0, #0]
 800b398:	3301      	adds	r3, #1
 800b39a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b39e:	b914      	cbnz	r4, 800b3a6 <__match+0x12>
 800b3a0:	6003      	str	r3, [r0, #0]
 800b3a2:	2001      	movs	r0, #1
 800b3a4:	bd30      	pop	{r4, r5, pc}
 800b3a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b3aa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b3ae:	2d19      	cmp	r5, #25
 800b3b0:	bf98      	it	ls
 800b3b2:	3220      	addls	r2, #32
 800b3b4:	42a2      	cmp	r2, r4
 800b3b6:	d0f0      	beq.n	800b39a <__match+0x6>
 800b3b8:	2000      	movs	r0, #0
 800b3ba:	e7f3      	b.n	800b3a4 <__match+0x10>

0800b3bc <__hexnan>:
 800b3bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3c0:	680b      	ldr	r3, [r1, #0]
 800b3c2:	115e      	asrs	r6, r3, #5
 800b3c4:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b3c8:	f013 031f 	ands.w	r3, r3, #31
 800b3cc:	b087      	sub	sp, #28
 800b3ce:	bf18      	it	ne
 800b3d0:	3604      	addne	r6, #4
 800b3d2:	2500      	movs	r5, #0
 800b3d4:	1f37      	subs	r7, r6, #4
 800b3d6:	4690      	mov	r8, r2
 800b3d8:	6802      	ldr	r2, [r0, #0]
 800b3da:	9301      	str	r3, [sp, #4]
 800b3dc:	4682      	mov	sl, r0
 800b3de:	f846 5c04 	str.w	r5, [r6, #-4]
 800b3e2:	46b9      	mov	r9, r7
 800b3e4:	463c      	mov	r4, r7
 800b3e6:	9502      	str	r5, [sp, #8]
 800b3e8:	46ab      	mov	fp, r5
 800b3ea:	7851      	ldrb	r1, [r2, #1]
 800b3ec:	1c53      	adds	r3, r2, #1
 800b3ee:	9303      	str	r3, [sp, #12]
 800b3f0:	b341      	cbz	r1, 800b444 <__hexnan+0x88>
 800b3f2:	4608      	mov	r0, r1
 800b3f4:	9205      	str	r2, [sp, #20]
 800b3f6:	9104      	str	r1, [sp, #16]
 800b3f8:	f7ff fd5e 	bl	800aeb8 <__hexdig_fun>
 800b3fc:	2800      	cmp	r0, #0
 800b3fe:	d14f      	bne.n	800b4a0 <__hexnan+0xe4>
 800b400:	9904      	ldr	r1, [sp, #16]
 800b402:	9a05      	ldr	r2, [sp, #20]
 800b404:	2920      	cmp	r1, #32
 800b406:	d818      	bhi.n	800b43a <__hexnan+0x7e>
 800b408:	9b02      	ldr	r3, [sp, #8]
 800b40a:	459b      	cmp	fp, r3
 800b40c:	dd13      	ble.n	800b436 <__hexnan+0x7a>
 800b40e:	454c      	cmp	r4, r9
 800b410:	d206      	bcs.n	800b420 <__hexnan+0x64>
 800b412:	2d07      	cmp	r5, #7
 800b414:	dc04      	bgt.n	800b420 <__hexnan+0x64>
 800b416:	462a      	mov	r2, r5
 800b418:	4649      	mov	r1, r9
 800b41a:	4620      	mov	r0, r4
 800b41c:	f7ff ffa8 	bl	800b370 <L_shift>
 800b420:	4544      	cmp	r4, r8
 800b422:	d950      	bls.n	800b4c6 <__hexnan+0x10a>
 800b424:	2300      	movs	r3, #0
 800b426:	f1a4 0904 	sub.w	r9, r4, #4
 800b42a:	f844 3c04 	str.w	r3, [r4, #-4]
 800b42e:	f8cd b008 	str.w	fp, [sp, #8]
 800b432:	464c      	mov	r4, r9
 800b434:	461d      	mov	r5, r3
 800b436:	9a03      	ldr	r2, [sp, #12]
 800b438:	e7d7      	b.n	800b3ea <__hexnan+0x2e>
 800b43a:	2929      	cmp	r1, #41	; 0x29
 800b43c:	d156      	bne.n	800b4ec <__hexnan+0x130>
 800b43e:	3202      	adds	r2, #2
 800b440:	f8ca 2000 	str.w	r2, [sl]
 800b444:	f1bb 0f00 	cmp.w	fp, #0
 800b448:	d050      	beq.n	800b4ec <__hexnan+0x130>
 800b44a:	454c      	cmp	r4, r9
 800b44c:	d206      	bcs.n	800b45c <__hexnan+0xa0>
 800b44e:	2d07      	cmp	r5, #7
 800b450:	dc04      	bgt.n	800b45c <__hexnan+0xa0>
 800b452:	462a      	mov	r2, r5
 800b454:	4649      	mov	r1, r9
 800b456:	4620      	mov	r0, r4
 800b458:	f7ff ff8a 	bl	800b370 <L_shift>
 800b45c:	4544      	cmp	r4, r8
 800b45e:	d934      	bls.n	800b4ca <__hexnan+0x10e>
 800b460:	f1a8 0204 	sub.w	r2, r8, #4
 800b464:	4623      	mov	r3, r4
 800b466:	f853 1b04 	ldr.w	r1, [r3], #4
 800b46a:	f842 1f04 	str.w	r1, [r2, #4]!
 800b46e:	429f      	cmp	r7, r3
 800b470:	d2f9      	bcs.n	800b466 <__hexnan+0xaa>
 800b472:	1b3b      	subs	r3, r7, r4
 800b474:	f023 0303 	bic.w	r3, r3, #3
 800b478:	3304      	adds	r3, #4
 800b47a:	3401      	adds	r4, #1
 800b47c:	3e03      	subs	r6, #3
 800b47e:	42b4      	cmp	r4, r6
 800b480:	bf88      	it	hi
 800b482:	2304      	movhi	r3, #4
 800b484:	4443      	add	r3, r8
 800b486:	2200      	movs	r2, #0
 800b488:	f843 2b04 	str.w	r2, [r3], #4
 800b48c:	429f      	cmp	r7, r3
 800b48e:	d2fb      	bcs.n	800b488 <__hexnan+0xcc>
 800b490:	683b      	ldr	r3, [r7, #0]
 800b492:	b91b      	cbnz	r3, 800b49c <__hexnan+0xe0>
 800b494:	4547      	cmp	r7, r8
 800b496:	d127      	bne.n	800b4e8 <__hexnan+0x12c>
 800b498:	2301      	movs	r3, #1
 800b49a:	603b      	str	r3, [r7, #0]
 800b49c:	2005      	movs	r0, #5
 800b49e:	e026      	b.n	800b4ee <__hexnan+0x132>
 800b4a0:	3501      	adds	r5, #1
 800b4a2:	2d08      	cmp	r5, #8
 800b4a4:	f10b 0b01 	add.w	fp, fp, #1
 800b4a8:	dd06      	ble.n	800b4b8 <__hexnan+0xfc>
 800b4aa:	4544      	cmp	r4, r8
 800b4ac:	d9c3      	bls.n	800b436 <__hexnan+0x7a>
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	f844 3c04 	str.w	r3, [r4, #-4]
 800b4b4:	2501      	movs	r5, #1
 800b4b6:	3c04      	subs	r4, #4
 800b4b8:	6822      	ldr	r2, [r4, #0]
 800b4ba:	f000 000f 	and.w	r0, r0, #15
 800b4be:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b4c2:	6022      	str	r2, [r4, #0]
 800b4c4:	e7b7      	b.n	800b436 <__hexnan+0x7a>
 800b4c6:	2508      	movs	r5, #8
 800b4c8:	e7b5      	b.n	800b436 <__hexnan+0x7a>
 800b4ca:	9b01      	ldr	r3, [sp, #4]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d0df      	beq.n	800b490 <__hexnan+0xd4>
 800b4d0:	f04f 32ff 	mov.w	r2, #4294967295
 800b4d4:	f1c3 0320 	rsb	r3, r3, #32
 800b4d8:	fa22 f303 	lsr.w	r3, r2, r3
 800b4dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b4e0:	401a      	ands	r2, r3
 800b4e2:	f846 2c04 	str.w	r2, [r6, #-4]
 800b4e6:	e7d3      	b.n	800b490 <__hexnan+0xd4>
 800b4e8:	3f04      	subs	r7, #4
 800b4ea:	e7d1      	b.n	800b490 <__hexnan+0xd4>
 800b4ec:	2004      	movs	r0, #4
 800b4ee:	b007      	add	sp, #28
 800b4f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b4f4 <_localeconv_r>:
 800b4f4:	4800      	ldr	r0, [pc, #0]	; (800b4f8 <_localeconv_r+0x4>)
 800b4f6:	4770      	bx	lr
 800b4f8:	2400016c 	.word	0x2400016c

0800b4fc <malloc>:
 800b4fc:	4b02      	ldr	r3, [pc, #8]	; (800b508 <malloc+0xc>)
 800b4fe:	4601      	mov	r1, r0
 800b500:	6818      	ldr	r0, [r3, #0]
 800b502:	f000 bd63 	b.w	800bfcc <_malloc_r>
 800b506:	bf00      	nop
 800b508:	24000014 	.word	0x24000014

0800b50c <__ascii_mbtowc>:
 800b50c:	b082      	sub	sp, #8
 800b50e:	b901      	cbnz	r1, 800b512 <__ascii_mbtowc+0x6>
 800b510:	a901      	add	r1, sp, #4
 800b512:	b142      	cbz	r2, 800b526 <__ascii_mbtowc+0x1a>
 800b514:	b14b      	cbz	r3, 800b52a <__ascii_mbtowc+0x1e>
 800b516:	7813      	ldrb	r3, [r2, #0]
 800b518:	600b      	str	r3, [r1, #0]
 800b51a:	7812      	ldrb	r2, [r2, #0]
 800b51c:	1e10      	subs	r0, r2, #0
 800b51e:	bf18      	it	ne
 800b520:	2001      	movne	r0, #1
 800b522:	b002      	add	sp, #8
 800b524:	4770      	bx	lr
 800b526:	4610      	mov	r0, r2
 800b528:	e7fb      	b.n	800b522 <__ascii_mbtowc+0x16>
 800b52a:	f06f 0001 	mvn.w	r0, #1
 800b52e:	e7f8      	b.n	800b522 <__ascii_mbtowc+0x16>

0800b530 <memcpy>:
 800b530:	440a      	add	r2, r1
 800b532:	4291      	cmp	r1, r2
 800b534:	f100 33ff 	add.w	r3, r0, #4294967295
 800b538:	d100      	bne.n	800b53c <memcpy+0xc>
 800b53a:	4770      	bx	lr
 800b53c:	b510      	push	{r4, lr}
 800b53e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b542:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b546:	4291      	cmp	r1, r2
 800b548:	d1f9      	bne.n	800b53e <memcpy+0xe>
 800b54a:	bd10      	pop	{r4, pc}

0800b54c <_Balloc>:
 800b54c:	b570      	push	{r4, r5, r6, lr}
 800b54e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b550:	4604      	mov	r4, r0
 800b552:	460d      	mov	r5, r1
 800b554:	b976      	cbnz	r6, 800b574 <_Balloc+0x28>
 800b556:	2010      	movs	r0, #16
 800b558:	f7ff ffd0 	bl	800b4fc <malloc>
 800b55c:	4602      	mov	r2, r0
 800b55e:	6260      	str	r0, [r4, #36]	; 0x24
 800b560:	b920      	cbnz	r0, 800b56c <_Balloc+0x20>
 800b562:	4b18      	ldr	r3, [pc, #96]	; (800b5c4 <_Balloc+0x78>)
 800b564:	4818      	ldr	r0, [pc, #96]	; (800b5c8 <_Balloc+0x7c>)
 800b566:	2166      	movs	r1, #102	; 0x66
 800b568:	f000 ff3c 	bl	800c3e4 <__assert_func>
 800b56c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b570:	6006      	str	r6, [r0, #0]
 800b572:	60c6      	str	r6, [r0, #12]
 800b574:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b576:	68f3      	ldr	r3, [r6, #12]
 800b578:	b183      	cbz	r3, 800b59c <_Balloc+0x50>
 800b57a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b57c:	68db      	ldr	r3, [r3, #12]
 800b57e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b582:	b9b8      	cbnz	r0, 800b5b4 <_Balloc+0x68>
 800b584:	2101      	movs	r1, #1
 800b586:	fa01 f605 	lsl.w	r6, r1, r5
 800b58a:	1d72      	adds	r2, r6, #5
 800b58c:	0092      	lsls	r2, r2, #2
 800b58e:	4620      	mov	r0, r4
 800b590:	f000 fc9a 	bl	800bec8 <_calloc_r>
 800b594:	b160      	cbz	r0, 800b5b0 <_Balloc+0x64>
 800b596:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b59a:	e00e      	b.n	800b5ba <_Balloc+0x6e>
 800b59c:	2221      	movs	r2, #33	; 0x21
 800b59e:	2104      	movs	r1, #4
 800b5a0:	4620      	mov	r0, r4
 800b5a2:	f000 fc91 	bl	800bec8 <_calloc_r>
 800b5a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b5a8:	60f0      	str	r0, [r6, #12]
 800b5aa:	68db      	ldr	r3, [r3, #12]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d1e4      	bne.n	800b57a <_Balloc+0x2e>
 800b5b0:	2000      	movs	r0, #0
 800b5b2:	bd70      	pop	{r4, r5, r6, pc}
 800b5b4:	6802      	ldr	r2, [r0, #0]
 800b5b6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b5c0:	e7f7      	b.n	800b5b2 <_Balloc+0x66>
 800b5c2:	bf00      	nop
 800b5c4:	0800e906 	.word	0x0800e906
 800b5c8:	0800ea04 	.word	0x0800ea04

0800b5cc <_Bfree>:
 800b5cc:	b570      	push	{r4, r5, r6, lr}
 800b5ce:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b5d0:	4605      	mov	r5, r0
 800b5d2:	460c      	mov	r4, r1
 800b5d4:	b976      	cbnz	r6, 800b5f4 <_Bfree+0x28>
 800b5d6:	2010      	movs	r0, #16
 800b5d8:	f7ff ff90 	bl	800b4fc <malloc>
 800b5dc:	4602      	mov	r2, r0
 800b5de:	6268      	str	r0, [r5, #36]	; 0x24
 800b5e0:	b920      	cbnz	r0, 800b5ec <_Bfree+0x20>
 800b5e2:	4b09      	ldr	r3, [pc, #36]	; (800b608 <_Bfree+0x3c>)
 800b5e4:	4809      	ldr	r0, [pc, #36]	; (800b60c <_Bfree+0x40>)
 800b5e6:	218a      	movs	r1, #138	; 0x8a
 800b5e8:	f000 fefc 	bl	800c3e4 <__assert_func>
 800b5ec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b5f0:	6006      	str	r6, [r0, #0]
 800b5f2:	60c6      	str	r6, [r0, #12]
 800b5f4:	b13c      	cbz	r4, 800b606 <_Bfree+0x3a>
 800b5f6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b5f8:	6862      	ldr	r2, [r4, #4]
 800b5fa:	68db      	ldr	r3, [r3, #12]
 800b5fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b600:	6021      	str	r1, [r4, #0]
 800b602:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b606:	bd70      	pop	{r4, r5, r6, pc}
 800b608:	0800e906 	.word	0x0800e906
 800b60c:	0800ea04 	.word	0x0800ea04

0800b610 <__multadd>:
 800b610:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b614:	690d      	ldr	r5, [r1, #16]
 800b616:	4607      	mov	r7, r0
 800b618:	460c      	mov	r4, r1
 800b61a:	461e      	mov	r6, r3
 800b61c:	f101 0c14 	add.w	ip, r1, #20
 800b620:	2000      	movs	r0, #0
 800b622:	f8dc 3000 	ldr.w	r3, [ip]
 800b626:	b299      	uxth	r1, r3
 800b628:	fb02 6101 	mla	r1, r2, r1, r6
 800b62c:	0c1e      	lsrs	r6, r3, #16
 800b62e:	0c0b      	lsrs	r3, r1, #16
 800b630:	fb02 3306 	mla	r3, r2, r6, r3
 800b634:	b289      	uxth	r1, r1
 800b636:	3001      	adds	r0, #1
 800b638:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b63c:	4285      	cmp	r5, r0
 800b63e:	f84c 1b04 	str.w	r1, [ip], #4
 800b642:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b646:	dcec      	bgt.n	800b622 <__multadd+0x12>
 800b648:	b30e      	cbz	r6, 800b68e <__multadd+0x7e>
 800b64a:	68a3      	ldr	r3, [r4, #8]
 800b64c:	42ab      	cmp	r3, r5
 800b64e:	dc19      	bgt.n	800b684 <__multadd+0x74>
 800b650:	6861      	ldr	r1, [r4, #4]
 800b652:	4638      	mov	r0, r7
 800b654:	3101      	adds	r1, #1
 800b656:	f7ff ff79 	bl	800b54c <_Balloc>
 800b65a:	4680      	mov	r8, r0
 800b65c:	b928      	cbnz	r0, 800b66a <__multadd+0x5a>
 800b65e:	4602      	mov	r2, r0
 800b660:	4b0c      	ldr	r3, [pc, #48]	; (800b694 <__multadd+0x84>)
 800b662:	480d      	ldr	r0, [pc, #52]	; (800b698 <__multadd+0x88>)
 800b664:	21b5      	movs	r1, #181	; 0xb5
 800b666:	f000 febd 	bl	800c3e4 <__assert_func>
 800b66a:	6922      	ldr	r2, [r4, #16]
 800b66c:	3202      	adds	r2, #2
 800b66e:	f104 010c 	add.w	r1, r4, #12
 800b672:	0092      	lsls	r2, r2, #2
 800b674:	300c      	adds	r0, #12
 800b676:	f7ff ff5b 	bl	800b530 <memcpy>
 800b67a:	4621      	mov	r1, r4
 800b67c:	4638      	mov	r0, r7
 800b67e:	f7ff ffa5 	bl	800b5cc <_Bfree>
 800b682:	4644      	mov	r4, r8
 800b684:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b688:	3501      	adds	r5, #1
 800b68a:	615e      	str	r6, [r3, #20]
 800b68c:	6125      	str	r5, [r4, #16]
 800b68e:	4620      	mov	r0, r4
 800b690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b694:	0800e978 	.word	0x0800e978
 800b698:	0800ea04 	.word	0x0800ea04

0800b69c <__s2b>:
 800b69c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6a0:	460c      	mov	r4, r1
 800b6a2:	4615      	mov	r5, r2
 800b6a4:	461f      	mov	r7, r3
 800b6a6:	2209      	movs	r2, #9
 800b6a8:	3308      	adds	r3, #8
 800b6aa:	4606      	mov	r6, r0
 800b6ac:	fb93 f3f2 	sdiv	r3, r3, r2
 800b6b0:	2100      	movs	r1, #0
 800b6b2:	2201      	movs	r2, #1
 800b6b4:	429a      	cmp	r2, r3
 800b6b6:	db09      	blt.n	800b6cc <__s2b+0x30>
 800b6b8:	4630      	mov	r0, r6
 800b6ba:	f7ff ff47 	bl	800b54c <_Balloc>
 800b6be:	b940      	cbnz	r0, 800b6d2 <__s2b+0x36>
 800b6c0:	4602      	mov	r2, r0
 800b6c2:	4b19      	ldr	r3, [pc, #100]	; (800b728 <__s2b+0x8c>)
 800b6c4:	4819      	ldr	r0, [pc, #100]	; (800b72c <__s2b+0x90>)
 800b6c6:	21ce      	movs	r1, #206	; 0xce
 800b6c8:	f000 fe8c 	bl	800c3e4 <__assert_func>
 800b6cc:	0052      	lsls	r2, r2, #1
 800b6ce:	3101      	adds	r1, #1
 800b6d0:	e7f0      	b.n	800b6b4 <__s2b+0x18>
 800b6d2:	9b08      	ldr	r3, [sp, #32]
 800b6d4:	6143      	str	r3, [r0, #20]
 800b6d6:	2d09      	cmp	r5, #9
 800b6d8:	f04f 0301 	mov.w	r3, #1
 800b6dc:	6103      	str	r3, [r0, #16]
 800b6de:	dd16      	ble.n	800b70e <__s2b+0x72>
 800b6e0:	f104 0909 	add.w	r9, r4, #9
 800b6e4:	46c8      	mov	r8, r9
 800b6e6:	442c      	add	r4, r5
 800b6e8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b6ec:	4601      	mov	r1, r0
 800b6ee:	3b30      	subs	r3, #48	; 0x30
 800b6f0:	220a      	movs	r2, #10
 800b6f2:	4630      	mov	r0, r6
 800b6f4:	f7ff ff8c 	bl	800b610 <__multadd>
 800b6f8:	45a0      	cmp	r8, r4
 800b6fa:	d1f5      	bne.n	800b6e8 <__s2b+0x4c>
 800b6fc:	f1a5 0408 	sub.w	r4, r5, #8
 800b700:	444c      	add	r4, r9
 800b702:	1b2d      	subs	r5, r5, r4
 800b704:	1963      	adds	r3, r4, r5
 800b706:	42bb      	cmp	r3, r7
 800b708:	db04      	blt.n	800b714 <__s2b+0x78>
 800b70a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b70e:	340a      	adds	r4, #10
 800b710:	2509      	movs	r5, #9
 800b712:	e7f6      	b.n	800b702 <__s2b+0x66>
 800b714:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b718:	4601      	mov	r1, r0
 800b71a:	3b30      	subs	r3, #48	; 0x30
 800b71c:	220a      	movs	r2, #10
 800b71e:	4630      	mov	r0, r6
 800b720:	f7ff ff76 	bl	800b610 <__multadd>
 800b724:	e7ee      	b.n	800b704 <__s2b+0x68>
 800b726:	bf00      	nop
 800b728:	0800e978 	.word	0x0800e978
 800b72c:	0800ea04 	.word	0x0800ea04

0800b730 <__hi0bits>:
 800b730:	0c03      	lsrs	r3, r0, #16
 800b732:	041b      	lsls	r3, r3, #16
 800b734:	b9d3      	cbnz	r3, 800b76c <__hi0bits+0x3c>
 800b736:	0400      	lsls	r0, r0, #16
 800b738:	2310      	movs	r3, #16
 800b73a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b73e:	bf04      	itt	eq
 800b740:	0200      	lsleq	r0, r0, #8
 800b742:	3308      	addeq	r3, #8
 800b744:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b748:	bf04      	itt	eq
 800b74a:	0100      	lsleq	r0, r0, #4
 800b74c:	3304      	addeq	r3, #4
 800b74e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b752:	bf04      	itt	eq
 800b754:	0080      	lsleq	r0, r0, #2
 800b756:	3302      	addeq	r3, #2
 800b758:	2800      	cmp	r0, #0
 800b75a:	db05      	blt.n	800b768 <__hi0bits+0x38>
 800b75c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b760:	f103 0301 	add.w	r3, r3, #1
 800b764:	bf08      	it	eq
 800b766:	2320      	moveq	r3, #32
 800b768:	4618      	mov	r0, r3
 800b76a:	4770      	bx	lr
 800b76c:	2300      	movs	r3, #0
 800b76e:	e7e4      	b.n	800b73a <__hi0bits+0xa>

0800b770 <__lo0bits>:
 800b770:	6803      	ldr	r3, [r0, #0]
 800b772:	f013 0207 	ands.w	r2, r3, #7
 800b776:	4601      	mov	r1, r0
 800b778:	d00b      	beq.n	800b792 <__lo0bits+0x22>
 800b77a:	07da      	lsls	r2, r3, #31
 800b77c:	d423      	bmi.n	800b7c6 <__lo0bits+0x56>
 800b77e:	0798      	lsls	r0, r3, #30
 800b780:	bf49      	itett	mi
 800b782:	085b      	lsrmi	r3, r3, #1
 800b784:	089b      	lsrpl	r3, r3, #2
 800b786:	2001      	movmi	r0, #1
 800b788:	600b      	strmi	r3, [r1, #0]
 800b78a:	bf5c      	itt	pl
 800b78c:	600b      	strpl	r3, [r1, #0]
 800b78e:	2002      	movpl	r0, #2
 800b790:	4770      	bx	lr
 800b792:	b298      	uxth	r0, r3
 800b794:	b9a8      	cbnz	r0, 800b7c2 <__lo0bits+0x52>
 800b796:	0c1b      	lsrs	r3, r3, #16
 800b798:	2010      	movs	r0, #16
 800b79a:	b2da      	uxtb	r2, r3
 800b79c:	b90a      	cbnz	r2, 800b7a2 <__lo0bits+0x32>
 800b79e:	3008      	adds	r0, #8
 800b7a0:	0a1b      	lsrs	r3, r3, #8
 800b7a2:	071a      	lsls	r2, r3, #28
 800b7a4:	bf04      	itt	eq
 800b7a6:	091b      	lsreq	r3, r3, #4
 800b7a8:	3004      	addeq	r0, #4
 800b7aa:	079a      	lsls	r2, r3, #30
 800b7ac:	bf04      	itt	eq
 800b7ae:	089b      	lsreq	r3, r3, #2
 800b7b0:	3002      	addeq	r0, #2
 800b7b2:	07da      	lsls	r2, r3, #31
 800b7b4:	d403      	bmi.n	800b7be <__lo0bits+0x4e>
 800b7b6:	085b      	lsrs	r3, r3, #1
 800b7b8:	f100 0001 	add.w	r0, r0, #1
 800b7bc:	d005      	beq.n	800b7ca <__lo0bits+0x5a>
 800b7be:	600b      	str	r3, [r1, #0]
 800b7c0:	4770      	bx	lr
 800b7c2:	4610      	mov	r0, r2
 800b7c4:	e7e9      	b.n	800b79a <__lo0bits+0x2a>
 800b7c6:	2000      	movs	r0, #0
 800b7c8:	4770      	bx	lr
 800b7ca:	2020      	movs	r0, #32
 800b7cc:	4770      	bx	lr
	...

0800b7d0 <__i2b>:
 800b7d0:	b510      	push	{r4, lr}
 800b7d2:	460c      	mov	r4, r1
 800b7d4:	2101      	movs	r1, #1
 800b7d6:	f7ff feb9 	bl	800b54c <_Balloc>
 800b7da:	4602      	mov	r2, r0
 800b7dc:	b928      	cbnz	r0, 800b7ea <__i2b+0x1a>
 800b7de:	4b05      	ldr	r3, [pc, #20]	; (800b7f4 <__i2b+0x24>)
 800b7e0:	4805      	ldr	r0, [pc, #20]	; (800b7f8 <__i2b+0x28>)
 800b7e2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b7e6:	f000 fdfd 	bl	800c3e4 <__assert_func>
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	6144      	str	r4, [r0, #20]
 800b7ee:	6103      	str	r3, [r0, #16]
 800b7f0:	bd10      	pop	{r4, pc}
 800b7f2:	bf00      	nop
 800b7f4:	0800e978 	.word	0x0800e978
 800b7f8:	0800ea04 	.word	0x0800ea04

0800b7fc <__multiply>:
 800b7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b800:	4691      	mov	r9, r2
 800b802:	690a      	ldr	r2, [r1, #16]
 800b804:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b808:	429a      	cmp	r2, r3
 800b80a:	bfb8      	it	lt
 800b80c:	460b      	movlt	r3, r1
 800b80e:	460c      	mov	r4, r1
 800b810:	bfbc      	itt	lt
 800b812:	464c      	movlt	r4, r9
 800b814:	4699      	movlt	r9, r3
 800b816:	6927      	ldr	r7, [r4, #16]
 800b818:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b81c:	68a3      	ldr	r3, [r4, #8]
 800b81e:	6861      	ldr	r1, [r4, #4]
 800b820:	eb07 060a 	add.w	r6, r7, sl
 800b824:	42b3      	cmp	r3, r6
 800b826:	b085      	sub	sp, #20
 800b828:	bfb8      	it	lt
 800b82a:	3101      	addlt	r1, #1
 800b82c:	f7ff fe8e 	bl	800b54c <_Balloc>
 800b830:	b930      	cbnz	r0, 800b840 <__multiply+0x44>
 800b832:	4602      	mov	r2, r0
 800b834:	4b44      	ldr	r3, [pc, #272]	; (800b948 <__multiply+0x14c>)
 800b836:	4845      	ldr	r0, [pc, #276]	; (800b94c <__multiply+0x150>)
 800b838:	f240 115d 	movw	r1, #349	; 0x15d
 800b83c:	f000 fdd2 	bl	800c3e4 <__assert_func>
 800b840:	f100 0514 	add.w	r5, r0, #20
 800b844:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b848:	462b      	mov	r3, r5
 800b84a:	2200      	movs	r2, #0
 800b84c:	4543      	cmp	r3, r8
 800b84e:	d321      	bcc.n	800b894 <__multiply+0x98>
 800b850:	f104 0314 	add.w	r3, r4, #20
 800b854:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b858:	f109 0314 	add.w	r3, r9, #20
 800b85c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b860:	9202      	str	r2, [sp, #8]
 800b862:	1b3a      	subs	r2, r7, r4
 800b864:	3a15      	subs	r2, #21
 800b866:	f022 0203 	bic.w	r2, r2, #3
 800b86a:	3204      	adds	r2, #4
 800b86c:	f104 0115 	add.w	r1, r4, #21
 800b870:	428f      	cmp	r7, r1
 800b872:	bf38      	it	cc
 800b874:	2204      	movcc	r2, #4
 800b876:	9201      	str	r2, [sp, #4]
 800b878:	9a02      	ldr	r2, [sp, #8]
 800b87a:	9303      	str	r3, [sp, #12]
 800b87c:	429a      	cmp	r2, r3
 800b87e:	d80c      	bhi.n	800b89a <__multiply+0x9e>
 800b880:	2e00      	cmp	r6, #0
 800b882:	dd03      	ble.n	800b88c <__multiply+0x90>
 800b884:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d05a      	beq.n	800b942 <__multiply+0x146>
 800b88c:	6106      	str	r6, [r0, #16]
 800b88e:	b005      	add	sp, #20
 800b890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b894:	f843 2b04 	str.w	r2, [r3], #4
 800b898:	e7d8      	b.n	800b84c <__multiply+0x50>
 800b89a:	f8b3 a000 	ldrh.w	sl, [r3]
 800b89e:	f1ba 0f00 	cmp.w	sl, #0
 800b8a2:	d024      	beq.n	800b8ee <__multiply+0xf2>
 800b8a4:	f104 0e14 	add.w	lr, r4, #20
 800b8a8:	46a9      	mov	r9, r5
 800b8aa:	f04f 0c00 	mov.w	ip, #0
 800b8ae:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b8b2:	f8d9 1000 	ldr.w	r1, [r9]
 800b8b6:	fa1f fb82 	uxth.w	fp, r2
 800b8ba:	b289      	uxth	r1, r1
 800b8bc:	fb0a 110b 	mla	r1, sl, fp, r1
 800b8c0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b8c4:	f8d9 2000 	ldr.w	r2, [r9]
 800b8c8:	4461      	add	r1, ip
 800b8ca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b8ce:	fb0a c20b 	mla	r2, sl, fp, ip
 800b8d2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b8d6:	b289      	uxth	r1, r1
 800b8d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b8dc:	4577      	cmp	r7, lr
 800b8de:	f849 1b04 	str.w	r1, [r9], #4
 800b8e2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b8e6:	d8e2      	bhi.n	800b8ae <__multiply+0xb2>
 800b8e8:	9a01      	ldr	r2, [sp, #4]
 800b8ea:	f845 c002 	str.w	ip, [r5, r2]
 800b8ee:	9a03      	ldr	r2, [sp, #12]
 800b8f0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b8f4:	3304      	adds	r3, #4
 800b8f6:	f1b9 0f00 	cmp.w	r9, #0
 800b8fa:	d020      	beq.n	800b93e <__multiply+0x142>
 800b8fc:	6829      	ldr	r1, [r5, #0]
 800b8fe:	f104 0c14 	add.w	ip, r4, #20
 800b902:	46ae      	mov	lr, r5
 800b904:	f04f 0a00 	mov.w	sl, #0
 800b908:	f8bc b000 	ldrh.w	fp, [ip]
 800b90c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b910:	fb09 220b 	mla	r2, r9, fp, r2
 800b914:	4492      	add	sl, r2
 800b916:	b289      	uxth	r1, r1
 800b918:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b91c:	f84e 1b04 	str.w	r1, [lr], #4
 800b920:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b924:	f8be 1000 	ldrh.w	r1, [lr]
 800b928:	0c12      	lsrs	r2, r2, #16
 800b92a:	fb09 1102 	mla	r1, r9, r2, r1
 800b92e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b932:	4567      	cmp	r7, ip
 800b934:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b938:	d8e6      	bhi.n	800b908 <__multiply+0x10c>
 800b93a:	9a01      	ldr	r2, [sp, #4]
 800b93c:	50a9      	str	r1, [r5, r2]
 800b93e:	3504      	adds	r5, #4
 800b940:	e79a      	b.n	800b878 <__multiply+0x7c>
 800b942:	3e01      	subs	r6, #1
 800b944:	e79c      	b.n	800b880 <__multiply+0x84>
 800b946:	bf00      	nop
 800b948:	0800e978 	.word	0x0800e978
 800b94c:	0800ea04 	.word	0x0800ea04

0800b950 <__pow5mult>:
 800b950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b954:	4615      	mov	r5, r2
 800b956:	f012 0203 	ands.w	r2, r2, #3
 800b95a:	4606      	mov	r6, r0
 800b95c:	460f      	mov	r7, r1
 800b95e:	d007      	beq.n	800b970 <__pow5mult+0x20>
 800b960:	4c25      	ldr	r4, [pc, #148]	; (800b9f8 <__pow5mult+0xa8>)
 800b962:	3a01      	subs	r2, #1
 800b964:	2300      	movs	r3, #0
 800b966:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b96a:	f7ff fe51 	bl	800b610 <__multadd>
 800b96e:	4607      	mov	r7, r0
 800b970:	10ad      	asrs	r5, r5, #2
 800b972:	d03d      	beq.n	800b9f0 <__pow5mult+0xa0>
 800b974:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b976:	b97c      	cbnz	r4, 800b998 <__pow5mult+0x48>
 800b978:	2010      	movs	r0, #16
 800b97a:	f7ff fdbf 	bl	800b4fc <malloc>
 800b97e:	4602      	mov	r2, r0
 800b980:	6270      	str	r0, [r6, #36]	; 0x24
 800b982:	b928      	cbnz	r0, 800b990 <__pow5mult+0x40>
 800b984:	4b1d      	ldr	r3, [pc, #116]	; (800b9fc <__pow5mult+0xac>)
 800b986:	481e      	ldr	r0, [pc, #120]	; (800ba00 <__pow5mult+0xb0>)
 800b988:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b98c:	f000 fd2a 	bl	800c3e4 <__assert_func>
 800b990:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b994:	6004      	str	r4, [r0, #0]
 800b996:	60c4      	str	r4, [r0, #12]
 800b998:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b99c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b9a0:	b94c      	cbnz	r4, 800b9b6 <__pow5mult+0x66>
 800b9a2:	f240 2171 	movw	r1, #625	; 0x271
 800b9a6:	4630      	mov	r0, r6
 800b9a8:	f7ff ff12 	bl	800b7d0 <__i2b>
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	f8c8 0008 	str.w	r0, [r8, #8]
 800b9b2:	4604      	mov	r4, r0
 800b9b4:	6003      	str	r3, [r0, #0]
 800b9b6:	f04f 0900 	mov.w	r9, #0
 800b9ba:	07eb      	lsls	r3, r5, #31
 800b9bc:	d50a      	bpl.n	800b9d4 <__pow5mult+0x84>
 800b9be:	4639      	mov	r1, r7
 800b9c0:	4622      	mov	r2, r4
 800b9c2:	4630      	mov	r0, r6
 800b9c4:	f7ff ff1a 	bl	800b7fc <__multiply>
 800b9c8:	4639      	mov	r1, r7
 800b9ca:	4680      	mov	r8, r0
 800b9cc:	4630      	mov	r0, r6
 800b9ce:	f7ff fdfd 	bl	800b5cc <_Bfree>
 800b9d2:	4647      	mov	r7, r8
 800b9d4:	106d      	asrs	r5, r5, #1
 800b9d6:	d00b      	beq.n	800b9f0 <__pow5mult+0xa0>
 800b9d8:	6820      	ldr	r0, [r4, #0]
 800b9da:	b938      	cbnz	r0, 800b9ec <__pow5mult+0x9c>
 800b9dc:	4622      	mov	r2, r4
 800b9de:	4621      	mov	r1, r4
 800b9e0:	4630      	mov	r0, r6
 800b9e2:	f7ff ff0b 	bl	800b7fc <__multiply>
 800b9e6:	6020      	str	r0, [r4, #0]
 800b9e8:	f8c0 9000 	str.w	r9, [r0]
 800b9ec:	4604      	mov	r4, r0
 800b9ee:	e7e4      	b.n	800b9ba <__pow5mult+0x6a>
 800b9f0:	4638      	mov	r0, r7
 800b9f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b9f6:	bf00      	nop
 800b9f8:	0800eb50 	.word	0x0800eb50
 800b9fc:	0800e906 	.word	0x0800e906
 800ba00:	0800ea04 	.word	0x0800ea04

0800ba04 <__lshift>:
 800ba04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba08:	460c      	mov	r4, r1
 800ba0a:	6849      	ldr	r1, [r1, #4]
 800ba0c:	6923      	ldr	r3, [r4, #16]
 800ba0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ba12:	68a3      	ldr	r3, [r4, #8]
 800ba14:	4607      	mov	r7, r0
 800ba16:	4691      	mov	r9, r2
 800ba18:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ba1c:	f108 0601 	add.w	r6, r8, #1
 800ba20:	42b3      	cmp	r3, r6
 800ba22:	db0b      	blt.n	800ba3c <__lshift+0x38>
 800ba24:	4638      	mov	r0, r7
 800ba26:	f7ff fd91 	bl	800b54c <_Balloc>
 800ba2a:	4605      	mov	r5, r0
 800ba2c:	b948      	cbnz	r0, 800ba42 <__lshift+0x3e>
 800ba2e:	4602      	mov	r2, r0
 800ba30:	4b2a      	ldr	r3, [pc, #168]	; (800badc <__lshift+0xd8>)
 800ba32:	482b      	ldr	r0, [pc, #172]	; (800bae0 <__lshift+0xdc>)
 800ba34:	f240 11d9 	movw	r1, #473	; 0x1d9
 800ba38:	f000 fcd4 	bl	800c3e4 <__assert_func>
 800ba3c:	3101      	adds	r1, #1
 800ba3e:	005b      	lsls	r3, r3, #1
 800ba40:	e7ee      	b.n	800ba20 <__lshift+0x1c>
 800ba42:	2300      	movs	r3, #0
 800ba44:	f100 0114 	add.w	r1, r0, #20
 800ba48:	f100 0210 	add.w	r2, r0, #16
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	4553      	cmp	r3, sl
 800ba50:	db37      	blt.n	800bac2 <__lshift+0xbe>
 800ba52:	6920      	ldr	r0, [r4, #16]
 800ba54:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ba58:	f104 0314 	add.w	r3, r4, #20
 800ba5c:	f019 091f 	ands.w	r9, r9, #31
 800ba60:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ba64:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800ba68:	d02f      	beq.n	800baca <__lshift+0xc6>
 800ba6a:	f1c9 0e20 	rsb	lr, r9, #32
 800ba6e:	468a      	mov	sl, r1
 800ba70:	f04f 0c00 	mov.w	ip, #0
 800ba74:	681a      	ldr	r2, [r3, #0]
 800ba76:	fa02 f209 	lsl.w	r2, r2, r9
 800ba7a:	ea42 020c 	orr.w	r2, r2, ip
 800ba7e:	f84a 2b04 	str.w	r2, [sl], #4
 800ba82:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba86:	4298      	cmp	r0, r3
 800ba88:	fa22 fc0e 	lsr.w	ip, r2, lr
 800ba8c:	d8f2      	bhi.n	800ba74 <__lshift+0x70>
 800ba8e:	1b03      	subs	r3, r0, r4
 800ba90:	3b15      	subs	r3, #21
 800ba92:	f023 0303 	bic.w	r3, r3, #3
 800ba96:	3304      	adds	r3, #4
 800ba98:	f104 0215 	add.w	r2, r4, #21
 800ba9c:	4290      	cmp	r0, r2
 800ba9e:	bf38      	it	cc
 800baa0:	2304      	movcc	r3, #4
 800baa2:	f841 c003 	str.w	ip, [r1, r3]
 800baa6:	f1bc 0f00 	cmp.w	ip, #0
 800baaa:	d001      	beq.n	800bab0 <__lshift+0xac>
 800baac:	f108 0602 	add.w	r6, r8, #2
 800bab0:	3e01      	subs	r6, #1
 800bab2:	4638      	mov	r0, r7
 800bab4:	612e      	str	r6, [r5, #16]
 800bab6:	4621      	mov	r1, r4
 800bab8:	f7ff fd88 	bl	800b5cc <_Bfree>
 800babc:	4628      	mov	r0, r5
 800babe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bac2:	f842 0f04 	str.w	r0, [r2, #4]!
 800bac6:	3301      	adds	r3, #1
 800bac8:	e7c1      	b.n	800ba4e <__lshift+0x4a>
 800baca:	3904      	subs	r1, #4
 800bacc:	f853 2b04 	ldr.w	r2, [r3], #4
 800bad0:	f841 2f04 	str.w	r2, [r1, #4]!
 800bad4:	4298      	cmp	r0, r3
 800bad6:	d8f9      	bhi.n	800bacc <__lshift+0xc8>
 800bad8:	e7ea      	b.n	800bab0 <__lshift+0xac>
 800bada:	bf00      	nop
 800badc:	0800e978 	.word	0x0800e978
 800bae0:	0800ea04 	.word	0x0800ea04

0800bae4 <__mcmp>:
 800bae4:	b530      	push	{r4, r5, lr}
 800bae6:	6902      	ldr	r2, [r0, #16]
 800bae8:	690c      	ldr	r4, [r1, #16]
 800baea:	1b12      	subs	r2, r2, r4
 800baec:	d10e      	bne.n	800bb0c <__mcmp+0x28>
 800baee:	f100 0314 	add.w	r3, r0, #20
 800baf2:	3114      	adds	r1, #20
 800baf4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800baf8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bafc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bb00:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bb04:	42a5      	cmp	r5, r4
 800bb06:	d003      	beq.n	800bb10 <__mcmp+0x2c>
 800bb08:	d305      	bcc.n	800bb16 <__mcmp+0x32>
 800bb0a:	2201      	movs	r2, #1
 800bb0c:	4610      	mov	r0, r2
 800bb0e:	bd30      	pop	{r4, r5, pc}
 800bb10:	4283      	cmp	r3, r0
 800bb12:	d3f3      	bcc.n	800bafc <__mcmp+0x18>
 800bb14:	e7fa      	b.n	800bb0c <__mcmp+0x28>
 800bb16:	f04f 32ff 	mov.w	r2, #4294967295
 800bb1a:	e7f7      	b.n	800bb0c <__mcmp+0x28>

0800bb1c <__mdiff>:
 800bb1c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb20:	460c      	mov	r4, r1
 800bb22:	4606      	mov	r6, r0
 800bb24:	4611      	mov	r1, r2
 800bb26:	4620      	mov	r0, r4
 800bb28:	4690      	mov	r8, r2
 800bb2a:	f7ff ffdb 	bl	800bae4 <__mcmp>
 800bb2e:	1e05      	subs	r5, r0, #0
 800bb30:	d110      	bne.n	800bb54 <__mdiff+0x38>
 800bb32:	4629      	mov	r1, r5
 800bb34:	4630      	mov	r0, r6
 800bb36:	f7ff fd09 	bl	800b54c <_Balloc>
 800bb3a:	b930      	cbnz	r0, 800bb4a <__mdiff+0x2e>
 800bb3c:	4b3a      	ldr	r3, [pc, #232]	; (800bc28 <__mdiff+0x10c>)
 800bb3e:	4602      	mov	r2, r0
 800bb40:	f240 2132 	movw	r1, #562	; 0x232
 800bb44:	4839      	ldr	r0, [pc, #228]	; (800bc2c <__mdiff+0x110>)
 800bb46:	f000 fc4d 	bl	800c3e4 <__assert_func>
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bb50:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb54:	bfa4      	itt	ge
 800bb56:	4643      	movge	r3, r8
 800bb58:	46a0      	movge	r8, r4
 800bb5a:	4630      	mov	r0, r6
 800bb5c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bb60:	bfa6      	itte	ge
 800bb62:	461c      	movge	r4, r3
 800bb64:	2500      	movge	r5, #0
 800bb66:	2501      	movlt	r5, #1
 800bb68:	f7ff fcf0 	bl	800b54c <_Balloc>
 800bb6c:	b920      	cbnz	r0, 800bb78 <__mdiff+0x5c>
 800bb6e:	4b2e      	ldr	r3, [pc, #184]	; (800bc28 <__mdiff+0x10c>)
 800bb70:	4602      	mov	r2, r0
 800bb72:	f44f 7110 	mov.w	r1, #576	; 0x240
 800bb76:	e7e5      	b.n	800bb44 <__mdiff+0x28>
 800bb78:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bb7c:	6926      	ldr	r6, [r4, #16]
 800bb7e:	60c5      	str	r5, [r0, #12]
 800bb80:	f104 0914 	add.w	r9, r4, #20
 800bb84:	f108 0514 	add.w	r5, r8, #20
 800bb88:	f100 0e14 	add.w	lr, r0, #20
 800bb8c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bb90:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bb94:	f108 0210 	add.w	r2, r8, #16
 800bb98:	46f2      	mov	sl, lr
 800bb9a:	2100      	movs	r1, #0
 800bb9c:	f859 3b04 	ldr.w	r3, [r9], #4
 800bba0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bba4:	fa1f f883 	uxth.w	r8, r3
 800bba8:	fa11 f18b 	uxtah	r1, r1, fp
 800bbac:	0c1b      	lsrs	r3, r3, #16
 800bbae:	eba1 0808 	sub.w	r8, r1, r8
 800bbb2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bbb6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bbba:	fa1f f888 	uxth.w	r8, r8
 800bbbe:	1419      	asrs	r1, r3, #16
 800bbc0:	454e      	cmp	r6, r9
 800bbc2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bbc6:	f84a 3b04 	str.w	r3, [sl], #4
 800bbca:	d8e7      	bhi.n	800bb9c <__mdiff+0x80>
 800bbcc:	1b33      	subs	r3, r6, r4
 800bbce:	3b15      	subs	r3, #21
 800bbd0:	f023 0303 	bic.w	r3, r3, #3
 800bbd4:	3304      	adds	r3, #4
 800bbd6:	3415      	adds	r4, #21
 800bbd8:	42a6      	cmp	r6, r4
 800bbda:	bf38      	it	cc
 800bbdc:	2304      	movcc	r3, #4
 800bbde:	441d      	add	r5, r3
 800bbe0:	4473      	add	r3, lr
 800bbe2:	469e      	mov	lr, r3
 800bbe4:	462e      	mov	r6, r5
 800bbe6:	4566      	cmp	r6, ip
 800bbe8:	d30e      	bcc.n	800bc08 <__mdiff+0xec>
 800bbea:	f10c 0203 	add.w	r2, ip, #3
 800bbee:	1b52      	subs	r2, r2, r5
 800bbf0:	f022 0203 	bic.w	r2, r2, #3
 800bbf4:	3d03      	subs	r5, #3
 800bbf6:	45ac      	cmp	ip, r5
 800bbf8:	bf38      	it	cc
 800bbfa:	2200      	movcc	r2, #0
 800bbfc:	441a      	add	r2, r3
 800bbfe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800bc02:	b17b      	cbz	r3, 800bc24 <__mdiff+0x108>
 800bc04:	6107      	str	r7, [r0, #16]
 800bc06:	e7a3      	b.n	800bb50 <__mdiff+0x34>
 800bc08:	f856 8b04 	ldr.w	r8, [r6], #4
 800bc0c:	fa11 f288 	uxtah	r2, r1, r8
 800bc10:	1414      	asrs	r4, r2, #16
 800bc12:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bc16:	b292      	uxth	r2, r2
 800bc18:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bc1c:	f84e 2b04 	str.w	r2, [lr], #4
 800bc20:	1421      	asrs	r1, r4, #16
 800bc22:	e7e0      	b.n	800bbe6 <__mdiff+0xca>
 800bc24:	3f01      	subs	r7, #1
 800bc26:	e7ea      	b.n	800bbfe <__mdiff+0xe2>
 800bc28:	0800e978 	.word	0x0800e978
 800bc2c:	0800ea04 	.word	0x0800ea04

0800bc30 <__ulp>:
 800bc30:	b082      	sub	sp, #8
 800bc32:	ed8d 0b00 	vstr	d0, [sp]
 800bc36:	9b01      	ldr	r3, [sp, #4]
 800bc38:	4912      	ldr	r1, [pc, #72]	; (800bc84 <__ulp+0x54>)
 800bc3a:	4019      	ands	r1, r3
 800bc3c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800bc40:	2900      	cmp	r1, #0
 800bc42:	dd05      	ble.n	800bc50 <__ulp+0x20>
 800bc44:	2200      	movs	r2, #0
 800bc46:	460b      	mov	r3, r1
 800bc48:	ec43 2b10 	vmov	d0, r2, r3
 800bc4c:	b002      	add	sp, #8
 800bc4e:	4770      	bx	lr
 800bc50:	4249      	negs	r1, r1
 800bc52:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800bc56:	ea4f 5021 	mov.w	r0, r1, asr #20
 800bc5a:	f04f 0200 	mov.w	r2, #0
 800bc5e:	f04f 0300 	mov.w	r3, #0
 800bc62:	da04      	bge.n	800bc6e <__ulp+0x3e>
 800bc64:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800bc68:	fa41 f300 	asr.w	r3, r1, r0
 800bc6c:	e7ec      	b.n	800bc48 <__ulp+0x18>
 800bc6e:	f1a0 0114 	sub.w	r1, r0, #20
 800bc72:	291e      	cmp	r1, #30
 800bc74:	bfda      	itte	le
 800bc76:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800bc7a:	fa20 f101 	lsrle.w	r1, r0, r1
 800bc7e:	2101      	movgt	r1, #1
 800bc80:	460a      	mov	r2, r1
 800bc82:	e7e1      	b.n	800bc48 <__ulp+0x18>
 800bc84:	7ff00000 	.word	0x7ff00000

0800bc88 <__b2d>:
 800bc88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc8a:	6905      	ldr	r5, [r0, #16]
 800bc8c:	f100 0714 	add.w	r7, r0, #20
 800bc90:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800bc94:	1f2e      	subs	r6, r5, #4
 800bc96:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bc9a:	4620      	mov	r0, r4
 800bc9c:	f7ff fd48 	bl	800b730 <__hi0bits>
 800bca0:	f1c0 0320 	rsb	r3, r0, #32
 800bca4:	280a      	cmp	r0, #10
 800bca6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800bd24 <__b2d+0x9c>
 800bcaa:	600b      	str	r3, [r1, #0]
 800bcac:	dc14      	bgt.n	800bcd8 <__b2d+0x50>
 800bcae:	f1c0 0e0b 	rsb	lr, r0, #11
 800bcb2:	fa24 f10e 	lsr.w	r1, r4, lr
 800bcb6:	42b7      	cmp	r7, r6
 800bcb8:	ea41 030c 	orr.w	r3, r1, ip
 800bcbc:	bf34      	ite	cc
 800bcbe:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bcc2:	2100      	movcs	r1, #0
 800bcc4:	3015      	adds	r0, #21
 800bcc6:	fa04 f000 	lsl.w	r0, r4, r0
 800bcca:	fa21 f10e 	lsr.w	r1, r1, lr
 800bcce:	ea40 0201 	orr.w	r2, r0, r1
 800bcd2:	ec43 2b10 	vmov	d0, r2, r3
 800bcd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcd8:	42b7      	cmp	r7, r6
 800bcda:	bf3a      	itte	cc
 800bcdc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800bce0:	f1a5 0608 	subcc.w	r6, r5, #8
 800bce4:	2100      	movcs	r1, #0
 800bce6:	380b      	subs	r0, #11
 800bce8:	d017      	beq.n	800bd1a <__b2d+0x92>
 800bcea:	f1c0 0c20 	rsb	ip, r0, #32
 800bcee:	fa04 f500 	lsl.w	r5, r4, r0
 800bcf2:	42be      	cmp	r6, r7
 800bcf4:	fa21 f40c 	lsr.w	r4, r1, ip
 800bcf8:	ea45 0504 	orr.w	r5, r5, r4
 800bcfc:	bf8c      	ite	hi
 800bcfe:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800bd02:	2400      	movls	r4, #0
 800bd04:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800bd08:	fa01 f000 	lsl.w	r0, r1, r0
 800bd0c:	fa24 f40c 	lsr.w	r4, r4, ip
 800bd10:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bd14:	ea40 0204 	orr.w	r2, r0, r4
 800bd18:	e7db      	b.n	800bcd2 <__b2d+0x4a>
 800bd1a:	ea44 030c 	orr.w	r3, r4, ip
 800bd1e:	460a      	mov	r2, r1
 800bd20:	e7d7      	b.n	800bcd2 <__b2d+0x4a>
 800bd22:	bf00      	nop
 800bd24:	3ff00000 	.word	0x3ff00000

0800bd28 <__d2b>:
 800bd28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd2c:	4689      	mov	r9, r1
 800bd2e:	2101      	movs	r1, #1
 800bd30:	ec57 6b10 	vmov	r6, r7, d0
 800bd34:	4690      	mov	r8, r2
 800bd36:	f7ff fc09 	bl	800b54c <_Balloc>
 800bd3a:	4604      	mov	r4, r0
 800bd3c:	b930      	cbnz	r0, 800bd4c <__d2b+0x24>
 800bd3e:	4602      	mov	r2, r0
 800bd40:	4b25      	ldr	r3, [pc, #148]	; (800bdd8 <__d2b+0xb0>)
 800bd42:	4826      	ldr	r0, [pc, #152]	; (800bddc <__d2b+0xb4>)
 800bd44:	f240 310a 	movw	r1, #778	; 0x30a
 800bd48:	f000 fb4c 	bl	800c3e4 <__assert_func>
 800bd4c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800bd50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bd54:	bb35      	cbnz	r5, 800bda4 <__d2b+0x7c>
 800bd56:	2e00      	cmp	r6, #0
 800bd58:	9301      	str	r3, [sp, #4]
 800bd5a:	d028      	beq.n	800bdae <__d2b+0x86>
 800bd5c:	4668      	mov	r0, sp
 800bd5e:	9600      	str	r6, [sp, #0]
 800bd60:	f7ff fd06 	bl	800b770 <__lo0bits>
 800bd64:	9900      	ldr	r1, [sp, #0]
 800bd66:	b300      	cbz	r0, 800bdaa <__d2b+0x82>
 800bd68:	9a01      	ldr	r2, [sp, #4]
 800bd6a:	f1c0 0320 	rsb	r3, r0, #32
 800bd6e:	fa02 f303 	lsl.w	r3, r2, r3
 800bd72:	430b      	orrs	r3, r1
 800bd74:	40c2      	lsrs	r2, r0
 800bd76:	6163      	str	r3, [r4, #20]
 800bd78:	9201      	str	r2, [sp, #4]
 800bd7a:	9b01      	ldr	r3, [sp, #4]
 800bd7c:	61a3      	str	r3, [r4, #24]
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	bf14      	ite	ne
 800bd82:	2202      	movne	r2, #2
 800bd84:	2201      	moveq	r2, #1
 800bd86:	6122      	str	r2, [r4, #16]
 800bd88:	b1d5      	cbz	r5, 800bdc0 <__d2b+0x98>
 800bd8a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bd8e:	4405      	add	r5, r0
 800bd90:	f8c9 5000 	str.w	r5, [r9]
 800bd94:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bd98:	f8c8 0000 	str.w	r0, [r8]
 800bd9c:	4620      	mov	r0, r4
 800bd9e:	b003      	add	sp, #12
 800bda0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bda4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bda8:	e7d5      	b.n	800bd56 <__d2b+0x2e>
 800bdaa:	6161      	str	r1, [r4, #20]
 800bdac:	e7e5      	b.n	800bd7a <__d2b+0x52>
 800bdae:	a801      	add	r0, sp, #4
 800bdb0:	f7ff fcde 	bl	800b770 <__lo0bits>
 800bdb4:	9b01      	ldr	r3, [sp, #4]
 800bdb6:	6163      	str	r3, [r4, #20]
 800bdb8:	2201      	movs	r2, #1
 800bdba:	6122      	str	r2, [r4, #16]
 800bdbc:	3020      	adds	r0, #32
 800bdbe:	e7e3      	b.n	800bd88 <__d2b+0x60>
 800bdc0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bdc4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bdc8:	f8c9 0000 	str.w	r0, [r9]
 800bdcc:	6918      	ldr	r0, [r3, #16]
 800bdce:	f7ff fcaf 	bl	800b730 <__hi0bits>
 800bdd2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bdd6:	e7df      	b.n	800bd98 <__d2b+0x70>
 800bdd8:	0800e978 	.word	0x0800e978
 800bddc:	0800ea04 	.word	0x0800ea04

0800bde0 <__ratio>:
 800bde0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bde4:	4688      	mov	r8, r1
 800bde6:	4669      	mov	r1, sp
 800bde8:	4681      	mov	r9, r0
 800bdea:	f7ff ff4d 	bl	800bc88 <__b2d>
 800bdee:	a901      	add	r1, sp, #4
 800bdf0:	4640      	mov	r0, r8
 800bdf2:	ec55 4b10 	vmov	r4, r5, d0
 800bdf6:	ee10 aa10 	vmov	sl, s0
 800bdfa:	f7ff ff45 	bl	800bc88 <__b2d>
 800bdfe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800be02:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800be06:	1a59      	subs	r1, r3, r1
 800be08:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be0c:	1ad3      	subs	r3, r2, r3
 800be0e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800be12:	ec57 6b10 	vmov	r6, r7, d0
 800be16:	2b00      	cmp	r3, #0
 800be18:	bfd6      	itet	le
 800be1a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800be1e:	462a      	movgt	r2, r5
 800be20:	463a      	movle	r2, r7
 800be22:	46ab      	mov	fp, r5
 800be24:	bfd6      	itet	le
 800be26:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800be2a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800be2e:	ee00 3a90 	vmovle	s1, r3
 800be32:	ec4b ab17 	vmov	d7, sl, fp
 800be36:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800be3a:	b003      	add	sp, #12
 800be3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800be40 <__copybits>:
 800be40:	3901      	subs	r1, #1
 800be42:	b570      	push	{r4, r5, r6, lr}
 800be44:	1149      	asrs	r1, r1, #5
 800be46:	6914      	ldr	r4, [r2, #16]
 800be48:	3101      	adds	r1, #1
 800be4a:	f102 0314 	add.w	r3, r2, #20
 800be4e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800be52:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800be56:	1f05      	subs	r5, r0, #4
 800be58:	42a3      	cmp	r3, r4
 800be5a:	d30c      	bcc.n	800be76 <__copybits+0x36>
 800be5c:	1aa3      	subs	r3, r4, r2
 800be5e:	3b11      	subs	r3, #17
 800be60:	f023 0303 	bic.w	r3, r3, #3
 800be64:	3211      	adds	r2, #17
 800be66:	42a2      	cmp	r2, r4
 800be68:	bf88      	it	hi
 800be6a:	2300      	movhi	r3, #0
 800be6c:	4418      	add	r0, r3
 800be6e:	2300      	movs	r3, #0
 800be70:	4288      	cmp	r0, r1
 800be72:	d305      	bcc.n	800be80 <__copybits+0x40>
 800be74:	bd70      	pop	{r4, r5, r6, pc}
 800be76:	f853 6b04 	ldr.w	r6, [r3], #4
 800be7a:	f845 6f04 	str.w	r6, [r5, #4]!
 800be7e:	e7eb      	b.n	800be58 <__copybits+0x18>
 800be80:	f840 3b04 	str.w	r3, [r0], #4
 800be84:	e7f4      	b.n	800be70 <__copybits+0x30>

0800be86 <__any_on>:
 800be86:	f100 0214 	add.w	r2, r0, #20
 800be8a:	6900      	ldr	r0, [r0, #16]
 800be8c:	114b      	asrs	r3, r1, #5
 800be8e:	4298      	cmp	r0, r3
 800be90:	b510      	push	{r4, lr}
 800be92:	db11      	blt.n	800beb8 <__any_on+0x32>
 800be94:	dd0a      	ble.n	800beac <__any_on+0x26>
 800be96:	f011 011f 	ands.w	r1, r1, #31
 800be9a:	d007      	beq.n	800beac <__any_on+0x26>
 800be9c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800bea0:	fa24 f001 	lsr.w	r0, r4, r1
 800bea4:	fa00 f101 	lsl.w	r1, r0, r1
 800bea8:	428c      	cmp	r4, r1
 800beaa:	d10b      	bne.n	800bec4 <__any_on+0x3e>
 800beac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800beb0:	4293      	cmp	r3, r2
 800beb2:	d803      	bhi.n	800bebc <__any_on+0x36>
 800beb4:	2000      	movs	r0, #0
 800beb6:	bd10      	pop	{r4, pc}
 800beb8:	4603      	mov	r3, r0
 800beba:	e7f7      	b.n	800beac <__any_on+0x26>
 800bebc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bec0:	2900      	cmp	r1, #0
 800bec2:	d0f5      	beq.n	800beb0 <__any_on+0x2a>
 800bec4:	2001      	movs	r0, #1
 800bec6:	e7f6      	b.n	800beb6 <__any_on+0x30>

0800bec8 <_calloc_r>:
 800bec8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800beca:	fba1 2402 	umull	r2, r4, r1, r2
 800bece:	b94c      	cbnz	r4, 800bee4 <_calloc_r+0x1c>
 800bed0:	4611      	mov	r1, r2
 800bed2:	9201      	str	r2, [sp, #4]
 800bed4:	f000 f87a 	bl	800bfcc <_malloc_r>
 800bed8:	9a01      	ldr	r2, [sp, #4]
 800beda:	4605      	mov	r5, r0
 800bedc:	b930      	cbnz	r0, 800beec <_calloc_r+0x24>
 800bede:	4628      	mov	r0, r5
 800bee0:	b003      	add	sp, #12
 800bee2:	bd30      	pop	{r4, r5, pc}
 800bee4:	220c      	movs	r2, #12
 800bee6:	6002      	str	r2, [r0, #0]
 800bee8:	2500      	movs	r5, #0
 800beea:	e7f8      	b.n	800bede <_calloc_r+0x16>
 800beec:	4621      	mov	r1, r4
 800beee:	f7fc fcc7 	bl	8008880 <memset>
 800bef2:	e7f4      	b.n	800bede <_calloc_r+0x16>

0800bef4 <_free_r>:
 800bef4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bef6:	2900      	cmp	r1, #0
 800bef8:	d044      	beq.n	800bf84 <_free_r+0x90>
 800befa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800befe:	9001      	str	r0, [sp, #4]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	f1a1 0404 	sub.w	r4, r1, #4
 800bf06:	bfb8      	it	lt
 800bf08:	18e4      	addlt	r4, r4, r3
 800bf0a:	f000 fab5 	bl	800c478 <__malloc_lock>
 800bf0e:	4a1e      	ldr	r2, [pc, #120]	; (800bf88 <_free_r+0x94>)
 800bf10:	9801      	ldr	r0, [sp, #4]
 800bf12:	6813      	ldr	r3, [r2, #0]
 800bf14:	b933      	cbnz	r3, 800bf24 <_free_r+0x30>
 800bf16:	6063      	str	r3, [r4, #4]
 800bf18:	6014      	str	r4, [r2, #0]
 800bf1a:	b003      	add	sp, #12
 800bf1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bf20:	f000 bab0 	b.w	800c484 <__malloc_unlock>
 800bf24:	42a3      	cmp	r3, r4
 800bf26:	d908      	bls.n	800bf3a <_free_r+0x46>
 800bf28:	6825      	ldr	r5, [r4, #0]
 800bf2a:	1961      	adds	r1, r4, r5
 800bf2c:	428b      	cmp	r3, r1
 800bf2e:	bf01      	itttt	eq
 800bf30:	6819      	ldreq	r1, [r3, #0]
 800bf32:	685b      	ldreq	r3, [r3, #4]
 800bf34:	1949      	addeq	r1, r1, r5
 800bf36:	6021      	streq	r1, [r4, #0]
 800bf38:	e7ed      	b.n	800bf16 <_free_r+0x22>
 800bf3a:	461a      	mov	r2, r3
 800bf3c:	685b      	ldr	r3, [r3, #4]
 800bf3e:	b10b      	cbz	r3, 800bf44 <_free_r+0x50>
 800bf40:	42a3      	cmp	r3, r4
 800bf42:	d9fa      	bls.n	800bf3a <_free_r+0x46>
 800bf44:	6811      	ldr	r1, [r2, #0]
 800bf46:	1855      	adds	r5, r2, r1
 800bf48:	42a5      	cmp	r5, r4
 800bf4a:	d10b      	bne.n	800bf64 <_free_r+0x70>
 800bf4c:	6824      	ldr	r4, [r4, #0]
 800bf4e:	4421      	add	r1, r4
 800bf50:	1854      	adds	r4, r2, r1
 800bf52:	42a3      	cmp	r3, r4
 800bf54:	6011      	str	r1, [r2, #0]
 800bf56:	d1e0      	bne.n	800bf1a <_free_r+0x26>
 800bf58:	681c      	ldr	r4, [r3, #0]
 800bf5a:	685b      	ldr	r3, [r3, #4]
 800bf5c:	6053      	str	r3, [r2, #4]
 800bf5e:	4421      	add	r1, r4
 800bf60:	6011      	str	r1, [r2, #0]
 800bf62:	e7da      	b.n	800bf1a <_free_r+0x26>
 800bf64:	d902      	bls.n	800bf6c <_free_r+0x78>
 800bf66:	230c      	movs	r3, #12
 800bf68:	6003      	str	r3, [r0, #0]
 800bf6a:	e7d6      	b.n	800bf1a <_free_r+0x26>
 800bf6c:	6825      	ldr	r5, [r4, #0]
 800bf6e:	1961      	adds	r1, r4, r5
 800bf70:	428b      	cmp	r3, r1
 800bf72:	bf04      	itt	eq
 800bf74:	6819      	ldreq	r1, [r3, #0]
 800bf76:	685b      	ldreq	r3, [r3, #4]
 800bf78:	6063      	str	r3, [r4, #4]
 800bf7a:	bf04      	itt	eq
 800bf7c:	1949      	addeq	r1, r1, r5
 800bf7e:	6021      	streq	r1, [r4, #0]
 800bf80:	6054      	str	r4, [r2, #4]
 800bf82:	e7ca      	b.n	800bf1a <_free_r+0x26>
 800bf84:	b003      	add	sp, #12
 800bf86:	bd30      	pop	{r4, r5, pc}
 800bf88:	24000d1c 	.word	0x24000d1c

0800bf8c <sbrk_aligned>:
 800bf8c:	b570      	push	{r4, r5, r6, lr}
 800bf8e:	4e0e      	ldr	r6, [pc, #56]	; (800bfc8 <sbrk_aligned+0x3c>)
 800bf90:	460c      	mov	r4, r1
 800bf92:	6831      	ldr	r1, [r6, #0]
 800bf94:	4605      	mov	r5, r0
 800bf96:	b911      	cbnz	r1, 800bf9e <sbrk_aligned+0x12>
 800bf98:	f000 f9f2 	bl	800c380 <_sbrk_r>
 800bf9c:	6030      	str	r0, [r6, #0]
 800bf9e:	4621      	mov	r1, r4
 800bfa0:	4628      	mov	r0, r5
 800bfa2:	f000 f9ed 	bl	800c380 <_sbrk_r>
 800bfa6:	1c43      	adds	r3, r0, #1
 800bfa8:	d00a      	beq.n	800bfc0 <sbrk_aligned+0x34>
 800bfaa:	1cc4      	adds	r4, r0, #3
 800bfac:	f024 0403 	bic.w	r4, r4, #3
 800bfb0:	42a0      	cmp	r0, r4
 800bfb2:	d007      	beq.n	800bfc4 <sbrk_aligned+0x38>
 800bfb4:	1a21      	subs	r1, r4, r0
 800bfb6:	4628      	mov	r0, r5
 800bfb8:	f000 f9e2 	bl	800c380 <_sbrk_r>
 800bfbc:	3001      	adds	r0, #1
 800bfbe:	d101      	bne.n	800bfc4 <sbrk_aligned+0x38>
 800bfc0:	f04f 34ff 	mov.w	r4, #4294967295
 800bfc4:	4620      	mov	r0, r4
 800bfc6:	bd70      	pop	{r4, r5, r6, pc}
 800bfc8:	24000d20 	.word	0x24000d20

0800bfcc <_malloc_r>:
 800bfcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bfd0:	1ccd      	adds	r5, r1, #3
 800bfd2:	f025 0503 	bic.w	r5, r5, #3
 800bfd6:	3508      	adds	r5, #8
 800bfd8:	2d0c      	cmp	r5, #12
 800bfda:	bf38      	it	cc
 800bfdc:	250c      	movcc	r5, #12
 800bfde:	2d00      	cmp	r5, #0
 800bfe0:	4607      	mov	r7, r0
 800bfe2:	db01      	blt.n	800bfe8 <_malloc_r+0x1c>
 800bfe4:	42a9      	cmp	r1, r5
 800bfe6:	d905      	bls.n	800bff4 <_malloc_r+0x28>
 800bfe8:	230c      	movs	r3, #12
 800bfea:	603b      	str	r3, [r7, #0]
 800bfec:	2600      	movs	r6, #0
 800bfee:	4630      	mov	r0, r6
 800bff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bff4:	4e2e      	ldr	r6, [pc, #184]	; (800c0b0 <_malloc_r+0xe4>)
 800bff6:	f000 fa3f 	bl	800c478 <__malloc_lock>
 800bffa:	6833      	ldr	r3, [r6, #0]
 800bffc:	461c      	mov	r4, r3
 800bffe:	bb34      	cbnz	r4, 800c04e <_malloc_r+0x82>
 800c000:	4629      	mov	r1, r5
 800c002:	4638      	mov	r0, r7
 800c004:	f7ff ffc2 	bl	800bf8c <sbrk_aligned>
 800c008:	1c43      	adds	r3, r0, #1
 800c00a:	4604      	mov	r4, r0
 800c00c:	d14d      	bne.n	800c0aa <_malloc_r+0xde>
 800c00e:	6834      	ldr	r4, [r6, #0]
 800c010:	4626      	mov	r6, r4
 800c012:	2e00      	cmp	r6, #0
 800c014:	d140      	bne.n	800c098 <_malloc_r+0xcc>
 800c016:	6823      	ldr	r3, [r4, #0]
 800c018:	4631      	mov	r1, r6
 800c01a:	4638      	mov	r0, r7
 800c01c:	eb04 0803 	add.w	r8, r4, r3
 800c020:	f000 f9ae 	bl	800c380 <_sbrk_r>
 800c024:	4580      	cmp	r8, r0
 800c026:	d13a      	bne.n	800c09e <_malloc_r+0xd2>
 800c028:	6821      	ldr	r1, [r4, #0]
 800c02a:	3503      	adds	r5, #3
 800c02c:	1a6d      	subs	r5, r5, r1
 800c02e:	f025 0503 	bic.w	r5, r5, #3
 800c032:	3508      	adds	r5, #8
 800c034:	2d0c      	cmp	r5, #12
 800c036:	bf38      	it	cc
 800c038:	250c      	movcc	r5, #12
 800c03a:	4629      	mov	r1, r5
 800c03c:	4638      	mov	r0, r7
 800c03e:	f7ff ffa5 	bl	800bf8c <sbrk_aligned>
 800c042:	3001      	adds	r0, #1
 800c044:	d02b      	beq.n	800c09e <_malloc_r+0xd2>
 800c046:	6823      	ldr	r3, [r4, #0]
 800c048:	442b      	add	r3, r5
 800c04a:	6023      	str	r3, [r4, #0]
 800c04c:	e00e      	b.n	800c06c <_malloc_r+0xa0>
 800c04e:	6822      	ldr	r2, [r4, #0]
 800c050:	1b52      	subs	r2, r2, r5
 800c052:	d41e      	bmi.n	800c092 <_malloc_r+0xc6>
 800c054:	2a0b      	cmp	r2, #11
 800c056:	d916      	bls.n	800c086 <_malloc_r+0xba>
 800c058:	1961      	adds	r1, r4, r5
 800c05a:	42a3      	cmp	r3, r4
 800c05c:	6025      	str	r5, [r4, #0]
 800c05e:	bf18      	it	ne
 800c060:	6059      	strne	r1, [r3, #4]
 800c062:	6863      	ldr	r3, [r4, #4]
 800c064:	bf08      	it	eq
 800c066:	6031      	streq	r1, [r6, #0]
 800c068:	5162      	str	r2, [r4, r5]
 800c06a:	604b      	str	r3, [r1, #4]
 800c06c:	4638      	mov	r0, r7
 800c06e:	f104 060b 	add.w	r6, r4, #11
 800c072:	f000 fa07 	bl	800c484 <__malloc_unlock>
 800c076:	f026 0607 	bic.w	r6, r6, #7
 800c07a:	1d23      	adds	r3, r4, #4
 800c07c:	1af2      	subs	r2, r6, r3
 800c07e:	d0b6      	beq.n	800bfee <_malloc_r+0x22>
 800c080:	1b9b      	subs	r3, r3, r6
 800c082:	50a3      	str	r3, [r4, r2]
 800c084:	e7b3      	b.n	800bfee <_malloc_r+0x22>
 800c086:	6862      	ldr	r2, [r4, #4]
 800c088:	42a3      	cmp	r3, r4
 800c08a:	bf0c      	ite	eq
 800c08c:	6032      	streq	r2, [r6, #0]
 800c08e:	605a      	strne	r2, [r3, #4]
 800c090:	e7ec      	b.n	800c06c <_malloc_r+0xa0>
 800c092:	4623      	mov	r3, r4
 800c094:	6864      	ldr	r4, [r4, #4]
 800c096:	e7b2      	b.n	800bffe <_malloc_r+0x32>
 800c098:	4634      	mov	r4, r6
 800c09a:	6876      	ldr	r6, [r6, #4]
 800c09c:	e7b9      	b.n	800c012 <_malloc_r+0x46>
 800c09e:	230c      	movs	r3, #12
 800c0a0:	603b      	str	r3, [r7, #0]
 800c0a2:	4638      	mov	r0, r7
 800c0a4:	f000 f9ee 	bl	800c484 <__malloc_unlock>
 800c0a8:	e7a1      	b.n	800bfee <_malloc_r+0x22>
 800c0aa:	6025      	str	r5, [r4, #0]
 800c0ac:	e7de      	b.n	800c06c <_malloc_r+0xa0>
 800c0ae:	bf00      	nop
 800c0b0:	24000d1c 	.word	0x24000d1c

0800c0b4 <__ssputs_r>:
 800c0b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0b8:	688e      	ldr	r6, [r1, #8]
 800c0ba:	429e      	cmp	r6, r3
 800c0bc:	4682      	mov	sl, r0
 800c0be:	460c      	mov	r4, r1
 800c0c0:	4690      	mov	r8, r2
 800c0c2:	461f      	mov	r7, r3
 800c0c4:	d838      	bhi.n	800c138 <__ssputs_r+0x84>
 800c0c6:	898a      	ldrh	r2, [r1, #12]
 800c0c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c0cc:	d032      	beq.n	800c134 <__ssputs_r+0x80>
 800c0ce:	6825      	ldr	r5, [r4, #0]
 800c0d0:	6909      	ldr	r1, [r1, #16]
 800c0d2:	eba5 0901 	sub.w	r9, r5, r1
 800c0d6:	6965      	ldr	r5, [r4, #20]
 800c0d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c0dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c0e0:	3301      	adds	r3, #1
 800c0e2:	444b      	add	r3, r9
 800c0e4:	106d      	asrs	r5, r5, #1
 800c0e6:	429d      	cmp	r5, r3
 800c0e8:	bf38      	it	cc
 800c0ea:	461d      	movcc	r5, r3
 800c0ec:	0553      	lsls	r3, r2, #21
 800c0ee:	d531      	bpl.n	800c154 <__ssputs_r+0xa0>
 800c0f0:	4629      	mov	r1, r5
 800c0f2:	f7ff ff6b 	bl	800bfcc <_malloc_r>
 800c0f6:	4606      	mov	r6, r0
 800c0f8:	b950      	cbnz	r0, 800c110 <__ssputs_r+0x5c>
 800c0fa:	230c      	movs	r3, #12
 800c0fc:	f8ca 3000 	str.w	r3, [sl]
 800c100:	89a3      	ldrh	r3, [r4, #12]
 800c102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c106:	81a3      	strh	r3, [r4, #12]
 800c108:	f04f 30ff 	mov.w	r0, #4294967295
 800c10c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c110:	6921      	ldr	r1, [r4, #16]
 800c112:	464a      	mov	r2, r9
 800c114:	f7ff fa0c 	bl	800b530 <memcpy>
 800c118:	89a3      	ldrh	r3, [r4, #12]
 800c11a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c11e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c122:	81a3      	strh	r3, [r4, #12]
 800c124:	6126      	str	r6, [r4, #16]
 800c126:	6165      	str	r5, [r4, #20]
 800c128:	444e      	add	r6, r9
 800c12a:	eba5 0509 	sub.w	r5, r5, r9
 800c12e:	6026      	str	r6, [r4, #0]
 800c130:	60a5      	str	r5, [r4, #8]
 800c132:	463e      	mov	r6, r7
 800c134:	42be      	cmp	r6, r7
 800c136:	d900      	bls.n	800c13a <__ssputs_r+0x86>
 800c138:	463e      	mov	r6, r7
 800c13a:	6820      	ldr	r0, [r4, #0]
 800c13c:	4632      	mov	r2, r6
 800c13e:	4641      	mov	r1, r8
 800c140:	f000 f980 	bl	800c444 <memmove>
 800c144:	68a3      	ldr	r3, [r4, #8]
 800c146:	1b9b      	subs	r3, r3, r6
 800c148:	60a3      	str	r3, [r4, #8]
 800c14a:	6823      	ldr	r3, [r4, #0]
 800c14c:	4433      	add	r3, r6
 800c14e:	6023      	str	r3, [r4, #0]
 800c150:	2000      	movs	r0, #0
 800c152:	e7db      	b.n	800c10c <__ssputs_r+0x58>
 800c154:	462a      	mov	r2, r5
 800c156:	f000 f99b 	bl	800c490 <_realloc_r>
 800c15a:	4606      	mov	r6, r0
 800c15c:	2800      	cmp	r0, #0
 800c15e:	d1e1      	bne.n	800c124 <__ssputs_r+0x70>
 800c160:	6921      	ldr	r1, [r4, #16]
 800c162:	4650      	mov	r0, sl
 800c164:	f7ff fec6 	bl	800bef4 <_free_r>
 800c168:	e7c7      	b.n	800c0fa <__ssputs_r+0x46>
	...

0800c16c <_svfiprintf_r>:
 800c16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c170:	4698      	mov	r8, r3
 800c172:	898b      	ldrh	r3, [r1, #12]
 800c174:	061b      	lsls	r3, r3, #24
 800c176:	b09d      	sub	sp, #116	; 0x74
 800c178:	4607      	mov	r7, r0
 800c17a:	460d      	mov	r5, r1
 800c17c:	4614      	mov	r4, r2
 800c17e:	d50e      	bpl.n	800c19e <_svfiprintf_r+0x32>
 800c180:	690b      	ldr	r3, [r1, #16]
 800c182:	b963      	cbnz	r3, 800c19e <_svfiprintf_r+0x32>
 800c184:	2140      	movs	r1, #64	; 0x40
 800c186:	f7ff ff21 	bl	800bfcc <_malloc_r>
 800c18a:	6028      	str	r0, [r5, #0]
 800c18c:	6128      	str	r0, [r5, #16]
 800c18e:	b920      	cbnz	r0, 800c19a <_svfiprintf_r+0x2e>
 800c190:	230c      	movs	r3, #12
 800c192:	603b      	str	r3, [r7, #0]
 800c194:	f04f 30ff 	mov.w	r0, #4294967295
 800c198:	e0d1      	b.n	800c33e <_svfiprintf_r+0x1d2>
 800c19a:	2340      	movs	r3, #64	; 0x40
 800c19c:	616b      	str	r3, [r5, #20]
 800c19e:	2300      	movs	r3, #0
 800c1a0:	9309      	str	r3, [sp, #36]	; 0x24
 800c1a2:	2320      	movs	r3, #32
 800c1a4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c1a8:	f8cd 800c 	str.w	r8, [sp, #12]
 800c1ac:	2330      	movs	r3, #48	; 0x30
 800c1ae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c358 <_svfiprintf_r+0x1ec>
 800c1b2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c1b6:	f04f 0901 	mov.w	r9, #1
 800c1ba:	4623      	mov	r3, r4
 800c1bc:	469a      	mov	sl, r3
 800c1be:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c1c2:	b10a      	cbz	r2, 800c1c8 <_svfiprintf_r+0x5c>
 800c1c4:	2a25      	cmp	r2, #37	; 0x25
 800c1c6:	d1f9      	bne.n	800c1bc <_svfiprintf_r+0x50>
 800c1c8:	ebba 0b04 	subs.w	fp, sl, r4
 800c1cc:	d00b      	beq.n	800c1e6 <_svfiprintf_r+0x7a>
 800c1ce:	465b      	mov	r3, fp
 800c1d0:	4622      	mov	r2, r4
 800c1d2:	4629      	mov	r1, r5
 800c1d4:	4638      	mov	r0, r7
 800c1d6:	f7ff ff6d 	bl	800c0b4 <__ssputs_r>
 800c1da:	3001      	adds	r0, #1
 800c1dc:	f000 80aa 	beq.w	800c334 <_svfiprintf_r+0x1c8>
 800c1e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c1e2:	445a      	add	r2, fp
 800c1e4:	9209      	str	r2, [sp, #36]	; 0x24
 800c1e6:	f89a 3000 	ldrb.w	r3, [sl]
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	f000 80a2 	beq.w	800c334 <_svfiprintf_r+0x1c8>
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c1f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c1fa:	f10a 0a01 	add.w	sl, sl, #1
 800c1fe:	9304      	str	r3, [sp, #16]
 800c200:	9307      	str	r3, [sp, #28]
 800c202:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c206:	931a      	str	r3, [sp, #104]	; 0x68
 800c208:	4654      	mov	r4, sl
 800c20a:	2205      	movs	r2, #5
 800c20c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c210:	4851      	ldr	r0, [pc, #324]	; (800c358 <_svfiprintf_r+0x1ec>)
 800c212:	f7f4 f86d 	bl	80002f0 <memchr>
 800c216:	9a04      	ldr	r2, [sp, #16]
 800c218:	b9d8      	cbnz	r0, 800c252 <_svfiprintf_r+0xe6>
 800c21a:	06d0      	lsls	r0, r2, #27
 800c21c:	bf44      	itt	mi
 800c21e:	2320      	movmi	r3, #32
 800c220:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c224:	0711      	lsls	r1, r2, #28
 800c226:	bf44      	itt	mi
 800c228:	232b      	movmi	r3, #43	; 0x2b
 800c22a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c22e:	f89a 3000 	ldrb.w	r3, [sl]
 800c232:	2b2a      	cmp	r3, #42	; 0x2a
 800c234:	d015      	beq.n	800c262 <_svfiprintf_r+0xf6>
 800c236:	9a07      	ldr	r2, [sp, #28]
 800c238:	4654      	mov	r4, sl
 800c23a:	2000      	movs	r0, #0
 800c23c:	f04f 0c0a 	mov.w	ip, #10
 800c240:	4621      	mov	r1, r4
 800c242:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c246:	3b30      	subs	r3, #48	; 0x30
 800c248:	2b09      	cmp	r3, #9
 800c24a:	d94e      	bls.n	800c2ea <_svfiprintf_r+0x17e>
 800c24c:	b1b0      	cbz	r0, 800c27c <_svfiprintf_r+0x110>
 800c24e:	9207      	str	r2, [sp, #28]
 800c250:	e014      	b.n	800c27c <_svfiprintf_r+0x110>
 800c252:	eba0 0308 	sub.w	r3, r0, r8
 800c256:	fa09 f303 	lsl.w	r3, r9, r3
 800c25a:	4313      	orrs	r3, r2
 800c25c:	9304      	str	r3, [sp, #16]
 800c25e:	46a2      	mov	sl, r4
 800c260:	e7d2      	b.n	800c208 <_svfiprintf_r+0x9c>
 800c262:	9b03      	ldr	r3, [sp, #12]
 800c264:	1d19      	adds	r1, r3, #4
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	9103      	str	r1, [sp, #12]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	bfbb      	ittet	lt
 800c26e:	425b      	neglt	r3, r3
 800c270:	f042 0202 	orrlt.w	r2, r2, #2
 800c274:	9307      	strge	r3, [sp, #28]
 800c276:	9307      	strlt	r3, [sp, #28]
 800c278:	bfb8      	it	lt
 800c27a:	9204      	strlt	r2, [sp, #16]
 800c27c:	7823      	ldrb	r3, [r4, #0]
 800c27e:	2b2e      	cmp	r3, #46	; 0x2e
 800c280:	d10c      	bne.n	800c29c <_svfiprintf_r+0x130>
 800c282:	7863      	ldrb	r3, [r4, #1]
 800c284:	2b2a      	cmp	r3, #42	; 0x2a
 800c286:	d135      	bne.n	800c2f4 <_svfiprintf_r+0x188>
 800c288:	9b03      	ldr	r3, [sp, #12]
 800c28a:	1d1a      	adds	r2, r3, #4
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	9203      	str	r2, [sp, #12]
 800c290:	2b00      	cmp	r3, #0
 800c292:	bfb8      	it	lt
 800c294:	f04f 33ff 	movlt.w	r3, #4294967295
 800c298:	3402      	adds	r4, #2
 800c29a:	9305      	str	r3, [sp, #20]
 800c29c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c368 <_svfiprintf_r+0x1fc>
 800c2a0:	7821      	ldrb	r1, [r4, #0]
 800c2a2:	2203      	movs	r2, #3
 800c2a4:	4650      	mov	r0, sl
 800c2a6:	f7f4 f823 	bl	80002f0 <memchr>
 800c2aa:	b140      	cbz	r0, 800c2be <_svfiprintf_r+0x152>
 800c2ac:	2340      	movs	r3, #64	; 0x40
 800c2ae:	eba0 000a 	sub.w	r0, r0, sl
 800c2b2:	fa03 f000 	lsl.w	r0, r3, r0
 800c2b6:	9b04      	ldr	r3, [sp, #16]
 800c2b8:	4303      	orrs	r3, r0
 800c2ba:	3401      	adds	r4, #1
 800c2bc:	9304      	str	r3, [sp, #16]
 800c2be:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c2c2:	4826      	ldr	r0, [pc, #152]	; (800c35c <_svfiprintf_r+0x1f0>)
 800c2c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c2c8:	2206      	movs	r2, #6
 800c2ca:	f7f4 f811 	bl	80002f0 <memchr>
 800c2ce:	2800      	cmp	r0, #0
 800c2d0:	d038      	beq.n	800c344 <_svfiprintf_r+0x1d8>
 800c2d2:	4b23      	ldr	r3, [pc, #140]	; (800c360 <_svfiprintf_r+0x1f4>)
 800c2d4:	bb1b      	cbnz	r3, 800c31e <_svfiprintf_r+0x1b2>
 800c2d6:	9b03      	ldr	r3, [sp, #12]
 800c2d8:	3307      	adds	r3, #7
 800c2da:	f023 0307 	bic.w	r3, r3, #7
 800c2de:	3308      	adds	r3, #8
 800c2e0:	9303      	str	r3, [sp, #12]
 800c2e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2e4:	4433      	add	r3, r6
 800c2e6:	9309      	str	r3, [sp, #36]	; 0x24
 800c2e8:	e767      	b.n	800c1ba <_svfiprintf_r+0x4e>
 800c2ea:	fb0c 3202 	mla	r2, ip, r2, r3
 800c2ee:	460c      	mov	r4, r1
 800c2f0:	2001      	movs	r0, #1
 800c2f2:	e7a5      	b.n	800c240 <_svfiprintf_r+0xd4>
 800c2f4:	2300      	movs	r3, #0
 800c2f6:	3401      	adds	r4, #1
 800c2f8:	9305      	str	r3, [sp, #20]
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	f04f 0c0a 	mov.w	ip, #10
 800c300:	4620      	mov	r0, r4
 800c302:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c306:	3a30      	subs	r2, #48	; 0x30
 800c308:	2a09      	cmp	r2, #9
 800c30a:	d903      	bls.n	800c314 <_svfiprintf_r+0x1a8>
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	d0c5      	beq.n	800c29c <_svfiprintf_r+0x130>
 800c310:	9105      	str	r1, [sp, #20]
 800c312:	e7c3      	b.n	800c29c <_svfiprintf_r+0x130>
 800c314:	fb0c 2101 	mla	r1, ip, r1, r2
 800c318:	4604      	mov	r4, r0
 800c31a:	2301      	movs	r3, #1
 800c31c:	e7f0      	b.n	800c300 <_svfiprintf_r+0x194>
 800c31e:	ab03      	add	r3, sp, #12
 800c320:	9300      	str	r3, [sp, #0]
 800c322:	462a      	mov	r2, r5
 800c324:	4b0f      	ldr	r3, [pc, #60]	; (800c364 <_svfiprintf_r+0x1f8>)
 800c326:	a904      	add	r1, sp, #16
 800c328:	4638      	mov	r0, r7
 800c32a:	f7fc fb41 	bl	80089b0 <_printf_float>
 800c32e:	1c42      	adds	r2, r0, #1
 800c330:	4606      	mov	r6, r0
 800c332:	d1d6      	bne.n	800c2e2 <_svfiprintf_r+0x176>
 800c334:	89ab      	ldrh	r3, [r5, #12]
 800c336:	065b      	lsls	r3, r3, #25
 800c338:	f53f af2c 	bmi.w	800c194 <_svfiprintf_r+0x28>
 800c33c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c33e:	b01d      	add	sp, #116	; 0x74
 800c340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c344:	ab03      	add	r3, sp, #12
 800c346:	9300      	str	r3, [sp, #0]
 800c348:	462a      	mov	r2, r5
 800c34a:	4b06      	ldr	r3, [pc, #24]	; (800c364 <_svfiprintf_r+0x1f8>)
 800c34c:	a904      	add	r1, sp, #16
 800c34e:	4638      	mov	r0, r7
 800c350:	f7fc fdba 	bl	8008ec8 <_printf_i>
 800c354:	e7eb      	b.n	800c32e <_svfiprintf_r+0x1c2>
 800c356:	bf00      	nop
 800c358:	0800eb5c 	.word	0x0800eb5c
 800c35c:	0800eb66 	.word	0x0800eb66
 800c360:	080089b1 	.word	0x080089b1
 800c364:	0800c0b5 	.word	0x0800c0b5
 800c368:	0800eb62 	.word	0x0800eb62
 800c36c:	00000000 	.word	0x00000000

0800c370 <nan>:
 800c370:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c378 <nan+0x8>
 800c374:	4770      	bx	lr
 800c376:	bf00      	nop
 800c378:	00000000 	.word	0x00000000
 800c37c:	7ff80000 	.word	0x7ff80000

0800c380 <_sbrk_r>:
 800c380:	b538      	push	{r3, r4, r5, lr}
 800c382:	4d06      	ldr	r5, [pc, #24]	; (800c39c <_sbrk_r+0x1c>)
 800c384:	2300      	movs	r3, #0
 800c386:	4604      	mov	r4, r0
 800c388:	4608      	mov	r0, r1
 800c38a:	602b      	str	r3, [r5, #0]
 800c38c:	f7f5 fef4 	bl	8002178 <_sbrk>
 800c390:	1c43      	adds	r3, r0, #1
 800c392:	d102      	bne.n	800c39a <_sbrk_r+0x1a>
 800c394:	682b      	ldr	r3, [r5, #0]
 800c396:	b103      	cbz	r3, 800c39a <_sbrk_r+0x1a>
 800c398:	6023      	str	r3, [r4, #0]
 800c39a:	bd38      	pop	{r3, r4, r5, pc}
 800c39c:	24000d24 	.word	0x24000d24

0800c3a0 <strncmp>:
 800c3a0:	b510      	push	{r4, lr}
 800c3a2:	b17a      	cbz	r2, 800c3c4 <strncmp+0x24>
 800c3a4:	4603      	mov	r3, r0
 800c3a6:	3901      	subs	r1, #1
 800c3a8:	1884      	adds	r4, r0, r2
 800c3aa:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c3ae:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c3b2:	4290      	cmp	r0, r2
 800c3b4:	d101      	bne.n	800c3ba <strncmp+0x1a>
 800c3b6:	42a3      	cmp	r3, r4
 800c3b8:	d101      	bne.n	800c3be <strncmp+0x1e>
 800c3ba:	1a80      	subs	r0, r0, r2
 800c3bc:	bd10      	pop	{r4, pc}
 800c3be:	2800      	cmp	r0, #0
 800c3c0:	d1f3      	bne.n	800c3aa <strncmp+0xa>
 800c3c2:	e7fa      	b.n	800c3ba <strncmp+0x1a>
 800c3c4:	4610      	mov	r0, r2
 800c3c6:	e7f9      	b.n	800c3bc <strncmp+0x1c>

0800c3c8 <__ascii_wctomb>:
 800c3c8:	b149      	cbz	r1, 800c3de <__ascii_wctomb+0x16>
 800c3ca:	2aff      	cmp	r2, #255	; 0xff
 800c3cc:	bf85      	ittet	hi
 800c3ce:	238a      	movhi	r3, #138	; 0x8a
 800c3d0:	6003      	strhi	r3, [r0, #0]
 800c3d2:	700a      	strbls	r2, [r1, #0]
 800c3d4:	f04f 30ff 	movhi.w	r0, #4294967295
 800c3d8:	bf98      	it	ls
 800c3da:	2001      	movls	r0, #1
 800c3dc:	4770      	bx	lr
 800c3de:	4608      	mov	r0, r1
 800c3e0:	4770      	bx	lr
	...

0800c3e4 <__assert_func>:
 800c3e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c3e6:	4614      	mov	r4, r2
 800c3e8:	461a      	mov	r2, r3
 800c3ea:	4b09      	ldr	r3, [pc, #36]	; (800c410 <__assert_func+0x2c>)
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	4605      	mov	r5, r0
 800c3f0:	68d8      	ldr	r0, [r3, #12]
 800c3f2:	b14c      	cbz	r4, 800c408 <__assert_func+0x24>
 800c3f4:	4b07      	ldr	r3, [pc, #28]	; (800c414 <__assert_func+0x30>)
 800c3f6:	9100      	str	r1, [sp, #0]
 800c3f8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c3fc:	4906      	ldr	r1, [pc, #24]	; (800c418 <__assert_func+0x34>)
 800c3fe:	462b      	mov	r3, r5
 800c400:	f000 f80e 	bl	800c420 <fiprintf>
 800c404:	f000 fa8c 	bl	800c920 <abort>
 800c408:	4b04      	ldr	r3, [pc, #16]	; (800c41c <__assert_func+0x38>)
 800c40a:	461c      	mov	r4, r3
 800c40c:	e7f3      	b.n	800c3f6 <__assert_func+0x12>
 800c40e:	bf00      	nop
 800c410:	24000014 	.word	0x24000014
 800c414:	0800eb6d 	.word	0x0800eb6d
 800c418:	0800eb7a 	.word	0x0800eb7a
 800c41c:	0800eba8 	.word	0x0800eba8

0800c420 <fiprintf>:
 800c420:	b40e      	push	{r1, r2, r3}
 800c422:	b503      	push	{r0, r1, lr}
 800c424:	4601      	mov	r1, r0
 800c426:	ab03      	add	r3, sp, #12
 800c428:	4805      	ldr	r0, [pc, #20]	; (800c440 <fiprintf+0x20>)
 800c42a:	f853 2b04 	ldr.w	r2, [r3], #4
 800c42e:	6800      	ldr	r0, [r0, #0]
 800c430:	9301      	str	r3, [sp, #4]
 800c432:	f000 f885 	bl	800c540 <_vfiprintf_r>
 800c436:	b002      	add	sp, #8
 800c438:	f85d eb04 	ldr.w	lr, [sp], #4
 800c43c:	b003      	add	sp, #12
 800c43e:	4770      	bx	lr
 800c440:	24000014 	.word	0x24000014

0800c444 <memmove>:
 800c444:	4288      	cmp	r0, r1
 800c446:	b510      	push	{r4, lr}
 800c448:	eb01 0402 	add.w	r4, r1, r2
 800c44c:	d902      	bls.n	800c454 <memmove+0x10>
 800c44e:	4284      	cmp	r4, r0
 800c450:	4623      	mov	r3, r4
 800c452:	d807      	bhi.n	800c464 <memmove+0x20>
 800c454:	1e43      	subs	r3, r0, #1
 800c456:	42a1      	cmp	r1, r4
 800c458:	d008      	beq.n	800c46c <memmove+0x28>
 800c45a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c45e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c462:	e7f8      	b.n	800c456 <memmove+0x12>
 800c464:	4402      	add	r2, r0
 800c466:	4601      	mov	r1, r0
 800c468:	428a      	cmp	r2, r1
 800c46a:	d100      	bne.n	800c46e <memmove+0x2a>
 800c46c:	bd10      	pop	{r4, pc}
 800c46e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c472:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c476:	e7f7      	b.n	800c468 <memmove+0x24>

0800c478 <__malloc_lock>:
 800c478:	4801      	ldr	r0, [pc, #4]	; (800c480 <__malloc_lock+0x8>)
 800c47a:	f000 bc11 	b.w	800cca0 <__retarget_lock_acquire_recursive>
 800c47e:	bf00      	nop
 800c480:	24000d28 	.word	0x24000d28

0800c484 <__malloc_unlock>:
 800c484:	4801      	ldr	r0, [pc, #4]	; (800c48c <__malloc_unlock+0x8>)
 800c486:	f000 bc0c 	b.w	800cca2 <__retarget_lock_release_recursive>
 800c48a:	bf00      	nop
 800c48c:	24000d28 	.word	0x24000d28

0800c490 <_realloc_r>:
 800c490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c494:	4680      	mov	r8, r0
 800c496:	4614      	mov	r4, r2
 800c498:	460e      	mov	r6, r1
 800c49a:	b921      	cbnz	r1, 800c4a6 <_realloc_r+0x16>
 800c49c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c4a0:	4611      	mov	r1, r2
 800c4a2:	f7ff bd93 	b.w	800bfcc <_malloc_r>
 800c4a6:	b92a      	cbnz	r2, 800c4b4 <_realloc_r+0x24>
 800c4a8:	f7ff fd24 	bl	800bef4 <_free_r>
 800c4ac:	4625      	mov	r5, r4
 800c4ae:	4628      	mov	r0, r5
 800c4b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4b4:	f000 fc5c 	bl	800cd70 <_malloc_usable_size_r>
 800c4b8:	4284      	cmp	r4, r0
 800c4ba:	4607      	mov	r7, r0
 800c4bc:	d802      	bhi.n	800c4c4 <_realloc_r+0x34>
 800c4be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c4c2:	d812      	bhi.n	800c4ea <_realloc_r+0x5a>
 800c4c4:	4621      	mov	r1, r4
 800c4c6:	4640      	mov	r0, r8
 800c4c8:	f7ff fd80 	bl	800bfcc <_malloc_r>
 800c4cc:	4605      	mov	r5, r0
 800c4ce:	2800      	cmp	r0, #0
 800c4d0:	d0ed      	beq.n	800c4ae <_realloc_r+0x1e>
 800c4d2:	42bc      	cmp	r4, r7
 800c4d4:	4622      	mov	r2, r4
 800c4d6:	4631      	mov	r1, r6
 800c4d8:	bf28      	it	cs
 800c4da:	463a      	movcs	r2, r7
 800c4dc:	f7ff f828 	bl	800b530 <memcpy>
 800c4e0:	4631      	mov	r1, r6
 800c4e2:	4640      	mov	r0, r8
 800c4e4:	f7ff fd06 	bl	800bef4 <_free_r>
 800c4e8:	e7e1      	b.n	800c4ae <_realloc_r+0x1e>
 800c4ea:	4635      	mov	r5, r6
 800c4ec:	e7df      	b.n	800c4ae <_realloc_r+0x1e>

0800c4ee <__sfputc_r>:
 800c4ee:	6893      	ldr	r3, [r2, #8]
 800c4f0:	3b01      	subs	r3, #1
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	b410      	push	{r4}
 800c4f6:	6093      	str	r3, [r2, #8]
 800c4f8:	da08      	bge.n	800c50c <__sfputc_r+0x1e>
 800c4fa:	6994      	ldr	r4, [r2, #24]
 800c4fc:	42a3      	cmp	r3, r4
 800c4fe:	db01      	blt.n	800c504 <__sfputc_r+0x16>
 800c500:	290a      	cmp	r1, #10
 800c502:	d103      	bne.n	800c50c <__sfputc_r+0x1e>
 800c504:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c508:	f000 b94a 	b.w	800c7a0 <__swbuf_r>
 800c50c:	6813      	ldr	r3, [r2, #0]
 800c50e:	1c58      	adds	r0, r3, #1
 800c510:	6010      	str	r0, [r2, #0]
 800c512:	7019      	strb	r1, [r3, #0]
 800c514:	4608      	mov	r0, r1
 800c516:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c51a:	4770      	bx	lr

0800c51c <__sfputs_r>:
 800c51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c51e:	4606      	mov	r6, r0
 800c520:	460f      	mov	r7, r1
 800c522:	4614      	mov	r4, r2
 800c524:	18d5      	adds	r5, r2, r3
 800c526:	42ac      	cmp	r4, r5
 800c528:	d101      	bne.n	800c52e <__sfputs_r+0x12>
 800c52a:	2000      	movs	r0, #0
 800c52c:	e007      	b.n	800c53e <__sfputs_r+0x22>
 800c52e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c532:	463a      	mov	r2, r7
 800c534:	4630      	mov	r0, r6
 800c536:	f7ff ffda 	bl	800c4ee <__sfputc_r>
 800c53a:	1c43      	adds	r3, r0, #1
 800c53c:	d1f3      	bne.n	800c526 <__sfputs_r+0xa>
 800c53e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c540 <_vfiprintf_r>:
 800c540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c544:	460d      	mov	r5, r1
 800c546:	b09d      	sub	sp, #116	; 0x74
 800c548:	4614      	mov	r4, r2
 800c54a:	4698      	mov	r8, r3
 800c54c:	4606      	mov	r6, r0
 800c54e:	b118      	cbz	r0, 800c558 <_vfiprintf_r+0x18>
 800c550:	6983      	ldr	r3, [r0, #24]
 800c552:	b90b      	cbnz	r3, 800c558 <_vfiprintf_r+0x18>
 800c554:	f000 fb06 	bl	800cb64 <__sinit>
 800c558:	4b89      	ldr	r3, [pc, #548]	; (800c780 <_vfiprintf_r+0x240>)
 800c55a:	429d      	cmp	r5, r3
 800c55c:	d11b      	bne.n	800c596 <_vfiprintf_r+0x56>
 800c55e:	6875      	ldr	r5, [r6, #4]
 800c560:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c562:	07d9      	lsls	r1, r3, #31
 800c564:	d405      	bmi.n	800c572 <_vfiprintf_r+0x32>
 800c566:	89ab      	ldrh	r3, [r5, #12]
 800c568:	059a      	lsls	r2, r3, #22
 800c56a:	d402      	bmi.n	800c572 <_vfiprintf_r+0x32>
 800c56c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c56e:	f000 fb97 	bl	800cca0 <__retarget_lock_acquire_recursive>
 800c572:	89ab      	ldrh	r3, [r5, #12]
 800c574:	071b      	lsls	r3, r3, #28
 800c576:	d501      	bpl.n	800c57c <_vfiprintf_r+0x3c>
 800c578:	692b      	ldr	r3, [r5, #16]
 800c57a:	b9eb      	cbnz	r3, 800c5b8 <_vfiprintf_r+0x78>
 800c57c:	4629      	mov	r1, r5
 800c57e:	4630      	mov	r0, r6
 800c580:	f000 f960 	bl	800c844 <__swsetup_r>
 800c584:	b1c0      	cbz	r0, 800c5b8 <_vfiprintf_r+0x78>
 800c586:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c588:	07dc      	lsls	r4, r3, #31
 800c58a:	d50e      	bpl.n	800c5aa <_vfiprintf_r+0x6a>
 800c58c:	f04f 30ff 	mov.w	r0, #4294967295
 800c590:	b01d      	add	sp, #116	; 0x74
 800c592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c596:	4b7b      	ldr	r3, [pc, #492]	; (800c784 <_vfiprintf_r+0x244>)
 800c598:	429d      	cmp	r5, r3
 800c59a:	d101      	bne.n	800c5a0 <_vfiprintf_r+0x60>
 800c59c:	68b5      	ldr	r5, [r6, #8]
 800c59e:	e7df      	b.n	800c560 <_vfiprintf_r+0x20>
 800c5a0:	4b79      	ldr	r3, [pc, #484]	; (800c788 <_vfiprintf_r+0x248>)
 800c5a2:	429d      	cmp	r5, r3
 800c5a4:	bf08      	it	eq
 800c5a6:	68f5      	ldreq	r5, [r6, #12]
 800c5a8:	e7da      	b.n	800c560 <_vfiprintf_r+0x20>
 800c5aa:	89ab      	ldrh	r3, [r5, #12]
 800c5ac:	0598      	lsls	r0, r3, #22
 800c5ae:	d4ed      	bmi.n	800c58c <_vfiprintf_r+0x4c>
 800c5b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c5b2:	f000 fb76 	bl	800cca2 <__retarget_lock_release_recursive>
 800c5b6:	e7e9      	b.n	800c58c <_vfiprintf_r+0x4c>
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	9309      	str	r3, [sp, #36]	; 0x24
 800c5bc:	2320      	movs	r3, #32
 800c5be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c5c2:	f8cd 800c 	str.w	r8, [sp, #12]
 800c5c6:	2330      	movs	r3, #48	; 0x30
 800c5c8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c78c <_vfiprintf_r+0x24c>
 800c5cc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c5d0:	f04f 0901 	mov.w	r9, #1
 800c5d4:	4623      	mov	r3, r4
 800c5d6:	469a      	mov	sl, r3
 800c5d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c5dc:	b10a      	cbz	r2, 800c5e2 <_vfiprintf_r+0xa2>
 800c5de:	2a25      	cmp	r2, #37	; 0x25
 800c5e0:	d1f9      	bne.n	800c5d6 <_vfiprintf_r+0x96>
 800c5e2:	ebba 0b04 	subs.w	fp, sl, r4
 800c5e6:	d00b      	beq.n	800c600 <_vfiprintf_r+0xc0>
 800c5e8:	465b      	mov	r3, fp
 800c5ea:	4622      	mov	r2, r4
 800c5ec:	4629      	mov	r1, r5
 800c5ee:	4630      	mov	r0, r6
 800c5f0:	f7ff ff94 	bl	800c51c <__sfputs_r>
 800c5f4:	3001      	adds	r0, #1
 800c5f6:	f000 80aa 	beq.w	800c74e <_vfiprintf_r+0x20e>
 800c5fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c5fc:	445a      	add	r2, fp
 800c5fe:	9209      	str	r2, [sp, #36]	; 0x24
 800c600:	f89a 3000 	ldrb.w	r3, [sl]
 800c604:	2b00      	cmp	r3, #0
 800c606:	f000 80a2 	beq.w	800c74e <_vfiprintf_r+0x20e>
 800c60a:	2300      	movs	r3, #0
 800c60c:	f04f 32ff 	mov.w	r2, #4294967295
 800c610:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c614:	f10a 0a01 	add.w	sl, sl, #1
 800c618:	9304      	str	r3, [sp, #16]
 800c61a:	9307      	str	r3, [sp, #28]
 800c61c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c620:	931a      	str	r3, [sp, #104]	; 0x68
 800c622:	4654      	mov	r4, sl
 800c624:	2205      	movs	r2, #5
 800c626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c62a:	4858      	ldr	r0, [pc, #352]	; (800c78c <_vfiprintf_r+0x24c>)
 800c62c:	f7f3 fe60 	bl	80002f0 <memchr>
 800c630:	9a04      	ldr	r2, [sp, #16]
 800c632:	b9d8      	cbnz	r0, 800c66c <_vfiprintf_r+0x12c>
 800c634:	06d1      	lsls	r1, r2, #27
 800c636:	bf44      	itt	mi
 800c638:	2320      	movmi	r3, #32
 800c63a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c63e:	0713      	lsls	r3, r2, #28
 800c640:	bf44      	itt	mi
 800c642:	232b      	movmi	r3, #43	; 0x2b
 800c644:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c648:	f89a 3000 	ldrb.w	r3, [sl]
 800c64c:	2b2a      	cmp	r3, #42	; 0x2a
 800c64e:	d015      	beq.n	800c67c <_vfiprintf_r+0x13c>
 800c650:	9a07      	ldr	r2, [sp, #28]
 800c652:	4654      	mov	r4, sl
 800c654:	2000      	movs	r0, #0
 800c656:	f04f 0c0a 	mov.w	ip, #10
 800c65a:	4621      	mov	r1, r4
 800c65c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c660:	3b30      	subs	r3, #48	; 0x30
 800c662:	2b09      	cmp	r3, #9
 800c664:	d94e      	bls.n	800c704 <_vfiprintf_r+0x1c4>
 800c666:	b1b0      	cbz	r0, 800c696 <_vfiprintf_r+0x156>
 800c668:	9207      	str	r2, [sp, #28]
 800c66a:	e014      	b.n	800c696 <_vfiprintf_r+0x156>
 800c66c:	eba0 0308 	sub.w	r3, r0, r8
 800c670:	fa09 f303 	lsl.w	r3, r9, r3
 800c674:	4313      	orrs	r3, r2
 800c676:	9304      	str	r3, [sp, #16]
 800c678:	46a2      	mov	sl, r4
 800c67a:	e7d2      	b.n	800c622 <_vfiprintf_r+0xe2>
 800c67c:	9b03      	ldr	r3, [sp, #12]
 800c67e:	1d19      	adds	r1, r3, #4
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	9103      	str	r1, [sp, #12]
 800c684:	2b00      	cmp	r3, #0
 800c686:	bfbb      	ittet	lt
 800c688:	425b      	neglt	r3, r3
 800c68a:	f042 0202 	orrlt.w	r2, r2, #2
 800c68e:	9307      	strge	r3, [sp, #28]
 800c690:	9307      	strlt	r3, [sp, #28]
 800c692:	bfb8      	it	lt
 800c694:	9204      	strlt	r2, [sp, #16]
 800c696:	7823      	ldrb	r3, [r4, #0]
 800c698:	2b2e      	cmp	r3, #46	; 0x2e
 800c69a:	d10c      	bne.n	800c6b6 <_vfiprintf_r+0x176>
 800c69c:	7863      	ldrb	r3, [r4, #1]
 800c69e:	2b2a      	cmp	r3, #42	; 0x2a
 800c6a0:	d135      	bne.n	800c70e <_vfiprintf_r+0x1ce>
 800c6a2:	9b03      	ldr	r3, [sp, #12]
 800c6a4:	1d1a      	adds	r2, r3, #4
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	9203      	str	r2, [sp, #12]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	bfb8      	it	lt
 800c6ae:	f04f 33ff 	movlt.w	r3, #4294967295
 800c6b2:	3402      	adds	r4, #2
 800c6b4:	9305      	str	r3, [sp, #20]
 800c6b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800c79c <_vfiprintf_r+0x25c>
 800c6ba:	7821      	ldrb	r1, [r4, #0]
 800c6bc:	2203      	movs	r2, #3
 800c6be:	4650      	mov	r0, sl
 800c6c0:	f7f3 fe16 	bl	80002f0 <memchr>
 800c6c4:	b140      	cbz	r0, 800c6d8 <_vfiprintf_r+0x198>
 800c6c6:	2340      	movs	r3, #64	; 0x40
 800c6c8:	eba0 000a 	sub.w	r0, r0, sl
 800c6cc:	fa03 f000 	lsl.w	r0, r3, r0
 800c6d0:	9b04      	ldr	r3, [sp, #16]
 800c6d2:	4303      	orrs	r3, r0
 800c6d4:	3401      	adds	r4, #1
 800c6d6:	9304      	str	r3, [sp, #16]
 800c6d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c6dc:	482c      	ldr	r0, [pc, #176]	; (800c790 <_vfiprintf_r+0x250>)
 800c6de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c6e2:	2206      	movs	r2, #6
 800c6e4:	f7f3 fe04 	bl	80002f0 <memchr>
 800c6e8:	2800      	cmp	r0, #0
 800c6ea:	d03f      	beq.n	800c76c <_vfiprintf_r+0x22c>
 800c6ec:	4b29      	ldr	r3, [pc, #164]	; (800c794 <_vfiprintf_r+0x254>)
 800c6ee:	bb1b      	cbnz	r3, 800c738 <_vfiprintf_r+0x1f8>
 800c6f0:	9b03      	ldr	r3, [sp, #12]
 800c6f2:	3307      	adds	r3, #7
 800c6f4:	f023 0307 	bic.w	r3, r3, #7
 800c6f8:	3308      	adds	r3, #8
 800c6fa:	9303      	str	r3, [sp, #12]
 800c6fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6fe:	443b      	add	r3, r7
 800c700:	9309      	str	r3, [sp, #36]	; 0x24
 800c702:	e767      	b.n	800c5d4 <_vfiprintf_r+0x94>
 800c704:	fb0c 3202 	mla	r2, ip, r2, r3
 800c708:	460c      	mov	r4, r1
 800c70a:	2001      	movs	r0, #1
 800c70c:	e7a5      	b.n	800c65a <_vfiprintf_r+0x11a>
 800c70e:	2300      	movs	r3, #0
 800c710:	3401      	adds	r4, #1
 800c712:	9305      	str	r3, [sp, #20]
 800c714:	4619      	mov	r1, r3
 800c716:	f04f 0c0a 	mov.w	ip, #10
 800c71a:	4620      	mov	r0, r4
 800c71c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c720:	3a30      	subs	r2, #48	; 0x30
 800c722:	2a09      	cmp	r2, #9
 800c724:	d903      	bls.n	800c72e <_vfiprintf_r+0x1ee>
 800c726:	2b00      	cmp	r3, #0
 800c728:	d0c5      	beq.n	800c6b6 <_vfiprintf_r+0x176>
 800c72a:	9105      	str	r1, [sp, #20]
 800c72c:	e7c3      	b.n	800c6b6 <_vfiprintf_r+0x176>
 800c72e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c732:	4604      	mov	r4, r0
 800c734:	2301      	movs	r3, #1
 800c736:	e7f0      	b.n	800c71a <_vfiprintf_r+0x1da>
 800c738:	ab03      	add	r3, sp, #12
 800c73a:	9300      	str	r3, [sp, #0]
 800c73c:	462a      	mov	r2, r5
 800c73e:	4b16      	ldr	r3, [pc, #88]	; (800c798 <_vfiprintf_r+0x258>)
 800c740:	a904      	add	r1, sp, #16
 800c742:	4630      	mov	r0, r6
 800c744:	f7fc f934 	bl	80089b0 <_printf_float>
 800c748:	4607      	mov	r7, r0
 800c74a:	1c78      	adds	r0, r7, #1
 800c74c:	d1d6      	bne.n	800c6fc <_vfiprintf_r+0x1bc>
 800c74e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c750:	07d9      	lsls	r1, r3, #31
 800c752:	d405      	bmi.n	800c760 <_vfiprintf_r+0x220>
 800c754:	89ab      	ldrh	r3, [r5, #12]
 800c756:	059a      	lsls	r2, r3, #22
 800c758:	d402      	bmi.n	800c760 <_vfiprintf_r+0x220>
 800c75a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c75c:	f000 faa1 	bl	800cca2 <__retarget_lock_release_recursive>
 800c760:	89ab      	ldrh	r3, [r5, #12]
 800c762:	065b      	lsls	r3, r3, #25
 800c764:	f53f af12 	bmi.w	800c58c <_vfiprintf_r+0x4c>
 800c768:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c76a:	e711      	b.n	800c590 <_vfiprintf_r+0x50>
 800c76c:	ab03      	add	r3, sp, #12
 800c76e:	9300      	str	r3, [sp, #0]
 800c770:	462a      	mov	r2, r5
 800c772:	4b09      	ldr	r3, [pc, #36]	; (800c798 <_vfiprintf_r+0x258>)
 800c774:	a904      	add	r1, sp, #16
 800c776:	4630      	mov	r0, r6
 800c778:	f7fc fba6 	bl	8008ec8 <_printf_i>
 800c77c:	e7e4      	b.n	800c748 <_vfiprintf_r+0x208>
 800c77e:	bf00      	nop
 800c780:	0800ebcc 	.word	0x0800ebcc
 800c784:	0800ebec 	.word	0x0800ebec
 800c788:	0800ebac 	.word	0x0800ebac
 800c78c:	0800eb5c 	.word	0x0800eb5c
 800c790:	0800eb66 	.word	0x0800eb66
 800c794:	080089b1 	.word	0x080089b1
 800c798:	0800c51d 	.word	0x0800c51d
 800c79c:	0800eb62 	.word	0x0800eb62

0800c7a0 <__swbuf_r>:
 800c7a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c7a2:	460e      	mov	r6, r1
 800c7a4:	4614      	mov	r4, r2
 800c7a6:	4605      	mov	r5, r0
 800c7a8:	b118      	cbz	r0, 800c7b2 <__swbuf_r+0x12>
 800c7aa:	6983      	ldr	r3, [r0, #24]
 800c7ac:	b90b      	cbnz	r3, 800c7b2 <__swbuf_r+0x12>
 800c7ae:	f000 f9d9 	bl	800cb64 <__sinit>
 800c7b2:	4b21      	ldr	r3, [pc, #132]	; (800c838 <__swbuf_r+0x98>)
 800c7b4:	429c      	cmp	r4, r3
 800c7b6:	d12b      	bne.n	800c810 <__swbuf_r+0x70>
 800c7b8:	686c      	ldr	r4, [r5, #4]
 800c7ba:	69a3      	ldr	r3, [r4, #24]
 800c7bc:	60a3      	str	r3, [r4, #8]
 800c7be:	89a3      	ldrh	r3, [r4, #12]
 800c7c0:	071a      	lsls	r2, r3, #28
 800c7c2:	d52f      	bpl.n	800c824 <__swbuf_r+0x84>
 800c7c4:	6923      	ldr	r3, [r4, #16]
 800c7c6:	b36b      	cbz	r3, 800c824 <__swbuf_r+0x84>
 800c7c8:	6923      	ldr	r3, [r4, #16]
 800c7ca:	6820      	ldr	r0, [r4, #0]
 800c7cc:	1ac0      	subs	r0, r0, r3
 800c7ce:	6963      	ldr	r3, [r4, #20]
 800c7d0:	b2f6      	uxtb	r6, r6
 800c7d2:	4283      	cmp	r3, r0
 800c7d4:	4637      	mov	r7, r6
 800c7d6:	dc04      	bgt.n	800c7e2 <__swbuf_r+0x42>
 800c7d8:	4621      	mov	r1, r4
 800c7da:	4628      	mov	r0, r5
 800c7dc:	f000 f92e 	bl	800ca3c <_fflush_r>
 800c7e0:	bb30      	cbnz	r0, 800c830 <__swbuf_r+0x90>
 800c7e2:	68a3      	ldr	r3, [r4, #8]
 800c7e4:	3b01      	subs	r3, #1
 800c7e6:	60a3      	str	r3, [r4, #8]
 800c7e8:	6823      	ldr	r3, [r4, #0]
 800c7ea:	1c5a      	adds	r2, r3, #1
 800c7ec:	6022      	str	r2, [r4, #0]
 800c7ee:	701e      	strb	r6, [r3, #0]
 800c7f0:	6963      	ldr	r3, [r4, #20]
 800c7f2:	3001      	adds	r0, #1
 800c7f4:	4283      	cmp	r3, r0
 800c7f6:	d004      	beq.n	800c802 <__swbuf_r+0x62>
 800c7f8:	89a3      	ldrh	r3, [r4, #12]
 800c7fa:	07db      	lsls	r3, r3, #31
 800c7fc:	d506      	bpl.n	800c80c <__swbuf_r+0x6c>
 800c7fe:	2e0a      	cmp	r6, #10
 800c800:	d104      	bne.n	800c80c <__swbuf_r+0x6c>
 800c802:	4621      	mov	r1, r4
 800c804:	4628      	mov	r0, r5
 800c806:	f000 f919 	bl	800ca3c <_fflush_r>
 800c80a:	b988      	cbnz	r0, 800c830 <__swbuf_r+0x90>
 800c80c:	4638      	mov	r0, r7
 800c80e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c810:	4b0a      	ldr	r3, [pc, #40]	; (800c83c <__swbuf_r+0x9c>)
 800c812:	429c      	cmp	r4, r3
 800c814:	d101      	bne.n	800c81a <__swbuf_r+0x7a>
 800c816:	68ac      	ldr	r4, [r5, #8]
 800c818:	e7cf      	b.n	800c7ba <__swbuf_r+0x1a>
 800c81a:	4b09      	ldr	r3, [pc, #36]	; (800c840 <__swbuf_r+0xa0>)
 800c81c:	429c      	cmp	r4, r3
 800c81e:	bf08      	it	eq
 800c820:	68ec      	ldreq	r4, [r5, #12]
 800c822:	e7ca      	b.n	800c7ba <__swbuf_r+0x1a>
 800c824:	4621      	mov	r1, r4
 800c826:	4628      	mov	r0, r5
 800c828:	f000 f80c 	bl	800c844 <__swsetup_r>
 800c82c:	2800      	cmp	r0, #0
 800c82e:	d0cb      	beq.n	800c7c8 <__swbuf_r+0x28>
 800c830:	f04f 37ff 	mov.w	r7, #4294967295
 800c834:	e7ea      	b.n	800c80c <__swbuf_r+0x6c>
 800c836:	bf00      	nop
 800c838:	0800ebcc 	.word	0x0800ebcc
 800c83c:	0800ebec 	.word	0x0800ebec
 800c840:	0800ebac 	.word	0x0800ebac

0800c844 <__swsetup_r>:
 800c844:	4b32      	ldr	r3, [pc, #200]	; (800c910 <__swsetup_r+0xcc>)
 800c846:	b570      	push	{r4, r5, r6, lr}
 800c848:	681d      	ldr	r5, [r3, #0]
 800c84a:	4606      	mov	r6, r0
 800c84c:	460c      	mov	r4, r1
 800c84e:	b125      	cbz	r5, 800c85a <__swsetup_r+0x16>
 800c850:	69ab      	ldr	r3, [r5, #24]
 800c852:	b913      	cbnz	r3, 800c85a <__swsetup_r+0x16>
 800c854:	4628      	mov	r0, r5
 800c856:	f000 f985 	bl	800cb64 <__sinit>
 800c85a:	4b2e      	ldr	r3, [pc, #184]	; (800c914 <__swsetup_r+0xd0>)
 800c85c:	429c      	cmp	r4, r3
 800c85e:	d10f      	bne.n	800c880 <__swsetup_r+0x3c>
 800c860:	686c      	ldr	r4, [r5, #4]
 800c862:	89a3      	ldrh	r3, [r4, #12]
 800c864:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c868:	0719      	lsls	r1, r3, #28
 800c86a:	d42c      	bmi.n	800c8c6 <__swsetup_r+0x82>
 800c86c:	06dd      	lsls	r5, r3, #27
 800c86e:	d411      	bmi.n	800c894 <__swsetup_r+0x50>
 800c870:	2309      	movs	r3, #9
 800c872:	6033      	str	r3, [r6, #0]
 800c874:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c878:	81a3      	strh	r3, [r4, #12]
 800c87a:	f04f 30ff 	mov.w	r0, #4294967295
 800c87e:	e03e      	b.n	800c8fe <__swsetup_r+0xba>
 800c880:	4b25      	ldr	r3, [pc, #148]	; (800c918 <__swsetup_r+0xd4>)
 800c882:	429c      	cmp	r4, r3
 800c884:	d101      	bne.n	800c88a <__swsetup_r+0x46>
 800c886:	68ac      	ldr	r4, [r5, #8]
 800c888:	e7eb      	b.n	800c862 <__swsetup_r+0x1e>
 800c88a:	4b24      	ldr	r3, [pc, #144]	; (800c91c <__swsetup_r+0xd8>)
 800c88c:	429c      	cmp	r4, r3
 800c88e:	bf08      	it	eq
 800c890:	68ec      	ldreq	r4, [r5, #12]
 800c892:	e7e6      	b.n	800c862 <__swsetup_r+0x1e>
 800c894:	0758      	lsls	r0, r3, #29
 800c896:	d512      	bpl.n	800c8be <__swsetup_r+0x7a>
 800c898:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c89a:	b141      	cbz	r1, 800c8ae <__swsetup_r+0x6a>
 800c89c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c8a0:	4299      	cmp	r1, r3
 800c8a2:	d002      	beq.n	800c8aa <__swsetup_r+0x66>
 800c8a4:	4630      	mov	r0, r6
 800c8a6:	f7ff fb25 	bl	800bef4 <_free_r>
 800c8aa:	2300      	movs	r3, #0
 800c8ac:	6363      	str	r3, [r4, #52]	; 0x34
 800c8ae:	89a3      	ldrh	r3, [r4, #12]
 800c8b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c8b4:	81a3      	strh	r3, [r4, #12]
 800c8b6:	2300      	movs	r3, #0
 800c8b8:	6063      	str	r3, [r4, #4]
 800c8ba:	6923      	ldr	r3, [r4, #16]
 800c8bc:	6023      	str	r3, [r4, #0]
 800c8be:	89a3      	ldrh	r3, [r4, #12]
 800c8c0:	f043 0308 	orr.w	r3, r3, #8
 800c8c4:	81a3      	strh	r3, [r4, #12]
 800c8c6:	6923      	ldr	r3, [r4, #16]
 800c8c8:	b94b      	cbnz	r3, 800c8de <__swsetup_r+0x9a>
 800c8ca:	89a3      	ldrh	r3, [r4, #12]
 800c8cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c8d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c8d4:	d003      	beq.n	800c8de <__swsetup_r+0x9a>
 800c8d6:	4621      	mov	r1, r4
 800c8d8:	4630      	mov	r0, r6
 800c8da:	f000 fa09 	bl	800ccf0 <__smakebuf_r>
 800c8de:	89a0      	ldrh	r0, [r4, #12]
 800c8e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c8e4:	f010 0301 	ands.w	r3, r0, #1
 800c8e8:	d00a      	beq.n	800c900 <__swsetup_r+0xbc>
 800c8ea:	2300      	movs	r3, #0
 800c8ec:	60a3      	str	r3, [r4, #8]
 800c8ee:	6963      	ldr	r3, [r4, #20]
 800c8f0:	425b      	negs	r3, r3
 800c8f2:	61a3      	str	r3, [r4, #24]
 800c8f4:	6923      	ldr	r3, [r4, #16]
 800c8f6:	b943      	cbnz	r3, 800c90a <__swsetup_r+0xc6>
 800c8f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c8fc:	d1ba      	bne.n	800c874 <__swsetup_r+0x30>
 800c8fe:	bd70      	pop	{r4, r5, r6, pc}
 800c900:	0781      	lsls	r1, r0, #30
 800c902:	bf58      	it	pl
 800c904:	6963      	ldrpl	r3, [r4, #20]
 800c906:	60a3      	str	r3, [r4, #8]
 800c908:	e7f4      	b.n	800c8f4 <__swsetup_r+0xb0>
 800c90a:	2000      	movs	r0, #0
 800c90c:	e7f7      	b.n	800c8fe <__swsetup_r+0xba>
 800c90e:	bf00      	nop
 800c910:	24000014 	.word	0x24000014
 800c914:	0800ebcc 	.word	0x0800ebcc
 800c918:	0800ebec 	.word	0x0800ebec
 800c91c:	0800ebac 	.word	0x0800ebac

0800c920 <abort>:
 800c920:	b508      	push	{r3, lr}
 800c922:	2006      	movs	r0, #6
 800c924:	f000 fa54 	bl	800cdd0 <raise>
 800c928:	2001      	movs	r0, #1
 800c92a:	f7f5 fbad 	bl	8002088 <_exit>
	...

0800c930 <__sflush_r>:
 800c930:	898a      	ldrh	r2, [r1, #12]
 800c932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c936:	4605      	mov	r5, r0
 800c938:	0710      	lsls	r0, r2, #28
 800c93a:	460c      	mov	r4, r1
 800c93c:	d458      	bmi.n	800c9f0 <__sflush_r+0xc0>
 800c93e:	684b      	ldr	r3, [r1, #4]
 800c940:	2b00      	cmp	r3, #0
 800c942:	dc05      	bgt.n	800c950 <__sflush_r+0x20>
 800c944:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c946:	2b00      	cmp	r3, #0
 800c948:	dc02      	bgt.n	800c950 <__sflush_r+0x20>
 800c94a:	2000      	movs	r0, #0
 800c94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c950:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c952:	2e00      	cmp	r6, #0
 800c954:	d0f9      	beq.n	800c94a <__sflush_r+0x1a>
 800c956:	2300      	movs	r3, #0
 800c958:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c95c:	682f      	ldr	r7, [r5, #0]
 800c95e:	602b      	str	r3, [r5, #0]
 800c960:	d032      	beq.n	800c9c8 <__sflush_r+0x98>
 800c962:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c964:	89a3      	ldrh	r3, [r4, #12]
 800c966:	075a      	lsls	r2, r3, #29
 800c968:	d505      	bpl.n	800c976 <__sflush_r+0x46>
 800c96a:	6863      	ldr	r3, [r4, #4]
 800c96c:	1ac0      	subs	r0, r0, r3
 800c96e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c970:	b10b      	cbz	r3, 800c976 <__sflush_r+0x46>
 800c972:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c974:	1ac0      	subs	r0, r0, r3
 800c976:	2300      	movs	r3, #0
 800c978:	4602      	mov	r2, r0
 800c97a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c97c:	6a21      	ldr	r1, [r4, #32]
 800c97e:	4628      	mov	r0, r5
 800c980:	47b0      	blx	r6
 800c982:	1c43      	adds	r3, r0, #1
 800c984:	89a3      	ldrh	r3, [r4, #12]
 800c986:	d106      	bne.n	800c996 <__sflush_r+0x66>
 800c988:	6829      	ldr	r1, [r5, #0]
 800c98a:	291d      	cmp	r1, #29
 800c98c:	d82c      	bhi.n	800c9e8 <__sflush_r+0xb8>
 800c98e:	4a2a      	ldr	r2, [pc, #168]	; (800ca38 <__sflush_r+0x108>)
 800c990:	40ca      	lsrs	r2, r1
 800c992:	07d6      	lsls	r6, r2, #31
 800c994:	d528      	bpl.n	800c9e8 <__sflush_r+0xb8>
 800c996:	2200      	movs	r2, #0
 800c998:	6062      	str	r2, [r4, #4]
 800c99a:	04d9      	lsls	r1, r3, #19
 800c99c:	6922      	ldr	r2, [r4, #16]
 800c99e:	6022      	str	r2, [r4, #0]
 800c9a0:	d504      	bpl.n	800c9ac <__sflush_r+0x7c>
 800c9a2:	1c42      	adds	r2, r0, #1
 800c9a4:	d101      	bne.n	800c9aa <__sflush_r+0x7a>
 800c9a6:	682b      	ldr	r3, [r5, #0]
 800c9a8:	b903      	cbnz	r3, 800c9ac <__sflush_r+0x7c>
 800c9aa:	6560      	str	r0, [r4, #84]	; 0x54
 800c9ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c9ae:	602f      	str	r7, [r5, #0]
 800c9b0:	2900      	cmp	r1, #0
 800c9b2:	d0ca      	beq.n	800c94a <__sflush_r+0x1a>
 800c9b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c9b8:	4299      	cmp	r1, r3
 800c9ba:	d002      	beq.n	800c9c2 <__sflush_r+0x92>
 800c9bc:	4628      	mov	r0, r5
 800c9be:	f7ff fa99 	bl	800bef4 <_free_r>
 800c9c2:	2000      	movs	r0, #0
 800c9c4:	6360      	str	r0, [r4, #52]	; 0x34
 800c9c6:	e7c1      	b.n	800c94c <__sflush_r+0x1c>
 800c9c8:	6a21      	ldr	r1, [r4, #32]
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	4628      	mov	r0, r5
 800c9ce:	47b0      	blx	r6
 800c9d0:	1c41      	adds	r1, r0, #1
 800c9d2:	d1c7      	bne.n	800c964 <__sflush_r+0x34>
 800c9d4:	682b      	ldr	r3, [r5, #0]
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d0c4      	beq.n	800c964 <__sflush_r+0x34>
 800c9da:	2b1d      	cmp	r3, #29
 800c9dc:	d001      	beq.n	800c9e2 <__sflush_r+0xb2>
 800c9de:	2b16      	cmp	r3, #22
 800c9e0:	d101      	bne.n	800c9e6 <__sflush_r+0xb6>
 800c9e2:	602f      	str	r7, [r5, #0]
 800c9e4:	e7b1      	b.n	800c94a <__sflush_r+0x1a>
 800c9e6:	89a3      	ldrh	r3, [r4, #12]
 800c9e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9ec:	81a3      	strh	r3, [r4, #12]
 800c9ee:	e7ad      	b.n	800c94c <__sflush_r+0x1c>
 800c9f0:	690f      	ldr	r7, [r1, #16]
 800c9f2:	2f00      	cmp	r7, #0
 800c9f4:	d0a9      	beq.n	800c94a <__sflush_r+0x1a>
 800c9f6:	0793      	lsls	r3, r2, #30
 800c9f8:	680e      	ldr	r6, [r1, #0]
 800c9fa:	bf08      	it	eq
 800c9fc:	694b      	ldreq	r3, [r1, #20]
 800c9fe:	600f      	str	r7, [r1, #0]
 800ca00:	bf18      	it	ne
 800ca02:	2300      	movne	r3, #0
 800ca04:	eba6 0807 	sub.w	r8, r6, r7
 800ca08:	608b      	str	r3, [r1, #8]
 800ca0a:	f1b8 0f00 	cmp.w	r8, #0
 800ca0e:	dd9c      	ble.n	800c94a <__sflush_r+0x1a>
 800ca10:	6a21      	ldr	r1, [r4, #32]
 800ca12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ca14:	4643      	mov	r3, r8
 800ca16:	463a      	mov	r2, r7
 800ca18:	4628      	mov	r0, r5
 800ca1a:	47b0      	blx	r6
 800ca1c:	2800      	cmp	r0, #0
 800ca1e:	dc06      	bgt.n	800ca2e <__sflush_r+0xfe>
 800ca20:	89a3      	ldrh	r3, [r4, #12]
 800ca22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca26:	81a3      	strh	r3, [r4, #12]
 800ca28:	f04f 30ff 	mov.w	r0, #4294967295
 800ca2c:	e78e      	b.n	800c94c <__sflush_r+0x1c>
 800ca2e:	4407      	add	r7, r0
 800ca30:	eba8 0800 	sub.w	r8, r8, r0
 800ca34:	e7e9      	b.n	800ca0a <__sflush_r+0xda>
 800ca36:	bf00      	nop
 800ca38:	20400001 	.word	0x20400001

0800ca3c <_fflush_r>:
 800ca3c:	b538      	push	{r3, r4, r5, lr}
 800ca3e:	690b      	ldr	r3, [r1, #16]
 800ca40:	4605      	mov	r5, r0
 800ca42:	460c      	mov	r4, r1
 800ca44:	b913      	cbnz	r3, 800ca4c <_fflush_r+0x10>
 800ca46:	2500      	movs	r5, #0
 800ca48:	4628      	mov	r0, r5
 800ca4a:	bd38      	pop	{r3, r4, r5, pc}
 800ca4c:	b118      	cbz	r0, 800ca56 <_fflush_r+0x1a>
 800ca4e:	6983      	ldr	r3, [r0, #24]
 800ca50:	b90b      	cbnz	r3, 800ca56 <_fflush_r+0x1a>
 800ca52:	f000 f887 	bl	800cb64 <__sinit>
 800ca56:	4b14      	ldr	r3, [pc, #80]	; (800caa8 <_fflush_r+0x6c>)
 800ca58:	429c      	cmp	r4, r3
 800ca5a:	d11b      	bne.n	800ca94 <_fflush_r+0x58>
 800ca5c:	686c      	ldr	r4, [r5, #4]
 800ca5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca62:	2b00      	cmp	r3, #0
 800ca64:	d0ef      	beq.n	800ca46 <_fflush_r+0xa>
 800ca66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ca68:	07d0      	lsls	r0, r2, #31
 800ca6a:	d404      	bmi.n	800ca76 <_fflush_r+0x3a>
 800ca6c:	0599      	lsls	r1, r3, #22
 800ca6e:	d402      	bmi.n	800ca76 <_fflush_r+0x3a>
 800ca70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca72:	f000 f915 	bl	800cca0 <__retarget_lock_acquire_recursive>
 800ca76:	4628      	mov	r0, r5
 800ca78:	4621      	mov	r1, r4
 800ca7a:	f7ff ff59 	bl	800c930 <__sflush_r>
 800ca7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ca80:	07da      	lsls	r2, r3, #31
 800ca82:	4605      	mov	r5, r0
 800ca84:	d4e0      	bmi.n	800ca48 <_fflush_r+0xc>
 800ca86:	89a3      	ldrh	r3, [r4, #12]
 800ca88:	059b      	lsls	r3, r3, #22
 800ca8a:	d4dd      	bmi.n	800ca48 <_fflush_r+0xc>
 800ca8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ca8e:	f000 f908 	bl	800cca2 <__retarget_lock_release_recursive>
 800ca92:	e7d9      	b.n	800ca48 <_fflush_r+0xc>
 800ca94:	4b05      	ldr	r3, [pc, #20]	; (800caac <_fflush_r+0x70>)
 800ca96:	429c      	cmp	r4, r3
 800ca98:	d101      	bne.n	800ca9e <_fflush_r+0x62>
 800ca9a:	68ac      	ldr	r4, [r5, #8]
 800ca9c:	e7df      	b.n	800ca5e <_fflush_r+0x22>
 800ca9e:	4b04      	ldr	r3, [pc, #16]	; (800cab0 <_fflush_r+0x74>)
 800caa0:	429c      	cmp	r4, r3
 800caa2:	bf08      	it	eq
 800caa4:	68ec      	ldreq	r4, [r5, #12]
 800caa6:	e7da      	b.n	800ca5e <_fflush_r+0x22>
 800caa8:	0800ebcc 	.word	0x0800ebcc
 800caac:	0800ebec 	.word	0x0800ebec
 800cab0:	0800ebac 	.word	0x0800ebac

0800cab4 <std>:
 800cab4:	2300      	movs	r3, #0
 800cab6:	b510      	push	{r4, lr}
 800cab8:	4604      	mov	r4, r0
 800caba:	e9c0 3300 	strd	r3, r3, [r0]
 800cabe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cac2:	6083      	str	r3, [r0, #8]
 800cac4:	8181      	strh	r1, [r0, #12]
 800cac6:	6643      	str	r3, [r0, #100]	; 0x64
 800cac8:	81c2      	strh	r2, [r0, #14]
 800caca:	6183      	str	r3, [r0, #24]
 800cacc:	4619      	mov	r1, r3
 800cace:	2208      	movs	r2, #8
 800cad0:	305c      	adds	r0, #92	; 0x5c
 800cad2:	f7fb fed5 	bl	8008880 <memset>
 800cad6:	4b05      	ldr	r3, [pc, #20]	; (800caec <std+0x38>)
 800cad8:	6263      	str	r3, [r4, #36]	; 0x24
 800cada:	4b05      	ldr	r3, [pc, #20]	; (800caf0 <std+0x3c>)
 800cadc:	62a3      	str	r3, [r4, #40]	; 0x28
 800cade:	4b05      	ldr	r3, [pc, #20]	; (800caf4 <std+0x40>)
 800cae0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cae2:	4b05      	ldr	r3, [pc, #20]	; (800caf8 <std+0x44>)
 800cae4:	6224      	str	r4, [r4, #32]
 800cae6:	6323      	str	r3, [r4, #48]	; 0x30
 800cae8:	bd10      	pop	{r4, pc}
 800caea:	bf00      	nop
 800caec:	0800ce09 	.word	0x0800ce09
 800caf0:	0800ce2b 	.word	0x0800ce2b
 800caf4:	0800ce63 	.word	0x0800ce63
 800caf8:	0800ce87 	.word	0x0800ce87

0800cafc <_cleanup_r>:
 800cafc:	4901      	ldr	r1, [pc, #4]	; (800cb04 <_cleanup_r+0x8>)
 800cafe:	f000 b8af 	b.w	800cc60 <_fwalk_reent>
 800cb02:	bf00      	nop
 800cb04:	0800ca3d 	.word	0x0800ca3d

0800cb08 <__sfmoreglue>:
 800cb08:	b570      	push	{r4, r5, r6, lr}
 800cb0a:	2268      	movs	r2, #104	; 0x68
 800cb0c:	1e4d      	subs	r5, r1, #1
 800cb0e:	4355      	muls	r5, r2
 800cb10:	460e      	mov	r6, r1
 800cb12:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cb16:	f7ff fa59 	bl	800bfcc <_malloc_r>
 800cb1a:	4604      	mov	r4, r0
 800cb1c:	b140      	cbz	r0, 800cb30 <__sfmoreglue+0x28>
 800cb1e:	2100      	movs	r1, #0
 800cb20:	e9c0 1600 	strd	r1, r6, [r0]
 800cb24:	300c      	adds	r0, #12
 800cb26:	60a0      	str	r0, [r4, #8]
 800cb28:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cb2c:	f7fb fea8 	bl	8008880 <memset>
 800cb30:	4620      	mov	r0, r4
 800cb32:	bd70      	pop	{r4, r5, r6, pc}

0800cb34 <__sfp_lock_acquire>:
 800cb34:	4801      	ldr	r0, [pc, #4]	; (800cb3c <__sfp_lock_acquire+0x8>)
 800cb36:	f000 b8b3 	b.w	800cca0 <__retarget_lock_acquire_recursive>
 800cb3a:	bf00      	nop
 800cb3c:	24000d29 	.word	0x24000d29

0800cb40 <__sfp_lock_release>:
 800cb40:	4801      	ldr	r0, [pc, #4]	; (800cb48 <__sfp_lock_release+0x8>)
 800cb42:	f000 b8ae 	b.w	800cca2 <__retarget_lock_release_recursive>
 800cb46:	bf00      	nop
 800cb48:	24000d29 	.word	0x24000d29

0800cb4c <__sinit_lock_acquire>:
 800cb4c:	4801      	ldr	r0, [pc, #4]	; (800cb54 <__sinit_lock_acquire+0x8>)
 800cb4e:	f000 b8a7 	b.w	800cca0 <__retarget_lock_acquire_recursive>
 800cb52:	bf00      	nop
 800cb54:	24000d2a 	.word	0x24000d2a

0800cb58 <__sinit_lock_release>:
 800cb58:	4801      	ldr	r0, [pc, #4]	; (800cb60 <__sinit_lock_release+0x8>)
 800cb5a:	f000 b8a2 	b.w	800cca2 <__retarget_lock_release_recursive>
 800cb5e:	bf00      	nop
 800cb60:	24000d2a 	.word	0x24000d2a

0800cb64 <__sinit>:
 800cb64:	b510      	push	{r4, lr}
 800cb66:	4604      	mov	r4, r0
 800cb68:	f7ff fff0 	bl	800cb4c <__sinit_lock_acquire>
 800cb6c:	69a3      	ldr	r3, [r4, #24]
 800cb6e:	b11b      	cbz	r3, 800cb78 <__sinit+0x14>
 800cb70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb74:	f7ff bff0 	b.w	800cb58 <__sinit_lock_release>
 800cb78:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cb7c:	6523      	str	r3, [r4, #80]	; 0x50
 800cb7e:	4b13      	ldr	r3, [pc, #76]	; (800cbcc <__sinit+0x68>)
 800cb80:	4a13      	ldr	r2, [pc, #76]	; (800cbd0 <__sinit+0x6c>)
 800cb82:	681b      	ldr	r3, [r3, #0]
 800cb84:	62a2      	str	r2, [r4, #40]	; 0x28
 800cb86:	42a3      	cmp	r3, r4
 800cb88:	bf04      	itt	eq
 800cb8a:	2301      	moveq	r3, #1
 800cb8c:	61a3      	streq	r3, [r4, #24]
 800cb8e:	4620      	mov	r0, r4
 800cb90:	f000 f820 	bl	800cbd4 <__sfp>
 800cb94:	6060      	str	r0, [r4, #4]
 800cb96:	4620      	mov	r0, r4
 800cb98:	f000 f81c 	bl	800cbd4 <__sfp>
 800cb9c:	60a0      	str	r0, [r4, #8]
 800cb9e:	4620      	mov	r0, r4
 800cba0:	f000 f818 	bl	800cbd4 <__sfp>
 800cba4:	2200      	movs	r2, #0
 800cba6:	60e0      	str	r0, [r4, #12]
 800cba8:	2104      	movs	r1, #4
 800cbaa:	6860      	ldr	r0, [r4, #4]
 800cbac:	f7ff ff82 	bl	800cab4 <std>
 800cbb0:	68a0      	ldr	r0, [r4, #8]
 800cbb2:	2201      	movs	r2, #1
 800cbb4:	2109      	movs	r1, #9
 800cbb6:	f7ff ff7d 	bl	800cab4 <std>
 800cbba:	68e0      	ldr	r0, [r4, #12]
 800cbbc:	2202      	movs	r2, #2
 800cbbe:	2112      	movs	r1, #18
 800cbc0:	f7ff ff78 	bl	800cab4 <std>
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	61a3      	str	r3, [r4, #24]
 800cbc8:	e7d2      	b.n	800cb70 <__sinit+0xc>
 800cbca:	bf00      	nop
 800cbcc:	0800e768 	.word	0x0800e768
 800cbd0:	0800cafd 	.word	0x0800cafd

0800cbd4 <__sfp>:
 800cbd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbd6:	4607      	mov	r7, r0
 800cbd8:	f7ff ffac 	bl	800cb34 <__sfp_lock_acquire>
 800cbdc:	4b1e      	ldr	r3, [pc, #120]	; (800cc58 <__sfp+0x84>)
 800cbde:	681e      	ldr	r6, [r3, #0]
 800cbe0:	69b3      	ldr	r3, [r6, #24]
 800cbe2:	b913      	cbnz	r3, 800cbea <__sfp+0x16>
 800cbe4:	4630      	mov	r0, r6
 800cbe6:	f7ff ffbd 	bl	800cb64 <__sinit>
 800cbea:	3648      	adds	r6, #72	; 0x48
 800cbec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cbf0:	3b01      	subs	r3, #1
 800cbf2:	d503      	bpl.n	800cbfc <__sfp+0x28>
 800cbf4:	6833      	ldr	r3, [r6, #0]
 800cbf6:	b30b      	cbz	r3, 800cc3c <__sfp+0x68>
 800cbf8:	6836      	ldr	r6, [r6, #0]
 800cbfa:	e7f7      	b.n	800cbec <__sfp+0x18>
 800cbfc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cc00:	b9d5      	cbnz	r5, 800cc38 <__sfp+0x64>
 800cc02:	4b16      	ldr	r3, [pc, #88]	; (800cc5c <__sfp+0x88>)
 800cc04:	60e3      	str	r3, [r4, #12]
 800cc06:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cc0a:	6665      	str	r5, [r4, #100]	; 0x64
 800cc0c:	f000 f847 	bl	800cc9e <__retarget_lock_init_recursive>
 800cc10:	f7ff ff96 	bl	800cb40 <__sfp_lock_release>
 800cc14:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cc18:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cc1c:	6025      	str	r5, [r4, #0]
 800cc1e:	61a5      	str	r5, [r4, #24]
 800cc20:	2208      	movs	r2, #8
 800cc22:	4629      	mov	r1, r5
 800cc24:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cc28:	f7fb fe2a 	bl	8008880 <memset>
 800cc2c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cc30:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cc34:	4620      	mov	r0, r4
 800cc36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc38:	3468      	adds	r4, #104	; 0x68
 800cc3a:	e7d9      	b.n	800cbf0 <__sfp+0x1c>
 800cc3c:	2104      	movs	r1, #4
 800cc3e:	4638      	mov	r0, r7
 800cc40:	f7ff ff62 	bl	800cb08 <__sfmoreglue>
 800cc44:	4604      	mov	r4, r0
 800cc46:	6030      	str	r0, [r6, #0]
 800cc48:	2800      	cmp	r0, #0
 800cc4a:	d1d5      	bne.n	800cbf8 <__sfp+0x24>
 800cc4c:	f7ff ff78 	bl	800cb40 <__sfp_lock_release>
 800cc50:	230c      	movs	r3, #12
 800cc52:	603b      	str	r3, [r7, #0]
 800cc54:	e7ee      	b.n	800cc34 <__sfp+0x60>
 800cc56:	bf00      	nop
 800cc58:	0800e768 	.word	0x0800e768
 800cc5c:	ffff0001 	.word	0xffff0001

0800cc60 <_fwalk_reent>:
 800cc60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc64:	4606      	mov	r6, r0
 800cc66:	4688      	mov	r8, r1
 800cc68:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cc6c:	2700      	movs	r7, #0
 800cc6e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cc72:	f1b9 0901 	subs.w	r9, r9, #1
 800cc76:	d505      	bpl.n	800cc84 <_fwalk_reent+0x24>
 800cc78:	6824      	ldr	r4, [r4, #0]
 800cc7a:	2c00      	cmp	r4, #0
 800cc7c:	d1f7      	bne.n	800cc6e <_fwalk_reent+0xe>
 800cc7e:	4638      	mov	r0, r7
 800cc80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc84:	89ab      	ldrh	r3, [r5, #12]
 800cc86:	2b01      	cmp	r3, #1
 800cc88:	d907      	bls.n	800cc9a <_fwalk_reent+0x3a>
 800cc8a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cc8e:	3301      	adds	r3, #1
 800cc90:	d003      	beq.n	800cc9a <_fwalk_reent+0x3a>
 800cc92:	4629      	mov	r1, r5
 800cc94:	4630      	mov	r0, r6
 800cc96:	47c0      	blx	r8
 800cc98:	4307      	orrs	r7, r0
 800cc9a:	3568      	adds	r5, #104	; 0x68
 800cc9c:	e7e9      	b.n	800cc72 <_fwalk_reent+0x12>

0800cc9e <__retarget_lock_init_recursive>:
 800cc9e:	4770      	bx	lr

0800cca0 <__retarget_lock_acquire_recursive>:
 800cca0:	4770      	bx	lr

0800cca2 <__retarget_lock_release_recursive>:
 800cca2:	4770      	bx	lr

0800cca4 <__swhatbuf_r>:
 800cca4:	b570      	push	{r4, r5, r6, lr}
 800cca6:	460e      	mov	r6, r1
 800cca8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ccac:	2900      	cmp	r1, #0
 800ccae:	b096      	sub	sp, #88	; 0x58
 800ccb0:	4614      	mov	r4, r2
 800ccb2:	461d      	mov	r5, r3
 800ccb4:	da08      	bge.n	800ccc8 <__swhatbuf_r+0x24>
 800ccb6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	602a      	str	r2, [r5, #0]
 800ccbe:	061a      	lsls	r2, r3, #24
 800ccc0:	d410      	bmi.n	800cce4 <__swhatbuf_r+0x40>
 800ccc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ccc6:	e00e      	b.n	800cce6 <__swhatbuf_r+0x42>
 800ccc8:	466a      	mov	r2, sp
 800ccca:	f000 f903 	bl	800ced4 <_fstat_r>
 800ccce:	2800      	cmp	r0, #0
 800ccd0:	dbf1      	blt.n	800ccb6 <__swhatbuf_r+0x12>
 800ccd2:	9a01      	ldr	r2, [sp, #4]
 800ccd4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ccd8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ccdc:	425a      	negs	r2, r3
 800ccde:	415a      	adcs	r2, r3
 800cce0:	602a      	str	r2, [r5, #0]
 800cce2:	e7ee      	b.n	800ccc2 <__swhatbuf_r+0x1e>
 800cce4:	2340      	movs	r3, #64	; 0x40
 800cce6:	2000      	movs	r0, #0
 800cce8:	6023      	str	r3, [r4, #0]
 800ccea:	b016      	add	sp, #88	; 0x58
 800ccec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ccf0 <__smakebuf_r>:
 800ccf0:	898b      	ldrh	r3, [r1, #12]
 800ccf2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ccf4:	079d      	lsls	r5, r3, #30
 800ccf6:	4606      	mov	r6, r0
 800ccf8:	460c      	mov	r4, r1
 800ccfa:	d507      	bpl.n	800cd0c <__smakebuf_r+0x1c>
 800ccfc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cd00:	6023      	str	r3, [r4, #0]
 800cd02:	6123      	str	r3, [r4, #16]
 800cd04:	2301      	movs	r3, #1
 800cd06:	6163      	str	r3, [r4, #20]
 800cd08:	b002      	add	sp, #8
 800cd0a:	bd70      	pop	{r4, r5, r6, pc}
 800cd0c:	ab01      	add	r3, sp, #4
 800cd0e:	466a      	mov	r2, sp
 800cd10:	f7ff ffc8 	bl	800cca4 <__swhatbuf_r>
 800cd14:	9900      	ldr	r1, [sp, #0]
 800cd16:	4605      	mov	r5, r0
 800cd18:	4630      	mov	r0, r6
 800cd1a:	f7ff f957 	bl	800bfcc <_malloc_r>
 800cd1e:	b948      	cbnz	r0, 800cd34 <__smakebuf_r+0x44>
 800cd20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd24:	059a      	lsls	r2, r3, #22
 800cd26:	d4ef      	bmi.n	800cd08 <__smakebuf_r+0x18>
 800cd28:	f023 0303 	bic.w	r3, r3, #3
 800cd2c:	f043 0302 	orr.w	r3, r3, #2
 800cd30:	81a3      	strh	r3, [r4, #12]
 800cd32:	e7e3      	b.n	800ccfc <__smakebuf_r+0xc>
 800cd34:	4b0d      	ldr	r3, [pc, #52]	; (800cd6c <__smakebuf_r+0x7c>)
 800cd36:	62b3      	str	r3, [r6, #40]	; 0x28
 800cd38:	89a3      	ldrh	r3, [r4, #12]
 800cd3a:	6020      	str	r0, [r4, #0]
 800cd3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cd40:	81a3      	strh	r3, [r4, #12]
 800cd42:	9b00      	ldr	r3, [sp, #0]
 800cd44:	6163      	str	r3, [r4, #20]
 800cd46:	9b01      	ldr	r3, [sp, #4]
 800cd48:	6120      	str	r0, [r4, #16]
 800cd4a:	b15b      	cbz	r3, 800cd64 <__smakebuf_r+0x74>
 800cd4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd50:	4630      	mov	r0, r6
 800cd52:	f000 f8d1 	bl	800cef8 <_isatty_r>
 800cd56:	b128      	cbz	r0, 800cd64 <__smakebuf_r+0x74>
 800cd58:	89a3      	ldrh	r3, [r4, #12]
 800cd5a:	f023 0303 	bic.w	r3, r3, #3
 800cd5e:	f043 0301 	orr.w	r3, r3, #1
 800cd62:	81a3      	strh	r3, [r4, #12]
 800cd64:	89a0      	ldrh	r0, [r4, #12]
 800cd66:	4305      	orrs	r5, r0
 800cd68:	81a5      	strh	r5, [r4, #12]
 800cd6a:	e7cd      	b.n	800cd08 <__smakebuf_r+0x18>
 800cd6c:	0800cafd 	.word	0x0800cafd

0800cd70 <_malloc_usable_size_r>:
 800cd70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cd74:	1f18      	subs	r0, r3, #4
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	bfbc      	itt	lt
 800cd7a:	580b      	ldrlt	r3, [r1, r0]
 800cd7c:	18c0      	addlt	r0, r0, r3
 800cd7e:	4770      	bx	lr

0800cd80 <_raise_r>:
 800cd80:	291f      	cmp	r1, #31
 800cd82:	b538      	push	{r3, r4, r5, lr}
 800cd84:	4604      	mov	r4, r0
 800cd86:	460d      	mov	r5, r1
 800cd88:	d904      	bls.n	800cd94 <_raise_r+0x14>
 800cd8a:	2316      	movs	r3, #22
 800cd8c:	6003      	str	r3, [r0, #0]
 800cd8e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd92:	bd38      	pop	{r3, r4, r5, pc}
 800cd94:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cd96:	b112      	cbz	r2, 800cd9e <_raise_r+0x1e>
 800cd98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd9c:	b94b      	cbnz	r3, 800cdb2 <_raise_r+0x32>
 800cd9e:	4620      	mov	r0, r4
 800cda0:	f000 f830 	bl	800ce04 <_getpid_r>
 800cda4:	462a      	mov	r2, r5
 800cda6:	4601      	mov	r1, r0
 800cda8:	4620      	mov	r0, r4
 800cdaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdae:	f000 b817 	b.w	800cde0 <_kill_r>
 800cdb2:	2b01      	cmp	r3, #1
 800cdb4:	d00a      	beq.n	800cdcc <_raise_r+0x4c>
 800cdb6:	1c59      	adds	r1, r3, #1
 800cdb8:	d103      	bne.n	800cdc2 <_raise_r+0x42>
 800cdba:	2316      	movs	r3, #22
 800cdbc:	6003      	str	r3, [r0, #0]
 800cdbe:	2001      	movs	r0, #1
 800cdc0:	e7e7      	b.n	800cd92 <_raise_r+0x12>
 800cdc2:	2400      	movs	r4, #0
 800cdc4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cdc8:	4628      	mov	r0, r5
 800cdca:	4798      	blx	r3
 800cdcc:	2000      	movs	r0, #0
 800cdce:	e7e0      	b.n	800cd92 <_raise_r+0x12>

0800cdd0 <raise>:
 800cdd0:	4b02      	ldr	r3, [pc, #8]	; (800cddc <raise+0xc>)
 800cdd2:	4601      	mov	r1, r0
 800cdd4:	6818      	ldr	r0, [r3, #0]
 800cdd6:	f7ff bfd3 	b.w	800cd80 <_raise_r>
 800cdda:	bf00      	nop
 800cddc:	24000014 	.word	0x24000014

0800cde0 <_kill_r>:
 800cde0:	b538      	push	{r3, r4, r5, lr}
 800cde2:	4d07      	ldr	r5, [pc, #28]	; (800ce00 <_kill_r+0x20>)
 800cde4:	2300      	movs	r3, #0
 800cde6:	4604      	mov	r4, r0
 800cde8:	4608      	mov	r0, r1
 800cdea:	4611      	mov	r1, r2
 800cdec:	602b      	str	r3, [r5, #0]
 800cdee:	f7f5 f93b 	bl	8002068 <_kill>
 800cdf2:	1c43      	adds	r3, r0, #1
 800cdf4:	d102      	bne.n	800cdfc <_kill_r+0x1c>
 800cdf6:	682b      	ldr	r3, [r5, #0]
 800cdf8:	b103      	cbz	r3, 800cdfc <_kill_r+0x1c>
 800cdfa:	6023      	str	r3, [r4, #0]
 800cdfc:	bd38      	pop	{r3, r4, r5, pc}
 800cdfe:	bf00      	nop
 800ce00:	24000d24 	.word	0x24000d24

0800ce04 <_getpid_r>:
 800ce04:	f7f5 b928 	b.w	8002058 <_getpid>

0800ce08 <__sread>:
 800ce08:	b510      	push	{r4, lr}
 800ce0a:	460c      	mov	r4, r1
 800ce0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce10:	f000 f894 	bl	800cf3c <_read_r>
 800ce14:	2800      	cmp	r0, #0
 800ce16:	bfab      	itete	ge
 800ce18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ce1a:	89a3      	ldrhlt	r3, [r4, #12]
 800ce1c:	181b      	addge	r3, r3, r0
 800ce1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ce22:	bfac      	ite	ge
 800ce24:	6563      	strge	r3, [r4, #84]	; 0x54
 800ce26:	81a3      	strhlt	r3, [r4, #12]
 800ce28:	bd10      	pop	{r4, pc}

0800ce2a <__swrite>:
 800ce2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce2e:	461f      	mov	r7, r3
 800ce30:	898b      	ldrh	r3, [r1, #12]
 800ce32:	05db      	lsls	r3, r3, #23
 800ce34:	4605      	mov	r5, r0
 800ce36:	460c      	mov	r4, r1
 800ce38:	4616      	mov	r6, r2
 800ce3a:	d505      	bpl.n	800ce48 <__swrite+0x1e>
 800ce3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce40:	2302      	movs	r3, #2
 800ce42:	2200      	movs	r2, #0
 800ce44:	f000 f868 	bl	800cf18 <_lseek_r>
 800ce48:	89a3      	ldrh	r3, [r4, #12]
 800ce4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ce52:	81a3      	strh	r3, [r4, #12]
 800ce54:	4632      	mov	r2, r6
 800ce56:	463b      	mov	r3, r7
 800ce58:	4628      	mov	r0, r5
 800ce5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce5e:	f000 b817 	b.w	800ce90 <_write_r>

0800ce62 <__sseek>:
 800ce62:	b510      	push	{r4, lr}
 800ce64:	460c      	mov	r4, r1
 800ce66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce6a:	f000 f855 	bl	800cf18 <_lseek_r>
 800ce6e:	1c43      	adds	r3, r0, #1
 800ce70:	89a3      	ldrh	r3, [r4, #12]
 800ce72:	bf15      	itete	ne
 800ce74:	6560      	strne	r0, [r4, #84]	; 0x54
 800ce76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ce7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ce7e:	81a3      	strheq	r3, [r4, #12]
 800ce80:	bf18      	it	ne
 800ce82:	81a3      	strhne	r3, [r4, #12]
 800ce84:	bd10      	pop	{r4, pc}

0800ce86 <__sclose>:
 800ce86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce8a:	f000 b813 	b.w	800ceb4 <_close_r>
	...

0800ce90 <_write_r>:
 800ce90:	b538      	push	{r3, r4, r5, lr}
 800ce92:	4d07      	ldr	r5, [pc, #28]	; (800ceb0 <_write_r+0x20>)
 800ce94:	4604      	mov	r4, r0
 800ce96:	4608      	mov	r0, r1
 800ce98:	4611      	mov	r1, r2
 800ce9a:	2200      	movs	r2, #0
 800ce9c:	602a      	str	r2, [r5, #0]
 800ce9e:	461a      	mov	r2, r3
 800cea0:	f7f5 f919 	bl	80020d6 <_write>
 800cea4:	1c43      	adds	r3, r0, #1
 800cea6:	d102      	bne.n	800ceae <_write_r+0x1e>
 800cea8:	682b      	ldr	r3, [r5, #0]
 800ceaa:	b103      	cbz	r3, 800ceae <_write_r+0x1e>
 800ceac:	6023      	str	r3, [r4, #0]
 800ceae:	bd38      	pop	{r3, r4, r5, pc}
 800ceb0:	24000d24 	.word	0x24000d24

0800ceb4 <_close_r>:
 800ceb4:	b538      	push	{r3, r4, r5, lr}
 800ceb6:	4d06      	ldr	r5, [pc, #24]	; (800ced0 <_close_r+0x1c>)
 800ceb8:	2300      	movs	r3, #0
 800ceba:	4604      	mov	r4, r0
 800cebc:	4608      	mov	r0, r1
 800cebe:	602b      	str	r3, [r5, #0]
 800cec0:	f7f5 f925 	bl	800210e <_close>
 800cec4:	1c43      	adds	r3, r0, #1
 800cec6:	d102      	bne.n	800cece <_close_r+0x1a>
 800cec8:	682b      	ldr	r3, [r5, #0]
 800ceca:	b103      	cbz	r3, 800cece <_close_r+0x1a>
 800cecc:	6023      	str	r3, [r4, #0]
 800cece:	bd38      	pop	{r3, r4, r5, pc}
 800ced0:	24000d24 	.word	0x24000d24

0800ced4 <_fstat_r>:
 800ced4:	b538      	push	{r3, r4, r5, lr}
 800ced6:	4d07      	ldr	r5, [pc, #28]	; (800cef4 <_fstat_r+0x20>)
 800ced8:	2300      	movs	r3, #0
 800ceda:	4604      	mov	r4, r0
 800cedc:	4608      	mov	r0, r1
 800cede:	4611      	mov	r1, r2
 800cee0:	602b      	str	r3, [r5, #0]
 800cee2:	f7f5 f920 	bl	8002126 <_fstat>
 800cee6:	1c43      	adds	r3, r0, #1
 800cee8:	d102      	bne.n	800cef0 <_fstat_r+0x1c>
 800ceea:	682b      	ldr	r3, [r5, #0]
 800ceec:	b103      	cbz	r3, 800cef0 <_fstat_r+0x1c>
 800ceee:	6023      	str	r3, [r4, #0]
 800cef0:	bd38      	pop	{r3, r4, r5, pc}
 800cef2:	bf00      	nop
 800cef4:	24000d24 	.word	0x24000d24

0800cef8 <_isatty_r>:
 800cef8:	b538      	push	{r3, r4, r5, lr}
 800cefa:	4d06      	ldr	r5, [pc, #24]	; (800cf14 <_isatty_r+0x1c>)
 800cefc:	2300      	movs	r3, #0
 800cefe:	4604      	mov	r4, r0
 800cf00:	4608      	mov	r0, r1
 800cf02:	602b      	str	r3, [r5, #0]
 800cf04:	f7f5 f91f 	bl	8002146 <_isatty>
 800cf08:	1c43      	adds	r3, r0, #1
 800cf0a:	d102      	bne.n	800cf12 <_isatty_r+0x1a>
 800cf0c:	682b      	ldr	r3, [r5, #0]
 800cf0e:	b103      	cbz	r3, 800cf12 <_isatty_r+0x1a>
 800cf10:	6023      	str	r3, [r4, #0]
 800cf12:	bd38      	pop	{r3, r4, r5, pc}
 800cf14:	24000d24 	.word	0x24000d24

0800cf18 <_lseek_r>:
 800cf18:	b538      	push	{r3, r4, r5, lr}
 800cf1a:	4d07      	ldr	r5, [pc, #28]	; (800cf38 <_lseek_r+0x20>)
 800cf1c:	4604      	mov	r4, r0
 800cf1e:	4608      	mov	r0, r1
 800cf20:	4611      	mov	r1, r2
 800cf22:	2200      	movs	r2, #0
 800cf24:	602a      	str	r2, [r5, #0]
 800cf26:	461a      	mov	r2, r3
 800cf28:	f7f5 f918 	bl	800215c <_lseek>
 800cf2c:	1c43      	adds	r3, r0, #1
 800cf2e:	d102      	bne.n	800cf36 <_lseek_r+0x1e>
 800cf30:	682b      	ldr	r3, [r5, #0]
 800cf32:	b103      	cbz	r3, 800cf36 <_lseek_r+0x1e>
 800cf34:	6023      	str	r3, [r4, #0]
 800cf36:	bd38      	pop	{r3, r4, r5, pc}
 800cf38:	24000d24 	.word	0x24000d24

0800cf3c <_read_r>:
 800cf3c:	b538      	push	{r3, r4, r5, lr}
 800cf3e:	4d07      	ldr	r5, [pc, #28]	; (800cf5c <_read_r+0x20>)
 800cf40:	4604      	mov	r4, r0
 800cf42:	4608      	mov	r0, r1
 800cf44:	4611      	mov	r1, r2
 800cf46:	2200      	movs	r2, #0
 800cf48:	602a      	str	r2, [r5, #0]
 800cf4a:	461a      	mov	r2, r3
 800cf4c:	f7f5 f8a6 	bl	800209c <_read>
 800cf50:	1c43      	adds	r3, r0, #1
 800cf52:	d102      	bne.n	800cf5a <_read_r+0x1e>
 800cf54:	682b      	ldr	r3, [r5, #0]
 800cf56:	b103      	cbz	r3, 800cf5a <_read_r+0x1e>
 800cf58:	6023      	str	r3, [r4, #0]
 800cf5a:	bd38      	pop	{r3, r4, r5, pc}
 800cf5c:	24000d24 	.word	0x24000d24

0800cf60 <cexp>:
 800cf60:	b510      	push	{r4, lr}
 800cf62:	ed2d 8b06 	vpush	{d8-d10}
 800cf66:	eeb0 ab40 	vmov.f64	d10, d0
 800cf6a:	eeb0 9b41 	vmov.f64	d9, d1
 800cf6e:	f000 f832 	bl	800cfd6 <creal>
 800cf72:	eeb0 1b49 	vmov.f64	d1, d9
 800cf76:	eeb0 8b40 	vmov.f64	d8, d0
 800cf7a:	eeb0 0b4a 	vmov.f64	d0, d10
 800cf7e:	f000 f827 	bl	800cfd0 <cimag>
 800cf82:	eeb0 ab40 	vmov.f64	d10, d0
 800cf86:	eeb0 0b48 	vmov.f64	d0, d8
 800cf8a:	f000 f825 	bl	800cfd8 <exp>
 800cf8e:	eeb0 9b40 	vmov.f64	d9, d0
 800cf92:	eeb0 0b4a 	vmov.f64	d0, d10
 800cf96:	f000 fd77 	bl	800da88 <sin>
 800cf9a:	ee20 8b09 	vmul.f64	d8, d0, d9
 800cf9e:	eeb0 0b4a 	vmov.f64	d0, d10
 800cfa2:	f000 fcdd 	bl	800d960 <cos>
 800cfa6:	eeb0 1b48 	vmov.f64	d1, d8
 800cfaa:	ed9f 7b07 	vldr	d7, [pc, #28]	; 800cfc8 <cexp+0x68>
 800cfae:	eeb0 6b40 	vmov.f64	d6, d0
 800cfb2:	ee28 7b07 	vmul.f64	d7, d8, d7
 800cfb6:	eea6 7b09 	vfma.f64	d7, d6, d9
 800cfba:	ecbd 8b06 	vpop	{d8-d10}
 800cfbe:	eeb0 0b47 	vmov.f64	d0, d7
 800cfc2:	bd10      	pop	{r4, pc}
 800cfc4:	f3af 8000 	nop.w
	...

0800cfd0 <cimag>:
 800cfd0:	eeb0 0b41 	vmov.f64	d0, d1
 800cfd4:	4770      	bx	lr

0800cfd6 <creal>:
 800cfd6:	4770      	bx	lr

0800cfd8 <exp>:
 800cfd8:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 800cfda:	ee10 3a90 	vmov	r3, s1
 800cfde:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 800cfe2:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800cfe6:	18a2      	adds	r2, r4, r2
 800cfe8:	2a3e      	cmp	r2, #62	; 0x3e
 800cfea:	ee10 1a10 	vmov	r1, s0
 800cfee:	d922      	bls.n	800d036 <exp+0x5e>
 800cff0:	2a00      	cmp	r2, #0
 800cff2:	da06      	bge.n	800d002 <exp+0x2a>
 800cff4:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800cff8:	ee30 0b07 	vadd.f64	d0, d0, d7
 800cffc:	b004      	add	sp, #16
 800cffe:	bcf0      	pop	{r4, r5, r6, r7}
 800d000:	4770      	bx	lr
 800d002:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 800d006:	f04f 0000 	mov.w	r0, #0
 800d00a:	d913      	bls.n	800d034 <exp+0x5c>
 800d00c:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 800d010:	bf08      	it	eq
 800d012:	4281      	cmpeq	r1, r0
 800d014:	f000 80a0 	beq.w	800d158 <exp+0x180>
 800d018:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800d01c:	4294      	cmp	r4, r2
 800d01e:	d0e9      	beq.n	800cff4 <exp+0x1c>
 800d020:	4283      	cmp	r3, r0
 800d022:	da03      	bge.n	800d02c <exp+0x54>
 800d024:	b004      	add	sp, #16
 800d026:	bcf0      	pop	{r4, r5, r6, r7}
 800d028:	f000 b9be 	b.w	800d3a8 <__math_uflow>
 800d02c:	b004      	add	sp, #16
 800d02e:	bcf0      	pop	{r4, r5, r6, r7}
 800d030:	f000 b9c2 	b.w	800d3b8 <__math_oflow>
 800d034:	4604      	mov	r4, r0
 800d036:	4950      	ldr	r1, [pc, #320]	; (800d178 <exp+0x1a0>)
 800d038:	ed91 6b02 	vldr	d6, [r1, #8]
 800d03c:	ed91 5b00 	vldr	d5, [r1]
 800d040:	eeb0 7b46 	vmov.f64	d7, d6
 800d044:	eea5 7b00 	vfma.f64	d7, d5, d0
 800d048:	ee17 5a10 	vmov	r5, s14
 800d04c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d050:	ed91 6b04 	vldr	d6, [r1, #16]
 800d054:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 800d058:	eea6 0b07 	vfma.f64	d0, d6, d7
 800d05c:	ed91 6b06 	vldr	d6, [r1, #24]
 800d060:	18d8      	adds	r0, r3, r3
 800d062:	f100 030f 	add.w	r3, r0, #15
 800d066:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800d06a:	eea6 0b07 	vfma.f64	d0, d6, d7
 800d06e:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 800d072:	ee20 7b00 	vmul.f64	d7, d0, d0
 800d076:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 800d07a:	ed91 5b08 	vldr	d5, [r1, #32]
 800d07e:	ee30 6b06 	vadd.f64	d6, d0, d6
 800d082:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800d086:	eea4 5b00 	vfma.f64	d5, d4, d0
 800d08a:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 800d08e:	eea5 6b07 	vfma.f64	d6, d5, d7
 800d092:	ee27 7b07 	vmul.f64	d7, d7, d7
 800d096:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 800d09a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 800d09e:	f8d2 c004 	ldr.w	ip, [r2, #4]
 800d0a2:	eea4 5b00 	vfma.f64	d5, d4, d0
 800d0a6:	2600      	movs	r6, #0
 800d0a8:	19f2      	adds	r2, r6, r7
 800d0aa:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 800d0ae:	eea7 6b05 	vfma.f64	d6, d7, d5
 800d0b2:	2c00      	cmp	r4, #0
 800d0b4:	d14b      	bne.n	800d14e <exp+0x176>
 800d0b6:	42b5      	cmp	r5, r6
 800d0b8:	db10      	blt.n	800d0dc <exp+0x104>
 800d0ba:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 800d0be:	ed9f 7b28 	vldr	d7, [pc, #160]	; 800d160 <exp+0x188>
 800d0c2:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 800d0c6:	4610      	mov	r0, r2
 800d0c8:	ec41 0b10 	vmov	d0, r0, r1
 800d0cc:	eea6 0b00 	vfma.f64	d0, d6, d0
 800d0d0:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d0d4:	b004      	add	sp, #16
 800d0d6:	bcf0      	pop	{r4, r5, r6, r7}
 800d0d8:	f000 b9a6 	b.w	800d428 <__math_check_oflow>
 800d0dc:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800d0e0:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800d0e4:	4610      	mov	r0, r2
 800d0e6:	ec41 0b17 	vmov	d7, r0, r1
 800d0ea:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800d0ee:	ee26 6b07 	vmul.f64	d6, d6, d7
 800d0f2:	ee37 5b06 	vadd.f64	d5, d7, d6
 800d0f6:	eeb4 5bc4 	vcmpe.f64	d5, d4
 800d0fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0fe:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800d168 <exp+0x190>
 800d102:	d51e      	bpl.n	800d142 <exp+0x16a>
 800d104:	ee35 3b04 	vadd.f64	d3, d5, d4
 800d108:	ee37 7b45 	vsub.f64	d7, d7, d5
 800d10c:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d110:	ee34 6b43 	vsub.f64	d6, d4, d3
 800d114:	ee36 5b05 	vadd.f64	d5, d6, d5
 800d118:	ee35 5b07 	vadd.f64	d5, d5, d7
 800d11c:	ee35 5b03 	vadd.f64	d5, d5, d3
 800d120:	ee35 5b44 	vsub.f64	d5, d5, d4
 800d124:	eeb5 5b40 	vcmp.f64	d5, #0.0
 800d128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d12c:	d101      	bne.n	800d132 <exp+0x15a>
 800d12e:	ed9f 5b10 	vldr	d5, [pc, #64]	; 800d170 <exp+0x198>
 800d132:	ed8d 0b00 	vstr	d0, [sp]
 800d136:	ed9d 7b00 	vldr	d7, [sp]
 800d13a:	ee27 7b00 	vmul.f64	d7, d7, d0
 800d13e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d142:	ee25 0b00 	vmul.f64	d0, d5, d0
 800d146:	b004      	add	sp, #16
 800d148:	bcf0      	pop	{r4, r5, r6, r7}
 800d14a:	f000 b964 	b.w	800d416 <__math_check_uflow>
 800d14e:	ec43 2b10 	vmov	d0, r2, r3
 800d152:	eea6 0b00 	vfma.f64	d0, d6, d0
 800d156:	e751      	b.n	800cffc <exp+0x24>
 800d158:	ed9f 0b05 	vldr	d0, [pc, #20]	; 800d170 <exp+0x198>
 800d15c:	e74e      	b.n	800cffc <exp+0x24>
 800d15e:	bf00      	nop
 800d160:	00000000 	.word	0x00000000
 800d164:	7f000000 	.word	0x7f000000
 800d168:	00000000 	.word	0x00000000
 800d16c:	00100000 	.word	0x00100000
	...
 800d178:	0800ec10 	.word	0x0800ec10
 800d17c:	00000000 	.word	0x00000000

0800d180 <log>:
 800d180:	b470      	push	{r4, r5, r6}
 800d182:	ee10 1a90 	vmov	r1, s1
 800d186:	ee10 2a10 	vmov	r2, s0
 800d18a:	f04f 34ff 	mov.w	r4, #4294967295
 800d18e:	4294      	cmp	r4, r2
 800d190:	f101 4040 	add.w	r0, r1, #3221225472	; 0xc0000000
 800d194:	4c72      	ldr	r4, [pc, #456]	; (800d360 <log+0x1e0>)
 800d196:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 800d19a:	eb74 0000 	sbcs.w	r0, r4, r0
 800d19e:	ed2d 8b02 	vpush	{d8}
 800d1a2:	ea4f 4311 	mov.w	r3, r1, lsr #16
 800d1a6:	d35c      	bcc.n	800d262 <log+0xe2>
 800d1a8:	4b6e      	ldr	r3, [pc, #440]	; (800d364 <log+0x1e4>)
 800d1aa:	4299      	cmp	r1, r3
 800d1ac:	bf08      	it	eq
 800d1ae:	2a00      	cmpeq	r2, #0
 800d1b0:	f000 80c6 	beq.w	800d340 <log+0x1c0>
 800d1b4:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800d1b8:	ee30 0b47 	vsub.f64	d0, d0, d7
 800d1bc:	4b6a      	ldr	r3, [pc, #424]	; (800d368 <log+0x1e8>)
 800d1be:	ee20 2b00 	vmul.f64	d2, d0, d0
 800d1c2:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 800d1c6:	ee20 4b02 	vmul.f64	d4, d0, d2
 800d1ca:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 800d1ce:	eea6 7b00 	vfma.f64	d7, d6, d0
 800d1d2:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 800d1d6:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 800d1da:	eea6 7b02 	vfma.f64	d7, d6, d2
 800d1de:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 800d1e2:	eea5 6b00 	vfma.f64	d6, d5, d0
 800d1e6:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 800d1ea:	ed93 3b1e 	vldr	d3, [r3, #120]	; 0x78
 800d1ee:	eea5 6b02 	vfma.f64	d6, d5, d2
 800d1f2:	ed93 5b1c 	vldr	d5, [r3, #112]	; 0x70
 800d1f6:	eea3 5b00 	vfma.f64	d5, d3, d0
 800d1fa:	ed93 3b20 	vldr	d3, [r3, #128]	; 0x80
 800d1fe:	eea3 5b02 	vfma.f64	d5, d3, d2
 800d202:	ed93 3b22 	vldr	d3, [r3, #136]	; 0x88
 800d206:	eeb0 2b40 	vmov.f64	d2, d0
 800d20a:	eea3 5b04 	vfma.f64	d5, d3, d4
 800d20e:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 800d212:	eea5 6b04 	vfma.f64	d6, d5, d4
 800d216:	eea6 7b04 	vfma.f64	d7, d6, d4
 800d21a:	ed9f 6b4b 	vldr	d6, [pc, #300]	; 800d348 <log+0x1c8>
 800d21e:	eeb0 1b47 	vmov.f64	d1, d7
 800d222:	eeb0 5b40 	vmov.f64	d5, d0
 800d226:	eea0 5b06 	vfma.f64	d5, d0, d6
 800d22a:	eea0 5b46 	vfms.f64	d5, d0, d6
 800d22e:	ee30 8b45 	vsub.f64	d8, d0, d5
 800d232:	ee25 7b05 	vmul.f64	d7, d5, d5
 800d236:	ee30 5b05 	vadd.f64	d5, d0, d5
 800d23a:	eea7 2b03 	vfma.f64	d2, d7, d3
 800d23e:	ee30 6b42 	vsub.f64	d6, d0, d2
 800d242:	eea7 6b03 	vfma.f64	d6, d7, d3
 800d246:	ee23 3b08 	vmul.f64	d3, d3, d8
 800d24a:	eea3 6b05 	vfma.f64	d6, d3, d5
 800d24e:	eeb0 0b46 	vmov.f64	d0, d6
 800d252:	eea1 0b04 	vfma.f64	d0, d1, d4
 800d256:	ee32 0b00 	vadd.f64	d0, d2, d0
 800d25a:	ecbd 8b02 	vpop	{d8}
 800d25e:	bc70      	pop	{r4, r5, r6}
 800d260:	4770      	bx	lr
 800d262:	f1a3 0410 	sub.w	r4, r3, #16
 800d266:	f647 70df 	movw	r0, #32735	; 0x7fdf
 800d26a:	4284      	cmp	r4, r0
 800d26c:	d923      	bls.n	800d2b6 <log+0x136>
 800d26e:	1894      	adds	r4, r2, r2
 800d270:	eb41 0001 	adc.w	r0, r1, r1
 800d274:	4320      	orrs	r0, r4
 800d276:	d105      	bne.n	800d284 <log+0x104>
 800d278:	ecbd 8b02 	vpop	{d8}
 800d27c:	2001      	movs	r0, #1
 800d27e:	bc70      	pop	{r4, r5, r6}
 800d280:	f000 b8a2 	b.w	800d3c8 <__math_divzero>
 800d284:	4839      	ldr	r0, [pc, #228]	; (800d36c <log+0x1ec>)
 800d286:	4281      	cmp	r1, r0
 800d288:	bf08      	it	eq
 800d28a:	2a00      	cmpeq	r2, #0
 800d28c:	d0e5      	beq.n	800d25a <log+0xda>
 800d28e:	041a      	lsls	r2, r3, #16
 800d290:	d404      	bmi.n	800d29c <log+0x11c>
 800d292:	f647 72f0 	movw	r2, #32752	; 0x7ff0
 800d296:	ea32 0303 	bics.w	r3, r2, r3
 800d29a:	d104      	bne.n	800d2a6 <log+0x126>
 800d29c:	ecbd 8b02 	vpop	{d8}
 800d2a0:	bc70      	pop	{r4, r5, r6}
 800d2a2:	f000 b8a9 	b.w	800d3f8 <__math_invalid>
 800d2a6:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 800d350 <log+0x1d0>
 800d2aa:	ee20 7b07 	vmul.f64	d7, d0, d7
 800d2ae:	ec53 2b17 	vmov	r2, r3, d7
 800d2b2:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 800d2b6:	f101 4340 	add.w	r3, r1, #3221225472	; 0xc0000000
 800d2ba:	f503 13d0 	add.w	r3, r3, #1703936	; 0x1a0000
 800d2be:	0d1e      	lsrs	r6, r3, #20
 800d2c0:	1e14      	subs	r4, r2, #0
 800d2c2:	4a29      	ldr	r2, [pc, #164]	; (800d368 <log+0x1e8>)
 800d2c4:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 800d2c8:	f3c3 3046 	ubfx	r0, r3, #13, #7
 800d2cc:	0536      	lsls	r6, r6, #20
 800d2ce:	1b8d      	subs	r5, r1, r6
 800d2d0:	eb02 1100 	add.w	r1, r2, r0, lsl #4
 800d2d4:	ed91 7b24 	vldr	d7, [r1, #144]	; 0x90
 800d2d8:	ec45 4b16 	vmov	d6, r4, r5
 800d2dc:	151b      	asrs	r3, r3, #20
 800d2de:	eea6 5b07 	vfma.f64	d5, d6, d7
 800d2e2:	ee07 3a90 	vmov	s15, r3
 800d2e6:	ee25 2b05 	vmul.f64	d2, d5, d5
 800d2ea:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800d2ee:	ed92 4b00 	vldr	d4, [r2]
 800d2f2:	ee25 1b02 	vmul.f64	d1, d5, d2
 800d2f6:	ed91 7b26 	vldr	d7, [r1, #152]	; 0x98
 800d2fa:	eea4 7b06 	vfma.f64	d7, d4, d6
 800d2fe:	ee35 4b07 	vadd.f64	d4, d5, d7
 800d302:	ee37 0b44 	vsub.f64	d0, d7, d4
 800d306:	ed92 7b02 	vldr	d7, [r2, #8]
 800d30a:	ee30 0b05 	vadd.f64	d0, d0, d5
 800d30e:	eea7 0b06 	vfma.f64	d0, d7, d6
 800d312:	ed92 7b04 	vldr	d7, [r2, #16]
 800d316:	ed92 6b08 	vldr	d6, [r2, #32]
 800d31a:	eea7 0b02 	vfma.f64	d0, d7, d2
 800d31e:	ed92 7b06 	vldr	d7, [r2, #24]
 800d322:	ed92 3b0c 	vldr	d3, [r2, #48]	; 0x30
 800d326:	eea6 7b05 	vfma.f64	d7, d6, d5
 800d32a:	ed92 6b0a 	vldr	d6, [r2, #40]	; 0x28
 800d32e:	eea3 6b05 	vfma.f64	d6, d3, d5
 800d332:	eea6 7b02 	vfma.f64	d7, d6, d2
 800d336:	eea1 0b07 	vfma.f64	d0, d1, d7
 800d33a:	ee30 0b04 	vadd.f64	d0, d0, d4
 800d33e:	e78c      	b.n	800d25a <log+0xda>
 800d340:	ed9f 0b05 	vldr	d0, [pc, #20]	; 800d358 <log+0x1d8>
 800d344:	e789      	b.n	800d25a <log+0xda>
 800d346:	bf00      	nop
 800d348:	00000000 	.word	0x00000000
 800d34c:	41a00000 	.word	0x41a00000
 800d350:	00000000 	.word	0x00000000
 800d354:	43300000 	.word	0x43300000
	...
 800d360:	000308ff 	.word	0x000308ff
 800d364:	3ff00000 	.word	0x3ff00000
 800d368:	0800f480 	.word	0x0800f480
 800d36c:	7ff00000 	.word	0x7ff00000

0800d370 <with_errno>:
 800d370:	b513      	push	{r0, r1, r4, lr}
 800d372:	4604      	mov	r4, r0
 800d374:	ed8d 0b00 	vstr	d0, [sp]
 800d378:	f7fb fa58 	bl	800882c <__errno>
 800d37c:	ed9d 0b00 	vldr	d0, [sp]
 800d380:	6004      	str	r4, [r0, #0]
 800d382:	b002      	add	sp, #8
 800d384:	bd10      	pop	{r4, pc}

0800d386 <xflow>:
 800d386:	b082      	sub	sp, #8
 800d388:	b158      	cbz	r0, 800d3a2 <xflow+0x1c>
 800d38a:	eeb1 7b40 	vneg.f64	d7, d0
 800d38e:	ed8d 7b00 	vstr	d7, [sp]
 800d392:	ed9d 7b00 	vldr	d7, [sp]
 800d396:	2022      	movs	r0, #34	; 0x22
 800d398:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d39c:	b002      	add	sp, #8
 800d39e:	f7ff bfe7 	b.w	800d370 <with_errno>
 800d3a2:	eeb0 7b40 	vmov.f64	d7, d0
 800d3a6:	e7f2      	b.n	800d38e <xflow+0x8>

0800d3a8 <__math_uflow>:
 800d3a8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d3b0 <__math_uflow+0x8>
 800d3ac:	f7ff bfeb 	b.w	800d386 <xflow>
 800d3b0:	00000000 	.word	0x00000000
 800d3b4:	10000000 	.word	0x10000000

0800d3b8 <__math_oflow>:
 800d3b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d3c0 <__math_oflow+0x8>
 800d3bc:	f7ff bfe3 	b.w	800d386 <xflow>
 800d3c0:	00000000 	.word	0x00000000
 800d3c4:	70000000 	.word	0x70000000

0800d3c8 <__math_divzero>:
 800d3c8:	b082      	sub	sp, #8
 800d3ca:	2800      	cmp	r0, #0
 800d3cc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d3d0:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 800d3d4:	fe06 7b07 	vseleq.f64	d7, d6, d7
 800d3d8:	ed8d 7b00 	vstr	d7, [sp]
 800d3dc:	ed9d 0b00 	vldr	d0, [sp]
 800d3e0:	ed9f 7b03 	vldr	d7, [pc, #12]	; 800d3f0 <__math_divzero+0x28>
 800d3e4:	2022      	movs	r0, #34	; 0x22
 800d3e6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 800d3ea:	b002      	add	sp, #8
 800d3ec:	f7ff bfc0 	b.w	800d370 <with_errno>
	...

0800d3f8 <__math_invalid>:
 800d3f8:	eeb0 7b40 	vmov.f64	d7, d0
 800d3fc:	eeb4 7b47 	vcmp.f64	d7, d7
 800d400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d404:	ee30 6b40 	vsub.f64	d6, d0, d0
 800d408:	ee86 0b06 	vdiv.f64	d0, d6, d6
 800d40c:	d602      	bvs.n	800d414 <__math_invalid+0x1c>
 800d40e:	2021      	movs	r0, #33	; 0x21
 800d410:	f7ff bfae 	b.w	800d370 <with_errno>
 800d414:	4770      	bx	lr

0800d416 <__math_check_uflow>:
 800d416:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800d41a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d41e:	d102      	bne.n	800d426 <__math_check_uflow+0x10>
 800d420:	2022      	movs	r0, #34	; 0x22
 800d422:	f7ff bfa5 	b.w	800d370 <with_errno>
 800d426:	4770      	bx	lr

0800d428 <__math_check_oflow>:
 800d428:	ed9f 6b07 	vldr	d6, [pc, #28]	; 800d448 <__math_check_oflow+0x20>
 800d42c:	eeb0 7bc0 	vabs.f64	d7, d0
 800d430:	eeb4 7b46 	vcmp.f64	d7, d6
 800d434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d438:	dd02      	ble.n	800d440 <__math_check_oflow+0x18>
 800d43a:	2022      	movs	r0, #34	; 0x22
 800d43c:	f7ff bf98 	b.w	800d370 <with_errno>
 800d440:	4770      	bx	lr
 800d442:	bf00      	nop
 800d444:	f3af 8000 	nop.w
 800d448:	ffffffff 	.word	0xffffffff
 800d44c:	7fefffff 	.word	0x7fefffff

0800d450 <checkint>:
 800d450:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800d454:	f240 33fe 	movw	r3, #1022	; 0x3fe
 800d458:	429a      	cmp	r2, r3
 800d45a:	b570      	push	{r4, r5, r6, lr}
 800d45c:	dd2a      	ble.n	800d4b4 <checkint+0x64>
 800d45e:	f240 4333 	movw	r3, #1075	; 0x433
 800d462:	429a      	cmp	r2, r3
 800d464:	dc24      	bgt.n	800d4b0 <checkint+0x60>
 800d466:	1a9b      	subs	r3, r3, r2
 800d468:	f1a3 0620 	sub.w	r6, r3, #32
 800d46c:	f04f 32ff 	mov.w	r2, #4294967295
 800d470:	fa02 f403 	lsl.w	r4, r2, r3
 800d474:	fa02 f606 	lsl.w	r6, r2, r6
 800d478:	f1c3 0520 	rsb	r5, r3, #32
 800d47c:	fa22 f505 	lsr.w	r5, r2, r5
 800d480:	4334      	orrs	r4, r6
 800d482:	432c      	orrs	r4, r5
 800d484:	409a      	lsls	r2, r3
 800d486:	ea20 0202 	bic.w	r2, r0, r2
 800d48a:	ea21 0404 	bic.w	r4, r1, r4
 800d48e:	4322      	orrs	r2, r4
 800d490:	f1a3 0420 	sub.w	r4, r3, #32
 800d494:	f1c3 0220 	rsb	r2, r3, #32
 800d498:	d10c      	bne.n	800d4b4 <checkint+0x64>
 800d49a:	40d8      	lsrs	r0, r3
 800d49c:	fa01 f302 	lsl.w	r3, r1, r2
 800d4a0:	4318      	orrs	r0, r3
 800d4a2:	40e1      	lsrs	r1, r4
 800d4a4:	4308      	orrs	r0, r1
 800d4a6:	f000 0001 	and.w	r0, r0, #1
 800d4aa:	f1d0 0002 	rsbs	r0, r0, #2
 800d4ae:	bd70      	pop	{r4, r5, r6, pc}
 800d4b0:	2002      	movs	r0, #2
 800d4b2:	e7fc      	b.n	800d4ae <checkint+0x5e>
 800d4b4:	2000      	movs	r0, #0
 800d4b6:	e7fa      	b.n	800d4ae <checkint+0x5e>

0800d4b8 <pow>:
 800d4b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4bc:	ee10 4a90 	vmov	r4, s1
 800d4c0:	ed2d 8b0a 	vpush	{d8-d12}
 800d4c4:	ea4f 5a14 	mov.w	sl, r4, lsr #20
 800d4c8:	ee11 7a90 	vmov	r7, s3
 800d4cc:	f10a 32ff 	add.w	r2, sl, #4294967295
 800d4d0:	f240 73fd 	movw	r3, #2045	; 0x7fd
 800d4d4:	429a      	cmp	r2, r3
 800d4d6:	ee10 6a10 	vmov	r6, s0
 800d4da:	ee11 0a10 	vmov	r0, s2
 800d4de:	b086      	sub	sp, #24
 800d4e0:	46d4      	mov	ip, sl
 800d4e2:	ea4f 5517 	mov.w	r5, r7, lsr #20
 800d4e6:	d806      	bhi.n	800d4f6 <pow+0x3e>
 800d4e8:	f3c5 030a 	ubfx	r3, r5, #0, #11
 800d4ec:	f2a3 33be 	subw	r3, r3, #958	; 0x3be
 800d4f0:	2b7f      	cmp	r3, #127	; 0x7f
 800d4f2:	f240 8156 	bls.w	800d7a2 <pow+0x2ea>
 800d4f6:	1802      	adds	r2, r0, r0
 800d4f8:	eb47 0107 	adc.w	r1, r7, r7
 800d4fc:	f06f 0e01 	mvn.w	lr, #1
 800d500:	f112 39ff 	adds.w	r9, r2, #4294967295
 800d504:	f141 38ff 	adc.w	r8, r1, #4294967295
 800d508:	f46f 1300 	mvn.w	r3, #2097152	; 0x200000
 800d50c:	45ce      	cmp	lr, r9
 800d50e:	eb73 0808 	sbcs.w	r8, r3, r8
 800d512:	d23f      	bcs.n	800d594 <pow+0xdc>
 800d514:	ea52 0301 	orrs.w	r3, r2, r1
 800d518:	f04f 0300 	mov.w	r3, #0
 800d51c:	d10c      	bne.n	800d538 <pow+0x80>
 800d51e:	19b6      	adds	r6, r6, r6
 800d520:	f484 2400 	eor.w	r4, r4, #524288	; 0x80000
 800d524:	4164      	adcs	r4, r4
 800d526:	42b3      	cmp	r3, r6
 800d528:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d52c:	41a3      	sbcs	r3, r4
 800d52e:	f0c0 808c 	bcc.w	800d64a <pow+0x192>
 800d532:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d536:	e028      	b.n	800d58a <pow+0xd2>
 800d538:	4da3      	ldr	r5, [pc, #652]	; (800d7c8 <pow+0x310>)
 800d53a:	42ac      	cmp	r4, r5
 800d53c:	bf08      	it	eq
 800d53e:	429e      	cmpeq	r6, r3
 800d540:	d107      	bne.n	800d552 <pow+0x9a>
 800d542:	1800      	adds	r0, r0, r0
 800d544:	f487 2700 	eor.w	r7, r7, #524288	; 0x80000
 800d548:	417f      	adcs	r7, r7
 800d54a:	4283      	cmp	r3, r0
 800d54c:	4b9f      	ldr	r3, [pc, #636]	; (800d7cc <pow+0x314>)
 800d54e:	41bb      	sbcs	r3, r7
 800d550:	e7ed      	b.n	800d52e <pow+0x76>
 800d552:	19b6      	adds	r6, r6, r6
 800d554:	489e      	ldr	r0, [pc, #632]	; (800d7d0 <pow+0x318>)
 800d556:	4164      	adcs	r4, r4
 800d558:	42b3      	cmp	r3, r6
 800d55a:	eb70 0504 	sbcs.w	r5, r0, r4
 800d55e:	d374      	bcc.n	800d64a <pow+0x192>
 800d560:	4281      	cmp	r1, r0
 800d562:	bf08      	it	eq
 800d564:	429a      	cmpeq	r2, r3
 800d566:	d170      	bne.n	800d64a <pow+0x192>
 800d568:	4a9a      	ldr	r2, [pc, #616]	; (800d7d4 <pow+0x31c>)
 800d56a:	4294      	cmp	r4, r2
 800d56c:	bf08      	it	eq
 800d56e:	429e      	cmpeq	r6, r3
 800d570:	d0df      	beq.n	800d532 <pow+0x7a>
 800d572:	4294      	cmp	r4, r2
 800d574:	ea6f 0707 	mvn.w	r7, r7
 800d578:	bf34      	ite	cc
 800d57a:	2400      	movcc	r4, #0
 800d57c:	2401      	movcs	r4, #1
 800d57e:	0fff      	lsrs	r7, r7, #31
 800d580:	42bc      	cmp	r4, r7
 800d582:	f040 81d9 	bne.w	800d938 <pow+0x480>
 800d586:	ee21 0b01 	vmul.f64	d0, d1, d1
 800d58a:	b006      	add	sp, #24
 800d58c:	ecbd 8b0a 	vpop	{d8-d12}
 800d590:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d594:	eb16 0806 	adds.w	r8, r6, r6
 800d598:	eb44 0904 	adc.w	r9, r4, r4
 800d59c:	f118 31ff 	adds.w	r1, r8, #4294967295
 800d5a0:	f169 0200 	sbc.w	r2, r9, #0
 800d5a4:	458e      	cmp	lr, r1
 800d5a6:	4193      	sbcs	r3, r2
 800d5a8:	d223      	bcs.n	800d5f2 <pow+0x13a>
 800d5aa:	ee20 0b00 	vmul.f64	d0, d0, d0
 800d5ae:	2c00      	cmp	r4, #0
 800d5b0:	da12      	bge.n	800d5d8 <pow+0x120>
 800d5b2:	4639      	mov	r1, r7
 800d5b4:	f7ff ff4c 	bl	800d450 <checkint>
 800d5b8:	2801      	cmp	r0, #1
 800d5ba:	d10d      	bne.n	800d5d8 <pow+0x120>
 800d5bc:	eeb1 0b40 	vneg.f64	d0, d0
 800d5c0:	ea58 0309 	orrs.w	r3, r8, r9
 800d5c4:	d10a      	bne.n	800d5dc <pow+0x124>
 800d5c6:	2f00      	cmp	r7, #0
 800d5c8:	dadf      	bge.n	800d58a <pow+0xd2>
 800d5ca:	b006      	add	sp, #24
 800d5cc:	ecbd 8b0a 	vpop	{d8-d12}
 800d5d0:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d5d4:	f7ff bef8 	b.w	800d3c8 <__math_divzero>
 800d5d8:	2000      	movs	r0, #0
 800d5da:	e7f1      	b.n	800d5c0 <pow+0x108>
 800d5dc:	2f00      	cmp	r7, #0
 800d5de:	dad4      	bge.n	800d58a <pow+0xd2>
 800d5e0:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800d5e4:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800d5e8:	ed8d 7b00 	vstr	d7, [sp]
 800d5ec:	ed9d 0b00 	vldr	d0, [sp]
 800d5f0:	e7cb      	b.n	800d58a <pow+0xd2>
 800d5f2:	2c00      	cmp	r4, #0
 800d5f4:	da2c      	bge.n	800d650 <pow+0x198>
 800d5f6:	4639      	mov	r1, r7
 800d5f8:	f7ff ff2a 	bl	800d450 <checkint>
 800d5fc:	b930      	cbnz	r0, 800d60c <pow+0x154>
 800d5fe:	b006      	add	sp, #24
 800d600:	ecbd 8b0a 	vpop	{d8-d12}
 800d604:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d608:	f7ff bef6 	b.w	800d3f8 <__math_invalid>
 800d60c:	2801      	cmp	r0, #1
 800d60e:	bf14      	ite	ne
 800d610:	2000      	movne	r0, #0
 800d612:	f44f 2080 	moveq.w	r0, #262144	; 0x40000
 800d616:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800d61a:	f3ca 0c0a 	ubfx	ip, sl, #0, #11
 800d61e:	f3c5 020a 	ubfx	r2, r5, #0, #11
 800d622:	f2a2 33be 	subw	r3, r2, #958	; 0x3be
 800d626:	2b7f      	cmp	r3, #127	; 0x7f
 800d628:	d92d      	bls.n	800d686 <pow+0x1ce>
 800d62a:	4b67      	ldr	r3, [pc, #412]	; (800d7c8 <pow+0x310>)
 800d62c:	2000      	movs	r0, #0
 800d62e:	429c      	cmp	r4, r3
 800d630:	bf08      	it	eq
 800d632:	4286      	cmpeq	r6, r0
 800d634:	f43f af7d 	beq.w	800d532 <pow+0x7a>
 800d638:	f240 31bd 	movw	r1, #957	; 0x3bd
 800d63c:	428a      	cmp	r2, r1
 800d63e:	d80c      	bhi.n	800d65a <pow+0x1a2>
 800d640:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d644:	42b0      	cmp	r0, r6
 800d646:	41a3      	sbcs	r3, r4
 800d648:	d204      	bcs.n	800d654 <pow+0x19c>
 800d64a:	ee31 0b00 	vadd.f64	d0, d1, d0
 800d64e:	e79c      	b.n	800d58a <pow+0xd2>
 800d650:	2000      	movs	r0, #0
 800d652:	e7e4      	b.n	800d61e <pow+0x166>
 800d654:	ee30 0b41 	vsub.f64	d0, d0, d1
 800d658:	e797      	b.n	800d58a <pow+0xd2>
 800d65a:	2e01      	cmp	r6, #1
 800d65c:	eb74 0303 	sbcs.w	r3, r4, r3
 800d660:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800d664:	bf34      	ite	cc
 800d666:	2301      	movcc	r3, #1
 800d668:	2300      	movcs	r3, #0
 800d66a:	4295      	cmp	r5, r2
 800d66c:	bf8c      	ite	hi
 800d66e:	2500      	movhi	r5, #0
 800d670:	2501      	movls	r5, #1
 800d672:	42ab      	cmp	r3, r5
 800d674:	f000 809d 	beq.w	800d7b2 <pow+0x2fa>
 800d678:	b006      	add	sp, #24
 800d67a:	ecbd 8b0a 	vpop	{d8-d12}
 800d67e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d682:	f7ff be99 	b.w	800d3b8 <__math_oflow>
 800d686:	f1bc 0f00 	cmp.w	ip, #0
 800d68a:	d10b      	bne.n	800d6a4 <pow+0x1ec>
 800d68c:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 800d7c0 <pow+0x308>
 800d690:	ee20 7b07 	vmul.f64	d7, d0, d7
 800d694:	ec53 2b17 	vmov	r2, r3, d7
 800d698:	ee17 6a10 	vmov	r6, s14
 800d69c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800d6a0:	f1a4 7450 	sub.w	r4, r4, #54525952	; 0x3400000
 800d6a4:	4b4c      	ldr	r3, [pc, #304]	; (800d7d8 <pow+0x320>)
 800d6a6:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 800d6aa:	4423      	add	r3, r4
 800d6ac:	f3c3 3246 	ubfx	r2, r3, #13, #7
 800d6b0:	1519      	asrs	r1, r3, #20
 800d6b2:	0d1b      	lsrs	r3, r3, #20
 800d6b4:	051b      	lsls	r3, r3, #20
 800d6b6:	eba4 0903 	sub.w	r9, r4, r3
 800d6ba:	4b48      	ldr	r3, [pc, #288]	; (800d7dc <pow+0x324>)
 800d6bc:	ee04 1a10 	vmov	s8, r1
 800d6c0:	eb03 1142 	add.w	r1, r3, r2, lsl #5
 800d6c4:	f1b6 0800 	subs.w	r8, r6, #0
 800d6c8:	ed91 7b12 	vldr	d7, [r1, #72]	; 0x48
 800d6cc:	ec49 8b15 	vmov	d5, r8, r9
 800d6d0:	ed91 2b16 	vldr	d2, [r1, #88]	; 0x58
 800d6d4:	eea5 6b07 	vfma.f64	d6, d5, d7
 800d6d8:	ed93 7b00 	vldr	d7, [r3]
 800d6dc:	ed93 5b02 	vldr	d5, [r3, #8]
 800d6e0:	eeb8 4bc4 	vcvt.f64.s32	d4, s8
 800d6e4:	eea4 2b07 	vfma.f64	d2, d4, d7
 800d6e8:	ed91 7b18 	vldr	d7, [r1, #96]	; 0x60
 800d6ec:	ee36 ab02 	vadd.f64	d10, d6, d2
 800d6f0:	ee32 2b4a 	vsub.f64	d2, d2, d10
 800d6f4:	eea4 7b05 	vfma.f64	d7, d4, d5
 800d6f8:	ed93 5b04 	vldr	d5, [r3, #16]
 800d6fc:	ee32 2b06 	vadd.f64	d2, d2, d6
 800d700:	ee37 7b02 	vadd.f64	d7, d7, d2
 800d704:	ee26 5b05 	vmul.f64	d5, d6, d5
 800d708:	ed93 4b08 	vldr	d4, [r3, #32]
 800d70c:	ee26 0b05 	vmul.f64	d0, d6, d5
 800d710:	eeb0 9b40 	vmov.f64	d9, d0
 800d714:	ee95 9b06 	vfnms.f64	d9, d5, d6
 800d718:	ed93 5b06 	vldr	d5, [r3, #24]
 800d71c:	ee3a 8b00 	vadd.f64	d8, d10, d0
 800d720:	ee26 bb00 	vmul.f64	d11, d6, d0
 800d724:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 800d728:	eea6 5b04 	vfma.f64	d5, d6, d4
 800d72c:	ee3a ab48 	vsub.f64	d10, d10, d8
 800d730:	ed93 4b0a 	vldr	d4, [r3, #40]	; 0x28
 800d734:	ee37 9b09 	vadd.f64	d9, d7, d9
 800d738:	ee3a ab00 	vadd.f64	d10, d10, d0
 800d73c:	eea6 4b03 	vfma.f64	d4, d6, d3
 800d740:	ed93 cb10 	vldr	d12, [r3, #64]	; 0x40
 800d744:	ee39 ab0a 	vadd.f64	d10, d9, d10
 800d748:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 800d74c:	eea6 3b0c 	vfma.f64	d3, d6, d12
 800d750:	eea0 4b03 	vfma.f64	d4, d0, d3
 800d754:	eea0 5b04 	vfma.f64	d5, d0, d4
 800d758:	eeab ab05 	vfma.f64	d10, d11, d5
 800d75c:	ee38 6b0a 	vadd.f64	d6, d8, d10
 800d760:	ee21 7b06 	vmul.f64	d7, d1, d6
 800d764:	ee17 3a90 	vmov	r3, s15
 800d768:	eeb0 5b47 	vmov.f64	d5, d7
 800d76c:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800d770:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 800d774:	18b2      	adds	r2, r6, r2
 800d776:	2a3e      	cmp	r2, #62	; 0x3e
 800d778:	ee91 5b06 	vfnms.f64	d5, d1, d6
 800d77c:	ee38 8b46 	vsub.f64	d8, d8, d6
 800d780:	ee38 ab0a 	vadd.f64	d10, d8, d10
 800d784:	eea1 5b0a 	vfma.f64	d5, d1, d10
 800d788:	d92b      	bls.n	800d7e2 <pow+0x32a>
 800d78a:	2a00      	cmp	r2, #0
 800d78c:	da0b      	bge.n	800d7a6 <pow+0x2ee>
 800d78e:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800d792:	ee37 0b00 	vadd.f64	d0, d7, d0
 800d796:	2800      	cmp	r0, #0
 800d798:	f43f aef7 	beq.w	800d58a <pow+0xd2>
 800d79c:	eeb1 0b40 	vneg.f64	d0, d0
 800d7a0:	e6f3      	b.n	800d58a <pow+0xd2>
 800d7a2:	2000      	movs	r0, #0
 800d7a4:	e77e      	b.n	800d6a4 <pow+0x1ec>
 800d7a6:	f5b6 6f81 	cmp.w	r6, #1032	; 0x408
 800d7aa:	d919      	bls.n	800d7e0 <pow+0x328>
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	f6bf af63 	bge.w	800d678 <pow+0x1c0>
 800d7b2:	b006      	add	sp, #24
 800d7b4:	ecbd 8b0a 	vpop	{d8-d12}
 800d7b8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7bc:	f7ff bdf4 	b.w	800d3a8 <__math_uflow>
 800d7c0:	00000000 	.word	0x00000000
 800d7c4:	43300000 	.word	0x43300000
 800d7c8:	3ff00000 	.word	0x3ff00000
 800d7cc:	fff00000 	.word	0xfff00000
 800d7d0:	ffe00000 	.word	0xffe00000
 800d7d4:	7fe00000 	.word	0x7fe00000
 800d7d8:	c0196aab 	.word	0xc0196aab
 800d7dc:	0800fd10 	.word	0x0800fd10
 800d7e0:	2600      	movs	r6, #0
 800d7e2:	495d      	ldr	r1, [pc, #372]	; (800d958 <pow+0x4a0>)
 800d7e4:	ed91 4b02 	vldr	d4, [r1, #8]
 800d7e8:	ed91 3b00 	vldr	d3, [r1]
 800d7ec:	eeb0 6b44 	vmov.f64	d6, d4
 800d7f0:	eea7 6b03 	vfma.f64	d6, d7, d3
 800d7f4:	ee16 5a10 	vmov	r5, s12
 800d7f8:	ee36 6b44 	vsub.f64	d6, d6, d4
 800d7fc:	ed91 4b04 	vldr	d4, [r1, #16]
 800d800:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 800d804:	eea6 7b04 	vfma.f64	d7, d6, d4
 800d808:	eeb0 0b47 	vmov.f64	d0, d7
 800d80c:	ed91 7b06 	vldr	d7, [r1, #24]
 800d810:	18dc      	adds	r4, r3, r3
 800d812:	f104 030f 	add.w	r3, r4, #15
 800d816:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800d81a:	eea6 0b07 	vfma.f64	d0, d6, d7
 800d81e:	ed91 4b0a 	vldr	d4, [r1, #40]	; 0x28
 800d822:	ee35 0b00 	vadd.f64	d0, d5, d0
 800d826:	ee20 6b00 	vmul.f64	d6, d0, d0
 800d82a:	ed94 7b1c 	vldr	d7, [r4, #112]	; 0x70
 800d82e:	ed91 5b08 	vldr	d5, [r1, #32]
 800d832:	ee30 7b07 	vadd.f64	d7, d0, d7
 800d836:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800d83a:	eea0 5b04 	vfma.f64	d5, d0, d4
 800d83e:	ed91 4b0e 	vldr	d4, [r1, #56]	; 0x38
 800d842:	eea6 7b05 	vfma.f64	d7, d6, d5
 800d846:	ee26 6b06 	vmul.f64	d6, d6, d6
 800d84a:	ed91 5b0c 	vldr	d5, [r1, #48]	; 0x30
 800d84e:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 800d852:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800d856:	eea0 5b04 	vfma.f64	d5, d0, d4
 800d85a:	1940      	adds	r0, r0, r5
 800d85c:	2700      	movs	r7, #0
 800d85e:	eb17 020c 	adds.w	r2, r7, ip
 800d862:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 800d866:	eea6 7b05 	vfma.f64	d7, d6, d5
 800d86a:	2e00      	cmp	r6, #0
 800d86c:	d15f      	bne.n	800d92e <pow+0x476>
 800d86e:	42bd      	cmp	r5, r7
 800d870:	db13      	blt.n	800d89a <pow+0x3e2>
 800d872:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 800d876:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 800d87a:	4610      	mov	r0, r2
 800d87c:	ec41 0b10 	vmov	d0, r0, r1
 800d880:	eea7 0b00 	vfma.f64	d0, d7, d0
 800d884:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800d940 <pow+0x488>
 800d888:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d88c:	b006      	add	sp, #24
 800d88e:	ecbd 8b0a 	vpop	{d8-d12}
 800d892:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d896:	f7ff bdc7 	b.w	800d428 <__math_check_oflow>
 800d89a:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800d89e:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 800d8a2:	4610      	mov	r0, r2
 800d8a4:	ec41 0b15 	vmov	d5, r0, r1
 800d8a8:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800d8ac:	ee27 6b05 	vmul.f64	d6, d7, d5
 800d8b0:	ee35 7b06 	vadd.f64	d7, d5, d6
 800d8b4:	eeb0 3bc7 	vabs.f64	d3, d7
 800d8b8:	eeb4 3bc4 	vcmpe.f64	d3, d4
 800d8bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8c0:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800d948 <pow+0x490>
 800d8c4:	d52a      	bpl.n	800d91c <pow+0x464>
 800d8c6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800d8ca:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d8ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8d2:	eebf 3b00 	vmov.f64	d3, #240	; 0xbf800000 -1.0
 800d8d6:	ee35 6b06 	vadd.f64	d6, d5, d6
 800d8da:	bf48      	it	mi
 800d8dc:	eeb0 4b43 	vmovmi.f64	d4, d3
 800d8e0:	ee37 3b04 	vadd.f64	d3, d7, d4
 800d8e4:	ee34 5b43 	vsub.f64	d5, d4, d3
 800d8e8:	ee35 7b07 	vadd.f64	d7, d5, d7
 800d8ec:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d8f0:	ee37 7b03 	vadd.f64	d7, d7, d3
 800d8f4:	ee37 7b44 	vsub.f64	d7, d7, d4
 800d8f8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d8fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d900:	d104      	bne.n	800d90c <pow+0x454>
 800d902:	4632      	mov	r2, r6
 800d904:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800d908:	ec43 2b17 	vmov	d7, r2, r3
 800d90c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800d910:	ed9d 6b02 	vldr	d6, [sp, #8]
 800d914:	ee26 6b00 	vmul.f64	d6, d6, d0
 800d918:	ed8d 6b04 	vstr	d6, [sp, #16]
 800d91c:	ee27 0b00 	vmul.f64	d0, d7, d0
 800d920:	b006      	add	sp, #24
 800d922:	ecbd 8b0a 	vpop	{d8-d12}
 800d926:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d92a:	f7ff bd74 	b.w	800d416 <__math_check_uflow>
 800d92e:	ec43 2b10 	vmov	d0, r2, r3
 800d932:	eea7 0b00 	vfma.f64	d0, d7, d0
 800d936:	e628      	b.n	800d58a <pow+0xd2>
 800d938:	ed9f 0b05 	vldr	d0, [pc, #20]	; 800d950 <pow+0x498>
 800d93c:	e625      	b.n	800d58a <pow+0xd2>
 800d93e:	bf00      	nop
 800d940:	00000000 	.word	0x00000000
 800d944:	7f000000 	.word	0x7f000000
 800d948:	00000000 	.word	0x00000000
 800d94c:	00100000 	.word	0x00100000
	...
 800d958:	0800ec10 	.word	0x0800ec10
 800d95c:	00000000 	.word	0x00000000

0800d960 <cos>:
 800d960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d962:	eeb0 7b40 	vmov.f64	d7, d0
 800d966:	ee17 3a90 	vmov	r3, s15
 800d96a:	4a21      	ldr	r2, [pc, #132]	; (800d9f0 <cos+0x90>)
 800d96c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d970:	4293      	cmp	r3, r2
 800d972:	dc06      	bgt.n	800d982 <cos+0x22>
 800d974:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 800d9e8 <cos+0x88>
 800d978:	b005      	add	sp, #20
 800d97a:	f85d eb04 	ldr.w	lr, [sp], #4
 800d97e:	f000 ba13 	b.w	800dda8 <__kernel_cos>
 800d982:	4a1c      	ldr	r2, [pc, #112]	; (800d9f4 <cos+0x94>)
 800d984:	4293      	cmp	r3, r2
 800d986:	dd04      	ble.n	800d992 <cos+0x32>
 800d988:	ee30 0b40 	vsub.f64	d0, d0, d0
 800d98c:	b005      	add	sp, #20
 800d98e:	f85d fb04 	ldr.w	pc, [sp], #4
 800d992:	4668      	mov	r0, sp
 800d994:	f000 f8c4 	bl	800db20 <__ieee754_rem_pio2>
 800d998:	f000 0003 	and.w	r0, r0, #3
 800d99c:	2801      	cmp	r0, #1
 800d99e:	d009      	beq.n	800d9b4 <cos+0x54>
 800d9a0:	2802      	cmp	r0, #2
 800d9a2:	d010      	beq.n	800d9c6 <cos+0x66>
 800d9a4:	b9b0      	cbnz	r0, 800d9d4 <cos+0x74>
 800d9a6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d9aa:	ed9d 0b00 	vldr	d0, [sp]
 800d9ae:	f000 f9fb 	bl	800dda8 <__kernel_cos>
 800d9b2:	e7eb      	b.n	800d98c <cos+0x2c>
 800d9b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d9b8:	ed9d 0b00 	vldr	d0, [sp]
 800d9bc:	f000 fcf8 	bl	800e3b0 <__kernel_sin>
 800d9c0:	eeb1 0b40 	vneg.f64	d0, d0
 800d9c4:	e7e2      	b.n	800d98c <cos+0x2c>
 800d9c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d9ca:	ed9d 0b00 	vldr	d0, [sp]
 800d9ce:	f000 f9eb 	bl	800dda8 <__kernel_cos>
 800d9d2:	e7f5      	b.n	800d9c0 <cos+0x60>
 800d9d4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d9d8:	ed9d 0b00 	vldr	d0, [sp]
 800d9dc:	2001      	movs	r0, #1
 800d9de:	f000 fce7 	bl	800e3b0 <__kernel_sin>
 800d9e2:	e7d3      	b.n	800d98c <cos+0x2c>
 800d9e4:	f3af 8000 	nop.w
	...
 800d9f0:	3fe921fb 	.word	0x3fe921fb
 800d9f4:	7fefffff 	.word	0x7fefffff

0800d9f8 <round>:
 800d9f8:	ee10 1a90 	vmov	r1, s1
 800d9fc:	f3c1 500a 	ubfx	r0, r1, #20, #11
 800da00:	f2a0 32ff 	subw	r2, r0, #1023	; 0x3ff
 800da04:	2a13      	cmp	r2, #19
 800da06:	b510      	push	{r4, lr}
 800da08:	ee10 3a10 	vmov	r3, s0
 800da0c:	dc19      	bgt.n	800da42 <round+0x4a>
 800da0e:	2a00      	cmp	r2, #0
 800da10:	da09      	bge.n	800da26 <round+0x2e>
 800da12:	3201      	adds	r2, #1
 800da14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800da18:	d103      	bne.n	800da22 <round+0x2a>
 800da1a:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800da1e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800da22:	2000      	movs	r0, #0
 800da24:	e026      	b.n	800da74 <round+0x7c>
 800da26:	4816      	ldr	r0, [pc, #88]	; (800da80 <round+0x88>)
 800da28:	4110      	asrs	r0, r2
 800da2a:	ea01 0400 	and.w	r4, r1, r0
 800da2e:	4323      	orrs	r3, r4
 800da30:	d00e      	beq.n	800da50 <round+0x58>
 800da32:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800da36:	fa43 f202 	asr.w	r2, r3, r2
 800da3a:	4411      	add	r1, r2
 800da3c:	ea21 0100 	bic.w	r1, r1, r0
 800da40:	e7ef      	b.n	800da22 <round+0x2a>
 800da42:	2a33      	cmp	r2, #51	; 0x33
 800da44:	dd05      	ble.n	800da52 <round+0x5a>
 800da46:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800da4a:	d101      	bne.n	800da50 <round+0x58>
 800da4c:	ee30 0b00 	vadd.f64	d0, d0, d0
 800da50:	bd10      	pop	{r4, pc}
 800da52:	f2a0 4413 	subw	r4, r0, #1043	; 0x413
 800da56:	f04f 30ff 	mov.w	r0, #4294967295
 800da5a:	40e0      	lsrs	r0, r4
 800da5c:	4203      	tst	r3, r0
 800da5e:	d0f7      	beq.n	800da50 <round+0x58>
 800da60:	2401      	movs	r4, #1
 800da62:	f1c2 0233 	rsb	r2, r2, #51	; 0x33
 800da66:	fa04 f202 	lsl.w	r2, r4, r2
 800da6a:	189b      	adds	r3, r3, r2
 800da6c:	bf28      	it	cs
 800da6e:	1909      	addcs	r1, r1, r4
 800da70:	ea23 0000 	bic.w	r0, r3, r0
 800da74:	460b      	mov	r3, r1
 800da76:	4602      	mov	r2, r0
 800da78:	ec43 2b10 	vmov	d0, r2, r3
 800da7c:	e7e8      	b.n	800da50 <round+0x58>
 800da7e:	bf00      	nop
 800da80:	000fffff 	.word	0x000fffff
 800da84:	00000000 	.word	0x00000000

0800da88 <sin>:
 800da88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800da8a:	eeb0 7b40 	vmov.f64	d7, d0
 800da8e:	ee17 3a90 	vmov	r3, s15
 800da92:	4a21      	ldr	r2, [pc, #132]	; (800db18 <sin+0x90>)
 800da94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800da98:	4293      	cmp	r3, r2
 800da9a:	dc07      	bgt.n	800daac <sin+0x24>
 800da9c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 800db10 <sin+0x88>
 800daa0:	2000      	movs	r0, #0
 800daa2:	b005      	add	sp, #20
 800daa4:	f85d eb04 	ldr.w	lr, [sp], #4
 800daa8:	f000 bc82 	b.w	800e3b0 <__kernel_sin>
 800daac:	4a1b      	ldr	r2, [pc, #108]	; (800db1c <sin+0x94>)
 800daae:	4293      	cmp	r3, r2
 800dab0:	dd04      	ble.n	800dabc <sin+0x34>
 800dab2:	ee30 0b40 	vsub.f64	d0, d0, d0
 800dab6:	b005      	add	sp, #20
 800dab8:	f85d fb04 	ldr.w	pc, [sp], #4
 800dabc:	4668      	mov	r0, sp
 800dabe:	f000 f82f 	bl	800db20 <__ieee754_rem_pio2>
 800dac2:	f000 0003 	and.w	r0, r0, #3
 800dac6:	2801      	cmp	r0, #1
 800dac8:	d00a      	beq.n	800dae0 <sin+0x58>
 800daca:	2802      	cmp	r0, #2
 800dacc:	d00f      	beq.n	800daee <sin+0x66>
 800dace:	b9c0      	cbnz	r0, 800db02 <sin+0x7a>
 800dad0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dad4:	ed9d 0b00 	vldr	d0, [sp]
 800dad8:	2001      	movs	r0, #1
 800dada:	f000 fc69 	bl	800e3b0 <__kernel_sin>
 800dade:	e7ea      	b.n	800dab6 <sin+0x2e>
 800dae0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dae4:	ed9d 0b00 	vldr	d0, [sp]
 800dae8:	f000 f95e 	bl	800dda8 <__kernel_cos>
 800daec:	e7e3      	b.n	800dab6 <sin+0x2e>
 800daee:	ed9d 1b02 	vldr	d1, [sp, #8]
 800daf2:	ed9d 0b00 	vldr	d0, [sp]
 800daf6:	2001      	movs	r0, #1
 800daf8:	f000 fc5a 	bl	800e3b0 <__kernel_sin>
 800dafc:	eeb1 0b40 	vneg.f64	d0, d0
 800db00:	e7d9      	b.n	800dab6 <sin+0x2e>
 800db02:	ed9d 1b02 	vldr	d1, [sp, #8]
 800db06:	ed9d 0b00 	vldr	d0, [sp]
 800db0a:	f000 f94d 	bl	800dda8 <__kernel_cos>
 800db0e:	e7f5      	b.n	800dafc <sin+0x74>
	...
 800db18:	3fe921fb 	.word	0x3fe921fb
 800db1c:	7fefffff 	.word	0x7fefffff

0800db20 <__ieee754_rem_pio2>:
 800db20:	b570      	push	{r4, r5, r6, lr}
 800db22:	eeb0 7b40 	vmov.f64	d7, d0
 800db26:	ee17 5a90 	vmov	r5, s15
 800db2a:	4b99      	ldr	r3, [pc, #612]	; (800dd90 <__ieee754_rem_pio2+0x270>)
 800db2c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800db30:	429e      	cmp	r6, r3
 800db32:	b088      	sub	sp, #32
 800db34:	4604      	mov	r4, r0
 800db36:	dc07      	bgt.n	800db48 <__ieee754_rem_pio2+0x28>
 800db38:	2200      	movs	r2, #0
 800db3a:	2300      	movs	r3, #0
 800db3c:	ed84 0b00 	vstr	d0, [r4]
 800db40:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800db44:	2000      	movs	r0, #0
 800db46:	e01b      	b.n	800db80 <__ieee754_rem_pio2+0x60>
 800db48:	4b92      	ldr	r3, [pc, #584]	; (800dd94 <__ieee754_rem_pio2+0x274>)
 800db4a:	429e      	cmp	r6, r3
 800db4c:	dc3b      	bgt.n	800dbc6 <__ieee754_rem_pio2+0xa6>
 800db4e:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 800db52:	2d00      	cmp	r5, #0
 800db54:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 800dd50 <__ieee754_rem_pio2+0x230>
 800db58:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 800db5c:	dd19      	ble.n	800db92 <__ieee754_rem_pio2+0x72>
 800db5e:	ee30 7b46 	vsub.f64	d7, d0, d6
 800db62:	429e      	cmp	r6, r3
 800db64:	d00e      	beq.n	800db84 <__ieee754_rem_pio2+0x64>
 800db66:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 800dd58 <__ieee754_rem_pio2+0x238>
 800db6a:	ee37 5b46 	vsub.f64	d5, d7, d6
 800db6e:	ee37 7b45 	vsub.f64	d7, d7, d5
 800db72:	ed84 5b00 	vstr	d5, [r4]
 800db76:	ee37 7b46 	vsub.f64	d7, d7, d6
 800db7a:	ed84 7b02 	vstr	d7, [r4, #8]
 800db7e:	2001      	movs	r0, #1
 800db80:	b008      	add	sp, #32
 800db82:	bd70      	pop	{r4, r5, r6, pc}
 800db84:	ed9f 6b76 	vldr	d6, [pc, #472]	; 800dd60 <__ieee754_rem_pio2+0x240>
 800db88:	ee37 7b46 	vsub.f64	d7, d7, d6
 800db8c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 800dd68 <__ieee754_rem_pio2+0x248>
 800db90:	e7eb      	b.n	800db6a <__ieee754_rem_pio2+0x4a>
 800db92:	429e      	cmp	r6, r3
 800db94:	ee30 7b06 	vadd.f64	d7, d0, d6
 800db98:	d00e      	beq.n	800dbb8 <__ieee754_rem_pio2+0x98>
 800db9a:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 800dd58 <__ieee754_rem_pio2+0x238>
 800db9e:	ee37 5b06 	vadd.f64	d5, d7, d6
 800dba2:	ee37 7b45 	vsub.f64	d7, d7, d5
 800dba6:	ed84 5b00 	vstr	d5, [r4]
 800dbaa:	ee37 7b06 	vadd.f64	d7, d7, d6
 800dbae:	f04f 30ff 	mov.w	r0, #4294967295
 800dbb2:	ed84 7b02 	vstr	d7, [r4, #8]
 800dbb6:	e7e3      	b.n	800db80 <__ieee754_rem_pio2+0x60>
 800dbb8:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800dd60 <__ieee754_rem_pio2+0x240>
 800dbbc:	ee37 7b06 	vadd.f64	d7, d7, d6
 800dbc0:	ed9f 6b69 	vldr	d6, [pc, #420]	; 800dd68 <__ieee754_rem_pio2+0x248>
 800dbc4:	e7eb      	b.n	800db9e <__ieee754_rem_pio2+0x7e>
 800dbc6:	4b74      	ldr	r3, [pc, #464]	; (800dd98 <__ieee754_rem_pio2+0x278>)
 800dbc8:	429e      	cmp	r6, r3
 800dbca:	dc70      	bgt.n	800dcae <__ieee754_rem_pio2+0x18e>
 800dbcc:	f000 fc48 	bl	800e460 <fabs>
 800dbd0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800dbd4:	ed9f 6b66 	vldr	d6, [pc, #408]	; 800dd70 <__ieee754_rem_pio2+0x250>
 800dbd8:	eea0 7b06 	vfma.f64	d7, d0, d6
 800dbdc:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800dbe0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800dbe4:	ee17 0a90 	vmov	r0, s15
 800dbe8:	eeb1 4b45 	vneg.f64	d4, d5
 800dbec:	ed9f 7b58 	vldr	d7, [pc, #352]	; 800dd50 <__ieee754_rem_pio2+0x230>
 800dbf0:	eea5 0b47 	vfms.f64	d0, d5, d7
 800dbf4:	ed9f 7b58 	vldr	d7, [pc, #352]	; 800dd58 <__ieee754_rem_pio2+0x238>
 800dbf8:	281f      	cmp	r0, #31
 800dbfa:	ee25 7b07 	vmul.f64	d7, d5, d7
 800dbfe:	ee30 6b47 	vsub.f64	d6, d0, d7
 800dc02:	dc08      	bgt.n	800dc16 <__ieee754_rem_pio2+0xf6>
 800dc04:	4b65      	ldr	r3, [pc, #404]	; (800dd9c <__ieee754_rem_pio2+0x27c>)
 800dc06:	1e42      	subs	r2, r0, #1
 800dc08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc0c:	42b3      	cmp	r3, r6
 800dc0e:	d002      	beq.n	800dc16 <__ieee754_rem_pio2+0xf6>
 800dc10:	ed84 6b00 	vstr	d6, [r4]
 800dc14:	e026      	b.n	800dc64 <__ieee754_rem_pio2+0x144>
 800dc16:	ee16 3a90 	vmov	r3, s13
 800dc1a:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800dc1e:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 800dc22:	2b10      	cmp	r3, #16
 800dc24:	ea4f 5226 	mov.w	r2, r6, asr #20
 800dc28:	ddf2      	ble.n	800dc10 <__ieee754_rem_pio2+0xf0>
 800dc2a:	eeb0 6b40 	vmov.f64	d6, d0
 800dc2e:	ed9f 7b4c 	vldr	d7, [pc, #304]	; 800dd60 <__ieee754_rem_pio2+0x240>
 800dc32:	ed9f 3b4d 	vldr	d3, [pc, #308]	; 800dd68 <__ieee754_rem_pio2+0x248>
 800dc36:	eea4 6b07 	vfma.f64	d6, d4, d7
 800dc3a:	ee30 0b46 	vsub.f64	d0, d0, d6
 800dc3e:	eea4 0b07 	vfma.f64	d0, d4, d7
 800dc42:	eeb0 7b40 	vmov.f64	d7, d0
 800dc46:	ee95 7b03 	vfnms.f64	d7, d5, d3
 800dc4a:	ee36 3b47 	vsub.f64	d3, d6, d7
 800dc4e:	ee13 3a90 	vmov	r3, s7
 800dc52:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800dc56:	1ad3      	subs	r3, r2, r3
 800dc58:	2b31      	cmp	r3, #49	; 0x31
 800dc5a:	dc17      	bgt.n	800dc8c <__ieee754_rem_pio2+0x16c>
 800dc5c:	eeb0 0b46 	vmov.f64	d0, d6
 800dc60:	ed84 3b00 	vstr	d3, [r4]
 800dc64:	ed94 6b00 	vldr	d6, [r4]
 800dc68:	2d00      	cmp	r5, #0
 800dc6a:	ee30 0b46 	vsub.f64	d0, d0, d6
 800dc6e:	ee30 0b47 	vsub.f64	d0, d0, d7
 800dc72:	ed84 0b02 	vstr	d0, [r4, #8]
 800dc76:	da83      	bge.n	800db80 <__ieee754_rem_pio2+0x60>
 800dc78:	eeb1 6b46 	vneg.f64	d6, d6
 800dc7c:	eeb1 0b40 	vneg.f64	d0, d0
 800dc80:	ed84 6b00 	vstr	d6, [r4]
 800dc84:	ed84 0b02 	vstr	d0, [r4, #8]
 800dc88:	4240      	negs	r0, r0
 800dc8a:	e779      	b.n	800db80 <__ieee754_rem_pio2+0x60>
 800dc8c:	ed9f 3b3a 	vldr	d3, [pc, #232]	; 800dd78 <__ieee754_rem_pio2+0x258>
 800dc90:	eeb0 0b46 	vmov.f64	d0, d6
 800dc94:	eea4 0b03 	vfma.f64	d0, d4, d3
 800dc98:	ee36 7b40 	vsub.f64	d7, d6, d0
 800dc9c:	ed9f 6b38 	vldr	d6, [pc, #224]	; 800dd80 <__ieee754_rem_pio2+0x260>
 800dca0:	eea4 7b03 	vfma.f64	d7, d4, d3
 800dca4:	ee95 7b06 	vfnms.f64	d7, d5, d6
 800dca8:	ee30 6b47 	vsub.f64	d6, d0, d7
 800dcac:	e7b0      	b.n	800dc10 <__ieee754_rem_pio2+0xf0>
 800dcae:	4b3c      	ldr	r3, [pc, #240]	; (800dda0 <__ieee754_rem_pio2+0x280>)
 800dcb0:	429e      	cmp	r6, r3
 800dcb2:	dd06      	ble.n	800dcc2 <__ieee754_rem_pio2+0x1a2>
 800dcb4:	ee30 7b40 	vsub.f64	d7, d0, d0
 800dcb8:	ed80 7b02 	vstr	d7, [r0, #8]
 800dcbc:	ed80 7b00 	vstr	d7, [r0]
 800dcc0:	e740      	b.n	800db44 <__ieee754_rem_pio2+0x24>
 800dcc2:	1532      	asrs	r2, r6, #20
 800dcc4:	ee10 0a10 	vmov	r0, s0
 800dcc8:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 800dccc:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800dcd0:	ec41 0b17 	vmov	d7, r0, r1
 800dcd4:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800dcd8:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 800dd88 <__ieee754_rem_pio2+0x268>
 800dcdc:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800dce0:	ee37 7b46 	vsub.f64	d7, d7, d6
 800dce4:	ed8d 6b02 	vstr	d6, [sp, #8]
 800dce8:	ee27 7b05 	vmul.f64	d7, d7, d5
 800dcec:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800dcf0:	a902      	add	r1, sp, #8
 800dcf2:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800dcf6:	ee37 7b46 	vsub.f64	d7, d7, d6
 800dcfa:	ed8d 6b04 	vstr	d6, [sp, #16]
 800dcfe:	ee27 7b05 	vmul.f64	d7, d7, d5
 800dd02:	ed8d 7b06 	vstr	d7, [sp, #24]
 800dd06:	2603      	movs	r6, #3
 800dd08:	4608      	mov	r0, r1
 800dd0a:	ed91 7b04 	vldr	d7, [r1, #16]
 800dd0e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800dd12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dd16:	4633      	mov	r3, r6
 800dd18:	f1a1 0108 	sub.w	r1, r1, #8
 800dd1c:	f106 36ff 	add.w	r6, r6, #4294967295
 800dd20:	d0f3      	beq.n	800dd0a <__ieee754_rem_pio2+0x1ea>
 800dd22:	4920      	ldr	r1, [pc, #128]	; (800dda4 <__ieee754_rem_pio2+0x284>)
 800dd24:	9101      	str	r1, [sp, #4]
 800dd26:	2102      	movs	r1, #2
 800dd28:	9100      	str	r1, [sp, #0]
 800dd2a:	4621      	mov	r1, r4
 800dd2c:	f000 f8a8 	bl	800de80 <__kernel_rem_pio2>
 800dd30:	2d00      	cmp	r5, #0
 800dd32:	f6bf af25 	bge.w	800db80 <__ieee754_rem_pio2+0x60>
 800dd36:	ed94 7b00 	vldr	d7, [r4]
 800dd3a:	eeb1 7b47 	vneg.f64	d7, d7
 800dd3e:	ed84 7b00 	vstr	d7, [r4]
 800dd42:	ed94 7b02 	vldr	d7, [r4, #8]
 800dd46:	eeb1 7b47 	vneg.f64	d7, d7
 800dd4a:	ed84 7b02 	vstr	d7, [r4, #8]
 800dd4e:	e79b      	b.n	800dc88 <__ieee754_rem_pio2+0x168>
 800dd50:	54400000 	.word	0x54400000
 800dd54:	3ff921fb 	.word	0x3ff921fb
 800dd58:	1a626331 	.word	0x1a626331
 800dd5c:	3dd0b461 	.word	0x3dd0b461
 800dd60:	1a600000 	.word	0x1a600000
 800dd64:	3dd0b461 	.word	0x3dd0b461
 800dd68:	2e037073 	.word	0x2e037073
 800dd6c:	3ba3198a 	.word	0x3ba3198a
 800dd70:	6dc9c883 	.word	0x6dc9c883
 800dd74:	3fe45f30 	.word	0x3fe45f30
 800dd78:	2e000000 	.word	0x2e000000
 800dd7c:	3ba3198a 	.word	0x3ba3198a
 800dd80:	252049c1 	.word	0x252049c1
 800dd84:	397b839a 	.word	0x397b839a
 800dd88:	00000000 	.word	0x00000000
 800dd8c:	41700000 	.word	0x41700000
 800dd90:	3fe921fb 	.word	0x3fe921fb
 800dd94:	4002d97b 	.word	0x4002d97b
 800dd98:	413921fb 	.word	0x413921fb
 800dd9c:	08010d58 	.word	0x08010d58
 800dda0:	7fefffff 	.word	0x7fefffff
 800dda4:	08010dd8 	.word	0x08010dd8

0800dda8 <__kernel_cos>:
 800dda8:	ee10 1a90 	vmov	r1, s1
 800ddac:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 800ddb0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ddb4:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 800ddb8:	da05      	bge.n	800ddc6 <__kernel_cos+0x1e>
 800ddba:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800ddbe:	ee17 3a90 	vmov	r3, s15
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d03d      	beq.n	800de42 <__kernel_cos+0x9a>
 800ddc6:	ee20 3b00 	vmul.f64	d3, d0, d0
 800ddca:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 800de48 <__kernel_cos+0xa0>
 800ddce:	ed9f 6b20 	vldr	d6, [pc, #128]	; 800de50 <__kernel_cos+0xa8>
 800ddd2:	eea3 6b07 	vfma.f64	d6, d3, d7
 800ddd6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800de58 <__kernel_cos+0xb0>
 800ddda:	eea6 7b03 	vfma.f64	d7, d6, d3
 800ddde:	ed9f 6b20 	vldr	d6, [pc, #128]	; 800de60 <__kernel_cos+0xb8>
 800dde2:	eea7 6b03 	vfma.f64	d6, d7, d3
 800dde6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800de68 <__kernel_cos+0xc0>
 800ddea:	4b23      	ldr	r3, [pc, #140]	; (800de78 <__kernel_cos+0xd0>)
 800ddec:	eea6 7b03 	vfma.f64	d7, d6, d3
 800ddf0:	ed9f 6b1f 	vldr	d6, [pc, #124]	; 800de70 <__kernel_cos+0xc8>
 800ddf4:	4299      	cmp	r1, r3
 800ddf6:	eea7 6b03 	vfma.f64	d6, d7, d3
 800ddfa:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800ddfe:	ee26 5b03 	vmul.f64	d5, d6, d3
 800de02:	ee23 7b07 	vmul.f64	d7, d3, d7
 800de06:	ee21 6b40 	vnmul.f64	d6, d1, d0
 800de0a:	eea3 6b05 	vfma.f64	d6, d3, d5
 800de0e:	dc04      	bgt.n	800de1a <__kernel_cos+0x72>
 800de10:	ee37 6b46 	vsub.f64	d6, d7, d6
 800de14:	ee34 0b46 	vsub.f64	d0, d4, d6
 800de18:	4770      	bx	lr
 800de1a:	4b18      	ldr	r3, [pc, #96]	; (800de7c <__kernel_cos+0xd4>)
 800de1c:	4299      	cmp	r1, r3
 800de1e:	dc0d      	bgt.n	800de3c <__kernel_cos+0x94>
 800de20:	2200      	movs	r2, #0
 800de22:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 800de26:	ec43 2b15 	vmov	d5, r2, r3
 800de2a:	ee34 0b45 	vsub.f64	d0, d4, d5
 800de2e:	ee37 7b45 	vsub.f64	d7, d7, d5
 800de32:	ee37 7b46 	vsub.f64	d7, d7, d6
 800de36:	ee30 0b47 	vsub.f64	d0, d0, d7
 800de3a:	4770      	bx	lr
 800de3c:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 800de40:	e7f3      	b.n	800de2a <__kernel_cos+0x82>
 800de42:	eeb0 0b44 	vmov.f64	d0, d4
 800de46:	4770      	bx	lr
 800de48:	be8838d4 	.word	0xbe8838d4
 800de4c:	bda8fae9 	.word	0xbda8fae9
 800de50:	bdb4b1c4 	.word	0xbdb4b1c4
 800de54:	3e21ee9e 	.word	0x3e21ee9e
 800de58:	809c52ad 	.word	0x809c52ad
 800de5c:	be927e4f 	.word	0xbe927e4f
 800de60:	19cb1590 	.word	0x19cb1590
 800de64:	3efa01a0 	.word	0x3efa01a0
 800de68:	16c15177 	.word	0x16c15177
 800de6c:	bf56c16c 	.word	0xbf56c16c
 800de70:	5555554c 	.word	0x5555554c
 800de74:	3fa55555 	.word	0x3fa55555
 800de78:	3fd33332 	.word	0x3fd33332
 800de7c:	3fe90000 	.word	0x3fe90000

0800de80 <__kernel_rem_pio2>:
 800de80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de84:	ed2d 8b06 	vpush	{d8-d10}
 800de88:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 800de8c:	460f      	mov	r7, r1
 800de8e:	9002      	str	r0, [sp, #8]
 800de90:	49c5      	ldr	r1, [pc, #788]	; (800e1a8 <__kernel_rem_pio2+0x328>)
 800de92:	98a2      	ldr	r0, [sp, #648]	; 0x288
 800de94:	f8dd e28c 	ldr.w	lr, [sp, #652]	; 0x28c
 800de98:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 800de9c:	9301      	str	r3, [sp, #4]
 800de9e:	f112 0f14 	cmn.w	r2, #20
 800dea2:	bfa8      	it	ge
 800dea4:	2018      	movge	r0, #24
 800dea6:	f103 31ff 	add.w	r1, r3, #4294967295
 800deaa:	bfb8      	it	lt
 800deac:	2000      	movlt	r0, #0
 800deae:	f06f 0417 	mvn.w	r4, #23
 800deb2:	ed9f 6bb7 	vldr	d6, [pc, #732]	; 800e190 <__kernel_rem_pio2+0x310>
 800deb6:	bfa4      	itt	ge
 800deb8:	f1a2 0a03 	subge.w	sl, r2, #3
 800debc:	fb9a f0f0 	sdivge	r0, sl, r0
 800dec0:	fb00 4404 	mla	r4, r0, r4, r4
 800dec4:	1a46      	subs	r6, r0, r1
 800dec6:	4414      	add	r4, r2
 800dec8:	eb09 0c01 	add.w	ip, r9, r1
 800decc:	ad1a      	add	r5, sp, #104	; 0x68
 800dece:	eb0e 0886 	add.w	r8, lr, r6, lsl #2
 800ded2:	2200      	movs	r2, #0
 800ded4:	4562      	cmp	r2, ip
 800ded6:	dd10      	ble.n	800defa <__kernel_rem_pio2+0x7a>
 800ded8:	9a01      	ldr	r2, [sp, #4]
 800deda:	ab1a      	add	r3, sp, #104	; 0x68
 800dedc:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800dee0:	f50d 7ad4 	add.w	sl, sp, #424	; 0x1a8
 800dee4:	f04f 0c00 	mov.w	ip, #0
 800dee8:	45cc      	cmp	ip, r9
 800deea:	dc26      	bgt.n	800df3a <__kernel_rem_pio2+0xba>
 800deec:	ed9f 7ba8 	vldr	d7, [pc, #672]	; 800e190 <__kernel_rem_pio2+0x310>
 800def0:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800def4:	4616      	mov	r6, r2
 800def6:	2500      	movs	r5, #0
 800def8:	e015      	b.n	800df26 <__kernel_rem_pio2+0xa6>
 800defa:	42d6      	cmn	r6, r2
 800defc:	d409      	bmi.n	800df12 <__kernel_rem_pio2+0x92>
 800defe:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
 800df02:	ee07 3a90 	vmov	s15, r3
 800df06:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800df0a:	eca5 7b02 	vstmia	r5!, {d7}
 800df0e:	3201      	adds	r2, #1
 800df10:	e7e0      	b.n	800ded4 <__kernel_rem_pio2+0x54>
 800df12:	eeb0 7b46 	vmov.f64	d7, d6
 800df16:	e7f8      	b.n	800df0a <__kernel_rem_pio2+0x8a>
 800df18:	ecb8 5b02 	vldmia	r8!, {d5}
 800df1c:	ed96 6b00 	vldr	d6, [r6]
 800df20:	3501      	adds	r5, #1
 800df22:	eea5 7b06 	vfma.f64	d7, d5, d6
 800df26:	428d      	cmp	r5, r1
 800df28:	f1a6 0608 	sub.w	r6, r6, #8
 800df2c:	ddf4      	ble.n	800df18 <__kernel_rem_pio2+0x98>
 800df2e:	ecaa 7b02 	vstmia	sl!, {d7}
 800df32:	f10c 0c01 	add.w	ip, ip, #1
 800df36:	3208      	adds	r2, #8
 800df38:	e7d6      	b.n	800dee8 <__kernel_rem_pio2+0x68>
 800df3a:	ab06      	add	r3, sp, #24
 800df3c:	ed9f 9b96 	vldr	d9, [pc, #600]	; 800e198 <__kernel_rem_pio2+0x318>
 800df40:	ed9f ab97 	vldr	d10, [pc, #604]	; 800e1a0 <__kernel_rem_pio2+0x320>
 800df44:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800df48:	9303      	str	r3, [sp, #12]
 800df4a:	eb0e 0a80 	add.w	sl, lr, r0, lsl #2
 800df4e:	464d      	mov	r5, r9
 800df50:	00eb      	lsls	r3, r5, #3
 800df52:	9304      	str	r3, [sp, #16]
 800df54:	ab92      	add	r3, sp, #584	; 0x248
 800df56:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 800df5a:	f10d 0b18 	add.w	fp, sp, #24
 800df5e:	ab6a      	add	r3, sp, #424	; 0x1a8
 800df60:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 800df64:	465e      	mov	r6, fp
 800df66:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 800df6a:	4628      	mov	r0, r5
 800df6c:	2800      	cmp	r0, #0
 800df6e:	f1a2 0208 	sub.w	r2, r2, #8
 800df72:	dc4c      	bgt.n	800e00e <__kernel_rem_pio2+0x18e>
 800df74:	4620      	mov	r0, r4
 800df76:	9105      	str	r1, [sp, #20]
 800df78:	f000 faf2 	bl	800e560 <scalbn>
 800df7c:	eeb0 8b40 	vmov.f64	d8, d0
 800df80:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 800df84:	ee28 0b00 	vmul.f64	d0, d8, d0
 800df88:	f000 fa76 	bl	800e478 <floor>
 800df8c:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 800df90:	eea0 8b47 	vfms.f64	d8, d0, d7
 800df94:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800df98:	2c00      	cmp	r4, #0
 800df9a:	eeb8 0be7 	vcvt.f64.s32	d0, s15
 800df9e:	ee17 8a90 	vmov	r8, s15
 800dfa2:	ee38 8b40 	vsub.f64	d8, d8, d0
 800dfa6:	9905      	ldr	r1, [sp, #20]
 800dfa8:	dd43      	ble.n	800e032 <__kernel_rem_pio2+0x1b2>
 800dfaa:	1e68      	subs	r0, r5, #1
 800dfac:	ab06      	add	r3, sp, #24
 800dfae:	f1c4 0c18 	rsb	ip, r4, #24
 800dfb2:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 800dfb6:	fa46 f20c 	asr.w	r2, r6, ip
 800dfba:	4490      	add	r8, r2
 800dfbc:	fa02 f20c 	lsl.w	r2, r2, ip
 800dfc0:	1ab6      	subs	r6, r6, r2
 800dfc2:	f1c4 0217 	rsb	r2, r4, #23
 800dfc6:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 800dfca:	4116      	asrs	r6, r2
 800dfcc:	2e00      	cmp	r6, #0
 800dfce:	dd3f      	ble.n	800e050 <__kernel_rem_pio2+0x1d0>
 800dfd0:	f04f 0c00 	mov.w	ip, #0
 800dfd4:	f108 0801 	add.w	r8, r8, #1
 800dfd8:	4660      	mov	r0, ip
 800dfda:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 800dfde:	4565      	cmp	r5, ip
 800dfe0:	dc6e      	bgt.n	800e0c0 <__kernel_rem_pio2+0x240>
 800dfe2:	2c00      	cmp	r4, #0
 800dfe4:	dd04      	ble.n	800dff0 <__kernel_rem_pio2+0x170>
 800dfe6:	2c01      	cmp	r4, #1
 800dfe8:	d07f      	beq.n	800e0ea <__kernel_rem_pio2+0x26a>
 800dfea:	2c02      	cmp	r4, #2
 800dfec:	f000 8087 	beq.w	800e0fe <__kernel_rem_pio2+0x27e>
 800dff0:	2e02      	cmp	r6, #2
 800dff2:	d12d      	bne.n	800e050 <__kernel_rem_pio2+0x1d0>
 800dff4:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800dff8:	ee30 8b48 	vsub.f64	d8, d0, d8
 800dffc:	b340      	cbz	r0, 800e050 <__kernel_rem_pio2+0x1d0>
 800dffe:	4620      	mov	r0, r4
 800e000:	9105      	str	r1, [sp, #20]
 800e002:	f000 faad 	bl	800e560 <scalbn>
 800e006:	9905      	ldr	r1, [sp, #20]
 800e008:	ee38 8b40 	vsub.f64	d8, d8, d0
 800e00c:	e020      	b.n	800e050 <__kernel_rem_pio2+0x1d0>
 800e00e:	ee20 7b09 	vmul.f64	d7, d0, d9
 800e012:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800e016:	3801      	subs	r0, #1
 800e018:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800e01c:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800e020:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800e024:	eca6 0a01 	vstmia	r6!, {s0}
 800e028:	ed92 0b00 	vldr	d0, [r2]
 800e02c:	ee37 0b00 	vadd.f64	d0, d7, d0
 800e030:	e79c      	b.n	800df6c <__kernel_rem_pio2+0xec>
 800e032:	d105      	bne.n	800e040 <__kernel_rem_pio2+0x1c0>
 800e034:	1e6a      	subs	r2, r5, #1
 800e036:	ab06      	add	r3, sp, #24
 800e038:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 800e03c:	15f6      	asrs	r6, r6, #23
 800e03e:	e7c5      	b.n	800dfcc <__kernel_rem_pio2+0x14c>
 800e040:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 800e044:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800e048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e04c:	da36      	bge.n	800e0bc <__kernel_rem_pio2+0x23c>
 800e04e:	2600      	movs	r6, #0
 800e050:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800e054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e058:	f040 80aa 	bne.w	800e1b0 <__kernel_rem_pio2+0x330>
 800e05c:	f105 3bff 	add.w	fp, r5, #4294967295
 800e060:	4658      	mov	r0, fp
 800e062:	2200      	movs	r2, #0
 800e064:	4548      	cmp	r0, r9
 800e066:	da52      	bge.n	800e10e <__kernel_rem_pio2+0x28e>
 800e068:	2a00      	cmp	r2, #0
 800e06a:	f000 8081 	beq.w	800e170 <__kernel_rem_pio2+0x2f0>
 800e06e:	ab06      	add	r3, sp, #24
 800e070:	3c18      	subs	r4, #24
 800e072:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800e076:	2b00      	cmp	r3, #0
 800e078:	f000 8087 	beq.w	800e18a <__kernel_rem_pio2+0x30a>
 800e07c:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800e080:	4620      	mov	r0, r4
 800e082:	f000 fa6d 	bl	800e560 <scalbn>
 800e086:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e08a:	ed9f 6b43 	vldr	d6, [pc, #268]	; 800e198 <__kernel_rem_pio2+0x318>
 800e08e:	a96a      	add	r1, sp, #424	; 0x1a8
 800e090:	f103 0208 	add.w	r2, r3, #8
 800e094:	1888      	adds	r0, r1, r2
 800e096:	4659      	mov	r1, fp
 800e098:	2900      	cmp	r1, #0
 800e09a:	f280 80b7 	bge.w	800e20c <__kernel_rem_pio2+0x38c>
 800e09e:	4659      	mov	r1, fp
 800e0a0:	2900      	cmp	r1, #0
 800e0a2:	f2c0 80d5 	blt.w	800e250 <__kernel_rem_pio2+0x3d0>
 800e0a6:	a86a      	add	r0, sp, #424	; 0x1a8
 800e0a8:	eb00 05c1 	add.w	r5, r0, r1, lsl #3
 800e0ac:	ed9f 7b38 	vldr	d7, [pc, #224]	; 800e190 <__kernel_rem_pio2+0x310>
 800e0b0:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 800e1ac <__kernel_rem_pio2+0x32c>
 800e0b4:	2400      	movs	r4, #0
 800e0b6:	ebab 0001 	sub.w	r0, fp, r1
 800e0ba:	e0be      	b.n	800e23a <__kernel_rem_pio2+0x3ba>
 800e0bc:	2602      	movs	r6, #2
 800e0be:	e787      	b.n	800dfd0 <__kernel_rem_pio2+0x150>
 800e0c0:	f8db 2000 	ldr.w	r2, [fp]
 800e0c4:	b958      	cbnz	r0, 800e0de <__kernel_rem_pio2+0x25e>
 800e0c6:	b122      	cbz	r2, 800e0d2 <__kernel_rem_pio2+0x252>
 800e0c8:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 800e0cc:	f8cb 2000 	str.w	r2, [fp]
 800e0d0:	2201      	movs	r2, #1
 800e0d2:	f10c 0c01 	add.w	ip, ip, #1
 800e0d6:	f10b 0b04 	add.w	fp, fp, #4
 800e0da:	4610      	mov	r0, r2
 800e0dc:	e77f      	b.n	800dfde <__kernel_rem_pio2+0x15e>
 800e0de:	ebae 0202 	sub.w	r2, lr, r2
 800e0e2:	f8cb 2000 	str.w	r2, [fp]
 800e0e6:	4602      	mov	r2, r0
 800e0e8:	e7f3      	b.n	800e0d2 <__kernel_rem_pio2+0x252>
 800e0ea:	f105 3cff 	add.w	ip, r5, #4294967295
 800e0ee:	ab06      	add	r3, sp, #24
 800e0f0:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 800e0f4:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800e0f8:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 800e0fc:	e778      	b.n	800dff0 <__kernel_rem_pio2+0x170>
 800e0fe:	f105 3cff 	add.w	ip, r5, #4294967295
 800e102:	ab06      	add	r3, sp, #24
 800e104:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 800e108:	f3c2 0215 	ubfx	r2, r2, #0, #22
 800e10c:	e7f4      	b.n	800e0f8 <__kernel_rem_pio2+0x278>
 800e10e:	ab06      	add	r3, sp, #24
 800e110:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800e114:	3801      	subs	r0, #1
 800e116:	431a      	orrs	r2, r3
 800e118:	e7a4      	b.n	800e064 <__kernel_rem_pio2+0x1e4>
 800e11a:	f10c 0c01 	add.w	ip, ip, #1
 800e11e:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 800e122:	2800      	cmp	r0, #0
 800e124:	d0f9      	beq.n	800e11a <__kernel_rem_pio2+0x29a>
 800e126:	9b04      	ldr	r3, [sp, #16]
 800e128:	f503 7312 	add.w	r3, r3, #584	; 0x248
 800e12c:	eb0d 0203 	add.w	r2, sp, r3
 800e130:	9b01      	ldr	r3, [sp, #4]
 800e132:	18e8      	adds	r0, r5, r3
 800e134:	ab1a      	add	r3, sp, #104	; 0x68
 800e136:	1c6e      	adds	r6, r5, #1
 800e138:	3a98      	subs	r2, #152	; 0x98
 800e13a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800e13e:	4465      	add	r5, ip
 800e140:	42b5      	cmp	r5, r6
 800e142:	f6ff af05 	blt.w	800df50 <__kernel_rem_pio2+0xd0>
 800e146:	f85a 3026 	ldr.w	r3, [sl, r6, lsl #2]
 800e14a:	f8dd e008 	ldr.w	lr, [sp, #8]
 800e14e:	ee07 3a90 	vmov	s15, r3
 800e152:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e156:	f04f 0c00 	mov.w	ip, #0
 800e15a:	eca0 7b02 	vstmia	r0!, {d7}
 800e15e:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 800e190 <__kernel_rem_pio2+0x310>
 800e162:	4680      	mov	r8, r0
 800e164:	458c      	cmp	ip, r1
 800e166:	dd07      	ble.n	800e178 <__kernel_rem_pio2+0x2f8>
 800e168:	eca2 7b02 	vstmia	r2!, {d7}
 800e16c:	3601      	adds	r6, #1
 800e16e:	e7e7      	b.n	800e140 <__kernel_rem_pio2+0x2c0>
 800e170:	9a03      	ldr	r2, [sp, #12]
 800e172:	f04f 0c01 	mov.w	ip, #1
 800e176:	e7d2      	b.n	800e11e <__kernel_rem_pio2+0x29e>
 800e178:	ecbe 5b02 	vldmia	lr!, {d5}
 800e17c:	ed38 6b02 	vldmdb	r8!, {d6}
 800e180:	f10c 0c01 	add.w	ip, ip, #1
 800e184:	eea5 7b06 	vfma.f64	d7, d5, d6
 800e188:	e7ec      	b.n	800e164 <__kernel_rem_pio2+0x2e4>
 800e18a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e18e:	e76e      	b.n	800e06e <__kernel_rem_pio2+0x1ee>
	...
 800e19c:	3e700000 	.word	0x3e700000
 800e1a0:	00000000 	.word	0x00000000
 800e1a4:	41700000 	.word	0x41700000
 800e1a8:	08010f20 	.word	0x08010f20
 800e1ac:	08010ee0 	.word	0x08010ee0
 800e1b0:	4260      	negs	r0, r4
 800e1b2:	eeb0 0b48 	vmov.f64	d0, d8
 800e1b6:	f000 f9d3 	bl	800e560 <scalbn>
 800e1ba:	ed9f 6b77 	vldr	d6, [pc, #476]	; 800e398 <__kernel_rem_pio2+0x518>
 800e1be:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800e1c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1c6:	db18      	blt.n	800e1fa <__kernel_rem_pio2+0x37a>
 800e1c8:	ed9f 7b75 	vldr	d7, [pc, #468]	; 800e3a0 <__kernel_rem_pio2+0x520>
 800e1cc:	ee20 7b07 	vmul.f64	d7, d0, d7
 800e1d0:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800e1d4:	aa06      	add	r2, sp, #24
 800e1d6:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800e1da:	eea5 0b46 	vfms.f64	d0, d5, d6
 800e1de:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800e1e2:	f105 0b01 	add.w	fp, r5, #1
 800e1e6:	ee10 3a10 	vmov	r3, s0
 800e1ea:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800e1ee:	ee17 3a10 	vmov	r3, s14
 800e1f2:	3418      	adds	r4, #24
 800e1f4:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 800e1f8:	e740      	b.n	800e07c <__kernel_rem_pio2+0x1fc>
 800e1fa:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800e1fe:	aa06      	add	r2, sp, #24
 800e200:	ee10 3a10 	vmov	r3, s0
 800e204:	46ab      	mov	fp, r5
 800e206:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800e20a:	e737      	b.n	800e07c <__kernel_rem_pio2+0x1fc>
 800e20c:	ac06      	add	r4, sp, #24
 800e20e:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
 800e212:	9401      	str	r4, [sp, #4]
 800e214:	ee07 4a90 	vmov	s15, r4
 800e218:	3901      	subs	r1, #1
 800e21a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800e21e:	ee27 7b00 	vmul.f64	d7, d7, d0
 800e222:	ee20 0b06 	vmul.f64	d0, d0, d6
 800e226:	ed20 7b02 	vstmdb	r0!, {d7}
 800e22a:	e735      	b.n	800e098 <__kernel_rem_pio2+0x218>
 800e22c:	ecbc 5b02 	vldmia	ip!, {d5}
 800e230:	ecb5 6b02 	vldmia	r5!, {d6}
 800e234:	3401      	adds	r4, #1
 800e236:	eea5 7b06 	vfma.f64	d7, d5, d6
 800e23a:	454c      	cmp	r4, r9
 800e23c:	dc01      	bgt.n	800e242 <__kernel_rem_pio2+0x3c2>
 800e23e:	4284      	cmp	r4, r0
 800e240:	ddf4      	ble.n	800e22c <__kernel_rem_pio2+0x3ac>
 800e242:	ac42      	add	r4, sp, #264	; 0x108
 800e244:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 800e248:	ed80 7b00 	vstr	d7, [r0]
 800e24c:	3901      	subs	r1, #1
 800e24e:	e727      	b.n	800e0a0 <__kernel_rem_pio2+0x220>
 800e250:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800e252:	2902      	cmp	r1, #2
 800e254:	dc0a      	bgt.n	800e26c <__kernel_rem_pio2+0x3ec>
 800e256:	2900      	cmp	r1, #0
 800e258:	dc2c      	bgt.n	800e2b4 <__kernel_rem_pio2+0x434>
 800e25a:	d045      	beq.n	800e2e8 <__kernel_rem_pio2+0x468>
 800e25c:	f008 0007 	and.w	r0, r8, #7
 800e260:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 800e264:	ecbd 8b06 	vpop	{d8-d10}
 800e268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e26c:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 800e26e:	2a03      	cmp	r2, #3
 800e270:	d1f4      	bne.n	800e25c <__kernel_rem_pio2+0x3dc>
 800e272:	aa42      	add	r2, sp, #264	; 0x108
 800e274:	4413      	add	r3, r2
 800e276:	461a      	mov	r2, r3
 800e278:	4619      	mov	r1, r3
 800e27a:	4658      	mov	r0, fp
 800e27c:	2800      	cmp	r0, #0
 800e27e:	f1a1 0108 	sub.w	r1, r1, #8
 800e282:	dc54      	bgt.n	800e32e <__kernel_rem_pio2+0x4ae>
 800e284:	4659      	mov	r1, fp
 800e286:	2901      	cmp	r1, #1
 800e288:	f1a2 0208 	sub.w	r2, r2, #8
 800e28c:	dc5f      	bgt.n	800e34e <__kernel_rem_pio2+0x4ce>
 800e28e:	ed9f 7b46 	vldr	d7, [pc, #280]	; 800e3a8 <__kernel_rem_pio2+0x528>
 800e292:	3308      	adds	r3, #8
 800e294:	f1bb 0f01 	cmp.w	fp, #1
 800e298:	dc69      	bgt.n	800e36e <__kernel_rem_pio2+0x4ee>
 800e29a:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 800e29e:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 800e2a2:	2e00      	cmp	r6, #0
 800e2a4:	d16a      	bne.n	800e37c <__kernel_rem_pio2+0x4fc>
 800e2a6:	ed87 5b00 	vstr	d5, [r7]
 800e2aa:	ed87 6b02 	vstr	d6, [r7, #8]
 800e2ae:	ed87 7b04 	vstr	d7, [r7, #16]
 800e2b2:	e7d3      	b.n	800e25c <__kernel_rem_pio2+0x3dc>
 800e2b4:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 800e3a8 <__kernel_rem_pio2+0x528>
 800e2b8:	ab42      	add	r3, sp, #264	; 0x108
 800e2ba:	441a      	add	r2, r3
 800e2bc:	465b      	mov	r3, fp
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	da26      	bge.n	800e310 <__kernel_rem_pio2+0x490>
 800e2c2:	b35e      	cbz	r6, 800e31c <__kernel_rem_pio2+0x49c>
 800e2c4:	eeb1 7b46 	vneg.f64	d7, d6
 800e2c8:	ed87 7b00 	vstr	d7, [r7]
 800e2cc:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 800e2d0:	aa44      	add	r2, sp, #272	; 0x110
 800e2d2:	2301      	movs	r3, #1
 800e2d4:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e2d8:	459b      	cmp	fp, r3
 800e2da:	da22      	bge.n	800e322 <__kernel_rem_pio2+0x4a2>
 800e2dc:	b10e      	cbz	r6, 800e2e2 <__kernel_rem_pio2+0x462>
 800e2de:	eeb1 7b47 	vneg.f64	d7, d7
 800e2e2:	ed87 7b02 	vstr	d7, [r7, #8]
 800e2e6:	e7b9      	b.n	800e25c <__kernel_rem_pio2+0x3dc>
 800e2e8:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800e3a8 <__kernel_rem_pio2+0x528>
 800e2ec:	ab42      	add	r3, sp, #264	; 0x108
 800e2ee:	441a      	add	r2, r3
 800e2f0:	f1bb 0f00 	cmp.w	fp, #0
 800e2f4:	da05      	bge.n	800e302 <__kernel_rem_pio2+0x482>
 800e2f6:	b10e      	cbz	r6, 800e2fc <__kernel_rem_pio2+0x47c>
 800e2f8:	eeb1 7b47 	vneg.f64	d7, d7
 800e2fc:	ed87 7b00 	vstr	d7, [r7]
 800e300:	e7ac      	b.n	800e25c <__kernel_rem_pio2+0x3dc>
 800e302:	ed32 6b02 	vldmdb	r2!, {d6}
 800e306:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e30a:	ee37 7b06 	vadd.f64	d7, d7, d6
 800e30e:	e7ef      	b.n	800e2f0 <__kernel_rem_pio2+0x470>
 800e310:	ed32 7b02 	vldmdb	r2!, {d7}
 800e314:	3b01      	subs	r3, #1
 800e316:	ee36 6b07 	vadd.f64	d6, d6, d7
 800e31a:	e7d0      	b.n	800e2be <__kernel_rem_pio2+0x43e>
 800e31c:	eeb0 7b46 	vmov.f64	d7, d6
 800e320:	e7d2      	b.n	800e2c8 <__kernel_rem_pio2+0x448>
 800e322:	ecb2 6b02 	vldmia	r2!, {d6}
 800e326:	3301      	adds	r3, #1
 800e328:	ee37 7b06 	vadd.f64	d7, d7, d6
 800e32c:	e7d4      	b.n	800e2d8 <__kernel_rem_pio2+0x458>
 800e32e:	ed91 7b00 	vldr	d7, [r1]
 800e332:	ed91 5b02 	vldr	d5, [r1, #8]
 800e336:	3801      	subs	r0, #1
 800e338:	ee37 6b05 	vadd.f64	d6, d7, d5
 800e33c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e340:	ed81 6b00 	vstr	d6, [r1]
 800e344:	ee37 7b05 	vadd.f64	d7, d7, d5
 800e348:	ed81 7b02 	vstr	d7, [r1, #8]
 800e34c:	e796      	b.n	800e27c <__kernel_rem_pio2+0x3fc>
 800e34e:	ed92 7b00 	vldr	d7, [r2]
 800e352:	ed92 5b02 	vldr	d5, [r2, #8]
 800e356:	3901      	subs	r1, #1
 800e358:	ee37 6b05 	vadd.f64	d6, d7, d5
 800e35c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800e360:	ed82 6b00 	vstr	d6, [r2]
 800e364:	ee37 7b05 	vadd.f64	d7, d7, d5
 800e368:	ed82 7b02 	vstr	d7, [r2, #8]
 800e36c:	e78b      	b.n	800e286 <__kernel_rem_pio2+0x406>
 800e36e:	ed33 6b02 	vldmdb	r3!, {d6}
 800e372:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e376:	ee37 7b06 	vadd.f64	d7, d7, d6
 800e37a:	e78b      	b.n	800e294 <__kernel_rem_pio2+0x414>
 800e37c:	eeb1 5b45 	vneg.f64	d5, d5
 800e380:	eeb1 6b46 	vneg.f64	d6, d6
 800e384:	ed87 5b00 	vstr	d5, [r7]
 800e388:	eeb1 7b47 	vneg.f64	d7, d7
 800e38c:	ed87 6b02 	vstr	d6, [r7, #8]
 800e390:	e78d      	b.n	800e2ae <__kernel_rem_pio2+0x42e>
 800e392:	bf00      	nop
 800e394:	f3af 8000 	nop.w
 800e398:	00000000 	.word	0x00000000
 800e39c:	41700000 	.word	0x41700000
 800e3a0:	00000000 	.word	0x00000000
 800e3a4:	3e700000 	.word	0x3e700000
	...

0800e3b0 <__kernel_sin>:
 800e3b0:	ee10 3a90 	vmov	r3, s1
 800e3b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e3b8:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800e3bc:	da04      	bge.n	800e3c8 <__kernel_sin+0x18>
 800e3be:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800e3c2:	ee17 3a90 	vmov	r3, s15
 800e3c6:	b35b      	cbz	r3, 800e420 <__kernel_sin+0x70>
 800e3c8:	ee20 6b00 	vmul.f64	d6, d0, d0
 800e3cc:	ee20 5b06 	vmul.f64	d5, d0, d6
 800e3d0:	ed9f 7b15 	vldr	d7, [pc, #84]	; 800e428 <__kernel_sin+0x78>
 800e3d4:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800e430 <__kernel_sin+0x80>
 800e3d8:	eea6 4b07 	vfma.f64	d4, d6, d7
 800e3dc:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800e438 <__kernel_sin+0x88>
 800e3e0:	eea4 7b06 	vfma.f64	d7, d4, d6
 800e3e4:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800e440 <__kernel_sin+0x90>
 800e3e8:	eea7 4b06 	vfma.f64	d4, d7, d6
 800e3ec:	ed9f 7b16 	vldr	d7, [pc, #88]	; 800e448 <__kernel_sin+0x98>
 800e3f0:	eea4 7b06 	vfma.f64	d7, d4, d6
 800e3f4:	b930      	cbnz	r0, 800e404 <__kernel_sin+0x54>
 800e3f6:	ed9f 4b16 	vldr	d4, [pc, #88]	; 800e450 <__kernel_sin+0xa0>
 800e3fa:	eea6 4b07 	vfma.f64	d4, d6, d7
 800e3fe:	eea4 0b05 	vfma.f64	d0, d4, d5
 800e402:	4770      	bx	lr
 800e404:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800e408:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 800e40c:	eea1 7b04 	vfma.f64	d7, d1, d4
 800e410:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800e414:	ed9f 7b10 	vldr	d7, [pc, #64]	; 800e458 <__kernel_sin+0xa8>
 800e418:	eea5 1b07 	vfma.f64	d1, d5, d7
 800e41c:	ee30 0b41 	vsub.f64	d0, d0, d1
 800e420:	4770      	bx	lr
 800e422:	bf00      	nop
 800e424:	f3af 8000 	nop.w
 800e428:	5acfd57c 	.word	0x5acfd57c
 800e42c:	3de5d93a 	.word	0x3de5d93a
 800e430:	8a2b9ceb 	.word	0x8a2b9ceb
 800e434:	be5ae5e6 	.word	0xbe5ae5e6
 800e438:	57b1fe7d 	.word	0x57b1fe7d
 800e43c:	3ec71de3 	.word	0x3ec71de3
 800e440:	19c161d5 	.word	0x19c161d5
 800e444:	bf2a01a0 	.word	0xbf2a01a0
 800e448:	1110f8a6 	.word	0x1110f8a6
 800e44c:	3f811111 	.word	0x3f811111
 800e450:	55555549 	.word	0x55555549
 800e454:	bfc55555 	.word	0xbfc55555
 800e458:	55555549 	.word	0x55555549
 800e45c:	3fc55555 	.word	0x3fc55555

0800e460 <fabs>:
 800e460:	ec51 0b10 	vmov	r0, r1, d0
 800e464:	ee10 2a10 	vmov	r2, s0
 800e468:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e46c:	ec43 2b10 	vmov	d0, r2, r3
 800e470:	4770      	bx	lr
 800e472:	0000      	movs	r0, r0
 800e474:	0000      	movs	r0, r0
	...

0800e478 <floor>:
 800e478:	ee10 1a90 	vmov	r1, s1
 800e47c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e480:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800e484:	2b13      	cmp	r3, #19
 800e486:	b530      	push	{r4, r5, lr}
 800e488:	ee10 0a10 	vmov	r0, s0
 800e48c:	ee10 5a10 	vmov	r5, s0
 800e490:	dc31      	bgt.n	800e4f6 <floor+0x7e>
 800e492:	2b00      	cmp	r3, #0
 800e494:	da15      	bge.n	800e4c2 <floor+0x4a>
 800e496:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800e550 <floor+0xd8>
 800e49a:	ee30 0b07 	vadd.f64	d0, d0, d7
 800e49e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e4a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4a6:	dd07      	ble.n	800e4b8 <floor+0x40>
 800e4a8:	2900      	cmp	r1, #0
 800e4aa:	da4e      	bge.n	800e54a <floor+0xd2>
 800e4ac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e4b0:	4318      	orrs	r0, r3
 800e4b2:	d001      	beq.n	800e4b8 <floor+0x40>
 800e4b4:	4928      	ldr	r1, [pc, #160]	; (800e558 <floor+0xe0>)
 800e4b6:	2000      	movs	r0, #0
 800e4b8:	460b      	mov	r3, r1
 800e4ba:	4602      	mov	r2, r0
 800e4bc:	ec43 2b10 	vmov	d0, r2, r3
 800e4c0:	e020      	b.n	800e504 <floor+0x8c>
 800e4c2:	4a26      	ldr	r2, [pc, #152]	; (800e55c <floor+0xe4>)
 800e4c4:	411a      	asrs	r2, r3
 800e4c6:	ea01 0402 	and.w	r4, r1, r2
 800e4ca:	4304      	orrs	r4, r0
 800e4cc:	d01a      	beq.n	800e504 <floor+0x8c>
 800e4ce:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800e550 <floor+0xd8>
 800e4d2:	ee30 0b07 	vadd.f64	d0, d0, d7
 800e4d6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e4da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e4de:	ddeb      	ble.n	800e4b8 <floor+0x40>
 800e4e0:	2900      	cmp	r1, #0
 800e4e2:	bfbe      	ittt	lt
 800e4e4:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 800e4e8:	fa40 f303 	asrlt.w	r3, r0, r3
 800e4ec:	18c9      	addlt	r1, r1, r3
 800e4ee:	ea21 0102 	bic.w	r1, r1, r2
 800e4f2:	2000      	movs	r0, #0
 800e4f4:	e7e0      	b.n	800e4b8 <floor+0x40>
 800e4f6:	2b33      	cmp	r3, #51	; 0x33
 800e4f8:	dd05      	ble.n	800e506 <floor+0x8e>
 800e4fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e4fe:	d101      	bne.n	800e504 <floor+0x8c>
 800e500:	ee30 0b00 	vadd.f64	d0, d0, d0
 800e504:	bd30      	pop	{r4, r5, pc}
 800e506:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 800e50a:	f04f 32ff 	mov.w	r2, #4294967295
 800e50e:	40e2      	lsrs	r2, r4
 800e510:	4202      	tst	r2, r0
 800e512:	d0f7      	beq.n	800e504 <floor+0x8c>
 800e514:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 800e550 <floor+0xd8>
 800e518:	ee30 0b07 	vadd.f64	d0, d0, d7
 800e51c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800e520:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e524:	ddc8      	ble.n	800e4b8 <floor+0x40>
 800e526:	2900      	cmp	r1, #0
 800e528:	da02      	bge.n	800e530 <floor+0xb8>
 800e52a:	2b14      	cmp	r3, #20
 800e52c:	d103      	bne.n	800e536 <floor+0xbe>
 800e52e:	3101      	adds	r1, #1
 800e530:	ea20 0002 	bic.w	r0, r0, r2
 800e534:	e7c0      	b.n	800e4b8 <floor+0x40>
 800e536:	2401      	movs	r4, #1
 800e538:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800e53c:	fa04 f303 	lsl.w	r3, r4, r3
 800e540:	4418      	add	r0, r3
 800e542:	42a8      	cmp	r0, r5
 800e544:	bf38      	it	cc
 800e546:	1909      	addcc	r1, r1, r4
 800e548:	e7f2      	b.n	800e530 <floor+0xb8>
 800e54a:	2000      	movs	r0, #0
 800e54c:	4601      	mov	r1, r0
 800e54e:	e7b3      	b.n	800e4b8 <floor+0x40>
 800e550:	8800759c 	.word	0x8800759c
 800e554:	7e37e43c 	.word	0x7e37e43c
 800e558:	bff00000 	.word	0xbff00000
 800e55c:	000fffff 	.word	0x000fffff

0800e560 <scalbn>:
 800e560:	ee10 1a90 	vmov	r1, s1
 800e564:	b510      	push	{r4, lr}
 800e566:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800e56a:	b98c      	cbnz	r4, 800e590 <scalbn+0x30>
 800e56c:	ee10 3a10 	vmov	r3, s0
 800e570:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800e574:	430b      	orrs	r3, r1
 800e576:	d011      	beq.n	800e59c <scalbn+0x3c>
 800e578:	ed9f 7b31 	vldr	d7, [pc, #196]	; 800e640 <scalbn+0xe0>
 800e57c:	4b3c      	ldr	r3, [pc, #240]	; (800e670 <scalbn+0x110>)
 800e57e:	ee20 0b07 	vmul.f64	d0, d0, d7
 800e582:	4298      	cmp	r0, r3
 800e584:	da0b      	bge.n	800e59e <scalbn+0x3e>
 800e586:	ed9f 7b30 	vldr	d7, [pc, #192]	; 800e648 <scalbn+0xe8>
 800e58a:	ee20 0b07 	vmul.f64	d0, d0, d7
 800e58e:	e005      	b.n	800e59c <scalbn+0x3c>
 800e590:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800e594:	429c      	cmp	r4, r3
 800e596:	d107      	bne.n	800e5a8 <scalbn+0x48>
 800e598:	ee30 0b00 	vadd.f64	d0, d0, d0
 800e59c:	bd10      	pop	{r4, pc}
 800e59e:	ee10 1a90 	vmov	r1, s1
 800e5a2:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800e5a6:	3c36      	subs	r4, #54	; 0x36
 800e5a8:	4404      	add	r4, r0
 800e5aa:	f240 73fe 	movw	r3, #2046	; 0x7fe
 800e5ae:	429c      	cmp	r4, r3
 800e5b0:	dd0d      	ble.n	800e5ce <scalbn+0x6e>
 800e5b2:	ed9f 7b27 	vldr	d7, [pc, #156]	; 800e650 <scalbn+0xf0>
 800e5b6:	ed9f 5b28 	vldr	d5, [pc, #160]	; 800e658 <scalbn+0xf8>
 800e5ba:	eeb0 6b47 	vmov.f64	d6, d7
 800e5be:	ee10 3a90 	vmov	r3, s1
 800e5c2:	2b00      	cmp	r3, #0
 800e5c4:	fe27 7b05 	vselge.f64	d7, d7, d5
 800e5c8:	ee27 0b06 	vmul.f64	d0, d7, d6
 800e5cc:	e7e6      	b.n	800e59c <scalbn+0x3c>
 800e5ce:	2c00      	cmp	r4, #0
 800e5d0:	dd0a      	ble.n	800e5e8 <scalbn+0x88>
 800e5d2:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800e5d6:	ec53 2b10 	vmov	r2, r3, d0
 800e5da:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 800e5de:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 800e5e2:	ec43 2b10 	vmov	d0, r2, r3
 800e5e6:	e7d9      	b.n	800e59c <scalbn+0x3c>
 800e5e8:	f114 0f35 	cmn.w	r4, #53	; 0x35
 800e5ec:	da19      	bge.n	800e622 <scalbn+0xc2>
 800e5ee:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e5f2:	4298      	cmp	r0, r3
 800e5f4:	ee10 3a90 	vmov	r3, s1
 800e5f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e5fc:	dd09      	ble.n	800e612 <scalbn+0xb2>
 800e5fe:	ed9f 0b14 	vldr	d0, [pc, #80]	; 800e650 <scalbn+0xf0>
 800e602:	ed9f 6b15 	vldr	d6, [pc, #84]	; 800e658 <scalbn+0xf8>
 800e606:	eeb0 7b40 	vmov.f64	d7, d0
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	fe00 0b06 	vseleq.f64	d0, d0, d6
 800e610:	e7bb      	b.n	800e58a <scalbn+0x2a>
 800e612:	ed9f 0b0d 	vldr	d0, [pc, #52]	; 800e648 <scalbn+0xe8>
 800e616:	ed9f 6b12 	vldr	d6, [pc, #72]	; 800e660 <scalbn+0x100>
 800e61a:	eeb0 7b40 	vmov.f64	d7, d0
 800e61e:	2b00      	cmp	r3, #0
 800e620:	e7f4      	b.n	800e60c <scalbn+0xac>
 800e622:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800e626:	ec53 2b10 	vmov	r2, r3, d0
 800e62a:	3436      	adds	r4, #54	; 0x36
 800e62c:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 800e630:	ea41 5304 	orr.w	r3, r1, r4, lsl #20
 800e634:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 800e668 <scalbn+0x108>
 800e638:	ec43 2b10 	vmov	d0, r2, r3
 800e63c:	e7a5      	b.n	800e58a <scalbn+0x2a>
 800e63e:	bf00      	nop
 800e640:	00000000 	.word	0x00000000
 800e644:	43500000 	.word	0x43500000
 800e648:	c2f8f359 	.word	0xc2f8f359
 800e64c:	01a56e1f 	.word	0x01a56e1f
 800e650:	8800759c 	.word	0x8800759c
 800e654:	7e37e43c 	.word	0x7e37e43c
 800e658:	8800759c 	.word	0x8800759c
 800e65c:	fe37e43c 	.word	0xfe37e43c
 800e660:	c2f8f359 	.word	0xc2f8f359
 800e664:	81a56e1f 	.word	0x81a56e1f
 800e668:	00000000 	.word	0x00000000
 800e66c:	3c900000 	.word	0x3c900000
 800e670:	ffff3cb0 	.word	0xffff3cb0

0800e674 <_init>:
 800e674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e676:	bf00      	nop
 800e678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e67a:	bc08      	pop	{r3}
 800e67c:	469e      	mov	lr, r3
 800e67e:	4770      	bx	lr

0800e680 <_fini>:
 800e680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e682:	bf00      	nop
 800e684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e686:	bc08      	pop	{r3}
 800e688:	469e      	mov	lr, r3
 800e68a:	4770      	bx	lr
