

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue May 17 11:08:00 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Lab6_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   79|   79|   79|   79|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |   78|   78|        26|          -|          -|     3|    no    |
        | + Col        |   24|   24|         8|          -|          -|     3|    no    |
        |  ++ Product  |    6|    6|         2|          -|          -|     3|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [matrixmul.cpp:75]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %8 ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %i, -1" [matrixmul.cpp:75]   --->   Operation 12 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [matrixmul.cpp:75]   --->   Operation 14 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %9, label %2" [matrixmul.cpp:75]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [matrixmul.cpp:75]   --->   Operation 16 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [matrixmul.cpp:75]   --->   Operation 17 'specregionbegin' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [matrixmul.cpp:75]   --->   Operation 18 'zext' 'tmp_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [matrixmul.cpp:75]   --->   Operation 19 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_9 to i5" [matrixmul.cpp:81]   --->   Operation 20 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%tmp_s = sub i5 %p_shl_cast, %tmp_cast" [matrixmul.cpp:81]   --->   Operation 21 'sub' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %3" [matrixmul.cpp:77]   --->   Operation 22 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [matrixmul.cpp:85]   --->   Operation 23 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %2 ], [ %j_1, %7 ]"   --->   Operation 24 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %j, -1" [matrixmul.cpp:77]   --->   Operation 25 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 26 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j, 1" [matrixmul.cpp:77]   --->   Operation 27 'add' 'j_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %8, label %4" [matrixmul.cpp:77]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [matrixmul.cpp:77]   --->   Operation 29 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [matrixmul.cpp:77]   --->   Operation 30 'specregionbegin' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i2 %j to i5" [matrixmul.cpp:79]   --->   Operation 31 'zext' 'tmp_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.78ns)   --->   "%tmp_2 = add i5 %tmp_s, %tmp_2_cast" [matrixmul.cpp:79]   --->   Operation 32 'add' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i5 %tmp_2 to i64" [matrixmul.cpp:79]   --->   Operation 33 'sext' 'tmp_11_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_11_cast" [matrixmul.cpp:79]   --->   Operation 34 'getelementptr' 'res_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %5" [matrixmul.cpp:80]   --->   Operation 35 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1) nounwind" [matrixmul.cpp:84]   --->   Operation 36 'specregionend' 'empty_5' <Predicate = (exitcond1)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [matrixmul.cpp:75]   --->   Operation 37 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.72>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%res_load = phi i16 [ 0, %4 ], [ %tmp_8, %6 ]" [matrixmul.cpp:81]   --->   Operation 38 'phi' 'res_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %4 ], [ %k_1, %6 ]"   --->   Operation 39 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.32ns)   --->   "store i16 %res_load, i16* %res_addr, align 2" [matrixmul.cpp:81]   --->   Operation 40 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 41 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %k, -1" [matrixmul.cpp:80]   --->   Operation 41 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 42 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.56ns)   --->   "%k_1 = add i2 %k, 1" [matrixmul.cpp:80]   --->   Operation 43 'add' 'k_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [matrixmul.cpp:80]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i2 %k to i5" [matrixmul.cpp:81]   --->   Operation 45 'zext' 'tmp_4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.78ns)   --->   "%tmp_4 = add i5 %tmp_s, %tmp_4_cast" [matrixmul.cpp:81]   --->   Operation 46 'add' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i5 %tmp_4 to i64" [matrixmul.cpp:81]   --->   Operation 47 'sext' 'tmp_12_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_12_cast" [matrixmul.cpp:81]   --->   Operation 48 'getelementptr' 'a_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)" [matrixmul.cpp:80]   --->   Operation 49 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_10 to i5" [matrixmul.cpp:81]   --->   Operation 50 'zext' 'p_shl1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_11 = sub i5 %p_shl1_cast, %tmp_4_cast" [matrixmul.cpp:81]   --->   Operation 51 'sub' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_12 = add i5 %tmp_11, %tmp_2_cast" [matrixmul.cpp:81]   --->   Operation 52 'add' 'tmp_12' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i5 %tmp_12 to i64" [matrixmul.cpp:81]   --->   Operation 53 'sext' 'tmp_15_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_15_cast" [matrixmul.cpp:81]   --->   Operation 54 'getelementptr' 'b_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (2.32ns)   --->   "%a_load = load i8* %a_addr, align 1" [matrixmul.cpp:81]   --->   Operation 55 'load' 'a_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 56 [2/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [matrixmul.cpp:81]   --->   Operation 56 'load' 'b_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind" [matrixmul.cpp:83]   --->   Operation 57 'specregionend' 'empty_4' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %3" [matrixmul.cpp:77]   --->   Operation 58 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.70>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [matrixmul.cpp:80]   --->   Operation 59 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (2.32ns)   --->   "%a_load = load i8* %a_addr, align 1" [matrixmul.cpp:81]   --->   Operation 60 'load' 'a_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_5 = sext i8 %a_load to i16" [matrixmul.cpp:81]   --->   Operation 61 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [matrixmul.cpp:81]   --->   Operation 62 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = sext i8 %b_load to i16" [matrixmul.cpp:81]   --->   Operation 63 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (3.36ns)   --->   "%tmp_7 = mul i16 %tmp_6, %tmp_5" [matrixmul.cpp:81]   --->   Operation 64 'mul' 'tmp_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (3.02ns)   --->   "%tmp_8 = add i16 %tmp_7, %res_load" [matrixmul.cpp:81]   --->   Operation 65 'add' 'tmp_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %5" [matrixmul.cpp:80]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', matrixmul.cpp:75) [10]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', matrixmul.cpp:77) [24]  (1.77 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', matrixmul.cpp:77) [24]  (0 ns)
	'add' operation ('tmp_2', matrixmul.cpp:79) [33]  (1.78 ns)

 <State 4>: 5.73ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', matrixmul.cpp:80) [39]  (0 ns)
	'sub' operation ('tmp_11', matrixmul.cpp:81) [53]  (0 ns)
	'add' operation ('tmp_12', matrixmul.cpp:81) [54]  (3.4 ns)
	'getelementptr' operation ('b_addr', matrixmul.cpp:81) [56]  (0 ns)
	'load' operation ('b_load', matrixmul.cpp:81) on array 'b' [59]  (2.32 ns)

 <State 5>: 8.7ns
The critical path consists of the following:
	'load' operation ('a_load', matrixmul.cpp:81) on array 'a' [57]  (2.32 ns)
	'mul' operation ('tmp_7', matrixmul.cpp:81) [61]  (3.36 ns)
	'add' operation ('tmp_8', matrixmul.cpp:81) [62]  (3.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
