# Reading C:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do pratica1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/aluno/laoc2-pratica1 {C:/Users/aluno/laoc2-pratica1/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# vlog -vlog01compat -work work +incdir+C:/Users/aluno/laoc2-pratica1 {C:/Users/aluno/laoc2-pratica1/pratica1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pratica1
# 
# Top level modules:
# 	pratica1
# vlog -vlog01compat -work work +incdir+C:/Users/aluno/laoc2-pratica1 {C:/Users/aluno/laoc2-pratica1/bcd_7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bcd_7seg
# 
# Top level modules:
# 	bcd_7seg
# vlog -vlog01compat -work work +incdir+C:/Users/aluno/laoc2-pratica1 {C:/Users/aluno/laoc2-pratica1/memory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# 
vsim +altera -L altera_mf_ver -do pratica1_run_msim_rtl_verilog.do -l msim_transcript -gui work.memory
# vsim +altera -L altera_mf_ver -do pratica1_run_msim_rtl_verilog.do -l msim_transcript -gui work.memory 
# Loading work.memory
# Loading work.ramlpm
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# do pratica1_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/aluno/laoc2-pratica1 {C:/Users/aluno/laoc2-pratica1/ramlpm.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ramlpm
# 
# Top level modules:
# 	ramlpm
# vlog -vlog01compat -work work +incdir+C:/Users/aluno/laoc2-pratica1 {C:/Users/aluno/laoc2-pratica1/pratica1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pratica1
# 
# Top level modules:
# 	pratica1
# vlog -vlog01compat -work work +incdir+C:/Users/aluno/laoc2-pratica1 {C:/Users/aluno/laoc2-pratica1/bcd_7seg.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bcd_7seg
# 
# Top level modules:
# 	bcd_7seg
# vlog -vlog01compat -work work +incdir+C:/Users/aluno/laoc2-pratica1 {C:/Users/aluno/laoc2-pratica1/memory.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# 
wave create -driver freeze -pattern constant -value 00101 -range 4 0 -starttime 0ps -endtime 1000ps sim:/memory/address
wave create -driver freeze -pattern clock -initialvalue HiZ -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/memory/clock
wave create -driver freeze -pattern constant -value 10101010 -range 7 0 -starttime 0ps -endtime 1000ps sim:/memory/data
wave create -driver freeze -pattern clock -initialvalue 0 -period 1000ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/memory/wren
add wave -position end  sim:/memory/q
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: aluno  Hostname: NTIC-LAB-XYX  ProcessID: 7712
# 
#           Attempting to use alternate WLF file "./wlftvvbsxw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftvvbsxw
# 
add wave -position end  sim:/memory/valid
add wave -position end  sim:/memory/memAddress
add wave -position end  sim:/memory/memData
add wave -position end  sim:/memory/memWren
add wave -position end  sim:/memory/memOutput
add wave -position 9  sim:/memory/memCount
add wave -position end  sim:/memory/cache
add wave -position 0 -format Logic -height 17 -editable 2 Edit:/memory/clock
run -all
wave modify -driver freeze -pattern counter -startvalue 00000 -endvalue 11111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 4 0 -starttime 0ps -endtime 1000ps Edit:/memory/address
wave modify -driver freeze -pattern counter -startvalue 00000 -endvalue 11111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 4 0 -starttime 10ps -endtime 1010ps Edit:/memory/address
restart
# Loading work.memory
# Loading work.ramlpm
run -all
