library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity md5_core is
		PORT( CLOCK_50, HPS_DDR3_RZQ,HPS_ENET_RX_CLK, HPS_ENET_RX_DV : IN STD_LOGIC;
			HPS_DDR3_ADDR : OUT STD_LOGIC_VECTOR(14 DOWNTO 0);
			HPS_DDR3_BA : OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
			HPS_DDR3_CS_N : OUT STD_LOGIC;
			HPS_DDR3_CK_P, HPS_DDR3_CK_N, HPS_DDR3_CKE : OUT STD_LOGIC;
			HPS_USB_DIR, HPS_USB_NXT, HPS_USB_CLKOUT : IN STD_LOGIC;
			HPS_ENET_RX_DATA : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
			HPS_SD_DATA, HPS_DDR3_DQS_N : INOUT STD_LOGIC_VECTOR(3 DOWNTO 0);
			HPS_DDR3_DQS_P : INOUT STD_LOGIC_VECTOR(3 DOWNTO 0);
			HPS_ENET_MDIO : INOUT STD_LOGIC;
			HPS_USB_DATA : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			HPS_DDR3_DQ : INOUT STD_LOGIC_VECTOR(31 DOWNTO 0);
			HPS_SD_CMD : INOUT STD_LOGIC;
			HPS_ENET_TX_DATA, HPS_DDR3_DM : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
			HPS_DDR3_ODT, HPS_DDR3_RAS_N, HPS_DDR3_RESET_N : OUT STD_LOGIC;
			HPS_DDR3_CAS_N, HPS_DDR3_WE_N : OUT STD_LOGIC;
			HPS_ENET_MDC, HPS_ENET_TX_EN : OUT STD_LOGIC;
			HPS_USB_STP, HPS_SD_CLK, HPS_ENET_GTX_CLK : OUT STD_LOGIC);

end md5_core;

architecture Behavior of md5_core is   

       component soc_system is
        port (
            clk_clk                             : in    std_logic                     := 'X';             -- clk
            hps_0_h2f_reset_reset_n             : out   std_logic;                                        -- reset_n
            hps_io_hps_io_emac1_inst_TX_CLK     : out   std_logic;                                        -- hps_io_emac1_inst_TX_CLK
            hps_io_hps_io_emac1_inst_TXD0       : out   std_logic;                                        -- hps_io_emac1_inst_TXD0
            hps_io_hps_io_emac1_inst_TXD1       : out   std_logic;                                        -- hps_io_emac1_inst_TXD1
            hps_io_hps_io_emac1_inst_TXD2       : out   std_logic;                                        -- hps_io_emac1_inst_TXD2
            hps_io_hps_io_emac1_inst_TXD3       : out   std_logic;                                        -- hps_io_emac1_inst_TXD3
            hps_io_hps_io_emac1_inst_RXD0       : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD0
            hps_io_hps_io_emac1_inst_MDIO       : inout std_logic                     := 'X';             -- hps_io_emac1_inst_MDIO
            hps_io_hps_io_emac1_inst_MDC        : out   std_logic;                                        -- hps_io_emac1_inst_MDC
            hps_io_hps_io_emac1_inst_RX_CTL     : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RX_CTL
            hps_io_hps_io_emac1_inst_TX_CTL     : out   std_logic;                                        -- hps_io_emac1_inst_TX_CTL
            hps_io_hps_io_emac1_inst_RX_CLK     : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RX_CLK
            hps_io_hps_io_emac1_inst_RXD1       : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD1
            hps_io_hps_io_emac1_inst_RXD2       : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD2
            hps_io_hps_io_emac1_inst_RXD3       : in    std_logic                     := 'X';             -- hps_io_emac1_inst_RXD3
            hps_io_hps_io_sdio_inst_CMD         : inout std_logic                     := 'X';             -- hps_io_sdio_inst_CMD
            hps_io_hps_io_sdio_inst_D0          : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D0
            hps_io_hps_io_sdio_inst_D1          : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D1
            hps_io_hps_io_sdio_inst_CLK         : out   std_logic;                                        -- hps_io_sdio_inst_CLK
            hps_io_hps_io_sdio_inst_D2          : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D2
            hps_io_hps_io_sdio_inst_D3          : inout std_logic                     := 'X';             -- hps_io_sdio_inst_D3
            hps_io_hps_io_usb1_inst_D0          : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D0
            hps_io_hps_io_usb1_inst_D1          : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D1
            hps_io_hps_io_usb1_inst_D2          : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D2
            hps_io_hps_io_usb1_inst_D3          : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D3
            hps_io_hps_io_usb1_inst_D4          : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D4
            hps_io_hps_io_usb1_inst_D5          : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D5
            hps_io_hps_io_usb1_inst_D6          : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D6
            hps_io_hps_io_usb1_inst_D7          : inout std_logic                     := 'X';             -- hps_io_usb1_inst_D7
            hps_io_hps_io_usb1_inst_CLK         : in    std_logic                     := 'X';             -- hps_io_usb1_inst_CLK
            hps_io_hps_io_usb1_inst_STP         : out   std_logic;                                        -- hps_io_usb1_inst_STP
            hps_io_hps_io_usb1_inst_DIR         : in    std_logic                     := 'X';             -- hps_io_usb1_inst_DIR
            hps_io_hps_io_usb1_inst_NXT         : in    std_logic                     := 'X';             -- hps_io_usb1_inst_NXT
            memory_mem_a                        : out   std_logic_vector(14 downto 0);                    -- mem_a
            memory_mem_ba                       : out   std_logic_vector(2 downto 0);                     -- mem_ba
            memory_mem_ck                       : out   std_logic;                                        -- mem_ck
            memory_mem_ck_n                     : out   std_logic;                                        -- mem_ck_n
            memory_mem_cke                      : out   std_logic;                                        -- mem_cke
            memory_mem_cs_n                     : out   std_logic;                                        -- mem_cs_n
            memory_mem_ras_n                    : out   std_logic;                                        -- mem_ras_n
            memory_mem_cas_n                    : out   std_logic;                                        -- mem_cas_n
            memory_mem_we_n                     : out   std_logic;                                        -- mem_we_n
            memory_mem_reset_n                  : out   std_logic;                                        -- mem_reset_n
            memory_mem_dq                       : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
            memory_mem_dqs                      : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
            memory_mem_dqs_n                    : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
            memory_mem_odt                      : out   std_logic;                                        -- mem_odt
            memory_mem_dm                       : out   std_logic_vector(3 downto 0);                     -- mem_dm
            memory_oct_rzqin                    : in    std_logic                     := 'X';             -- oct_rzqin
            reset_reset_n                       : in    std_logic                     := 'X';             -- reset_n
            md5_control_0_md5_control_m_start   : out   std_logic_vector(31 downto 0);                    -- m_start
            md5_control_0_md5_control_1_m_reset : out   std_logic_vector(31 downto 0);                    -- m_reset
            md5_control_0_md5_control_2_m_done  : in    std_logic_vector(31 downto 0) := (others => 'X'); -- m_done
            md5_control_0_md5_control_3_m_write : out   std_logic_vector(31 downto 0);                    -- m_write
            md5_data_0_md5_data_2_m_rdaddr      : out   std_logic_vector(31 downto 0);                    -- m_rdaddr
            md5_data_0_md5_data_1_m_wrdata      : out   std_logic_vector(31 downto 0);                    -- m_wrdata
            md5_data_0_md5_data_m_wraddr        : out   std_logic_vector(31 downto 0);                    -- m_wraddr
            md5_data_0_md5_data_3_m_rddata      : in    std_logic_vector(31 downto 0) := (others => 'X')  -- m_rddata
        );
    end component soc_system;

	 COMPONENT md5_group
			
			PORT( 
				clk, wr							: IN STD_LOGIC;
				reset, start					: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
				writedata						: IN STD_LOGIC_VECTOR(31 DOWNTO 0);
				writeaddr						: IN STD_LOGIC_VECTOR(8 DOWNTO 0);
				readaddr							: IN STD_LOGIC_VECTOR(6 DOWNTO 0);
				done								: OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
				readdata							: OUT STD_LOGIC_VECTOR(31 DOWNTO 0));
			END COMPONENT;
			
			SIGNAL reset_reset_n  : STD_LOGIC ;
			SIGNAL md5_group_wr, md5_group_reset, md5_group_start, md5_group_done  : STD_LOGIC_VECTOR(31 DOWNTO 0);
			SIGNAL md5_group_writedata, md5_group_readdata: STD_LOGIC_VECTOR(31 DOWNTO 0);
			SIGNAL md5_group_writeaddr  : STD_LOGIC_VECTOR(31 DOWNTO 0);
			SIGNAL md5_group_readaddr   :  STD_LOGIC_VECTOR(31 DOWNTO 0);
			
	BEGIN
	
    u0 : component soc_system
        port map (
            clk_clk => CLOCK_50,
				reset_reset_n => '1',
				memory_mem_a => HPS_DDR3_ADDR,
				memory_mem_ba => HPS_DDR3_BA,
				memory_mem_ck => HPS_DDR3_CK_P,
				memory_mem_ck_n => HPS_DDR3_CK_N,
				memory_mem_cke => HPS_DDR3_CKE,
				memory_mem_cs_n => HPS_DDR3_CS_N,
				memory_mem_ras_n => HPS_DDR3_RAS_N,
				memory_mem_cas_n => HPS_DDR3_CAS_N,
				memory_mem_we_n => HPS_DDR3_WE_N,
				memory_mem_reset_n => HPS_DDR3_RESET_N,
				memory_mem_dq => HPS_DDR3_DQ,
				memory_mem_dqs => HPS_DDR3_DQS_P,
				memory_mem_dqs_n => HPS_DDR3_DQS_N,
				memory_mem_odt => HPS_DDR3_ODT,
				memory_mem_dm => HPS_DDR3_DM,
				memory_oct_rzqin => HPS_DDR3_RZQ,
				hps_io_hps_io_emac1_inst_TX_CLK => HPS_ENET_GTX_CLK,
				hps_io_hps_io_emac1_inst_TXD0 => HPS_ENET_TX_DATA(0),
				hps_io_hps_io_emac1_inst_TXD1 => HPS_ENET_TX_DATA(1),
				hps_io_hps_io_emac1_inst_TXD2 => HPS_ENET_TX_DATA(2),
				hps_io_hps_io_emac1_inst_TXD3 => HPS_ENET_TX_DATA(3),
				hps_io_hps_io_emac1_inst_RXD0 => HPS_ENET_RX_DATA(0),
				hps_io_hps_io_emac1_inst_MDIO => HPS_ENET_MDIO,
				hps_io_hps_io_emac1_inst_MDC => HPS_ENET_MDC,
				hps_io_hps_io_emac1_inst_RX_CTL => HPS_ENET_RX_DV,
				hps_io_hps_io_emac1_inst_TX_CTL => HPS_ENET_TX_EN,
				hps_io_hps_io_emac1_inst_RX_CLK => HPS_ENET_RX_CLK,
				hps_io_hps_io_emac1_inst_RXD1 => HPS_ENET_RX_DATA(1),
				hps_io_hps_io_emac1_inst_RXD2 => HPS_ENET_RX_DATA(2),
				hps_io_hps_io_emac1_inst_RXD3 => HPS_ENET_RX_DATA(3),
				hps_io_hps_io_sdio_inst_CMD => HPS_SD_CMD,
				hps_io_hps_io_sdio_inst_D0 => HPS_SD_DATA(0),
				hps_io_hps_io_sdio_inst_D1 => HPS_SD_DATA(1),
				hps_io_hps_io_sdio_inst_CLK => HPS_SD_CLK,
				hps_io_hps_io_sdio_inst_D2 => HPS_SD_DATA(2),
				hps_io_hps_io_sdio_inst_D3 => HPS_SD_DATA(3),
				hps_io_hps_io_usb1_inst_D0 => HPS_USB_DATA(0),
				hps_io_hps_io_usb1_inst_D1 => HPS_USB_DATA(1),
				hps_io_hps_io_usb1_inst_D2 => HPS_USB_DATA(2),
				hps_io_hps_io_usb1_inst_D3 => HPS_USB_DATA(3),
				hps_io_hps_io_usb1_inst_D4 => HPS_USB_DATA(4),
				hps_io_hps_io_usb1_inst_D5 => HPS_USB_DATA(5),
				hps_io_hps_io_usb1_inst_D6 => HPS_USB_DATA(6),
				hps_io_hps_io_usb1_inst_D7 => HPS_USB_DATA(7),
				hps_io_hps_io_usb1_inst_CLK => HPS_USB_CLKOUT,
				hps_io_hps_io_usb1_inst_STP => HPS_USB_STP,
				hps_io_hps_io_usb1_inst_DIR => HPS_USB_DIR,
				hps_io_hps_io_usb1_inst_NXT => HPS_USB_NXT,
				hps_0_h2f_reset_reset_n => reset_reset_n,                     --                       reset.reset_n
            md5_control_0_md5_control_m_start   => md5_group_start,   --   md5_control_0_md5_control.m_start
            md5_control_0_md5_control_1_m_reset => md5_group_reset, -- md5_control_0_md5_control_1.m_reset
            md5_control_0_md5_control_2_m_done  => md5_group_done,  -- md5_control_0_md5_control_2.m_done
            md5_control_0_md5_control_3_m_write => md5_group_wr,  -- md5_control_1_md5_control_3.m_write
				md5_data_0_md5_data_m_wraddr        => md5_group_writeaddr,        --         md5_data_1_md5_data.m_wraddr
            md5_data_0_md5_data_1_m_wrdata      => md5_group_writedata,      --       md5_data_1_md5_data_1.m_wrdata
            md5_data_0_md5_data_2_m_rdaddr      => md5_group_readaddr,      --       md5_data_1_md5_data_2.m_rdaddr
            md5_data_0_md5_data_3_m_rddata      => md5_group_readdata		      --       md5_data_1_md5_data_3.m_rddata		
        );
		  
		m0 : md5_group PORT MAP( clk => CLOCK_50, wr => md5_group_wr(0), reset => md5_group_reset,
											start => md5_group_start, writedata => md5_group_writedata,
											writeaddr => md5_group_writeaddr(8 DOWNTO 0), readaddr => md5_group_readaddr(6 DOWNTO 0),
											done => md5_group_done, readdata => md5_group_readdata); 
end Behavior;