# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running vitis-run
Environment variables :
------------------------------------------
ALLUSERSPROFILE=C:\ProgramData
APPDATA=C:\Users\Abbas_Sheik\AppData\Roaming
arr.length=0
arr.Ubound=-1
CHARPOP=1
CMAKE_OBJECT_PATH_MAX=4096
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=DESKTOP-D1NO7VK
ComSpec=C:\WINDOWS\system32\cmd.exe
DriverData=C:\Windows\System32\Drivers\DriverData
EFC_7824=1
HDI_APPROOT=D:/xilinx/Vitis/2024.2
HDI_PROCESSOR=i686
HOMEDRIVE=C:
HOMEPATH=\Users\Abbas_Sheik
HW_SERVER_DJTG_DISABLE=1
HW_SERVER_FTDIMGR_DISABLE=1
IDE_SKIP_SERVER_LICENSE=1
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=D:/xilinx/Vitis/2024.2/tps/isl
JAVA_EXE=D:/xilinx\Vitis\2024.2\tps\win64\jre11.0.16_1\bin\java.exe
JAVA_HOME=D:/xilinx\Vitis\2024.2\tps\win64\jre11.0.16_1
LC_NUMERIC=C
LOCALAPPDATA=C:\Users\Abbas_Sheik\AppData\Local
LOGONSERVER=\\DESKTOP-D1NO7VK
LOPPER_DTC_FLAGS=-b 0 -@
NOSPLASH=false
NUMBER_OF_PROCESSORS=8
OneDrive=C:\Users\Abbas_Sheik\OneDrive
OneDriveConsumer=C:\Users\Abbas_Sheik\OneDrive
ORIGINAL_XDG_CURRENT_DESKTOP=undefined
OS=Windows_NT
PATH=D:/xilinx/Vivado/2024.2/tps/win64/binutils-2.26/bin;D:/xilinx/Vitis/2024.2/bin/../gnu/aarch64/nt/aarch64-linux/bin;D:/xilinx/Vitis/2024.2/bin/../gnu/ppc64le/4.9.3/win64/bin;D:/xilinx/Vitis/2024.2/bin/../gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;D:/xilinx/Vitis/2024.2/tps/mingw/6.2.0/win64.o/nt/bin;D:/xilinx/Vivado/2024.2\gnuwin\bin;D:/xilinx/Vivado/2024.2\gnu\microblaze\nt\bin;D:/xilinx/Vitis/2024.2/bin;D:/xilinx/Vitis/2024.2/tps/win64/javafx-sdk-11.0.2/lib;D:/xilinx/Vitis/2024.2/tps/win64/javafx-sdk-11.0.2/bin;D:/xilinx/Vitis/2024.2/lib/win64.o;D:/xilinx/Vitis/2024.2/tps/win64/jre11.0.16_1/bin/server;D:/xilinx/Vitis/2024.2/tps/win64/jre11.0.16_1/bin;D:\xilinx\Vitis\2024.2\tps\win64\lopper-1.1.0-packages\min_sdk\\usr\bin;D:/xilinx\Vitis\2024.2\tps\win64\cmake-3.24.2\bin;D:/xilinx\Vitis\2024.2\gnu\microblaze\nt\bin;D:/xilinx\Vitis\2024.2\gnu\microblaze\linux_toolchain\nt64_le\bin;D:/xilinx\Vitis\2024.2\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;D:/xilinx\Vitis\2024.2\gnu\aarch32\nt\gcc-arm-none-eabi\bin;D:/xilinx\Vitis\2024.2\gnu\aarch64\nt\aarch64-linux\bin;D:/xilinx\Vitis\2024.2\gnu\aarch64\nt\aarch64-none\bin;D:/xilinx\Vitis\2024.2\gnu\armr5\nt\gcc-arm-none-eabi\bin;D:/xilinx\Vitis\2024.2\gnuwin\bin;D:/xilinx\Vitis\2024.2\tps\win64\python-3.8.3;D:/xilinx\Vitis\2024.2\tps\win64\libxslt\bin;D:/xilinx/Vivado/2024.2\bin;D:/xilinx/Vitis/2024.2\gnu\arm\nt\bin;D:/xilinx/Vitis/2024.2\gnu\microblaze\linux_toolchain\nt64_be\bin;D:/xilinx/Vitis/2024.2\gnu\riscv\nt\riscv64-unknown-elf\bin;D:/xilinx/Vivado/2024.2\tps\win64\python-3.8.3;D:/xilinx/Vivado/2024.2\tps\win64\git-2.45.0\bin;D:/xilinx/Vivado/2024.2\tps\win64\cmake-3.24.2\bin;D:/xilinx/Vitis/2024.2\win64\tools\clang\bin;C:\Program Files (x86)\Common Files\Oracle\Java\java8path;C:\Program Files (x86)\Common Files\Oracle\Java\javapath;C:\WINDOWS\system32;C:\WINDOWS;C:\WINDOWS\System32\Wbem;C:\WINDOWS\System32\WindowsPowerShell\v1.0\;C:\WINDOWS\System32\OpenSSH\;C:\Program Files (x86)\Flash Magic;C:\Program Files\Git\cmd;C:\Program Files (x86)\STMicroelectronics\STM32 ST-LINK Utility\ST-LINK Utility;C:\Users\Abbas_Sheik\AppData\Local\Programs\Python\Python311\Scripts;C:\Program Files\MATLAB\R2013a\runtime\win64;C:\Program Files\MATLAB\R2013a\bin;C:\Program Files\PuTTY\;C:\Users\Abbas_Sheik\AppData\Local\Programs\Python\Python313\;C:\Users\Abbas_Sheik\AppData\Local\Microsoft\WindowsApps;C:\Users\Abbas_Sheik\AppData\Local\Programs\Microsoft VS Code\bin;C:\Users\Abbas_Sheik\AppData\Local\GitHubDesktop\bin;;C:\intelFPGA_lite\23.1std\questa_fse\win64;C:\PROGRA~2\FLASHM~1;D:/xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\bin;D:/xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=AMD64 Family 23 Model 24 Stepping 1, AuthenticAMD
PROCESSOR_LEVEL=23
PROCESSOR_REVISION=1801
PRODVERSION_EXE=D:/xilinx/Vitis/2024.2/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles=C:\Program Files
ProgramFiles(x86)=C:\Program Files (x86)
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\Program Files\WindowsPowerShell\Modules;C:\WINDOWS\system32\WindowsPowerShell\v1.0\Modules
PUBLIC=C:\Users\Public
PYTHONPATH=;D:/xilinx/Vitis/2024.2\cli;D:/xilinx/Vitis/2024.2\cli\python-packages\win64;D:/xilinx/Vitis/2024.2\cli\python-packages\site-packages;D:/xilinx/Vitis/2024.2\cli\proto;D:/xilinx/Vitis/2024.2\scripts\python_pkg;
python_path=;D:/xilinx/Vitis/2024.2\cli;D:/xilinx/Vitis/2024.2\cli\python-packages\win64;D:/xilinx/Vitis/2024.2\cli\python-packages\site-packages;D:/xilinx/Vitis/2024.2\cli\proto;D:/xilinx/Vitis/2024.2\scripts\python_pkg;
QSYS_ROOTDIR=C:\intelFPGA_lite\23.1std\quartus\sopc_builder\bin
QUARTUS_ROOTDIR=C:\intelFPGA_lite\23.1std\quartus
RDI_APPROOT=D:/xilinx/Vitis/2024.2
RDI_ARGS= --mode hls --csim --config C:\Users\Abbas_Sheik\Desktop\vlsi_lstm\FPGA_hls_component_new\LSTM_hls_config_new.cfg --work_dir FPGA_hls_component_new
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
RDI_BASEROOT=D:/xilinx/Vitis
RDI_BINDIR=D:/xilinx/Vitis/2024.2/bin
RDI_BINROOT=D:/xilinx/Vitis/2024.2/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=D:/xilinx/Vitis/2024.2/data
RDI_INSTALLROOT=D:/xilinx
RDI_INSTALLVER=2024.2
RDI_INSTALLVERSION=2024.2
RDI_JAVACEFROOT=D:/xilinx/Vitis/2024.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT=D:/xilinx/Vitis/2024.2/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT=D:/xilinx/Vitis/2024.2/tps/win64/jre11.0.16_1
RDI_JAVA_VERSION=11.0.16_1
RDI_LIBDIR=D:/xilinx/Vitis/2024.2/lib/win64.o
RDI_MINGW_LIB=D:/xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\bin;D:/xilinx/Vitis/2024.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=D:/xilinx/Vitis/2024.2/bin
RDI_PROG=D:/xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe
RDI_PROGNAME=vitis-run.exe
RDI_SESSION_INFO=D:\xilinx\Vitis\2024.2\bin:DESKTOP-D1NO7VK-23-03-2025_17-29-14.74
RDI_SHARED_DATA=D:/xilinx/SharedData/2024.2/data
RDI_TPS_ROOT=D:/xilinx/Vivado/2024.2/tps/win64
RDI_USE_JDK11=1
RDI_VERBOSE=False
RT_LIBPATH=D:/xilinx/Vitis/2024.2/scripts/rt/data
RT_TCL_PATH=D:/xilinx/Vitis/2024.2/scripts/rt/base_tcl/tcl
SDKROOT=D:\xilinx\Vitis\2024.2\tps\win64\lopper-1.1.0-packages\min_sdk\
SESSIONNAME=Console
session_string=C:\Users\Abbas_Sheik\Desktop\vlsi_lstm\FPGA_hls_component_new:DESKTOP-D1NO7VK-23-03-2025_18-01-50.54
SOPC_KIT_NIOS2=C:\intelFPGA_lite\23.1std\nios2eds
STM32_PRG_PATH=C:\Program Files\STMicroelectronics\STM32Cube\STM32CubeProgrammer\bin
supports_classic_ide=false
SWIG_LIB=D:\xilinx\Vitis\2024.2\tps\win64\lopper-1.1.0-packages\min_sdk\\usr\lib\swig\4.2.1
SYNTH_COMMON=D:/xilinx/Vitis/2024.2/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\WINDOWS
TCL_LIBRARY=D:/xilinx/Vitis/2024.2/tps/tcl/tcl8.6
TCMALLOC_LARGE_ALLOC_REPORT_THRESHOLD=4294967296
TEMP=C:\Users\ABBAS_~1\AppData\Local\Temp
THEIA_APP_PROJECT_PATH=D:\xilinx\Vitis\2024.2\ide\electron-app\win64\resources\app
THEIA_DEFAULT_PLUGINS=local-dir:D:\xilinx\Vitis\2024.2\ide\electron-app\win64\resources\app\plugins
THEIA_ELECTRON_TOKEN={"value":"814da7a5-9371-445e-8cc3-e5de11caebf3"}
THEIA_ELECTRON_VERSION=15.5.7
THEIA_PLUGINS=local-dir:C:\Users\Abbas_Sheik\.theia\plugins
TMP=C:\Users\ABBAS_~1\AppData\Local\Temp
tooldir=tps\win64\git-2.41.0
TOOLS_CLANG=D:/xilinx/Vitis/2024.2\win64\tools\clang
TPS_CMAKE=D:/xilinx/Vivado/2024.2\tps\win64\cmake-3.24.2
TPS_GIT=D:/xilinx/Vivado/2024.2\tps\win64\git-2.45.0
TPS_LIBXSLT=D:/xilinx/Vitis/2024.2\tps\win64\libxslt
TPS_PYTHON=D:/xilinx/Vivado/2024.2\tps\win64\python-3.8.3
USERDOMAIN=DESKTOP-D1NO7VK
USERDOMAIN_ROAMINGPROFILE=DESKTOP-D1NO7VK
USERNAME=Abbas_Sheik
USERPROFILE=C:\Users\Abbas_Sheik
VITISNEW=true
VITIS_HLS_INSTALL=true
VSCODE_API_VERSION=1.53.2
windir=C:\WINDOWS
XILINX_HLS=D:/xilinx/Vitis/2024.2
XILINX_PLANAHEAD=D:/xilinx/Vitis/2024.2
XILINX_SDK=D:/xilinx/Vitis/2024.2
XILINX_VCXX=D:/xilinx/Vitis/2024.2/vcxx
XILINX_VITIS=D:/xilinx\Vitis\2024.2
XILINX_VITIS_GIT=D:/xilinx/Vivado/2024.2\tps\win64\git-2.45.0\bin
XILINX_VITIS_HLS_ENCAPSULATED=1
XILINX_VITIS_VERSION=Vitis v2024.2 (64-bit)
XILINX_VIVADO=D:/xilinx/Vivado/2024.2
XILINX_VIVADO_HLS=D:/xilinx/Vivado/2024.2
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XVREDIST=D:/xilinx/Vitis/2024.2\tps\win64\xvcredist.exe
_RDI_BINROOT=D:\xilinx\Vitis\2024.2\bin
_RDI_CWD=C:\Users\Abbas_Sheik\Desktop\vlsi_lstm\FPGA_hls_component_new
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=vitis-run
_valid=False
XILINX_CD_CONNECT_ID=56967
XILINX_CD_SESSION=ff0ca62c-6eb8-4728-a9b3-e22c042dc2a2


VITIS-RUN command line:
------------------------------------------
D:/xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\Users\Abbas_Sheik\Desktop\vlsi_lstm\FPGA_hls_component_new\LSTM_hls_config_new.cfg --work_dir FPGA_hls_component_new 

FINAL PROGRAM OPTIONS
--config C:\Users\Abbas_Sheik\Desktop\vlsi_lstm\FPGA_hls_component_new\LSTM_hls_config_new.cfg
--csim
--hls.clock 10ns
--hls.clock_uncertainty 1ns
--hls.csim.code_analyzer 1
--hls.flow_target vivado
--hls.package.output.format ip_catalog
--hls.package.output.syn false
--hls.syn.file C:\Users\Abbas_Sheik\Downloads\weights.h
--hls.syn.file C:\Users\Abbas_Sheik\Desktop\FPGA\LSTM_hls_component\lstm.cpp
--hls.tb.file tb_lstm.cpp
--mode hls
--part xa7a15tcpg236-1I
--work_dir FPGA_hls_component_new

PARSED COMMAND LINE OPTIONS
--mode hls 
--csim 
--config C:\Users\Abbas_Sheik\Desktop\vlsi_lstm\FPGA_hls_component_new\LSTM_hls_config_new.cfg 
--work_dir FPGA_hls_component_new 

PARSED CONFIG FILE (1) OPTIONS
file: C:\Users\Abbas_Sheik\Desktop\vlsi_lstm\FPGA_hls_component_new\LSTM_hls_config_new.cfg
part xa7a15tcpg236-1I 
hls.flow_target vivado 
hls.package.output.format ip_catalog 
hls.package.output.syn false 
hls.clock 10ns 
hls.clock_uncertainty 1ns 
hls.csim.code_analyzer 1 
hls.syn.file C:\Users\Abbas_Sheik\Downloads\weights.h 
hls.syn.file C:\Users\Abbas_Sheik\Desktop\FPGA\LSTM_hls_component\lstm.cpp 
hls.tb.file tb_lstm.cpp 


==========================================
new:  steps log generated by v++ for new launch 
timestamp: 23 Mar 2025 18:02:01

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\Users\Abbas_Sheik\Desktop\vlsi_lstm\FPGA_hls_component_new\LSTM_hls_config_new.cfg --work_dir FPGA_hls_component_new 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 23 Mar 2025 18:02:59

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\Users\Abbas_Sheik\Desktop\vlsi_lstm\FPGA_hls_component_new\LSTM_hls_config_new.cfg --work_dir FPGA_hls_component_new 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 23 Mar 2025 22:19:02

------------------------------------------
VITIS-RUN command line :
------------------------------------------
D:/xilinx/Vitis/2024.2/bin/unwrapped/win64.o/vitis-run.exe --mode hls --csim --config C:\Users\Abbas_Sheik\Desktop\vlsi_lstm\FPGA_hls_component_new\LSTM_hls_config_new.cfg --work_dir FPGA_hls_component_new 
  Options from -O    : 
  Options from *.ini : 
  Options from Hw Platform : 

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 23 Mar 2025 22:41:54
