v 20140308 2
C 45900 53900 1 0 0 header10-2.sym
{
T 45900 55900 5 10 0 1 0 0 1
device=HEADER10
T 46500 56000 5 10 1 1 0 0 1
refdes=J0_1
T 45900 53900 5 10 0 1 0 0 1
footprint=Box_header_100mil_notch_5x2
}
C 47600 54000 1 90 0 gnd-1.sym
C 44500 55600 1 0 0 input-long-1.sym
{
T 44500 55850 5 10 0 0 0 0 1
net=OUT0_0:1
T 45100 56300 5 10 0 0 0 0 1
device=none
T 45600 55700 5 10 1 1 0 7 1
value=OUT0_0
}
C 44500 55200 1 0 0 input-long-1.sym
{
T 44500 55450 5 10 0 0 0 0 1
net=OUT0_2:1
T 45100 55900 5 10 0 0 0 0 1
device=none
T 45600 55300 5 10 1 1 0 7 1
value=OUT0_2
}
C 44500 54800 1 0 0 input-long-1.sym
{
T 44500 55050 5 10 0 0 0 0 1
net=OUT0_4:1
T 45100 55500 5 10 0 0 0 0 1
device=none
T 45600 54900 5 10 1 1 0 7 1
value=OUT0_4
}
C 44500 54400 1 0 0 input-long-1.sym
{
T 44500 54650 5 10 0 0 0 0 1
net=OUT0_6:1
T 45100 55100 5 10 0 0 0 0 1
device=none
T 45600 54500 5 10 1 1 0 7 1
value=OUT0_6
}
C 48700 55600 1 0 1 input-long-1.sym
{
T 48700 55850 5 10 0 0 0 6 1
net=OUT0_1:1
T 48100 56300 5 10 0 0 0 6 1
device=none
T 47600 55700 5 10 1 1 0 1 1
value=OUT0_1
}
C 48700 55200 1 0 1 input-long-1.sym
{
T 48700 55450 5 10 0 0 0 6 1
net=OUT0_3:1
T 48100 55900 5 10 0 0 0 6 1
device=none
T 47600 55300 5 10 1 1 0 1 1
value=OUT0_3
}
C 48700 54800 1 0 1 input-long-1.sym
{
T 48700 55050 5 10 0 0 0 6 1
net=OUT0_5:1
T 48100 55500 5 10 0 0 0 6 1
device=none
T 47600 54900 5 10 1 1 0 1 1
value=OUT0_5
}
C 48700 54400 1 0 1 input-long-1.sym
{
T 48700 54650 5 10 0 0 0 6 1
net=OUT0_7:1
T 48100 55100 5 10 0 0 0 6 1
device=none
T 47600 54500 5 10 1 1 0 1 1
value=OUT0_7
}
C 38300 54400 1 0 0 input-long-1.sym
{
T 38300 54650 5 10 0 0 0 0 1
net=SERIAL0:1
T 38900 55100 5 10 0 0 0 0 1
device=none
T 39400 54500 5 10 1 1 0 7 1
value=SERIAL0
}
C 38300 54700 1 0 0 input-long-1.sym
{
T 38300 54950 5 10 0 0 0 0 1
net=SHIFT:1
T 38900 55400 5 10 0 0 0 0 1
device=none
T 39400 54800 5 10 1 1 0 7 1
value=SHIFT
}
C 38300 55300 1 0 0 input-long-1.sym
{
T 38300 55550 5 10 0 0 0 0 1
net=STORE:1
T 38900 56000 5 10 0 0 0 0 1
device=none
T 39400 55400 5 10 1 1 0 7 1
value=STORE
}
C 38300 55600 1 0 0 input-long-1.sym
{
T 38300 55850 5 10 0 0 0 0 1
net=BLANK:1
T 38900 56300 5 10 0 0 0 0 1
device=none
T 39400 55700 5 10 1 1 0 7 1
value=BLANK
}
C 39700 53700 1 180 0 output-long-1.sym
{
T 39500 53450 5 10 0 0 180 0 1
net=SERIAL1:1
T 39500 53000 5 10 0 0 180 0 1
device=none
T 39400 53600 5 10 1 1 180 1 1
value=SERIAL1
}
C 37500 55500 1 270 1 capacitor-600mil-1.sym
{
T 38300 55700 5 10 0 0 90 2 1
device=cc
T 37500 55800 5 10 1 1 180 2 1
refdes=C0_1
T 37500 55600 5 10 1 1 180 2 1
value=0.1ÂµF
T 38500 55700 5 10 0 0 90 2 1
symversion=0.1
T 37500 55500 5 10 0 1 0 0 1
footprint=0603
}
C 37600 55200 1 0 0 gnd-1.sym
C 37900 56100 1 0 1 vcc-1.sym
C 39700 53400 1 0 0 EMBEDDED74595-1.sym
[
P 39700 55700 39900 55700 1 0 0
{
T 39900 55750 5 8 1 1 0 6 1
pinnumber=13
T 39900 55650 5 8 0 1 0 8 1
pinseq=13
T 40050 55700 9 8 1 1 0 0 1
pinlabel=G
T 40050 55700 5 8 0 1 0 2 1
pintype=in
}
P 39700 55400 40000 55400 1 0 0
{
T 39900 55450 5 8 1 1 0 6 1
pinnumber=12
T 39900 55350 5 8 0 1 0 8 1
pinseq=12
T 40100 55400 9 8 1 1 0 0 1
pinlabel=RCLK
T 40100 55400 5 8 0 1 0 2 1
pintype=clk
}
P 39700 54800 40000 54800 1 0 0
{
T 39900 54850 5 8 1 1 0 6 1
pinnumber=11
T 39900 54750 5 8 0 1 0 8 1
pinseq=11
T 40100 54800 9 8 1 1 0 0 1
pinlabel=SRCLK
T 40100 54800 5 8 0 1 0 2 1
pintype=clk
}
P 39700 54500 40000 54500 1 0 0
{
T 39900 54550 5 8 1 1 0 6 1
pinnumber=14
T 39900 54450 5 8 0 1 0 8 1
pinseq=14
T 40050 54500 9 8 1 1 0 0 1
pinlabel=SER
T 40050 54500 5 8 0 1 0 2 1
pintype=in
}
P 41400 55700 41700 55700 1 0 1
{
T 41500 55750 5 8 1 1 0 0 1
pinnumber=15
T 41500 55650 5 8 0 1 0 2 1
pinseq=15
T 41350 55700 9 8 1 1 0 6 1
pinlabel=QA
T 41350 55700 5 8 0 1 0 8 1
pintype=tri
}
P 41400 55400 41700 55400 1 0 1
{
T 41500 55450 5 8 1 1 0 0 1
pinnumber=1
T 41500 55350 5 8 0 1 0 2 1
pinseq=1
T 41350 55400 9 8 1 1 0 6 1
pinlabel=QB
T 41350 55400 5 8 0 1 0 8 1
pintype=tri
}
P 41400 55100 41700 55100 1 0 1
{
T 41500 55150 5 8 1 1 0 0 1
pinnumber=2
T 41500 55050 5 8 0 1 0 2 1
pinseq=2
T 41350 55100 9 8 1 1 0 6 1
pinlabel=QC
T 41350 55100 5 8 0 1 0 8 1
pintype=tri
}
P 41400 54800 41700 54800 1 0 1
{
T 41500 54850 5 8 1 1 0 0 1
pinnumber=3
T 41500 54750 5 8 0 1 0 2 1
pinseq=3
T 41350 54800 9 8 1 1 0 6 1
pinlabel=QD
T 41350 54800 5 8 0 1 0 8 1
pintype=tri
}
P 41400 53600 41700 53600 1 0 1
{
T 41500 53650 5 8 1 1 0 0 1
pinnumber=7
T 41500 53550 5 8 0 1 0 2 1
pinseq=7
T 41350 53600 9 8 1 1 0 6 1
pinlabel=QH
T 41350 53600 5 8 0 1 0 8 1
pintype=tri
}
P 41400 53900 41700 53900 1 0 1
{
T 41500 53950 5 8 1 1 0 0 1
pinnumber=6
T 41500 53850 5 8 0 1 0 2 1
pinseq=6
T 41350 53900 9 8 1 1 0 6 1
pinlabel=QG
T 41350 53900 5 8 0 1 0 8 1
pintype=tri
}
P 41400 54200 41700 54200 1 0 1
{
T 41500 54250 5 8 1 1 0 0 1
pinnumber=5
T 41500 54150 5 8 0 1 0 2 1
pinseq=5
T 41350 54200 9 8 1 1 0 6 1
pinlabel=QF
T 41350 54200 5 8 0 1 0 8 1
pintype=tri
}
P 41400 54500 41700 54500 1 0 1
{
T 41500 54550 5 8 1 1 0 0 1
pinnumber=4
T 41500 54450 5 8 0 1 0 2 1
pinseq=4
T 41350 54500 9 8 1 1 0 6 1
pinlabel=QE
T 41350 54500 5 8 0 1 0 8 1
pintype=tri
}
V 39950 55100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 39700 55100 39900 55100 1 0 0
{
T 39900 55150 5 8 1 1 0 6 1
pinnumber=10
T 39900 55050 5 8 0 1 0 8 1
pinseq=10
T 40050 55100 9 8 1 1 0 0 1
pinlabel=SRCLR
T 40050 55100 5 8 0 1 0 2 1
pintype=in
}
P 39700 53600 40000 53600 1 0 0
{
T 39900 53650 5 8 1 1 0 6 1
pinnumber=9
T 39900 53550 5 8 0 1 0 8 1
pinseq=9
T 40050 53600 9 8 1 1 0 0 1
pinlabel=QHs
T 40050 53600 5 8 0 1 0 2 1
pintype=out
}
B 40000 53400 1400 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 39950 55700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 40100 54800 40000 54875 3 0 0 0 -1 -1
L 40100 54800 40000 54725 3 0 0 0 -1 -1
L 40100 55400 40000 55475 3 0 0 0 -1 -1
L 40100 55400 40000 55325 3 0 0 0 -1 -1
T 40000 56240 5 10 0 0 0 0 1
device=74595
T 41400 56100 8 10 0 1 0 6 1
refdes=U?
T 40000 57450 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc595.pdf
T 40000 56450 5 10 0 0 0 0 1
footprint=DIP16
T 40000 57250 5 10 0 0 0 0 1
description=8-bit serial shift register with 3-state output register
T 40000 56650 5 10 0 0 0 0 1
numslots=0
T 40000 56850 5 10 0 0 0 0 1
net=Vcc:16
T 40000 57050 5 10 0 0 0 0 1
net=GND:8
T 40000 56050 9 10 1 0 0 0 1
74595
]
{
T 40000 56240 5 10 1 1 0 0 1
device=74HC595
T 41400 56100 5 10 1 1 0 6 1
refdes=U0_1
T 40000 56450 5 10 0 0 0 0 1
footprint=TSSOP16
T 40000 56200 5 10 1 1 0 0 1
device=74HC595
}
C 41700 55600 1 0 0 output-long-1.sym
{
T 41900 55850 5 10 0 0 0 0 1
net=Q0_0:1
T 41900 56300 5 10 0 0 0 0 1
device=none
T 42000 55700 5 10 1 1 0 1 1
value=Q0_0
}
C 41700 55300 1 0 0 output-long-1.sym
{
T 41900 55550 5 10 0 0 0 0 1
net=Q0_1:1
T 41900 56000 5 10 0 0 0 0 1
device=none
T 42000 55400 5 10 1 1 0 1 1
value=Q0_1
}
C 41700 55000 1 0 0 output-long-1.sym
{
T 41900 55250 5 10 0 0 0 0 1
net=Q0_2:1
T 41900 55700 5 10 0 0 0 0 1
device=none
T 42000 55100 5 10 1 1 0 1 1
value=Q0_2
}
C 41700 54700 1 0 0 output-long-1.sym
{
T 41900 54950 5 10 0 0 0 0 1
net=Q0_3:1
T 41900 55400 5 10 0 0 0 0 1
device=none
T 42000 54800 5 10 1 1 0 1 1
value=Q0_3
}
C 41700 54400 1 0 0 output-long-1.sym
{
T 41900 54650 5 10 0 0 0 0 1
net=Q0_4:1
T 41900 55100 5 10 0 0 0 0 1
device=none
T 42000 54500 5 10 1 1 0 1 1
value=Q0_4
}
C 41700 54100 1 0 0 output-long-1.sym
{
T 41900 54350 5 10 0 0 0 0 1
net=Q0_5:1
T 41900 54800 5 10 0 0 0 0 1
device=none
T 42000 54200 5 10 1 1 0 1 1
value=Q0_5
}
C 41700 53800 1 0 0 output-long-1.sym
{
T 41900 54050 5 10 0 0 0 0 1
net=Q0_6:1
T 41900 54500 5 10 0 0 0 0 1
device=none
T 42000 53900 5 10 1 1 0 1 1
value=Q0_6
}
C 41700 53500 1 0 0 output-long-1.sym
{
T 41900 53750 5 10 0 0 0 0 1
net=Q0_7:1
T 41900 54200 5 10 0 0 0 0 1
device=none
T 42000 53600 5 10 1 1 0 1 1
value=Q0_7
}
C 39700 54900 1 90 0 vcc-1.sym
C 40000 50300 1 0 0 Dual_N_MOSFET.sym
{
T 40175 52350 5 6 1 1 0 0 1
refdes=Q0_1
T 40000 50300 5 10 0 1 0 0 1
device=2N7002DW
T 40000 50300 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 38600 51500 1 0 0 input-long-1.sym
{
T 38600 51750 5 10 0 0 0 0 1
net=Q0_0:1
T 39200 52200 5 10 0 0 0 0 1
device=none
T 39700 51600 5 10 1 1 0 7 1
value=Q0_0
}
C 44300 51500 1 0 0 input-long-1.sym
{
T 44300 51750 5 10 0 0 0 0 1
net=Q0_1:1
T 44900 52200 5 10 0 0 0 0 1
device=none
T 45400 51600 5 10 1 1 0 7 1
value=Q0_1
}
C 41400 49900 1 0 0 gnd-1.sym
C 41700 52100 1 0 0 output-long-1.sym
{
T 41900 52350 5 10 0 0 0 0 1
net=OUT0_0:1
T 41900 52800 5 10 0 0 0 0 1
device=none
T 42000 52200 5 10 1 1 0 1 1
value=OUT0_0
}
C 47400 52100 1 0 0 output-long-1.sym
{
T 47600 52350 5 10 0 0 0 0 1
net=OUT0_1:1
T 47600 52800 5 10 0 0 0 0 1
device=none
T 47700 52200 5 10 1 1 0 1 1
value=OUT0_1
}
N 41700 52200 41300 52200 4
N 41300 51400 41500 51400 4
N 41500 51400 41500 50200 4
N 41300 50400 41500 50400 4
C 40000 47500 1 0 0 Dual_N_MOSFET.sym
{
T 40175 49550 5 6 1 1 0 0 1
refdes=Q0_2
T 40000 47500 5 10 0 1 0 0 1
device=2N7002DW
T 40000 47500 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 38600 50500 1 0 0 input-long-1.sym
{
T 38600 50750 5 10 0 0 0 0 1
net=Q0_2:1
T 39200 51200 5 10 0 0 0 0 1
device=none
T 39700 50600 5 10 1 1 0 7 1
value=Q0_2
}
C 44300 50500 1 0 0 input-long-1.sym
{
T 44300 50750 5 10 0 0 0 0 1
net=Q0_3:1
T 44900 51200 5 10 0 0 0 0 1
device=none
T 45400 50600 5 10 1 1 0 7 1
value=Q0_3
}
C 41400 47100 1 0 0 gnd-1.sym
C 41700 51100 1 0 0 output-long-1.sym
{
T 41900 51350 5 10 0 0 0 0 1
net=OUT0_2:1
T 41900 51800 5 10 0 0 0 0 1
device=none
T 42000 51200 5 10 1 1 0 1 1
value=OUT0_2
}
C 47400 51100 1 0 0 output-long-1.sym
{
T 47600 51350 5 10 0 0 0 0 1
net=OUT0_3:1
T 47600 51800 5 10 0 0 0 0 1
device=none
T 47700 51200 5 10 1 1 0 1 1
value=OUT0_3
}
N 41300 48600 41500 48600 4
N 41500 48600 41500 47400 4
N 41300 47600 41500 47600 4
C 45700 50300 1 0 0 Dual_N_MOSFET.sym
{
T 45875 52350 5 6 1 1 0 0 1
refdes=Q0_3
T 45700 50300 5 10 0 1 0 0 1
device=2N7002DW
T 45700 50300 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 38600 48700 1 0 0 input-long-1.sym
{
T 38600 48950 5 10 0 0 0 0 1
net=Q0_4:1
T 39200 49400 5 10 0 0 0 0 1
device=none
T 39700 48800 5 10 1 1 0 7 1
value=Q0_4
}
C 44300 48700 1 0 0 input-long-1.sym
{
T 44300 48950 5 10 0 0 0 0 1
net=Q0_5:1
T 44900 49400 5 10 0 0 0 0 1
device=none
T 45400 48800 5 10 1 1 0 7 1
value=Q0_5
}
C 47100 49900 1 0 0 gnd-1.sym
C 41700 49300 1 0 0 output-long-1.sym
{
T 41900 49550 5 10 0 0 0 0 1
net=OUT0_4:1
T 41900 50000 5 10 0 0 0 0 1
device=none
T 42000 49400 5 10 1 1 0 1 1
value=OUT0_4
}
C 47400 49300 1 0 0 output-long-1.sym
{
T 47600 49550 5 10 0 0 0 0 1
net=OUT0_5:1
T 47600 50000 5 10 0 0 0 0 1
device=none
T 47700 49400 5 10 1 1 0 1 1
value=OUT0_5
}
N 47000 51400 47200 51400 4
N 47200 51400 47200 50200 4
N 47000 50400 47200 50400 4
C 45700 47500 1 0 0 Dual_N_MOSFET.sym
{
T 45875 49550 5 6 1 1 0 0 1
refdes=Q0_4
T 45700 47500 5 10 0 1 0 0 1
device=2N7002DW
T 45700 47500 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 38600 47700 1 0 0 input-long-1.sym
{
T 38600 47950 5 10 0 0 0 0 1
net=Q0_6:1
T 39200 48400 5 10 0 0 0 0 1
device=none
T 39700 47800 5 10 1 1 0 7 1
value=Q0_6
}
C 44300 47700 1 0 0 input-long-1.sym
{
T 44300 47950 5 10 0 0 0 0 1
net=Q0_7:1
T 44900 48400 5 10 0 0 0 0 1
device=none
T 45400 47800 5 10 1 1 0 7 1
value=Q0_7
}
C 47100 47100 1 0 0 gnd-1.sym
C 41700 48300 1 0 0 output-long-1.sym
{
T 41900 48550 5 10 0 0 0 0 1
net=OUT0_6:1
T 41900 49000 5 10 0 0 0 0 1
device=none
T 42000 48400 5 10 1 1 0 1 1
value=OUT0_6
}
C 47400 48300 1 0 0 output-long-1.sym
{
T 47600 48550 5 10 0 0 0 0 1
net=OUT0_7:1
T 47600 49000 5 10 0 0 0 0 1
device=none
T 47700 48400 5 10 1 1 0 1 1
value=OUT0_7
}
N 47400 48400 47000 48400 4
N 47000 48600 47200 48600 4
N 47200 48600 47200 47400 4
N 47000 47600 47200 47600 4
C 58400 53900 1 0 0 header10-2.sym
{
T 58400 55900 5 10 0 1 0 0 1
device=HEADER10
T 59000 56000 5 10 1 1 0 0 1
refdes=J1_1
T 58400 53900 5 10 0 1 0 0 1
footprint=Box_header_100mil_notch_5x2
}
C 60100 54000 1 90 0 gnd-1.sym
C 57000 55600 1 0 0 input-long-1.sym
{
T 57000 55850 5 10 0 0 0 0 1
net=OUT1_0:1
T 57600 56300 5 10 0 0 0 0 1
device=none
T 58100 55700 5 10 1 1 0 7 1
value=OUT1_0
}
C 57000 55200 1 0 0 input-long-1.sym
{
T 57000 55450 5 10 0 0 0 0 1
net=OUT1_2:1
T 57600 55900 5 10 0 0 0 0 1
device=none
T 58100 55300 5 10 1 1 0 7 1
value=OUT1_2
}
C 57000 54800 1 0 0 input-long-1.sym
{
T 57000 55050 5 10 0 0 0 0 1
net=OUT1_4:1
T 57600 55500 5 10 0 0 0 0 1
device=none
T 58100 54900 5 10 1 1 0 7 1
value=OUT1_4
}
C 57000 54400 1 0 0 input-long-1.sym
{
T 57000 54650 5 10 0 0 0 0 1
net=OUT1_6:1
T 57600 55100 5 10 0 0 0 0 1
device=none
T 58100 54500 5 10 1 1 0 7 1
value=OUT1_6
}
C 61200 55600 1 0 1 input-long-1.sym
{
T 61200 55850 5 10 0 0 0 6 1
net=OUT1_1:1
T 60600 56300 5 10 0 0 0 6 1
device=none
T 60100 55700 5 10 1 1 0 1 1
value=OUT1_1
}
C 61200 55200 1 0 1 input-long-1.sym
{
T 61200 55450 5 10 0 0 0 6 1
net=OUT1_3:1
T 60600 55900 5 10 0 0 0 6 1
device=none
T 60100 55300 5 10 1 1 0 1 1
value=OUT1_3
}
C 61200 54800 1 0 1 input-long-1.sym
{
T 61200 55050 5 10 0 0 0 6 1
net=OUT1_5:1
T 60600 55500 5 10 0 0 0 6 1
device=none
T 60100 54900 5 10 1 1 0 1 1
value=OUT1_5
}
C 61200 54400 1 0 1 input-long-1.sym
{
T 61200 54650 5 10 0 0 0 6 1
net=OUT1_7:1
T 60600 55100 5 10 0 0 0 6 1
device=none
T 60100 54500 5 10 1 1 0 1 1
value=OUT1_7
}
C 50800 54400 1 0 0 input-long-1.sym
{
T 50800 54650 5 10 0 0 0 0 1
net=SERIAL1:1
T 51400 55100 5 10 0 0 0 0 1
device=none
T 51900 54500 5 10 1 1 0 7 1
value=SERIAL1
}
C 50800 54700 1 0 0 input-long-1.sym
{
T 50800 54950 5 10 0 0 0 0 1
net=SHIFT:1
T 51400 55400 5 10 0 0 0 0 1
device=none
T 51900 54800 5 10 1 1 0 7 1
value=SHIFT
}
C 50800 55300 1 0 0 input-long-1.sym
{
T 50800 55550 5 10 0 0 0 0 1
net=STORE:1
T 51400 56000 5 10 0 0 0 0 1
device=none
T 51900 55400 5 10 1 1 0 7 1
value=STORE
}
C 50800 55600 1 0 0 input-long-1.sym
{
T 50800 55850 5 10 0 0 0 0 1
net=BLANK:1
T 51400 56300 5 10 0 0 0 0 1
device=none
T 51900 55700 5 10 1 1 0 7 1
value=BLANK
}
C 52200 53700 1 180 0 output-long-1.sym
{
T 52000 53450 5 10 0 0 180 0 1
net=SERIAL2:1
T 52000 53000 5 10 0 0 180 0 1
device=none
T 51900 53600 5 10 1 1 180 1 1
value=SERIAL2
}
C 50000 55500 1 270 1 capacitor-600mil-1.sym
{
T 50800 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 50000 55800 5 10 1 1 180 2 1
refdes=C1_1
T 50000 55600 5 10 1 1 180 2 1
value=0.1ÂµF
T 51000 55700 5 10 0 0 90 2 1
symversion=0.1
T 50000 55500 5 10 0 1 0 0 1
footprint=0603
}
C 50100 55200 1 0 0 gnd-1.sym
C 50400 56100 1 0 1 vcc-1.sym
C 52200 53400 1 0 0 EMBEDDED74595-1.sym
[
P 52200 55700 52400 55700 1 0 0
{
T 52400 55750 5 8 1 1 0 6 1
pinnumber=13
T 52400 55650 5 8 0 1 0 8 1
pinseq=13
T 52550 55700 9 8 1 1 0 0 1
pinlabel=G
T 52550 55700 5 8 0 1 0 2 1
pintype=in
}
P 52200 55400 52500 55400 1 0 0
{
T 52400 55450 5 8 1 1 0 6 1
pinnumber=12
T 52400 55350 5 8 0 1 0 8 1
pinseq=12
T 52600 55400 9 8 1 1 0 0 1
pinlabel=RCLK
T 52600 55400 5 8 0 1 0 2 1
pintype=clk
}
P 52200 54800 52500 54800 1 0 0
{
T 52400 54850 5 8 1 1 0 6 1
pinnumber=11
T 52400 54750 5 8 0 1 0 8 1
pinseq=11
T 52600 54800 9 8 1 1 0 0 1
pinlabel=SRCLK
T 52600 54800 5 8 0 1 0 2 1
pintype=clk
}
P 52200 54500 52500 54500 1 0 0
{
T 52400 54550 5 8 1 1 0 6 1
pinnumber=14
T 52400 54450 5 8 0 1 0 8 1
pinseq=14
T 52550 54500 9 8 1 1 0 0 1
pinlabel=SER
T 52550 54500 5 8 0 1 0 2 1
pintype=in
}
P 53900 55700 54200 55700 1 0 1
{
T 54000 55750 5 8 1 1 0 0 1
pinnumber=15
T 54000 55650 5 8 0 1 0 2 1
pinseq=15
T 53850 55700 9 8 1 1 0 6 1
pinlabel=QA
T 53850 55700 5 8 0 1 0 8 1
pintype=tri
}
P 53900 55400 54200 55400 1 0 1
{
T 54000 55450 5 8 1 1 0 0 1
pinnumber=1
T 54000 55350 5 8 0 1 0 2 1
pinseq=1
T 53850 55400 9 8 1 1 0 6 1
pinlabel=QB
T 53850 55400 5 8 0 1 0 8 1
pintype=tri
}
P 53900 55100 54200 55100 1 0 1
{
T 54000 55150 5 8 1 1 0 0 1
pinnumber=2
T 54000 55050 5 8 0 1 0 2 1
pinseq=2
T 53850 55100 9 8 1 1 0 6 1
pinlabel=QC
T 53850 55100 5 8 0 1 0 8 1
pintype=tri
}
P 53900 54800 54200 54800 1 0 1
{
T 54000 54850 5 8 1 1 0 0 1
pinnumber=3
T 54000 54750 5 8 0 1 0 2 1
pinseq=3
T 53850 54800 9 8 1 1 0 6 1
pinlabel=QD
T 53850 54800 5 8 0 1 0 8 1
pintype=tri
}
P 53900 53600 54200 53600 1 0 1
{
T 54000 53650 5 8 1 1 0 0 1
pinnumber=7
T 54000 53550 5 8 0 1 0 2 1
pinseq=7
T 53850 53600 9 8 1 1 0 6 1
pinlabel=QH
T 53850 53600 5 8 0 1 0 8 1
pintype=tri
}
P 53900 53900 54200 53900 1 0 1
{
T 54000 53950 5 8 1 1 0 0 1
pinnumber=6
T 54000 53850 5 8 0 1 0 2 1
pinseq=6
T 53850 53900 9 8 1 1 0 6 1
pinlabel=QG
T 53850 53900 5 8 0 1 0 8 1
pintype=tri
}
P 53900 54200 54200 54200 1 0 1
{
T 54000 54250 5 8 1 1 0 0 1
pinnumber=5
T 54000 54150 5 8 0 1 0 2 1
pinseq=5
T 53850 54200 9 8 1 1 0 6 1
pinlabel=QF
T 53850 54200 5 8 0 1 0 8 1
pintype=tri
}
P 53900 54500 54200 54500 1 0 1
{
T 54000 54550 5 8 1 1 0 0 1
pinnumber=4
T 54000 54450 5 8 0 1 0 2 1
pinseq=4
T 53850 54500 9 8 1 1 0 6 1
pinlabel=QE
T 53850 54500 5 8 0 1 0 8 1
pintype=tri
}
V 52450 55100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 52200 55100 52400 55100 1 0 0
{
T 52400 55150 5 8 1 1 0 6 1
pinnumber=10
T 52400 55050 5 8 0 1 0 8 1
pinseq=10
T 52550 55100 9 8 1 1 0 0 1
pinlabel=SRCLR
T 52550 55100 5 8 0 1 0 2 1
pintype=in
}
P 52200 53600 52500 53600 1 0 0
{
T 52400 53650 5 8 1 1 0 6 1
pinnumber=9
T 52400 53550 5 8 0 1 0 8 1
pinseq=9
T 52550 53600 9 8 1 1 0 0 1
pinlabel=QHs
T 52550 53600 5 8 0 1 0 2 1
pintype=out
}
B 52500 53400 1400 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 52450 55700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 52600 54800 52500 54875 3 0 0 0 -1 -1
L 52600 54800 52500 54725 3 0 0 0 -1 -1
L 52600 55400 52500 55475 3 0 0 0 -1 -1
L 52600 55400 52500 55325 3 0 0 0 -1 -1
T 52500 56240 5 10 0 0 0 0 1
device=74595
T 53900 56100 8 10 0 1 0 6 1
refdes=U?
T 52500 57450 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc595.pdf
T 52500 56450 5 10 0 0 0 0 1
footprint=DIP16
T 52500 57250 5 10 0 0 0 0 1
description=8-bit serial shift register with 3-state output register
T 52500 56650 5 10 0 0 0 0 1
numslots=0
T 52500 56850 5 10 0 0 0 0 1
net=Vcc:16
T 52500 57050 5 10 0 0 0 0 1
net=GND:8
T 52500 56050 9 10 1 0 0 0 1
74595
]
{
T 52500 56240 5 10 1 1 0 0 1
device=74HC595
T 53900 56100 5 10 1 1 0 6 1
refdes=U1_1
T 52500 56450 5 10 0 0 0 0 1
footprint=TSSOP16
T 52500 56200 5 10 1 1 0 0 1
device=74HC595
}
C 54200 55600 1 0 0 output-long-1.sym
{
T 54400 55850 5 10 0 0 0 0 1
net=Q1_0:1
T 54400 56300 5 10 0 0 0 0 1
device=none
T 54500 55700 5 10 1 1 0 1 1
value=Q1_0
}
C 54200 55300 1 0 0 output-long-1.sym
{
T 54400 55550 5 10 0 0 0 0 1
net=Q1_1:1
T 54400 56000 5 10 0 0 0 0 1
device=none
T 54500 55400 5 10 1 1 0 1 1
value=Q1_1
}
C 54200 55000 1 0 0 output-long-1.sym
{
T 54400 55250 5 10 0 0 0 0 1
net=Q1_2:1
T 54400 55700 5 10 0 0 0 0 1
device=none
T 54500 55100 5 10 1 1 0 1 1
value=Q1_2
}
C 54200 54700 1 0 0 output-long-1.sym
{
T 54400 54950 5 10 0 0 0 0 1
net=Q1_3:1
T 54400 55400 5 10 0 0 0 0 1
device=none
T 54500 54800 5 10 1 1 0 1 1
value=Q1_3
}
C 54200 54400 1 0 0 output-long-1.sym
{
T 54400 54650 5 10 0 0 0 0 1
net=Q1_4:1
T 54400 55100 5 10 0 0 0 0 1
device=none
T 54500 54500 5 10 1 1 0 1 1
value=Q1_4
}
C 54200 54100 1 0 0 output-long-1.sym
{
T 54400 54350 5 10 0 0 0 0 1
net=Q1_5:1
T 54400 54800 5 10 0 0 0 0 1
device=none
T 54500 54200 5 10 1 1 0 1 1
value=Q1_5
}
C 54200 53800 1 0 0 output-long-1.sym
{
T 54400 54050 5 10 0 0 0 0 1
net=Q1_6:1
T 54400 54500 5 10 0 0 0 0 1
device=none
T 54500 53900 5 10 1 1 0 1 1
value=Q1_6
}
C 54200 53500 1 0 0 output-long-1.sym
{
T 54400 53750 5 10 0 0 0 0 1
net=Q1_7:1
T 54400 54200 5 10 0 0 0 0 1
device=none
T 54500 53600 5 10 1 1 0 1 1
value=Q1_7
}
C 52200 54900 1 90 0 vcc-1.sym
C 52500 50300 1 0 0 Dual_N_MOSFET.sym
{
T 52675 52350 5 6 1 1 0 0 1
refdes=Q1_1
T 52500 50300 5 10 0 1 0 0 1
device=2N7002DW
T 52500 50300 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 51100 51500 1 0 0 input-long-1.sym
{
T 51100 51750 5 10 0 0 0 0 1
net=Q1_0:1
T 51700 52200 5 10 0 0 0 0 1
device=none
T 52200 51600 5 10 1 1 0 7 1
value=Q1_0
}
C 56800 51500 1 0 0 input-long-1.sym
{
T 56800 51750 5 10 0 0 0 0 1
net=Q1_1:1
T 57400 52200 5 10 0 0 0 0 1
device=none
T 57900 51600 5 10 1 1 0 7 1
value=Q1_1
}
C 53900 49900 1 0 0 gnd-1.sym
C 54200 52100 1 0 0 output-long-1.sym
{
T 54400 52350 5 10 0 0 0 0 1
net=OUT1_0:1
T 54400 52800 5 10 0 0 0 0 1
device=none
T 54500 52200 5 10 1 1 0 1 1
value=OUT1_0
}
C 59900 52100 1 0 0 output-long-1.sym
{
T 60100 52350 5 10 0 0 0 0 1
net=OUT1_1:1
T 60100 52800 5 10 0 0 0 0 1
device=none
T 60200 52200 5 10 1 1 0 1 1
value=OUT1_1
}
N 54200 52200 53800 52200 4
N 53800 51400 54000 51400 4
N 54000 51400 54000 50200 4
N 53800 50400 54000 50400 4
C 52500 47500 1 0 0 Dual_N_MOSFET.sym
{
T 52675 49550 5 6 1 1 0 0 1
refdes=Q1_2
T 52500 47500 5 10 0 1 0 0 1
device=2N7002DW
T 52500 47500 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 51100 50500 1 0 0 input-long-1.sym
{
T 51100 50750 5 10 0 0 0 0 1
net=Q1_2:1
T 51700 51200 5 10 0 0 0 0 1
device=none
T 52200 50600 5 10 1 1 0 7 1
value=Q1_2
}
C 56800 50500 1 0 0 input-long-1.sym
{
T 56800 50750 5 10 0 0 0 0 1
net=Q1_3:1
T 57400 51200 5 10 0 0 0 0 1
device=none
T 57900 50600 5 10 1 1 0 7 1
value=Q1_3
}
C 53900 47100 1 0 0 gnd-1.sym
C 54200 51100 1 0 0 output-long-1.sym
{
T 54400 51350 5 10 0 0 0 0 1
net=OUT1_2:1
T 54400 51800 5 10 0 0 0 0 1
device=none
T 54500 51200 5 10 1 1 0 1 1
value=OUT1_2
}
C 59900 51100 1 0 0 output-long-1.sym
{
T 60100 51350 5 10 0 0 0 0 1
net=OUT1_3:1
T 60100 51800 5 10 0 0 0 0 1
device=none
T 60200 51200 5 10 1 1 0 1 1
value=OUT1_3
}
N 53800 48600 54000 48600 4
N 54000 48600 54000 47400 4
N 53800 47600 54000 47600 4
C 58200 50300 1 0 0 Dual_N_MOSFET.sym
{
T 58375 52350 5 6 1 1 0 0 1
refdes=Q1_3
T 58200 50300 5 10 0 1 0 0 1
device=2N7002DW
T 58200 50300 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 51100 48700 1 0 0 input-long-1.sym
{
T 51100 48950 5 10 0 0 0 0 1
net=Q1_4:1
T 51700 49400 5 10 0 0 0 0 1
device=none
T 52200 48800 5 10 1 1 0 7 1
value=Q1_4
}
C 56800 48700 1 0 0 input-long-1.sym
{
T 56800 48950 5 10 0 0 0 0 1
net=Q1_5:1
T 57400 49400 5 10 0 0 0 0 1
device=none
T 57900 48800 5 10 1 1 0 7 1
value=Q1_5
}
C 59600 49900 1 0 0 gnd-1.sym
C 54200 49300 1 0 0 output-long-1.sym
{
T 54400 49550 5 10 0 0 0 0 1
net=OUT1_4:1
T 54400 50000 5 10 0 0 0 0 1
device=none
T 54500 49400 5 10 1 1 0 1 1
value=OUT1_4
}
C 59900 49300 1 0 0 output-long-1.sym
{
T 60100 49550 5 10 0 0 0 0 1
net=OUT1_5:1
T 60100 50000 5 10 0 0 0 0 1
device=none
T 60200 49400 5 10 1 1 0 1 1
value=OUT1_5
}
N 59500 51400 59700 51400 4
N 59700 51400 59700 50200 4
N 59500 50400 59700 50400 4
C 58200 47500 1 0 0 Dual_N_MOSFET.sym
{
T 58375 49550 5 6 1 1 0 0 1
refdes=Q1_4
T 58200 47500 5 10 0 1 0 0 1
device=2N7002DW
T 58200 47500 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 51100 47700 1 0 0 input-long-1.sym
{
T 51100 47950 5 10 0 0 0 0 1
net=Q1_6:1
T 51700 48400 5 10 0 0 0 0 1
device=none
T 52200 47800 5 10 1 1 0 7 1
value=Q1_6
}
C 56800 47700 1 0 0 input-long-1.sym
{
T 56800 47950 5 10 0 0 0 0 1
net=Q1_7:1
T 57400 48400 5 10 0 0 0 0 1
device=none
T 57900 47800 5 10 1 1 0 7 1
value=Q1_7
}
C 59600 47100 1 0 0 gnd-1.sym
C 54200 48300 1 0 0 output-long-1.sym
{
T 54400 48550 5 10 0 0 0 0 1
net=OUT1_6:1
T 54400 49000 5 10 0 0 0 0 1
device=none
T 54500 48400 5 10 1 1 0 1 1
value=OUT1_6
}
C 59900 48300 1 0 0 output-long-1.sym
{
T 60100 48550 5 10 0 0 0 0 1
net=OUT1_7:1
T 60100 49000 5 10 0 0 0 0 1
device=none
T 60200 48400 5 10 1 1 0 1 1
value=OUT1_7
}
N 59900 48400 59500 48400 4
N 59500 48600 59700 48600 4
N 59700 48600 59700 47400 4
N 59500 47600 59700 47600 4
C 70900 53900 1 0 0 header10-2.sym
{
T 70900 55900 5 10 0 1 0 0 1
device=HEADER10
T 71500 56000 5 10 1 1 0 0 1
refdes=J2_1
T 70900 53900 5 10 0 1 0 0 1
footprint=Box_header_100mil_notch_5x2
}
C 72600 54000 1 90 0 gnd-1.sym
C 69500 55600 1 0 0 input-long-1.sym
{
T 69500 55850 5 10 0 0 0 0 1
net=OUT2_0:1
T 70100 56300 5 10 0 0 0 0 1
device=none
T 70600 55700 5 10 1 1 0 7 1
value=OUT2_0
}
C 69500 55200 1 0 0 input-long-1.sym
{
T 69500 55450 5 10 0 0 0 0 1
net=OUT2_2:1
T 70100 55900 5 10 0 0 0 0 1
device=none
T 70600 55300 5 10 1 1 0 7 1
value=OUT2_2
}
C 69500 54800 1 0 0 input-long-1.sym
{
T 69500 55050 5 10 0 0 0 0 1
net=OUT2_4:1
T 70100 55500 5 10 0 0 0 0 1
device=none
T 70600 54900 5 10 1 1 0 7 1
value=OUT2_4
}
C 69500 54400 1 0 0 input-long-1.sym
{
T 69500 54650 5 10 0 0 0 0 1
net=OUT2_6:1
T 70100 55100 5 10 0 0 0 0 1
device=none
T 70600 54500 5 10 1 1 0 7 1
value=OUT2_6
}
C 73700 55600 1 0 1 input-long-1.sym
{
T 73700 55850 5 10 0 0 0 6 1
net=OUT2_1:1
T 73100 56300 5 10 0 0 0 6 1
device=none
T 72600 55700 5 10 1 1 0 1 1
value=OUT2_1
}
C 73700 55200 1 0 1 input-long-1.sym
{
T 73700 55450 5 10 0 0 0 6 1
net=OUT2_3:1
T 73100 55900 5 10 0 0 0 6 1
device=none
T 72600 55300 5 10 1 1 0 1 1
value=OUT2_3
}
C 73700 54800 1 0 1 input-long-1.sym
{
T 73700 55050 5 10 0 0 0 6 1
net=OUT2_5:1
T 73100 55500 5 10 0 0 0 6 1
device=none
T 72600 54900 5 10 1 1 0 1 1
value=OUT2_5
}
C 73700 54400 1 0 1 input-long-1.sym
{
T 73700 54650 5 10 0 0 0 6 1
net=OUT2_7:1
T 73100 55100 5 10 0 0 0 6 1
device=none
T 72600 54500 5 10 1 1 0 1 1
value=OUT2_7
}
C 63300 54400 1 0 0 input-long-1.sym
{
T 63300 54650 5 10 0 0 0 0 1
net=SERIAL2:1
T 63900 55100 5 10 0 0 0 0 1
device=none
T 64400 54500 5 10 1 1 0 7 1
value=SERIAL2
}
C 63300 54700 1 0 0 input-long-1.sym
{
T 63300 54950 5 10 0 0 0 0 1
net=SHIFT:1
T 63900 55400 5 10 0 0 0 0 1
device=none
T 64400 54800 5 10 1 1 0 7 1
value=SHIFT
}
C 63300 55300 1 0 0 input-long-1.sym
{
T 63300 55550 5 10 0 0 0 0 1
net=STORE:1
T 63900 56000 5 10 0 0 0 0 1
device=none
T 64400 55400 5 10 1 1 0 7 1
value=STORE
}
C 63300 55600 1 0 0 input-long-1.sym
{
T 63300 55850 5 10 0 0 0 0 1
net=BLANK:1
T 63900 56300 5 10 0 0 0 0 1
device=none
T 64400 55700 5 10 1 1 0 7 1
value=BLANK
}
C 64700 53700 1 180 0 output-long-1.sym
{
T 64500 53450 5 10 0 0 180 0 1
net=SERIAL3:1
T 64500 53000 5 10 0 0 180 0 1
device=none
T 64400 53600 5 10 1 1 180 1 1
value=SERIAL3
}
C 62500 55500 1 270 1 capacitor-600mil-1.sym
{
T 63300 55700 5 10 0 0 90 2 1
device=CAPACITOR
T 62500 55800 5 10 1 1 180 2 1
refdes=C2_1
T 62500 55600 5 10 1 1 180 2 1
value=0.1ÂµF
T 63500 55700 5 10 0 0 90 2 1
symversion=0.1
T 62500 55500 5 10 0 1 0 0 1
footprint=0603
}
C 62600 55200 1 0 0 gnd-1.sym
C 62900 56100 1 0 1 vcc-1.sym
C 64700 53400 1 0 0 EMBEDDED74595-1.sym
[
P 64700 55700 64900 55700 1 0 0
{
T 64900 55750 5 8 1 1 0 6 1
pinnumber=13
T 64900 55650 5 8 0 1 0 8 1
pinseq=13
T 65050 55700 9 8 1 1 0 0 1
pinlabel=G
T 65050 55700 5 8 0 1 0 2 1
pintype=in
}
P 64700 55400 65000 55400 1 0 0
{
T 64900 55450 5 8 1 1 0 6 1
pinnumber=12
T 64900 55350 5 8 0 1 0 8 1
pinseq=12
T 65100 55400 9 8 1 1 0 0 1
pinlabel=RCLK
T 65100 55400 5 8 0 1 0 2 1
pintype=clk
}
P 64700 54800 65000 54800 1 0 0
{
T 64900 54850 5 8 1 1 0 6 1
pinnumber=11
T 64900 54750 5 8 0 1 0 8 1
pinseq=11
T 65100 54800 9 8 1 1 0 0 1
pinlabel=SRCLK
T 65100 54800 5 8 0 1 0 2 1
pintype=clk
}
P 64700 54500 65000 54500 1 0 0
{
T 64900 54550 5 8 1 1 0 6 1
pinnumber=14
T 64900 54450 5 8 0 1 0 8 1
pinseq=14
T 65050 54500 9 8 1 1 0 0 1
pinlabel=SER
T 65050 54500 5 8 0 1 0 2 1
pintype=in
}
P 66400 55700 66700 55700 1 0 1
{
T 66500 55750 5 8 1 1 0 0 1
pinnumber=15
T 66500 55650 5 8 0 1 0 2 1
pinseq=15
T 66350 55700 9 8 1 1 0 6 1
pinlabel=QA
T 66350 55700 5 8 0 1 0 8 1
pintype=tri
}
P 66400 55400 66700 55400 1 0 1
{
T 66500 55450 5 8 1 1 0 0 1
pinnumber=1
T 66500 55350 5 8 0 1 0 2 1
pinseq=1
T 66350 55400 9 8 1 1 0 6 1
pinlabel=QB
T 66350 55400 5 8 0 1 0 8 1
pintype=tri
}
P 66400 55100 66700 55100 1 0 1
{
T 66500 55150 5 8 1 1 0 0 1
pinnumber=2
T 66500 55050 5 8 0 1 0 2 1
pinseq=2
T 66350 55100 9 8 1 1 0 6 1
pinlabel=QC
T 66350 55100 5 8 0 1 0 8 1
pintype=tri
}
P 66400 54800 66700 54800 1 0 1
{
T 66500 54850 5 8 1 1 0 0 1
pinnumber=3
T 66500 54750 5 8 0 1 0 2 1
pinseq=3
T 66350 54800 9 8 1 1 0 6 1
pinlabel=QD
T 66350 54800 5 8 0 1 0 8 1
pintype=tri
}
P 66400 53600 66700 53600 1 0 1
{
T 66500 53650 5 8 1 1 0 0 1
pinnumber=7
T 66500 53550 5 8 0 1 0 2 1
pinseq=7
T 66350 53600 9 8 1 1 0 6 1
pinlabel=QH
T 66350 53600 5 8 0 1 0 8 1
pintype=tri
}
P 66400 53900 66700 53900 1 0 1
{
T 66500 53950 5 8 1 1 0 0 1
pinnumber=6
T 66500 53850 5 8 0 1 0 2 1
pinseq=6
T 66350 53900 9 8 1 1 0 6 1
pinlabel=QG
T 66350 53900 5 8 0 1 0 8 1
pintype=tri
}
P 66400 54200 66700 54200 1 0 1
{
T 66500 54250 5 8 1 1 0 0 1
pinnumber=5
T 66500 54150 5 8 0 1 0 2 1
pinseq=5
T 66350 54200 9 8 1 1 0 6 1
pinlabel=QF
T 66350 54200 5 8 0 1 0 8 1
pintype=tri
}
P 66400 54500 66700 54500 1 0 1
{
T 66500 54550 5 8 1 1 0 0 1
pinnumber=4
T 66500 54450 5 8 0 1 0 2 1
pinseq=4
T 66350 54500 9 8 1 1 0 6 1
pinlabel=QE
T 66350 54500 5 8 0 1 0 8 1
pintype=tri
}
V 64950 55100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 64700 55100 64900 55100 1 0 0
{
T 64900 55150 5 8 1 1 0 6 1
pinnumber=10
T 64900 55050 5 8 0 1 0 8 1
pinseq=10
T 65050 55100 9 8 1 1 0 0 1
pinlabel=SRCLR
T 65050 55100 5 8 0 1 0 2 1
pintype=in
}
P 64700 53600 65000 53600 1 0 0
{
T 64900 53650 5 8 1 1 0 6 1
pinnumber=9
T 64900 53550 5 8 0 1 0 8 1
pinseq=9
T 65050 53600 9 8 1 1 0 0 1
pinlabel=QHs
T 65050 53600 5 8 0 1 0 2 1
pintype=out
}
B 65000 53400 1400 2600 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 64950 55700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
L 65100 54800 65000 54875 3 0 0 0 -1 -1
L 65100 54800 65000 54725 3 0 0 0 -1 -1
L 65100 55400 65000 55475 3 0 0 0 -1 -1
L 65100 55400 65000 55325 3 0 0 0 -1 -1
T 65000 56240 5 10 0 0 0 0 1
device=74595
T 66400 56100 8 10 0 1 0 6 1
refdes=U?
T 65000 57450 5 10 0 0 0 0 1
documentation=http://www-s.ti.com/sc/ds/sn74hc595.pdf
T 65000 56450 5 10 0 0 0 0 1
footprint=DIP16
T 65000 57250 5 10 0 0 0 0 1
description=8-bit serial shift register with 3-state output register
T 65000 56650 5 10 0 0 0 0 1
numslots=0
T 65000 56850 5 10 0 0 0 0 1
net=Vcc:16
T 65000 57050 5 10 0 0 0 0 1
net=GND:8
T 65000 56050 9 10 1 0 0 0 1
74595
]
{
T 65000 56240 5 10 1 1 0 0 1
device=74HC595
T 66400 56100 5 10 1 1 0 6 1
refdes=U2_1
T 65000 56450 5 10 0 0 0 0 1
footprint=TSSOP16
T 65000 56200 5 10 1 1 0 0 1
device=74HC595
}
C 66700 55600 1 0 0 output-long-1.sym
{
T 66900 55850 5 10 0 0 0 0 1
net=Q2_0:1
T 66900 56300 5 10 0 0 0 0 1
device=none
T 67000 55700 5 10 1 1 0 1 1
value=Q2_0
}
C 66700 55300 1 0 0 output-long-1.sym
{
T 66900 55550 5 10 0 0 0 0 1
net=Q2_1:1
T 66900 56000 5 10 0 0 0 0 1
device=none
T 67000 55400 5 10 1 1 0 1 1
value=Q2_1
}
C 66700 55000 1 0 0 output-long-1.sym
{
T 66900 55250 5 10 0 0 0 0 1
net=Q2_2:1
T 66900 55700 5 10 0 0 0 0 1
device=none
T 67000 55100 5 10 1 1 0 1 1
value=Q2_2
}
C 66700 54700 1 0 0 output-long-1.sym
{
T 66900 54950 5 10 0 0 0 0 1
net=Q2_3:1
T 66900 55400 5 10 0 0 0 0 1
device=none
T 67000 54800 5 10 1 1 0 1 1
value=Q2_3
}
C 66700 54400 1 0 0 output-long-1.sym
{
T 66900 54650 5 10 0 0 0 0 1
net=Q2_4:1
T 66900 55100 5 10 0 0 0 0 1
device=none
T 67000 54500 5 10 1 1 0 1 1
value=Q2_4
}
C 66700 54100 1 0 0 output-long-1.sym
{
T 66900 54350 5 10 0 0 0 0 1
net=Q2_5:1
T 66900 54800 5 10 0 0 0 0 1
device=none
T 67000 54200 5 10 1 1 0 1 1
value=Q2_5
}
C 66700 53800 1 0 0 output-long-1.sym
{
T 66900 54050 5 10 0 0 0 0 1
net=Q2_6:1
T 66900 54500 5 10 0 0 0 0 1
device=none
T 67000 53900 5 10 1 1 0 1 1
value=Q2_6
}
C 66700 53500 1 0 0 output-long-1.sym
{
T 66900 53750 5 10 0 0 0 0 1
net=Q2_7:1
T 66900 54200 5 10 0 0 0 0 1
device=none
T 67000 53600 5 10 1 1 0 1 1
value=Q2_7
}
C 64700 54900 1 90 0 vcc-1.sym
C 65000 50300 1 0 0 Dual_N_MOSFET.sym
{
T 65175 52350 5 6 1 1 0 0 1
refdes=Q2_1
T 65000 50300 5 10 0 1 0 0 1
device=2N7002DW
T 65000 50300 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 63600 51500 1 0 0 input-long-1.sym
{
T 63600 51750 5 10 0 0 0 0 1
net=Q2_0:1
T 64200 52200 5 10 0 0 0 0 1
device=none
T 64700 51600 5 10 1 1 0 7 1
value=Q2_0
}
C 69300 51500 1 0 0 input-long-1.sym
{
T 69300 51750 5 10 0 0 0 0 1
net=Q2_1:1
T 69900 52200 5 10 0 0 0 0 1
device=none
T 70400 51600 5 10 1 1 0 7 1
value=Q2_1
}
C 66400 49900 1 0 0 gnd-1.sym
C 66700 52100 1 0 0 output-long-1.sym
{
T 66900 52350 5 10 0 0 0 0 1
net=OUT2_0:1
T 66900 52800 5 10 0 0 0 0 1
device=none
T 67000 52200 5 10 1 1 0 1 1
value=OUT2_0
}
C 72400 52100 1 0 0 output-long-1.sym
{
T 72600 52350 5 10 0 0 0 0 1
net=OUT2_1:1
T 72600 52800 5 10 0 0 0 0 1
device=none
T 72700 52200 5 10 1 1 0 1 1
value=OUT2_1
}
N 66700 52200 66300 52200 4
N 66300 51400 66500 51400 4
N 66500 51400 66500 50200 4
N 66300 50400 66500 50400 4
C 65000 47500 1 0 0 Dual_N_MOSFET.sym
{
T 65175 49550 5 6 1 1 0 0 1
refdes=Q2_2
T 65000 47500 5 10 0 1 0 0 1
device=2N7002DW
T 65000 47500 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 63600 50500 1 0 0 input-long-1.sym
{
T 63600 50750 5 10 0 0 0 0 1
net=Q2_2:1
T 64200 51200 5 10 0 0 0 0 1
device=none
T 64700 50600 5 10 1 1 0 7 1
value=Q2_2
}
C 69300 50500 1 0 0 input-long-1.sym
{
T 69300 50750 5 10 0 0 0 0 1
net=Q2_3:1
T 69900 51200 5 10 0 0 0 0 1
device=none
T 70400 50600 5 10 1 1 0 7 1
value=Q2_3
}
C 66400 47100 1 0 0 gnd-1.sym
C 66700 51100 1 0 0 output-long-1.sym
{
T 66900 51350 5 10 0 0 0 0 1
net=OUT2_2:1
T 66900 51800 5 10 0 0 0 0 1
device=none
T 67000 51200 5 10 1 1 0 1 1
value=OUT2_2
}
C 72400 51100 1 0 0 output-long-1.sym
{
T 72600 51350 5 10 0 0 0 0 1
net=OUT2_3:1
T 72600 51800 5 10 0 0 0 0 1
device=none
T 72700 51200 5 10 1 1 0 1 1
value=OUT2_3
}
N 66300 48600 66500 48600 4
N 66500 48600 66500 47400 4
N 66300 47600 66500 47600 4
C 70700 50300 1 0 0 Dual_N_MOSFET.sym
{
T 70875 52350 5 6 1 1 0 0 1
refdes=Q2_3
T 70700 50300 5 10 0 1 0 0 1
device=2N7002DW
T 70700 50300 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 63600 47700 1 0 0 input-long-1.sym
{
T 63600 47950 5 10 0 0 0 0 1
net=Q2_6:1
T 64200 48400 5 10 0 0 0 0 1
device=none
T 64700 47800 5 10 1 1 0 7 1
value=Q2_6
}
C 69300 48700 1 0 0 input-long-1.sym
{
T 69300 48950 5 10 0 0 0 0 1
net=Q2_5:1
T 69900 49400 5 10 0 0 0 0 1
device=none
T 70400 48800 5 10 1 1 0 7 1
value=Q2_5
}
C 72100 49900 1 0 0 gnd-1.sym
C 66700 49300 1 0 0 output-long-1.sym
{
T 66900 49550 5 10 0 0 0 0 1
net=OUT2_4:1
T 66900 50000 5 10 0 0 0 0 1
device=none
T 67000 49400 5 10 1 1 0 1 1
value=OUT2_4
}
C 72400 49300 1 0 0 output-long-1.sym
{
T 72600 49550 5 10 0 0 0 0 1
net=OUT2_5:1
T 72600 50000 5 10 0 0 0 0 1
device=none
T 72700 49400 5 10 1 1 0 1 1
value=OUT2_5
}
N 72000 51400 72200 51400 4
N 72200 51400 72200 50200 4
N 72000 50400 72200 50400 4
C 70700 47500 1 0 0 Dual_N_MOSFET.sym
{
T 70875 49550 5 6 1 1 0 0 1
refdes=Q2_4
T 70700 47500 5 10 0 1 0 0 1
device=2N7002DW
T 70700 47500 5 10 0 1 0 0 1
footprint=SC70-6_S1G1D2S2G2D1_corner_extensions
}
C 69300 47700 1 0 0 input-long-1.sym
{
T 69300 47950 5 10 0 0 0 0 1
net=Q2_7:1
T 69900 48400 5 10 0 0 0 0 1
device=none
T 70400 47800 5 10 1 1 0 7 1
value=Q2_7
}
C 72100 47100 1 0 0 gnd-1.sym
C 66700 48300 1 0 0 output-long-1.sym
{
T 66900 48550 5 10 0 0 0 0 1
net=OUT2_6:1
T 66900 49000 5 10 0 0 0 0 1
device=none
T 67000 48400 5 10 1 1 0 1 1
value=OUT2_6
}
C 72400 48300 1 0 0 output-long-1.sym
{
T 72600 48550 5 10 0 0 0 0 1
net=OUT2_7:1
T 72600 49000 5 10 0 0 0 0 1
device=none
T 72700 48400 5 10 1 1 0 1 1
value=OUT2_7
}
N 72400 48400 72000 48400 4
N 72000 48600 72200 48600 4
N 72200 48600 72200 47400 4
N 72000 47600 72200 47600 4
C 56400 57800 1 0 1 connector6-1.sym
{
T 54600 59600 5 10 0 0 0 6 1
device=CONNECTOR_6
T 56300 59800 5 10 1 1 0 6 1
refdes=CONN2
T 56400 57800 5 10 0 0 0 0 1
footprint=JUMPER6
}
C 50000 57800 1 0 0 connector6-1.sym
{
T 51800 59600 5 10 0 0 0 0 1
device=CONNECTOR_6
T 50100 59800 5 10 1 1 0 0 1
refdes=CONN1
T 50000 57800 5 10 0 0 0 0 1
footprint=JUMPER6
}
C 53300 57900 1 0 0 input-long-1.sym
{
T 53300 58150 5 10 0 0 0 0 1
net=BLANK:1
T 53900 58600 5 10 0 0 0 0 1
device=none
T 54400 58000 5 10 1 1 0 7 1
value=BLANK
}
C 53300 58200 1 0 0 input-long-1.sym
{
T 53300 58450 5 10 0 0 0 0 1
net=STORE:1
T 53900 58900 5 10 0 0 0 0 1
device=none
T 54400 58300 5 10 1 1 0 7 1
value=STORE
}
C 54400 58700 1 270 0 gnd-1.sym
C 54700 59400 1 90 1 vcc-1.sym
C 53300 58800 1 0 0 input-long-1.sym
{
T 53300 59050 5 10 0 0 0 0 1
net=SHIFT:1
T 53900 59500 5 10 0 0 0 0 1
device=none
T 54400 58900 5 10 1 1 0 7 1
value=SHIFT
}
C 53300 59400 1 0 0 input-long-1.sym
{
T 53300 59650 5 10 0 0 0 0 1
net=SERIAL3:1
T 53900 60100 5 10 0 0 0 0 1
device=none
T 54400 59500 5 10 1 1 0 7 1
value=SERIAL3
}
C 51700 59600 1 180 1 output-long-1.sym
{
T 51900 59350 5 10 0 0 180 6 1
net=SERIAL0:1
T 51900 58900 5 10 0 0 180 6 1
device=none
T 52000 59500 5 10 1 1 180 7 1
value=SERIAL0
}
C 51700 59000 1 180 1 output-long-1.sym
{
T 51900 58750 5 10 0 0 180 6 1
net=SHIFT:1
T 51900 58300 5 10 0 0 180 6 1
device=none
T 52000 58900 5 10 1 1 180 7 1
value=SHIFT
}
C 51700 58400 1 180 1 output-long-1.sym
{
T 51900 58150 5 10 0 0 180 6 1
net=STORE:1
T 51900 57700 5 10 0 0 180 6 1
device=none
T 52000 58300 5 10 1 1 180 7 1
value=STORE
}
C 51700 58100 1 180 1 output-long-1.sym
{
T 51900 57850 5 10 0 0 180 6 1
net=BLANK:1
T 51900 57400 5 10 0 0 180 6 1
device=none
T 52000 58000 5 10 1 1 180 7 1
value=BLANK
}
C 51700 59400 1 270 0 vcc-1.sym
C 52000 58700 1 90 1 gnd-1.sym
N 41700 51200 41300 51200 4
N 47400 52200 47000 52200 4
N 47400 51200 47000 51200 4
N 47400 49400 47000 49400 4
N 41700 49400 41300 49400 4
N 41700 48400 41300 48400 4
N 54200 51200 53800 51200 4
N 54200 49400 53800 49400 4
N 54200 48400 53800 48400 4
N 59900 49400 59500 49400 4
N 59900 51200 59500 51200 4
N 59900 52200 59500 52200 4
N 72400 49400 72000 49400 4
N 72400 51200 72000 51200 4
N 72400 52200 72000 52200 4
N 66700 51200 66300 51200 4
N 66700 49400 66300 49400 4
N 66700 48400 66300 48400 4
C 63600 48700 1 0 0 input-long-1.sym
{
T 63600 48950 5 10 0 0 0 0 1
net=Q2_4:1
T 64200 49400 5 10 0 0 0 0 1
device=none
T 64700 48800 5 10 1 1 0 7 1
value=Q2_4
}
C 45900 53900 1 90 0 generic-power.sym
{
T 45650 54100 5 10 0 1 90 3 1
net=Vcom:1
T 45650 54100 5 10 1 1 90 3 1
value=Vcom
}
C 58400 53900 1 90 0 generic-power.sym
{
T 58150 54100 5 10 0 1 90 3 1
net=Vcom:1
T 58150 54100 5 10 1 1 90 3 1
value=Vcom
}
C 70900 53900 1 90 0 generic-power.sym
{
T 70650 54100 5 10 0 1 90 3 1
net=Vcom:1
T 70650 54100 5 10 1 1 90 3 1
value=Vcom
}
C 52400 45800 1 0 0 generic-power.sym
{
T 52600 46050 5 10 0 1 0 3 1
net=Vcom:1
T 52600 46050 5 10 1 1 0 3 1
value=Vcom
}
C 50800 45300 1 0 0 connector2-1.sym
{
T 51000 46300 5 10 0 0 0 0 1
device=CONNECTOR_2
T 50800 46100 5 10 1 1 0 0 1
refdes=ST3
T 50800 45300 5 10 0 0 0 0 1
footprint=Screw_terminal_block_2pos_TE_1776493-2_LTR_numbered
}
C 50800 44300 1 0 0 connector2-1.sym
{
T 51000 45300 5 10 0 0 0 0 1
device=CONNECTOR_2
T 50800 45100 5 10 1 1 0 0 1
refdes=ST4
T 50800 44300 5 10 0 0 0 0 1
footprint=Screw_terminal_block_2pos_TE_1776493-2_LTR_numbered
}
N 52500 44500 52600 44500 4
N 52500 44800 52600 44800 4
N 52500 45500 52600 45500 4
N 52500 45800 52600 45800 4
C 52400 44800 1 0 0 generic-power.sym
{
T 52600 45050 5 10 0 1 0 3 1
net=Vcom:1
T 52600 45050 5 10 1 1 0 3 1
value=Vcom
}
C 52500 45200 1 0 0 gnd-1.sym
C 52500 44200 1 0 0 gnd-1.sym
