begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2002-2008 Sam Leffler, Errno Consulting  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer,  *    without modification.  * 2. Redistributions in binary form must reproduce at minimum a disclaimer  *    similar to the "NO WARRANTY" disclaimer below ("Disclaimer") and any  *    redistribution must be conditioned upon including a substantially  *    similar Disclaimer requirement for further binary redistribution.  *  * NO WARRANTY  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT  * LIMITED TO, THE IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTIBILITY  * AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL  * THE COPYRIGHT HOLDERS OR CONTRIBUTORS BE LIABLE FOR SPECIAL, EXEMPLARY,  * OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER  * IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF  * THE POSSIBILITY OF SUCH DAMAGES.  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|"diag.h"
end_include

begin_include
include|#
directive|include
file|"ah.h"
end_include

begin_include
include|#
directive|include
file|"ah_internal.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416reg.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416phy.h"
end_include

begin_include
include|#
directive|include
file|"dumpregs.h"
end_include

begin_define
define|#
directive|define
name|N
parameter_list|(
name|a
parameter_list|)
value|(sizeof(a) / sizeof(a[0]))
end_define

begin_define
define|#
directive|define
name|MAC5416
value|SREV(13,8), SREV(0xff,0xff)
end_define

begin_comment
comment|/* XXX */
end_comment

begin_decl_stmt
specifier|static
name|struct
name|dumpreg
name|ar5416regs
index|[]
init|=
block|{
block|{
name|AR_CR
block|,
literal|"CR"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RXDP
block|,
literal|"RXDP"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CFG
block|,
literal|"CFG"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_MIRT
block|,
literal|"MIRT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TIMT
block|,
literal|"TIMT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CST
block|,
literal|"CST"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_IER
block|,
literal|"IER"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TXCFG
block|,
literal|"TXCFG"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RXCFG
block|,
literal|"RXCFG"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_MIBC
block|,
literal|"MIBC"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TOPS
block|,
literal|"TOPS"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RXNPTO
block|,
literal|"RXNPTO"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TXNPTO
block|,
literal|"TXNPTO"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RPGTO
block|,
literal|"RPGTO"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RPCNT
block|,
literal|"RPCNT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_MACMISC
block|,
literal|"MACMISC"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SPC_0
block|,
literal|"SPC_0"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SPC_1
block|,
literal|"SPC_1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GTXTO
block|,
literal|"GTXTO"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GTTM
block|,
literal|"GTTM"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_ISR
block|,
literal|"ISR"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_ISR_S0
block|,
literal|"ISR_S0"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_ISR_S1
block|,
literal|"ISR_S1"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_ISR_S2
block|,
literal|"ISR_S2"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_ISR_S3
block|,
literal|"ISR_S3"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_ISR_S4
block|,
literal|"ISR_S4"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_IMR
block|,
literal|"IMR"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_IMR_S0
block|,
literal|"IMR_S0"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_IMR_S1
block|,
literal|"IMR_S1"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_IMR_S2
block|,
literal|"IMR_S2"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_IMR_S3
block|,
literal|"IMR_S3"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_IMR_S4
block|,
literal|"IMR_S4"
block|,
name|DUMP_INTERRUPT
block|}
block|,
if|#
directive|if
literal|0
comment|/* NB: don't read the RAC so we don't affect operation */
block|{ AR_ISR_RAC,	"ISR_RAC",	DUMP_INTERRUPT },
endif|#
directive|endif
block|{
name|AR_ISR_S0_S
block|,
literal|"ISR_S0_S"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_ISR_S1_S
block|,
literal|"ISR_S1_S"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_ISR_S2_S
block|,
literal|"ISR_S2_S"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_ISR_S3_S
block|,
literal|"ISR_S3_S"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_ISR_S4_S
block|,
literal|"ISR_S4_S"
block|,
name|DUMP_INTERRUPT
block|}
block|,
block|{
name|AR_DMADBG_0
block|,
literal|"DMADBG0"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DMADBG_1
block|,
literal|"DMADBG1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DMADBG_2
block|,
literal|"DMADBG2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DMADBG_3
block|,
literal|"DMADBG3"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DMADBG_4
block|,
literal|"DMADBG4"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DMADBG_5
block|,
literal|"DMADBG5"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DMADBG_6
block|,
literal|"DMADBG6"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DMADBG_7
block|,
literal|"DMADBG7"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DCM_A
block|,
literal|"DCM_A"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DCM_D
block|,
literal|"DCM_D"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DCCFG
block|,
literal|"DCCFG"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CCFG
block|,
literal|"CCFG"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CCUCFG
block|,
literal|"CCUCFG"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CPC_0
block|,
literal|"CPC0"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CPC_1
block|,
literal|"CPC1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CPC_2
block|,
literal|"CPC2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CPC_3
block|,
literal|"CPC3"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CPCOVF
block|,
literal|"CPCOVF"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_Q0_TXDP
block|,
literal|"Q0_TXDP"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q1_TXDP
block|,
literal|"Q1_TXDP"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q2_TXDP
block|,
literal|"Q2_TXDP"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q3_TXDP
block|,
literal|"Q3_TXDP"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q4_TXDP
block|,
literal|"Q4_TXDP"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q5_TXDP
block|,
literal|"Q5_TXDP"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q6_TXDP
block|,
literal|"Q6_TXDP"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q7_TXDP
block|,
literal|"Q7_TXDP"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q8_TXDP
block|,
literal|"Q8_TXDP"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q9_TXDP
block|,
literal|"Q9_TXDP"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q_TXE
block|,
literal|"Q_TXE"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q_TXD
block|,
literal|"Q_TXD"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q0_CBRCFG
block|,
literal|"Q0_CBR"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q1_CBRCFG
block|,
literal|"Q1_CBR"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q2_CBRCFG
block|,
literal|"Q2_CBR"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q3_CBRCFG
block|,
literal|"Q3_CBR"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q4_CBRCFG
block|,
literal|"Q4_CBR"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q5_CBRCFG
block|,
literal|"Q5_CBR"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q6_CBRCFG
block|,
literal|"Q6_CBR"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q7_CBRCFG
block|,
literal|"Q7_CBR"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q8_CBRCFG
block|,
literal|"Q8_CBR"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q9_CBRCFG
block|,
literal|"Q9_CBR"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q0_RDYTIMECFG
block|,
literal|"Q0_RDYT"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q1_RDYTIMECFG
block|,
literal|"Q1_RDYT"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q2_RDYTIMECFG
block|,
literal|"Q2_RDYT"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q3_RDYTIMECFG
block|,
literal|"Q3_RDYT"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q4_RDYTIMECFG
block|,
literal|"Q4_RDYT"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q5_RDYTIMECFG
block|,
literal|"Q5_RDYT"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q6_RDYTIMECFG
block|,
literal|"Q6_RDYT"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q7_RDYTIMECFG
block|,
literal|"Q7_RDYT"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q8_RDYTIMECFG
block|,
literal|"Q8_RDYT"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q9_RDYTIMECFG
block|,
literal|"Q9_RDYT"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q_ONESHOTARM_SC
block|,
literal|"Q_ONESHOTARM_SC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q_ONESHOTARM_CC
block|,
literal|"Q_ONESHOTARM_CC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q0_MISC
block|,
literal|"Q0_MISC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q1_MISC
block|,
literal|"Q1_MISC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q2_MISC
block|,
literal|"Q2_MISC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q3_MISC
block|,
literal|"Q3_MISC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q4_MISC
block|,
literal|"Q4_MISC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q5_MISC
block|,
literal|"Q5_MISC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q6_MISC
block|,
literal|"Q6_MISC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q7_MISC
block|,
literal|"Q7_MISC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q8_MISC
block|,
literal|"Q8_MISC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q9_MISC
block|,
literal|"Q9_MISC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q0_STS
block|,
literal|"Q0_STS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q1_STS
block|,
literal|"Q1_STS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q2_STS
block|,
literal|"Q2_STS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q3_STS
block|,
literal|"Q3_STS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q4_STS
block|,
literal|"Q4_STS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q5_STS
block|,
literal|"Q5_STS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q6_STS
block|,
literal|"Q6_STS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q7_STS
block|,
literal|"Q7_STS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q8_STS
block|,
literal|"Q8_STS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q9_STS
block|,
literal|"Q9_STS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q_RDYTIMESHDN
block|,
literal|"Q_RDYTIMSHD"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q_CBBS
block|,
literal|"Q_CBBS"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q_CBBA
block|,
literal|"Q_CBBA"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_Q_CBC
block|,
literal|"Q_CBC"
block|,
name|DUMP_QCU
block|}
block|,
block|{
name|AR_D0_QCUMASK
block|,
literal|"D0_MASK"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D1_QCUMASK
block|,
literal|"D1_MASK"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D2_QCUMASK
block|,
literal|"D2_MASK"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D3_QCUMASK
block|,
literal|"D3_MASK"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D4_QCUMASK
block|,
literal|"D4_MASK"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D5_QCUMASK
block|,
literal|"D5_MASK"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D6_QCUMASK
block|,
literal|"D6_MASK"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D7_QCUMASK
block|,
literal|"D7_MASK"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D8_QCUMASK
block|,
literal|"D8_MASK"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D9_QCUMASK
block|,
literal|"D9_MASK"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D0_LCL_IFS
block|,
literal|"D0_IFS"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D1_LCL_IFS
block|,
literal|"D1_IFS"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D2_LCL_IFS
block|,
literal|"D2_IFS"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D3_LCL_IFS
block|,
literal|"D3_IFS"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D4_LCL_IFS
block|,
literal|"D4_IFS"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D5_LCL_IFS
block|,
literal|"D5_IFS"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D6_LCL_IFS
block|,
literal|"D6_IFS"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D7_LCL_IFS
block|,
literal|"D7_IFS"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D8_LCL_IFS
block|,
literal|"D8_IFS"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D9_LCL_IFS
block|,
literal|"D9_IFS"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D0_RETRY_LIMIT
block|,
literal|"D0_RTRY"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D1_RETRY_LIMIT
block|,
literal|"D1_RTRY"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D2_RETRY_LIMIT
block|,
literal|"D2_RTRY"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D3_RETRY_LIMIT
block|,
literal|"D3_RTRY"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D4_RETRY_LIMIT
block|,
literal|"D4_RTRY"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D5_RETRY_LIMIT
block|,
literal|"D5_RTRY"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D6_RETRY_LIMIT
block|,
literal|"D6_RTRY"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D7_RETRY_LIMIT
block|,
literal|"D7_RTRY"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D8_RETRY_LIMIT
block|,
literal|"D8_RTRY"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D9_RETRY_LIMIT
block|,
literal|"D9_RTRY"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D0_CHNTIME
block|,
literal|"D0_CHNT"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D1_CHNTIME
block|,
literal|"D1_CHNT"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D2_CHNTIME
block|,
literal|"D2_CHNT"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D3_CHNTIME
block|,
literal|"D3_CHNT"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D4_CHNTIME
block|,
literal|"D4_CHNT"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D5_CHNTIME
block|,
literal|"D5_CHNT"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D6_CHNTIME
block|,
literal|"D6_CHNT"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D7_CHNTIME
block|,
literal|"D7_CHNT"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D8_CHNTIME
block|,
literal|"D8_CHNT"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D9_CHNTIME
block|,
literal|"D9_CHNT"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D0_MISC
block|,
literal|"D0_MISC"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D1_MISC
block|,
literal|"D1_MISC"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D2_MISC
block|,
literal|"D2_MISC"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D3_MISC
block|,
literal|"D3_MISC"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D4_MISC
block|,
literal|"D4_MISC"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D5_MISC
block|,
literal|"D5_MISC"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D6_MISC
block|,
literal|"D6_MISC"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D7_MISC
block|,
literal|"D7_MISC"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D8_MISC
block|,
literal|"D8_MISC"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D9_MISC
block|,
literal|"D9_MISC"
block|,
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D_SEQNUM
block|,
literal|"D_SEQ"
block|,
name|DUMP_BASIC
operator||
name|DUMP_DCU
block|}
block|,
block|{
name|AR_D_GBL_IFS_SIFS
block|,
literal|"D_SIFS"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_D_GBL_IFS_SLOT
block|,
literal|"D_SLOT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_D_GBL_IFS_EIFS
block|,
literal|"D_EIFS"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_D_GBL_IFS_MISC
block|,
literal|"D_MISC"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_D_FPCTL
block|,
literal|"D_FPCTL"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_D_TXPSE
block|,
literal|"D_TXPSE"
block|,
name|DUMP_BASIC
block|}
block|,
if|#
directive|if
literal|0
block|{ AR_D_TXBLK_CMD,	"D_CMD",	DUMP_BASIC },     { AR_D_TXBLK_DATA,	"D_DATA",	DUMP_BASIC },     { AR_D_TXBLK_CLR,	"D_CLR",	DUMP_BASIC },     { AR_D_TXBLK_SET,	"D_SET",	DUMP_BASIC },
endif|#
directive|endif
block|{
name|AR_MAC_LED
block|,
literal|"MAC_LED"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RC
block|,
literal|"RC"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SCR
block|,
literal|"SCR"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_INTPEND
block|,
literal|"INTPEND"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SFR
block|,
literal|"SFR"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_PCICFG
block|,
literal|"PCICFG"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SREV
block|,
literal|"SREV"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_AHB_MODE
block|,
literal|"AHBMODE"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_PCIE_PM_CTRL
block|,
literal|"PCIEPMC"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR5416_PCIE_SERDES
block|,
literal|"SERDES"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR5416_PCIE_SERDES2
block|,
literal|"SERDES2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_INTR_ASYNC_MASK
block|,
literal|"IASYNCM"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_INTR_SYNC_MASK
block|,
literal|"ISYNCM"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RTC_RC
block|,
literal|"RTC_RC"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RTC_PLL_CONTROL
block|,
literal|"RTC_PLL"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GPIO_IN_OUT
block|,
literal|"GPIOIO"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GPIO_OE_OUT
block|,
literal|"GPIOOE"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GPIO_INTR_POL
block|,
literal|"GPIOPOL"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GPIO_INPUT_EN_VAL
block|,
literal|"GPIOIEV"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GPIO_INPUT_MUX1
block|,
literal|"GPIMUX1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GPIO_INPUT_MUX2
block|,
literal|"GPIMUX2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GPIO_OUTPUT_MUX1
block|,
literal|"GPOMUX1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GPIO_OUTPUT_MUX2
block|,
literal|"GPOMUX2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_GPIO_OUTPUT_MUX3
block|,
literal|"GPOMUX3"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_OBS
block|,
literal|"OBS"
block|,
name|DUMP_BASIC
block|}
block|,
if|#
directive|if
literal|0
block|{ AR_EEPROM_ADDR,	"EEADDR",	DUMP_BASIC },     { AR_EEPROM_DATA,	"EEDATA",	DUMP_BASIC },     { AR_EEPROM_CMD,	"EECMD",	DUMP_BASIC },     { AR_EEPROM_STS,	"EESTS",	DUMP_BASIC },     { AR_EEPROM_CFG,	"EECFG",	DUMP_BASIC },
endif|#
directive|endif
block|{
name|AR_STA_ID0
block|,
literal|"STA_ID0"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_STA_ID1
block|,
literal|"STA_ID1"
block|,
name|DUMP_BASIC
operator||
name|DUMP_KEYCACHE
block|}
block|,
block|{
name|AR_BSS_ID0
block|,
literal|"BSS_ID0"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_BSS_ID1
block|,
literal|"BSS_ID1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SLOT_TIME
block|,
literal|"SLOTTIME"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TIME_OUT
block|,
literal|"TIME_OUT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RSSI_THR
block|,
literal|"RSSI_THR"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_USEC
block|,
literal|"USEC"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_BEACON
block|,
literal|"BEACON"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CFP_PERIOD
block|,
literal|"CFP_PER"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TIMER0
block|,
literal|"TIMER0"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TIMER1
block|,
literal|"TIMER1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TIMER2
block|,
literal|"TIMER2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TIMER3
block|,
literal|"TIMER3"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CFP_DUR
block|,
literal|"CFP_DUR"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RX_FILTER
block|,
literal|"RXFILTER"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_MCAST_FIL0
block|,
literal|"MCAST_0"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_MCAST_FIL1
block|,
literal|"MCAST_1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DIAG_SW
block|,
literal|"DIAG_SW"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TSF_L32
block|,
literal|"TSF_L32"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TSF_U32
block|,
literal|"TSF_U32"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TST_ADDAC
block|,
literal|"TST_ADAC"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DEF_ANTENNA
block|,
literal|"DEF_ANT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_QOS_MASK
block|,
literal|"QOS_MASK"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SEQ_MASK
block|,
literal|"SEQ_MASK"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_OBSERV_2
block|,
literal|"OBSERV2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_OBSERV_1
block|,
literal|"OBSERV1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_LAST_TSTP
block|,
literal|"LAST_TST"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NAV
block|,
literal|"NAV"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RTS_OK
block|,
literal|"RTS_OK"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RTS_FAIL
block|,
literal|"RTS_FAIL"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_ACK_FAIL
block|,
literal|"ACK_FAIL"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_FCS_FAIL
block|,
literal|"FCS_FAIL"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_BEACON_CNT
block|,
literal|"BEAC_CNT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SLEEP1
block|,
literal|"SLEEP1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SLEEP2
block|,
literal|"SLEEP2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SLEEP3
block|,
literal|"SLEEP3"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_BSSMSKL
block|,
literal|"BSSMSKL"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_BSSMSKU
block|,
literal|"BSSMSKU"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TPC
block|,
literal|"TPC"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TFCNT
block|,
literal|"TFCNT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RFCNT
block|,
literal|"RFCNT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_RCCNT
block|,
literal|"RCCNT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_CCCNT
block|,
literal|"CCCNT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_QUIET1
block|,
literal|"QUIET1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_QUIET2
block|,
literal|"QUIET2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TSF_PARM
block|,
literal|"TSF_PARM"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NOACK
block|,
literal|"NOACK"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_PHY_ERR
block|,
literal|"PHY_ERR"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_QOS_CONTROL
block|,
literal|"QOS_CTRL"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_QOS_SELECT
block|,
literal|"QOS_SEL"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_MISC_MODE
block|,
literal|"MISCMODE"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_FILTOFDM
block|,
literal|"FILTOFDM"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_FILTCCK
block|,
literal|"FILTCCK"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_PHYCNT1
block|,
literal|"PHYCNT1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_PHYCNTMASK1
block|,
literal|"PHYCMSK1"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_PHYCNT2
block|,
literal|"PHYCNT2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_PHYCNTMASK2
block|,
literal|"PHYCMSK2"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TXOP_X
block|,
literal|"TXOPX"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NEXT_TBTT
block|,
literal|"NXTTBTT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NEXT_DBA
block|,
literal|"NXTDBA"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NEXT_SWBA
block|,
literal|"NXTSWBA"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NEXT_CFP
block|,
literal|"NXTCFP"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NEXT_HCF
block|,
literal|"NXTHCF"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NEXT_DTIM
block|,
literal|"NXTDTIM"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NEXT_QUIET
block|,
literal|"NXTQUIET"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NEXT_NDP
block|,
literal|"NXTNDP"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR5416_BEACON_PERIOD
block|,
literal|"BCNPER"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DBA_PERIOD
block|,
literal|"DBAPER"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SWBA_PERIOD
block|,
literal|"SWBAPER"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TIM_PERIOD
block|,
literal|"TIMPER"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_DTIM_PERIOD
block|,
literal|"DTIMPER"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_QUIET_PERIOD
block|,
literal|"QUIETPER"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_NDP_PERIOD
block|,
literal|"NDPPER"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_TIMER_MODE
block|,
literal|"TIMERMOD"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_2040_MODE
block|,
literal|"2040MODE"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_PCU_TXBUF_CTRL
block|,
literal|"PCUTXBUF"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SLP32_MODE
block|,
literal|"SLP32MOD"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SLP32_WAKE
block|,
literal|"SLP32WAK"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SLP32_INC
block|,
literal|"SLP32INC"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SLP_CNT
block|,
literal|"SLPCNT"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_SLP_MIB_CTRL
block|,
literal|"SLPMIB"
block|,
name|DUMP_BASIC
block|}
block|,
block|{
name|AR_EXTRCCNT
block|,
literal|"EXTRCCNT"
block|,
name|DUMP_BASIC
block|}
block|,
comment|/* XXX { AR_RATE_DURATION(0), AR_RATE_DURATION(0x20) }, */
block|}
decl_stmt|;
end_decl_stmt

begin_function
specifier|static
name|__constructor
name|void
name|ar5416_ctor
parameter_list|(
name|void
parameter_list|)
block|{
name|register_regs
argument_list|(
name|ar5416regs
argument_list|,
name|N
argument_list|(
name|ar5416regs
argument_list|)
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_keycache
argument_list|(
literal|128
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0x9800
argument_list|,
literal|0x987c
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0x9900
argument_list|,
literal|0x997c
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0x99a4
argument_list|,
literal|0x99a4
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0x9c00
argument_list|,
literal|0x9c1c
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0xa180
argument_list|,
literal|0xa238
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0xa258
argument_list|,
literal|0xa26c
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0xa3c8
argument_list|,
literal|0xa3d4
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0xa864
argument_list|,
literal|0xa864
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0xa9bc
argument_list|,
literal|0xa9bc
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0xb864
argument_list|,
literal|0xb864
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
name|register_range
argument_list|(
literal|0xb9bc
argument_list|,
literal|0xb9bc
argument_list|,
name|DUMP_BASEBAND
argument_list|,
name|MAC5416
argument_list|,
name|PHYANY
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

