/// Auto-generated register definitions for FLASH
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::flash {

// ============================================================================
// FLASH - Flash
// Base Address: 0x40022000
// ============================================================================

/// FLASH Register Structure
struct FLASH_Registers {

    /// Access control register
    /// Offset: 0x0000
    /// Reset value: 0x00000600
    /// Access: read-write
    volatile uint32_t ACR;
    uint8_t RESERVED_0004[4]; ///< Reserved

    /// Flash key register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t KEYR;

    /// Option byte key register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t OPTKEYR;

    /// Status register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t SR;

    /// Flash control register
    /// Offset: 0x0014
    /// Reset value: 0xC0000000
    /// Access: read-write
    volatile uint32_t CR;

    /// Flash ECC register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    volatile uint32_t ECCR;
    uint8_t RESERVED_001C[4]; ///< Reserved

    /// Flash option register
    /// Offset: 0x0020
    /// Reset value: 0xF0000000
    /// Access: read-write
    volatile uint32_t OPTR;

    /// Flash PCROP zone A Start address register
    /// Offset: 0x0024
    /// Reset value: 0xF0000000
    /// Access: read-only
    volatile uint32_t PCROP1ASR;

    /// Flash PCROP zone A End address register
    /// Offset: 0x0028
    /// Reset value: 0xF0000000
    /// Access: read-only
    volatile uint32_t PCROP1AER;

    /// Flash WRP area A address register
    /// Offset: 0x002C
    /// Reset value: 0xF0000000
    /// Access: read-only
    volatile uint32_t WRP1AR;

    /// Flash WRP area B address register
    /// Offset: 0x0030
    /// Reset value: 0xF0000000
    /// Access: read-only
    volatile uint32_t WRP1BR;

    /// Flash PCROP zone B Start address register
    /// Offset: 0x0034
    /// Reset value: 0xF0000000
    /// Access: read-only
    volatile uint32_t PCROP1BSR;

    /// Flash PCROP area B End address register
    /// Offset: 0x0038
    /// Reset value: 0xF0000000
    /// Access: read-write
    volatile uint32_t PCROP1BER;
    uint8_t RESERVED_003C[8]; ///< Reserved

    /// Flash PCROP2 area A start address register
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PCROP2ASR;

    /// Flash PCROP2 area A end address register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PCROP2AER;

    /// Flash WRP2 area A address register
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t WRP2AR;

    /// Flash WRP2 area B address register
    /// Offset: 0x0050
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t WRP2BR;

    /// FLASH PCROP2 area B start address register
    /// Offset: 0x0054
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PCROP2BSR;

    /// FLASH PCROP2 area B end address register
    /// Offset: 0x0058
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PCROP2BER;
    uint8_t RESERVED_005C[36]; ///< Reserved

    /// Flash Security register
    /// Offset: 0x0080
    /// Reset value: 0xF0000000
    /// Access: read-write
    volatile uint32_t SECR;
};

static_assert(sizeof(FLASH_Registers) >= 132, "FLASH_Registers size mismatch");

/// FLASH peripheral instance
inline FLASH_Registers* FLASH() {
    return reinterpret_cast<FLASH_Registers*>(0x40022000);
}

}  // namespace alloy::hal::st::stm32g0::flash
