{
    "status": true,
    "messages": [
    "Start of IO Analysis",
    "  Get Ports",
    "    Detect input port \\clk (index=0, width=1, offset=0)",
    "    Detect input port \\din (index=0, width=1, offset=0)",
    "    Detect output port \\dout (index=0, width=1, offset=0)",
    "  Get Port/Standalone Primitives",
    "    Get important connection of cell \\I_BUF \\clk_i_buf",
    "      Cell port \\I is connected to input port \\clk",
    "        Data Width: -2",
    "    Get important connection of cell \\I_BUF \\din_i_buf",
    "      Cell port \\I is connected to input port \\din",
    "        Data Width: -2",
    "    Get important connection of cell \\O_BUFT \\o_buft",
    "      Cell port \\O is connected to output port \\dout",
    "        Data Width: -2",
    "  Trace \\I_BUF --> \\CLK_BUF",
    "    Try \\I_BUF \\clk_i_buf out connection: \\clk_ibuf -> \\clk_buf",
    "      Connected \\clk_buf",
    "        Data Width: -2",
    "  Trace \\I_BUF_DS --> \\CLK_BUF",
    "  Trace \\CLK_BUF --> \\PLL",
    "  Trace \\BOOT_CLOCK --> \\PLL",
    "  Trace \\I_BUF --> \\I_DELAY",
    "  Trace \\I_BUF --> \\I_DDR",
    "  Trace \\I_BUF --> \\I_SERDES",
    "  Trace \\I_BUF_DS --> \\I_DELAY",
    "  Trace \\I_BUF_DS --> \\I_DDR",
    "  Trace \\I_BUF_DS --> \\I_SERDES",
    "  Trace \\I_DELAY --> \\I_DDR",
    "  Trace \\I_DELAY --> \\I_SERDES",
    "  Trace \\O_BUF --> \\O_DELAY",
    "  Trace \\O_BUF --> \\O_DDR",
    "  Trace \\O_BUF --> \\O_SERDES",
    "  Trace \\O_BUFT --> \\O_DELAY",
    "  Trace \\O_BUFT --> \\O_DDR",
    "  Trace \\O_BUFT --> \\O_SERDES",
    "  Trace \\O_BUF_DS --> \\O_DELAY",
    "  Trace \\O_BUF_DS --> \\O_DDR",
    "  Trace \\O_BUF_DS --> \\O_SERDES",
    "  Trace \\O_BUFT_DS --> \\O_DELAY",
    "  Trace \\O_BUFT_DS --> \\O_DDR",
    "  Trace \\O_BUFT_DS --> \\O_SERDES",
    "  Trace \\O_DELAY --> \\O_DDR",
    "  Trace \\O_DELAY --> \\O_SERDES",
    "  Trace \\O_BUF --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT --> \\O_SERDES_CLK",
    "  Trace \\O_BUF_DS --> \\O_SERDES_CLK",
    "  Trace \\O_BUFT_DS --> \\O_SERDES_CLK",
    "  Trace fabric clock buffer",
    "  Trace gearbox fast clock source",
    "  Trace Core/Fabric Clock",
    "    Module \\CLK_BUF \\clk_buf: clock port \\O, net \\clk_clk_buf",
    "      Connected to cell \\DFFRE $abc$188$auto_189",
    "        Which is not a IO primitive. Send to fabric",
    "      Use slot 0",
    "  Double check Core/Fabric Clock",
    "  Summary",
    "        |---------------------------------------------------------------|",
    "        |     ****************************************************      |",
    "    IN  | clk * I_BUF |-> CLK_BUF                                *      |",
    "    IN  | din * I_BUF                                            *      |",
    "    OUT |     *                                           O_BUFT * dout |",
    "        |     ****************************************************      |",
    "        |---------------------------------------------------------------|",
    "  Final checking is good",
    "  Assign location HP_1_0_0P (and properties) to Port din",
    "  Assign location HP_1_2_1P (and properties) to Port dout",
    "  Assign location HP_1_CC_18_9P (and properties) to Port clk",
    "  Cross-check instances vs wrapped-instances",
    "  Generate SDC",
    "    Determine data signals",
    "      Pin object=clk, location: HP_1_CC_18_9P",
    "        Data signal from object clk",
    "          Module=I_BUF Linked-object=clk Port=O Net=clk_ibuf - Found",
    "      Pin object=din, location: HP_1_0_0P",
    "        Data signal from object din",
    "          Module=I_BUF Linked-object=din Port=O Net=din_ibuf - Found",
    "      Pin object=dout, location: HP_1_2_1P",
    "        Data signal from object dout",
    "          Module=O_BUFT Linked-object=dout Port=I Net=dout_obuf - Found",
    "    Determine internal control signals",
    "      Module=I_BUF LinkedObject=clk Location=HP_1_CC_18_9P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=I_BUF LinkedObject=din Location=HP_1_0_0P Port=EN Signal=in:f2g_in_en_{A|B}",
    "      Module=O_BUFT LinkedObject=dout Location=HP_1_2_1P Port=T Signal=in:f2g_tx_oe_{A|B}",
    "End of IO Analysis"
  ],
  "instances": [
    {
      "module": "I_BUF",
      "name": "clk_i_buf",
      "location_object": "clk",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk",
      "linked_objects": {
        "clk": {
          "location": "HP_1_CC_18_9P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "clk",
        "O": "clk_ibuf"
      },
      "parameters": {
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
        "CLK_BUF"
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "CLK_BUF",
      "name": "clk_buf",
      "location_object": "clk",
      "location": "HP_1_CC_18_9P",
      "linked_object": "clk",
      "linked_objects": {
        "clk": {
          "location": "HP_1_CC_18_9P",
          "properties": {
            "ROUTE_TO_FABRIC_CLK": "0"
          }
        }
      },
      "connectivity": {
        "I": "clk_ibuf",
        "O": "clk_clk_buf"
      },
      "parameters": {
        "ROUTE_TO_FABRIC_CLK": "0"
      },
      "flags": [
        "CLK_BUF",
        "PIN_CLOCK_CORE_ONLY"
      ],
      "pre_primitive": "I_BUF",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "I_BUF",
      "name": "din_i_buf",
      "location_object": "din",
      "location": "HP_1_0_0P",
      "linked_object": "din",
      "linked_objects": {
        "din": {
          "location": "HP_1_0_0P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "din",
        "O": "din_ibuf"
      },
      "parameters": {
      },
      "flags": [
        "I_BUF"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    },
    {
      "module": "O_BUFT",
      "name": "o_buft",
      "location_object": "dout",
      "location": "HP_1_2_1P",
      "linked_object": "dout",
      "linked_objects": {
        "dout": {
          "location": "HP_1_2_1P",
          "properties": {
          }
        }
      },
      "connectivity": {
        "I": "dout_obuf",
        "O": "dout"
      },
      "parameters": {
      },
      "flags": [
        "O_BUFT"
      ],
      "pre_primitive": "",
      "post_primitives": [
      ],
      "route_clock_to": {
      },
      "errors": [
      ]
    }
  ]
}
