
---------- Begin Simulation Statistics ----------
final_tick                               129013221000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143848                       # Simulator instruction rate (inst/s)
host_mem_usage                                 681884                       # Number of bytes of host memory used
host_op_rate                                   157416                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   695.18                       # Real time elapsed on the host
host_tick_rate                              185583106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.129013                       # Number of seconds simulated
sim_ticks                                129013221000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.087953                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8691522                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9866868                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            142538                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16342633                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300025                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434128                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           134103                       # Number of indirect misses.
system.cpu.branchPred.lookups                20405463                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050672                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1046                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.290132                       # CPI: cycles per instruction
system.cpu.discardedOps                        690964                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49596925                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17142222                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9894420                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        13561749                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.775114                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        129013221                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       115451472                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        45048                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         94586                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       732880                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1876                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1466663                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1897                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10744                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43887                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1143                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38812                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38812                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10744                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       144142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 144142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5980352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5980352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49556                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               49556                       # Request fanout histogram
system.membus.respLayer1.occupancy          268792500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           270134000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            693084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       100098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       668515                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10726                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        668914                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24171                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2006342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       194107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2200449                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85595392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7749376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93344768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46463                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2808768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           780250                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002525                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050718                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 778301     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1928      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     21      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             780250                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2916115000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         194626992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2006739999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               668373                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15852                       # number of demand (read+write) hits
system.l2.demand_hits::total                   684225                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668373                       # number of overall hits
system.l2.overall_hits::.cpu.data               15852                       # number of overall hits
system.l2.overall_hits::total                  684225                       # number of overall hits
system.l2.demand_misses::.cpu.inst                541                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              49021                       # number of demand (read+write) misses
system.l2.demand_misses::total                  49562                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               541                       # number of overall misses
system.l2.overall_misses::.cpu.data             49021                       # number of overall misses
system.l2.overall_misses::total                 49562                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5263268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5316202000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52934000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5263268000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5316202000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           668914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            64873                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               733787                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          668914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           64873                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              733787                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000809                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.755646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.067543                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000809                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.755646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.067543                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97844.731978                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107367.617960                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107263.669747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97844.731978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107367.617960                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107263.669747                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43887                       # number of writebacks
system.l2.writebacks::total                     43887                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         49016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             49556                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        49016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            49556                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     42054000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4282540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4324594000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     42054000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4282540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4324594000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.755569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.755569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.067535                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77877.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87370.246450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87266.809266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77877.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87370.246450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87266.809266                       # average overall mshr miss latency
system.l2.replacements                          46463                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        56211                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56211                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        56211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56211                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       668504                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           668504                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       668504                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       668504                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          464                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           464                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1890                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38812                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4129664000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4129664000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.953565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106401.731423                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106401.731423                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3353424000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3353424000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.953565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86401.731423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86401.731423                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          541                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              541                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52934000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       668914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         668914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000809                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000809                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97844.731978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97844.731978                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     42054000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     42054000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77877.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77877.777778                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13962                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13962                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        10209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1133604000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1133604000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24171                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.422366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.422366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111039.670879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111039.670879                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        10204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    929116000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    929116000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.422159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.422159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91054.096433                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91054.096433                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4053.530132                       # Cycle average of tags in use
system.l2.tags.total_refs                     1466145                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50559                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.998695                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.855685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        20.700703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3975.973744                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.970697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989631                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1668                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2983789                       # Number of tag accesses
system.l2.tags.data_accesses                  2983789                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3137024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3171584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2808768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2808768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           49016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               49556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        43887                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              43887                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            267880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24315523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              24583403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       267880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           267880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       21771164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             21771164                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       21771164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           267880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24315523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             46354567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     43887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       540.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     49005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002216554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              175433                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41455                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       49556                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43887                       # Number of write requests accepted
system.mem_ctrls.readBursts                     49556                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43887                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2744                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    847288000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  247725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1776256750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17101.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35851.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16609                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30338                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 33.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 49556                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43887                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        46453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.680602                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.089793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.720836                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29349     63.18%     63.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12379     26.65%     89.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2393      5.15%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          498      1.07%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          420      0.90%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          369      0.79%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          370      0.80%     98.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          305      0.66%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          370      0.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        46453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.191194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.455616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.323467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2448     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.878516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.862983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.729197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              271     11.05%     11.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.08%     11.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1937     78.96%     90.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              241      9.82%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3170880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2806784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3171584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2808768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     24.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  129011876000                       # Total gap between requests
system.mem_ctrls.avgGap                    1380647.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3136320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2806784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 267879.522208037844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24310066.640379436314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 21755785.788806866854                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          540                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        49016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        43887                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14336250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1761920500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2999689726250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26548.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35945.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  68350302.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            161306880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             85736640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           174137460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          114469380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10183970160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28926898650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25181583360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        64828102530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.491931                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  65167202000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4307940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  59538079000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            170374680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             90552495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           179613840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          114458940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10183970160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29638192530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24582599040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        64959761685                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        503.512440                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  63607044250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4307940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61098236750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    129013221000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27643611                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27643611                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27643611                       # number of overall hits
system.cpu.icache.overall_hits::total        27643611                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       668914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         668914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       668914                       # number of overall misses
system.cpu.icache.overall_misses::total        668914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17433369000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17433369000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17433369000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17433369000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28312525                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28312525                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28312525                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28312525                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023626                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023626                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023626                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023626                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26062.197831                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26062.197831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26062.197831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26062.197831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       668515                       # number of writebacks
system.cpu.icache.writebacks::total            668515                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       668914                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       668914                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       668914                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       668914                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  16095543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16095543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  16095543000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16095543000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.023626                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023626                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.023626                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023626                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24062.200821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24062.200821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24062.200821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24062.200821                       # average overall mshr miss latency
system.cpu.icache.replacements                 668515                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27643611                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27643611                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       668914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        668914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17433369000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17433369000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28312525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28312525                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023626                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26062.197831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26062.197831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       668914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       668914                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  16095543000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16095543000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.023626                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023626                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24062.200821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24062.200821                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           397.732634                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28312524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            668913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.326168                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   397.732634                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.776822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.776822                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57293963                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57293963                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35642900                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35642900                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35646206                       # number of overall hits
system.cpu.dcache.overall_hits::total        35646206                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        89045                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          89045                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        89100                       # number of overall misses
system.cpu.dcache.overall_misses::total         89100                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7446998000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7446998000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7446998000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7446998000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35731945                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35731945                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35735306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35735306                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002493                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83631.849065                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83631.849065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83580.224467                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83580.224467                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56211                       # number of writebacks
system.cpu.dcache.writebacks::total             56211                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24222                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24222                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        64823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        64823                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        64873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        64873                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5787377000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5787377000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5790858000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5790858000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001814                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001814                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001815                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001815                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89279.684680                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89279.684680                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89264.532240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89264.532240                       # average overall mshr miss latency
system.cpu.dcache.replacements                  64361                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21446495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21446495                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30699                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1811935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1811935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21477194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21477194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59022.606600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59022.606600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6578                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24121                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1495914000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1495914000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62017.080552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62017.080552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14196405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14196405                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        58346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        58346                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5635063000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5635063000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004093                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004093                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 96580.108319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96580.108319                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4291463000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4291463000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002855                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105436.170213                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105436.170213                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3306                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3306                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           55                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           55                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.016364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.016364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           50                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           50                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3481000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3481000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.014877                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.014877                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        69620                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        69620                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.333695                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35889243                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             64873                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            553.223113                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.333695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998699                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998699                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71891813                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71891813                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 129013221000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
