/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:14:00 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_RAAGA_AX_DBLK_H__
#define BCHP_RAAGA_AX_DBLK_H__

/***************************************************************************
 *RAAGA_AX_DBLK
 ***************************************************************************/
#define BCHP_RAAGA_AX_DBLK_REVISION              0x00c41000 /* [RO] Revision ID register */
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE            0x00c41004 /* [RW] Frame Size register */
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG           0x00c41008 /* [RW] Cluster Configuration register */
#define BCHP_RAAGA_AX_DBLK_DMEM_CLUSTER_INFO_PTR 0x00c4100c /* [RW] Cluster Info Pointer register */
#define BCHP_RAAGA_AX_DBLK_CTRL                  0x00c41010 /* [RW] Control register */
#define BCHP_RAAGA_AX_DBLK_STATUS                0x00c41014 /* [RO] Status register */
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL           0x00c41018 /* [RW] Filter control register */
#define BCHP_RAAGA_AX_DBLK_FILTER_OFFSET         0x00c4101c /* [RW] Filter offset register */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE    0x00c41020 /* [RW] Boundary Strength Enable register */
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE  0x00c41024 /* [RW] Boundary Strength Enable register */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2            0x00c41028 /* [RW] Row3,Row2 Top Horizontal Edge Boundary Strength Value register */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0            0x00c4102c /* [RW] Row1,Row0 Top Horizontal Edge Boundary Strength Value register */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2            0x00c41030 /* [RW] Row3,Row2 Left Vertical Edge Boundary Strength Value register */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0            0x00c41034 /* [RW] Row1,Row0 Left Vertical Edge Boundary Strength Value register */
#define BCHP_RAAGA_AX_DBLK_INPUT_BASE_PTR        0x00c41038 /* [RW] Cluster Information start address register */
#define BCHP_RAAGA_AX_DBLK_TOP_BASE_PTR          0x00c4103c /* [RW] Top Buffer Base pointer register */
#define BCHP_RAAGA_AX_DBLK_LEFT_BASE_PTR         0x00c41040 /* [RW] Left Buffer Base pointer register */
#define BCHP_RAAGA_AX_DBLK_OUT_LUMA_BASE_PTR     0x00c41044 /* [RW] Out Buffer Luma Base pointer register */
#define BCHP_RAAGA_AX_DBLK_OUT_CB_BASE_PTR       0x00c41048 /* [RW] Out Buffer CB Base pointer register */
#define BCHP_RAAGA_AX_DBLK_OUT_CR_BASE_PTR       0x00c4104c /* [RW] Out Buffer CR Base pointer register */
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_LUMA_BASE_PTR 0x00c41050 /* [RW] Out Buffer Extension Luma Base pointer register */
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_CB_BASE_PTR   0x00c41054 /* [RW] Out Buffer Extension CB Base pointer register */
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_CR_BASE_PTR   0x00c41058 /* [RW] Out Buffer Extension CR Base pointer register */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0           0x00c4105c /* [RW] Address control register0 */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_1           0x00c41060 /* [RW] Address control register1 */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_2           0x00c41064 /* [RW] Address control register2 */
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL            0x00c41068 /* [RW] Debug control register */
#define BCHP_RAAGA_AX_DBLK_STATUS_0              0x00c4106c /* [RO] Status register0 */
#define BCHP_RAAGA_AX_DBLK_STATUS_1              0x00c41070 /* [RO] Status register0 */
#define BCHP_RAAGA_AX_DBLK_STATUS_2              0x00c41074 /* [RO] Status register0 */
#define BCHP_RAAGA_AX_DBLK_STATUS_3              0x00c41078 /* [RO] Status register0 */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2     0x00c4107c /* [RO] Row3,Row2 Top Horizontal Edge Boundary Strength Status register */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0     0x00c41080 /* [RO] Row1,Row0 Top Horizontal Edge Boundary Strength Status register */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2     0x00c41084 /* [RO] Row3,Row2 Left Vertical Edge Boundary Strength Status register */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0     0x00c41088 /* [RO] Row1,Row0 Left Vertical Edge Boundary Strength Status register */

/***************************************************************************
 *REVISION - Revision ID register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: REVISION :: reserved0 [31:16] */
#define BCHP_RAAGA_AX_DBLK_REVISION_reserved0_MASK                 0xffff0000
#define BCHP_RAAGA_AX_DBLK_REVISION_reserved0_SHIFT                16

/* RAAGA_AX_DBLK :: REVISION :: MAJOR [15:08] */
#define BCHP_RAAGA_AX_DBLK_REVISION_MAJOR_MASK                     0x0000ff00
#define BCHP_RAAGA_AX_DBLK_REVISION_MAJOR_SHIFT                    8
#define BCHP_RAAGA_AX_DBLK_REVISION_MAJOR_DEFAULT                  0x00000001

/* RAAGA_AX_DBLK :: REVISION :: MINOR [07:00] */
#define BCHP_RAAGA_AX_DBLK_REVISION_MINOR_MASK                     0x000000ff
#define BCHP_RAAGA_AX_DBLK_REVISION_MINOR_SHIFT                    0
#define BCHP_RAAGA_AX_DBLK_REVISION_MINOR_DEFAULT                  0x00000000

/***************************************************************************
 *FRAME_SIZE - Frame Size register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: FRAME_SIZE :: reserved0 [31:19] */
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_reserved0_MASK               0xfff80000
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_reserved0_SHIFT              19

/* RAAGA_AX_DBLK :: FRAME_SIZE :: FRAME_TYPE [18:18] */
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_FRAME_TYPE_MASK              0x00040000
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_FRAME_TYPE_SHIFT             18
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_FRAME_TYPE_DEFAULT           0x00000000
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_FRAME_TYPE_I                 0
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_FRAME_TYPE_P                 1

/* RAAGA_AX_DBLK :: FRAME_SIZE :: MB_ROW_COUNT [17:09] */
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_MB_ROW_COUNT_MASK            0x0003fe00
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_MB_ROW_COUNT_SHIFT           9
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_MB_ROW_COUNT_DEFAULT         0x0000002d

/* RAAGA_AX_DBLK :: FRAME_SIZE :: MB_COL_COUNT [08:00] */
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_MB_COL_COUNT_MASK            0x000001ff
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_MB_COL_COUNT_SHIFT           0
#define BCHP_RAAGA_AX_DBLK_FRAME_SIZE_MB_COL_COUNT_DEFAULT         0x00000050

/***************************************************************************
 *CLUSTER_CFG - Cluster Configuration register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: CLUSTER_CFG :: reserved0 [31:20] */
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_reserved0_MASK              0xfff00000
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_reserved0_SHIFT             20

/* RAAGA_AX_DBLK :: CLUSTER_CFG :: PUBLIC_MB_INFO_INCR [19:12] */
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_MASK    0x000ff000
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_SHIFT   12
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_PUBLIC_MB_INFO_INCR_DEFAULT 0x00000030

/* RAAGA_AX_DBLK :: CLUSTER_CFG :: PRIVATE_MB_INFO_INCR [11:04] */
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_MASK   0x00000ff0
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_SHIFT  4
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_PRIVATE_MB_INFO_INCR_DEFAULT 0x00000040

/* RAAGA_AX_DBLK :: CLUSTER_CFG :: NUMB_MBLKS_PER_CLUSTER [03:00] */
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_MASK 0x0000000f
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_SHIFT 0
#define BCHP_RAAGA_AX_DBLK_CLUSTER_CFG_NUMB_MBLKS_PER_CLUSTER_DEFAULT 0x00000004

/***************************************************************************
 *DMEM_CLUSTER_INFO_PTR - Cluster Info Pointer register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: DMEM_CLUSTER_INFO_PTR :: VAL [31:00] */
#define BCHP_RAAGA_AX_DBLK_DMEM_CLUSTER_INFO_PTR_VAL_MASK          0xffffffff
#define BCHP_RAAGA_AX_DBLK_DMEM_CLUSTER_INFO_PTR_VAL_SHIFT         0
#define BCHP_RAAGA_AX_DBLK_DMEM_CLUSTER_INFO_PTR_VAL_DEFAULT       0x00000000

/***************************************************************************
 *CTRL - Control register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: CTRL :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_DBLK_CTRL_reserved0_MASK                     0xfffffffc
#define BCHP_RAAGA_AX_DBLK_CTRL_reserved0_SHIFT                    2

/* RAAGA_AX_DBLK :: CTRL :: CMD [01:00] */
#define BCHP_RAAGA_AX_DBLK_CTRL_CMD_MASK                           0x00000003
#define BCHP_RAAGA_AX_DBLK_CTRL_CMD_SHIFT                          0
#define BCHP_RAAGA_AX_DBLK_CTRL_CMD_DEFAULT                        0x00000002
#define BCHP_RAAGA_AX_DBLK_CTRL_CMD_GO                             0
#define BCHP_RAAGA_AX_DBLK_CTRL_CMD_PAUSE                          1
#define BCHP_RAAGA_AX_DBLK_CTRL_CMD_HALT                           2
#define BCHP_RAAGA_AX_DBLK_CTRL_CMD_CONTINUE                       3

/***************************************************************************
 *STATUS - Status register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: STATUS :: reserved0 [31:01] */
#define BCHP_RAAGA_AX_DBLK_STATUS_reserved0_MASK                   0xfffffffe
#define BCHP_RAAGA_AX_DBLK_STATUS_reserved0_SHIFT                  1

/* RAAGA_AX_DBLK :: STATUS :: DONE [00:00] */
#define BCHP_RAAGA_AX_DBLK_STATUS_DONE_MASK                        0x00000001
#define BCHP_RAAGA_AX_DBLK_STATUS_DONE_SHIFT                       0
#define BCHP_RAAGA_AX_DBLK_STATUS_DONE_DEFAULT                     0x00000000

/***************************************************************************
 *FILTER_CTRL - Filter control register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: FILTER_CTRL :: reserved0 [31:02] */
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_reserved0_MASK              0xfffffffc
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_reserved0_SHIFT             2

/* RAAGA_AX_DBLK :: FILTER_CTRL :: FIELD_MODE_ENABLE [01:01] */
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_FIELD_MODE_ENABLE_MASK      0x00000002
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_FIELD_MODE_ENABLE_SHIFT     1
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_FIELD_MODE_ENABLE_DEFAULT   0x00000000
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_FIELD_MODE_ENABLE_DISABLE   0
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_FIELD_MODE_ENABLE_ENABLE    1

/* RAAGA_AX_DBLK :: FILTER_CTRL :: BS_COMPUTE_ENABLE [00:00] */
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_BS_COMPUTE_ENABLE_MASK      0x00000001
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_BS_COMPUTE_ENABLE_SHIFT     0
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_BS_COMPUTE_ENABLE_DEFAULT   0x00000001
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_BS_COMPUTE_ENABLE_DISABLE   0
#define BCHP_RAAGA_AX_DBLK_FILTER_CTRL_BS_COMPUTE_ENABLE_ENABLE    1

/***************************************************************************
 *FILTER_OFFSET - Filter offset register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: FILTER_OFFSET :: FILTER_OFFSET_B [31:16] */
#define BCHP_RAAGA_AX_DBLK_FILTER_OFFSET_FILTER_OFFSET_B_MASK      0xffff0000
#define BCHP_RAAGA_AX_DBLK_FILTER_OFFSET_FILTER_OFFSET_B_SHIFT     16
#define BCHP_RAAGA_AX_DBLK_FILTER_OFFSET_FILTER_OFFSET_B_DEFAULT   0x00000000

/* RAAGA_AX_DBLK :: FILTER_OFFSET :: FILTER_OFFSET_A [15:00] */
#define BCHP_RAAGA_AX_DBLK_FILTER_OFFSET_FILTER_OFFSET_A_MASK      0x0000ffff
#define BCHP_RAAGA_AX_DBLK_FILTER_OFFSET_FILTER_OFFSET_A_SHIFT     0
#define BCHP_RAAGA_AX_DBLK_FILTER_OFFSET_FILTER_OFFSET_A_DEFAULT   0x00000000

/***************************************************************************
 *LUMA_FILTER_ENABLE - Boundary Strength Enable register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R3_C3 [31:31] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C3_MASK    0x80000000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C3_SHIFT   31
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C3_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C3_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C3_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R3_C2 [30:30] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C2_MASK    0x40000000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C2_SHIFT   30
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C2_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C2_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C2_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R3_C1 [29:29] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C1_MASK    0x20000000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C1_SHIFT   29
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C1_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R3_C0 [28:28] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C0_MASK    0x10000000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C0_SHIFT   28
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R3_C0_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R2_C3 [27:27] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C3_MASK    0x08000000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C3_SHIFT   27
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C3_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C3_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C3_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R2_C2 [26:26] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C2_MASK    0x04000000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C2_SHIFT   26
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C2_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C2_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C2_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R2_C1 [25:25] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C1_MASK    0x02000000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C1_SHIFT   25
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C1_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R2_C0 [24:24] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C0_MASK    0x01000000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C0_SHIFT   24
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R2_C0_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R1_C3 [23:23] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C3_MASK    0x00800000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C3_SHIFT   23
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C3_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C3_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C3_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R1_C2 [22:22] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C2_MASK    0x00400000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C2_SHIFT   22
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C2_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C2_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C2_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R1_C1 [21:21] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C1_MASK    0x00200000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C1_SHIFT   21
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C1_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R1_C0 [20:20] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C0_MASK    0x00100000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C0_SHIFT   20
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R1_C0_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R0_C3 [19:19] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C3_MASK    0x00080000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C3_SHIFT   19
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C3_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C3_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C3_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R0_C2 [18:18] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C2_MASK    0x00040000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C2_SHIFT   18
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C2_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C2_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C2_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R0_C1 [17:17] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C1_MASK    0x00020000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C1_SHIFT   17
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C1_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: H_EDGE_R0_C0 [16:16] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C0_MASK    0x00010000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C0_SHIFT   16
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_H_EDGE_R0_C0_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R3_C3 [15:15] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C3_MASK    0x00008000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C3_SHIFT   15
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C3_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C3_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C3_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R3_C2 [14:14] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C2_MASK    0x00004000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C2_SHIFT   14
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C2_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C2_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C2_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R3_C1 [13:13] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C1_MASK    0x00002000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C1_SHIFT   13
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C1_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R3_C0 [12:12] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C0_MASK    0x00001000
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C0_SHIFT   12
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R3_C0_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R2_C3 [11:11] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C3_MASK    0x00000800
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C3_SHIFT   11
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C3_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C3_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C3_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R2_C2 [10:10] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C2_MASK    0x00000400
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C2_SHIFT   10
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C2_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C2_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C2_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R2_C1 [09:09] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C1_MASK    0x00000200
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C1_SHIFT   9
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C1_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R2_C0 [08:08] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C0_MASK    0x00000100
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C0_SHIFT   8
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R2_C0_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R1_C3 [07:07] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C3_MASK    0x00000080
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C3_SHIFT   7
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C3_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C3_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C3_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R1_C2 [06:06] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C2_MASK    0x00000040
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C2_SHIFT   6
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C2_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C2_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C2_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R1_C1 [05:05] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C1_MASK    0x00000020
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C1_SHIFT   5
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C1_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R1_C0 [04:04] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C0_MASK    0x00000010
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C0_SHIFT   4
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R1_C0_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R0_C3 [03:03] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C3_MASK    0x00000008
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C3_SHIFT   3
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C3_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C3_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C3_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R0_C2 [02:02] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C2_MASK    0x00000004
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C2_SHIFT   2
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C2_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C2_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C2_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R0_C1 [01:01] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C1_MASK    0x00000002
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C1_SHIFT   1
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C1_ENABLE  1

/* RAAGA_AX_DBLK :: LUMA_FILTER_ENABLE :: V_EDGE_R0_C0 [00:00] */
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C0_MASK    0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C0_SHIFT   0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_LUMA_FILTER_ENABLE_V_EDGE_R0_C0_ENABLE  1

/***************************************************************************
 *CHROMA_FILTER_ENABLE - Boundary Strength Enable register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: CHROMA_FILTER_ENABLE :: reserved_for_padding0 [31:08] */
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_reserved_for_padding0_MASK 0xffffff00
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_reserved_for_padding0_SHIFT 8

/* RAAGA_AX_DBLK :: CHROMA_FILTER_ENABLE :: H_EDGE_R1_C1 [07:07] */
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R1_C1_MASK  0x00000080
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R1_C1_SHIFT 7
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R1_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R1_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R1_C1_ENABLE 1

/* RAAGA_AX_DBLK :: CHROMA_FILTER_ENABLE :: H_EDGE_R1_C0 [06:06] */
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R1_C0_MASK  0x00000040
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R1_C0_SHIFT 6
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R1_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R1_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R1_C0_ENABLE 1

/* RAAGA_AX_DBLK :: CHROMA_FILTER_ENABLE :: H_EDGE_R0_C1 [05:05] */
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R0_C1_MASK  0x00000020
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R0_C1_SHIFT 5
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R0_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R0_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R0_C1_ENABLE 1

/* RAAGA_AX_DBLK :: CHROMA_FILTER_ENABLE :: H_EDGE_R0_C0 [04:04] */
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R0_C0_MASK  0x00000010
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R0_C0_SHIFT 4
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R0_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R0_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_H_EDGE_R0_C0_ENABLE 1

/* RAAGA_AX_DBLK :: CHROMA_FILTER_ENABLE :: V_EDGE_R1_C1 [03:03] */
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R1_C1_MASK  0x00000008
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R1_C1_SHIFT 3
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R1_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R1_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R1_C1_ENABLE 1

/* RAAGA_AX_DBLK :: CHROMA_FILTER_ENABLE :: V_EDGE_R1_C0 [02:02] */
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R1_C0_MASK  0x00000004
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R1_C0_SHIFT 2
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R1_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R1_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R1_C0_ENABLE 1

/* RAAGA_AX_DBLK :: CHROMA_FILTER_ENABLE :: V_EDGE_R0_C1 [01:01] */
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R0_C1_MASK  0x00000002
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R0_C1_SHIFT 1
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R0_C1_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R0_C1_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R0_C1_ENABLE 1

/* RAAGA_AX_DBLK :: CHROMA_FILTER_ENABLE :: V_EDGE_R0_C0 [00:00] */
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R0_C0_MASK  0x00000001
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R0_C0_SHIFT 0
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R0_C0_DEFAULT 0x00000001
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R0_C0_DISABLE 0
#define BCHP_RAAGA_AX_DBLK_CHROMA_FILTER_ENABLE_V_EDGE_R0_C0_ENABLE 1

/***************************************************************************
 *BS_H_R3_R2 - Row3,Row2 Top Horizontal Edge Boundary Strength Value register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved0_MASK               0x80000000
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved0_SHIFT              31

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: H_EDGE_R3_C3 [30:28] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C3_MASK            0x70000000
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C3_SHIFT           28
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C3_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: reserved1 [27:27] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved1_MASK               0x08000000
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved1_SHIFT              27

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: H_EDGE_R3_C2 [26:24] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C2_MASK            0x07000000
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C2_SHIFT           24
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C2_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: reserved2 [23:23] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved2_MASK               0x00800000
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved2_SHIFT              23

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: H_EDGE_R3_C1 [22:20] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C1_MASK            0x00700000
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C1_SHIFT           20
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C1_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: reserved3 [19:19] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved3_MASK               0x00080000
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved3_SHIFT              19

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: H_EDGE_R3_C0 [18:16] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C0_MASK            0x00070000
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C0_SHIFT           16
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R3_C0_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: reserved4 [15:15] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved4_MASK               0x00008000
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved4_SHIFT              15

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: H_EDGE_R2_C3 [14:12] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C3_MASK            0x00007000
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C3_SHIFT           12
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C3_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: reserved5 [11:11] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved5_MASK               0x00000800
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved5_SHIFT              11

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: H_EDGE_R2_C2 [10:08] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C2_MASK            0x00000700
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C2_SHIFT           8
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C2_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: reserved6 [07:07] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved6_MASK               0x00000080
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved6_SHIFT              7

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: H_EDGE_R2_C1 [06:04] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C1_MASK            0x00000070
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C1_SHIFT           4
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C1_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: reserved7 [03:03] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved7_MASK               0x00000008
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_reserved7_SHIFT              3

/* RAAGA_AX_DBLK :: BS_H_R3_R2 :: H_EDGE_R2_C0 [02:00] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C0_MASK            0x00000007
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C0_SHIFT           0
#define BCHP_RAAGA_AX_DBLK_BS_H_R3_R2_H_EDGE_R2_C0_DEFAULT         0x00000000

/***************************************************************************
 *BS_H_R1_R0 - Row1,Row0 Top Horizontal Edge Boundary Strength Value register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved0_MASK               0x80000000
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved0_SHIFT              31

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: H_EDGE_R1_C3 [30:28] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C3_MASK            0x70000000
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C3_SHIFT           28
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C3_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: reserved1 [27:27] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved1_MASK               0x08000000
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved1_SHIFT              27

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: H_EDGE_R1_C2 [26:24] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C2_MASK            0x07000000
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C2_SHIFT           24
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C2_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: reserved2 [23:23] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved2_MASK               0x00800000
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved2_SHIFT              23

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: H_EDGE_R1_C1 [22:20] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C1_MASK            0x00700000
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C1_SHIFT           20
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C1_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: reserved3 [19:19] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved3_MASK               0x00080000
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved3_SHIFT              19

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: H_EDGE_R1_C0 [18:16] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C0_MASK            0x00070000
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C0_SHIFT           16
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R1_C0_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: reserved4 [15:15] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved4_MASK               0x00008000
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved4_SHIFT              15

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: H_EDGE_R0_C3 [14:12] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C3_MASK            0x00007000
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C3_SHIFT           12
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C3_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: reserved5 [11:11] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved5_MASK               0x00000800
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved5_SHIFT              11

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: H_EDGE_R0_C2 [10:08] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C2_MASK            0x00000700
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C2_SHIFT           8
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C2_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: reserved6 [07:07] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved6_MASK               0x00000080
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved6_SHIFT              7

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: H_EDGE_R0_C1 [06:04] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C1_MASK            0x00000070
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C1_SHIFT           4
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C1_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: reserved7 [03:03] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved7_MASK               0x00000008
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_reserved7_SHIFT              3

/* RAAGA_AX_DBLK :: BS_H_R1_R0 :: H_EDGE_R0_C0 [02:00] */
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C0_MASK            0x00000007
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C0_SHIFT           0
#define BCHP_RAAGA_AX_DBLK_BS_H_R1_R0_H_EDGE_R0_C0_DEFAULT         0x00000000

/***************************************************************************
 *BS_V_R3_R2 - Row3,Row2 Left Vertical Edge Boundary Strength Value register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved0_MASK               0x80000000
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved0_SHIFT              31

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: V_EDGE_R3_C3 [30:28] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C3_MASK            0x70000000
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C3_SHIFT           28
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C3_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: reserved1 [27:27] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved1_MASK               0x08000000
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved1_SHIFT              27

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: V_EDGE_R3_C2 [26:24] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C2_MASK            0x07000000
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C2_SHIFT           24
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C2_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: reserved2 [23:23] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved2_MASK               0x00800000
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved2_SHIFT              23

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: V_EDGE_R3_C1 [22:20] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C1_MASK            0x00700000
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C1_SHIFT           20
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C1_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: reserved3 [19:19] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved3_MASK               0x00080000
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved3_SHIFT              19

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: V_EDGE_R3_C0 [18:16] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C0_MASK            0x00070000
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C0_SHIFT           16
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R3_C0_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: reserved4 [15:15] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved4_MASK               0x00008000
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved4_SHIFT              15

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: V_EDGE_R2_C3 [14:12] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C3_MASK            0x00007000
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C3_SHIFT           12
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C3_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: reserved5 [11:11] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved5_MASK               0x00000800
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved5_SHIFT              11

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: V_EDGE_R2_C2 [10:08] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C2_MASK            0x00000700
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C2_SHIFT           8
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C2_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: reserved6 [07:07] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved6_MASK               0x00000080
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved6_SHIFT              7

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: V_EDGE_R2_C1 [06:04] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C1_MASK            0x00000070
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C1_SHIFT           4
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C1_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: reserved7 [03:03] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved7_MASK               0x00000008
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_reserved7_SHIFT              3

/* RAAGA_AX_DBLK :: BS_V_R3_R2 :: V_EDGE_R2_C0 [02:00] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C0_MASK            0x00000007
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C0_SHIFT           0
#define BCHP_RAAGA_AX_DBLK_BS_V_R3_R2_V_EDGE_R2_C0_DEFAULT         0x00000000

/***************************************************************************
 *BS_V_R1_R0 - Row1,Row0 Left Vertical Edge Boundary Strength Value register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved0_MASK               0x80000000
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved0_SHIFT              31

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: V_EDGE_R1_C3 [30:28] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C3_MASK            0x70000000
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C3_SHIFT           28
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C3_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: reserved1 [27:27] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved1_MASK               0x08000000
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved1_SHIFT              27

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: V_EDGE_R1_C2 [26:24] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C2_MASK            0x07000000
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C2_SHIFT           24
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C2_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: reserved2 [23:23] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved2_MASK               0x00800000
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved2_SHIFT              23

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: V_EDGE_R1_C1 [22:20] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C1_MASK            0x00700000
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C1_SHIFT           20
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C1_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: reserved3 [19:19] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved3_MASK               0x00080000
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved3_SHIFT              19

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: V_EDGE_R1_C0 [18:16] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C0_MASK            0x00070000
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C0_SHIFT           16
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R1_C0_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: reserved4 [15:15] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved4_MASK               0x00008000
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved4_SHIFT              15

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: V_EDGE_R0_C3 [14:12] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C3_MASK            0x00007000
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C3_SHIFT           12
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C3_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: reserved5 [11:11] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved5_MASK               0x00000800
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved5_SHIFT              11

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: V_EDGE_R0_C2 [10:08] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C2_MASK            0x00000700
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C2_SHIFT           8
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C2_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: reserved6 [07:07] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved6_MASK               0x00000080
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved6_SHIFT              7

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: V_EDGE_R0_C1 [06:04] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C1_MASK            0x00000070
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C1_SHIFT           4
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C1_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: reserved7 [03:03] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved7_MASK               0x00000008
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_reserved7_SHIFT              3

/* RAAGA_AX_DBLK :: BS_V_R1_R0 :: V_EDGE_R0_C0 [02:00] */
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C0_MASK            0x00000007
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C0_SHIFT           0
#define BCHP_RAAGA_AX_DBLK_BS_V_R1_R0_V_EDGE_R0_C0_DEFAULT         0x00000000

/***************************************************************************
 *INPUT_BASE_PTR - Cluster Information start address register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: INPUT_BASE_PTR :: ADDRESS [31:00] */
#define BCHP_RAAGA_AX_DBLK_INPUT_BASE_PTR_ADDRESS_MASK             0xffffffff
#define BCHP_RAAGA_AX_DBLK_INPUT_BASE_PTR_ADDRESS_SHIFT            0
#define BCHP_RAAGA_AX_DBLK_INPUT_BASE_PTR_ADDRESS_DEFAULT          0x00000000

/***************************************************************************
 *TOP_BASE_PTR - Top Buffer Base pointer register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: TOP_BASE_PTR :: ADDRESS [31:00] */
#define BCHP_RAAGA_AX_DBLK_TOP_BASE_PTR_ADDRESS_MASK               0xffffffff
#define BCHP_RAAGA_AX_DBLK_TOP_BASE_PTR_ADDRESS_SHIFT              0
#define BCHP_RAAGA_AX_DBLK_TOP_BASE_PTR_ADDRESS_DEFAULT            0x00000000

/***************************************************************************
 *LEFT_BASE_PTR - Left Buffer Base pointer register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: LEFT_BASE_PTR :: ADDRESS [31:00] */
#define BCHP_RAAGA_AX_DBLK_LEFT_BASE_PTR_ADDRESS_MASK              0xffffffff
#define BCHP_RAAGA_AX_DBLK_LEFT_BASE_PTR_ADDRESS_SHIFT             0
#define BCHP_RAAGA_AX_DBLK_LEFT_BASE_PTR_ADDRESS_DEFAULT           0x00000000

/***************************************************************************
 *OUT_LUMA_BASE_PTR - Out Buffer Luma Base pointer register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: OUT_LUMA_BASE_PTR :: ADDRESS [31:00] */
#define BCHP_RAAGA_AX_DBLK_OUT_LUMA_BASE_PTR_ADDRESS_MASK          0xffffffff
#define BCHP_RAAGA_AX_DBLK_OUT_LUMA_BASE_PTR_ADDRESS_SHIFT         0
#define BCHP_RAAGA_AX_DBLK_OUT_LUMA_BASE_PTR_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *OUT_CB_BASE_PTR - Out Buffer CB Base pointer register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: OUT_CB_BASE_PTR :: ADDRESS [31:00] */
#define BCHP_RAAGA_AX_DBLK_OUT_CB_BASE_PTR_ADDRESS_MASK            0xffffffff
#define BCHP_RAAGA_AX_DBLK_OUT_CB_BASE_PTR_ADDRESS_SHIFT           0
#define BCHP_RAAGA_AX_DBLK_OUT_CB_BASE_PTR_ADDRESS_DEFAULT         0x00000000

/***************************************************************************
 *OUT_CR_BASE_PTR - Out Buffer CR Base pointer register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: OUT_CR_BASE_PTR :: ADDRESS [31:00] */
#define BCHP_RAAGA_AX_DBLK_OUT_CR_BASE_PTR_ADDRESS_MASK            0xffffffff
#define BCHP_RAAGA_AX_DBLK_OUT_CR_BASE_PTR_ADDRESS_SHIFT           0
#define BCHP_RAAGA_AX_DBLK_OUT_CR_BASE_PTR_ADDRESS_DEFAULT         0x00000000

/***************************************************************************
 *OUT_EXT_LUMA_BASE_PTR - Out Buffer Extension Luma Base pointer register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: OUT_EXT_LUMA_BASE_PTR :: ADDRESS [31:00] */
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_LUMA_BASE_PTR_ADDRESS_MASK      0xffffffff
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_LUMA_BASE_PTR_ADDRESS_SHIFT     0
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_LUMA_BASE_PTR_ADDRESS_DEFAULT   0x00000000

/***************************************************************************
 *OUT_EXT_CB_BASE_PTR - Out Buffer Extension CB Base pointer register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: OUT_EXT_CB_BASE_PTR :: ADDRESS [31:00] */
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_CB_BASE_PTR_ADDRESS_MASK        0xffffffff
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_CB_BASE_PTR_ADDRESS_SHIFT       0
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_CB_BASE_PTR_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *OUT_EXT_CR_BASE_PTR - Out Buffer Extension CR Base pointer register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: OUT_EXT_CR_BASE_PTR :: ADDRESS [31:00] */
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_CR_BASE_PTR_ADDRESS_MASK        0xffffffff
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_CR_BASE_PTR_ADDRESS_SHIFT       0
#define BCHP_RAAGA_AX_DBLK_OUT_EXT_CR_BASE_PTR_ADDRESS_DEFAULT     0x00000000

/***************************************************************************
 *ADDR_CTRL_0 - Address control register0
 ***************************************************************************/
/* RAAGA_AX_DBLK :: ADDR_CTRL_0 :: reserved0 [31:17] */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_reserved0_MASK              0xfffe0000
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_reserved0_SHIFT             17

/* RAAGA_AX_DBLK :: ADDR_CTRL_0 :: COMBINED_OUT [16:16] */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_COMBINED_OUT_MASK           0x00010000
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_COMBINED_OUT_SHIFT          16
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_COMBINED_OUT_DEFAULT        0x00000001
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_COMBINED_OUT_DISABLE        0
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_COMBINED_OUT_ENABLE         1

/* RAAGA_AX_DBLK :: ADDR_CTRL_0 :: reserved1 [15:10] */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_reserved1_MASK              0x0000fc00
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_reserved1_SHIFT             10

/* RAAGA_AX_DBLK :: ADDR_CTRL_0 :: OUT_WRAP_SZ [09:00] */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_OUT_WRAP_SZ_MASK            0x000003ff
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_OUT_WRAP_SZ_SHIFT           0
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_0_OUT_WRAP_SZ_DEFAULT         0x000000c0

/***************************************************************************
 *ADDR_CTRL_1 - Address control register1
 ***************************************************************************/
/* RAAGA_AX_DBLK :: ADDR_CTRL_1 :: TOP_LUMA_MB_INCR [31:16] */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_1_TOP_LUMA_MB_INCR_MASK       0xffff0000
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_1_TOP_LUMA_MB_INCR_SHIFT      16
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_1_TOP_LUMA_MB_INCR_DEFAULT    0x00000010

/* RAAGA_AX_DBLK :: ADDR_CTRL_1 :: TOP_LUMA_LINE_INCR [15:00] */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_1_TOP_LUMA_LINE_INCR_MASK     0x0000ffff
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_1_TOP_LUMA_LINE_INCR_SHIFT    0
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_1_TOP_LUMA_LINE_INCR_DEFAULT  0x00000510

/***************************************************************************
 *ADDR_CTRL_2 - Address control register2
 ***************************************************************************/
/* RAAGA_AX_DBLK :: ADDR_CTRL_2 :: TOP_CHROMA_MB_INCR [31:16] */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_2_TOP_CHROMA_MB_INCR_MASK     0xffff0000
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_2_TOP_CHROMA_MB_INCR_SHIFT    16
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_2_TOP_CHROMA_MB_INCR_DEFAULT  0x00000010

/* RAAGA_AX_DBLK :: ADDR_CTRL_2 :: TOP_CHROMA_LINE_INCR [15:00] */
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_2_TOP_CHROMA_LINE_INCR_MASK   0x0000ffff
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_2_TOP_CHROMA_LINE_INCR_SHIFT  0
#define BCHP_RAAGA_AX_DBLK_ADDR_CTRL_2_TOP_CHROMA_LINE_INCR_DEFAULT 0x00000510

/***************************************************************************
 *DEBUG_CTRL - Debug control register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: DEBUG_CTRL :: SPARE [31:16] */
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_SPARE_MASK                   0xffff0000
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_SPARE_SHIFT                  16
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_SPARE_DEFAULT                0x00000000

/* RAAGA_AX_DBLK :: DEBUG_CTRL :: reserved0 [15:15] */
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_reserved0_MASK               0x00008000
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_reserved0_SHIFT              15

/* RAAGA_AX_DBLK :: DEBUG_CTRL :: BRKPT_SSTEP_MODE [14:12] */
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_SSTEP_MODE_MASK        0x00007000
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_SSTEP_MODE_SHIFT       12
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_SSTEP_MODE_DEFAULT     0x00000000

/* RAAGA_AX_DBLK :: DEBUG_CTRL :: BRKPT_ROW_ID [11:08] */
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_ROW_ID_MASK            0x00000f00
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_ROW_ID_SHIFT           8
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_ROW_ID_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: DEBUG_CTRL :: BRKPT_MB_ID [07:04] */
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_MB_ID_MASK             0x000000f0
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_MB_ID_SHIFT            4
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_MB_ID_DEFAULT          0x00000000

/* RAAGA_AX_DBLK :: DEBUG_CTRL :: reserved1 [03:02] */
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_reserved1_MASK               0x0000000c
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_reserved1_SHIFT              2

/* RAAGA_AX_DBLK :: DEBUG_CTRL :: BRKPT_WR [01:01] */
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_WR_MASK                0x00000002
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_WR_SHIFT               1
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_WR_DEFAULT             0x00000000

/* RAAGA_AX_DBLK :: DEBUG_CTRL :: BRKPT_ENABLE [00:00] */
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_ENABLE_MASK            0x00000001
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_ENABLE_SHIFT           0
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_ENABLE_DEFAULT         0x00000000
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_ENABLE_DISABLE         0
#define BCHP_RAAGA_AX_DBLK_DEBUG_CTRL_BRKPT_ENABLE_ENABLE          1

/***************************************************************************
 *STATUS_0 - Status register0
 ***************************************************************************/
/* RAAGA_AX_DBLK :: STATUS_0 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_DBLK_STATUS_0_reserved0_MASK                 0x80000000
#define BCHP_RAAGA_AX_DBLK_STATUS_0_reserved0_SHIFT                31

/* RAAGA_AX_DBLK :: STATUS_0 :: READY_TO_CONTINUE [30:30] */
#define BCHP_RAAGA_AX_DBLK_STATUS_0_READY_TO_CONTINUE_MASK         0x40000000
#define BCHP_RAAGA_AX_DBLK_STATUS_0_READY_TO_CONTINUE_SHIFT        30
#define BCHP_RAAGA_AX_DBLK_STATUS_0_READY_TO_CONTINUE_DEFAULT      0x00000000

/* RAAGA_AX_DBLK :: STATUS_0 :: reserved1 [29:29] */
#define BCHP_RAAGA_AX_DBLK_STATUS_0_reserved1_MASK                 0x20000000
#define BCHP_RAAGA_AX_DBLK_STATUS_0_reserved1_SHIFT                29

/* RAAGA_AX_DBLK :: STATUS_0 :: MB_ROW_INDEX [28:20] */
#define BCHP_RAAGA_AX_DBLK_STATUS_0_MB_ROW_INDEX_MASK              0x1ff00000
#define BCHP_RAAGA_AX_DBLK_STATUS_0_MB_ROW_INDEX_SHIFT             20
#define BCHP_RAAGA_AX_DBLK_STATUS_0_MB_ROW_INDEX_DEFAULT           0x00000000

/* RAAGA_AX_DBLK :: STATUS_0 :: reserved2 [19:19] */
#define BCHP_RAAGA_AX_DBLK_STATUS_0_reserved2_MASK                 0x00080000
#define BCHP_RAAGA_AX_DBLK_STATUS_0_reserved2_SHIFT                19

/* RAAGA_AX_DBLK :: STATUS_0 :: MB_COL_INDEX [18:10] */
#define BCHP_RAAGA_AX_DBLK_STATUS_0_MB_COL_INDEX_MASK              0x0007fc00
#define BCHP_RAAGA_AX_DBLK_STATUS_0_MB_COL_INDEX_SHIFT             10
#define BCHP_RAAGA_AX_DBLK_STATUS_0_MB_COL_INDEX_DEFAULT           0x00000000

/* RAAGA_AX_DBLK :: STATUS_0 :: OUT_BLOCK_INDEX [09:00] */
#define BCHP_RAAGA_AX_DBLK_STATUS_0_OUT_BLOCK_INDEX_MASK           0x000003ff
#define BCHP_RAAGA_AX_DBLK_STATUS_0_OUT_BLOCK_INDEX_SHIFT          0
#define BCHP_RAAGA_AX_DBLK_STATUS_0_OUT_BLOCK_INDEX_DEFAULT        0x00000000

/***************************************************************************
 *STATUS_1 - Status register0
 ***************************************************************************/
/* RAAGA_AX_DBLK :: STATUS_1 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_reserved0_MASK                 0x80000000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_reserved0_SHIFT                31

/* RAAGA_AX_DBLK :: STATUS_1 :: FCTL_EGFL_READY [30:30] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_FCTL_EGFL_READY_MASK           0x40000000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_FCTL_EGFL_READY_SHIFT          30
#define BCHP_RAAGA_AX_DBLK_STATUS_1_FCTL_EGFL_READY_DEFAULT        0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: FCTL_BSCP_VALID [29:29] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_FCTL_BSCP_VALID_MASK           0x20000000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_FCTL_BSCP_VALID_SHIFT          29
#define BCHP_RAAGA_AX_DBLK_STATUS_1_FCTL_BSCP_VALID_DEFAULT        0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: CHLR_ROW_ID_FIFO_MASK [28:28] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_ROW_ID_FIFO_MASK_MASK     0x10000000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_ROW_ID_FIFO_MASK_SHIFT    28
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_ROW_ID_FIFO_MASK_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: CHLR_TRIGGER_FIFO_MASK [27:27] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_TRIGGER_FIFO_MASK_MASK    0x08000000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_TRIGGER_FIFO_MASK_SHIFT   27
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_TRIGGER_FIFO_MASK_DEFAULT 0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: CHLR_DMRC_MB_PROCESS_REQ [26:26] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_DMRC_MB_PROCESS_REQ_MASK  0x04000000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_DMRC_MB_PROCESS_REQ_SHIFT 26
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_DMRC_MB_PROCESS_REQ_DEFAULT 0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: CHLR_DMWC_MB_PROCESS_REQ [25:25] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_DMWC_MB_PROCESS_REQ_MASK  0x02000000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_DMWC_MB_PROCESS_REQ_SHIFT 25
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_DMWC_MB_PROCESS_REQ_DEFAULT 0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: CHLR_CLUSTER_FETCH_REQ [24:24] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_CLUSTER_FETCH_REQ_MASK    0x01000000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_CLUSTER_FETCH_REQ_SHIFT   24
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_CLUSTER_FETCH_REQ_DEFAULT 0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: SDLR_NOT_IDLE [23:23] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_SDLR_NOT_IDLE_MASK             0x00800000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_SDLR_NOT_IDLE_SHIFT            23
#define BCHP_RAAGA_AX_DBLK_STATUS_1_SDLR_NOT_IDLE_DEFAULT          0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: BMEM_ROW_NOT_READY [22:22] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_BMEM_ROW_NOT_READY_MASK        0x00400000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_BMEM_ROW_NOT_READY_SHIFT       22
#define BCHP_RAAGA_AX_DBLK_STATUS_1_BMEM_ROW_NOT_READY_DEFAULT     0x00000001

/* RAAGA_AX_DBLK :: STATUS_1 :: ROW_ID_FIFO_OCCUPANCY [21:19] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_ROW_ID_FIFO_OCCUPANCY_MASK     0x00380000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_ROW_ID_FIFO_OCCUPANCY_SHIFT    19
#define BCHP_RAAGA_AX_DBLK_STATUS_1_ROW_ID_FIFO_OCCUPANCY_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: TRIGGER_FIFO_OCCUPANCY [18:16] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_TRIGGER_FIFO_OCCUPANCY_MASK    0x00070000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_TRIGGER_FIFO_OCCUPANCY_SHIFT   16
#define BCHP_RAAGA_AX_DBLK_STATUS_1_TRIGGER_FIFO_OCCUPANCY_DEFAULT 0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: reserved1 [15:15] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_reserved1_MASK                 0x00008000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_reserved1_SHIFT                15

/* RAAGA_AX_DBLK :: STATUS_1 :: FCTL_STATE [14:12] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_FCTL_STATE_MASK                0x00007000
#define BCHP_RAAGA_AX_DBLK_STATUS_1_FCTL_STATE_SHIFT               12
#define BCHP_RAAGA_AX_DBLK_STATUS_1_FCTL_STATE_DEFAULT             0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: BSCP_STATE [11:10] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_BSCP_STATE_MASK                0x00000c00
#define BCHP_RAAGA_AX_DBLK_STATUS_1_BSCP_STATE_SHIFT               10
#define BCHP_RAAGA_AX_DBLK_STATUS_1_BSCP_STATE_DEFAULT             0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: CHLR_STATE [09:08] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_STATE_MASK                0x00000300
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_STATE_SHIFT               8
#define BCHP_RAAGA_AX_DBLK_STATUS_1_CHLR_STATE_DEFAULT             0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: DMRC_STATE [07:04] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_DMRC_STATE_MASK                0x000000f0
#define BCHP_RAAGA_AX_DBLK_STATUS_1_DMRC_STATE_SHIFT               4
#define BCHP_RAAGA_AX_DBLK_STATUS_1_DMRC_STATE_DEFAULT             0x00000000

/* RAAGA_AX_DBLK :: STATUS_1 :: DMWC_STATE [03:00] */
#define BCHP_RAAGA_AX_DBLK_STATUS_1_DMWC_STATE_MASK                0x0000000f
#define BCHP_RAAGA_AX_DBLK_STATUS_1_DMWC_STATE_SHIFT               0
#define BCHP_RAAGA_AX_DBLK_STATUS_1_DMWC_STATE_DEFAULT             0x00000000

/***************************************************************************
 *STATUS_2 - Status register0
 ***************************************************************************/
/* RAAGA_AX_DBLK :: STATUS_2 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_reserved0_MASK                 0xf0000000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_reserved0_SHIFT                28

/* RAAGA_AX_DBLK :: STATUS_2 :: DBLK_RXI3_REQ [27:27] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI3_REQ_MASK             0x08000000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI3_REQ_SHIFT            27
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI3_REQ_DEFAULT          0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: DBLK_RXI2_REQ [26:26] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI2_REQ_MASK             0x04000000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI2_REQ_SHIFT            26
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI2_REQ_DEFAULT          0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: DBLK_RXI1_REQ [25:25] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI1_REQ_MASK             0x02000000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI1_REQ_SHIFT            25
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI1_REQ_DEFAULT          0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: DBLK_RXI0_REQ [24:24] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI0_REQ_MASK             0x01000000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI0_REQ_SHIFT            24
#define BCHP_RAAGA_AX_DBLK_STATUS_2_DBLK_RXI0_REQ_DEFAULT          0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_CHNL3_REQ [23:23] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL3_REQ_MASK            0x00800000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL3_REQ_SHIFT           23
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL3_REQ_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_CHNL2_REQ [22:22] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL2_REQ_MASK            0x00400000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL2_REQ_SHIFT           22
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL2_REQ_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_CHNL1_REQ [21:21] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL1_REQ_MASK            0x00200000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL1_REQ_SHIFT           21
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL1_REQ_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_CHNL0_REQ [20:20] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL0_REQ_MASK            0x00100000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL0_REQ_SHIFT           20
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_CHNL0_REQ_DEFAULT         0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_DMRC_TGL_REQ [19:19] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMRC_TGL_REQ_MASK         0x00080000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMRC_TGL_REQ_SHIFT        19
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMRC_TGL_REQ_DEFAULT      0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_DMRC_TGL_ACCEPT [18:18] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMRC_TGL_ACCEPT_MASK      0x00040000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMRC_TGL_ACCEPT_SHIFT     18
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMRC_TGL_ACCEPT_DEFAULT   0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_DMWC_TGL_REQ [17:17] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMWC_TGL_REQ_MASK         0x00020000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMWC_TGL_REQ_SHIFT        17
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMWC_TGL_REQ_DEFAULT      0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_DMWC_TGL_ACCEPT [16:16] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMWC_TGL_ACCEPT_MASK      0x00010000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMWC_TGL_ACCEPT_SHIFT     16
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_DMWC_TGL_ACCEPT_DEFAULT   0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_TAG7_STATE [15:14] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG7_STATE_MASK           0x0000c000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG7_STATE_SHIFT          14
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG7_STATE_DEFAULT        0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_TAG6_STATE [13:12] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG6_STATE_MASK           0x00003000
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG6_STATE_SHIFT          12
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG6_STATE_DEFAULT        0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_TAG5_STATE [11:10] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG5_STATE_MASK           0x00000c00
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG5_STATE_SHIFT          10
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG5_STATE_DEFAULT        0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_TAG4_STATE [09:08] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG4_STATE_MASK           0x00000300
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG4_STATE_SHIFT          8
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG4_STATE_DEFAULT        0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_TAG3_STATE [07:06] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG3_STATE_MASK           0x000000c0
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG3_STATE_SHIFT          6
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG3_STATE_DEFAULT        0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_TAG2_STATE [05:04] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG2_STATE_MASK           0x00000030
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG2_STATE_SHIFT          4
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG2_STATE_DEFAULT        0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_TAG1_STATE [03:02] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG1_STATE_MASK           0x0000000c
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG1_STATE_SHIFT          2
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG1_STATE_DEFAULT        0x00000000

/* RAAGA_AX_DBLK :: STATUS_2 :: SDLR_TAG0_STATE [01:00] */
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG0_STATE_MASK           0x00000003
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG0_STATE_SHIFT          0
#define BCHP_RAAGA_AX_DBLK_STATUS_2_SDLR_TAG0_STATE_DEFAULT        0x00000000

/***************************************************************************
 *STATUS_3 - Status register0
 ***************************************************************************/
/* RAAGA_AX_DBLK :: STATUS_3 :: reserved0 [31:28] */
#define BCHP_RAAGA_AX_DBLK_STATUS_3_reserved0_MASK                 0xf0000000
#define BCHP_RAAGA_AX_DBLK_STATUS_3_reserved0_SHIFT                28

/* RAAGA_AX_DBLK :: STATUS_3 :: RXI_CHNL3_FIFO_OCCUPANCY [27:25] */
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL3_FIFO_OCCUPANCY_MASK  0x0e000000
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL3_FIFO_OCCUPANCY_SHIFT 25
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL3_FIFO_OCCUPANCY_DEFAULT 0x00000000

/* RAAGA_AX_DBLK :: STATUS_3 :: RXI_CHNL2_FIFO_OCCUPANCY [24:22] */
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL2_FIFO_OCCUPANCY_MASK  0x01c00000
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL2_FIFO_OCCUPANCY_SHIFT 22
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL2_FIFO_OCCUPANCY_DEFAULT 0x00000000

/* RAAGA_AX_DBLK :: STATUS_3 :: RXI_CHNL1_FIFO_OCCUPANCY [21:19] */
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL1_FIFO_OCCUPANCY_MASK  0x00380000
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL1_FIFO_OCCUPANCY_SHIFT 19
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL1_FIFO_OCCUPANCY_DEFAULT 0x00000000

/* RAAGA_AX_DBLK :: STATUS_3 :: RXI_CHNL0_FIFO_OCCUPANCY [18:16] */
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL0_FIFO_OCCUPANCY_MASK  0x00070000
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL0_FIFO_OCCUPANCY_SHIFT 16
#define BCHP_RAAGA_AX_DBLK_STATUS_3_RXI_CHNL0_FIFO_OCCUPANCY_DEFAULT 0x00000000

/* RAAGA_AX_DBLK :: STATUS_3 :: reserved1 [15:15] */
#define BCHP_RAAGA_AX_DBLK_STATUS_3_reserved1_MASK                 0x00008000
#define BCHP_RAAGA_AX_DBLK_STATUS_3_reserved1_SHIFT                15

/* RAAGA_AX_DBLK :: STATUS_3 :: BMEM_ROW2_OCCUPANCY [14:10] */
#define BCHP_RAAGA_AX_DBLK_STATUS_3_BMEM_ROW2_OCCUPANCY_MASK       0x00007c00
#define BCHP_RAAGA_AX_DBLK_STATUS_3_BMEM_ROW2_OCCUPANCY_SHIFT      10
#define BCHP_RAAGA_AX_DBLK_STATUS_3_BMEM_ROW2_OCCUPANCY_DEFAULT    0x00000000

/* RAAGA_AX_DBLK :: STATUS_3 :: BMEM_ROW1_OCCUPANCY [09:05] */
#define BCHP_RAAGA_AX_DBLK_STATUS_3_BMEM_ROW1_OCCUPANCY_MASK       0x000003e0
#define BCHP_RAAGA_AX_DBLK_STATUS_3_BMEM_ROW1_OCCUPANCY_SHIFT      5
#define BCHP_RAAGA_AX_DBLK_STATUS_3_BMEM_ROW1_OCCUPANCY_DEFAULT    0x00000000

/* RAAGA_AX_DBLK :: STATUS_3 :: BMEM_ROW0_OCCUPANCY [04:00] */
#define BCHP_RAAGA_AX_DBLK_STATUS_3_BMEM_ROW0_OCCUPANCY_MASK       0x0000001f
#define BCHP_RAAGA_AX_DBLK_STATUS_3_BMEM_ROW0_OCCUPANCY_SHIFT      0
#define BCHP_RAAGA_AX_DBLK_STATUS_3_BMEM_ROW0_OCCUPANCY_DEFAULT    0x00000000

/***************************************************************************
 *BS_STATUS_H_R3_R2 - Row3,Row2 Top Horizontal Edge Boundary Strength Status register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved0_MASK        0x80000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved0_SHIFT       31

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: H_EDGE_R3_C3 [30:28] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C3_MASK     0x70000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C3_SHIFT    28
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C3_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: reserved1 [27:27] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved1_MASK        0x08000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved1_SHIFT       27

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: H_EDGE_R3_C2 [26:24] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C2_MASK     0x07000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C2_SHIFT    24
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C2_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: reserved2 [23:23] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved2_MASK        0x00800000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved2_SHIFT       23

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: H_EDGE_R3_C1 [22:20] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C1_MASK     0x00700000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C1_SHIFT    20
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C1_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: reserved3 [19:19] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved3_MASK        0x00080000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved3_SHIFT       19

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: H_EDGE_R3_C0 [18:16] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C0_MASK     0x00070000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C0_SHIFT    16
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R3_C0_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: reserved4 [15:15] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved4_MASK        0x00008000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved4_SHIFT       15

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: H_EDGE_R2_C3 [14:12] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C3_MASK     0x00007000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C3_SHIFT    12
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C3_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: reserved5 [11:11] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved5_MASK        0x00000800
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved5_SHIFT       11

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: H_EDGE_R2_C2 [10:08] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C2_MASK     0x00000700
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C2_SHIFT    8
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C2_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: reserved6 [07:07] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved6_MASK        0x00000080
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved6_SHIFT       7

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: H_EDGE_R2_C1 [06:04] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C1_MASK     0x00000070
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C1_SHIFT    4
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C1_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: reserved7 [03:03] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved7_MASK        0x00000008
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_reserved7_SHIFT       3

/* RAAGA_AX_DBLK :: BS_STATUS_H_R3_R2 :: H_EDGE_R2_C0 [02:00] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C0_MASK     0x00000007
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C0_SHIFT    0
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2_H_EDGE_R2_C0_DEFAULT  0x00000000

/***************************************************************************
 *BS_STATUS_H_R1_R0 - Row1,Row0 Top Horizontal Edge Boundary Strength Status register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved0_MASK        0x80000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved0_SHIFT       31

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: H_EDGE_R1_C3 [30:28] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C3_MASK     0x70000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C3_SHIFT    28
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C3_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: reserved1 [27:27] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved1_MASK        0x08000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved1_SHIFT       27

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: H_EDGE_R1_C2 [26:24] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C2_MASK     0x07000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C2_SHIFT    24
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C2_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: reserved2 [23:23] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved2_MASK        0x00800000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved2_SHIFT       23

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: H_EDGE_R1_C1 [22:20] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C1_MASK     0x00700000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C1_SHIFT    20
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C1_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: reserved3 [19:19] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved3_MASK        0x00080000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved3_SHIFT       19

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: H_EDGE_R1_C0 [18:16] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C0_MASK     0x00070000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C0_SHIFT    16
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R1_C0_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: reserved4 [15:15] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved4_MASK        0x00008000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved4_SHIFT       15

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: H_EDGE_R0_C3 [14:12] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C3_MASK     0x00007000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C3_SHIFT    12
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C3_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: reserved5 [11:11] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved5_MASK        0x00000800
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved5_SHIFT       11

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: H_EDGE_R0_C2 [10:08] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C2_MASK     0x00000700
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C2_SHIFT    8
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C2_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: reserved6 [07:07] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved6_MASK        0x00000080
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved6_SHIFT       7

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: H_EDGE_R0_C1 [06:04] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C1_MASK     0x00000070
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C1_SHIFT    4
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C1_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: reserved7 [03:03] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved7_MASK        0x00000008
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_reserved7_SHIFT       3

/* RAAGA_AX_DBLK :: BS_STATUS_H_R1_R0 :: H_EDGE_R0_C0 [02:00] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C0_MASK     0x00000007
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C0_SHIFT    0
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0_H_EDGE_R0_C0_DEFAULT  0x00000000

/***************************************************************************
 *BS_STATUS_V_R3_R2 - Row3,Row2 Left Vertical Edge Boundary Strength Status register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved0_MASK        0x80000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved0_SHIFT       31

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: V_EDGE_R3_C3 [30:28] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C3_MASK     0x70000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C3_SHIFT    28
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C3_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: reserved1 [27:27] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved1_MASK        0x08000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved1_SHIFT       27

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: V_EDGE_R3_C2 [26:24] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C2_MASK     0x07000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C2_SHIFT    24
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C2_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: reserved2 [23:23] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved2_MASK        0x00800000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved2_SHIFT       23

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: V_EDGE_R3_C1 [22:20] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C1_MASK     0x00700000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C1_SHIFT    20
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C1_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: reserved3 [19:19] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved3_MASK        0x00080000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved3_SHIFT       19

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: V_EDGE_R3_C0 [18:16] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C0_MASK     0x00070000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C0_SHIFT    16
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R3_C0_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: reserved4 [15:15] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved4_MASK        0x00008000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved4_SHIFT       15

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: V_EDGE_R2_C3 [14:12] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C3_MASK     0x00007000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C3_SHIFT    12
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C3_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: reserved5 [11:11] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved5_MASK        0x00000800
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved5_SHIFT       11

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: V_EDGE_R2_C2 [10:08] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C2_MASK     0x00000700
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C2_SHIFT    8
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C2_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: reserved6 [07:07] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved6_MASK        0x00000080
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved6_SHIFT       7

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: V_EDGE_R2_C1 [06:04] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C1_MASK     0x00000070
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C1_SHIFT    4
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C1_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: reserved7 [03:03] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved7_MASK        0x00000008
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_reserved7_SHIFT       3

/* RAAGA_AX_DBLK :: BS_STATUS_V_R3_R2 :: V_EDGE_R2_C0 [02:00] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C0_MASK     0x00000007
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C0_SHIFT    0
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2_V_EDGE_R2_C0_DEFAULT  0x00000000

/***************************************************************************
 *BS_STATUS_V_R1_R0 - Row1,Row0 Left Vertical Edge Boundary Strength Status register
 ***************************************************************************/
/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: reserved0 [31:31] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved0_MASK        0x80000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved0_SHIFT       31

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: V_EDGE_R1_C3 [30:28] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C3_MASK     0x70000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C3_SHIFT    28
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C3_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: reserved1 [27:27] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved1_MASK        0x08000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved1_SHIFT       27

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: V_EDGE_R1_C2 [26:24] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C2_MASK     0x07000000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C2_SHIFT    24
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C2_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: reserved2 [23:23] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved2_MASK        0x00800000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved2_SHIFT       23

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: V_EDGE_R1_C1 [22:20] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C1_MASK     0x00700000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C1_SHIFT    20
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C1_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: reserved3 [19:19] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved3_MASK        0x00080000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved3_SHIFT       19

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: V_EDGE_R1_C0 [18:16] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C0_MASK     0x00070000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C0_SHIFT    16
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R1_C0_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: reserved4 [15:15] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved4_MASK        0x00008000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved4_SHIFT       15

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: V_EDGE_R0_C3 [14:12] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C3_MASK     0x00007000
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C3_SHIFT    12
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C3_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: reserved5 [11:11] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved5_MASK        0x00000800
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved5_SHIFT       11

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: V_EDGE_R0_C2 [10:08] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C2_MASK     0x00000700
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C2_SHIFT    8
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C2_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: reserved6 [07:07] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved6_MASK        0x00000080
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved6_SHIFT       7

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: V_EDGE_R0_C1 [06:04] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C1_MASK     0x00000070
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C1_SHIFT    4
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C1_DEFAULT  0x00000000

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: reserved7 [03:03] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved7_MASK        0x00000008
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_reserved7_SHIFT       3

/* RAAGA_AX_DBLK :: BS_STATUS_V_R1_R0 :: V_EDGE_R0_C0 [02:00] */
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C0_MASK     0x00000007
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C0_SHIFT    0
#define BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0_V_EDGE_R0_C0_DEFAULT  0x00000000

/***************************************************************************
 *BMEM_VALUE_%i - BMEM value at address [00..63]
 ***************************************************************************/
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_ARRAY_BASE                 0x00c41100
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_ARRAY_START                0
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_ARRAY_END                  63
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *BMEM_VALUE_%i - BMEM value at address [00..63]
 ***************************************************************************/
/* RAAGA_AX_DBLK :: BMEM_VALUE_i :: BYTE_3 [31:24] */
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_BYTE_3_MASK                0xff000000
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_BYTE_3_SHIFT               24

/* RAAGA_AX_DBLK :: BMEM_VALUE_i :: BYTE_2 [23:16] */
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_BYTE_2_MASK                0x00ff0000
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_BYTE_2_SHIFT               16

/* RAAGA_AX_DBLK :: BMEM_VALUE_i :: BYTE_1 [15:08] */
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_BYTE_1_MASK                0x0000ff00
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_BYTE_1_SHIFT               8

/* RAAGA_AX_DBLK :: BMEM_VALUE_i :: BYTE_0 [07:00] */
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_BYTE_0_MASK                0x000000ff
#define BCHP_RAAGA_AX_DBLK_BMEM_VALUE_i_BYTE_0_SHIFT               0


#endif /* #ifndef BCHP_RAAGA_AX_DBLK_H__ */

/* End of File */
