===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.0110 seconds

  ----User Time----  ----Wall Time----  ----Name----
   11.7918 ( 26.4%)   11.7918 ( 35.7%)  FIR Parser
   23.2324 ( 52.0%)   13.8917 ( 42.1%)  'firrtl.circuit' Pipeline
    2.7792 (  6.2%)    1.5631 (  4.7%)    'firrtl.module' Pipeline
    2.4954 (  5.6%)    1.4066 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2838 (  0.6%)    0.1564 (  0.5%)      LowerCHIRRTL
    0.3019 (  0.7%)    0.3019 (  0.9%)    InferWidths
    1.2909 (  2.9%)    1.2909 (  3.9%)    InferResets
    0.0828 (  0.2%)    0.0828 (  0.3%)      (A) circt::firrtl::InstanceGraph
    1.5560 (  3.5%)    1.5560 (  4.7%)    LowerFIRRTLTypes
   10.1914 ( 22.8%)    5.6810 ( 17.2%)    'firrtl.module' Pipeline
    3.3406 (  7.5%)    1.8455 (  5.6%)      ExpandWhens
    6.8508 ( 15.3%)    3.8355 ( 11.6%)      Canonicalizer
    0.3237 (  0.7%)    0.3237 (  1.0%)    Inliner
    1.0672 (  2.4%)    1.0672 (  3.2%)    IMConstProp
    0.0425 (  0.1%)    0.0425 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.7370 (  8.4%)    2.0966 (  6.4%)    'firrtl.module' Pipeline
    3.7370 (  8.4%)    2.0966 (  6.4%)      Canonicalizer
    1.5141 (  3.4%)    1.5141 (  4.6%)  LowerFIRRTLToHW
    0.8826 (  2.0%)    0.8826 (  2.7%)  HWMemSimImpl
    3.4862 (  7.8%)    1.7617 (  5.3%)  'hw.module' Pipeline
    0.1443 (  0.3%)    0.0789 (  0.2%)    HWCleanup
    1.4099 (  3.2%)    0.7562 (  2.3%)    CSE
    0.0067 (  0.0%)    0.0035 (  0.0%)      (A) DominanceInfo
    1.8624 (  4.2%)    0.9568 (  2.9%)    Canonicalizer
    0.0130 (  0.0%)    0.0071 (  0.0%)    HWLegalizeModules
    0.8538 (  1.9%)    0.8538 (  2.6%)  HWLegalizeNames
    1.1532 (  2.6%)    0.6242 (  1.9%)  'hw.module' Pipeline
    1.1333 (  2.5%)    0.6145 (  1.9%)    PrettifyVerilog
    1.6644 (  3.7%)    1.6644 (  5.0%)  ExportVerilog emission
    0.0030 (  0.0%)    0.0030 (  0.0%)  Rest
   44.7003 (100.0%)   33.0110 (100.0%)  Total

{
  totalTime: 33.051,
  maxMemory: 988364800
}
