--------------- Build Started: 05/10/2016 11:56:19 Project: CapSense PSoC5LE, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Andreas\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "C:\Users\Andreas\Dropbox\Eigene Dokumente\Uni\VR Projekt\freeDSPPSoC-I2C\CapSense PSoC5LE.cydsn\CapSense PSoC5LE.cyprj" -d CY8C5868AXI-LP035 -s "C:\Users\Andreas\Dropbox\Eigene Dokumente\Uni\VR Projekt\freeDSPPSoC-I2C\CapSense PSoC5LE.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
ADD: pft.M0040: information: The following 18 pin(s) will be assigned a location by the fitter: \CapSense_CSD:CmodCH0(0)\, \CapSense_CSD:PortCH0(0)\, \CapSense_CSD:PortCH0(1)\, \CapSense_CSD:PortCH0(2)\, \CapSense_CSD:PortCH0(3)\, \CapSense_CSD:PortCH0(4)\, \CapSense_CSD:PortCH0(5)\, \CapSense_CSD:PortCH0(6)\, \CapSense_CSD:PortCH0(7)\, \CapSense_CSD:PortCH0(8)\, \CapSense_CSD:PortCH0(9)\, \CapSense_CSD:PortCH0(10)\, \CapSense_CSD:PortCH0(11)\, \UART_1:Dm(0)\, \UART_1:Dp(0)\, LED_1(0), SCL_1(0), SDA_1(0)
Analog Placement ...
Log: apr.M0058: The analog placement iterative improvement is 69% done. (App=cydsfit)
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Skipped: 05/10/2016 11:57:24 ---------------
