#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17bd8d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17bda60 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x17ca1c0 .functor NOT 1, L_0x17f5930, C4<0>, C4<0>, C4<0>;
L_0x17f56c0 .functor XOR 1, L_0x17f5560, L_0x17f5620, C4<0>, C4<0>;
L_0x17f5820 .functor XOR 1, L_0x17f56c0, L_0x17f5780, C4<0>, C4<0>;
v0x17f1630_0 .net *"_ivl_10", 0 0, L_0x17f5780;  1 drivers
v0x17f1730_0 .net *"_ivl_12", 0 0, L_0x17f5820;  1 drivers
v0x17f1810_0 .net *"_ivl_2", 0 0, L_0x17f4310;  1 drivers
v0x17f18d0_0 .net *"_ivl_4", 0 0, L_0x17f5560;  1 drivers
v0x17f19b0_0 .net *"_ivl_6", 0 0, L_0x17f5620;  1 drivers
v0x17f1ae0_0 .net *"_ivl_8", 0 0, L_0x17f56c0;  1 drivers
v0x17f1bc0_0 .net "a", 0 0, v0x17ee730_0;  1 drivers
v0x17f1c60_0 .net "b", 0 0, v0x17ee7d0_0;  1 drivers
v0x17f1d00_0 .net "c", 0 0, v0x17ee870_0;  1 drivers
v0x17f1da0_0 .var "clk", 0 0;
v0x17f1e40_0 .net "d", 0 0, v0x17ee9e0_0;  1 drivers
v0x17f1ee0_0 .net "out_dut", 0 0, L_0x17f5400;  1 drivers
v0x17f1f80_0 .net "out_ref", 0 0, L_0x17f2e40;  1 drivers
v0x17f2020_0 .var/2u "stats1", 159 0;
v0x17f20c0_0 .var/2u "strobe", 0 0;
v0x17f2160_0 .net "tb_match", 0 0, L_0x17f5930;  1 drivers
v0x17f2220_0 .net "tb_mismatch", 0 0, L_0x17ca1c0;  1 drivers
v0x17f22e0_0 .net "wavedrom_enable", 0 0, v0x17eead0_0;  1 drivers
v0x17f2380_0 .net "wavedrom_title", 511 0, v0x17eeb70_0;  1 drivers
L_0x17f4310 .concat [ 1 0 0 0], L_0x17f2e40;
L_0x17f5560 .concat [ 1 0 0 0], L_0x17f2e40;
L_0x17f5620 .concat [ 1 0 0 0], L_0x17f5400;
L_0x17f5780 .concat [ 1 0 0 0], L_0x17f2e40;
L_0x17f5930 .cmp/eeq 1, L_0x17f4310, L_0x17f5820;
S_0x17bdbf0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x17bda60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17be370 .functor NOT 1, v0x17ee870_0, C4<0>, C4<0>, C4<0>;
L_0x17caa80 .functor NOT 1, v0x17ee7d0_0, C4<0>, C4<0>, C4<0>;
L_0x17f2590 .functor AND 1, L_0x17be370, L_0x17caa80, C4<1>, C4<1>;
L_0x17f2630 .functor NOT 1, v0x17ee9e0_0, C4<0>, C4<0>, C4<0>;
L_0x17f2760 .functor NOT 1, v0x17ee730_0, C4<0>, C4<0>, C4<0>;
L_0x17f2860 .functor AND 1, L_0x17f2630, L_0x17f2760, C4<1>, C4<1>;
L_0x17f2940 .functor OR 1, L_0x17f2590, L_0x17f2860, C4<0>, C4<0>;
L_0x17f2a00 .functor AND 1, v0x17ee730_0, v0x17ee870_0, C4<1>, C4<1>;
L_0x17f2ac0 .functor AND 1, L_0x17f2a00, v0x17ee9e0_0, C4<1>, C4<1>;
L_0x17f2b80 .functor OR 1, L_0x17f2940, L_0x17f2ac0, C4<0>, C4<0>;
L_0x17f2cf0 .functor AND 1, v0x17ee7d0_0, v0x17ee870_0, C4<1>, C4<1>;
L_0x17f2d60 .functor AND 1, L_0x17f2cf0, v0x17ee9e0_0, C4<1>, C4<1>;
L_0x17f2e40 .functor OR 1, L_0x17f2b80, L_0x17f2d60, C4<0>, C4<0>;
v0x17ca430_0 .net *"_ivl_0", 0 0, L_0x17be370;  1 drivers
v0x17ca4d0_0 .net *"_ivl_10", 0 0, L_0x17f2860;  1 drivers
v0x17ecf20_0 .net *"_ivl_12", 0 0, L_0x17f2940;  1 drivers
v0x17ecfe0_0 .net *"_ivl_14", 0 0, L_0x17f2a00;  1 drivers
v0x17ed0c0_0 .net *"_ivl_16", 0 0, L_0x17f2ac0;  1 drivers
v0x17ed1f0_0 .net *"_ivl_18", 0 0, L_0x17f2b80;  1 drivers
v0x17ed2d0_0 .net *"_ivl_2", 0 0, L_0x17caa80;  1 drivers
v0x17ed3b0_0 .net *"_ivl_20", 0 0, L_0x17f2cf0;  1 drivers
v0x17ed490_0 .net *"_ivl_22", 0 0, L_0x17f2d60;  1 drivers
v0x17ed570_0 .net *"_ivl_4", 0 0, L_0x17f2590;  1 drivers
v0x17ed650_0 .net *"_ivl_6", 0 0, L_0x17f2630;  1 drivers
v0x17ed730_0 .net *"_ivl_8", 0 0, L_0x17f2760;  1 drivers
v0x17ed810_0 .net "a", 0 0, v0x17ee730_0;  alias, 1 drivers
v0x17ed8d0_0 .net "b", 0 0, v0x17ee7d0_0;  alias, 1 drivers
v0x17ed990_0 .net "c", 0 0, v0x17ee870_0;  alias, 1 drivers
v0x17eda50_0 .net "d", 0 0, v0x17ee9e0_0;  alias, 1 drivers
v0x17edb10_0 .net "out", 0 0, L_0x17f2e40;  alias, 1 drivers
S_0x17edc70 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x17bda60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17ee730_0 .var "a", 0 0;
v0x17ee7d0_0 .var "b", 0 0;
v0x17ee870_0 .var "c", 0 0;
v0x17ee940_0 .net "clk", 0 0, v0x17f1da0_0;  1 drivers
v0x17ee9e0_0 .var "d", 0 0;
v0x17eead0_0 .var "wavedrom_enable", 0 0;
v0x17eeb70_0 .var "wavedrom_title", 511 0;
S_0x17edf10 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x17edc70;
 .timescale -12 -12;
v0x17ee170_0 .var/2s "count", 31 0;
E_0x17b8820/0 .event negedge, v0x17ee940_0;
E_0x17b8820/1 .event posedge, v0x17ee940_0;
E_0x17b8820 .event/or E_0x17b8820/0, E_0x17b8820/1;
E_0x17b8a70 .event negedge, v0x17ee940_0;
E_0x17a29f0 .event posedge, v0x17ee940_0;
S_0x17ee270 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17edc70;
 .timescale -12 -12;
v0x17ee470_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17ee550 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17edc70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17eecd0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x17bda60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x17f2fa0 .functor NOT 1, v0x17ee870_0, C4<0>, C4<0>, C4<0>;
L_0x17f3010 .functor NOT 1, v0x17ee9e0_0, C4<0>, C4<0>, C4<0>;
L_0x17f30a0 .functor AND 1, L_0x17f2fa0, L_0x17f3010, C4<1>, C4<1>;
L_0x17f31b0 .functor NOT 1, v0x17ee730_0, C4<0>, C4<0>, C4<0>;
L_0x17f3250 .functor NOT 1, v0x17ee7d0_0, C4<0>, C4<0>, C4<0>;
L_0x17f32c0 .functor AND 1, L_0x17f31b0, L_0x17f3250, C4<1>, C4<1>;
L_0x17f3410 .functor AND 1, L_0x17f32c0, v0x17ee9e0_0, C4<1>, C4<1>;
L_0x17f35e0 .functor OR 1, L_0x17f30a0, L_0x17f3410, C4<0>, C4<0>;
L_0x17f3740 .functor NOT 1, v0x17ee730_0, C4<0>, C4<0>, C4<0>;
L_0x17f37b0 .functor AND 1, L_0x17f3740, v0x17ee7d0_0, C4<1>, C4<1>;
L_0x17f38d0 .functor NOT 1, v0x17ee9e0_0, C4<0>, C4<0>, C4<0>;
L_0x17f3940 .functor AND 1, L_0x17f37b0, L_0x17f38d0, C4<1>, C4<1>;
L_0x17f3a70 .functor OR 1, L_0x17f35e0, L_0x17f3940, C4<0>, C4<0>;
L_0x17f3b80 .functor NOT 1, v0x17ee730_0, C4<0>, C4<0>, C4<0>;
L_0x17f3a00 .functor AND 1, L_0x17f3b80, v0x17ee7d0_0, C4<1>, C4<1>;
L_0x17f3ee0 .functor AND 1, L_0x17f3a00, v0x17ee870_0, C4<1>, C4<1>;
L_0x17f4140 .functor AND 1, L_0x17f3ee0, v0x17ee9e0_0, C4<1>, C4<1>;
L_0x17f4200 .functor OR 1, L_0x17f3a70, L_0x17f4140, C4<0>, C4<0>;
L_0x17f43b0 .functor AND 1, v0x17ee730_0, v0x17ee7d0_0, C4<1>, C4<1>;
L_0x17f4420 .functor AND 1, L_0x17f43b0, v0x17ee870_0, C4<1>, C4<1>;
L_0x17f4590 .functor AND 1, L_0x17f4420, v0x17ee9e0_0, C4<1>, C4<1>;
L_0x17f4650 .functor OR 1, L_0x17f4200, L_0x17f4590, C4<0>, C4<0>;
L_0x17f4820 .functor NOT 1, v0x17ee7d0_0, C4<0>, C4<0>, C4<0>;
L_0x17f4890 .functor AND 1, v0x17ee730_0, L_0x17f4820, C4<1>, C4<1>;
L_0x17f4a20 .functor NOT 1, v0x17ee870_0, C4<0>, C4<0>, C4<0>;
L_0x17f4a90 .functor AND 1, L_0x17f4890, L_0x17f4a20, C4<1>, C4<1>;
L_0x17f4c80 .functor NOT 1, v0x17ee9e0_0, C4<0>, C4<0>, C4<0>;
L_0x17f4cf0 .functor AND 1, L_0x17f4a90, L_0x17f4c80, C4<1>, C4<1>;
L_0x17f4ef0 .functor OR 1, L_0x17f4650, L_0x17f4cf0, C4<0>, C4<0>;
L_0x17f5000 .functor NOT 1, v0x17ee7d0_0, C4<0>, C4<0>, C4<0>;
L_0x17f5170 .functor AND 1, v0x17ee730_0, L_0x17f5000, C4<1>, C4<1>;
L_0x17f5230 .functor AND 1, L_0x17f5170, v0x17ee9e0_0, C4<1>, C4<1>;
L_0x17f5400 .functor OR 1, L_0x17f4ef0, L_0x17f5230, C4<0>, C4<0>;
v0x17eefc0_0 .net *"_ivl_0", 0 0, L_0x17f2fa0;  1 drivers
v0x17ef0a0_0 .net *"_ivl_10", 0 0, L_0x17f32c0;  1 drivers
v0x17ef180_0 .net *"_ivl_12", 0 0, L_0x17f3410;  1 drivers
v0x17ef270_0 .net *"_ivl_14", 0 0, L_0x17f35e0;  1 drivers
v0x17ef350_0 .net *"_ivl_16", 0 0, L_0x17f3740;  1 drivers
v0x17ef480_0 .net *"_ivl_18", 0 0, L_0x17f37b0;  1 drivers
v0x17ef560_0 .net *"_ivl_2", 0 0, L_0x17f3010;  1 drivers
v0x17ef640_0 .net *"_ivl_20", 0 0, L_0x17f38d0;  1 drivers
v0x17ef720_0 .net *"_ivl_22", 0 0, L_0x17f3940;  1 drivers
v0x17ef800_0 .net *"_ivl_24", 0 0, L_0x17f3a70;  1 drivers
v0x17ef8e0_0 .net *"_ivl_26", 0 0, L_0x17f3b80;  1 drivers
v0x17ef9c0_0 .net *"_ivl_28", 0 0, L_0x17f3a00;  1 drivers
v0x17efaa0_0 .net *"_ivl_30", 0 0, L_0x17f3ee0;  1 drivers
v0x17efb80_0 .net *"_ivl_32", 0 0, L_0x17f4140;  1 drivers
v0x17efc60_0 .net *"_ivl_34", 0 0, L_0x17f4200;  1 drivers
v0x17efd40_0 .net *"_ivl_36", 0 0, L_0x17f43b0;  1 drivers
v0x17efe20_0 .net *"_ivl_38", 0 0, L_0x17f4420;  1 drivers
v0x17f0010_0 .net *"_ivl_4", 0 0, L_0x17f30a0;  1 drivers
v0x17f00f0_0 .net *"_ivl_40", 0 0, L_0x17f4590;  1 drivers
v0x17f01d0_0 .net *"_ivl_42", 0 0, L_0x17f4650;  1 drivers
v0x17f02b0_0 .net *"_ivl_44", 0 0, L_0x17f4820;  1 drivers
v0x17f0390_0 .net *"_ivl_46", 0 0, L_0x17f4890;  1 drivers
v0x17f0470_0 .net *"_ivl_48", 0 0, L_0x17f4a20;  1 drivers
v0x17f0550_0 .net *"_ivl_50", 0 0, L_0x17f4a90;  1 drivers
v0x17f0630_0 .net *"_ivl_52", 0 0, L_0x17f4c80;  1 drivers
v0x17f0710_0 .net *"_ivl_54", 0 0, L_0x17f4cf0;  1 drivers
v0x17f07f0_0 .net *"_ivl_56", 0 0, L_0x17f4ef0;  1 drivers
v0x17f08d0_0 .net *"_ivl_58", 0 0, L_0x17f5000;  1 drivers
v0x17f09b0_0 .net *"_ivl_6", 0 0, L_0x17f31b0;  1 drivers
v0x17f0a90_0 .net *"_ivl_60", 0 0, L_0x17f5170;  1 drivers
v0x17f0b70_0 .net *"_ivl_62", 0 0, L_0x17f5230;  1 drivers
v0x17f0c50_0 .net *"_ivl_8", 0 0, L_0x17f3250;  1 drivers
v0x17f0d30_0 .net "a", 0 0, v0x17ee730_0;  alias, 1 drivers
v0x17f0fe0_0 .net "b", 0 0, v0x17ee7d0_0;  alias, 1 drivers
v0x17f10d0_0 .net "c", 0 0, v0x17ee870_0;  alias, 1 drivers
v0x17f11c0_0 .net "d", 0 0, v0x17ee9e0_0;  alias, 1 drivers
v0x17f12b0_0 .net "out", 0 0, L_0x17f5400;  alias, 1 drivers
S_0x17f1410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x17bda60;
 .timescale -12 -12;
E_0x17b85c0 .event anyedge, v0x17f20c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17f20c0_0;
    %nor/r;
    %assign/vec4 v0x17f20c0_0, 0;
    %wait E_0x17b85c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17edc70;
T_3 ;
    %fork t_1, S_0x17edf10;
    %jmp t_0;
    .scope S_0x17edf10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17ee170_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17ee9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ee870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ee7d0_0, 0;
    %assign/vec4 v0x17ee730_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17a29f0;
    %load/vec4 v0x17ee170_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x17ee170_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x17ee9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ee870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ee7d0_0, 0;
    %assign/vec4 v0x17ee730_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x17b8a70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17ee550;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17b8820;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17ee730_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ee7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17ee870_0, 0;
    %assign/vec4 v0x17ee9e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x17edc70;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x17bda60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f1da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f20c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x17bda60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f1da0_0;
    %inv;
    %store/vec4 v0x17f1da0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x17bda60;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17ee940_0, v0x17f2220_0, v0x17f1bc0_0, v0x17f1c60_0, v0x17f1d00_0, v0x17f1e40_0, v0x17f1f80_0, v0x17f1ee0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x17bda60;
T_7 ;
    %load/vec4 v0x17f2020_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17f2020_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17f2020_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17f2020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f2020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17f2020_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f2020_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x17bda60;
T_8 ;
    %wait E_0x17b8820;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f2020_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f2020_0, 4, 32;
    %load/vec4 v0x17f2160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17f2020_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f2020_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f2020_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f2020_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17f1f80_0;
    %load/vec4 v0x17f1f80_0;
    %load/vec4 v0x17f1ee0_0;
    %xor;
    %load/vec4 v0x17f1f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17f2020_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f2020_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17f2020_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f2020_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/kmap2/iter3/response4/top_module.sv";
