Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM 1K,LSRAM 18K,Math (18x18),Chip Globals,PLL
COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_AhbToApbSM/Primitives,23,9,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_ApbAddrData/Primitives,18,88,0,0,0,0,0,0,0,0
COREAHBTOAPB3_0_inst_0/COREAHBTOAPB3_0_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/Primitives,71,27,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/address_decode/Primitives,1,0,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,2,1,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/Primitives,94,46,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/masterstage_1/default_slave_sm/Primitives,5,1,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/Primitives,34,1,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,23,13,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/Primitives,41,1,0,0,0,0,0,0,0,0
CoreAHBL_0_inst_0/CoreAHBL_0_0/matrix4x16/slavestage_8/slave_arbiter/Primitives,22,5,0,0,0,0,0,0,0,0
CoreAPB3_0_inst_0/CoreAPB3_0_0/Primitives,7,0,0,0,0,0,0,0,0,0
CoreAPB3_0_inst_0/CoreAPB3_0_0/u_mux_p_to_b3/Primitives,53,0,0,0,0,0,0,0,0,0
CoreGPIO_IN_inst_0/CoreGPIO_IN_0/Primitives,3,8,0,0,0,0,0,0,0,0
CoreGPIO_OUT_inst_0/CoreGPIO_OUT_0/Primitives,1,4,0,0,0,0,0,0,0,0
CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/Primitives,41,0,0,0,0,0,0,0,2,0
CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk2.genblk2[0].BUFD_TRST/Primitives,35,0,0,0,0,0,0,0,0,0
CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/Primitives,34,0,0,0,0,0,0,0,0,0
CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/Primitives,34,0,0,0,0,0,0,0,0,0
CoreJTAGDebug_0_inst_0/CoreJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/Primitives,106,17,0,0,0,0,0,0,0,0
CoreRESET_PF_0_inst_0/CoreRESET_PF_0_0/Primitives,1,16,0,0,0,0,0,0,0,0
CoreTimer_0_inst_0/CoreTimer_0_0/Primitives,133,118,0,0,0,0,0,0,0,0
CoreTimer_1_inst_0/CoreTimer_1_0/Primitives,133,118,0,0,0,0,0,0,0,0
CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTIO1/Primitives,27,21,0,0,0,0,0,0,0,0
CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTO01/Primitives,66,41,0,0,0,0,0,0,0,0
CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/CUARTOO1/Primitives,24,19,0,0,0,0,0,0,0,0
CoreUARTapb_0_inst_0/CoreUARTapb_0_0/CUARTlOlI/Primitives,7,9,0,0,0,0,0,0,0,0
CoreUARTapb_0_inst_0/CoreUARTapb_0_0/Primitives,28,24,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/Primitives,12,7,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/clint/Primitives,370,129,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,91,83,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/converter/Primitives,113,112,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,4,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,12,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmInner/Primitives,1727,563,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,2,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,42,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,3,32,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/Primitives,7,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,32,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/Primitives,3,42,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/Primitives,1,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/Primitives,1,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/Primitives,1,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/Primitives,17,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/Primitives,5,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/Primitives,21,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/Primitives,29,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/MIV_RV32IMA_L1_AHB_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/Primitives,14,12,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/debug_1/dmOuter/source1/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/Primitives,1,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/Primitives,8,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/Primitives,6,5,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irReg/Primitives,1,5,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/Primitives,2,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/Primitives,3,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/Primitives,5,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/Primitives,5,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/Primitives,4,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/tdoReg/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/Primitives,25,45,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/dmiAccessChain/Primitives,61,41,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/dtmInfoChain/Primitives,3,32,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/dtm/idcodeChain/Primitives,5,32,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/error/Primitives,76,31,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/error/a/Primitives,2,10,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/pbus/PeripheryBus/Primitives,181,9,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AHB_REPEATER/Primitives,35,34,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AHB_REPEATER_2/Primitives,15,20,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Primitives,134,33,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_1/Primitives,15,24,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/Primitives,410,123,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,78,145,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,46,81,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/plic/LevelGateway_30/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/plic/LevelGateway_31/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,1,71,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/plic/Primitives,121,69,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBus/Primitives,416,17,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,10,5,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,15,13,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLCacheCork/Primitives,246,25,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBusFromTile/SystemBus_TLFIFOFixer/Primitives,76,24,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/Primitives,45,12,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,86,155,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,18,81,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_4/Primitives,21,21,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_5/Primitives,14,23,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_2/Primitives,59,111,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_3/Primitives,15,83,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/source2/MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W1_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/source2/MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/source2/MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC_W2_I0/reg_1/Primitives,0,1,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/MIV_RV32IMA_L1_AHB_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W1_D3/Primitives,0,3,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,78,159,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE_1/Primitives,50,85,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/SystemBus_TLBuffer/Queue_3/Primitives,68,121,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_AMOALU/Primitives,223,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/Primitives,14,8,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/dtag_array/Primitives,0,1,36,36,0,0,1,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/dtag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/dtag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/dtag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_EXT/dtag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/Primitives,106,366,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/Primitives,26,12,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/Primitives,22,3,144,144,0,0,4,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram15d8/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/Primitives,22,1,144,144,0,0,4,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram24d16/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/Primitives,22,1,144,144,0,0,4,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram31d24/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/Primitives,22,1,144,144,0,0,4,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_EXT/ram7d0/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/data/Primitives,105,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/dataArb/Primitives,107,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/metaArb/Primitives,97,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/dcache/tlb/Primitives,222,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/Primitives,104,68,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/fq/Primitives,347,325,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/Primitives,21,12,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/Primitives,70,3,144,144,0,0,4,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R0C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R1C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R2C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0/MIV_RV32IMA_L1_AHB_DATA_ARRAYS_0_0_EXT/icache_mem/RAM_512_WEN_RAM_512_WEN_0_PF_TPSRAM_R3C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/Primitives,14,7,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/icache_tag_array/Primitives,0,1,36,36,0,0,1,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/icache_tag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/icache_tag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/icache_tag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AHB_TAG_ARRAY/MIV_RV32IMA_L1_AHB_TAG_ARRAY_0_EXT/icache_tag_array/RAM_ECC_RAM_ECC_0_PF_TPSRAM_R0C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/icache/Primitives,423,203,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/frontend/tlb/Primitives,11,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/Primitives,298,433,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/_T_1151_1__T_1151_1_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/_T_1151_1__T_1151_1_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/_T_1151_1__T_1151_1_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/_T_1151__T_1151_0_0/Primitives,0,0,12,12,0,1,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/_T_1151__T_1151_0_1/Primitives,0,0,12,12,0,1,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/_T_1151__T_1151_0_2/Primitives,0,0,12,12,0,1,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/alu/Primitives,472,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/bpu/Primitives,1179,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/csr/Primitives,523,287,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/div/Primitives,387,120,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,2,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/genblk1.core/ibuf/Primitives,1,0,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tile/tlMasterXbar/Primitives,136,13,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tltoahb/MIV_RV32IMA_L1_AHB_QUEUE/Primitives,89,83,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/tltoahb/Primitives,96,101,0,0,0,0,0,0,0,0
MiV_RV32IMA_L1_AHB_0_inst_0/MiV_RV32IMA_L1_AHB_0_0/ChiselTop0/xing/MIV_RV32IMA_L1_AHB_SYNCHRONIZER_SHIFT_REG_W31_D3/Primitives,0,6,0,0,0,0,0,0,0,0
PF_CCC_0_inst_0/PF_CCC_0_0/Primitives,0,0,0,0,0,0,0,0,1,1
PF_OSC_0_inst_0/PF_OSC_0_0/Primitives,0,0,0,0,0,0,0,0,1,0
PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_PF_SRAM_0_COREAHBLSRAM_PF_0_AHBLSramIf/Primitives,34,33,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/COREAHBLSRAM_PF_0/U_SramCtrlIf/Primitives,13,36,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R100C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R100C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R100C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R100C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R101C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R101C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R101C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R101C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R102C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R102C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R102C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R102C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R103C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R103C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R103C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R103C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R104C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R104C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R104C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R104C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R105C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R105C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R105C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R105C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R106C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R106C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R106C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R106C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R107C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R107C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R107C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R107C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R108C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R108C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R108C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R108C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R109C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R109C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R109C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R109C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R10C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R110C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R110C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R110C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R110C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R111C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R111C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R111C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R111C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R112C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R112C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R112C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R112C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R113C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R113C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R113C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R113C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R114C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R114C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R114C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R114C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R115C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R115C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R115C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R115C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R116C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R116C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R116C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R116C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R117C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R117C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R117C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R117C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R118C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R118C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R118C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R118C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R119C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R119C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R119C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R119C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R11C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R120C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R120C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R120C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R120C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R121C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R121C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R121C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R121C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R122C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R122C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R122C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R122C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R123C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R123C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R123C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R123C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R124C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R124C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R124C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R124C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R125C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R125C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R125C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R125C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R126C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R126C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R126C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R126C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R127C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R127C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R127C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R127C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R12C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R13C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R14C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R15C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R16C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R17C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R18C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R19C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R20C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R22C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R23C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R24C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R27C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R28C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R29C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R30C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R31C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R32C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R33C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R34C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R35C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R36C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R37C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R38C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R39C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R40C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R41C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R42C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R43C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R44C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R45C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R46C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R47C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R48C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R49C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R4C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R50C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R51C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R52C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R53C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R54C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R55C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R56C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R57C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R58C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R5C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R60C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R61C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R62C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R63C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R64C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R64C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R64C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R64C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R65C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R66C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R67C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R67C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R67C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R67C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R68C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R68C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R68C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R68C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R69C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R69C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R69C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R69C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R6C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R70C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R70C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R70C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R70C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R71C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R71C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R71C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R71C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R72C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R72C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R72C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R72C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R73C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R73C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R73C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R73C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R74C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R74C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R74C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R74C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R75C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R75C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R75C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R75C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R76C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R76C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R76C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R76C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R77C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R77C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R77C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R77C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R78C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R78C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R78C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R78C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R79C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R79C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R79C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R79C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R7C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R80C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R80C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R80C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R80C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R81C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R81C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R81C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R81C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R82C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R82C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R82C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R82C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R83C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R83C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R83C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R83C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R84C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R84C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R84C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R84C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R85C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R85C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R85C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R85C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R86C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R86C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R86C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R86C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R87C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R87C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R87C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R87C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R88C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R88C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R88C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R88C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R89C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R89C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R89C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R89C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R8C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R90C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R90C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R90C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R90C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R91C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R91C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R91C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R91C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R92C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R92C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R92C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R92C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R93C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R93C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R93C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R93C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R94C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R94C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R94C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R94C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R95C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R95C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R95C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R95C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R96C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R96C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R96C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R96C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R97C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R97C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R97C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R97C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R98C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R98C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R98C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R98C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R99C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R99C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R99C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R99C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST1/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST2/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST3/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0_AND_INST4/Primitives,1,0,0,0,0,0,0,0,0,0
PF_SRAM_0_inst_0/PF_TPSRAM_AHB_AXI_0/Primitives,1468,0,4608,4608,0,0,128,0,0,0
Primitives/Primitives,1,0,0,0,9,0,0,0,0,0
