// Seed: 3062426633
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  task id_6(input id_7);
    begin
      id_2 = id_3;
    end
  endtask
endmodule
module module_1 (
    input  wire id_0,
    input  wand id_1,
    output tri0 id_2,
    output tri0 id_3,
    input  wor  id_4,
    input  tri1 id_5
);
  tri0 id_7, id_8, id_9;
  assign id_3 = id_9 - id_0;
  wire id_10;
  assign id_7 = id_5;
  module_0(
      id_10, id_10, id_10
  );
  assign id_3 = id_4;
  wire id_11;
endmodule
