module fetch #(
    parameter PC_WIDTH   = 32,
    parameter IMEM_DEPTH = 256  // 256 instructions = 1 KB
) (
    input wire clk_i,
    input wire reset_i,
    input wire fe_stall_i, // from dispatch

    // Outputs to decode
    output reg [PC_WIDTH-1:0] pc_A_o,
    output reg [31:0] instr_A_o,
    output reg valid_A_o,
    output reg [PC_WIDTH-1:0] pc_B_o,
    output reg [31:0] instr_B_o,
    output reg valid_B_o
);

  // PC register
  reg [PC_WIDTH-1:0] pc;

  // Instruction memory (combinational read)
  // Initialized from a hex file in the testbench via $readmemh
  reg [31:0] imem[0:IMEM_DEPTH-1];

  // Combinational instruction reads
  wire [PC_WIDTH-1:0] pc_next_A = pc;
  wire [PC_WIDTH-1:0] pc_next_B = pc + 4;
  wire [31:0] instr_A_comb = imem[pc[PC_WIDTH-1:2]];
  wire [31:0] instr_B_comb = imem[(pc+4)>>2];

  // Validity: both instructions valid unless we’ve fetched past end
  wire valid_A_comb = (pc_next_A[PC_WIDTH-1:2] < IMEM_DEPTH);
  wire valid_B_comb = (pc_next_B[PC_WIDTH-1:2] < IMEM_DEPTH);

  // Sequential update
  always @(posedge clk_i) begin
    if (reset_i) begin
      pc <= 0;
      pc_A_o <= 0;
      instr_A_o <= 0;
      valid_A_o <= 0;
      pc_B_o <= 0;
      instr_B_o <= 0;
      valid_B_o <= 0;
    end else if (~fe_stall_i) begin
      // Advance: latch this cycle’s fetch, advance PC by 8
      pc <= pc + 8;
      pc_A_o <= pc_next_A;
      instr_A_o <= instr_A_comb;
      valid_A_o <= valid_A_comb;
      pc_B_o <= pc_next_B;
      instr_B_o <= instr_B_comb;
      valid_B_o <= valid_B_comb;
    end
    // If stalled, hold output (already latched)
  end

endmodule
