

================================================================
== Vitis HLS Report for 'Compute_CRC'
================================================================
* Date:           Tue Dec 19 07:23:47 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FPGA_simulator_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      290|      290|  2.900 us|  2.900 us|  290|  290|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_Compute_CRC_Pipeline_VITIS_LOOP_77_1_fu_70  |Compute_CRC_Pipeline_VITIS_LOOP_77_1  |      170|      170|   1.700 us|   1.700 us|  170|  170|       no|
        |grp_Compute_CRC_Pipeline_VITIS_LOOP_81_2_fu_77  |Compute_CRC_Pipeline_VITIS_LOOP_81_2  |       23|       23|   0.230 us|   0.230 us|   23|   23|       no|
        |grp_Compute_CRC_Pipeline_VITIS_LOOP_63_1_fu_83  |Compute_CRC_Pipeline_VITIS_LOOP_63_1  |       66|       66|   0.660 us|   0.660 us|   66|   66|       no|
        |grp_Compute_CRC_Pipeline_VITIS_LOOP_88_3_fu_91  |Compute_CRC_Pipeline_VITIS_LOOP_88_3  |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        |grp_Compute_CRC_Pipeline_VITIS_LOOP_92_4_fu_97  |Compute_CRC_Pipeline_VITIS_LOOP_92_4  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.86>
ST_1 : Operation 11 [1/1] (2.93ns)   --->   "%p_read25 = read i168 @_ssdm_op_Read.ap_auto.i168, i168 %p_read"   --->   Operation 11 'read' 'p_read25' <Predicate = true> <Delay = 2.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_tmp_reversed_loc = alloca i64 1"   --->   Operation 12 'alloca' 'crc_tmp_reversed_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%fcs_loc = alloca i64 1"   --->   Operation 13 'alloca' 'fcs_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_reversed_loc = alloca i64 1"   --->   Operation 14 'alloca' 'data_reversed_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.93ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i168P0A, i168 %data_c, i168 %p_read25"   --->   Operation 15 'write' 'write_ln0' <Predicate = true> <Delay = 2.93> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 168> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%list_bytes = alloca i64 1" [emitter.cpp:72->emitter.cpp:502]   --->   Operation 16 'alloca' 'list_bytes' <Predicate = true> <Delay = 1.42>
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Compute_CRC_Pipeline_VITIS_LOOP_77_1, i168 %p_read25, i168 %data_reversed_loc"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 18 [1/2] (2.43ns)   --->   "%call_ln0 = call void @Compute_CRC_Pipeline_VITIS_LOOP_77_1, i168 %p_read25, i168 %data_reversed_loc"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%data_reversed_loc_load = load i168 %data_reversed_loc"   --->   Operation 19 'load' 'data_reversed_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (1.42ns)   --->   "%call_ln0 = call void @Compute_CRC_Pipeline_VITIS_LOOP_81_2, i168 %data_reversed_loc_load, i8 %list_bytes"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Compute_CRC_Pipeline_VITIS_LOOP_81_2, i168 %data_reversed_loc_load, i8 %list_bytes"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Compute_CRC_Pipeline_VITIS_LOOP_63_1, i8 %list_bytes, i16 %fcs_loc, i16 %crctab16_1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Compute_CRC_Pipeline_VITIS_LOOP_63_1, i8 %list_bytes, i16 %fcs_loc, i16 %crctab16_1"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.72>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%fcs_loc_load = load i16 %fcs_loc"   --->   Operation 24 'load' 'fcs_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.68ns)   --->   "%crc_tmp = xor i16 %fcs_loc_load, i16 65535" [emitter.cpp:67->emitter.cpp:86->emitter.cpp:502]   --->   Operation 25 'xor' 'crc_tmp' <Predicate = true> <Delay = 0.68> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 26 [2/2] (1.03ns)   --->   "%call_ln67 = call void @Compute_CRC_Pipeline_VITIS_LOOP_88_3, i16 %crc_tmp, i16 %crc_tmp_reversed_loc" [emitter.cpp:67->emitter.cpp:86->emitter.cpp:502]   --->   Operation 26 'call' 'call_ln67' <Predicate = true> <Delay = 1.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.40>
ST_8 : Operation 27 [1/2] (2.40ns)   --->   "%call_ln67 = call void @Compute_CRC_Pipeline_VITIS_LOOP_88_3, i16 %crc_tmp, i16 %crc_tmp_reversed_loc" [emitter.cpp:67->emitter.cpp:86->emitter.cpp:502]   --->   Operation 27 'call' 'call_ln67' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.42>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "%crc_tmp_reversed_loc_load = load i16 %crc_tmp_reversed_loc"   --->   Operation 28 'load' 'crc_tmp_reversed_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [2/2] (1.42ns)   --->   "%call_ln0 = call void @Compute_CRC_Pipeline_VITIS_LOOP_92_4, i16 %crc_tmp_reversed_loc_load, i8 %list_bytes"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 1.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i168 %data_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Compute_CRC_Pipeline_VITIS_LOOP_92_4, i16 %crc_tmp_reversed_loc_load, i8 %list_bytes"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln502 = ret i16 %crc_tmp_reversed_loc_load" [emitter.cpp:502]   --->   Operation 32 'ret' 'ret_ln502' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ crctab16_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read25                  (read         ) [ 00100000000]
crc_tmp_reversed_loc      (alloca       ) [ 00111111110]
fcs_loc                   (alloca       ) [ 00111111000]
data_reversed_loc         (alloca       ) [ 01110000000]
write_ln0                 (write        ) [ 00000000000]
list_bytes                (alloca       ) [ 00111111111]
call_ln0                  (call         ) [ 00000000000]
data_reversed_loc_load    (load         ) [ 00001000000]
call_ln0                  (call         ) [ 00000000000]
call_ln0                  (call         ) [ 00000000000]
fcs_loc_load              (load         ) [ 00000000000]
crc_tmp                   (xor          ) [ 00000000100]
call_ln67                 (call         ) [ 00000000000]
crc_tmp_reversed_loc_load (load         ) [ 00000000001]
specinterface_ln0         (specinterface) [ 00000000000]
call_ln0                  (call         ) [ 00000000000]
ret_ln502                 (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_c">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_c"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crctab16_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crctab16_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i168"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i168P0A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Compute_CRC_Pipeline_VITIS_LOOP_77_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Compute_CRC_Pipeline_VITIS_LOOP_81_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Compute_CRC_Pipeline_VITIS_LOOP_63_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Compute_CRC_Pipeline_VITIS_LOOP_88_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Compute_CRC_Pipeline_VITIS_LOOP_92_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="crc_tmp_reversed_loc_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_tmp_reversed_loc/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="fcs_loc_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="fcs_loc/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="data_reversed_loc_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_reversed_loc/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="list_bytes_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="list_bytes/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read25_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="168" slack="0"/>
<pin id="58" dir="0" index="1" bw="168" slack="0"/>
<pin id="59" dir="1" index="2" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="168" slack="0"/>
<pin id="65" dir="0" index="2" bw="168" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_Compute_CRC_Pipeline_VITIS_LOOP_77_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="168" slack="0"/>
<pin id="73" dir="0" index="2" bw="168" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_Compute_CRC_Pipeline_VITIS_LOOP_81_2_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="168" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_Compute_CRC_Pipeline_VITIS_LOOP_63_1_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="0" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="16" slack="4"/>
<pin id="87" dir="0" index="3" bw="16" slack="0"/>
<pin id="88" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_Compute_CRC_Pipeline_VITIS_LOOP_88_3_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="0" index="2" bw="16" slack="6"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln67/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_Compute_CRC_Pipeline_VITIS_LOOP_92_4_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="16" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="data_reversed_loc_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="168" slack="2"/>
<pin id="105" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_reversed_loc_load/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="fcs_loc_load_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="6"/>
<pin id="109" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fcs_loc_load/7 "/>
</bind>
</comp>

<comp id="110" class="1004" name="crc_tmp_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="crc_tmp/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="crc_tmp_reversed_loc_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="8"/>
<pin id="119" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_tmp_reversed_loc_load/9 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_read25_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="168" slack="1"/>
<pin id="123" dir="1" index="1" bw="168" slack="1"/>
</pin_list>
<bind>
<opset="p_read25 "/>
</bind>
</comp>

<comp id="126" class="1005" name="crc_tmp_reversed_loc_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="6"/>
<pin id="128" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="crc_tmp_reversed_loc "/>
</bind>
</comp>

<comp id="132" class="1005" name="fcs_loc_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="4"/>
<pin id="134" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="fcs_loc "/>
</bind>
</comp>

<comp id="138" class="1005" name="data_reversed_loc_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="168" slack="0"/>
<pin id="140" dir="1" index="1" bw="168" slack="0"/>
</pin_list>
<bind>
<opset="data_reversed_loc "/>
</bind>
</comp>

<comp id="147" class="1005" name="crc_tmp_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="1"/>
<pin id="149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="crc_tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="56" pin="2"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="56" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="83" pin=3"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="103" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="110" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="120"><net_src comp="117" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="124"><net_src comp="56" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="129"><net_src comp="40" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="131"><net_src comp="126" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="135"><net_src comp="44" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="141"><net_src comp="48" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="150"><net_src comp="110" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_c | {1 }
 - Input state : 
	Port: Compute_CRC : p_read | {1 }
	Port: Compute_CRC : crctab16_1 | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
	State 6
	State 7
		crc_tmp : 1
		call_ln67 : 1
	State 8
	State 9
		call_ln0 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|
|          | grp_Compute_CRC_Pipeline_VITIS_LOOP_77_1_fu_70 |    0    |   176   |    45   |
|          | grp_Compute_CRC_Pipeline_VITIS_LOOP_81_2_fu_77 |    0    |    5    |    26   |
|   call   | grp_Compute_CRC_Pipeline_VITIS_LOOP_63_1_fu_83 |  2.076  |    43   |    68   |
|          | grp_Compute_CRC_Pipeline_VITIS_LOOP_88_3_fu_91 |    0    |    21   |    30   |
|          | grp_Compute_CRC_Pipeline_VITIS_LOOP_92_4_fu_97 |    0    |    2    |    20   |
|----------|------------------------------------------------|---------|---------|---------|
|    xor   |                 crc_tmp_fu_110                 |    0    |    0    |    16   |
|----------|------------------------------------------------|---------|---------|---------|
|   read   |               p_read25_read_fu_56              |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   write  |              write_ln0_write_fu_62             |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|
|   Total  |                                                |  2.076  |   247   |   205   |
|----------|------------------------------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|list_bytes|    0   |    8   |    3   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |    8   |    3   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       crc_tmp_reg_147      |   16   |
|crc_tmp_reversed_loc_reg_126|   16   |
|  data_reversed_loc_reg_138 |   168  |
|       fcs_loc_reg_132      |   16   |
|      p_read25_reg_121      |   168  |
+----------------------------+--------+
|            Total           |   384  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Compute_CRC_Pipeline_VITIS_LOOP_77_1_fu_70 |  p1  |   2  |  168 |   336  ||    9    |
| grp_Compute_CRC_Pipeline_VITIS_LOOP_88_3_fu_91 |  p1  |   2  |  16  |   32   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   368  ||  2.076  ||    18   |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   247  |   205  |    -   |
|   Memory  |    0   |    -   |    8   |    3   |    0   |
|Multiplexer|    -   |    2   |    -   |   18   |    -   |
|  Register |    -   |    -   |   384  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   639  |   226  |    0   |
+-----------+--------+--------+--------+--------+--------+
