-- VHDL Entity riscvio_lib.csr_unit.interface
--
-- Created:
--          by - surfer.UNKNOWN (SURFER-A0000001)
--          at - 22:21:11 26.06.2024
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2021.1 Built on 14 Jan 2021 at 15:11:42
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY riscvio_lib;
USE riscvio_lib.isa.all;
USE riscvio_lib.caches.all;
LIBRARY altera_mf;
USE altera_mf.altera_mf_components.all;
USE riscvio_lib.caches.all;

ENTITY csr_unit IS
   PORT( 
      clk            : IN     std_logic;
      csr_ix         : IN     csr_ix_T;
      exc_wb         : IN     exc_reason_T;
      pc_wb          : IN     pc_T;
      rd_wb          : IN     reg_wb_T;
      res_n          : IN     std_logic;
      alc_lim_csr    : OUT    word_T;
      csr_val        : OUT    word_T;
      frame_lim_csr  : OUT    word_T;
      heap_overflow  : OUT    boolean;
      stack_overflow : OUT    boolean
   );

-- Declarations

END csr_unit ;

