{"id":172285380,"node_id":"MDEwOlJlcG9zaXRvcnkxNzIyODUzODA=","name":"verilog-format","full_name":"ericsonj/verilog-format","private":false,"owner":{"login":"ericsonj","id":16548556,"node_id":"MDQ6VXNlcjE2NTQ4NTU2","gravatar_id":"","url":"https://api.github.com/users/ericsonj","type":"User","site_admin":false},"description":"Verilog formatter","fork":false,"url":"https://api.github.com/repos/ericsonj/verilog-format","created_at":"2019-02-24T02:02:43Z","updated_at":"2020-06-12T05:01:17Z","pushed_at":"2019-03-06T05:30:07Z","size":1981,"stargazers_count":36,"watchers_count":36,"language":"Java","has_issues":true,"has_projects":true,"has_downloads":true,"has_wiki":true,"has_pages":false,"forks_count":2,"archived":false,"disabled":false,"open_issues_count":13,"forks":2,"open_issues":13,"watchers":36,"default_branch":"master","permissions":{"admin":false,"push":false,"pull":true},"temp_clone_token":"","network_count":2,"subscribers_count":3}