
G474RE_Ver1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043e8  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  080045c0  080045c0  000055c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080047a8  080047a8  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080047a8  080047a8  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080047a8  080047a8  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080047a8  080047a8  000057a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080047ac  080047ac  000057ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080047b0  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  20000010  080047bc  00006010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000294  080047bc  00006294  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d6f3  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000205c  00000000  00000000  0001372f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  00015790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000af1  00000000  00000000  000165c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025c3b  00000000  00000000  000170b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ed40  00000000  00000000  0003ccf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7f48  00000000  00000000  0004ba34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014397c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f8c  00000000  00000000  001439c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  0014794c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000010 	.word	0x20000010
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080045a8 	.word	0x080045a8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000014 	.word	0x20000014
 8000214:	080045a8 	.word	0x080045a8

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	@ 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__gedf2>:
 80007e4:	f04f 3cff 	mov.w	ip, #4294967295
 80007e8:	e006      	b.n	80007f8 <__cmpdf2+0x4>
 80007ea:	bf00      	nop

080007ec <__ledf2>:
 80007ec:	f04f 0c01 	mov.w	ip, #1
 80007f0:	e002      	b.n	80007f8 <__cmpdf2+0x4>
 80007f2:	bf00      	nop

080007f4 <__cmpdf2>:
 80007f4:	f04f 0c01 	mov.w	ip, #1
 80007f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800080e:	d01b      	beq.n	8000848 <__cmpdf2+0x54>
 8000810:	b001      	add	sp, #4
 8000812:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000816:	bf0c      	ite	eq
 8000818:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800081c:	ea91 0f03 	teqne	r1, r3
 8000820:	bf02      	ittt	eq
 8000822:	ea90 0f02 	teqeq	r0, r2
 8000826:	2000      	moveq	r0, #0
 8000828:	4770      	bxeq	lr
 800082a:	f110 0f00 	cmn.w	r0, #0
 800082e:	ea91 0f03 	teq	r1, r3
 8000832:	bf58      	it	pl
 8000834:	4299      	cmppl	r1, r3
 8000836:	bf08      	it	eq
 8000838:	4290      	cmpeq	r0, r2
 800083a:	bf2c      	ite	cs
 800083c:	17d8      	asrcs	r0, r3, #31
 800083e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000842:	f040 0001 	orr.w	r0, r0, #1
 8000846:	4770      	bx	lr
 8000848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800084c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000850:	d102      	bne.n	8000858 <__cmpdf2+0x64>
 8000852:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000856:	d107      	bne.n	8000868 <__cmpdf2+0x74>
 8000858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800085c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000860:	d1d6      	bne.n	8000810 <__cmpdf2+0x1c>
 8000862:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000866:	d0d3      	beq.n	8000810 <__cmpdf2+0x1c>
 8000868:	f85d 0b04 	ldr.w	r0, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <__aeabi_cdrcmple>:
 8000870:	4684      	mov	ip, r0
 8000872:	4610      	mov	r0, r2
 8000874:	4662      	mov	r2, ip
 8000876:	468c      	mov	ip, r1
 8000878:	4619      	mov	r1, r3
 800087a:	4663      	mov	r3, ip
 800087c:	e000      	b.n	8000880 <__aeabi_cdcmpeq>
 800087e:	bf00      	nop

08000880 <__aeabi_cdcmpeq>:
 8000880:	b501      	push	{r0, lr}
 8000882:	f7ff ffb7 	bl	80007f4 <__cmpdf2>
 8000886:	2800      	cmp	r0, #0
 8000888:	bf48      	it	mi
 800088a:	f110 0f00 	cmnmi.w	r0, #0
 800088e:	bd01      	pop	{r0, pc}

08000890 <__aeabi_dcmpeq>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff fff4 	bl	8000880 <__aeabi_cdcmpeq>
 8000898:	bf0c      	ite	eq
 800089a:	2001      	moveq	r0, #1
 800089c:	2000      	movne	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_dcmplt>:
 80008a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a8:	f7ff ffea 	bl	8000880 <__aeabi_cdcmpeq>
 80008ac:	bf34      	ite	cc
 80008ae:	2001      	movcc	r0, #1
 80008b0:	2000      	movcs	r0, #0
 80008b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b6:	bf00      	nop

080008b8 <__aeabi_dcmple>:
 80008b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008bc:	f7ff ffe0 	bl	8000880 <__aeabi_cdcmpeq>
 80008c0:	bf94      	ite	ls
 80008c2:	2001      	movls	r0, #1
 80008c4:	2000      	movhi	r0, #0
 80008c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ca:	bf00      	nop

080008cc <__aeabi_dcmpge>:
 80008cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008d0:	f7ff ffce 	bl	8000870 <__aeabi_cdrcmple>
 80008d4:	bf94      	ite	ls
 80008d6:	2001      	movls	r0, #1
 80008d8:	2000      	movhi	r0, #0
 80008da:	f85d fb08 	ldr.w	pc, [sp], #8
 80008de:	bf00      	nop

080008e0 <__aeabi_dcmpgt>:
 80008e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008e4:	f7ff ffc4 	bl	8000870 <__aeabi_cdrcmple>
 80008e8:	bf34      	ite	cc
 80008ea:	2001      	movcc	r0, #1
 80008ec:	2000      	movcs	r0, #0
 80008ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2iz>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008fc:	d215      	bcs.n	800092a <__aeabi_d2iz+0x36>
 80008fe:	d511      	bpl.n	8000924 <__aeabi_d2iz+0x30>
 8000900:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000904:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000908:	d912      	bls.n	8000930 <__aeabi_d2iz+0x3c>
 800090a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000912:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000916:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800091a:	fa23 f002 	lsr.w	r0, r3, r2
 800091e:	bf18      	it	ne
 8000920:	4240      	negne	r0, r0
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d105      	bne.n	800093c <__aeabi_d2iz+0x48>
 8000930:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000934:	bf08      	it	eq
 8000936:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800093a:	4770      	bx	lr
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <__aeabi_d2uiz>:
 8000944:	004a      	lsls	r2, r1, #1
 8000946:	d211      	bcs.n	800096c <__aeabi_d2uiz+0x28>
 8000948:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800094c:	d211      	bcs.n	8000972 <__aeabi_d2uiz+0x2e>
 800094e:	d50d      	bpl.n	800096c <__aeabi_d2uiz+0x28>
 8000950:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000954:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000958:	d40e      	bmi.n	8000978 <__aeabi_d2uiz+0x34>
 800095a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800095e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000962:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000966:	fa23 f002 	lsr.w	r0, r3, r2
 800096a:	4770      	bx	lr
 800096c:	f04f 0000 	mov.w	r0, #0
 8000970:	4770      	bx	lr
 8000972:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000976:	d102      	bne.n	800097e <__aeabi_d2uiz+0x3a>
 8000978:	f04f 30ff 	mov.w	r0, #4294967295
 800097c:	4770      	bx	lr
 800097e:	f04f 0000 	mov.w	r0, #0
 8000982:	4770      	bx	lr
 8000984:	0000      	movs	r0, r0
	...

08000988 <FillBuffer>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/* Fill DAC buffer with continuous-phase AFSK */
void FillBuffer(int offset, int length) {
 8000988:	b590      	push	{r4, r7, lr}
 800098a:	b085      	sub	sp, #20
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
 8000990:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < length; i++) {
 8000992:	2300      	movs	r3, #0
 8000994:	60fb      	str	r3, [r7, #12]
 8000996:	e04e      	b.n	8000a36 <FillBuffer+0xae>
		dac_buffer[offset + i] =
				(uint16_t) ((sin(phase) + 1.0) * (DAC_MAX / 2));
 8000998:	4b2f      	ldr	r3, [pc, #188]	@ (8000a58 <FillBuffer+0xd0>)
 800099a:	ed93 7b00 	vldr	d7, [r3]
 800099e:	eeb0 0a47 	vmov.f32	s0, s14
 80009a2:	eef0 0a67 	vmov.f32	s1, s15
 80009a6:	f002 fddb 	bl	8003560 <sin>
 80009aa:	ec51 0b10 	vmov	r0, r1, d0
 80009ae:	f04f 0200 	mov.w	r2, #0
 80009b2:	4b2a      	ldr	r3, [pc, #168]	@ (8000a5c <FillBuffer+0xd4>)
 80009b4:	f7ff fd60 	bl	8000478 <__adddf3>
 80009b8:	4602      	mov	r2, r0
 80009ba:	460b      	mov	r3, r1
 80009bc:	4610      	mov	r0, r2
 80009be:	4619      	mov	r1, r3
 80009c0:	a321      	add	r3, pc, #132	@ (adr r3, 8000a48 <FillBuffer+0xc0>)
 80009c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009c6:	f7ff fc27 	bl	8000218 <__aeabi_dmul>
 80009ca:	4602      	mov	r2, r0
 80009cc:	460b      	mov	r3, r1
 80009ce:	4610      	mov	r0, r2
 80009d0:	4619      	mov	r1, r3
		dac_buffer[offset + i] =
 80009d2:	687a      	ldr	r2, [r7, #4]
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	18d4      	adds	r4, r2, r3
				(uint16_t) ((sin(phase) + 1.0) * (DAC_MAX / 2));
 80009d8:	f7ff ffb4 	bl	8000944 <__aeabi_d2uiz>
 80009dc:	4603      	mov	r3, r0
 80009de:	b29a      	uxth	r2, r3
		dac_buffer[offset + i] =
 80009e0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a60 <FillBuffer+0xd8>)
 80009e2:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
		phase += phase_inc;
 80009e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a58 <FillBuffer+0xd0>)
 80009e8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80009ec:	4b1d      	ldr	r3, [pc, #116]	@ (8000a64 <FillBuffer+0xdc>)
 80009ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80009f2:	f7ff fd41 	bl	8000478 <__adddf3>
 80009f6:	4602      	mov	r2, r0
 80009f8:	460b      	mov	r3, r1
 80009fa:	4917      	ldr	r1, [pc, #92]	@ (8000a58 <FillBuffer+0xd0>)
 80009fc:	e9c1 2300 	strd	r2, r3, [r1]
		if (phase >= 2.0 * M_PI)
 8000a00:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <FillBuffer+0xd0>)
 8000a02:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000a06:	a312      	add	r3, pc, #72	@ (adr r3, 8000a50 <FillBuffer+0xc8>)
 8000a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a0c:	f7ff ff5e 	bl	80008cc <__aeabi_dcmpge>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d00c      	beq.n	8000a30 <FillBuffer+0xa8>
			phase -= 2.0 * M_PI;
 8000a16:	4b10      	ldr	r3, [pc, #64]	@ (8000a58 <FillBuffer+0xd0>)
 8000a18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000a1c:	a30c      	add	r3, pc, #48	@ (adr r3, 8000a50 <FillBuffer+0xc8>)
 8000a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a22:	f7ff fd27 	bl	8000474 <__aeabi_dsub>
 8000a26:	4602      	mov	r2, r0
 8000a28:	460b      	mov	r3, r1
 8000a2a:	490b      	ldr	r1, [pc, #44]	@ (8000a58 <FillBuffer+0xd0>)
 8000a2c:	e9c1 2300 	strd	r2, r3, [r1]
	for (int i = 0; i < length; i++) {
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	3301      	adds	r3, #1
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	68fa      	ldr	r2, [r7, #12]
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	dbac      	blt.n	8000998 <FillBuffer+0x10>
	}
}
 8000a3e:	bf00      	nop
 8000a40:	bf00      	nop
 8000a42:	3714      	adds	r7, #20
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd90      	pop	{r4, r7, pc}
 8000a48:	00000000 	.word	0x00000000
 8000a4c:	409ffc00 	.word	0x409ffc00
 8000a50:	54442d18 	.word	0x54442d18
 8000a54:	401921fb 	.word	0x401921fb
 8000a58:	20000280 	.word	0x20000280
 8000a5c:	3ff00000 	.word	0x3ff00000
 8000a60:	2000002c 	.word	0x2000002c
 8000a64:	20000288 	.word	0x20000288

08000a68 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000a6e:	f000 fa98 	bl	8000fa2 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000a72:	f000 f82d 	bl	8000ad0 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a76:	f000 f927 	bl	8000cc8 <MX_GPIO_Init>
	MX_DMA_Init();
 8000a7a:	f000 f8fb 	bl	8000c74 <MX_DMA_Init>
	MX_DAC2_Init();
 8000a7e:	f000 f873 	bl	8000b68 <MX_DAC2_Init>
	MX_TIM2_Init();
 8000a82:	f000 f8ab 	bl	8000bdc <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	phase_inc = 2.0 * M_PI * SINE_FREQ / SAMPLE_RATE;
 8000a86:	490e      	ldr	r1, [pc, #56]	@ (8000ac0 <main+0x58>)
 8000a88:	a30b      	add	r3, pc, #44	@ (adr r3, 8000ab8 <main+0x50>)
 8000a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a8e:	e9c1 2300 	strd	r2, r3, [r1]
	FillBuffer(0, BUFFER_LEN);
 8000a92:	21c8      	movs	r1, #200	@ 0xc8
 8000a94:	2000      	movs	r0, #0
 8000a96:	f7ff ff77 	bl	8000988 <FillBuffer>

	HAL_TIM_Base_Start(&htim2);
 8000a9a:	480a      	ldr	r0, [pc, #40]	@ (8000ac4 <main+0x5c>)
 8000a9c:	f002 f9c6 	bl	8002e2c <HAL_TIM_Base_Start>
	HAL_DAC_Start_DMA(&hdac2, DAC_CHANNEL_2, (uint32_t*) dac_buffer, BUFFER_LEN,
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	9300      	str	r3, [sp, #0]
 8000aa4:	23c8      	movs	r3, #200	@ 0xc8
 8000aa6:	4a08      	ldr	r2, [pc, #32]	@ (8000ac8 <main+0x60>)
 8000aa8:	2110      	movs	r1, #16
 8000aaa:	4808      	ldr	r0, [pc, #32]	@ (8000acc <main+0x64>)
 8000aac:	f000 fc1c 	bl	80012e8 <HAL_DAC_Start_DMA>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <main+0x48>
 8000ab4:	f3af 8000 	nop.w
 8000ab8:	769cf0e0 	.word	0x769cf0e0
 8000abc:	3fc41b2f 	.word	0x3fc41b2f
 8000ac0:	20000288 	.word	0x20000288
 8000ac4:	20000230 	.word	0x20000230
 8000ac8:	2000002c 	.word	0x2000002c
 8000acc:	200001bc 	.word	0x200001bc

08000ad0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b094      	sub	sp, #80	@ 0x50
 8000ad4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000ad6:	f107 0318 	add.w	r3, r7, #24
 8000ada:	2238      	movs	r2, #56	@ 0x38
 8000adc:	2100      	movs	r1, #0
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f002 fd10 	bl	8003504 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	605a      	str	r2, [r3, #4]
 8000aec:	609a      	str	r2, [r3, #8]
 8000aee:	60da      	str	r2, [r3, #12]
 8000af0:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000af2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000af6:	f001 fb8b 	bl	8002210 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000afa:	2302      	movs	r3, #2
 8000afc:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000afe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b04:	2340      	movs	r3, #64	@ 0x40
 8000b06:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b0c:	2302      	movs	r3, #2
 8000b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000b10:	2301      	movs	r3, #1
 8000b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 8;
 8000b14:	2308      	movs	r3, #8
 8000b16:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b1c:	2302      	movs	r3, #2
 8000b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b20:	2302      	movs	r3, #2
 8000b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000b24:	f107 0318 	add.w	r3, r7, #24
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f001 fc25 	bl	8002378 <HAL_RCC_OscConfig>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <SystemClock_Config+0x68>
		Error_Handler();
 8000b34:	f000 f8f8 	bl	8000d28 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000b38:	230f      	movs	r3, #15
 8000b3a:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b3c:	2303      	movs	r3, #3
 8000b3e:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b40:	2300      	movs	r3, #0
 8000b42:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b44:	2300      	movs	r3, #0
 8000b46:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000b4c:	1d3b      	adds	r3, r7, #4
 8000b4e:	2102      	movs	r1, #2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f001 ff23 	bl	800299c <HAL_RCC_ClockConfig>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <SystemClock_Config+0x90>
		Error_Handler();
 8000b5c:	f000 f8e4 	bl	8000d28 <Error_Handler>
	}
}
 8000b60:	bf00      	nop
 8000b62:	3750      	adds	r7, #80	@ 0x50
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <MX_DAC2_Init>:
/**
 * @brief DAC2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC2_Init(void) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08c      	sub	sp, #48	@ 0x30
 8000b6c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC2_Init 0 */

	/* USER CODE END DAC2_Init 0 */

	DAC_ChannelConfTypeDef sConfig = { 0 };
 8000b6e:	463b      	mov	r3, r7
 8000b70:	2230      	movs	r2, #48	@ 0x30
 8000b72:	2100      	movs	r1, #0
 8000b74:	4618      	mov	r0, r3
 8000b76:	f002 fcc5 	bl	8003504 <memset>

	/* USER CODE END DAC2_Init 1 */

	/** DAC Initialization
	 */
	hdac2.Instance = DAC2;
 8000b7a:	4b16      	ldr	r3, [pc, #88]	@ (8000bd4 <MX_DAC2_Init+0x6c>)
 8000b7c:	4a16      	ldr	r2, [pc, #88]	@ (8000bd8 <MX_DAC2_Init+0x70>)
 8000b7e:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac2) != HAL_OK) {
 8000b80:	4814      	ldr	r0, [pc, #80]	@ (8000bd4 <MX_DAC2_Init+0x6c>)
 8000b82:	f000 fb8e 	bl	80012a2 <HAL_DAC_Init>
 8000b86:	4603      	mov	r3, r0
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <MX_DAC2_Init+0x28>
		Error_Handler();
 8000b8c:	f000 f8cc 	bl	8000d28 <Error_Handler>
	}

	/** DAC channel OUT1 config
	 */
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000b90:	2302      	movs	r3, #2
 8000b92:	603b      	str	r3, [r7, #0]
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000b94:	2300      	movs	r3, #0
 8000b96:	713b      	strb	r3, [r7, #4]
	sConfig.DAC_SignedFormat = DISABLE;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	717b      	strb	r3, [r7, #5]
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60bb      	str	r3, [r7, #8]
	sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000ba0:	2312      	movs	r3, #18
 8000ba2:	60fb      	str	r3, [r7, #12]
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	613b      	str	r3, [r7, #16]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	617b      	str	r3, [r7, #20]
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000bac:	2301      	movs	r3, #1
 8000bae:	61bb      	str	r3, [r7, #24]
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	61fb      	str	r3, [r7, #28]
	if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK) {
 8000bb4:	463b      	mov	r3, r7
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	4619      	mov	r1, r3
 8000bba:	4806      	ldr	r0, [pc, #24]	@ (8000bd4 <MX_DAC2_Init+0x6c>)
 8000bbc:	f000 fce6 	bl	800158c <HAL_DAC_ConfigChannel>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <MX_DAC2_Init+0x62>
		Error_Handler();
 8000bc6:	f000 f8af 	bl	8000d28 <Error_Handler>
	}
	/* USER CODE BEGIN DAC2_Init 2 */

	/* USER CODE END DAC2_Init 2 */

}
 8000bca:	bf00      	nop
 8000bcc:	3730      	adds	r7, #48	@ 0x30
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	200001bc 	.word	0x200001bc
 8000bd8:	50000c00 	.word	0x50000c00

08000bdc <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000be2:	f107 0310 	add.w	r3, r7, #16
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]
 8000bec:	609a      	str	r2, [r3, #8]
 8000bee:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000bf0:	1d3b      	adds	r3, r7, #4
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	605a      	str	r2, [r3, #4]
 8000bf8:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000bfa:	4b1d      	ldr	r3, [pc, #116]	@ (8000c70 <MX_TIM2_Init+0x94>)
 8000bfc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c00:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 63;
 8000c02:	4b1b      	ldr	r3, [pc, #108]	@ (8000c70 <MX_TIM2_Init+0x94>)
 8000c04:	223f      	movs	r2, #63	@ 0x3f
 8000c06:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c08:	4b19      	ldr	r3, [pc, #100]	@ (8000c70 <MX_TIM2_Init+0x94>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 8000c0e:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <MX_TIM2_Init+0x94>)
 8000c10:	2209      	movs	r2, #9
 8000c12:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c14:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <MX_TIM2_Init+0x94>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c1a:	4b15      	ldr	r3, [pc, #84]	@ (8000c70 <MX_TIM2_Init+0x94>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000c20:	4813      	ldr	r0, [pc, #76]	@ (8000c70 <MX_TIM2_Init+0x94>)
 8000c22:	f002 f8ab 	bl	8002d7c <HAL_TIM_Base_Init>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_TIM2_Init+0x54>
		Error_Handler();
 8000c2c:	f000 f87c 	bl	8000d28 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c34:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000c36:	f107 0310 	add.w	r3, r7, #16
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	480c      	ldr	r0, [pc, #48]	@ (8000c70 <MX_TIM2_Init+0x94>)
 8000c3e:	f002 f965 	bl	8002f0c <HAL_TIM_ConfigClockSource>
 8000c42:	4603      	mov	r3, r0
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d001      	beq.n	8000c4c <MX_TIM2_Init+0x70>
		Error_Handler();
 8000c48:	f000 f86e 	bl	8000d28 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c4c:	2320      	movs	r3, #32
 8000c4e:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c50:	2300      	movs	r3, #0
 8000c52:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000c54:	1d3b      	adds	r3, r7, #4
 8000c56:	4619      	mov	r1, r3
 8000c58:	4805      	ldr	r0, [pc, #20]	@ (8000c70 <MX_TIM2_Init+0x94>)
 8000c5a:	f002 fbbd 	bl	80033d8 <HAL_TIMEx_MasterConfigSynchronization>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8000c64:	f000 f860 	bl	8000d28 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000c68:	bf00      	nop
 8000c6a:	3720      	adds	r7, #32
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}
 8000c70:	20000230 	.word	0x20000230

08000c74 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000c7a:	4b12      	ldr	r3, [pc, #72]	@ (8000cc4 <MX_DMA_Init+0x50>)
 8000c7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c7e:	4a11      	ldr	r2, [pc, #68]	@ (8000cc4 <MX_DMA_Init+0x50>)
 8000c80:	f043 0304 	orr.w	r3, r3, #4
 8000c84:	6493      	str	r3, [r2, #72]	@ 0x48
 8000c86:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc4 <MX_DMA_Init+0x50>)
 8000c88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c8a:	f003 0304 	and.w	r3, r3, #4
 8000c8e:	607b      	str	r3, [r7, #4]
 8000c90:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000c92:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc4 <MX_DMA_Init+0x50>)
 8000c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000c96:	4a0b      	ldr	r2, [pc, #44]	@ (8000cc4 <MX_DMA_Init+0x50>)
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000c9e:	4b09      	ldr	r3, [pc, #36]	@ (8000cc4 <MX_DMA_Init+0x50>)
 8000ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ca2:	f003 0301 	and.w	r3, r3, #1
 8000ca6:	603b      	str	r3, [r7, #0]
 8000ca8:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Channel1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000caa:	2200      	movs	r2, #0
 8000cac:	2100      	movs	r1, #0
 8000cae:	200b      	movs	r0, #11
 8000cb0:	f000 fac3 	bl	800123a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000cb4:	200b      	movs	r0, #11
 8000cb6:	f000 fada 	bl	800126e <HAL_NVIC_EnableIRQ>

}
 8000cba:	bf00      	nop
 8000cbc:	3708      	adds	r7, #8
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bd80      	pop	{r7, pc}
 8000cc2:	bf00      	nop
 8000cc4:	40021000 	.word	0x40021000

08000cc8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000cc8:	b480      	push	{r7}
 8000cca:	b085      	sub	sp, #20
 8000ccc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000cce:	4b15      	ldr	r3, [pc, #84]	@ (8000d24 <MX_GPIO_Init+0x5c>)
 8000cd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cd2:	4a14      	ldr	r2, [pc, #80]	@ (8000d24 <MX_GPIO_Init+0x5c>)
 8000cd4:	f043 0304 	orr.w	r3, r3, #4
 8000cd8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cda:	4b12      	ldr	r3, [pc, #72]	@ (8000d24 <MX_GPIO_Init+0x5c>)
 8000cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cde:	f003 0304 	and.w	r3, r3, #4
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8000d24 <MX_GPIO_Init+0x5c>)
 8000ce8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cea:	4a0e      	ldr	r2, [pc, #56]	@ (8000d24 <MX_GPIO_Init+0x5c>)
 8000cec:	f043 0320 	orr.w	r3, r3, #32
 8000cf0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8000d24 <MX_GPIO_Init+0x5c>)
 8000cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf6:	f003 0320 	and.w	r3, r3, #32
 8000cfa:	60bb      	str	r3, [r7, #8]
 8000cfc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfe:	4b09      	ldr	r3, [pc, #36]	@ (8000d24 <MX_GPIO_Init+0x5c>)
 8000d00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d02:	4a08      	ldr	r2, [pc, #32]	@ (8000d24 <MX_GPIO_Init+0x5c>)
 8000d04:	f043 0301 	orr.w	r3, r3, #1
 8000d08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d0a:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <MX_GPIO_Init+0x5c>)
 8000d0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	607b      	str	r3, [r7, #4]
 8000d14:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8000d16:	bf00      	nop
 8000d18:	3714      	adds	r7, #20
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	40021000 	.word	0x40021000

08000d28 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d2c:	b672      	cpsid	i
}
 8000d2e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d30:	bf00      	nop
 8000d32:	e7fd      	b.n	8000d30 <Error_Handler+0x8>

08000d34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d40:	f043 0301 	orr.w	r3, r3, #1
 8000d44:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d46:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d4a:	f003 0301 	and.w	r3, r3, #1
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d52:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d56:	4a08      	ldr	r2, [pc, #32]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d5e:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <HAL_MspInit+0x44>)
 8000d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d66:	603b      	str	r3, [r7, #0]
 8000d68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000d6a:	f001 faf5 	bl	8002358 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40021000 	.word	0x40021000

08000d7c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08a      	sub	sp, #40	@ 0x28
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	f107 0314 	add.w	r3, r7, #20
 8000d88:	2200      	movs	r2, #0
 8000d8a:	601a      	str	r2, [r3, #0]
 8000d8c:	605a      	str	r2, [r3, #4]
 8000d8e:	609a      	str	r2, [r3, #8]
 8000d90:	60da      	str	r2, [r3, #12]
 8000d92:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC2)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a2f      	ldr	r2, [pc, #188]	@ (8000e58 <HAL_DAC_MspInit+0xdc>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d158      	bne.n	8000e50 <HAL_DAC_MspInit+0xd4>
  {
    /* USER CODE BEGIN DAC2_MspInit 0 */

    /* USER CODE END DAC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC2_CLK_ENABLE();
 8000d9e:	4b2f      	ldr	r3, [pc, #188]	@ (8000e5c <HAL_DAC_MspInit+0xe0>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000da2:	4a2e      	ldr	r2, [pc, #184]	@ (8000e5c <HAL_DAC_MspInit+0xe0>)
 8000da4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000da8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000daa:	4b2c      	ldr	r3, [pc, #176]	@ (8000e5c <HAL_DAC_MspInit+0xe0>)
 8000dac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000db2:	613b      	str	r3, [r7, #16]
 8000db4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db6:	4b29      	ldr	r3, [pc, #164]	@ (8000e5c <HAL_DAC_MspInit+0xe0>)
 8000db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dba:	4a28      	ldr	r2, [pc, #160]	@ (8000e5c <HAL_DAC_MspInit+0xe0>)
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dc2:	4b26      	ldr	r3, [pc, #152]	@ (8000e5c <HAL_DAC_MspInit+0xe0>)
 8000dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc6:	f003 0301 	and.w	r3, r3, #1
 8000dca:	60fb      	str	r3, [r7, #12]
 8000dcc:	68fb      	ldr	r3, [r7, #12]
    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000dce:	2340      	movs	r3, #64	@ 0x40
 8000dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dda:	f107 0314 	add.w	r3, r7, #20
 8000dde:	4619      	mov	r1, r3
 8000de0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000de4:	f001 f892 	bl	8001f0c <HAL_GPIO_Init>

    /* DAC2 DMA Init */
    /* DAC2_CH1 Init */
    hdma_dac2_ch1.Instance = DMA1_Channel1;
 8000de8:	4b1d      	ldr	r3, [pc, #116]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000dea:	4a1e      	ldr	r2, [pc, #120]	@ (8000e64 <HAL_DAC_MspInit+0xe8>)
 8000dec:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8000dee:	4b1c      	ldr	r3, [pc, #112]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000df0:	2229      	movs	r2, #41	@ 0x29
 8000df2:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000df4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000df6:	2210      	movs	r2, #16
 8000df8:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000dfa:	4b19      	ldr	r3, [pc, #100]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000e00:	4b17      	ldr	r3, [pc, #92]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000e02:	2280      	movs	r2, #128	@ 0x80
 8000e04:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e06:	4b16      	ldr	r3, [pc, #88]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000e08:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e0c:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e0e:	4b14      	ldr	r3, [pc, #80]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000e10:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e14:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8000e16:	4b12      	ldr	r3, [pc, #72]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000e18:	2220      	movs	r2, #32
 8000e1a:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000e1c:	4b10      	ldr	r3, [pc, #64]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000e1e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000e22:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8000e24:	480e      	ldr	r0, [pc, #56]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000e26:	f000 fdff 	bl	8001a28 <HAL_DMA_Init>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8000e30:	f7ff ff7a 	bl	8000d28 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac2_ch1);
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	4a0a      	ldr	r2, [pc, #40]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000e38:	609a      	str	r2, [r3, #8]
 8000e3a:	4a09      	ldr	r2, [pc, #36]	@ (8000e60 <HAL_DAC_MspInit+0xe4>)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC2 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_DAC_IRQn, 0, 0);
 8000e40:	2200      	movs	r2, #0
 8000e42:	2100      	movs	r1, #0
 8000e44:	2037      	movs	r0, #55	@ 0x37
 8000e46:	f000 f9f8 	bl	800123a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8000e4a:	2037      	movs	r0, #55	@ 0x37
 8000e4c:	f000 fa0f 	bl	800126e <HAL_NVIC_EnableIRQ>

    /* USER CODE END DAC2_MspInit 1 */

  }

}
 8000e50:	bf00      	nop
 8000e52:	3728      	adds	r7, #40	@ 0x28
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	50000c00 	.word	0x50000c00
 8000e5c:	40021000 	.word	0x40021000
 8000e60:	200001d0 	.word	0x200001d0
 8000e64:	40020008 	.word	0x40020008

08000e68 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
 8000e6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e78:	d10b      	bne.n	8000e92 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <HAL_TIM_Base_MspInit+0x38>)
 8000e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e7e:	4a08      	ldr	r2, [pc, #32]	@ (8000ea0 <HAL_TIM_Base_MspInit+0x38>)
 8000e80:	f043 0301 	orr.w	r3, r3, #1
 8000e84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e86:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <HAL_TIM_Base_MspInit+0x38>)
 8000e88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e8a:	f003 0301 	and.w	r3, r3, #1
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000e92:	bf00      	nop
 8000e94:	3714      	adds	r7, #20
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	40021000 	.word	0x40021000

08000ea4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <NMI_Handler+0x4>

08000eac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eb0:	bf00      	nop
 8000eb2:	e7fd      	b.n	8000eb0 <HardFault_Handler+0x4>

08000eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb8:	bf00      	nop
 8000eba:	e7fd      	b.n	8000eb8 <MemManage_Handler+0x4>

08000ebc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <BusFault_Handler+0x4>

08000ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec8:	bf00      	nop
 8000eca:	e7fd      	b.n	8000ec8 <UsageFault_Handler+0x4>

08000ecc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ed0:	bf00      	nop
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr

08000eda <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eda:	b480      	push	{r7}
 8000edc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000efa:	f000 f8a5 	bl	8001048 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
	...

08000f04 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 8000f08:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <DMA1_Channel1_IRQHandler+0x10>)
 8000f0a:	f000 feb0 	bl	8001c6e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	200001d0 	.word	0x200001d0

08000f18 <TIM7_DAC_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt, DAC2 and DAC4 channel underrun error interrupts.
  */
void TIM7_DAC_IRQHandler(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_DAC_IRQn 0 */

  /* USER CODE END TIM7_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac2);
 8000f1c:	4802      	ldr	r0, [pc, #8]	@ (8000f28 <TIM7_DAC_IRQHandler+0x10>)
 8000f1e:	f000 fab7 	bl	8001490 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM7_DAC_IRQn 1 */

  /* USER CODE END TIM7_DAC_IRQn 1 */
}
 8000f22:	bf00      	nop
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200001bc 	.word	0x200001bc

08000f2c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <SystemInit+0x20>)
 8000f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f36:	4a05      	ldr	r2, [pc, #20]	@ (8000f4c <SystemInit+0x20>)
 8000f38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	e000ed00 	.word	0xe000ed00

08000f50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f50:	480d      	ldr	r0, [pc, #52]	@ (8000f88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f52:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f54:	f7ff ffea 	bl	8000f2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f58:	480c      	ldr	r0, [pc, #48]	@ (8000f8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f5a:	490d      	ldr	r1, [pc, #52]	@ (8000f90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000f94 <LoopForever+0xe>)
  movs r3, #0
 8000f5e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000f60:	e002      	b.n	8000f68 <LoopCopyDataInit>

08000f62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f66:	3304      	adds	r3, #4

08000f68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f6c:	d3f9      	bcc.n	8000f62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f70:	4c0a      	ldr	r4, [pc, #40]	@ (8000f9c <LoopForever+0x16>)
  movs r3, #0
 8000f72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f74:	e001      	b.n	8000f7a <LoopFillZerobss>

08000f76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f78:	3204      	adds	r2, #4

08000f7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f7c:	d3fb      	bcc.n	8000f76 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f7e:	f002 fac9 	bl	8003514 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f82:	f7ff fd71 	bl	8000a68 <main>

08000f86 <LoopForever>:

LoopForever:
    b LoopForever
 8000f86:	e7fe      	b.n	8000f86 <LoopForever>
  ldr   r0, =_estack
 8000f88:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000f8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f90:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000f94:	080047b0 	.word	0x080047b0
  ldr r2, =_sbss
 8000f98:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000f9c:	20000294 	.word	0x20000294

08000fa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fa0:	e7fe      	b.n	8000fa0 <ADC1_2_IRQHandler>

08000fa2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fac:	2003      	movs	r0, #3
 8000fae:	f000 f939 	bl	8001224 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fb2:	200f      	movs	r0, #15
 8000fb4:	f000 f80e 	bl	8000fd4 <HAL_InitTick>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d002      	beq.n	8000fc4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	71fb      	strb	r3, [r7, #7]
 8000fc2:	e001      	b.n	8000fc8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fc4:	f7ff feb6 	bl	8000d34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fc8:	79fb      	ldrb	r3, [r7, #7]

}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
	...

08000fd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000fe0:	4b16      	ldr	r3, [pc, #88]	@ (800103c <HAL_InitTick+0x68>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d022      	beq.n	800102e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000fe8:	4b15      	ldr	r3, [pc, #84]	@ (8001040 <HAL_InitTick+0x6c>)
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	4b13      	ldr	r3, [pc, #76]	@ (800103c <HAL_InitTick+0x68>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000ff4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f000 f944 	bl	800128a <HAL_SYSTICK_Config>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d10f      	bne.n	8001028 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b0f      	cmp	r3, #15
 800100c:	d809      	bhi.n	8001022 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800100e:	2200      	movs	r2, #0
 8001010:	6879      	ldr	r1, [r7, #4]
 8001012:	f04f 30ff 	mov.w	r0, #4294967295
 8001016:	f000 f910 	bl	800123a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800101a:	4a0a      	ldr	r2, [pc, #40]	@ (8001044 <HAL_InitTick+0x70>)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6013      	str	r3, [r2, #0]
 8001020:	e007      	b.n	8001032 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	73fb      	strb	r3, [r7, #15]
 8001026:	e004      	b.n	8001032 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	73fb      	strb	r3, [r7, #15]
 800102c:	e001      	b.n	8001032 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001032:	7bfb      	ldrb	r3, [r7, #15]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3710      	adds	r7, #16
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	20000008 	.word	0x20000008
 8001040:	20000000 	.word	0x20000000
 8001044:	20000004 	.word	0x20000004

08001048 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800104c:	4b05      	ldr	r3, [pc, #20]	@ (8001064 <HAL_IncTick+0x1c>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	4b05      	ldr	r3, [pc, #20]	@ (8001068 <HAL_IncTick+0x20>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4413      	add	r3, r2
 8001056:	4a03      	ldr	r2, [pc, #12]	@ (8001064 <HAL_IncTick+0x1c>)
 8001058:	6013      	str	r3, [r2, #0]
}
 800105a:	bf00      	nop
 800105c:	46bd      	mov	sp, r7
 800105e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001062:	4770      	bx	lr
 8001064:	20000290 	.word	0x20000290
 8001068:	20000008 	.word	0x20000008

0800106c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  return uwTick;
 8001070:	4b03      	ldr	r3, [pc, #12]	@ (8001080 <HAL_GetTick+0x14>)
 8001072:	681b      	ldr	r3, [r3, #0]
}
 8001074:	4618      	mov	r0, r3
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	20000290 	.word	0x20000290

08001084 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001094:	4b0c      	ldr	r3, [pc, #48]	@ (80010c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80010a0:	4013      	ands	r3, r2
 80010a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80010b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80010b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010b6:	4a04      	ldr	r2, [pc, #16]	@ (80010c8 <__NVIC_SetPriorityGrouping+0x44>)
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	60d3      	str	r3, [r2, #12]
}
 80010bc:	bf00      	nop
 80010be:	3714      	adds	r7, #20
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	e000ed00 	.word	0xe000ed00

080010cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010d0:	4b04      	ldr	r3, [pc, #16]	@ (80010e4 <__NVIC_GetPriorityGrouping+0x18>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	0a1b      	lsrs	r3, r3, #8
 80010d6:	f003 0307 	and.w	r3, r3, #7
}
 80010da:	4618      	mov	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	db0b      	blt.n	8001112 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	f003 021f 	and.w	r2, r3, #31
 8001100:	4907      	ldr	r1, [pc, #28]	@ (8001120 <__NVIC_EnableIRQ+0x38>)
 8001102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001106:	095b      	lsrs	r3, r3, #5
 8001108:	2001      	movs	r0, #1
 800110a:	fa00 f202 	lsl.w	r2, r0, r2
 800110e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001112:	bf00      	nop
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000e100 	.word	0xe000e100

08001124 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001134:	2b00      	cmp	r3, #0
 8001136:	db0a      	blt.n	800114e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	b2da      	uxtb	r2, r3
 800113c:	490c      	ldr	r1, [pc, #48]	@ (8001170 <__NVIC_SetPriority+0x4c>)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	0112      	lsls	r2, r2, #4
 8001144:	b2d2      	uxtb	r2, r2
 8001146:	440b      	add	r3, r1
 8001148:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800114c:	e00a      	b.n	8001164 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	b2da      	uxtb	r2, r3
 8001152:	4908      	ldr	r1, [pc, #32]	@ (8001174 <__NVIC_SetPriority+0x50>)
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	f003 030f 	and.w	r3, r3, #15
 800115a:	3b04      	subs	r3, #4
 800115c:	0112      	lsls	r2, r2, #4
 800115e:	b2d2      	uxtb	r2, r2
 8001160:	440b      	add	r3, r1
 8001162:	761a      	strb	r2, [r3, #24]
}
 8001164:	bf00      	nop
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	e000e100 	.word	0xe000e100
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001178:	b480      	push	{r7}
 800117a:	b089      	sub	sp, #36	@ 0x24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	f1c3 0307 	rsb	r3, r3, #7
 8001192:	2b04      	cmp	r3, #4
 8001194:	bf28      	it	cs
 8001196:	2304      	movcs	r3, #4
 8001198:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	3304      	adds	r3, #4
 800119e:	2b06      	cmp	r3, #6
 80011a0:	d902      	bls.n	80011a8 <NVIC_EncodePriority+0x30>
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	3b03      	subs	r3, #3
 80011a6:	e000      	b.n	80011aa <NVIC_EncodePriority+0x32>
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ac:	f04f 32ff 	mov.w	r2, #4294967295
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	43da      	mvns	r2, r3
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	401a      	ands	r2, r3
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011c0:	f04f 31ff 	mov.w	r1, #4294967295
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ca:	43d9      	mvns	r1, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d0:	4313      	orrs	r3, r2
         );
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3724      	adds	r7, #36	@ 0x24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
	...

080011e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	3b01      	subs	r3, #1
 80011ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80011f0:	d301      	bcc.n	80011f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011f2:	2301      	movs	r3, #1
 80011f4:	e00f      	b.n	8001216 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001220 <SysTick_Config+0x40>)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011fe:	210f      	movs	r1, #15
 8001200:	f04f 30ff 	mov.w	r0, #4294967295
 8001204:	f7ff ff8e 	bl	8001124 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001208:	4b05      	ldr	r3, [pc, #20]	@ (8001220 <SysTick_Config+0x40>)
 800120a:	2200      	movs	r2, #0
 800120c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800120e:	4b04      	ldr	r3, [pc, #16]	@ (8001220 <SysTick_Config+0x40>)
 8001210:	2207      	movs	r2, #7
 8001212:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	e000e010 	.word	0xe000e010

08001224 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800122c:	6878      	ldr	r0, [r7, #4]
 800122e:	f7ff ff29 	bl	8001084 <__NVIC_SetPriorityGrouping>
}
 8001232:	bf00      	nop
 8001234:	3708      	adds	r7, #8
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b086      	sub	sp, #24
 800123e:	af00      	add	r7, sp, #0
 8001240:	4603      	mov	r3, r0
 8001242:	60b9      	str	r1, [r7, #8]
 8001244:	607a      	str	r2, [r7, #4]
 8001246:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001248:	f7ff ff40 	bl	80010cc <__NVIC_GetPriorityGrouping>
 800124c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	68b9      	ldr	r1, [r7, #8]
 8001252:	6978      	ldr	r0, [r7, #20]
 8001254:	f7ff ff90 	bl	8001178 <NVIC_EncodePriority>
 8001258:	4602      	mov	r2, r0
 800125a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800125e:	4611      	mov	r1, r2
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ff5f 	bl	8001124 <__NVIC_SetPriority>
}
 8001266:	bf00      	nop
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800126e:	b580      	push	{r7, lr}
 8001270:	b082      	sub	sp, #8
 8001272:	af00      	add	r7, sp, #0
 8001274:	4603      	mov	r3, r0
 8001276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff33 	bl	80010e8 <__NVIC_EnableIRQ>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800128a:	b580      	push	{r7, lr}
 800128c:	b082      	sub	sp, #8
 800128e:	af00      	add	r7, sp, #0
 8001290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff ffa4 	bl	80011e0 <SysTick_Config>
 8001298:	4603      	mov	r3, r0
}
 800129a:	4618      	mov	r0, r3
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d101      	bne.n	80012b4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e014      	b.n	80012de <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	791b      	ldrb	r3, [r3, #4]
 80012b8:	b2db      	uxtb	r3, r3
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d105      	bne.n	80012ca <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80012c4:	6878      	ldr	r0, [r7, #4]
 80012c6:	f7ff fd59 	bl	8000d7c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	2202      	movs	r2, #2
 80012ce:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2201      	movs	r2, #1
 80012da:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80012dc:	2300      	movs	r3, #0
}
 80012de:	4618      	mov	r0, r3
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b088      	sub	sp, #32
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
 80012f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d101      	bne.n	8001300 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e0b2      	b.n	8001466 <HAL_DAC_Start_DMA+0x17e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	795b      	ldrb	r3, [r3, #5]
 8001304:	2b01      	cmp	r3, #1
 8001306:	d101      	bne.n	800130c <HAL_DAC_Start_DMA+0x24>
 8001308:	2302      	movs	r3, #2
 800130a:	e0ac      	b.n	8001466 <HAL_DAC_Start_DMA+0x17e>
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	2201      	movs	r2, #1
 8001310:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	2202      	movs	r2, #2
 8001316:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001318:	68bb      	ldr	r3, [r7, #8]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d129      	bne.n	8001372 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	689b      	ldr	r3, [r3, #8]
 8001322:	4a53      	ldr	r2, [pc, #332]	@ (8001470 <HAL_DAC_Start_DMA+0x188>)
 8001324:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	4a52      	ldr	r2, [pc, #328]	@ (8001474 <HAL_DAC_Start_DMA+0x18c>)
 800132c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	4a51      	ldr	r2, [pc, #324]	@ (8001478 <HAL_DAC_Start_DMA+0x190>)
 8001334:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001344:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001348:	2b00      	cmp	r3, #0
 800134a:	d003      	beq.n	8001354 <HAL_DAC_Start_DMA+0x6c>
 800134c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800134e:	2b04      	cmp	r3, #4
 8001350:	d005      	beq.n	800135e <HAL_DAC_Start_DMA+0x76>
 8001352:	e009      	b.n	8001368 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	3308      	adds	r3, #8
 800135a:	61bb      	str	r3, [r7, #24]
        break;
 800135c:	e033      	b.n	80013c6 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	330c      	adds	r3, #12
 8001364:	61bb      	str	r3, [r7, #24]
        break;
 8001366:	e02e      	b.n	80013c6 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	3310      	adds	r3, #16
 800136e:	61bb      	str	r3, [r7, #24]
        break;
 8001370:	e029      	b.n	80013c6 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	4a41      	ldr	r2, [pc, #260]	@ (800147c <HAL_DAC_Start_DMA+0x194>)
 8001378:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	68db      	ldr	r3, [r3, #12]
 800137e:	4a40      	ldr	r2, [pc, #256]	@ (8001480 <HAL_DAC_Start_DMA+0x198>)
 8001380:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	68db      	ldr	r3, [r3, #12]
 8001386:	4a3f      	ldr	r2, [pc, #252]	@ (8001484 <HAL_DAC_Start_DMA+0x19c>)
 8001388:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001398:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800139a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800139c:	2b00      	cmp	r3, #0
 800139e:	d003      	beq.n	80013a8 <HAL_DAC_Start_DMA+0xc0>
 80013a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013a2:	2b04      	cmp	r3, #4
 80013a4:	d005      	beq.n	80013b2 <HAL_DAC_Start_DMA+0xca>
 80013a6:	e009      	b.n	80013bc <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	3314      	adds	r3, #20
 80013ae:	61bb      	str	r3, [r7, #24]
        break;
 80013b0:	e009      	b.n	80013c6 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	3318      	adds	r3, #24
 80013b8:	61bb      	str	r3, [r7, #24]
        break;
 80013ba:	e004      	b.n	80013c6 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	331c      	adds	r3, #28
 80013c2:	61bb      	str	r3, [r7, #24]
        break;
 80013c4:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d111      	bne.n	80013f0 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80013da:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	6898      	ldr	r0, [r3, #8]
 80013e0:	6879      	ldr	r1, [r7, #4]
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	f000 fbc7 	bl	8001b78 <HAL_DMA_Start_IT>
 80013ea:	4603      	mov	r3, r0
 80013ec:	77fb      	strb	r3, [r7, #31]
 80013ee:	e010      	b.n	8001412 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80013fe:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	68d8      	ldr	r0, [r3, #12]
 8001404:	6879      	ldr	r1, [r7, #4]
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	69ba      	ldr	r2, [r7, #24]
 800140a:	f000 fbb5 	bl	8001b78 <HAL_DMA_Start_IT>
 800140e:	4603      	mov	r3, r0
 8001410:	77fb      	strb	r3, [r7, #31]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	2200      	movs	r2, #0
 8001416:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001418:	7ffb      	ldrb	r3, [r7, #31]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d11c      	bne.n	8001458 <HAL_DAC_Start_DMA+0x170>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	6819      	ldr	r1, [r3, #0]
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	f003 0310 	and.w	r3, r3, #16
 800142a:	2201      	movs	r2, #1
 800142c:	409a      	lsls	r2, r3
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	430a      	orrs	r2, r1
 8001434:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001436:	4b14      	ldr	r3, [pc, #80]	@ (8001488 <HAL_DAC_Start_DMA+0x1a0>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	099b      	lsrs	r3, r3, #6
 800143c:	4a13      	ldr	r2, [pc, #76]	@ (800148c <HAL_DAC_Start_DMA+0x1a4>)
 800143e:	fba2 2303 	umull	r2, r3, r2, r3
 8001442:	099b      	lsrs	r3, r3, #6
 8001444:	3301      	adds	r3, #1
 8001446:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8001448:	e002      	b.n	8001450 <HAL_DAC_Start_DMA+0x168>
    {
      wait_loop_index--;
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	3b01      	subs	r3, #1
 800144e:	617b      	str	r3, [r7, #20]
    while (wait_loop_index != 0UL)
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1f9      	bne.n	800144a <HAL_DAC_Start_DMA+0x162>
 8001456:	e005      	b.n	8001464 <HAL_DAC_Start_DMA+0x17c>
    }
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	691b      	ldr	r3, [r3, #16]
 800145c:	f043 0204 	orr.w	r2, r3, #4
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001464:	7ffb      	ldrb	r3, [r7, #31]
}
 8001466:	4618      	mov	r0, r3
 8001468:	3720      	adds	r7, #32
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	08001901 	.word	0x08001901
 8001474:	08001923 	.word	0x08001923
 8001478:	0800193f 	.word	0x0800193f
 800147c:	080019bd 	.word	0x080019bd
 8001480:	080019df 	.word	0x080019df
 8001484:	080019fb 	.word	0x080019fb
 8001488:	20000000 	.word	0x20000000
 800148c:	053e2d63 	.word	0x053e2d63

08001490 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014a6:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d01d      	beq.n	80014ee <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 80014b2:	68bb      	ldr	r3, [r7, #8]
 80014b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d018      	beq.n	80014ee <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2204      	movs	r2, #4
 80014c0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	691b      	ldr	r3, [r3, #16]
 80014c6:	f043 0201 	orr.w	r2, r3, #1
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80014e6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f000 f845 	bl	8001578 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d01d      	beq.n	8001534 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d018      	beq.n	8001534 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2204      	movs	r2, #4
 8001506:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	691b      	ldr	r3, [r3, #16]
 800150c:	f043 0202 	orr.w	r2, r3, #2
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800151c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	681a      	ldr	r2, [r3, #0]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800152c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f000 fa3a 	bl	80019a8 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8001534:	bf00      	nop
 8001536:	3710      	adds	r7, #16
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}

0800153c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800153c:	b480      	push	{r7}
 800153e:	b083      	sub	sp, #12
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001562:	4770      	bx	lr

08001564 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b08a      	sub	sp, #40	@ 0x28
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001598:	2300      	movs	r3, #0
 800159a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d002      	beq.n	80015a8 <HAL_DAC_ConfigChannel+0x1c>
 80015a2:	68bb      	ldr	r3, [r7, #8]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e1a1      	b.n	80018f0 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	795b      	ldrb	r3, [r3, #5]
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d101      	bne.n	80015be <HAL_DAC_ConfigChannel+0x32>
 80015ba:	2302      	movs	r3, #2
 80015bc:	e198      	b.n	80018f0 <HAL_DAC_ConfigChannel+0x364>
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	2201      	movs	r2, #1
 80015c2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	2202      	movs	r2, #2
 80015c8:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	2b04      	cmp	r3, #4
 80015d0:	d17a      	bne.n	80016c8 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80015d2:	f7ff fd4b 	bl	800106c <HAL_GetTick>
 80015d6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d13d      	bne.n	800165a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80015de:	e018      	b.n	8001612 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80015e0:	f7ff fd44 	bl	800106c <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b01      	cmp	r3, #1
 80015ec:	d911      	bls.n	8001612 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00a      	beq.n	8001612 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	691b      	ldr	r3, [r3, #16]
 8001600:	f043 0208 	orr.w	r2, r3, #8
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	2203      	movs	r2, #3
 800160c:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800160e:	2303      	movs	r3, #3
 8001610:	e16e      	b.n	80018f0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001618:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1df      	bne.n	80015e0 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	68ba      	ldr	r2, [r7, #8]
 8001626:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001628:	641a      	str	r2, [r3, #64]	@ 0x40
 800162a:	e020      	b.n	800166e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800162c:	f7ff fd1e 	bl	800106c <HAL_GetTick>
 8001630:	4602      	mov	r2, r0
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	2b01      	cmp	r3, #1
 8001638:	d90f      	bls.n	800165a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001640:	2b00      	cmp	r3, #0
 8001642:	da0a      	bge.n	800165a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	691b      	ldr	r3, [r3, #16]
 8001648:	f043 0208 	orr.w	r2, r3, #8
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2203      	movs	r2, #3
 8001654:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e14a      	b.n	80018f0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001660:	2b00      	cmp	r3, #0
 8001662:	dbe3      	blt.n	800162c <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	68ba      	ldr	r2, [r7, #8]
 800166a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800166c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f003 0310 	and.w	r3, r3, #16
 800167a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800167e:	fa01 f303 	lsl.w	r3, r1, r3
 8001682:	43db      	mvns	r3, r3
 8001684:	ea02 0103 	and.w	r1, r2, r3
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	f003 0310 	and.w	r3, r3, #16
 8001692:	409a      	lsls	r2, r3
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	430a      	orrs	r2, r1
 800169a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	f003 0310 	and.w	r3, r3, #16
 80016a8:	21ff      	movs	r1, #255	@ 0xff
 80016aa:	fa01 f303 	lsl.w	r3, r1, r3
 80016ae:	43db      	mvns	r3, r3
 80016b0:	ea02 0103 	and.w	r1, r2, r3
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	f003 0310 	and.w	r3, r3, #16
 80016be:	409a      	lsls	r2, r3
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	430a      	orrs	r2, r1
 80016c6:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	69db      	ldr	r3, [r3, #28]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d11d      	bne.n	800170c <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80016d6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	f003 0310 	and.w	r3, r3, #16
 80016de:	221f      	movs	r2, #31
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	43db      	mvns	r3, r3
 80016e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016e8:	4013      	ands	r3, r2
 80016ea:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	f003 0310 	and.w	r3, r3, #16
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	fa02 f303 	lsl.w	r3, r2, r3
 80016fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001700:	4313      	orrs	r3, r2
 8001702:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800170a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001712:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	f003 0310 	and.w	r3, r3, #16
 800171a:	2207      	movs	r2, #7
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	43db      	mvns	r3, r3
 8001722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001724:	4013      	ands	r3, r2
 8001726:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	2b01      	cmp	r3, #1
 800172e:	d102      	bne.n	8001736 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8001730:	2300      	movs	r3, #0
 8001732:	623b      	str	r3, [r7, #32]
 8001734:	e00f      	b.n	8001756 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	2b02      	cmp	r3, #2
 800173c:	d102      	bne.n	8001744 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800173e:	2301      	movs	r3, #1
 8001740:	623b      	str	r3, [r7, #32]
 8001742:	e008      	b.n	8001756 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8001744:	68bb      	ldr	r3, [r7, #8]
 8001746:	695b      	ldr	r3, [r3, #20]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d102      	bne.n	8001752 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800174c:	2301      	movs	r3, #1
 800174e:	623b      	str	r3, [r7, #32]
 8001750:	e001      	b.n	8001756 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8001752:	2300      	movs	r3, #0
 8001754:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	689a      	ldr	r2, [r3, #8]
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	4313      	orrs	r3, r2
 8001760:	6a3a      	ldr	r2, [r7, #32]
 8001762:	4313      	orrs	r3, r2
 8001764:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	f003 0310 	and.w	r3, r3, #16
 800176c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	43db      	mvns	r3, r3
 8001776:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001778:	4013      	ands	r3, r2
 800177a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	791b      	ldrb	r3, [r3, #4]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d102      	bne.n	800178a <HAL_DAC_ConfigChannel+0x1fe>
 8001784:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001788:	e000      	b.n	800178c <HAL_DAC_ConfigChannel+0x200>
 800178a:	2300      	movs	r3, #0
 800178c:	697a      	ldr	r2, [r7, #20]
 800178e:	4313      	orrs	r3, r2
 8001790:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	f003 0310 	and.w	r3, r3, #16
 8001798:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800179c:	fa02 f303 	lsl.w	r3, r2, r3
 80017a0:	43db      	mvns	r3, r3
 80017a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017a4:	4013      	ands	r3, r2
 80017a6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	795b      	ldrb	r3, [r3, #5]
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d102      	bne.n	80017b6 <HAL_DAC_ConfigChannel+0x22a>
 80017b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017b4:	e000      	b.n	80017b8 <HAL_DAC_ConfigChannel+0x22c>
 80017b6:	2300      	movs	r3, #0
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80017be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80017c4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80017c6:	68bb      	ldr	r3, [r7, #8]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d114      	bne.n	80017f8 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80017ce:	f001 fa83 	bl	8002cd8 <HAL_RCC_GetHCLKFreq>
 80017d2:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	4a48      	ldr	r2, [pc, #288]	@ (80018f8 <HAL_DAC_ConfigChannel+0x36c>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d904      	bls.n	80017e6 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80017dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80017e4:	e00f      	b.n	8001806 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	4a44      	ldr	r2, [pc, #272]	@ (80018fc <HAL_DAC_ConfigChannel+0x370>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d90a      	bls.n	8001804 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80017ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80017f6:	e006      	b.n	8001806 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80017fe:	4313      	orrs	r3, r2
 8001800:	627b      	str	r3, [r7, #36]	@ 0x24
 8001802:	e000      	b.n	8001806 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8001804:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f003 0310 	and.w	r3, r3, #16
 800180c:	697a      	ldr	r2, [r7, #20]
 800180e:	fa02 f303 	lsl.w	r3, r2, r3
 8001812:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001814:	4313      	orrs	r3, r2
 8001816:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800181e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	6819      	ldr	r1, [r3, #0]
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f003 0310 	and.w	r3, r3, #16
 800182c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001830:	fa02 f303 	lsl.w	r3, r2, r3
 8001834:	43da      	mvns	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	400a      	ands	r2, r1
 800183c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f003 0310 	and.w	r3, r3, #16
 800184c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001850:	fa02 f303 	lsl.w	r3, r2, r3
 8001854:	43db      	mvns	r3, r3
 8001856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001858:	4013      	ands	r3, r2
 800185a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f003 0310 	and.w	r3, r3, #16
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001870:	4313      	orrs	r3, r2
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800187a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6819      	ldr	r1, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f003 0310 	and.w	r3, r3, #16
 8001888:	22c0      	movs	r2, #192	@ 0xc0
 800188a:	fa02 f303 	lsl.w	r3, r2, r3
 800188e:	43da      	mvns	r2, r3
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	400a      	ands	r2, r1
 8001896:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	089b      	lsrs	r3, r3, #2
 800189e:	f003 030f 	and.w	r3, r3, #15
 80018a2:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	691b      	ldr	r3, [r3, #16]
 80018a8:	089b      	lsrs	r3, r3, #2
 80018aa:	021b      	lsls	r3, r3, #8
 80018ac:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80018b0:	697a      	ldr	r2, [r7, #20]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f003 0310 	and.w	r3, r3, #16
 80018c2:	f640 710f 	movw	r1, #3855	@ 0xf0f
 80018c6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ca:	43db      	mvns	r3, r3
 80018cc:	ea02 0103 	and.w	r1, r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f003 0310 	and.w	r3, r3, #16
 80018d6:	697a      	ldr	r2, [r7, #20]
 80018d8:	409a      	lsls	r2, r3
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	430a      	orrs	r2, r1
 80018e0:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2201      	movs	r2, #1
 80018e6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	2200      	movs	r2, #0
 80018ec:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80018ee:	7ffb      	ldrb	r3, [r7, #31]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3728      	adds	r7, #40	@ 0x28
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	09896800 	.word	0x09896800
 80018fc:	04c4b400 	.word	0x04c4b400

08001900 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800190c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800190e:	68f8      	ldr	r0, [r7, #12]
 8001910:	f7ff fe14 	bl	800153c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2201      	movs	r2, #1
 8001918:	711a      	strb	r2, [r3, #4]
}
 800191a:	bf00      	nop
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b084      	sub	sp, #16
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800192e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001930:	68f8      	ldr	r0, [r7, #12]
 8001932:	f7ff fe0d 	bl	8001550 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001936:	bf00      	nop
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b084      	sub	sp, #16
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	691b      	ldr	r3, [r3, #16]
 8001950:	f043 0204 	orr.w	r2, r3, #4
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001958:	68f8      	ldr	r0, [r7, #12]
 800195a:	f7ff fe03 	bl	8001564 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2201      	movs	r2, #1
 8001962:	711a      	strb	r2, [r3, #4]
}
 8001964:	bf00      	nop
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr

080019a8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr

080019bc <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c8:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	f7ff ffce 	bl	800196c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2201      	movs	r2, #1
 80019d4:	711a      	strb	r2, [r3, #4]
}
 80019d6:	bf00      	nop
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b084      	sub	sp, #16
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ea:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80019ec:	68f8      	ldr	r0, [r7, #12]
 80019ee:	f7ff ffc7 	bl	8001980 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80019f2:	bf00      	nop
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}

080019fa <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b084      	sub	sp, #16
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a06:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	691b      	ldr	r3, [r3, #16]
 8001a0c:	f043 0204 	orr.w	r2, r3, #4
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001a14:	68f8      	ldr	r0, [r7, #12]
 8001a16:	f7ff ffbd 	bl	8001994 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2201      	movs	r2, #1
 8001a1e:	711a      	strb	r2, [r3, #4]
}
 8001a20:	bf00      	nop
 8001a22:	3710      	adds	r7, #16
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}

08001a28 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d101      	bne.n	8001a3a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e08d      	b.n	8001b56 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	4b47      	ldr	r3, [pc, #284]	@ (8001b60 <HAL_DMA_Init+0x138>)
 8001a42:	429a      	cmp	r2, r3
 8001a44:	d80f      	bhi.n	8001a66 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	4b45      	ldr	r3, [pc, #276]	@ (8001b64 <HAL_DMA_Init+0x13c>)
 8001a4e:	4413      	add	r3, r2
 8001a50:	4a45      	ldr	r2, [pc, #276]	@ (8001b68 <HAL_DMA_Init+0x140>)
 8001a52:	fba2 2303 	umull	r2, r3, r2, r3
 8001a56:	091b      	lsrs	r3, r3, #4
 8001a58:	009a      	lsls	r2, r3, #2
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a42      	ldr	r2, [pc, #264]	@ (8001b6c <HAL_DMA_Init+0x144>)
 8001a62:	641a      	str	r2, [r3, #64]	@ 0x40
 8001a64:	e00e      	b.n	8001a84 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4b40      	ldr	r3, [pc, #256]	@ (8001b70 <HAL_DMA_Init+0x148>)
 8001a6e:	4413      	add	r3, r2
 8001a70:	4a3d      	ldr	r2, [pc, #244]	@ (8001b68 <HAL_DMA_Init+0x140>)
 8001a72:	fba2 2303 	umull	r2, r3, r2, r3
 8001a76:	091b      	lsrs	r3, r3, #4
 8001a78:	009a      	lsls	r2, r3, #2
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a3c      	ldr	r2, [pc, #240]	@ (8001b74 <HAL_DMA_Init+0x14c>)
 8001a82:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2202      	movs	r2, #2
 8001a88:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001a9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a9e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ab4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ac0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6a1b      	ldr	r3, [r3, #32]
 8001ac6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	4313      	orrs	r3, r2
 8001acc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001ad6:	6878      	ldr	r0, [r7, #4]
 8001ad8:	f000 f9b6 	bl	8001e48 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ae4:	d102      	bne.n	8001aec <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001af4:	b2d2      	uxtb	r2, r2
 8001af6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001b00:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d010      	beq.n	8001b2c <HAL_DMA_Init+0x104>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d80c      	bhi.n	8001b2c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f000 f9d6 	bl	8001ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	e008      	b.n	8001b3e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40020407 	.word	0x40020407
 8001b64:	bffdfff8 	.word	0xbffdfff8
 8001b68:	cccccccd 	.word	0xcccccccd
 8001b6c:	40020000 	.word	0x40020000
 8001b70:	bffdfbf8 	.word	0xbffdfbf8
 8001b74:	40020400 	.word	0x40020400

08001b78 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b086      	sub	sp, #24
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	60f8      	str	r0, [r7, #12]
 8001b80:	60b9      	str	r1, [r7, #8]
 8001b82:	607a      	str	r2, [r7, #4]
 8001b84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b86:	2300      	movs	r3, #0
 8001b88:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d101      	bne.n	8001b98 <HAL_DMA_Start_IT+0x20>
 8001b94:	2302      	movs	r3, #2
 8001b96:	e066      	b.n	8001c66 <HAL_DMA_Start_IT+0xee>
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d155      	bne.n	8001c58 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f022 0201 	bic.w	r2, r2, #1
 8001bc8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	68b9      	ldr	r1, [r7, #8]
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	f000 f8fb 	bl	8001dcc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d008      	beq.n	8001bf0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f042 020e 	orr.w	r2, r2, #14
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	e00f      	b.n	8001c10 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f022 0204 	bic.w	r2, r2, #4
 8001bfe:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f042 020a 	orr.w	r2, r2, #10
 8001c0e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d007      	beq.n	8001c2e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c2c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d007      	beq.n	8001c46 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c40:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001c44:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f042 0201 	orr.w	r2, r2, #1
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	e005      	b.n	8001c64 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001c60:	2302      	movs	r3, #2
 8001c62:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001c64:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b084      	sub	sp, #16
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c8a:	f003 031f 	and.w	r3, r3, #31
 8001c8e:	2204      	movs	r2, #4
 8001c90:	409a      	lsls	r2, r3
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	4013      	ands	r3, r2
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d026      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x7a>
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	f003 0304 	and.w	r3, r3, #4
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d021      	beq.n	8001ce8 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f003 0320 	and.w	r3, r3, #32
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d107      	bne.n	8001cc2 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f022 0204 	bic.w	r2, r2, #4
 8001cc0:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc6:	f003 021f 	and.w	r2, r3, #31
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cce:	2104      	movs	r1, #4
 8001cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd4:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d071      	beq.n	8001dc2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001ce6:	e06c      	b.n	8001dc2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cec:	f003 031f 	and.w	r3, r3, #31
 8001cf0:	2202      	movs	r2, #2
 8001cf2:	409a      	lsls	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d02e      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d029      	beq.n	8001d5a <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0320 	and.w	r3, r3, #32
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d10b      	bne.n	8001d2c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f022 020a 	bic.w	r2, r2, #10
 8001d22:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2201      	movs	r2, #1
 8001d28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d30:	f003 021f 	and.w	r2, r3, #31
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d38:	2102      	movs	r1, #2
 8001d3a:	fa01 f202 	lsl.w	r2, r1, r2
 8001d3e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2200      	movs	r2, #0
 8001d44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d038      	beq.n	8001dc2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001d58:	e033      	b.n	8001dc2 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d5e:	f003 031f 	and.w	r3, r3, #31
 8001d62:	2208      	movs	r2, #8
 8001d64:	409a      	lsls	r2, r3
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d02a      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	f003 0308 	and.w	r3, r3, #8
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d025      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	681a      	ldr	r2, [r3, #0]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f022 020e 	bic.w	r2, r2, #14
 8001d86:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d8c:	f003 021f 	and.w	r2, r3, #31
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d94:	2101      	movs	r1, #1
 8001d96:	fa01 f202 	lsl.w	r2, r1, r2
 8001d9a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2201      	movs	r2, #1
 8001da0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2201      	movs	r2, #1
 8001da6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d004      	beq.n	8001dc4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001dc2:	bf00      	nop
 8001dc4:	bf00      	nop
}
 8001dc6:	3710      	adds	r7, #16
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}

08001dcc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b085      	sub	sp, #20
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	60f8      	str	r0, [r7, #12]
 8001dd4:	60b9      	str	r1, [r7, #8]
 8001dd6:	607a      	str	r2, [r7, #4]
 8001dd8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dde:	68fa      	ldr	r2, [r7, #12]
 8001de0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001de2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d004      	beq.n	8001df6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df0:	68fa      	ldr	r2, [r7, #12]
 8001df2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001df4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfa:	f003 021f 	and.w	r2, r3, #31
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e02:	2101      	movs	r1, #1
 8001e04:	fa01 f202 	lsl.w	r2, r1, r2
 8001e08:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	683a      	ldr	r2, [r7, #0]
 8001e10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	2b10      	cmp	r3, #16
 8001e18:	d108      	bne.n	8001e2c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68ba      	ldr	r2, [r7, #8]
 8001e28:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e2a:	e007      	b.n	8001e3c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68ba      	ldr	r2, [r7, #8]
 8001e32:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	60da      	str	r2, [r3, #12]
}
 8001e3c:	bf00      	nop
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b087      	sub	sp, #28
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	461a      	mov	r2, r3
 8001e56:	4b16      	ldr	r3, [pc, #88]	@ (8001eb0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d802      	bhi.n	8001e62 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8001e5c:	4b15      	ldr	r3, [pc, #84]	@ (8001eb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001e5e:	617b      	str	r3, [r7, #20]
 8001e60:	e001      	b.n	8001e66 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8001e62:	4b15      	ldr	r3, [pc, #84]	@ (8001eb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8001e64:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	3b08      	subs	r3, #8
 8001e72:	4a12      	ldr	r2, [pc, #72]	@ (8001ebc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8001e74:	fba2 2303 	umull	r2, r3, r2, r3
 8001e78:	091b      	lsrs	r3, r3, #4
 8001e7a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e80:	089b      	lsrs	r3, r3, #2
 8001e82:	009a      	lsls	r2, r3, #2
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	4413      	add	r3, r2
 8001e88:	461a      	mov	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a0b      	ldr	r2, [pc, #44]	@ (8001ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8001e92:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f003 031f 	and.w	r3, r3, #31
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8001ea2:	bf00      	nop
 8001ea4:	371c      	adds	r7, #28
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	40020407 	.word	0x40020407
 8001eb4:	40020800 	.word	0x40020800
 8001eb8:	40020820 	.word	0x40020820
 8001ebc:	cccccccd 	.word	0xcccccccd
 8001ec0:	40020880 	.word	0x40020880

08001ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001ed4:	68fa      	ldr	r2, [r7, #12]
 8001ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f04 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001ed8:	4413      	add	r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	461a      	mov	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a08      	ldr	r2, [pc, #32]	@ (8001f08 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001ee6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	3b01      	subs	r3, #1
 8001eec:	f003 031f 	and.w	r3, r3, #31
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	409a      	lsls	r2, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8001ef8:	bf00      	nop
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	1000823f 	.word	0x1000823f
 8001f08:	40020940 	.word	0x40020940

08001f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b087      	sub	sp, #28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001f1a:	e15a      	b.n	80021d2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	2101      	movs	r1, #1
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	fa01 f303 	lsl.w	r3, r1, r3
 8001f28:	4013      	ands	r3, r2
 8001f2a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 814c 	beq.w	80021cc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	f003 0303 	and.w	r3, r3, #3
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d005      	beq.n	8001f4c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d130      	bne.n	8001fae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	005b      	lsls	r3, r3, #1
 8001f56:	2203      	movs	r2, #3
 8001f58:	fa02 f303 	lsl.w	r3, r2, r3
 8001f5c:	43db      	mvns	r3, r3
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	4013      	ands	r3, r2
 8001f62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	68da      	ldr	r2, [r3, #12]
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	4313      	orrs	r3, r2
 8001f74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	693a      	ldr	r2, [r7, #16]
 8001f7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f82:	2201      	movs	r2, #1
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	43db      	mvns	r3, r3
 8001f8c:	693a      	ldr	r2, [r7, #16]
 8001f8e:	4013      	ands	r3, r2
 8001f90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	091b      	lsrs	r3, r3, #4
 8001f98:	f003 0201 	and.w	r2, r3, #1
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	693a      	ldr	r2, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	693a      	ldr	r2, [r7, #16]
 8001fac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f003 0303 	and.w	r3, r3, #3
 8001fb6:	2b03      	cmp	r3, #3
 8001fb8:	d017      	beq.n	8001fea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	2203      	movs	r2, #3
 8001fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	689a      	ldr	r2, [r3, #8]
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	005b      	lsls	r3, r3, #1
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f003 0303 	and.w	r3, r3, #3
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d123      	bne.n	800203e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	08da      	lsrs	r2, r3, #3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	3208      	adds	r2, #8
 8001ffe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002002:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	f003 0307 	and.w	r3, r3, #7
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	220f      	movs	r2, #15
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43db      	mvns	r3, r3
 8002014:	693a      	ldr	r2, [r7, #16]
 8002016:	4013      	ands	r3, r2
 8002018:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	691a      	ldr	r2, [r3, #16]
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	f003 0307 	and.w	r3, r3, #7
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	4313      	orrs	r3, r2
 800202e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	08da      	lsrs	r2, r3, #3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3208      	adds	r2, #8
 8002038:	6939      	ldr	r1, [r7, #16]
 800203a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	2203      	movs	r2, #3
 800204a:	fa02 f303 	lsl.w	r3, r2, r3
 800204e:	43db      	mvns	r3, r3
 8002050:	693a      	ldr	r2, [r7, #16]
 8002052:	4013      	ands	r3, r2
 8002054:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 0203 	and.w	r2, r3, #3
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	4313      	orrs	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800207a:	2b00      	cmp	r3, #0
 800207c:	f000 80a6 	beq.w	80021cc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002080:	4b5b      	ldr	r3, [pc, #364]	@ (80021f0 <HAL_GPIO_Init+0x2e4>)
 8002082:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002084:	4a5a      	ldr	r2, [pc, #360]	@ (80021f0 <HAL_GPIO_Init+0x2e4>)
 8002086:	f043 0301 	orr.w	r3, r3, #1
 800208a:	6613      	str	r3, [r2, #96]	@ 0x60
 800208c:	4b58      	ldr	r3, [pc, #352]	@ (80021f0 <HAL_GPIO_Init+0x2e4>)
 800208e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002090:	f003 0301 	and.w	r3, r3, #1
 8002094:	60bb      	str	r3, [r7, #8]
 8002096:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002098:	4a56      	ldr	r2, [pc, #344]	@ (80021f4 <HAL_GPIO_Init+0x2e8>)
 800209a:	697b      	ldr	r3, [r7, #20]
 800209c:	089b      	lsrs	r3, r3, #2
 800209e:	3302      	adds	r3, #2
 80020a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	f003 0303 	and.w	r3, r3, #3
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	220f      	movs	r2, #15
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	43db      	mvns	r3, r3
 80020b6:	693a      	ldr	r2, [r7, #16]
 80020b8:	4013      	ands	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80020c2:	d01f      	beq.n	8002104 <HAL_GPIO_Init+0x1f8>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a4c      	ldr	r2, [pc, #304]	@ (80021f8 <HAL_GPIO_Init+0x2ec>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d019      	beq.n	8002100 <HAL_GPIO_Init+0x1f4>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a4b      	ldr	r2, [pc, #300]	@ (80021fc <HAL_GPIO_Init+0x2f0>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d013      	beq.n	80020fc <HAL_GPIO_Init+0x1f0>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a4a      	ldr	r2, [pc, #296]	@ (8002200 <HAL_GPIO_Init+0x2f4>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d00d      	beq.n	80020f8 <HAL_GPIO_Init+0x1ec>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a49      	ldr	r2, [pc, #292]	@ (8002204 <HAL_GPIO_Init+0x2f8>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d007      	beq.n	80020f4 <HAL_GPIO_Init+0x1e8>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a48      	ldr	r2, [pc, #288]	@ (8002208 <HAL_GPIO_Init+0x2fc>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d101      	bne.n	80020f0 <HAL_GPIO_Init+0x1e4>
 80020ec:	2305      	movs	r3, #5
 80020ee:	e00a      	b.n	8002106 <HAL_GPIO_Init+0x1fa>
 80020f0:	2306      	movs	r3, #6
 80020f2:	e008      	b.n	8002106 <HAL_GPIO_Init+0x1fa>
 80020f4:	2304      	movs	r3, #4
 80020f6:	e006      	b.n	8002106 <HAL_GPIO_Init+0x1fa>
 80020f8:	2303      	movs	r3, #3
 80020fa:	e004      	b.n	8002106 <HAL_GPIO_Init+0x1fa>
 80020fc:	2302      	movs	r3, #2
 80020fe:	e002      	b.n	8002106 <HAL_GPIO_Init+0x1fa>
 8002100:	2301      	movs	r3, #1
 8002102:	e000      	b.n	8002106 <HAL_GPIO_Init+0x1fa>
 8002104:	2300      	movs	r3, #0
 8002106:	697a      	ldr	r2, [r7, #20]
 8002108:	f002 0203 	and.w	r2, r2, #3
 800210c:	0092      	lsls	r2, r2, #2
 800210e:	4093      	lsls	r3, r2
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	4313      	orrs	r3, r2
 8002114:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002116:	4937      	ldr	r1, [pc, #220]	@ (80021f4 <HAL_GPIO_Init+0x2e8>)
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	089b      	lsrs	r3, r3, #2
 800211c:	3302      	adds	r3, #2
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002124:	4b39      	ldr	r3, [pc, #228]	@ (800220c <HAL_GPIO_Init+0x300>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	43db      	mvns	r3, r3
 800212e:	693a      	ldr	r2, [r7, #16]
 8002130:	4013      	ands	r3, r2
 8002132:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d003      	beq.n	8002148 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002140:	693a      	ldr	r2, [r7, #16]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	4313      	orrs	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002148:	4a30      	ldr	r2, [pc, #192]	@ (800220c <HAL_GPIO_Init+0x300>)
 800214a:	693b      	ldr	r3, [r7, #16]
 800214c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800214e:	4b2f      	ldr	r3, [pc, #188]	@ (800220c <HAL_GPIO_Init+0x300>)
 8002150:	68db      	ldr	r3, [r3, #12]
 8002152:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	43db      	mvns	r3, r3
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	4013      	ands	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d003      	beq.n	8002172 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	4313      	orrs	r3, r2
 8002170:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002172:	4a26      	ldr	r2, [pc, #152]	@ (800220c <HAL_GPIO_Init+0x300>)
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002178:	4b24      	ldr	r3, [pc, #144]	@ (800220c <HAL_GPIO_Init+0x300>)
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	43db      	mvns	r3, r3
 8002182:	693a      	ldr	r2, [r7, #16]
 8002184:	4013      	ands	r3, r2
 8002186:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d003      	beq.n	800219c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002194:	693a      	ldr	r2, [r7, #16]
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4313      	orrs	r3, r2
 800219a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800219c:	4a1b      	ldr	r2, [pc, #108]	@ (800220c <HAL_GPIO_Init+0x300>)
 800219e:	693b      	ldr	r3, [r7, #16]
 80021a0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80021a2:	4b1a      	ldr	r3, [pc, #104]	@ (800220c <HAL_GPIO_Init+0x300>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	43db      	mvns	r3, r3
 80021ac:	693a      	ldr	r2, [r7, #16]
 80021ae:	4013      	ands	r3, r2
 80021b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80021be:	693a      	ldr	r2, [r7, #16]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021c6:	4a11      	ldr	r2, [pc, #68]	@ (800220c <HAL_GPIO_Init+0x300>)
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	3301      	adds	r3, #1
 80021d0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	fa22 f303 	lsr.w	r3, r2, r3
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f47f ae9d 	bne.w	8001f1c <HAL_GPIO_Init+0x10>
  }
}
 80021e2:	bf00      	nop
 80021e4:	bf00      	nop
 80021e6:	371c      	adds	r7, #28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	40021000 	.word	0x40021000
 80021f4:	40010000 	.word	0x40010000
 80021f8:	48000400 	.word	0x48000400
 80021fc:	48000800 	.word	0x48000800
 8002200:	48000c00 	.word	0x48000c00
 8002204:	48001000 	.word	0x48001000
 8002208:	48001400 	.word	0x48001400
 800220c:	40010400 	.word	0x40010400

08002210 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d141      	bne.n	80022a2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800221e:	4b4b      	ldr	r3, [pc, #300]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800222a:	d131      	bne.n	8002290 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800222c:	4b47      	ldr	r3, [pc, #284]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800222e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002232:	4a46      	ldr	r2, [pc, #280]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002234:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002238:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800223c:	4b43      	ldr	r3, [pc, #268]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002244:	4a41      	ldr	r2, [pc, #260]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002246:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800224a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800224c:	4b40      	ldr	r3, [pc, #256]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2232      	movs	r2, #50	@ 0x32
 8002252:	fb02 f303 	mul.w	r3, r2, r3
 8002256:	4a3f      	ldr	r2, [pc, #252]	@ (8002354 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002258:	fba2 2303 	umull	r2, r3, r2, r3
 800225c:	0c9b      	lsrs	r3, r3, #18
 800225e:	3301      	adds	r3, #1
 8002260:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002262:	e002      	b.n	800226a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	3b01      	subs	r3, #1
 8002268:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800226a:	4b38      	ldr	r3, [pc, #224]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002272:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002276:	d102      	bne.n	800227e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d1f2      	bne.n	8002264 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800227e:	4b33      	ldr	r3, [pc, #204]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002280:	695b      	ldr	r3, [r3, #20]
 8002282:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002286:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800228a:	d158      	bne.n	800233e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e057      	b.n	8002340 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002290:	4b2e      	ldr	r3, [pc, #184]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002292:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002296:	4a2d      	ldr	r2, [pc, #180]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002298:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800229c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80022a0:	e04d      	b.n	800233e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022a8:	d141      	bne.n	800232e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022aa:	4b28      	ldr	r3, [pc, #160]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022b6:	d131      	bne.n	800231c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022b8:	4b24      	ldr	r3, [pc, #144]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022be:	4a23      	ldr	r2, [pc, #140]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022c8:	4b20      	ldr	r3, [pc, #128]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022d0:	4a1e      	ldr	r2, [pc, #120]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002350 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2232      	movs	r2, #50	@ 0x32
 80022de:	fb02 f303 	mul.w	r3, r2, r3
 80022e2:	4a1c      	ldr	r2, [pc, #112]	@ (8002354 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80022e4:	fba2 2303 	umull	r2, r3, r2, r3
 80022e8:	0c9b      	lsrs	r3, r3, #18
 80022ea:	3301      	adds	r3, #1
 80022ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022ee:	e002      	b.n	80022f6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	3b01      	subs	r3, #1
 80022f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022f6:	4b15      	ldr	r3, [pc, #84]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002302:	d102      	bne.n	800230a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d1f2      	bne.n	80022f0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800230a:	4b10      	ldr	r3, [pc, #64]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002312:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002316:	d112      	bne.n	800233e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002318:	2303      	movs	r3, #3
 800231a:	e011      	b.n	8002340 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800231c:	4b0b      	ldr	r3, [pc, #44]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800231e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002322:	4a0a      	ldr	r2, [pc, #40]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002324:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002328:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800232c:	e007      	b.n	800233e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800232e:	4b07      	ldr	r3, [pc, #28]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002336:	4a05      	ldr	r2, [pc, #20]	@ (800234c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002338:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800233c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	40007000 	.word	0x40007000
 8002350:	20000000 	.word	0x20000000
 8002354:	431bde83 	.word	0x431bde83

08002358 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800235c:	4b05      	ldr	r3, [pc, #20]	@ (8002374 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	4a04      	ldr	r2, [pc, #16]	@ (8002374 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002362:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002366:	6093      	str	r3, [r2, #8]
}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	40007000 	.word	0x40007000

08002378 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b088      	sub	sp, #32
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e2fe      	b.n	8002988 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	2b00      	cmp	r3, #0
 8002394:	d075      	beq.n	8002482 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002396:	4b97      	ldr	r3, [pc, #604]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 030c 	and.w	r3, r3, #12
 800239e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023a0:	4b94      	ldr	r3, [pc, #592]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	2b0c      	cmp	r3, #12
 80023ae:	d102      	bne.n	80023b6 <HAL_RCC_OscConfig+0x3e>
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	2b03      	cmp	r3, #3
 80023b4:	d002      	beq.n	80023bc <HAL_RCC_OscConfig+0x44>
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	2b08      	cmp	r3, #8
 80023ba:	d10b      	bne.n	80023d4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023bc:	4b8d      	ldr	r3, [pc, #564]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d05b      	beq.n	8002480 <HAL_RCC_OscConfig+0x108>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d157      	bne.n	8002480 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e2d9      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023dc:	d106      	bne.n	80023ec <HAL_RCC_OscConfig+0x74>
 80023de:	4b85      	ldr	r3, [pc, #532]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a84      	ldr	r2, [pc, #528]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80023e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023e8:	6013      	str	r3, [r2, #0]
 80023ea:	e01d      	b.n	8002428 <HAL_RCC_OscConfig+0xb0>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023f4:	d10c      	bne.n	8002410 <HAL_RCC_OscConfig+0x98>
 80023f6:	4b7f      	ldr	r3, [pc, #508]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a7e      	ldr	r2, [pc, #504]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80023fc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002400:	6013      	str	r3, [r2, #0]
 8002402:	4b7c      	ldr	r3, [pc, #496]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a7b      	ldr	r2, [pc, #492]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	e00b      	b.n	8002428 <HAL_RCC_OscConfig+0xb0>
 8002410:	4b78      	ldr	r3, [pc, #480]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a77      	ldr	r2, [pc, #476]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002416:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800241a:	6013      	str	r3, [r2, #0]
 800241c:	4b75      	ldr	r3, [pc, #468]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a74      	ldr	r2, [pc, #464]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002422:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d013      	beq.n	8002458 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002430:	f7fe fe1c 	bl	800106c <HAL_GetTick>
 8002434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002436:	e008      	b.n	800244a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002438:	f7fe fe18 	bl	800106c <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	1ad3      	subs	r3, r2, r3
 8002442:	2b64      	cmp	r3, #100	@ 0x64
 8002444:	d901      	bls.n	800244a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002446:	2303      	movs	r3, #3
 8002448:	e29e      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800244a:	4b6a      	ldr	r3, [pc, #424]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d0f0      	beq.n	8002438 <HAL_RCC_OscConfig+0xc0>
 8002456:	e014      	b.n	8002482 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002458:	f7fe fe08 	bl	800106c <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800245e:	e008      	b.n	8002472 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002460:	f7fe fe04 	bl	800106c <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b64      	cmp	r3, #100	@ 0x64
 800246c:	d901      	bls.n	8002472 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e28a      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002472:	4b60      	ldr	r3, [pc, #384]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1f0      	bne.n	8002460 <HAL_RCC_OscConfig+0xe8>
 800247e:	e000      	b.n	8002482 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0302 	and.w	r3, r3, #2
 800248a:	2b00      	cmp	r3, #0
 800248c:	d075      	beq.n	800257a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800248e:	4b59      	ldr	r3, [pc, #356]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f003 030c 	and.w	r3, r3, #12
 8002496:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002498:	4b56      	ldr	r3, [pc, #344]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	f003 0303 	and.w	r3, r3, #3
 80024a0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	2b0c      	cmp	r3, #12
 80024a6:	d102      	bne.n	80024ae <HAL_RCC_OscConfig+0x136>
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	d002      	beq.n	80024b4 <HAL_RCC_OscConfig+0x13c>
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	d11f      	bne.n	80024f4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024b4:	4b4f      	ldr	r3, [pc, #316]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d005      	beq.n	80024cc <HAL_RCC_OscConfig+0x154>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	68db      	ldr	r3, [r3, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d101      	bne.n	80024cc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e25d      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024cc:	4b49      	ldr	r3, [pc, #292]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	691b      	ldr	r3, [r3, #16]
 80024d8:	061b      	lsls	r3, r3, #24
 80024da:	4946      	ldr	r1, [pc, #280]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80024dc:	4313      	orrs	r3, r2
 80024de:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80024e0:	4b45      	ldr	r3, [pc, #276]	@ (80025f8 <HAL_RCC_OscConfig+0x280>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7fe fd75 	bl	8000fd4 <HAL_InitTick>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d043      	beq.n	8002578 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e249      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d023      	beq.n	8002544 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024fc:	4b3d      	ldr	r3, [pc, #244]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a3c      	ldr	r2, [pc, #240]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002502:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002506:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002508:	f7fe fdb0 	bl	800106c <HAL_GetTick>
 800250c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002510:	f7fe fdac 	bl	800106c <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e232      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002522:	4b34      	ldr	r3, [pc, #208]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800252a:	2b00      	cmp	r3, #0
 800252c:	d0f0      	beq.n	8002510 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800252e:	4b31      	ldr	r3, [pc, #196]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	061b      	lsls	r3, r3, #24
 800253c:	492d      	ldr	r1, [pc, #180]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 800253e:	4313      	orrs	r3, r2
 8002540:	604b      	str	r3, [r1, #4]
 8002542:	e01a      	b.n	800257a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002544:	4b2b      	ldr	r3, [pc, #172]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a2a      	ldr	r2, [pc, #168]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 800254a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800254e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7fe fd8c 	bl	800106c <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002558:	f7fe fd88 	bl	800106c <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e20e      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800256a:	4b22      	ldr	r3, [pc, #136]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x1e0>
 8002576:	e000      	b.n	800257a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002578:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0308 	and.w	r3, r3, #8
 8002582:	2b00      	cmp	r3, #0
 8002584:	d041      	beq.n	800260a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d01c      	beq.n	80025c8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800258e:	4b19      	ldr	r3, [pc, #100]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002590:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002594:	4a17      	ldr	r2, [pc, #92]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 8002596:	f043 0301 	orr.w	r3, r3, #1
 800259a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800259e:	f7fe fd65 	bl	800106c <HAL_GetTick>
 80025a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025a4:	e008      	b.n	80025b8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025a6:	f7fe fd61 	bl	800106c <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	693b      	ldr	r3, [r7, #16]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d901      	bls.n	80025b8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80025b4:	2303      	movs	r3, #3
 80025b6:	e1e7      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80025b8:	4b0e      	ldr	r3, [pc, #56]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80025ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d0ef      	beq.n	80025a6 <HAL_RCC_OscConfig+0x22e>
 80025c6:	e020      	b.n	800260a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025c8:	4b0a      	ldr	r3, [pc, #40]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80025ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80025ce:	4a09      	ldr	r2, [pc, #36]	@ (80025f4 <HAL_RCC_OscConfig+0x27c>)
 80025d0:	f023 0301 	bic.w	r3, r3, #1
 80025d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025d8:	f7fe fd48 	bl	800106c <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025de:	e00d      	b.n	80025fc <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025e0:	f7fe fd44 	bl	800106c <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d906      	bls.n	80025fc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e1ca      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
 80025f2:	bf00      	nop
 80025f4:	40021000 	.word	0x40021000
 80025f8:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80025fc:	4b8c      	ldr	r3, [pc, #560]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80025fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1ea      	bne.n	80025e0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0304 	and.w	r3, r3, #4
 8002612:	2b00      	cmp	r3, #0
 8002614:	f000 80a6 	beq.w	8002764 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002618:	2300      	movs	r3, #0
 800261a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800261c:	4b84      	ldr	r3, [pc, #528]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 800261e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002620:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002624:	2b00      	cmp	r3, #0
 8002626:	d101      	bne.n	800262c <HAL_RCC_OscConfig+0x2b4>
 8002628:	2301      	movs	r3, #1
 800262a:	e000      	b.n	800262e <HAL_RCC_OscConfig+0x2b6>
 800262c:	2300      	movs	r3, #0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00d      	beq.n	800264e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002632:	4b7f      	ldr	r3, [pc, #508]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 8002634:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002636:	4a7e      	ldr	r2, [pc, #504]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 8002638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800263c:	6593      	str	r3, [r2, #88]	@ 0x58
 800263e:	4b7c      	ldr	r3, [pc, #496]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 8002640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800264a:	2301      	movs	r3, #1
 800264c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800264e:	4b79      	ldr	r3, [pc, #484]	@ (8002834 <HAL_RCC_OscConfig+0x4bc>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002656:	2b00      	cmp	r3, #0
 8002658:	d118      	bne.n	800268c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800265a:	4b76      	ldr	r3, [pc, #472]	@ (8002834 <HAL_RCC_OscConfig+0x4bc>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a75      	ldr	r2, [pc, #468]	@ (8002834 <HAL_RCC_OscConfig+0x4bc>)
 8002660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002664:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002666:	f7fe fd01 	bl	800106c <HAL_GetTick>
 800266a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800266c:	e008      	b.n	8002680 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800266e:	f7fe fcfd 	bl	800106c <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d901      	bls.n	8002680 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e183      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002680:	4b6c      	ldr	r3, [pc, #432]	@ (8002834 <HAL_RCC_OscConfig+0x4bc>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002688:	2b00      	cmp	r3, #0
 800268a:	d0f0      	beq.n	800266e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d108      	bne.n	80026a6 <HAL_RCC_OscConfig+0x32e>
 8002694:	4b66      	ldr	r3, [pc, #408]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 8002696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800269a:	4a65      	ldr	r2, [pc, #404]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 800269c:	f043 0301 	orr.w	r3, r3, #1
 80026a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026a4:	e024      	b.n	80026f0 <HAL_RCC_OscConfig+0x378>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	2b05      	cmp	r3, #5
 80026ac:	d110      	bne.n	80026d0 <HAL_RCC_OscConfig+0x358>
 80026ae:	4b60      	ldr	r3, [pc, #384]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80026b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b4:	4a5e      	ldr	r2, [pc, #376]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80026b6:	f043 0304 	orr.w	r3, r3, #4
 80026ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026be:	4b5c      	ldr	r3, [pc, #368]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80026c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026c4:	4a5a      	ldr	r2, [pc, #360]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80026c6:	f043 0301 	orr.w	r3, r3, #1
 80026ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026ce:	e00f      	b.n	80026f0 <HAL_RCC_OscConfig+0x378>
 80026d0:	4b57      	ldr	r3, [pc, #348]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80026d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026d6:	4a56      	ldr	r2, [pc, #344]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80026d8:	f023 0301 	bic.w	r3, r3, #1
 80026dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80026e0:	4b53      	ldr	r3, [pc, #332]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80026e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026e6:	4a52      	ldr	r2, [pc, #328]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80026e8:	f023 0304 	bic.w	r3, r3, #4
 80026ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d016      	beq.n	8002726 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f8:	f7fe fcb8 	bl	800106c <HAL_GetTick>
 80026fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80026fe:	e00a      	b.n	8002716 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002700:	f7fe fcb4 	bl	800106c <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800270e:	4293      	cmp	r3, r2
 8002710:	d901      	bls.n	8002716 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	e138      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002716:	4b46      	ldr	r3, [pc, #280]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 8002718:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800271c:	f003 0302 	and.w	r3, r3, #2
 8002720:	2b00      	cmp	r3, #0
 8002722:	d0ed      	beq.n	8002700 <HAL_RCC_OscConfig+0x388>
 8002724:	e015      	b.n	8002752 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002726:	f7fe fca1 	bl	800106c <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800272c:	e00a      	b.n	8002744 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800272e:	f7fe fc9d 	bl	800106c <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	f241 3288 	movw	r2, #5000	@ 0x1388
 800273c:	4293      	cmp	r3, r2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e121      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002744:	4b3a      	ldr	r3, [pc, #232]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 8002746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d1ed      	bne.n	800272e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002752:	7ffb      	ldrb	r3, [r7, #31]
 8002754:	2b01      	cmp	r3, #1
 8002756:	d105      	bne.n	8002764 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002758:	4b35      	ldr	r3, [pc, #212]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 800275a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275c:	4a34      	ldr	r2, [pc, #208]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 800275e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002762:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0320 	and.w	r3, r3, #32
 800276c:	2b00      	cmp	r3, #0
 800276e:	d03c      	beq.n	80027ea <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	699b      	ldr	r3, [r3, #24]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d01c      	beq.n	80027b2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002778:	4b2d      	ldr	r3, [pc, #180]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 800277a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800277e:	4a2c      	ldr	r2, [pc, #176]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 8002780:	f043 0301 	orr.w	r3, r3, #1
 8002784:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002788:	f7fe fc70 	bl	800106c <HAL_GetTick>
 800278c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800278e:	e008      	b.n	80027a2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002790:	f7fe fc6c 	bl	800106c <HAL_GetTick>
 8002794:	4602      	mov	r2, r0
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	1ad3      	subs	r3, r2, r3
 800279a:	2b02      	cmp	r3, #2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e0f2      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80027a2:	4b23      	ldr	r3, [pc, #140]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80027a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0ef      	beq.n	8002790 <HAL_RCC_OscConfig+0x418>
 80027b0:	e01b      	b.n	80027ea <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80027b2:	4b1f      	ldr	r3, [pc, #124]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80027b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027b8:	4a1d      	ldr	r2, [pc, #116]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80027ba:	f023 0301 	bic.w	r3, r3, #1
 80027be:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027c2:	f7fe fc53 	bl	800106c <HAL_GetTick>
 80027c6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027c8:	e008      	b.n	80027dc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027ca:	f7fe fc4f 	bl	800106c <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d901      	bls.n	80027dc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80027d8:	2303      	movs	r3, #3
 80027da:	e0d5      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80027dc:	4b14      	ldr	r3, [pc, #80]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80027de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d1ef      	bne.n	80027ca <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	69db      	ldr	r3, [r3, #28]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	f000 80c9 	beq.w	8002986 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80027f4:	4b0e      	ldr	r3, [pc, #56]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f003 030c 	and.w	r3, r3, #12
 80027fc:	2b0c      	cmp	r3, #12
 80027fe:	f000 8083 	beq.w	8002908 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	69db      	ldr	r3, [r3, #28]
 8002806:	2b02      	cmp	r3, #2
 8002808:	d15e      	bne.n	80028c8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800280a:	4b09      	ldr	r3, [pc, #36]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a08      	ldr	r2, [pc, #32]	@ (8002830 <HAL_RCC_OscConfig+0x4b8>)
 8002810:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002816:	f7fe fc29 	bl	800106c <HAL_GetTick>
 800281a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800281c:	e00c      	b.n	8002838 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800281e:	f7fe fc25 	bl	800106c <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	2b02      	cmp	r3, #2
 800282a:	d905      	bls.n	8002838 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e0ab      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
 8002830:	40021000 	.word	0x40021000
 8002834:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002838:	4b55      	ldr	r3, [pc, #340]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1ec      	bne.n	800281e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002844:	4b52      	ldr	r3, [pc, #328]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 8002846:	68da      	ldr	r2, [r3, #12]
 8002848:	4b52      	ldr	r3, [pc, #328]	@ (8002994 <HAL_RCC_OscConfig+0x61c>)
 800284a:	4013      	ands	r3, r2
 800284c:	687a      	ldr	r2, [r7, #4]
 800284e:	6a11      	ldr	r1, [r2, #32]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002854:	3a01      	subs	r2, #1
 8002856:	0112      	lsls	r2, r2, #4
 8002858:	4311      	orrs	r1, r2
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800285e:	0212      	lsls	r2, r2, #8
 8002860:	4311      	orrs	r1, r2
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002866:	0852      	lsrs	r2, r2, #1
 8002868:	3a01      	subs	r2, #1
 800286a:	0552      	lsls	r2, r2, #21
 800286c:	4311      	orrs	r1, r2
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002872:	0852      	lsrs	r2, r2, #1
 8002874:	3a01      	subs	r2, #1
 8002876:	0652      	lsls	r2, r2, #25
 8002878:	4311      	orrs	r1, r2
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800287e:	06d2      	lsls	r2, r2, #27
 8002880:	430a      	orrs	r2, r1
 8002882:	4943      	ldr	r1, [pc, #268]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 8002884:	4313      	orrs	r3, r2
 8002886:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002888:	4b41      	ldr	r3, [pc, #260]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a40      	ldr	r2, [pc, #256]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 800288e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002892:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002894:	4b3e      	ldr	r3, [pc, #248]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	4a3d      	ldr	r2, [pc, #244]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 800289a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800289e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a0:	f7fe fbe4 	bl	800106c <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a8:	f7fe fbe0 	bl	800106c <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e066      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028ba:	4b35      	ldr	r3, [pc, #212]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d0f0      	beq.n	80028a8 <HAL_RCC_OscConfig+0x530>
 80028c6:	e05e      	b.n	8002986 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c8:	4b31      	ldr	r3, [pc, #196]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a30      	ldr	r2, [pc, #192]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 80028ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80028d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028d4:	f7fe fbca 	bl	800106c <HAL_GetTick>
 80028d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028da:	e008      	b.n	80028ee <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028dc:	f7fe fbc6 	bl	800106c <HAL_GetTick>
 80028e0:	4602      	mov	r2, r0
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	d901      	bls.n	80028ee <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80028ea:	2303      	movs	r3, #3
 80028ec:	e04c      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ee:	4b28      	ldr	r3, [pc, #160]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f0      	bne.n	80028dc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80028fa:	4b25      	ldr	r3, [pc, #148]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 80028fc:	68da      	ldr	r2, [r3, #12]
 80028fe:	4924      	ldr	r1, [pc, #144]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 8002900:	4b25      	ldr	r3, [pc, #148]	@ (8002998 <HAL_RCC_OscConfig+0x620>)
 8002902:	4013      	ands	r3, r2
 8002904:	60cb      	str	r3, [r1, #12]
 8002906:	e03e      	b.n	8002986 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	69db      	ldr	r3, [r3, #28]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d101      	bne.n	8002914 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002910:	2301      	movs	r3, #1
 8002912:	e039      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002914:	4b1e      	ldr	r3, [pc, #120]	@ (8002990 <HAL_RCC_OscConfig+0x618>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	f003 0203 	and.w	r2, r3, #3
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6a1b      	ldr	r3, [r3, #32]
 8002924:	429a      	cmp	r2, r3
 8002926:	d12c      	bne.n	8002982 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002932:	3b01      	subs	r3, #1
 8002934:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002936:	429a      	cmp	r2, r3
 8002938:	d123      	bne.n	8002982 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002944:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002946:	429a      	cmp	r2, r3
 8002948:	d11b      	bne.n	8002982 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002954:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002956:	429a      	cmp	r2, r3
 8002958:	d113      	bne.n	8002982 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800295a:	697b      	ldr	r3, [r7, #20]
 800295c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002964:	085b      	lsrs	r3, r3, #1
 8002966:	3b01      	subs	r3, #1
 8002968:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800296a:	429a      	cmp	r2, r3
 800296c:	d109      	bne.n	8002982 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002978:	085b      	lsrs	r3, r3, #1
 800297a:	3b01      	subs	r3, #1
 800297c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800297e:	429a      	cmp	r2, r3
 8002980:	d001      	beq.n	8002986 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e000      	b.n	8002988 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3720      	adds	r7, #32
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40021000 	.word	0x40021000
 8002994:	019f800c 	.word	0x019f800c
 8002998:	feeefffc 	.word	0xfeeefffc

0800299c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b086      	sub	sp, #24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80029a6:	2300      	movs	r3, #0
 80029a8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e11e      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029b4:	4b91      	ldr	r3, [pc, #580]	@ (8002bfc <HAL_RCC_ClockConfig+0x260>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 030f 	and.w	r3, r3, #15
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d910      	bls.n	80029e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c2:	4b8e      	ldr	r3, [pc, #568]	@ (8002bfc <HAL_RCC_ClockConfig+0x260>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f023 020f 	bic.w	r2, r3, #15
 80029ca:	498c      	ldr	r1, [pc, #560]	@ (8002bfc <HAL_RCC_ClockConfig+0x260>)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d2:	4b8a      	ldr	r3, [pc, #552]	@ (8002bfc <HAL_RCC_ClockConfig+0x260>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 030f 	and.w	r3, r3, #15
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d001      	beq.n	80029e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e106      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0301 	and.w	r3, r3, #1
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d073      	beq.n	8002ad8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	d129      	bne.n	8002a4c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f8:	4b81      	ldr	r3, [pc, #516]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d101      	bne.n	8002a08 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e0f4      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002a08:	f000 f972 	bl	8002cf0 <RCC_GetSysClockFreqFromPLLSource>
 8002a0c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	4a7c      	ldr	r2, [pc, #496]	@ (8002c04 <HAL_RCC_ClockConfig+0x268>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d93f      	bls.n	8002a96 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a16:	4b7a      	ldr	r3, [pc, #488]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d009      	beq.n	8002a36 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d033      	beq.n	8002a96 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d12f      	bne.n	8002a96 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a36:	4b72      	ldr	r3, [pc, #456]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002a38:	689b      	ldr	r3, [r3, #8]
 8002a3a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a3e:	4a70      	ldr	r2, [pc, #448]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002a40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a44:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002a46:	2380      	movs	r3, #128	@ 0x80
 8002a48:	617b      	str	r3, [r7, #20]
 8002a4a:	e024      	b.n	8002a96 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	2b02      	cmp	r3, #2
 8002a52:	d107      	bne.n	8002a64 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a54:	4b6a      	ldr	r3, [pc, #424]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d109      	bne.n	8002a74 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	e0c6      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a64:	4b66      	ldr	r3, [pc, #408]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d101      	bne.n	8002a74 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e0be      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002a74:	f000 f8ce 	bl	8002c14 <HAL_RCC_GetSysClockFreq>
 8002a78:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	4a61      	ldr	r2, [pc, #388]	@ (8002c04 <HAL_RCC_ClockConfig+0x268>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d909      	bls.n	8002a96 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002a82:	4b5f      	ldr	r3, [pc, #380]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a8a:	4a5d      	ldr	r2, [pc, #372]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002a8c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a90:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002a92:	2380      	movs	r3, #128	@ 0x80
 8002a94:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a96:	4b5a      	ldr	r3, [pc, #360]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f023 0203 	bic.w	r2, r3, #3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	4957      	ldr	r1, [pc, #348]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aa8:	f7fe fae0 	bl	800106c <HAL_GetTick>
 8002aac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aae:	e00a      	b.n	8002ac6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ab0:	f7fe fadc 	bl	800106c <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e095      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ac6:	4b4e      	ldr	r3, [pc, #312]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f003 020c 	and.w	r2, r3, #12
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d1eb      	bne.n	8002ab0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0302 	and.w	r3, r3, #2
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d023      	beq.n	8002b2c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0304 	and.w	r3, r3, #4
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d005      	beq.n	8002afc <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002af0:	4b43      	ldr	r3, [pc, #268]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	4a42      	ldr	r2, [pc, #264]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002af6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002afa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f003 0308 	and.w	r3, r3, #8
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d007      	beq.n	8002b18 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002b08:	4b3d      	ldr	r3, [pc, #244]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002b10:	4a3b      	ldr	r2, [pc, #236]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002b12:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002b16:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b18:	4b39      	ldr	r3, [pc, #228]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	4936      	ldr	r1, [pc, #216]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	608b      	str	r3, [r1, #8]
 8002b2a:	e008      	b.n	8002b3e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	2b80      	cmp	r3, #128	@ 0x80
 8002b30:	d105      	bne.n	8002b3e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002b32:	4b33      	ldr	r3, [pc, #204]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	4a32      	ldr	r2, [pc, #200]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002b38:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002b3c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b3e:	4b2f      	ldr	r3, [pc, #188]	@ (8002bfc <HAL_RCC_ClockConfig+0x260>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d21d      	bcs.n	8002b88 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002bfc <HAL_RCC_ClockConfig+0x260>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f023 020f 	bic.w	r2, r3, #15
 8002b54:	4929      	ldr	r1, [pc, #164]	@ (8002bfc <HAL_RCC_ClockConfig+0x260>)
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b5c:	f7fe fa86 	bl	800106c <HAL_GetTick>
 8002b60:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b62:	e00a      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b64:	f7fe fa82 	bl	800106c <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	1ad3      	subs	r3, r2, r3
 8002b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d901      	bls.n	8002b7a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002b76:	2303      	movs	r3, #3
 8002b78:	e03b      	b.n	8002bf2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b7a:	4b20      	ldr	r3, [pc, #128]	@ (8002bfc <HAL_RCC_ClockConfig+0x260>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f003 030f 	and.w	r3, r3, #15
 8002b82:	683a      	ldr	r2, [r7, #0]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d1ed      	bne.n	8002b64 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d008      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b94:	4b1a      	ldr	r3, [pc, #104]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	4917      	ldr	r1, [pc, #92]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0308 	and.w	r3, r3, #8
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d009      	beq.n	8002bc6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002bb2:	4b13      	ldr	r3, [pc, #76]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	691b      	ldr	r3, [r3, #16]
 8002bbe:	00db      	lsls	r3, r3, #3
 8002bc0:	490f      	ldr	r1, [pc, #60]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bc6:	f000 f825 	bl	8002c14 <HAL_RCC_GetSysClockFreq>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8002c00 <HAL_RCC_ClockConfig+0x264>)
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	091b      	lsrs	r3, r3, #4
 8002bd2:	f003 030f 	and.w	r3, r3, #15
 8002bd6:	490c      	ldr	r1, [pc, #48]	@ (8002c08 <HAL_RCC_ClockConfig+0x26c>)
 8002bd8:	5ccb      	ldrb	r3, [r1, r3]
 8002bda:	f003 031f 	and.w	r3, r3, #31
 8002bde:	fa22 f303 	lsr.w	r3, r2, r3
 8002be2:	4a0a      	ldr	r2, [pc, #40]	@ (8002c0c <HAL_RCC_ClockConfig+0x270>)
 8002be4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002be6:	4b0a      	ldr	r3, [pc, #40]	@ (8002c10 <HAL_RCC_ClockConfig+0x274>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7fe f9f2 	bl	8000fd4 <HAL_InitTick>
 8002bf0:	4603      	mov	r3, r0
}
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	40022000 	.word	0x40022000
 8002c00:	40021000 	.word	0x40021000
 8002c04:	04c4b400 	.word	0x04c4b400
 8002c08:	080045c0 	.word	0x080045c0
 8002c0c:	20000000 	.word	0x20000000
 8002c10:	20000004 	.word	0x20000004

08002c14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b087      	sub	sp, #28
 8002c18:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c1a:	4b2c      	ldr	r3, [pc, #176]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 030c 	and.w	r3, r3, #12
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	d102      	bne.n	8002c2c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c26:	4b2a      	ldr	r3, [pc, #168]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c28:	613b      	str	r3, [r7, #16]
 8002c2a:	e047      	b.n	8002cbc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002c2c:	4b27      	ldr	r3, [pc, #156]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 030c 	and.w	r3, r3, #12
 8002c34:	2b08      	cmp	r3, #8
 8002c36:	d102      	bne.n	8002c3e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c38:	4b26      	ldr	r3, [pc, #152]	@ (8002cd4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c3a:	613b      	str	r3, [r7, #16]
 8002c3c:	e03e      	b.n	8002cbc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002c3e:	4b23      	ldr	r3, [pc, #140]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f003 030c 	and.w	r3, r3, #12
 8002c46:	2b0c      	cmp	r3, #12
 8002c48:	d136      	bne.n	8002cb8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c4a:	4b20      	ldr	r3, [pc, #128]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c4c:	68db      	ldr	r3, [r3, #12]
 8002c4e:	f003 0303 	and.w	r3, r3, #3
 8002c52:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002c54:	4b1d      	ldr	r3, [pc, #116]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	091b      	lsrs	r3, r3, #4
 8002c5a:	f003 030f 	and.w	r3, r3, #15
 8002c5e:	3301      	adds	r3, #1
 8002c60:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	2b03      	cmp	r3, #3
 8002c66:	d10c      	bne.n	8002c82 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c68:	4a1a      	ldr	r2, [pc, #104]	@ (8002cd4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c70:	4a16      	ldr	r2, [pc, #88]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c72:	68d2      	ldr	r2, [r2, #12]
 8002c74:	0a12      	lsrs	r2, r2, #8
 8002c76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002c7a:	fb02 f303 	mul.w	r3, r2, r3
 8002c7e:	617b      	str	r3, [r7, #20]
      break;
 8002c80:	e00c      	b.n	8002c9c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c82:	4a13      	ldr	r2, [pc, #76]	@ (8002cd0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c8a:	4a10      	ldr	r2, [pc, #64]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c8c:	68d2      	ldr	r2, [r2, #12]
 8002c8e:	0a12      	lsrs	r2, r2, #8
 8002c90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002c94:	fb02 f303 	mul.w	r3, r2, r3
 8002c98:	617b      	str	r3, [r7, #20]
      break;
 8002c9a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002ccc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c9e:	68db      	ldr	r3, [r3, #12]
 8002ca0:	0e5b      	lsrs	r3, r3, #25
 8002ca2:	f003 0303 	and.w	r3, r3, #3
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002cac:	697a      	ldr	r2, [r7, #20]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb4:	613b      	str	r3, [r7, #16]
 8002cb6:	e001      	b.n	8002cbc <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002cbc:	693b      	ldr	r3, [r7, #16]
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	371c      	adds	r7, #28
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	00f42400 	.word	0x00f42400
 8002cd4:	007a1200 	.word	0x007a1200

08002cd8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cdc:	4b03      	ldr	r3, [pc, #12]	@ (8002cec <HAL_RCC_GetHCLKFreq+0x14>)
 8002cde:	681b      	ldr	r3, [r3, #0]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	20000000 	.word	0x20000000

08002cf0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b087      	sub	sp, #28
 8002cf4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002cf6:	4b1e      	ldr	r3, [pc, #120]	@ (8002d70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002cf8:	68db      	ldr	r3, [r3, #12]
 8002cfa:	f003 0303 	and.w	r3, r3, #3
 8002cfe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002d00:	4b1b      	ldr	r3, [pc, #108]	@ (8002d70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	091b      	lsrs	r3, r3, #4
 8002d06:	f003 030f 	and.w	r3, r3, #15
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	2b03      	cmp	r3, #3
 8002d12:	d10c      	bne.n	8002d2e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d14:	4a17      	ldr	r2, [pc, #92]	@ (8002d74 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d1c:	4a14      	ldr	r2, [pc, #80]	@ (8002d70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d1e:	68d2      	ldr	r2, [r2, #12]
 8002d20:	0a12      	lsrs	r2, r2, #8
 8002d22:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d26:	fb02 f303 	mul.w	r3, r2, r3
 8002d2a:	617b      	str	r3, [r7, #20]
    break;
 8002d2c:	e00c      	b.n	8002d48 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002d2e:	4a12      	ldr	r2, [pc, #72]	@ (8002d78 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d36:	4a0e      	ldr	r2, [pc, #56]	@ (8002d70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d38:	68d2      	ldr	r2, [r2, #12]
 8002d3a:	0a12      	lsrs	r2, r2, #8
 8002d3c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002d40:	fb02 f303 	mul.w	r3, r2, r3
 8002d44:	617b      	str	r3, [r7, #20]
    break;
 8002d46:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002d48:	4b09      	ldr	r3, [pc, #36]	@ (8002d70 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	0e5b      	lsrs	r3, r3, #25
 8002d4e:	f003 0303 	and.w	r3, r3, #3
 8002d52:	3301      	adds	r3, #1
 8002d54:	005b      	lsls	r3, r3, #1
 8002d56:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002d58:	697a      	ldr	r2, [r7, #20]
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d60:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002d62:	687b      	ldr	r3, [r7, #4]
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	371c      	adds	r7, #28
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr
 8002d70:	40021000 	.word	0x40021000
 8002d74:	007a1200 	.word	0x007a1200
 8002d78:	00f42400 	.word	0x00f42400

08002d7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d101      	bne.n	8002d8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e049      	b.n	8002e22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d106      	bne.n	8002da8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7fe f860 	bl	8000e68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2202      	movs	r2, #2
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	3304      	adds	r3, #4
 8002db8:	4619      	mov	r1, r3
 8002dba:	4610      	mov	r0, r2
 8002dbc:	f000 f9bc 	bl	8003138 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
	...

08002e2c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d001      	beq.n	8002e44 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e04c      	b.n	8002ede <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a26      	ldr	r2, [pc, #152]	@ (8002eec <HAL_TIM_Base_Start+0xc0>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d022      	beq.n	8002e9c <HAL_TIM_Base_Start+0x70>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e5e:	d01d      	beq.n	8002e9c <HAL_TIM_Base_Start+0x70>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a22      	ldr	r2, [pc, #136]	@ (8002ef0 <HAL_TIM_Base_Start+0xc4>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d018      	beq.n	8002e9c <HAL_TIM_Base_Start+0x70>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a21      	ldr	r2, [pc, #132]	@ (8002ef4 <HAL_TIM_Base_Start+0xc8>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d013      	beq.n	8002e9c <HAL_TIM_Base_Start+0x70>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a1f      	ldr	r2, [pc, #124]	@ (8002ef8 <HAL_TIM_Base_Start+0xcc>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00e      	beq.n	8002e9c <HAL_TIM_Base_Start+0x70>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a1e      	ldr	r2, [pc, #120]	@ (8002efc <HAL_TIM_Base_Start+0xd0>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d009      	beq.n	8002e9c <HAL_TIM_Base_Start+0x70>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a1c      	ldr	r2, [pc, #112]	@ (8002f00 <HAL_TIM_Base_Start+0xd4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d004      	beq.n	8002e9c <HAL_TIM_Base_Start+0x70>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a1b      	ldr	r2, [pc, #108]	@ (8002f04 <HAL_TIM_Base_Start+0xd8>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d115      	bne.n	8002ec8 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689a      	ldr	r2, [r3, #8]
 8002ea2:	4b19      	ldr	r3, [pc, #100]	@ (8002f08 <HAL_TIM_Base_Start+0xdc>)
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2b06      	cmp	r3, #6
 8002eac:	d015      	beq.n	8002eda <HAL_TIM_Base_Start+0xae>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eb4:	d011      	beq.n	8002eda <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f042 0201 	orr.w	r2, r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ec6:	e008      	b.n	8002eda <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f042 0201 	orr.w	r2, r2, #1
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	e000      	b.n	8002edc <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eda:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3714      	adds	r7, #20
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	40012c00 	.word	0x40012c00
 8002ef0:	40000400 	.word	0x40000400
 8002ef4:	40000800 	.word	0x40000800
 8002ef8:	40000c00 	.word	0x40000c00
 8002efc:	40013400 	.word	0x40013400
 8002f00:	40014000 	.word	0x40014000
 8002f04:	40015000 	.word	0x40015000
 8002f08:	00010007 	.word	0x00010007

08002f0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f16:	2300      	movs	r3, #0
 8002f18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d101      	bne.n	8002f28 <HAL_TIM_ConfigClockSource+0x1c>
 8002f24:	2302      	movs	r3, #2
 8002f26:	e0f6      	b.n	8003116 <HAL_TIM_ConfigClockSource+0x20a>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2202      	movs	r2, #2
 8002f34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8002f46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002f4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68ba      	ldr	r2, [r7, #8]
 8002f5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a6f      	ldr	r2, [pc, #444]	@ (8003120 <HAL_TIM_ConfigClockSource+0x214>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	f000 80c1 	beq.w	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8002f68:	4a6d      	ldr	r2, [pc, #436]	@ (8003120 <HAL_TIM_ConfigClockSource+0x214>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	f200 80c6 	bhi.w	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8002f70:	4a6c      	ldr	r2, [pc, #432]	@ (8003124 <HAL_TIM_ConfigClockSource+0x218>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	f000 80b9 	beq.w	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8002f78:	4a6a      	ldr	r2, [pc, #424]	@ (8003124 <HAL_TIM_ConfigClockSource+0x218>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	f200 80be 	bhi.w	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8002f80:	4a69      	ldr	r2, [pc, #420]	@ (8003128 <HAL_TIM_ConfigClockSource+0x21c>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	f000 80b1 	beq.w	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8002f88:	4a67      	ldr	r2, [pc, #412]	@ (8003128 <HAL_TIM_ConfigClockSource+0x21c>)
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	f200 80b6 	bhi.w	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8002f90:	4a66      	ldr	r2, [pc, #408]	@ (800312c <HAL_TIM_ConfigClockSource+0x220>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	f000 80a9 	beq.w	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8002f98:	4a64      	ldr	r2, [pc, #400]	@ (800312c <HAL_TIM_ConfigClockSource+0x220>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	f200 80ae 	bhi.w	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8002fa0:	4a63      	ldr	r2, [pc, #396]	@ (8003130 <HAL_TIM_ConfigClockSource+0x224>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	f000 80a1 	beq.w	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8002fa8:	4a61      	ldr	r2, [pc, #388]	@ (8003130 <HAL_TIM_ConfigClockSource+0x224>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	f200 80a6 	bhi.w	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8002fb0:	4a60      	ldr	r2, [pc, #384]	@ (8003134 <HAL_TIM_ConfigClockSource+0x228>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	f000 8099 	beq.w	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8002fb8:	4a5e      	ldr	r2, [pc, #376]	@ (8003134 <HAL_TIM_ConfigClockSource+0x228>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	f200 809e 	bhi.w	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8002fc0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002fc4:	f000 8091 	beq.w	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8002fc8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002fcc:	f200 8096 	bhi.w	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8002fd0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fd4:	f000 8089 	beq.w	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8002fd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002fdc:	f200 808e 	bhi.w	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8002fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fe4:	d03e      	beq.n	8003064 <HAL_TIM_ConfigClockSource+0x158>
 8002fe6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fea:	f200 8087 	bhi.w	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8002fee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ff2:	f000 8086 	beq.w	8003102 <HAL_TIM_ConfigClockSource+0x1f6>
 8002ff6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ffa:	d87f      	bhi.n	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8002ffc:	2b70      	cmp	r3, #112	@ 0x70
 8002ffe:	d01a      	beq.n	8003036 <HAL_TIM_ConfigClockSource+0x12a>
 8003000:	2b70      	cmp	r3, #112	@ 0x70
 8003002:	d87b      	bhi.n	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8003004:	2b60      	cmp	r3, #96	@ 0x60
 8003006:	d050      	beq.n	80030aa <HAL_TIM_ConfigClockSource+0x19e>
 8003008:	2b60      	cmp	r3, #96	@ 0x60
 800300a:	d877      	bhi.n	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 800300c:	2b50      	cmp	r3, #80	@ 0x50
 800300e:	d03c      	beq.n	800308a <HAL_TIM_ConfigClockSource+0x17e>
 8003010:	2b50      	cmp	r3, #80	@ 0x50
 8003012:	d873      	bhi.n	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8003014:	2b40      	cmp	r3, #64	@ 0x40
 8003016:	d058      	beq.n	80030ca <HAL_TIM_ConfigClockSource+0x1be>
 8003018:	2b40      	cmp	r3, #64	@ 0x40
 800301a:	d86f      	bhi.n	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 800301c:	2b30      	cmp	r3, #48	@ 0x30
 800301e:	d064      	beq.n	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8003020:	2b30      	cmp	r3, #48	@ 0x30
 8003022:	d86b      	bhi.n	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 8003024:	2b20      	cmp	r3, #32
 8003026:	d060      	beq.n	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8003028:	2b20      	cmp	r3, #32
 800302a:	d867      	bhi.n	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
 800302c:	2b00      	cmp	r3, #0
 800302e:	d05c      	beq.n	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8003030:	2b10      	cmp	r3, #16
 8003032:	d05a      	beq.n	80030ea <HAL_TIM_ConfigClockSource+0x1de>
 8003034:	e062      	b.n	80030fc <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003046:	f000 f9a7 	bl	8003398 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003058:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	609a      	str	r2, [r3, #8]
      break;
 8003062:	e04f      	b.n	8003104 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003074:	f000 f990 	bl	8003398 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689a      	ldr	r2, [r3, #8]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003086:	609a      	str	r2, [r3, #8]
      break;
 8003088:	e03c      	b.n	8003104 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003096:	461a      	mov	r2, r3
 8003098:	f000 f902 	bl	80032a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2150      	movs	r1, #80	@ 0x50
 80030a2:	4618      	mov	r0, r3
 80030a4:	f000 f95b 	bl	800335e <TIM_ITRx_SetConfig>
      break;
 80030a8:	e02c      	b.n	8003104 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030b6:	461a      	mov	r2, r3
 80030b8:	f000 f921 	bl	80032fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2160      	movs	r1, #96	@ 0x60
 80030c2:	4618      	mov	r0, r3
 80030c4:	f000 f94b 	bl	800335e <TIM_ITRx_SetConfig>
      break;
 80030c8:	e01c      	b.n	8003104 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030d6:	461a      	mov	r2, r3
 80030d8:	f000 f8e2 	bl	80032a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2140      	movs	r1, #64	@ 0x40
 80030e2:	4618      	mov	r0, r3
 80030e4:	f000 f93b 	bl	800335e <TIM_ITRx_SetConfig>
      break;
 80030e8:	e00c      	b.n	8003104 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4619      	mov	r1, r3
 80030f4:	4610      	mov	r0, r2
 80030f6:	f000 f932 	bl	800335e <TIM_ITRx_SetConfig>
      break;
 80030fa:	e003      	b.n	8003104 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003100:	e000      	b.n	8003104 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8003102:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2201      	movs	r2, #1
 8003108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003114:	7bfb      	ldrb	r3, [r7, #15]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3710      	adds	r7, #16
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	00100070 	.word	0x00100070
 8003124:	00100060 	.word	0x00100060
 8003128:	00100050 	.word	0x00100050
 800312c:	00100040 	.word	0x00100040
 8003130:	00100030 	.word	0x00100030
 8003134:	00100020 	.word	0x00100020

08003138 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003138:	b480      	push	{r7}
 800313a:	b085      	sub	sp, #20
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	4a4c      	ldr	r2, [pc, #304]	@ (800327c <TIM_Base_SetConfig+0x144>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d017      	beq.n	8003180 <TIM_Base_SetConfig+0x48>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003156:	d013      	beq.n	8003180 <TIM_Base_SetConfig+0x48>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a49      	ldr	r2, [pc, #292]	@ (8003280 <TIM_Base_SetConfig+0x148>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d00f      	beq.n	8003180 <TIM_Base_SetConfig+0x48>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a48      	ldr	r2, [pc, #288]	@ (8003284 <TIM_Base_SetConfig+0x14c>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d00b      	beq.n	8003180 <TIM_Base_SetConfig+0x48>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a47      	ldr	r2, [pc, #284]	@ (8003288 <TIM_Base_SetConfig+0x150>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d007      	beq.n	8003180 <TIM_Base_SetConfig+0x48>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a46      	ldr	r2, [pc, #280]	@ (800328c <TIM_Base_SetConfig+0x154>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d003      	beq.n	8003180 <TIM_Base_SetConfig+0x48>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a45      	ldr	r2, [pc, #276]	@ (8003290 <TIM_Base_SetConfig+0x158>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d108      	bne.n	8003192 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003186:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	68fa      	ldr	r2, [r7, #12]
 800318e:	4313      	orrs	r3, r2
 8003190:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a39      	ldr	r2, [pc, #228]	@ (800327c <TIM_Base_SetConfig+0x144>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d023      	beq.n	80031e2 <TIM_Base_SetConfig+0xaa>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031a0:	d01f      	beq.n	80031e2 <TIM_Base_SetConfig+0xaa>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a36      	ldr	r2, [pc, #216]	@ (8003280 <TIM_Base_SetConfig+0x148>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d01b      	beq.n	80031e2 <TIM_Base_SetConfig+0xaa>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	4a35      	ldr	r2, [pc, #212]	@ (8003284 <TIM_Base_SetConfig+0x14c>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d017      	beq.n	80031e2 <TIM_Base_SetConfig+0xaa>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a34      	ldr	r2, [pc, #208]	@ (8003288 <TIM_Base_SetConfig+0x150>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d013      	beq.n	80031e2 <TIM_Base_SetConfig+0xaa>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a33      	ldr	r2, [pc, #204]	@ (800328c <TIM_Base_SetConfig+0x154>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d00f      	beq.n	80031e2 <TIM_Base_SetConfig+0xaa>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a33      	ldr	r2, [pc, #204]	@ (8003294 <TIM_Base_SetConfig+0x15c>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d00b      	beq.n	80031e2 <TIM_Base_SetConfig+0xaa>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a32      	ldr	r2, [pc, #200]	@ (8003298 <TIM_Base_SetConfig+0x160>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d007      	beq.n	80031e2 <TIM_Base_SetConfig+0xaa>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a31      	ldr	r2, [pc, #196]	@ (800329c <TIM_Base_SetConfig+0x164>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d003      	beq.n	80031e2 <TIM_Base_SetConfig+0xaa>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a2c      	ldr	r2, [pc, #176]	@ (8003290 <TIM_Base_SetConfig+0x158>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d108      	bne.n	80031f4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	4313      	orrs	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	689a      	ldr	r2, [r3, #8]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a18      	ldr	r2, [pc, #96]	@ (800327c <TIM_Base_SetConfig+0x144>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d013      	beq.n	8003248 <TIM_Base_SetConfig+0x110>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a1a      	ldr	r2, [pc, #104]	@ (800328c <TIM_Base_SetConfig+0x154>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d00f      	beq.n	8003248 <TIM_Base_SetConfig+0x110>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a1a      	ldr	r2, [pc, #104]	@ (8003294 <TIM_Base_SetConfig+0x15c>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d00b      	beq.n	8003248 <TIM_Base_SetConfig+0x110>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a19      	ldr	r2, [pc, #100]	@ (8003298 <TIM_Base_SetConfig+0x160>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d007      	beq.n	8003248 <TIM_Base_SetConfig+0x110>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4a18      	ldr	r2, [pc, #96]	@ (800329c <TIM_Base_SetConfig+0x164>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d003      	beq.n	8003248 <TIM_Base_SetConfig+0x110>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a13      	ldr	r2, [pc, #76]	@ (8003290 <TIM_Base_SetConfig+0x158>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d103      	bne.n	8003250 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	691a      	ldr	r2, [r3, #16]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	691b      	ldr	r3, [r3, #16]
 800325a:	f003 0301 	and.w	r3, r3, #1
 800325e:	2b01      	cmp	r3, #1
 8003260:	d105      	bne.n	800326e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	f023 0201 	bic.w	r2, r3, #1
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	611a      	str	r2, [r3, #16]
  }
}
 800326e:	bf00      	nop
 8003270:	3714      	adds	r7, #20
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	40012c00 	.word	0x40012c00
 8003280:	40000400 	.word	0x40000400
 8003284:	40000800 	.word	0x40000800
 8003288:	40000c00 	.word	0x40000c00
 800328c:	40013400 	.word	0x40013400
 8003290:	40015000 	.word	0x40015000
 8003294:	40014000 	.word	0x40014000
 8003298:	40014400 	.word	0x40014400
 800329c:	40014800 	.word	0x40014800

080032a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b087      	sub	sp, #28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	60b9      	str	r1, [r7, #8]
 80032aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6a1b      	ldr	r3, [r3, #32]
 80032b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	f023 0201 	bic.w	r2, r3, #1
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	011b      	lsls	r3, r3, #4
 80032d0:	693a      	ldr	r2, [r7, #16]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	f023 030a 	bic.w	r3, r3, #10
 80032dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80032de:	697a      	ldr	r2, [r7, #20]
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	4313      	orrs	r3, r2
 80032e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	693a      	ldr	r2, [r7, #16]
 80032ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	697a      	ldr	r2, [r7, #20]
 80032f0:	621a      	str	r2, [r3, #32]
}
 80032f2:	bf00      	nop
 80032f4:	371c      	adds	r7, #28
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr

080032fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032fe:	b480      	push	{r7}
 8003300:	b087      	sub	sp, #28
 8003302:	af00      	add	r7, sp, #0
 8003304:	60f8      	str	r0, [r7, #12]
 8003306:	60b9      	str	r1, [r7, #8]
 8003308:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a1b      	ldr	r3, [r3, #32]
 800330e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	f023 0210 	bic.w	r2, r3, #16
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003328:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	031b      	lsls	r3, r3, #12
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	4313      	orrs	r3, r2
 8003332:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800333a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	011b      	lsls	r3, r3, #4
 8003340:	697a      	ldr	r2, [r7, #20]
 8003342:	4313      	orrs	r3, r2
 8003344:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	693a      	ldr	r2, [r7, #16]
 800334a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	697a      	ldr	r2, [r7, #20]
 8003350:	621a      	str	r2, [r3, #32]
}
 8003352:	bf00      	nop
 8003354:	371c      	adds	r7, #28
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr

0800335e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800335e:	b480      	push	{r7}
 8003360:	b085      	sub	sp, #20
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
 8003366:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003378:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800337a:	683a      	ldr	r2, [r7, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	4313      	orrs	r3, r2
 8003380:	f043 0307 	orr.w	r3, r3, #7
 8003384:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	68fa      	ldr	r2, [r7, #12]
 800338a:	609a      	str	r2, [r3, #8]
}
 800338c:	bf00      	nop
 800338e:	3714      	adds	r7, #20
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003398:	b480      	push	{r7}
 800339a:	b087      	sub	sp, #28
 800339c:	af00      	add	r7, sp, #0
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	607a      	str	r2, [r7, #4]
 80033a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80033b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	021a      	lsls	r2, r3, #8
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	431a      	orrs	r2, r3
 80033bc:	68bb      	ldr	r3, [r7, #8]
 80033be:	4313      	orrs	r3, r2
 80033c0:	697a      	ldr	r2, [r7, #20]
 80033c2:	4313      	orrs	r3, r2
 80033c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	697a      	ldr	r2, [r7, #20]
 80033ca:	609a      	str	r2, [r3, #8]
}
 80033cc:	bf00      	nop
 80033ce:	371c      	adds	r7, #28
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033d8:	b480      	push	{r7}
 80033da:	b085      	sub	sp, #20
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
 80033e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d101      	bne.n	80033f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033ec:	2302      	movs	r3, #2
 80033ee:	e074      	b.n	80034da <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2202      	movs	r2, #2
 80033fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	689b      	ldr	r3, [r3, #8]
 800340e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a34      	ldr	r2, [pc, #208]	@ (80034e8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d009      	beq.n	800342e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a33      	ldr	r2, [pc, #204]	@ (80034ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d004      	beq.n	800342e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a31      	ldr	r2, [pc, #196]	@ (80034f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d108      	bne.n	8003440 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003434:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	68fa      	ldr	r2, [r7, #12]
 800343c:	4313      	orrs	r3, r2
 800343e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003446:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800344a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	4313      	orrs	r3, r2
 8003454:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a21      	ldr	r2, [pc, #132]	@ (80034e8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d022      	beq.n	80034ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003470:	d01d      	beq.n	80034ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a1f      	ldr	r2, [pc, #124]	@ (80034f4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d018      	beq.n	80034ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a1d      	ldr	r2, [pc, #116]	@ (80034f8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d013      	beq.n	80034ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a1c      	ldr	r2, [pc, #112]	@ (80034fc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d00e      	beq.n	80034ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a15      	ldr	r2, [pc, #84]	@ (80034ec <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d009      	beq.n	80034ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a18      	ldr	r2, [pc, #96]	@ (8003500 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d004      	beq.n	80034ae <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a11      	ldr	r2, [pc, #68]	@ (80034f0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d10c      	bne.n	80034c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	4313      	orrs	r3, r2
 80034be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	40012c00 	.word	0x40012c00
 80034ec:	40013400 	.word	0x40013400
 80034f0:	40015000 	.word	0x40015000
 80034f4:	40000400 	.word	0x40000400
 80034f8:	40000800 	.word	0x40000800
 80034fc:	40000c00 	.word	0x40000c00
 8003500:	40014000 	.word	0x40014000

08003504 <memset>:
 8003504:	4402      	add	r2, r0
 8003506:	4603      	mov	r3, r0
 8003508:	4293      	cmp	r3, r2
 800350a:	d100      	bne.n	800350e <memset+0xa>
 800350c:	4770      	bx	lr
 800350e:	f803 1b01 	strb.w	r1, [r3], #1
 8003512:	e7f9      	b.n	8003508 <memset+0x4>

08003514 <__libc_init_array>:
 8003514:	b570      	push	{r4, r5, r6, lr}
 8003516:	4d0d      	ldr	r5, [pc, #52]	@ (800354c <__libc_init_array+0x38>)
 8003518:	4c0d      	ldr	r4, [pc, #52]	@ (8003550 <__libc_init_array+0x3c>)
 800351a:	1b64      	subs	r4, r4, r5
 800351c:	10a4      	asrs	r4, r4, #2
 800351e:	2600      	movs	r6, #0
 8003520:	42a6      	cmp	r6, r4
 8003522:	d109      	bne.n	8003538 <__libc_init_array+0x24>
 8003524:	4d0b      	ldr	r5, [pc, #44]	@ (8003554 <__libc_init_array+0x40>)
 8003526:	4c0c      	ldr	r4, [pc, #48]	@ (8003558 <__libc_init_array+0x44>)
 8003528:	f001 f83e 	bl	80045a8 <_init>
 800352c:	1b64      	subs	r4, r4, r5
 800352e:	10a4      	asrs	r4, r4, #2
 8003530:	2600      	movs	r6, #0
 8003532:	42a6      	cmp	r6, r4
 8003534:	d105      	bne.n	8003542 <__libc_init_array+0x2e>
 8003536:	bd70      	pop	{r4, r5, r6, pc}
 8003538:	f855 3b04 	ldr.w	r3, [r5], #4
 800353c:	4798      	blx	r3
 800353e:	3601      	adds	r6, #1
 8003540:	e7ee      	b.n	8003520 <__libc_init_array+0xc>
 8003542:	f855 3b04 	ldr.w	r3, [r5], #4
 8003546:	4798      	blx	r3
 8003548:	3601      	adds	r6, #1
 800354a:	e7f2      	b.n	8003532 <__libc_init_array+0x1e>
 800354c:	080047a8 	.word	0x080047a8
 8003550:	080047a8 	.word	0x080047a8
 8003554:	080047a8 	.word	0x080047a8
 8003558:	080047ac 	.word	0x080047ac
 800355c:	00000000 	.word	0x00000000

08003560 <sin>:
 8003560:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003562:	ec53 2b10 	vmov	r2, r3, d0
 8003566:	4826      	ldr	r0, [pc, #152]	@ (8003600 <sin+0xa0>)
 8003568:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800356c:	4281      	cmp	r1, r0
 800356e:	d807      	bhi.n	8003580 <sin+0x20>
 8003570:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80035f8 <sin+0x98>
 8003574:	2000      	movs	r0, #0
 8003576:	b005      	add	sp, #20
 8003578:	f85d eb04 	ldr.w	lr, [sp], #4
 800357c:	f000 b90c 	b.w	8003798 <__kernel_sin>
 8003580:	4820      	ldr	r0, [pc, #128]	@ (8003604 <sin+0xa4>)
 8003582:	4281      	cmp	r1, r0
 8003584:	d908      	bls.n	8003598 <sin+0x38>
 8003586:	4610      	mov	r0, r2
 8003588:	4619      	mov	r1, r3
 800358a:	f7fc ff73 	bl	8000474 <__aeabi_dsub>
 800358e:	ec41 0b10 	vmov	d0, r0, r1
 8003592:	b005      	add	sp, #20
 8003594:	f85d fb04 	ldr.w	pc, [sp], #4
 8003598:	4668      	mov	r0, sp
 800359a:	f000 f9b9 	bl	8003910 <__ieee754_rem_pio2>
 800359e:	f000 0003 	and.w	r0, r0, #3
 80035a2:	2801      	cmp	r0, #1
 80035a4:	d00c      	beq.n	80035c0 <sin+0x60>
 80035a6:	2802      	cmp	r0, #2
 80035a8:	d011      	beq.n	80035ce <sin+0x6e>
 80035aa:	b9e8      	cbnz	r0, 80035e8 <sin+0x88>
 80035ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 80035b0:	ed9d 0b00 	vldr	d0, [sp]
 80035b4:	2001      	movs	r0, #1
 80035b6:	f000 f8ef 	bl	8003798 <__kernel_sin>
 80035ba:	ec51 0b10 	vmov	r0, r1, d0
 80035be:	e7e6      	b.n	800358e <sin+0x2e>
 80035c0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80035c4:	ed9d 0b00 	vldr	d0, [sp]
 80035c8:	f000 f81e 	bl	8003608 <__kernel_cos>
 80035cc:	e7f5      	b.n	80035ba <sin+0x5a>
 80035ce:	ed9d 1b02 	vldr	d1, [sp, #8]
 80035d2:	ed9d 0b00 	vldr	d0, [sp]
 80035d6:	2001      	movs	r0, #1
 80035d8:	f000 f8de 	bl	8003798 <__kernel_sin>
 80035dc:	ec53 2b10 	vmov	r2, r3, d0
 80035e0:	4610      	mov	r0, r2
 80035e2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80035e6:	e7d2      	b.n	800358e <sin+0x2e>
 80035e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80035ec:	ed9d 0b00 	vldr	d0, [sp]
 80035f0:	f000 f80a 	bl	8003608 <__kernel_cos>
 80035f4:	e7f2      	b.n	80035dc <sin+0x7c>
 80035f6:	bf00      	nop
	...
 8003600:	3fe921fb 	.word	0x3fe921fb
 8003604:	7fefffff 	.word	0x7fefffff

08003608 <__kernel_cos>:
 8003608:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800360c:	ec57 6b10 	vmov	r6, r7, d0
 8003610:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003614:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8003618:	ed8d 1b00 	vstr	d1, [sp]
 800361c:	d206      	bcs.n	800362c <__kernel_cos+0x24>
 800361e:	4630      	mov	r0, r6
 8003620:	4639      	mov	r1, r7
 8003622:	f7fd f967 	bl	80008f4 <__aeabi_d2iz>
 8003626:	2800      	cmp	r0, #0
 8003628:	f000 8088 	beq.w	800373c <__kernel_cos+0x134>
 800362c:	4632      	mov	r2, r6
 800362e:	463b      	mov	r3, r7
 8003630:	4630      	mov	r0, r6
 8003632:	4639      	mov	r1, r7
 8003634:	f7fc fdf0 	bl	8000218 <__aeabi_dmul>
 8003638:	4b51      	ldr	r3, [pc, #324]	@ (8003780 <__kernel_cos+0x178>)
 800363a:	2200      	movs	r2, #0
 800363c:	4604      	mov	r4, r0
 800363e:	460d      	mov	r5, r1
 8003640:	f7fc fdea 	bl	8000218 <__aeabi_dmul>
 8003644:	a340      	add	r3, pc, #256	@ (adr r3, 8003748 <__kernel_cos+0x140>)
 8003646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800364a:	4682      	mov	sl, r0
 800364c:	468b      	mov	fp, r1
 800364e:	4620      	mov	r0, r4
 8003650:	4629      	mov	r1, r5
 8003652:	f7fc fde1 	bl	8000218 <__aeabi_dmul>
 8003656:	a33e      	add	r3, pc, #248	@ (adr r3, 8003750 <__kernel_cos+0x148>)
 8003658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800365c:	f7fc ff0c 	bl	8000478 <__adddf3>
 8003660:	4622      	mov	r2, r4
 8003662:	462b      	mov	r3, r5
 8003664:	f7fc fdd8 	bl	8000218 <__aeabi_dmul>
 8003668:	a33b      	add	r3, pc, #236	@ (adr r3, 8003758 <__kernel_cos+0x150>)
 800366a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366e:	f7fc ff01 	bl	8000474 <__aeabi_dsub>
 8003672:	4622      	mov	r2, r4
 8003674:	462b      	mov	r3, r5
 8003676:	f7fc fdcf 	bl	8000218 <__aeabi_dmul>
 800367a:	a339      	add	r3, pc, #228	@ (adr r3, 8003760 <__kernel_cos+0x158>)
 800367c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003680:	f7fc fefa 	bl	8000478 <__adddf3>
 8003684:	4622      	mov	r2, r4
 8003686:	462b      	mov	r3, r5
 8003688:	f7fc fdc6 	bl	8000218 <__aeabi_dmul>
 800368c:	a336      	add	r3, pc, #216	@ (adr r3, 8003768 <__kernel_cos+0x160>)
 800368e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003692:	f7fc feef 	bl	8000474 <__aeabi_dsub>
 8003696:	4622      	mov	r2, r4
 8003698:	462b      	mov	r3, r5
 800369a:	f7fc fdbd 	bl	8000218 <__aeabi_dmul>
 800369e:	a334      	add	r3, pc, #208	@ (adr r3, 8003770 <__kernel_cos+0x168>)
 80036a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a4:	f7fc fee8 	bl	8000478 <__adddf3>
 80036a8:	4622      	mov	r2, r4
 80036aa:	462b      	mov	r3, r5
 80036ac:	f7fc fdb4 	bl	8000218 <__aeabi_dmul>
 80036b0:	4622      	mov	r2, r4
 80036b2:	462b      	mov	r3, r5
 80036b4:	f7fc fdb0 	bl	8000218 <__aeabi_dmul>
 80036b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80036bc:	4604      	mov	r4, r0
 80036be:	460d      	mov	r5, r1
 80036c0:	4630      	mov	r0, r6
 80036c2:	4639      	mov	r1, r7
 80036c4:	f7fc fda8 	bl	8000218 <__aeabi_dmul>
 80036c8:	460b      	mov	r3, r1
 80036ca:	4602      	mov	r2, r0
 80036cc:	4629      	mov	r1, r5
 80036ce:	4620      	mov	r0, r4
 80036d0:	f7fc fed0 	bl	8000474 <__aeabi_dsub>
 80036d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003784 <__kernel_cos+0x17c>)
 80036d6:	4598      	cmp	r8, r3
 80036d8:	4606      	mov	r6, r0
 80036da:	460f      	mov	r7, r1
 80036dc:	d810      	bhi.n	8003700 <__kernel_cos+0xf8>
 80036de:	4602      	mov	r2, r0
 80036e0:	460b      	mov	r3, r1
 80036e2:	4650      	mov	r0, sl
 80036e4:	4659      	mov	r1, fp
 80036e6:	f7fc fec5 	bl	8000474 <__aeabi_dsub>
 80036ea:	460b      	mov	r3, r1
 80036ec:	4926      	ldr	r1, [pc, #152]	@ (8003788 <__kernel_cos+0x180>)
 80036ee:	4602      	mov	r2, r0
 80036f0:	2000      	movs	r0, #0
 80036f2:	f7fc febf 	bl	8000474 <__aeabi_dsub>
 80036f6:	ec41 0b10 	vmov	d0, r0, r1
 80036fa:	b003      	add	sp, #12
 80036fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003700:	4b22      	ldr	r3, [pc, #136]	@ (800378c <__kernel_cos+0x184>)
 8003702:	4921      	ldr	r1, [pc, #132]	@ (8003788 <__kernel_cos+0x180>)
 8003704:	4598      	cmp	r8, r3
 8003706:	bf8c      	ite	hi
 8003708:	4d21      	ldrhi	r5, [pc, #132]	@ (8003790 <__kernel_cos+0x188>)
 800370a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800370e:	2400      	movs	r4, #0
 8003710:	4622      	mov	r2, r4
 8003712:	462b      	mov	r3, r5
 8003714:	2000      	movs	r0, #0
 8003716:	f7fc fead 	bl	8000474 <__aeabi_dsub>
 800371a:	4622      	mov	r2, r4
 800371c:	4680      	mov	r8, r0
 800371e:	4689      	mov	r9, r1
 8003720:	462b      	mov	r3, r5
 8003722:	4650      	mov	r0, sl
 8003724:	4659      	mov	r1, fp
 8003726:	f7fc fea5 	bl	8000474 <__aeabi_dsub>
 800372a:	4632      	mov	r2, r6
 800372c:	463b      	mov	r3, r7
 800372e:	f7fc fea1 	bl	8000474 <__aeabi_dsub>
 8003732:	4602      	mov	r2, r0
 8003734:	460b      	mov	r3, r1
 8003736:	4640      	mov	r0, r8
 8003738:	4649      	mov	r1, r9
 800373a:	e7da      	b.n	80036f2 <__kernel_cos+0xea>
 800373c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8003778 <__kernel_cos+0x170>
 8003740:	e7db      	b.n	80036fa <__kernel_cos+0xf2>
 8003742:	bf00      	nop
 8003744:	f3af 8000 	nop.w
 8003748:	be8838d4 	.word	0xbe8838d4
 800374c:	bda8fae9 	.word	0xbda8fae9
 8003750:	bdb4b1c4 	.word	0xbdb4b1c4
 8003754:	3e21ee9e 	.word	0x3e21ee9e
 8003758:	809c52ad 	.word	0x809c52ad
 800375c:	3e927e4f 	.word	0x3e927e4f
 8003760:	19cb1590 	.word	0x19cb1590
 8003764:	3efa01a0 	.word	0x3efa01a0
 8003768:	16c15177 	.word	0x16c15177
 800376c:	3f56c16c 	.word	0x3f56c16c
 8003770:	5555554c 	.word	0x5555554c
 8003774:	3fa55555 	.word	0x3fa55555
 8003778:	00000000 	.word	0x00000000
 800377c:	3ff00000 	.word	0x3ff00000
 8003780:	3fe00000 	.word	0x3fe00000
 8003784:	3fd33332 	.word	0x3fd33332
 8003788:	3ff00000 	.word	0x3ff00000
 800378c:	3fe90000 	.word	0x3fe90000
 8003790:	3fd20000 	.word	0x3fd20000
 8003794:	00000000 	.word	0x00000000

08003798 <__kernel_sin>:
 8003798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800379c:	ec55 4b10 	vmov	r4, r5, d0
 80037a0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80037a4:	b085      	sub	sp, #20
 80037a6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80037aa:	ed8d 1b02 	vstr	d1, [sp, #8]
 80037ae:	4680      	mov	r8, r0
 80037b0:	d205      	bcs.n	80037be <__kernel_sin+0x26>
 80037b2:	4620      	mov	r0, r4
 80037b4:	4629      	mov	r1, r5
 80037b6:	f7fd f89d 	bl	80008f4 <__aeabi_d2iz>
 80037ba:	2800      	cmp	r0, #0
 80037bc:	d052      	beq.n	8003864 <__kernel_sin+0xcc>
 80037be:	4622      	mov	r2, r4
 80037c0:	462b      	mov	r3, r5
 80037c2:	4620      	mov	r0, r4
 80037c4:	4629      	mov	r1, r5
 80037c6:	f7fc fd27 	bl	8000218 <__aeabi_dmul>
 80037ca:	4682      	mov	sl, r0
 80037cc:	468b      	mov	fp, r1
 80037ce:	4602      	mov	r2, r0
 80037d0:	460b      	mov	r3, r1
 80037d2:	4620      	mov	r0, r4
 80037d4:	4629      	mov	r1, r5
 80037d6:	f7fc fd1f 	bl	8000218 <__aeabi_dmul>
 80037da:	a342      	add	r3, pc, #264	@ (adr r3, 80038e4 <__kernel_sin+0x14c>)
 80037dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e0:	e9cd 0100 	strd	r0, r1, [sp]
 80037e4:	4650      	mov	r0, sl
 80037e6:	4659      	mov	r1, fp
 80037e8:	f7fc fd16 	bl	8000218 <__aeabi_dmul>
 80037ec:	a33f      	add	r3, pc, #252	@ (adr r3, 80038ec <__kernel_sin+0x154>)
 80037ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f2:	f7fc fe3f 	bl	8000474 <__aeabi_dsub>
 80037f6:	4652      	mov	r2, sl
 80037f8:	465b      	mov	r3, fp
 80037fa:	f7fc fd0d 	bl	8000218 <__aeabi_dmul>
 80037fe:	a33d      	add	r3, pc, #244	@ (adr r3, 80038f4 <__kernel_sin+0x15c>)
 8003800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003804:	f7fc fe38 	bl	8000478 <__adddf3>
 8003808:	4652      	mov	r2, sl
 800380a:	465b      	mov	r3, fp
 800380c:	f7fc fd04 	bl	8000218 <__aeabi_dmul>
 8003810:	a33a      	add	r3, pc, #232	@ (adr r3, 80038fc <__kernel_sin+0x164>)
 8003812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003816:	f7fc fe2d 	bl	8000474 <__aeabi_dsub>
 800381a:	4652      	mov	r2, sl
 800381c:	465b      	mov	r3, fp
 800381e:	f7fc fcfb 	bl	8000218 <__aeabi_dmul>
 8003822:	a338      	add	r3, pc, #224	@ (adr r3, 8003904 <__kernel_sin+0x16c>)
 8003824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003828:	f7fc fe26 	bl	8000478 <__adddf3>
 800382c:	4606      	mov	r6, r0
 800382e:	460f      	mov	r7, r1
 8003830:	f1b8 0f00 	cmp.w	r8, #0
 8003834:	d11b      	bne.n	800386e <__kernel_sin+0xd6>
 8003836:	4602      	mov	r2, r0
 8003838:	460b      	mov	r3, r1
 800383a:	4650      	mov	r0, sl
 800383c:	4659      	mov	r1, fp
 800383e:	f7fc fceb 	bl	8000218 <__aeabi_dmul>
 8003842:	a325      	add	r3, pc, #148	@ (adr r3, 80038d8 <__kernel_sin+0x140>)
 8003844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003848:	f7fc fe14 	bl	8000474 <__aeabi_dsub>
 800384c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003850:	f7fc fce2 	bl	8000218 <__aeabi_dmul>
 8003854:	4602      	mov	r2, r0
 8003856:	460b      	mov	r3, r1
 8003858:	4620      	mov	r0, r4
 800385a:	4629      	mov	r1, r5
 800385c:	f7fc fe0c 	bl	8000478 <__adddf3>
 8003860:	4604      	mov	r4, r0
 8003862:	460d      	mov	r5, r1
 8003864:	ec45 4b10 	vmov	d0, r4, r5
 8003868:	b005      	add	sp, #20
 800386a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800386e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003872:	4b1b      	ldr	r3, [pc, #108]	@ (80038e0 <__kernel_sin+0x148>)
 8003874:	2200      	movs	r2, #0
 8003876:	f7fc fccf 	bl	8000218 <__aeabi_dmul>
 800387a:	4632      	mov	r2, r6
 800387c:	4680      	mov	r8, r0
 800387e:	4689      	mov	r9, r1
 8003880:	463b      	mov	r3, r7
 8003882:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003886:	f7fc fcc7 	bl	8000218 <__aeabi_dmul>
 800388a:	4602      	mov	r2, r0
 800388c:	460b      	mov	r3, r1
 800388e:	4640      	mov	r0, r8
 8003890:	4649      	mov	r1, r9
 8003892:	f7fc fdef 	bl	8000474 <__aeabi_dsub>
 8003896:	4652      	mov	r2, sl
 8003898:	465b      	mov	r3, fp
 800389a:	f7fc fcbd 	bl	8000218 <__aeabi_dmul>
 800389e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80038a2:	f7fc fde7 	bl	8000474 <__aeabi_dsub>
 80038a6:	a30c      	add	r3, pc, #48	@ (adr r3, 80038d8 <__kernel_sin+0x140>)
 80038a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ac:	4606      	mov	r6, r0
 80038ae:	460f      	mov	r7, r1
 80038b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038b4:	f7fc fcb0 	bl	8000218 <__aeabi_dmul>
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4630      	mov	r0, r6
 80038be:	4639      	mov	r1, r7
 80038c0:	f7fc fdda 	bl	8000478 <__adddf3>
 80038c4:	4602      	mov	r2, r0
 80038c6:	460b      	mov	r3, r1
 80038c8:	4620      	mov	r0, r4
 80038ca:	4629      	mov	r1, r5
 80038cc:	f7fc fdd2 	bl	8000474 <__aeabi_dsub>
 80038d0:	e7c6      	b.n	8003860 <__kernel_sin+0xc8>
 80038d2:	bf00      	nop
 80038d4:	f3af 8000 	nop.w
 80038d8:	55555549 	.word	0x55555549
 80038dc:	3fc55555 	.word	0x3fc55555
 80038e0:	3fe00000 	.word	0x3fe00000
 80038e4:	5acfd57c 	.word	0x5acfd57c
 80038e8:	3de5d93a 	.word	0x3de5d93a
 80038ec:	8a2b9ceb 	.word	0x8a2b9ceb
 80038f0:	3e5ae5e6 	.word	0x3e5ae5e6
 80038f4:	57b1fe7d 	.word	0x57b1fe7d
 80038f8:	3ec71de3 	.word	0x3ec71de3
 80038fc:	19c161d5 	.word	0x19c161d5
 8003900:	3f2a01a0 	.word	0x3f2a01a0
 8003904:	1110f8a6 	.word	0x1110f8a6
 8003908:	3f811111 	.word	0x3f811111
 800390c:	00000000 	.word	0x00000000

08003910 <__ieee754_rem_pio2>:
 8003910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003914:	ec57 6b10 	vmov	r6, r7, d0
 8003918:	4bc5      	ldr	r3, [pc, #788]	@ (8003c30 <__ieee754_rem_pio2+0x320>)
 800391a:	b08d      	sub	sp, #52	@ 0x34
 800391c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003920:	4598      	cmp	r8, r3
 8003922:	4604      	mov	r4, r0
 8003924:	9704      	str	r7, [sp, #16]
 8003926:	d807      	bhi.n	8003938 <__ieee754_rem_pio2+0x28>
 8003928:	2200      	movs	r2, #0
 800392a:	2300      	movs	r3, #0
 800392c:	ed80 0b00 	vstr	d0, [r0]
 8003930:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003934:	2500      	movs	r5, #0
 8003936:	e028      	b.n	800398a <__ieee754_rem_pio2+0x7a>
 8003938:	4bbe      	ldr	r3, [pc, #760]	@ (8003c34 <__ieee754_rem_pio2+0x324>)
 800393a:	4598      	cmp	r8, r3
 800393c:	d878      	bhi.n	8003a30 <__ieee754_rem_pio2+0x120>
 800393e:	9b04      	ldr	r3, [sp, #16]
 8003940:	4dbd      	ldr	r5, [pc, #756]	@ (8003c38 <__ieee754_rem_pio2+0x328>)
 8003942:	2b00      	cmp	r3, #0
 8003944:	4630      	mov	r0, r6
 8003946:	a3ac      	add	r3, pc, #688	@ (adr r3, 8003bf8 <__ieee754_rem_pio2+0x2e8>)
 8003948:	e9d3 2300 	ldrd	r2, r3, [r3]
 800394c:	4639      	mov	r1, r7
 800394e:	dd38      	ble.n	80039c2 <__ieee754_rem_pio2+0xb2>
 8003950:	f7fc fd90 	bl	8000474 <__aeabi_dsub>
 8003954:	45a8      	cmp	r8, r5
 8003956:	4606      	mov	r6, r0
 8003958:	460f      	mov	r7, r1
 800395a:	d01a      	beq.n	8003992 <__ieee754_rem_pio2+0x82>
 800395c:	a3a8      	add	r3, pc, #672	@ (adr r3, 8003c00 <__ieee754_rem_pio2+0x2f0>)
 800395e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003962:	f7fc fd87 	bl	8000474 <__aeabi_dsub>
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	4680      	mov	r8, r0
 800396c:	4689      	mov	r9, r1
 800396e:	4630      	mov	r0, r6
 8003970:	4639      	mov	r1, r7
 8003972:	f7fc fd7f 	bl	8000474 <__aeabi_dsub>
 8003976:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003c00 <__ieee754_rem_pio2+0x2f0>)
 8003978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397c:	f7fc fd7a 	bl	8000474 <__aeabi_dsub>
 8003980:	e9c4 8900 	strd	r8, r9, [r4]
 8003984:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003988:	2501      	movs	r5, #1
 800398a:	4628      	mov	r0, r5
 800398c:	b00d      	add	sp, #52	@ 0x34
 800398e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003992:	a39d      	add	r3, pc, #628	@ (adr r3, 8003c08 <__ieee754_rem_pio2+0x2f8>)
 8003994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003998:	f7fc fd6c 	bl	8000474 <__aeabi_dsub>
 800399c:	a39c      	add	r3, pc, #624	@ (adr r3, 8003c10 <__ieee754_rem_pio2+0x300>)
 800399e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a2:	4606      	mov	r6, r0
 80039a4:	460f      	mov	r7, r1
 80039a6:	f7fc fd65 	bl	8000474 <__aeabi_dsub>
 80039aa:	4602      	mov	r2, r0
 80039ac:	460b      	mov	r3, r1
 80039ae:	4680      	mov	r8, r0
 80039b0:	4689      	mov	r9, r1
 80039b2:	4630      	mov	r0, r6
 80039b4:	4639      	mov	r1, r7
 80039b6:	f7fc fd5d 	bl	8000474 <__aeabi_dsub>
 80039ba:	a395      	add	r3, pc, #596	@ (adr r3, 8003c10 <__ieee754_rem_pio2+0x300>)
 80039bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c0:	e7dc      	b.n	800397c <__ieee754_rem_pio2+0x6c>
 80039c2:	f7fc fd59 	bl	8000478 <__adddf3>
 80039c6:	45a8      	cmp	r8, r5
 80039c8:	4606      	mov	r6, r0
 80039ca:	460f      	mov	r7, r1
 80039cc:	d018      	beq.n	8003a00 <__ieee754_rem_pio2+0xf0>
 80039ce:	a38c      	add	r3, pc, #560	@ (adr r3, 8003c00 <__ieee754_rem_pio2+0x2f0>)
 80039d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039d4:	f7fc fd50 	bl	8000478 <__adddf3>
 80039d8:	4602      	mov	r2, r0
 80039da:	460b      	mov	r3, r1
 80039dc:	4680      	mov	r8, r0
 80039de:	4689      	mov	r9, r1
 80039e0:	4630      	mov	r0, r6
 80039e2:	4639      	mov	r1, r7
 80039e4:	f7fc fd46 	bl	8000474 <__aeabi_dsub>
 80039e8:	a385      	add	r3, pc, #532	@ (adr r3, 8003c00 <__ieee754_rem_pio2+0x2f0>)
 80039ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039ee:	f7fc fd43 	bl	8000478 <__adddf3>
 80039f2:	f04f 35ff 	mov.w	r5, #4294967295
 80039f6:	e9c4 8900 	strd	r8, r9, [r4]
 80039fa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80039fe:	e7c4      	b.n	800398a <__ieee754_rem_pio2+0x7a>
 8003a00:	a381      	add	r3, pc, #516	@ (adr r3, 8003c08 <__ieee754_rem_pio2+0x2f8>)
 8003a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a06:	f7fc fd37 	bl	8000478 <__adddf3>
 8003a0a:	a381      	add	r3, pc, #516	@ (adr r3, 8003c10 <__ieee754_rem_pio2+0x300>)
 8003a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a10:	4606      	mov	r6, r0
 8003a12:	460f      	mov	r7, r1
 8003a14:	f7fc fd30 	bl	8000478 <__adddf3>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	460b      	mov	r3, r1
 8003a1c:	4680      	mov	r8, r0
 8003a1e:	4689      	mov	r9, r1
 8003a20:	4630      	mov	r0, r6
 8003a22:	4639      	mov	r1, r7
 8003a24:	f7fc fd26 	bl	8000474 <__aeabi_dsub>
 8003a28:	a379      	add	r3, pc, #484	@ (adr r3, 8003c10 <__ieee754_rem_pio2+0x300>)
 8003a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a2e:	e7de      	b.n	80039ee <__ieee754_rem_pio2+0xde>
 8003a30:	4b82      	ldr	r3, [pc, #520]	@ (8003c3c <__ieee754_rem_pio2+0x32c>)
 8003a32:	4598      	cmp	r8, r3
 8003a34:	f200 80d1 	bhi.w	8003bda <__ieee754_rem_pio2+0x2ca>
 8003a38:	f000 f966 	bl	8003d08 <fabs>
 8003a3c:	ec57 6b10 	vmov	r6, r7, d0
 8003a40:	a375      	add	r3, pc, #468	@ (adr r3, 8003c18 <__ieee754_rem_pio2+0x308>)
 8003a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a46:	4630      	mov	r0, r6
 8003a48:	4639      	mov	r1, r7
 8003a4a:	f7fc fbe5 	bl	8000218 <__aeabi_dmul>
 8003a4e:	4b7c      	ldr	r3, [pc, #496]	@ (8003c40 <__ieee754_rem_pio2+0x330>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	f7fc fd11 	bl	8000478 <__adddf3>
 8003a56:	f7fc ff4d 	bl	80008f4 <__aeabi_d2iz>
 8003a5a:	4605      	mov	r5, r0
 8003a5c:	f7fc fe58 	bl	8000710 <__aeabi_i2d>
 8003a60:	4602      	mov	r2, r0
 8003a62:	460b      	mov	r3, r1
 8003a64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003a68:	a363      	add	r3, pc, #396	@ (adr r3, 8003bf8 <__ieee754_rem_pio2+0x2e8>)
 8003a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a6e:	f7fc fbd3 	bl	8000218 <__aeabi_dmul>
 8003a72:	4602      	mov	r2, r0
 8003a74:	460b      	mov	r3, r1
 8003a76:	4630      	mov	r0, r6
 8003a78:	4639      	mov	r1, r7
 8003a7a:	f7fc fcfb 	bl	8000474 <__aeabi_dsub>
 8003a7e:	a360      	add	r3, pc, #384	@ (adr r3, 8003c00 <__ieee754_rem_pio2+0x2f0>)
 8003a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a84:	4682      	mov	sl, r0
 8003a86:	468b      	mov	fp, r1
 8003a88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a8c:	f7fc fbc4 	bl	8000218 <__aeabi_dmul>
 8003a90:	2d1f      	cmp	r5, #31
 8003a92:	4606      	mov	r6, r0
 8003a94:	460f      	mov	r7, r1
 8003a96:	dc0c      	bgt.n	8003ab2 <__ieee754_rem_pio2+0x1a2>
 8003a98:	4b6a      	ldr	r3, [pc, #424]	@ (8003c44 <__ieee754_rem_pio2+0x334>)
 8003a9a:	1e6a      	subs	r2, r5, #1
 8003a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aa0:	4543      	cmp	r3, r8
 8003aa2:	d006      	beq.n	8003ab2 <__ieee754_rem_pio2+0x1a2>
 8003aa4:	4632      	mov	r2, r6
 8003aa6:	463b      	mov	r3, r7
 8003aa8:	4650      	mov	r0, sl
 8003aaa:	4659      	mov	r1, fp
 8003aac:	f7fc fce2 	bl	8000474 <__aeabi_dsub>
 8003ab0:	e00e      	b.n	8003ad0 <__ieee754_rem_pio2+0x1c0>
 8003ab2:	463b      	mov	r3, r7
 8003ab4:	4632      	mov	r2, r6
 8003ab6:	4650      	mov	r0, sl
 8003ab8:	4659      	mov	r1, fp
 8003aba:	f7fc fcdb 	bl	8000474 <__aeabi_dsub>
 8003abe:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003ac2:	9305      	str	r3, [sp, #20]
 8003ac4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003ac8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8003acc:	2b10      	cmp	r3, #16
 8003ace:	dc02      	bgt.n	8003ad6 <__ieee754_rem_pio2+0x1c6>
 8003ad0:	e9c4 0100 	strd	r0, r1, [r4]
 8003ad4:	e039      	b.n	8003b4a <__ieee754_rem_pio2+0x23a>
 8003ad6:	a34c      	add	r3, pc, #304	@ (adr r3, 8003c08 <__ieee754_rem_pio2+0x2f8>)
 8003ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003adc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ae0:	f7fc fb9a 	bl	8000218 <__aeabi_dmul>
 8003ae4:	4606      	mov	r6, r0
 8003ae6:	460f      	mov	r7, r1
 8003ae8:	4602      	mov	r2, r0
 8003aea:	460b      	mov	r3, r1
 8003aec:	4650      	mov	r0, sl
 8003aee:	4659      	mov	r1, fp
 8003af0:	f7fc fcc0 	bl	8000474 <__aeabi_dsub>
 8003af4:	4602      	mov	r2, r0
 8003af6:	460b      	mov	r3, r1
 8003af8:	4680      	mov	r8, r0
 8003afa:	4689      	mov	r9, r1
 8003afc:	4650      	mov	r0, sl
 8003afe:	4659      	mov	r1, fp
 8003b00:	f7fc fcb8 	bl	8000474 <__aeabi_dsub>
 8003b04:	4632      	mov	r2, r6
 8003b06:	463b      	mov	r3, r7
 8003b08:	f7fc fcb4 	bl	8000474 <__aeabi_dsub>
 8003b0c:	a340      	add	r3, pc, #256	@ (adr r3, 8003c10 <__ieee754_rem_pio2+0x300>)
 8003b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b12:	4606      	mov	r6, r0
 8003b14:	460f      	mov	r7, r1
 8003b16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b1a:	f7fc fb7d 	bl	8000218 <__aeabi_dmul>
 8003b1e:	4632      	mov	r2, r6
 8003b20:	463b      	mov	r3, r7
 8003b22:	f7fc fca7 	bl	8000474 <__aeabi_dsub>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	4606      	mov	r6, r0
 8003b2c:	460f      	mov	r7, r1
 8003b2e:	4640      	mov	r0, r8
 8003b30:	4649      	mov	r1, r9
 8003b32:	f7fc fc9f 	bl	8000474 <__aeabi_dsub>
 8003b36:	9a05      	ldr	r2, [sp, #20]
 8003b38:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003b3c:	1ad3      	subs	r3, r2, r3
 8003b3e:	2b31      	cmp	r3, #49	@ 0x31
 8003b40:	dc20      	bgt.n	8003b84 <__ieee754_rem_pio2+0x274>
 8003b42:	e9c4 0100 	strd	r0, r1, [r4]
 8003b46:	46c2      	mov	sl, r8
 8003b48:	46cb      	mov	fp, r9
 8003b4a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8003b4e:	4650      	mov	r0, sl
 8003b50:	4642      	mov	r2, r8
 8003b52:	464b      	mov	r3, r9
 8003b54:	4659      	mov	r1, fp
 8003b56:	f7fc fc8d 	bl	8000474 <__aeabi_dsub>
 8003b5a:	463b      	mov	r3, r7
 8003b5c:	4632      	mov	r2, r6
 8003b5e:	f7fc fc89 	bl	8000474 <__aeabi_dsub>
 8003b62:	9b04      	ldr	r3, [sp, #16]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003b6a:	f6bf af0e 	bge.w	800398a <__ieee754_rem_pio2+0x7a>
 8003b6e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003b72:	6063      	str	r3, [r4, #4]
 8003b74:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003b78:	f8c4 8000 	str.w	r8, [r4]
 8003b7c:	60a0      	str	r0, [r4, #8]
 8003b7e:	60e3      	str	r3, [r4, #12]
 8003b80:	426d      	negs	r5, r5
 8003b82:	e702      	b.n	800398a <__ieee754_rem_pio2+0x7a>
 8003b84:	a326      	add	r3, pc, #152	@ (adr r3, 8003c20 <__ieee754_rem_pio2+0x310>)
 8003b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003b8e:	f7fc fb43 	bl	8000218 <__aeabi_dmul>
 8003b92:	4606      	mov	r6, r0
 8003b94:	460f      	mov	r7, r1
 8003b96:	4602      	mov	r2, r0
 8003b98:	460b      	mov	r3, r1
 8003b9a:	4640      	mov	r0, r8
 8003b9c:	4649      	mov	r1, r9
 8003b9e:	f7fc fc69 	bl	8000474 <__aeabi_dsub>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	4682      	mov	sl, r0
 8003ba8:	468b      	mov	fp, r1
 8003baa:	4640      	mov	r0, r8
 8003bac:	4649      	mov	r1, r9
 8003bae:	f7fc fc61 	bl	8000474 <__aeabi_dsub>
 8003bb2:	4632      	mov	r2, r6
 8003bb4:	463b      	mov	r3, r7
 8003bb6:	f7fc fc5d 	bl	8000474 <__aeabi_dsub>
 8003bba:	a31b      	add	r3, pc, #108	@ (adr r3, 8003c28 <__ieee754_rem_pio2+0x318>)
 8003bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc0:	4606      	mov	r6, r0
 8003bc2:	460f      	mov	r7, r1
 8003bc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bc8:	f7fc fb26 	bl	8000218 <__aeabi_dmul>
 8003bcc:	4632      	mov	r2, r6
 8003bce:	463b      	mov	r3, r7
 8003bd0:	f7fc fc50 	bl	8000474 <__aeabi_dsub>
 8003bd4:	4606      	mov	r6, r0
 8003bd6:	460f      	mov	r7, r1
 8003bd8:	e764      	b.n	8003aa4 <__ieee754_rem_pio2+0x194>
 8003bda:	4b1b      	ldr	r3, [pc, #108]	@ (8003c48 <__ieee754_rem_pio2+0x338>)
 8003bdc:	4598      	cmp	r8, r3
 8003bde:	d935      	bls.n	8003c4c <__ieee754_rem_pio2+0x33c>
 8003be0:	4632      	mov	r2, r6
 8003be2:	463b      	mov	r3, r7
 8003be4:	4630      	mov	r0, r6
 8003be6:	4639      	mov	r1, r7
 8003be8:	f7fc fc44 	bl	8000474 <__aeabi_dsub>
 8003bec:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003bf0:	e9c4 0100 	strd	r0, r1, [r4]
 8003bf4:	e69e      	b.n	8003934 <__ieee754_rem_pio2+0x24>
 8003bf6:	bf00      	nop
 8003bf8:	54400000 	.word	0x54400000
 8003bfc:	3ff921fb 	.word	0x3ff921fb
 8003c00:	1a626331 	.word	0x1a626331
 8003c04:	3dd0b461 	.word	0x3dd0b461
 8003c08:	1a600000 	.word	0x1a600000
 8003c0c:	3dd0b461 	.word	0x3dd0b461
 8003c10:	2e037073 	.word	0x2e037073
 8003c14:	3ba3198a 	.word	0x3ba3198a
 8003c18:	6dc9c883 	.word	0x6dc9c883
 8003c1c:	3fe45f30 	.word	0x3fe45f30
 8003c20:	2e000000 	.word	0x2e000000
 8003c24:	3ba3198a 	.word	0x3ba3198a
 8003c28:	252049c1 	.word	0x252049c1
 8003c2c:	397b839a 	.word	0x397b839a
 8003c30:	3fe921fb 	.word	0x3fe921fb
 8003c34:	4002d97b 	.word	0x4002d97b
 8003c38:	3ff921fb 	.word	0x3ff921fb
 8003c3c:	413921fb 	.word	0x413921fb
 8003c40:	3fe00000 	.word	0x3fe00000
 8003c44:	080045d0 	.word	0x080045d0
 8003c48:	7fefffff 	.word	0x7fefffff
 8003c4c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8003c50:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8003c54:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8003c58:	4630      	mov	r0, r6
 8003c5a:	460f      	mov	r7, r1
 8003c5c:	f7fc fe4a 	bl	80008f4 <__aeabi_d2iz>
 8003c60:	f7fc fd56 	bl	8000710 <__aeabi_i2d>
 8003c64:	4602      	mov	r2, r0
 8003c66:	460b      	mov	r3, r1
 8003c68:	4630      	mov	r0, r6
 8003c6a:	4639      	mov	r1, r7
 8003c6c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003c70:	f7fc fc00 	bl	8000474 <__aeabi_dsub>
 8003c74:	4b22      	ldr	r3, [pc, #136]	@ (8003d00 <__ieee754_rem_pio2+0x3f0>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	f7fc face 	bl	8000218 <__aeabi_dmul>
 8003c7c:	460f      	mov	r7, r1
 8003c7e:	4606      	mov	r6, r0
 8003c80:	f7fc fe38 	bl	80008f4 <__aeabi_d2iz>
 8003c84:	f7fc fd44 	bl	8000710 <__aeabi_i2d>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	460b      	mov	r3, r1
 8003c8c:	4630      	mov	r0, r6
 8003c8e:	4639      	mov	r1, r7
 8003c90:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003c94:	f7fc fbee 	bl	8000474 <__aeabi_dsub>
 8003c98:	4b19      	ldr	r3, [pc, #100]	@ (8003d00 <__ieee754_rem_pio2+0x3f0>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	f7fc fabc 	bl	8000218 <__aeabi_dmul>
 8003ca0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003ca4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8003ca8:	f04f 0803 	mov.w	r8, #3
 8003cac:	2600      	movs	r6, #0
 8003cae:	2700      	movs	r7, #0
 8003cb0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003cb4:	4632      	mov	r2, r6
 8003cb6:	463b      	mov	r3, r7
 8003cb8:	46c2      	mov	sl, r8
 8003cba:	f108 38ff 	add.w	r8, r8, #4294967295
 8003cbe:	f7fc fde7 	bl	8000890 <__aeabi_dcmpeq>
 8003cc2:	2800      	cmp	r0, #0
 8003cc4:	d1f4      	bne.n	8003cb0 <__ieee754_rem_pio2+0x3a0>
 8003cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8003d04 <__ieee754_rem_pio2+0x3f4>)
 8003cc8:	9301      	str	r3, [sp, #4]
 8003cca:	2302      	movs	r3, #2
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	462a      	mov	r2, r5
 8003cd0:	4653      	mov	r3, sl
 8003cd2:	4621      	mov	r1, r4
 8003cd4:	a806      	add	r0, sp, #24
 8003cd6:	f000 f81f 	bl	8003d18 <__kernel_rem_pio2>
 8003cda:	9b04      	ldr	r3, [sp, #16]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	4605      	mov	r5, r0
 8003ce0:	f6bf ae53 	bge.w	800398a <__ieee754_rem_pio2+0x7a>
 8003ce4:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003ce8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003cec:	e9c4 2300 	strd	r2, r3, [r4]
 8003cf0:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003cf4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003cf8:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8003cfc:	e740      	b.n	8003b80 <__ieee754_rem_pio2+0x270>
 8003cfe:	bf00      	nop
 8003d00:	41700000 	.word	0x41700000
 8003d04:	08004650 	.word	0x08004650

08003d08 <fabs>:
 8003d08:	ec51 0b10 	vmov	r0, r1, d0
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003d12:	ec43 2b10 	vmov	d0, r2, r3
 8003d16:	4770      	bx	lr

08003d18 <__kernel_rem_pio2>:
 8003d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d1c:	ed2d 8b02 	vpush	{d8}
 8003d20:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8003d24:	f112 0f14 	cmn.w	r2, #20
 8003d28:	9306      	str	r3, [sp, #24]
 8003d2a:	9104      	str	r1, [sp, #16]
 8003d2c:	4bc2      	ldr	r3, [pc, #776]	@ (8004038 <__kernel_rem_pio2+0x320>)
 8003d2e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8003d30:	9008      	str	r0, [sp, #32]
 8003d32:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	9b06      	ldr	r3, [sp, #24]
 8003d3a:	f103 33ff 	add.w	r3, r3, #4294967295
 8003d3e:	bfa8      	it	ge
 8003d40:	1ed4      	subge	r4, r2, #3
 8003d42:	9305      	str	r3, [sp, #20]
 8003d44:	bfb2      	itee	lt
 8003d46:	2400      	movlt	r4, #0
 8003d48:	2318      	movge	r3, #24
 8003d4a:	fb94 f4f3 	sdivge	r4, r4, r3
 8003d4e:	f06f 0317 	mvn.w	r3, #23
 8003d52:	fb04 3303 	mla	r3, r4, r3, r3
 8003d56:	eb03 0b02 	add.w	fp, r3, r2
 8003d5a:	9b00      	ldr	r3, [sp, #0]
 8003d5c:	9a05      	ldr	r2, [sp, #20]
 8003d5e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 8004028 <__kernel_rem_pio2+0x310>
 8003d62:	eb03 0802 	add.w	r8, r3, r2
 8003d66:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003d68:	1aa7      	subs	r7, r4, r2
 8003d6a:	ae20      	add	r6, sp, #128	@ 0x80
 8003d6c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8003d70:	2500      	movs	r5, #0
 8003d72:	4545      	cmp	r5, r8
 8003d74:	dd12      	ble.n	8003d9c <__kernel_rem_pio2+0x84>
 8003d76:	9b06      	ldr	r3, [sp, #24]
 8003d78:	aa20      	add	r2, sp, #128	@ 0x80
 8003d7a:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8003d7e:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8003d82:	2700      	movs	r7, #0
 8003d84:	9b00      	ldr	r3, [sp, #0]
 8003d86:	429f      	cmp	r7, r3
 8003d88:	dc2e      	bgt.n	8003de8 <__kernel_rem_pio2+0xd0>
 8003d8a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 8004028 <__kernel_rem_pio2+0x310>
 8003d8e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003d92:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003d96:	46a8      	mov	r8, r5
 8003d98:	2600      	movs	r6, #0
 8003d9a:	e01b      	b.n	8003dd4 <__kernel_rem_pio2+0xbc>
 8003d9c:	42ef      	cmn	r7, r5
 8003d9e:	d407      	bmi.n	8003db0 <__kernel_rem_pio2+0x98>
 8003da0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003da4:	f7fc fcb4 	bl	8000710 <__aeabi_i2d>
 8003da8:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003dac:	3501      	adds	r5, #1
 8003dae:	e7e0      	b.n	8003d72 <__kernel_rem_pio2+0x5a>
 8003db0:	ec51 0b18 	vmov	r0, r1, d8
 8003db4:	e7f8      	b.n	8003da8 <__kernel_rem_pio2+0x90>
 8003db6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 8003dba:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003dbe:	f7fc fa2b 	bl	8000218 <__aeabi_dmul>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003dca:	f7fc fb55 	bl	8000478 <__adddf3>
 8003dce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003dd2:	3601      	adds	r6, #1
 8003dd4:	9b05      	ldr	r3, [sp, #20]
 8003dd6:	429e      	cmp	r6, r3
 8003dd8:	dded      	ble.n	8003db6 <__kernel_rem_pio2+0x9e>
 8003dda:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003dde:	3701      	adds	r7, #1
 8003de0:	ecaa 7b02 	vstmia	sl!, {d7}
 8003de4:	3508      	adds	r5, #8
 8003de6:	e7cd      	b.n	8003d84 <__kernel_rem_pio2+0x6c>
 8003de8:	9b00      	ldr	r3, [sp, #0]
 8003dea:	f8dd 8000 	ldr.w	r8, [sp]
 8003dee:	aa0c      	add	r2, sp, #48	@ 0x30
 8003df0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003df4:	930a      	str	r3, [sp, #40]	@ 0x28
 8003df6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003df8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003dfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8003dfe:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003e02:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003e04:	ab98      	add	r3, sp, #608	@ 0x260
 8003e06:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8003e0a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8003e0e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003e12:	ac0c      	add	r4, sp, #48	@ 0x30
 8003e14:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003e16:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8003e1a:	46a1      	mov	r9, r4
 8003e1c:	46c2      	mov	sl, r8
 8003e1e:	f1ba 0f00 	cmp.w	sl, #0
 8003e22:	dc77      	bgt.n	8003f14 <__kernel_rem_pio2+0x1fc>
 8003e24:	4658      	mov	r0, fp
 8003e26:	ed9d 0b02 	vldr	d0, [sp, #8]
 8003e2a:	f000 fac5 	bl	80043b8 <scalbn>
 8003e2e:	ec57 6b10 	vmov	r6, r7, d0
 8003e32:	2200      	movs	r2, #0
 8003e34:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003e38:	4630      	mov	r0, r6
 8003e3a:	4639      	mov	r1, r7
 8003e3c:	f7fc f9ec 	bl	8000218 <__aeabi_dmul>
 8003e40:	ec41 0b10 	vmov	d0, r0, r1
 8003e44:	f000 fb34 	bl	80044b0 <floor>
 8003e48:	4b7c      	ldr	r3, [pc, #496]	@ (800403c <__kernel_rem_pio2+0x324>)
 8003e4a:	ec51 0b10 	vmov	r0, r1, d0
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f7fc f9e2 	bl	8000218 <__aeabi_dmul>
 8003e54:	4602      	mov	r2, r0
 8003e56:	460b      	mov	r3, r1
 8003e58:	4630      	mov	r0, r6
 8003e5a:	4639      	mov	r1, r7
 8003e5c:	f7fc fb0a 	bl	8000474 <__aeabi_dsub>
 8003e60:	460f      	mov	r7, r1
 8003e62:	4606      	mov	r6, r0
 8003e64:	f7fc fd46 	bl	80008f4 <__aeabi_d2iz>
 8003e68:	9002      	str	r0, [sp, #8]
 8003e6a:	f7fc fc51 	bl	8000710 <__aeabi_i2d>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	460b      	mov	r3, r1
 8003e72:	4630      	mov	r0, r6
 8003e74:	4639      	mov	r1, r7
 8003e76:	f7fc fafd 	bl	8000474 <__aeabi_dsub>
 8003e7a:	f1bb 0f00 	cmp.w	fp, #0
 8003e7e:	4606      	mov	r6, r0
 8003e80:	460f      	mov	r7, r1
 8003e82:	dd6c      	ble.n	8003f5e <__kernel_rem_pio2+0x246>
 8003e84:	f108 31ff 	add.w	r1, r8, #4294967295
 8003e88:	ab0c      	add	r3, sp, #48	@ 0x30
 8003e8a:	9d02      	ldr	r5, [sp, #8]
 8003e8c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003e90:	f1cb 0018 	rsb	r0, fp, #24
 8003e94:	fa43 f200 	asr.w	r2, r3, r0
 8003e98:	4415      	add	r5, r2
 8003e9a:	4082      	lsls	r2, r0
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	aa0c      	add	r2, sp, #48	@ 0x30
 8003ea0:	9502      	str	r5, [sp, #8]
 8003ea2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003ea6:	f1cb 0217 	rsb	r2, fp, #23
 8003eaa:	fa43 f902 	asr.w	r9, r3, r2
 8003eae:	f1b9 0f00 	cmp.w	r9, #0
 8003eb2:	dd64      	ble.n	8003f7e <__kernel_rem_pio2+0x266>
 8003eb4:	9b02      	ldr	r3, [sp, #8]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	3301      	adds	r3, #1
 8003eba:	9302      	str	r3, [sp, #8]
 8003ebc:	4615      	mov	r5, r2
 8003ebe:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8003ec2:	4590      	cmp	r8, r2
 8003ec4:	f300 80a1 	bgt.w	800400a <__kernel_rem_pio2+0x2f2>
 8003ec8:	f1bb 0f00 	cmp.w	fp, #0
 8003ecc:	dd07      	ble.n	8003ede <__kernel_rem_pio2+0x1c6>
 8003ece:	f1bb 0f01 	cmp.w	fp, #1
 8003ed2:	f000 80c1 	beq.w	8004058 <__kernel_rem_pio2+0x340>
 8003ed6:	f1bb 0f02 	cmp.w	fp, #2
 8003eda:	f000 80c8 	beq.w	800406e <__kernel_rem_pio2+0x356>
 8003ede:	f1b9 0f02 	cmp.w	r9, #2
 8003ee2:	d14c      	bne.n	8003f7e <__kernel_rem_pio2+0x266>
 8003ee4:	4632      	mov	r2, r6
 8003ee6:	463b      	mov	r3, r7
 8003ee8:	4955      	ldr	r1, [pc, #340]	@ (8004040 <__kernel_rem_pio2+0x328>)
 8003eea:	2000      	movs	r0, #0
 8003eec:	f7fc fac2 	bl	8000474 <__aeabi_dsub>
 8003ef0:	4606      	mov	r6, r0
 8003ef2:	460f      	mov	r7, r1
 8003ef4:	2d00      	cmp	r5, #0
 8003ef6:	d042      	beq.n	8003f7e <__kernel_rem_pio2+0x266>
 8003ef8:	4658      	mov	r0, fp
 8003efa:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 8004030 <__kernel_rem_pio2+0x318>
 8003efe:	f000 fa5b 	bl	80043b8 <scalbn>
 8003f02:	4630      	mov	r0, r6
 8003f04:	4639      	mov	r1, r7
 8003f06:	ec53 2b10 	vmov	r2, r3, d0
 8003f0a:	f7fc fab3 	bl	8000474 <__aeabi_dsub>
 8003f0e:	4606      	mov	r6, r0
 8003f10:	460f      	mov	r7, r1
 8003f12:	e034      	b.n	8003f7e <__kernel_rem_pio2+0x266>
 8003f14:	4b4b      	ldr	r3, [pc, #300]	@ (8004044 <__kernel_rem_pio2+0x32c>)
 8003f16:	2200      	movs	r2, #0
 8003f18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f1c:	f7fc f97c 	bl	8000218 <__aeabi_dmul>
 8003f20:	f7fc fce8 	bl	80008f4 <__aeabi_d2iz>
 8003f24:	f7fc fbf4 	bl	8000710 <__aeabi_i2d>
 8003f28:	4b47      	ldr	r3, [pc, #284]	@ (8004048 <__kernel_rem_pio2+0x330>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	4606      	mov	r6, r0
 8003f2e:	460f      	mov	r7, r1
 8003f30:	f7fc f972 	bl	8000218 <__aeabi_dmul>
 8003f34:	4602      	mov	r2, r0
 8003f36:	460b      	mov	r3, r1
 8003f38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f3c:	f7fc fa9a 	bl	8000474 <__aeabi_dsub>
 8003f40:	f7fc fcd8 	bl	80008f4 <__aeabi_d2iz>
 8003f44:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003f48:	f849 0b04 	str.w	r0, [r9], #4
 8003f4c:	4639      	mov	r1, r7
 8003f4e:	4630      	mov	r0, r6
 8003f50:	f7fc fa92 	bl	8000478 <__adddf3>
 8003f54:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003f58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f5c:	e75f      	b.n	8003e1e <__kernel_rem_pio2+0x106>
 8003f5e:	d107      	bne.n	8003f70 <__kernel_rem_pio2+0x258>
 8003f60:	f108 33ff 	add.w	r3, r8, #4294967295
 8003f64:	aa0c      	add	r2, sp, #48	@ 0x30
 8003f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f6a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8003f6e:	e79e      	b.n	8003eae <__kernel_rem_pio2+0x196>
 8003f70:	4b36      	ldr	r3, [pc, #216]	@ (800404c <__kernel_rem_pio2+0x334>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	f7fc fcaa 	bl	80008cc <__aeabi_dcmpge>
 8003f78:	2800      	cmp	r0, #0
 8003f7a:	d143      	bne.n	8004004 <__kernel_rem_pio2+0x2ec>
 8003f7c:	4681      	mov	r9, r0
 8003f7e:	2200      	movs	r2, #0
 8003f80:	2300      	movs	r3, #0
 8003f82:	4630      	mov	r0, r6
 8003f84:	4639      	mov	r1, r7
 8003f86:	f7fc fc83 	bl	8000890 <__aeabi_dcmpeq>
 8003f8a:	2800      	cmp	r0, #0
 8003f8c:	f000 80c1 	beq.w	8004112 <__kernel_rem_pio2+0x3fa>
 8003f90:	f108 33ff 	add.w	r3, r8, #4294967295
 8003f94:	2200      	movs	r2, #0
 8003f96:	9900      	ldr	r1, [sp, #0]
 8003f98:	428b      	cmp	r3, r1
 8003f9a:	da70      	bge.n	800407e <__kernel_rem_pio2+0x366>
 8003f9c:	2a00      	cmp	r2, #0
 8003f9e:	f000 808b 	beq.w	80040b8 <__kernel_rem_pio2+0x3a0>
 8003fa2:	f108 38ff 	add.w	r8, r8, #4294967295
 8003fa6:	ab0c      	add	r3, sp, #48	@ 0x30
 8003fa8:	f1ab 0b18 	sub.w	fp, fp, #24
 8003fac:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0f6      	beq.n	8003fa2 <__kernel_rem_pio2+0x28a>
 8003fb4:	4658      	mov	r0, fp
 8003fb6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 8004030 <__kernel_rem_pio2+0x318>
 8003fba:	f000 f9fd 	bl	80043b8 <scalbn>
 8003fbe:	f108 0301 	add.w	r3, r8, #1
 8003fc2:	00da      	lsls	r2, r3, #3
 8003fc4:	9205      	str	r2, [sp, #20]
 8003fc6:	ec55 4b10 	vmov	r4, r5, d0
 8003fca:	aa70      	add	r2, sp, #448	@ 0x1c0
 8003fcc:	f8df b074 	ldr.w	fp, [pc, #116]	@ 8004044 <__kernel_rem_pio2+0x32c>
 8003fd0:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8003fd4:	4646      	mov	r6, r8
 8003fd6:	f04f 0a00 	mov.w	sl, #0
 8003fda:	2e00      	cmp	r6, #0
 8003fdc:	f280 80d1 	bge.w	8004182 <__kernel_rem_pio2+0x46a>
 8003fe0:	4644      	mov	r4, r8
 8003fe2:	2c00      	cmp	r4, #0
 8003fe4:	f2c0 80ff 	blt.w	80041e6 <__kernel_rem_pio2+0x4ce>
 8003fe8:	4b19      	ldr	r3, [pc, #100]	@ (8004050 <__kernel_rem_pio2+0x338>)
 8003fea:	461f      	mov	r7, r3
 8003fec:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003fee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003ff2:	9306      	str	r3, [sp, #24]
 8003ff4:	f04f 0a00 	mov.w	sl, #0
 8003ff8:	f04f 0b00 	mov.w	fp, #0
 8003ffc:	2600      	movs	r6, #0
 8003ffe:	eba8 0504 	sub.w	r5, r8, r4
 8004002:	e0e4      	b.n	80041ce <__kernel_rem_pio2+0x4b6>
 8004004:	f04f 0902 	mov.w	r9, #2
 8004008:	e754      	b.n	8003eb4 <__kernel_rem_pio2+0x19c>
 800400a:	f854 3b04 	ldr.w	r3, [r4], #4
 800400e:	bb0d      	cbnz	r5, 8004054 <__kernel_rem_pio2+0x33c>
 8004010:	b123      	cbz	r3, 800401c <__kernel_rem_pio2+0x304>
 8004012:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8004016:	f844 3c04 	str.w	r3, [r4, #-4]
 800401a:	2301      	movs	r3, #1
 800401c:	3201      	adds	r2, #1
 800401e:	461d      	mov	r5, r3
 8004020:	e74f      	b.n	8003ec2 <__kernel_rem_pio2+0x1aa>
 8004022:	bf00      	nop
 8004024:	f3af 8000 	nop.w
	...
 8004034:	3ff00000 	.word	0x3ff00000
 8004038:	08004798 	.word	0x08004798
 800403c:	40200000 	.word	0x40200000
 8004040:	3ff00000 	.word	0x3ff00000
 8004044:	3e700000 	.word	0x3e700000
 8004048:	41700000 	.word	0x41700000
 800404c:	3fe00000 	.word	0x3fe00000
 8004050:	08004758 	.word	0x08004758
 8004054:	1acb      	subs	r3, r1, r3
 8004056:	e7de      	b.n	8004016 <__kernel_rem_pio2+0x2fe>
 8004058:	f108 32ff 	add.w	r2, r8, #4294967295
 800405c:	ab0c      	add	r3, sp, #48	@ 0x30
 800405e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004062:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8004066:	a90c      	add	r1, sp, #48	@ 0x30
 8004068:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800406c:	e737      	b.n	8003ede <__kernel_rem_pio2+0x1c6>
 800406e:	f108 32ff 	add.w	r2, r8, #4294967295
 8004072:	ab0c      	add	r3, sp, #48	@ 0x30
 8004074:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004078:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800407c:	e7f3      	b.n	8004066 <__kernel_rem_pio2+0x34e>
 800407e:	a90c      	add	r1, sp, #48	@ 0x30
 8004080:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8004084:	3b01      	subs	r3, #1
 8004086:	430a      	orrs	r2, r1
 8004088:	e785      	b.n	8003f96 <__kernel_rem_pio2+0x27e>
 800408a:	3401      	adds	r4, #1
 800408c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8004090:	2a00      	cmp	r2, #0
 8004092:	d0fa      	beq.n	800408a <__kernel_rem_pio2+0x372>
 8004094:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004096:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800409a:	eb0d 0503 	add.w	r5, sp, r3
 800409e:	9b06      	ldr	r3, [sp, #24]
 80040a0:	aa20      	add	r2, sp, #128	@ 0x80
 80040a2:	4443      	add	r3, r8
 80040a4:	f108 0701 	add.w	r7, r8, #1
 80040a8:	3d98      	subs	r5, #152	@ 0x98
 80040aa:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80040ae:	4444      	add	r4, r8
 80040b0:	42bc      	cmp	r4, r7
 80040b2:	da04      	bge.n	80040be <__kernel_rem_pio2+0x3a6>
 80040b4:	46a0      	mov	r8, r4
 80040b6:	e6a2      	b.n	8003dfe <__kernel_rem_pio2+0xe6>
 80040b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80040ba:	2401      	movs	r4, #1
 80040bc:	e7e6      	b.n	800408c <__kernel_rem_pio2+0x374>
 80040be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80040c0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80040c4:	f7fc fb24 	bl	8000710 <__aeabi_i2d>
 80040c8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 8004388 <__kernel_rem_pio2+0x670>
 80040cc:	e8e6 0102 	strd	r0, r1, [r6], #8
 80040d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80040d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80040d8:	46b2      	mov	sl, r6
 80040da:	f04f 0800 	mov.w	r8, #0
 80040de:	9b05      	ldr	r3, [sp, #20]
 80040e0:	4598      	cmp	r8, r3
 80040e2:	dd05      	ble.n	80040f0 <__kernel_rem_pio2+0x3d8>
 80040e4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80040e8:	3701      	adds	r7, #1
 80040ea:	eca5 7b02 	vstmia	r5!, {d7}
 80040ee:	e7df      	b.n	80040b0 <__kernel_rem_pio2+0x398>
 80040f0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 80040f4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80040f8:	f7fc f88e 	bl	8000218 <__aeabi_dmul>
 80040fc:	4602      	mov	r2, r0
 80040fe:	460b      	mov	r3, r1
 8004100:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004104:	f7fc f9b8 	bl	8000478 <__adddf3>
 8004108:	f108 0801 	add.w	r8, r8, #1
 800410c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004110:	e7e5      	b.n	80040de <__kernel_rem_pio2+0x3c6>
 8004112:	f1cb 0000 	rsb	r0, fp, #0
 8004116:	ec47 6b10 	vmov	d0, r6, r7
 800411a:	f000 f94d 	bl	80043b8 <scalbn>
 800411e:	ec55 4b10 	vmov	r4, r5, d0
 8004122:	4b9b      	ldr	r3, [pc, #620]	@ (8004390 <__kernel_rem_pio2+0x678>)
 8004124:	2200      	movs	r2, #0
 8004126:	4620      	mov	r0, r4
 8004128:	4629      	mov	r1, r5
 800412a:	f7fc fbcf 	bl	80008cc <__aeabi_dcmpge>
 800412e:	b300      	cbz	r0, 8004172 <__kernel_rem_pio2+0x45a>
 8004130:	4b98      	ldr	r3, [pc, #608]	@ (8004394 <__kernel_rem_pio2+0x67c>)
 8004132:	2200      	movs	r2, #0
 8004134:	4620      	mov	r0, r4
 8004136:	4629      	mov	r1, r5
 8004138:	f7fc f86e 	bl	8000218 <__aeabi_dmul>
 800413c:	f7fc fbda 	bl	80008f4 <__aeabi_d2iz>
 8004140:	4606      	mov	r6, r0
 8004142:	f7fc fae5 	bl	8000710 <__aeabi_i2d>
 8004146:	4b92      	ldr	r3, [pc, #584]	@ (8004390 <__kernel_rem_pio2+0x678>)
 8004148:	2200      	movs	r2, #0
 800414a:	f7fc f865 	bl	8000218 <__aeabi_dmul>
 800414e:	460b      	mov	r3, r1
 8004150:	4602      	mov	r2, r0
 8004152:	4629      	mov	r1, r5
 8004154:	4620      	mov	r0, r4
 8004156:	f7fc f98d 	bl	8000474 <__aeabi_dsub>
 800415a:	f7fc fbcb 	bl	80008f4 <__aeabi_d2iz>
 800415e:	ab0c      	add	r3, sp, #48	@ 0x30
 8004160:	f10b 0b18 	add.w	fp, fp, #24
 8004164:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004168:	f108 0801 	add.w	r8, r8, #1
 800416c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8004170:	e720      	b.n	8003fb4 <__kernel_rem_pio2+0x29c>
 8004172:	4620      	mov	r0, r4
 8004174:	4629      	mov	r1, r5
 8004176:	f7fc fbbd 	bl	80008f4 <__aeabi_d2iz>
 800417a:	ab0c      	add	r3, sp, #48	@ 0x30
 800417c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8004180:	e718      	b.n	8003fb4 <__kernel_rem_pio2+0x29c>
 8004182:	ab0c      	add	r3, sp, #48	@ 0x30
 8004184:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004188:	f7fc fac2 	bl	8000710 <__aeabi_i2d>
 800418c:	4622      	mov	r2, r4
 800418e:	462b      	mov	r3, r5
 8004190:	f7fc f842 	bl	8000218 <__aeabi_dmul>
 8004194:	4652      	mov	r2, sl
 8004196:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800419a:	465b      	mov	r3, fp
 800419c:	4620      	mov	r0, r4
 800419e:	4629      	mov	r1, r5
 80041a0:	f7fc f83a 	bl	8000218 <__aeabi_dmul>
 80041a4:	3e01      	subs	r6, #1
 80041a6:	4604      	mov	r4, r0
 80041a8:	460d      	mov	r5, r1
 80041aa:	e716      	b.n	8003fda <__kernel_rem_pio2+0x2c2>
 80041ac:	9906      	ldr	r1, [sp, #24]
 80041ae:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80041b2:	9106      	str	r1, [sp, #24]
 80041b4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80041b8:	f7fc f82e 	bl	8000218 <__aeabi_dmul>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
 80041c0:	4650      	mov	r0, sl
 80041c2:	4659      	mov	r1, fp
 80041c4:	f7fc f958 	bl	8000478 <__adddf3>
 80041c8:	3601      	adds	r6, #1
 80041ca:	4682      	mov	sl, r0
 80041cc:	468b      	mov	fp, r1
 80041ce:	9b00      	ldr	r3, [sp, #0]
 80041d0:	429e      	cmp	r6, r3
 80041d2:	dc01      	bgt.n	80041d8 <__kernel_rem_pio2+0x4c0>
 80041d4:	42ae      	cmp	r6, r5
 80041d6:	dde9      	ble.n	80041ac <__kernel_rem_pio2+0x494>
 80041d8:	ab48      	add	r3, sp, #288	@ 0x120
 80041da:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80041de:	e9c5 ab00 	strd	sl, fp, [r5]
 80041e2:	3c01      	subs	r4, #1
 80041e4:	e6fd      	b.n	8003fe2 <__kernel_rem_pio2+0x2ca>
 80041e6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 80041e8:	2b02      	cmp	r3, #2
 80041ea:	dc0b      	bgt.n	8004204 <__kernel_rem_pio2+0x4ec>
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	dc35      	bgt.n	800425c <__kernel_rem_pio2+0x544>
 80041f0:	d059      	beq.n	80042a6 <__kernel_rem_pio2+0x58e>
 80041f2:	9b02      	ldr	r3, [sp, #8]
 80041f4:	f003 0007 	and.w	r0, r3, #7
 80041f8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 80041fc:	ecbd 8b02 	vpop	{d8}
 8004200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004204:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8004206:	2b03      	cmp	r3, #3
 8004208:	d1f3      	bne.n	80041f2 <__kernel_rem_pio2+0x4da>
 800420a:	9b05      	ldr	r3, [sp, #20]
 800420c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004210:	eb0d 0403 	add.w	r4, sp, r3
 8004214:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8004218:	4625      	mov	r5, r4
 800421a:	46c2      	mov	sl, r8
 800421c:	f1ba 0f00 	cmp.w	sl, #0
 8004220:	dc69      	bgt.n	80042f6 <__kernel_rem_pio2+0x5de>
 8004222:	4645      	mov	r5, r8
 8004224:	2d01      	cmp	r5, #1
 8004226:	f300 8087 	bgt.w	8004338 <__kernel_rem_pio2+0x620>
 800422a:	9c05      	ldr	r4, [sp, #20]
 800422c:	ab48      	add	r3, sp, #288	@ 0x120
 800422e:	441c      	add	r4, r3
 8004230:	2000      	movs	r0, #0
 8004232:	2100      	movs	r1, #0
 8004234:	f1b8 0f01 	cmp.w	r8, #1
 8004238:	f300 809c 	bgt.w	8004374 <__kernel_rem_pio2+0x65c>
 800423c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 8004240:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 8004244:	f1b9 0f00 	cmp.w	r9, #0
 8004248:	f040 80a6 	bne.w	8004398 <__kernel_rem_pio2+0x680>
 800424c:	9b04      	ldr	r3, [sp, #16]
 800424e:	e9c3 5600 	strd	r5, r6, [r3]
 8004252:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8004256:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800425a:	e7ca      	b.n	80041f2 <__kernel_rem_pio2+0x4da>
 800425c:	9d05      	ldr	r5, [sp, #20]
 800425e:	ab48      	add	r3, sp, #288	@ 0x120
 8004260:	441d      	add	r5, r3
 8004262:	4644      	mov	r4, r8
 8004264:	2000      	movs	r0, #0
 8004266:	2100      	movs	r1, #0
 8004268:	2c00      	cmp	r4, #0
 800426a:	da35      	bge.n	80042d8 <__kernel_rem_pio2+0x5c0>
 800426c:	f1b9 0f00 	cmp.w	r9, #0
 8004270:	d038      	beq.n	80042e4 <__kernel_rem_pio2+0x5cc>
 8004272:	4602      	mov	r2, r0
 8004274:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004278:	9c04      	ldr	r4, [sp, #16]
 800427a:	e9c4 2300 	strd	r2, r3, [r4]
 800427e:	4602      	mov	r2, r0
 8004280:	460b      	mov	r3, r1
 8004282:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8004286:	f7fc f8f5 	bl	8000474 <__aeabi_dsub>
 800428a:	ad4a      	add	r5, sp, #296	@ 0x128
 800428c:	2401      	movs	r4, #1
 800428e:	45a0      	cmp	r8, r4
 8004290:	da2b      	bge.n	80042ea <__kernel_rem_pio2+0x5d2>
 8004292:	f1b9 0f00 	cmp.w	r9, #0
 8004296:	d002      	beq.n	800429e <__kernel_rem_pio2+0x586>
 8004298:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800429c:	4619      	mov	r1, r3
 800429e:	9b04      	ldr	r3, [sp, #16]
 80042a0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80042a4:	e7a5      	b.n	80041f2 <__kernel_rem_pio2+0x4da>
 80042a6:	9c05      	ldr	r4, [sp, #20]
 80042a8:	ab48      	add	r3, sp, #288	@ 0x120
 80042aa:	441c      	add	r4, r3
 80042ac:	2000      	movs	r0, #0
 80042ae:	2100      	movs	r1, #0
 80042b0:	f1b8 0f00 	cmp.w	r8, #0
 80042b4:	da09      	bge.n	80042ca <__kernel_rem_pio2+0x5b2>
 80042b6:	f1b9 0f00 	cmp.w	r9, #0
 80042ba:	d002      	beq.n	80042c2 <__kernel_rem_pio2+0x5aa>
 80042bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80042c0:	4619      	mov	r1, r3
 80042c2:	9b04      	ldr	r3, [sp, #16]
 80042c4:	e9c3 0100 	strd	r0, r1, [r3]
 80042c8:	e793      	b.n	80041f2 <__kernel_rem_pio2+0x4da>
 80042ca:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80042ce:	f7fc f8d3 	bl	8000478 <__adddf3>
 80042d2:	f108 38ff 	add.w	r8, r8, #4294967295
 80042d6:	e7eb      	b.n	80042b0 <__kernel_rem_pio2+0x598>
 80042d8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80042dc:	f7fc f8cc 	bl	8000478 <__adddf3>
 80042e0:	3c01      	subs	r4, #1
 80042e2:	e7c1      	b.n	8004268 <__kernel_rem_pio2+0x550>
 80042e4:	4602      	mov	r2, r0
 80042e6:	460b      	mov	r3, r1
 80042e8:	e7c6      	b.n	8004278 <__kernel_rem_pio2+0x560>
 80042ea:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 80042ee:	f7fc f8c3 	bl	8000478 <__adddf3>
 80042f2:	3401      	adds	r4, #1
 80042f4:	e7cb      	b.n	800428e <__kernel_rem_pio2+0x576>
 80042f6:	ed35 7b02 	vldmdb	r5!, {d7}
 80042fa:	ed8d 7b00 	vstr	d7, [sp]
 80042fe:	ed95 7b02 	vldr	d7, [r5, #8]
 8004302:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004306:	ec53 2b17 	vmov	r2, r3, d7
 800430a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800430e:	f7fc f8b3 	bl	8000478 <__adddf3>
 8004312:	4602      	mov	r2, r0
 8004314:	460b      	mov	r3, r1
 8004316:	4606      	mov	r6, r0
 8004318:	460f      	mov	r7, r1
 800431a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800431e:	f7fc f8a9 	bl	8000474 <__aeabi_dsub>
 8004322:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004326:	f7fc f8a7 	bl	8000478 <__adddf3>
 800432a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800432e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8004332:	e9c5 6700 	strd	r6, r7, [r5]
 8004336:	e771      	b.n	800421c <__kernel_rem_pio2+0x504>
 8004338:	ed34 7b02 	vldmdb	r4!, {d7}
 800433c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8004340:	ec51 0b17 	vmov	r0, r1, d7
 8004344:	4652      	mov	r2, sl
 8004346:	465b      	mov	r3, fp
 8004348:	ed8d 7b00 	vstr	d7, [sp]
 800434c:	f7fc f894 	bl	8000478 <__adddf3>
 8004350:	4602      	mov	r2, r0
 8004352:	460b      	mov	r3, r1
 8004354:	4606      	mov	r6, r0
 8004356:	460f      	mov	r7, r1
 8004358:	e9dd 0100 	ldrd	r0, r1, [sp]
 800435c:	f7fc f88a 	bl	8000474 <__aeabi_dsub>
 8004360:	4652      	mov	r2, sl
 8004362:	465b      	mov	r3, fp
 8004364:	f7fc f888 	bl	8000478 <__adddf3>
 8004368:	3d01      	subs	r5, #1
 800436a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800436e:	e9c4 6700 	strd	r6, r7, [r4]
 8004372:	e757      	b.n	8004224 <__kernel_rem_pio2+0x50c>
 8004374:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004378:	f7fc f87e 	bl	8000478 <__adddf3>
 800437c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004380:	e758      	b.n	8004234 <__kernel_rem_pio2+0x51c>
 8004382:	bf00      	nop
 8004384:	f3af 8000 	nop.w
	...
 8004390:	41700000 	.word	0x41700000
 8004394:	3e700000 	.word	0x3e700000
 8004398:	9b04      	ldr	r3, [sp, #16]
 800439a:	9a04      	ldr	r2, [sp, #16]
 800439c:	601d      	str	r5, [r3, #0]
 800439e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 80043a2:	605c      	str	r4, [r3, #4]
 80043a4:	609f      	str	r7, [r3, #8]
 80043a6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 80043aa:	60d3      	str	r3, [r2, #12]
 80043ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80043b0:	6110      	str	r0, [r2, #16]
 80043b2:	6153      	str	r3, [r2, #20]
 80043b4:	e71d      	b.n	80041f2 <__kernel_rem_pio2+0x4da>
 80043b6:	bf00      	nop

080043b8 <scalbn>:
 80043b8:	b570      	push	{r4, r5, r6, lr}
 80043ba:	ec55 4b10 	vmov	r4, r5, d0
 80043be:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80043c2:	4606      	mov	r6, r0
 80043c4:	462b      	mov	r3, r5
 80043c6:	b991      	cbnz	r1, 80043ee <scalbn+0x36>
 80043c8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80043cc:	4323      	orrs	r3, r4
 80043ce:	d03b      	beq.n	8004448 <scalbn+0x90>
 80043d0:	4b33      	ldr	r3, [pc, #204]	@ (80044a0 <scalbn+0xe8>)
 80043d2:	4620      	mov	r0, r4
 80043d4:	4629      	mov	r1, r5
 80043d6:	2200      	movs	r2, #0
 80043d8:	f7fb ff1e 	bl	8000218 <__aeabi_dmul>
 80043dc:	4b31      	ldr	r3, [pc, #196]	@ (80044a4 <scalbn+0xec>)
 80043de:	429e      	cmp	r6, r3
 80043e0:	4604      	mov	r4, r0
 80043e2:	460d      	mov	r5, r1
 80043e4:	da0f      	bge.n	8004406 <scalbn+0x4e>
 80043e6:	a326      	add	r3, pc, #152	@ (adr r3, 8004480 <scalbn+0xc8>)
 80043e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ec:	e01e      	b.n	800442c <scalbn+0x74>
 80043ee:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80043f2:	4291      	cmp	r1, r2
 80043f4:	d10b      	bne.n	800440e <scalbn+0x56>
 80043f6:	4622      	mov	r2, r4
 80043f8:	4620      	mov	r0, r4
 80043fa:	4629      	mov	r1, r5
 80043fc:	f7fc f83c 	bl	8000478 <__adddf3>
 8004400:	4604      	mov	r4, r0
 8004402:	460d      	mov	r5, r1
 8004404:	e020      	b.n	8004448 <scalbn+0x90>
 8004406:	460b      	mov	r3, r1
 8004408:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800440c:	3936      	subs	r1, #54	@ 0x36
 800440e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8004412:	4296      	cmp	r6, r2
 8004414:	dd0d      	ble.n	8004432 <scalbn+0x7a>
 8004416:	2d00      	cmp	r5, #0
 8004418:	a11b      	add	r1, pc, #108	@ (adr r1, 8004488 <scalbn+0xd0>)
 800441a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800441e:	da02      	bge.n	8004426 <scalbn+0x6e>
 8004420:	a11b      	add	r1, pc, #108	@ (adr r1, 8004490 <scalbn+0xd8>)
 8004422:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004426:	a318      	add	r3, pc, #96	@ (adr r3, 8004488 <scalbn+0xd0>)
 8004428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800442c:	f7fb fef4 	bl	8000218 <__aeabi_dmul>
 8004430:	e7e6      	b.n	8004400 <scalbn+0x48>
 8004432:	1872      	adds	r2, r6, r1
 8004434:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8004438:	428a      	cmp	r2, r1
 800443a:	dcec      	bgt.n	8004416 <scalbn+0x5e>
 800443c:	2a00      	cmp	r2, #0
 800443e:	dd06      	ble.n	800444e <scalbn+0x96>
 8004440:	f36f 531e 	bfc	r3, #20, #11
 8004444:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004448:	ec45 4b10 	vmov	d0, r4, r5
 800444c:	bd70      	pop	{r4, r5, r6, pc}
 800444e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8004452:	da08      	bge.n	8004466 <scalbn+0xae>
 8004454:	2d00      	cmp	r5, #0
 8004456:	a10a      	add	r1, pc, #40	@ (adr r1, 8004480 <scalbn+0xc8>)
 8004458:	e9d1 0100 	ldrd	r0, r1, [r1]
 800445c:	dac3      	bge.n	80043e6 <scalbn+0x2e>
 800445e:	a10e      	add	r1, pc, #56	@ (adr r1, 8004498 <scalbn+0xe0>)
 8004460:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004464:	e7bf      	b.n	80043e6 <scalbn+0x2e>
 8004466:	3236      	adds	r2, #54	@ 0x36
 8004468:	f36f 531e 	bfc	r3, #20, #11
 800446c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004470:	4620      	mov	r0, r4
 8004472:	4b0d      	ldr	r3, [pc, #52]	@ (80044a8 <scalbn+0xf0>)
 8004474:	4629      	mov	r1, r5
 8004476:	2200      	movs	r2, #0
 8004478:	e7d8      	b.n	800442c <scalbn+0x74>
 800447a:	bf00      	nop
 800447c:	f3af 8000 	nop.w
 8004480:	c2f8f359 	.word	0xc2f8f359
 8004484:	01a56e1f 	.word	0x01a56e1f
 8004488:	8800759c 	.word	0x8800759c
 800448c:	7e37e43c 	.word	0x7e37e43c
 8004490:	8800759c 	.word	0x8800759c
 8004494:	fe37e43c 	.word	0xfe37e43c
 8004498:	c2f8f359 	.word	0xc2f8f359
 800449c:	81a56e1f 	.word	0x81a56e1f
 80044a0:	43500000 	.word	0x43500000
 80044a4:	ffff3cb0 	.word	0xffff3cb0
 80044a8:	3c900000 	.word	0x3c900000
 80044ac:	00000000 	.word	0x00000000

080044b0 <floor>:
 80044b0:	ec51 0b10 	vmov	r0, r1, d0
 80044b4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80044b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80044bc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 80044c0:	2e13      	cmp	r6, #19
 80044c2:	460c      	mov	r4, r1
 80044c4:	4605      	mov	r5, r0
 80044c6:	4680      	mov	r8, r0
 80044c8:	dc34      	bgt.n	8004534 <floor+0x84>
 80044ca:	2e00      	cmp	r6, #0
 80044cc:	da17      	bge.n	80044fe <floor+0x4e>
 80044ce:	a332      	add	r3, pc, #200	@ (adr r3, 8004598 <floor+0xe8>)
 80044d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044d4:	f7fb ffd0 	bl	8000478 <__adddf3>
 80044d8:	2200      	movs	r2, #0
 80044da:	2300      	movs	r3, #0
 80044dc:	f7fc fa00 	bl	80008e0 <__aeabi_dcmpgt>
 80044e0:	b150      	cbz	r0, 80044f8 <floor+0x48>
 80044e2:	2c00      	cmp	r4, #0
 80044e4:	da55      	bge.n	8004592 <floor+0xe2>
 80044e6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 80044ea:	432c      	orrs	r4, r5
 80044ec:	2500      	movs	r5, #0
 80044ee:	42ac      	cmp	r4, r5
 80044f0:	4c2b      	ldr	r4, [pc, #172]	@ (80045a0 <floor+0xf0>)
 80044f2:	bf08      	it	eq
 80044f4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 80044f8:	4621      	mov	r1, r4
 80044fa:	4628      	mov	r0, r5
 80044fc:	e023      	b.n	8004546 <floor+0x96>
 80044fe:	4f29      	ldr	r7, [pc, #164]	@ (80045a4 <floor+0xf4>)
 8004500:	4137      	asrs	r7, r6
 8004502:	ea01 0307 	and.w	r3, r1, r7
 8004506:	4303      	orrs	r3, r0
 8004508:	d01d      	beq.n	8004546 <floor+0x96>
 800450a:	a323      	add	r3, pc, #140	@ (adr r3, 8004598 <floor+0xe8>)
 800450c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004510:	f7fb ffb2 	bl	8000478 <__adddf3>
 8004514:	2200      	movs	r2, #0
 8004516:	2300      	movs	r3, #0
 8004518:	f7fc f9e2 	bl	80008e0 <__aeabi_dcmpgt>
 800451c:	2800      	cmp	r0, #0
 800451e:	d0eb      	beq.n	80044f8 <floor+0x48>
 8004520:	2c00      	cmp	r4, #0
 8004522:	bfbe      	ittt	lt
 8004524:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8004528:	4133      	asrlt	r3, r6
 800452a:	18e4      	addlt	r4, r4, r3
 800452c:	ea24 0407 	bic.w	r4, r4, r7
 8004530:	2500      	movs	r5, #0
 8004532:	e7e1      	b.n	80044f8 <floor+0x48>
 8004534:	2e33      	cmp	r6, #51	@ 0x33
 8004536:	dd0a      	ble.n	800454e <floor+0x9e>
 8004538:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800453c:	d103      	bne.n	8004546 <floor+0x96>
 800453e:	4602      	mov	r2, r0
 8004540:	460b      	mov	r3, r1
 8004542:	f7fb ff99 	bl	8000478 <__adddf3>
 8004546:	ec41 0b10 	vmov	d0, r0, r1
 800454a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800454e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8004552:	f04f 37ff 	mov.w	r7, #4294967295
 8004556:	40df      	lsrs	r7, r3
 8004558:	4207      	tst	r7, r0
 800455a:	d0f4      	beq.n	8004546 <floor+0x96>
 800455c:	a30e      	add	r3, pc, #56	@ (adr r3, 8004598 <floor+0xe8>)
 800455e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004562:	f7fb ff89 	bl	8000478 <__adddf3>
 8004566:	2200      	movs	r2, #0
 8004568:	2300      	movs	r3, #0
 800456a:	f7fc f9b9 	bl	80008e0 <__aeabi_dcmpgt>
 800456e:	2800      	cmp	r0, #0
 8004570:	d0c2      	beq.n	80044f8 <floor+0x48>
 8004572:	2c00      	cmp	r4, #0
 8004574:	da0a      	bge.n	800458c <floor+0xdc>
 8004576:	2e14      	cmp	r6, #20
 8004578:	d101      	bne.n	800457e <floor+0xce>
 800457a:	3401      	adds	r4, #1
 800457c:	e006      	b.n	800458c <floor+0xdc>
 800457e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8004582:	2301      	movs	r3, #1
 8004584:	40b3      	lsls	r3, r6
 8004586:	441d      	add	r5, r3
 8004588:	4545      	cmp	r5, r8
 800458a:	d3f6      	bcc.n	800457a <floor+0xca>
 800458c:	ea25 0507 	bic.w	r5, r5, r7
 8004590:	e7b2      	b.n	80044f8 <floor+0x48>
 8004592:	2500      	movs	r5, #0
 8004594:	462c      	mov	r4, r5
 8004596:	e7af      	b.n	80044f8 <floor+0x48>
 8004598:	8800759c 	.word	0x8800759c
 800459c:	7e37e43c 	.word	0x7e37e43c
 80045a0:	bff00000 	.word	0xbff00000
 80045a4:	000fffff 	.word	0x000fffff

080045a8 <_init>:
 80045a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045aa:	bf00      	nop
 80045ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045ae:	bc08      	pop	{r3}
 80045b0:	469e      	mov	lr, r3
 80045b2:	4770      	bx	lr

080045b4 <_fini>:
 80045b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045b6:	bf00      	nop
 80045b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045ba:	bc08      	pop	{r3}
 80045bc:	469e      	mov	lr, r3
 80045be:	4770      	bx	lr
