

Implementation tool: Xilinx Vivado v.2024.2
Project:             SABR
Solution:            hls
Device target:       xc7s15-cpga196-2
Report date:         Thu Jan 09 23:24:52 -0500 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          72696
FF:           55724
DSP:             79
BRAM:            20
URAM:             0
LATCH:            0
SRL:           2578
CLB:              0

#=== Final timing ===
CP required:                     8.000
CP achieved post-synthesis:      11.532
Timing not met
