<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver axivdma v5_0: xaxivdma_g.c File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xaxivdma_g.c File Reference</h1><code>#include &quot;<a class="el" href="xaxivdma_8h.html">xaxivdma.h</a>&quot;</code><br/>
<code>#include &quot;xparameters.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xaxivdma__g_8c.html#aefad42d08d1b9bc916575396c3a42c9b">XAxiVdma_ConfigTable</a> []</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Provide a template for user to define their own hardware settings.</p>
<p>If using XPS, this file will be automatically generated.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00a jz   08/16/10 First release
 2.00a jz   12/10/10 Added support for direct register access mode, v3 core
 2.01a jz   01/19/11 Added ability to re-assign BD addresses
 	rkv  04/07/11 added new configuration parameter for enabling read of
		      video parameters.
 3.00a srt  08/26/11 Added new parameters for Flush on Frame Sync and Line
		      Buffer Thresholds.
 4.00a srt  11/21/11 Added new parameters for Genlock Source and Fsync
		      Source Selection.
 4.03a srt  01/18/13 Added TDATA_WIDTH parameters (CR: 691866)
 4.04a srt	 03/03/13 Support for *_ENABLE_DEBUG_INFO_* debug configuration                       
			parameters (CR: 703738)</pre><pre> </pre> <hr/><h2>Variable Documentation</h2>
<a class="anchor" id="aefad42d08d1b9bc916575396c3a42c9b"></a><!-- doxytag: member="xaxivdma_g.c::XAxiVdma_ConfigTable" ref="aefad42d08d1b9bc916575396c3a42c9b" args="[]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a> <a class="el" href="xaxivdma__g_8c.html#aefad42d08d1b9bc916575396c3a42c9b">XAxiVdma_ConfigTable</a>[]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
