#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Mar 17 23:52:50 2025
# Process ID: 19840
# Current directory: D:/Projects/ZYNQ_IUST/axi_dma/dma_prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18380 D:\Projects\ZYNQ_IUST\axi_dma\dma_prj\dma_prj.xpr
# Log file: D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/vivado.log
# Journal file: D:/Projects/ZYNQ_IUST/axi_dma/dma_prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 1003.977 ; gain = 80.105
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Mar 17 23:54:09 2025] Launched impl_1...
Run output will be captured here: D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.runs/impl_1/runme.log
open_bd_design {D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from BD file <D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.srcs/sources_1/bd/design_1/design_1.bd>
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
ERROR: [Vivado 12-4452] The hardware handoff file (.sysdef) does not exist. It may not have been generated due to: 
 1. A bitstream might not have been generated. Generate Bitstream and export again, or do not request a bitstream to be included in export.
 2. There are no block design hardware handoff files. Check the vivado log messages for more details. 
file mkdir D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.sdk
write_hwdef -force  -file D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.sdk/design_1_wrapper.hdf
make_wrapper -files [get_files D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_sdk -workspace D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.sdk -hwspec D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.sdk -hwspec D:/Projects/ZYNQ_IUST/axi_dma/dma_prj/dma_prj.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 01:38:52 2025...
