// Seed: 1300972988
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
endmodule
module module_0 #(
    parameter id_11 = 32'd34
) (
    input uwire id_0,
    output supply0 id_1,
    output wand id_2,
    output uwire id_3,
    output supply0 id_4
    , id_18,
    output uwire id_5,
    input tri id_6,
    input tri0 id_7,
    input uwire id_8,
    output uwire id_9,
    output supply0 id_10,
    output tri _id_11,
    output supply1 id_12,
    output tri0 id_13
    , id_19,
    output wand id_14,
    input supply0 id_15,
    input wire id_16
);
  logic [1 : -1  -  id_11] module_1;
  ;
  parameter id_20 = -1;
  wire id_21;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
  always disable id_22;
  nor primCall (id_12, id_0, id_15, id_18, id_19, id_20, id_7, id_8);
  id_23 :
  assert property (@(posedge id_19) 1)
  else $signed(61);
  ;
endmodule
