#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 22 02:04:24 2022
# Process ID: 15952
# Current directory: E:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.runs/design_1_fpga1_top_master_bram_0_0_synth_1
# Command line: vivado.exe -log design_1_fpga1_top_master_bram_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fpga1_top_master_bram_0_0.tcl
# Log file: E:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.runs/design_1_fpga1_top_master_bram_0_0_synth_1/design_1_fpga1_top_master_bram_0_0.vds
# Journal file: E:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.runs/design_1_fpga1_top_master_bram_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_fpga1_top_master_bram_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_fpga1_top_master_bram_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16380 
WARNING: [Synth 8-2507] parameter declaration becomes local in fpga1_top_master_bram_v1_0_M00_AXI with formal parameter declaration list [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:121]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 506.578 ; gain = 114.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fpga1_top_master_bram_0_0' [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_master_bram_0_0/synth/design_1_fpga1_top_master_bram_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'fpga1_top_master_bram_v1_0' [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0.v:4]
	Parameter C_M00_AXI_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: -1073741824 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_TRANSACTIONS_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga1_top_master_bram_v1_0_M00_AXI' [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:101]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:101]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:101]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:101]
	Parameter C_M_START_DATA_VALUE bound to: -1442840576 - type: integer 
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: -1073741824 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_TRANSACTIONS_NUM bound to: 16 - type: integer 
	Parameter TRANS_NUM_BITS bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-155] case statement is not full and has no default [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:503]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:101]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:101]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:101]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:101]
WARNING: [Synth 8-6014] Unused sequential element expected_rdata_reg was removed.  [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:528]
WARNING: [Synth 8-6014] Unused sequential element write_issued_reg was removed.  [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:547]
WARNING: [Synth 8-6014] Unused sequential element last_write_reg was removed.  [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:650]
WARNING: [Synth 8-6014] Unused sequential element writes_done_reg was removed.  [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:668]
WARNING: [Synth 8-6014] Unused sequential element last_read_dly_reg was removed.  [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:700]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:743]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:756]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:768]
INFO: [Synth 8-6155] done synthesizing module 'fpga1_top_master_bram_v1_0_M00_AXI' (1#1) [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'fpga1_top_master_bram_v1_0' (2#1) [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fpga1_top_master_bram_0_0' (3#1) [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ip/design_1_fpga1_top_master_bram_0_0/synth/design_1_fpga1_top_master_bram_0_0.v:57]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[31]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[30]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[29]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[28]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[27]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[26]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[25]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[24]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[23]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[22]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[21]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[20]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[19]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[18]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[17]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RDATA[16]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design fpga1_top_master_bram_v1_0_M00_AXI has unconnected port M_AXI_RRESP[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 542.520 ; gain = 150.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 542.520 ; gain = 150.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 542.520 ; gain = 150.406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 844.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 844.727 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 847.688 ; gain = 2.961
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 847.688 ; gain = 455.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 847.688 ; gain = 455.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 847.688 ; gain = 455.574
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ERROR_reg' into 'compare_done_reg' [e:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.srcs/sources_1/bd/design_1/ipshared/0386/hdl/fpga1_top_master_bram_v1_0_M00_AXI.v:551]
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'fpga1_top_master_bram_v1_0_M00_AXI'
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mst_exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               INIT_READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'fpga1_top_master_bram_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 847.688 ; gain = 455.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	  18 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpga1_top_master_bram_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	  18 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_fpga1_top_master_bram_0_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_fpga1_top_master_bram_0_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_fpga1_top_master_bram_0_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_fpga1_top_master_bram_0_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_fpga1_top_master_bram_0_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_fpga1_top_master_bram_0_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_fpga1_top_master_bram_0_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_fpga1_top_master_bram_0_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_fpga1_top_master_bram_0_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_fpga1_top_master_bram_0_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_bresp[1]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[31]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[30]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[29]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[28]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[27]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[26]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[25]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[24]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[23]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[22]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[21]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[20]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[19]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[18]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[17]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rdata[16]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rresp[1]
WARNING: [Synth 8-3331] design design_1_fpga1_top_master_bram_0_0 has unconnected port m00_axi_rresp[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/start_single_write_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/compare_done_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[5]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[6]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[7]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[8]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[9]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[10]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[11]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[12]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[13]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[14]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[15]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[16]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[17]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[18]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[19]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[20]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[21]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[22]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[23]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[24]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[25]' (FDSE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[26]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[27]' (FDSE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[28]' (FDRE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[29]' (FDSE) to 'inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_wdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\inst/fpga1_top_master_bram_v1_0_M00_AXI_inst/axi_awaddr_reg[29] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 847.688 ; gain = 455.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 889.445 ; gain = 497.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 889.668 ; gain = 497.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 900.062 ; gain = 507.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 900.062 ; gain = 507.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 900.062 ; gain = 507.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 900.062 ; gain = 507.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 900.062 ; gain = 507.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 900.062 ; gain = 507.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 900.062 ; gain = 507.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     5|
|3     |LUT2   |     7|
|4     |LUT3   |     3|
|5     |LUT4   |     3|
|6     |LUT5   |     4|
|7     |LUT6   |    17|
|8     |FDRE   |   302|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------+------+
|      |Instance                                    |Module                             |Cells |
+------+--------------------------------------------+-----------------------------------+------+
|1     |top                                         |                                   |   350|
|2     |  inst                                      |fpga1_top_master_bram_v1_0         |   350|
|3     |    fpga1_top_master_bram_v1_0_M00_AXI_inst |fpga1_top_master_bram_v1_0_M00_AXI |   350|
+------+--------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 900.062 ; gain = 507.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 900.062 ; gain = 202.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 900.062 ; gain = 507.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 913.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 913.891 ; gain = 533.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 913.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.runs/design_1_fpga1_top_master_bram_0_0_synth_1/design_1_fpga1_top_master_bram_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fpga1_top_master_bram_0_0, cache-ID = c41575897b753d55
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 913.891 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/UofTCourse/ECE532/project/fpga_1_321/fpga_1_321/dm_server/demo_group.runs/design_1_fpga1_top_master_bram_0_0_synth_1/design_1_fpga1_top_master_bram_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fpga1_top_master_bram_0_0_utilization_synth.rpt -pb design_1_fpga1_top_master_bram_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 22 02:05:28 2022...
