Sjasm Z80 Assembler v0.42c - www.xl2s.tk             [2015.03.06 - 01:18:11]

main.asm
Errors: 0

       1   00:0000                      ;----------------------------------------------------------------------------
       2   00:0000                      ;----------------------------------------------------------------------------
       3   00:0000                      
       4   00:0000                              output "maneldem.rom"
       5   00:0000                      
       6   00:0000                      		defpage	0,0x4000, 0x4000		; page 0 main code + far call routines
       7   00:0000                      		defpage	1,0x8000, 0x4000		; swapped data 
       8   00:0000                      		defpage	2..15
       9   00:0000                      	
      10   00:0000  (00:6000)           _bank1	equ	0x6000
      11   00:0000  (00:7000)           _bank2	equ	0x7000
      12   00:0000                      		
      13   00:0000  (00)                		page 0
      14   00:4000                      		
      15   00:4000                              org 4000h
      16   00:4000                              dw  4241h,START,0,0,0,0,0,0
      16   00:4000  41 42 23 42 00 00 00 00 00 00 00 00 00 00 00 00 
      17   00:4010                      
      18   00:4010                      
      19   00:4010                      		include "header.asm"
       1.  00:4010  (00:06B9)           n_tiles: equ 1721
       2.  00:4010  (00:0100)           mapWidth:	equ	256
       3.  00:4010  (00:0020)           mapHeight:	equ	 32
       4.  00:4010  (00:001C)           WinWidth:	equ	 28
       5.  00:4010  (00:0010)           WinHeight:	equ	 16
       6.  00:4010  (00:04A7)           Transp:	equ	1191
       7.  00:4010  (00:0000)           SolidTile0	equ	  0
       8.  00:4010  (00:000C)           SolidTile1	equ	 12
       9.  00:4010  (00:04C8)           SolidTile2	equ	1224
      10.  00:4010  (00:05AC)           SolidTile3	equ	1452
      11.  00:4010  (00:0666)           SolidTile4	equ	1638
      12.  00:4010  (00:0000)           SolidColor0	equ	  0
      13.  00:4010  (00:0001)           SolidColor1	equ	  1
      14.  00:4010  (00:0004)           SolidColor2	equ	  4
      15.  00:4010  (00:0007)           SolidColor3	equ	  7
      16.  00:4010  (00:0008)           SolidColor4	equ	  8
      17.  00:4010  (00:0005)           NSolidColors	equ	  5
      20   00:4010                      	
      21   00:4010                      		include "rominit64.asm"
       1.  00:4010                      
       2.  00:4010                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       3.  00:4010                      ; set pages and subslot
       4.  00:4010                      ;
       5.  00:4010                      
       6.  00:4010                      
       7.  00:4010  (00:0024)           ENASLT:			equ		024h
       8.  00:4010  (00:0138)           RSLREG:			equ		0138h
       9.  00:4010  (00:FCC1)           EXPTBL:			equ		0FCC1h	; Bios Slot / Expansion Slot
      10.  00:4010                      
      11.  00:4010                      
      12.  00:4010                      ; ----------------------------
      13.  00:4010                      ; pre-set main slot for page 3
      14.  00:4010                      ; and set sub-slot for page 3
      15.  00:4010                      ; ----------------------------
      16.  00:4010                      	macro	mainslot_setup n
      17.  00:4010                    < 	and		3
      18.  00:4010                    < [2]	rrca
      19.  00:4010                    < 	and		0xC0
      20.  00:4010                    < 	ld		c,a
      21.  00:4010                    < 	ld		a,d
      22.  00:4010                    < 	and		0x3F
      23.  00:4010                    < 	or		c
      24.  00:4010                    < 	ld		c,a					; Primary slot value with main slot in page 3
      25.  00:4010                    < 
      26.  00:4010                    < 	ld		a,b
      27.  00:4010                    < 	and		0x0C
      28.  00:4010                    < [2]	rrca
      29.  00:4010                    < 	and		3
      30.  00:4010                    < 	ld		b,a					; B = Expanded slot in page 3
      31.  00:4010                    < 	ld		a,c
      32.  00:4010                    < 	out		(0A8h),a			; Slot : Main Slot, xx, xx, Main slot
      33.  00:4010                    < 	ld		a,(0FFFFh)
      34.  00:4010                    < 	cpl
      35.  00:4010                    < 	if (n<=4)
      36.  00:4010                    < [n]	RLCA
      37.  00:4010                    < 	else
      38.  00:4010                    < [8-n] RRCA	
      39.  00:4010                    < 	endif
      40.  00:4010                    < 	and		0xFC
      41.  00:4010                    < 	or		b
      42.  00:4010                    < 	if (n<=4)
      43.  00:4010                    < [n]	RRCA
      44.  00:4010                    < 	else
      45.  00:4010                    < [8-n] RLCA
      46.  00:4010                    < 	endif
      47.  00:4010                    < 	ld		(0FFFFh),a		; Expanded slot selected
      48.  00:4010                    < 	ld		b,a				; save for later	
      49.  00:4010                    < 	endmacro
      50.  00:4010                      		
      51.  00:4010                      
      52.  00:4010                      ; ------------------------------
      53.  00:4010                      ; SEARCH_SLOT
      54.  00:4010                      ; look for the slot of our rom
      55.  00:4010                      ; active in page 1
      56.  00:4010                      ; ------------------------------
      57.  00:4010                      
      58.  00:4010                      search_slot:
      59.  00:4010  CD 38 01            	call	RSLREG
      60.  00:4013  0F 0F               [2]	rrca
      61.  00:4015  E6 03               	and		3
      62.  00:4017  4F                  	ld		c,a
      63.  00:4018  06 00               	ld		b,0
      64.  00:401A  21 C1 FC            	ld		hl,EXPTBL
      65.  00:401D  09                  	add		hl,bc
      66.  00:401E  7E                  	ld		a,(hl)
      67.  00:401F  E6 80               	and		080h
      68.  00:4021  B1                  	or		c
      69.  00:4022  4F                  	ld		c,a
      70.  00:4023  23 23 23 23         [4]	inc		hl
      71.  00:4027  7E                  	ld		a,(hl)
      72.  00:4028  E6 0C               	and		0Ch
      73.  00:402A  B1                  	or		c
      74.  00:402B  32 00 C0            	ld		(slotvar),a
      75.  00:402E  C9                  	ret
      76.  00:402F                      	
      77.  00:402F                      ; ------------------------------
      78.  00:402F                      ; look for the slot of ram
      79.  00:402F                      ; active in page 3
      80.  00:402F                      ; ------------------------------
      81.  00:402F                      
      82.  00:402F                      search_slotram:
      83.  00:402F  F3                  	di
      84.  00:4030  CD 38 01            	call	RSLREG
      85.  00:4033  07 07               [2]	rlca
      86.  00:4035  E6 03               	and		3
      87.  00:4037  4F                  	ld		c,a
      88.  00:4038  06 00               	ld		b,0
      89.  00:403A  21 C1 FC            	ld		hl,EXPTBL
      90.  00:403D  09                  	add		hl,bc
      91.  00:403E  7E                  	ld		a,(hl)
      92.  00:403F  E6 80               	and		080h
      93.  00:4041  28 0D               	jr		z,search_slotram0
      94.  00:4043  B1                  	or		c
      95.  00:4044  4F                  	ld		c,a
      96.  00:4045  23 23 23 23         [4]	inc		hl
      97.  00:4049  7E                  	ld		a,(hl)
      98.  00:404A  07 07 07 07         [4]	rlca
      99.  00:404E  E6 0C               	and		0Ch
     100.  00:4050                      search_slotram0:
     101.  00:4050  B1                  	or		c
     102.  00:4051  32 01 C0            	ld		(slotram),a
     103.  00:4054  C9                  	ret
     104.  00:4055                      	
     105.  00:4055                      ; ------------------------------
     106.  00:4055                      ; SETROMPAGE0
     107.  00:4055                      ; Set the chart in
     108.  00:4055                      ; Page 0
     109.  00:4055                      ; -----------------------------
     110.  00:4055                      
     111.  00:4055                      setrompage0:
     112.  00:4055  3A 00 C0            	ld		a,(slotvar)
     113.  00:4058  C3 76 40            	jp		setslotpage0
     114.  00:405B                      
     115.  00:405B                      setrompage2:
     116.  00:405B  3A 00 C0            	ld		a,(slotvar)
     117.  00:405E  C3 EC 40            	jp		setslotpage2
     118.  00:4061                      
     119.  00:4061                      setrampage2:
     120.  00:4061  3A 01 C0            	ld		a,(slotram)
     121.  00:4064  C3 EC 40            	jp		setslotpage2
     122.  00:4067                      	
     123.  00:4067                      setrompage3:
     124.  00:4067  3A 00 C0            	ld		a,(slotvar)
     125.  00:406A  C3 33 41            	jp		setslotpage3
     126.  00:406D                      
     127.  00:406D                      setrampage3:
     128.  00:406D  3A 01 C0            	ld		a,(slotram)
     129.  00:4070  C3 33 41            	jp		setslotpage3
     130.  00:4073                      	
     131.  00:4073                      ; ------------------------------
     132.  00:4073                      ; RECBIOS
     133.  00:4073                      ; set the bios ROM
     134.  00:4073                      ; -------------------------------
     135.  00:4073                      recbios:
     136.  00:4073  3A C1 FC            	ld		a,(EXPTBL)
     137.  00:4076                      
     138.  00:4076                      ; ---------------------------
     139.  00:4076                      ; SETSLOTPAGE0
     140.  00:4076                      ; Set the slot passed in A
     141.  00:4076                      ; at page 0 in the Z80 address space
     142.  00:4076                      ; A: Format FxxxSSPP
     143.  00:4076                      ; ----------------------------
     144.  00:4076                      
     145.  00:4076                      setslotpage0:
     146.  00:4076  F3                  	di
     147.  00:4077  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     148.  00:4078  DB A8               	in		a,(0A8h)
     149.  00:407A  E6 FC               	and		0xFC
     150.  00:407C  57                  	ld		d,a					; D = Primary slot value
     151.  00:407D  78                  	ld		a,b
     152.  00:407E  E6 03               	and		3
     153.  00:4080  B2                  	or		d
     154.  00:4081  57                  	ld		d,a		; D = Final Value for primary slot
     155.  00:4082  78                  	ld		a,b		; Check if expanded
     156.  00:4083  CB 7F               	bit		7,a
     157.  00:4085  28 22               	jr		z,1f	; Not Expanded
     158.  00:4087                      	mainslot_setup	0
     158.  00:4087  E6 03             >  and  3
     158.  00:4089  0F 0F             > [2] rrca
     158.  00:408B  E6 C0             >  and  0xC0
     158.  00:408D  4F                >  ld  c,a
     158.  00:408E  7A                >  ld  a,d
     158.  00:408F  E6 3F             >  and  0x3F
     158.  00:4091  B1                >  or  c
     158.  00:4092  4F                >  ld  c,a
     158.  00:4093                    > 
     158.  00:4093  78                >  ld  a,b
     158.  00:4094  E6 0C             >  and  0x0C
     158.  00:4096  0F 0F             > [2] rrca
     158.  00:4098  E6 03             >  and  3
     158.  00:409A  47                >  ld  b,a
     158.  00:409B  79                >  ld  a,c
     158.  00:409C  D3 A8             >  out  (0A8h),a
     158.  00:409E  3A FF FF          >  ld  a,(0FFFFh)
     158.  00:40A1  2F                >  cpl
     158.  00:40A2                    >  if (n<=4)
     158.  00:40A2                    > [n] RLCA
     158.  00:40A2                    >  else
     158.  00:40A2                    ~ [8-n] RRCA
     158.  00:40A2                    ~  endif
     158.  00:40A2  E6 FC             >  and  0xFC
     158.  00:40A4  B0                >  or  b
     158.  00:40A5                    >  if (n<=4)
     158.  00:40A5                    > [n] RRCA
     158.  00:40A5                    >  else
     158.  00:40A5                    ~ [8-n] RLCA
     158.  00:40A5                    ~  endif
     158.  00:40A5  32 FF FF          >  ld  (0FFFFh),a
     158.  00:40A8  47                >  ld  b,a
     159.  00:40A9  7A                  1:	ld		a,d				; A = Final value
     160.  00:40AA  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     161.  00:40AC  C9                  	ret
     162.  00:40AD                      
     163.  00:40AD                      ; ---------------------------
     164.  00:40AD                      ; SETSLOTPAGE1
     165.  00:40AD                      ; Set the slot passed in A
     166.  00:40AD                      ; at page 1 in the Z80 address space
     167.  00:40AD                      ; A: Format FxxxSSPP
     168.  00:40AD                      ; ----------------------------
     169.  00:40AD                      
     170.  00:40AD                      setslotpage1:
     171.  00:40AD  F3                  	di
     172.  00:40AE  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     173.  00:40AF  DB A8               	in		a,(0A8h)
     174.  00:40B1  0F 0F               [2]	RRCA
     175.  00:40B3  E6 FC               	and		0xFC
     176.  00:40B5  57                  	ld		d,a					; D = Primary slot value
     177.  00:40B6  78                  	ld		a,b
     178.  00:40B7  E6 03               	and		3
     179.  00:40B9  B2                  	or		d
     180.  00:40BA  07 07               [2]	RLCA
     181.  00:40BC  57                  	ld		d,a		; D = Final Value for primary slot
     182.  00:40BD  78                  	ld		a,b		; Check if expanded
     183.  00:40BE  CB 7F               	bit		7,a
     184.  00:40C0  28 26               	jr		z,1f	; Not Expanded
     185.  00:40C2                      	mainslot_setup	6
     185.  00:40C2  E6 03             >  and  3
     185.  00:40C4  0F 0F             > [2] rrca
     185.  00:40C6  E6 C0             >  and  0xC0
     185.  00:40C8  4F                >  ld  c,a
     185.  00:40C9  7A                >  ld  a,d
     185.  00:40CA  E6 3F             >  and  0x3F
     185.  00:40CC  B1                >  or  c
     185.  00:40CD  4F                >  ld  c,a
     185.  00:40CE                    > 
     185.  00:40CE  78                >  ld  a,b
     185.  00:40CF  E6 0C             >  and  0x0C
     185.  00:40D1  0F 0F             > [2] rrca
     185.  00:40D3  E6 03             >  and  3
     185.  00:40D5  47                >  ld  b,a
     185.  00:40D6  79                >  ld  a,c
     185.  00:40D7  D3 A8             >  out  (0A8h),a
     185.  00:40D9  3A FF FF          >  ld  a,(0FFFFh)
     185.  00:40DC  2F                >  cpl
     185.  00:40DD                    >  if (n<=4)
     185.  00:40DD                    ~ [n] RLCA
     185.  00:40DD                    ~  else
     185.  00:40DD  0F 0F             > [8-n] RRCA
     185.  00:40DF                    >  endif
     185.  00:40DF  E6 FC             >  and  0xFC
     185.  00:40E1  B0                >  or  b
     185.  00:40E2                    >  if (n<=4)
     185.  00:40E2                    ~ [n] RRCA
     185.  00:40E2                    ~  else
     185.  00:40E2  07 07             > [8-n] RLCA
     185.  00:40E4                    >  endif
     185.  00:40E4  32 FF FF          >  ld  (0FFFFh),a
     185.  00:40E7  47                >  ld  b,a
     186.  00:40E8  7A                  1:	ld		a,d				; A = Final value
     187.  00:40E9  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     188.  00:40EB  C9                  	ret
     189.  00:40EC                      	
     190.  00:40EC                      
     191.  00:40EC                      ; ---------------------------
     192.  00:40EC                      ; SETSLOTPAGE2
     193.  00:40EC                      ; Set the slot passed in A
     194.  00:40EC                      ; at page 2 in the Z80 address space
     195.  00:40EC                      ; A: Format FxxxSSPP
     196.  00:40EC                      ; ----------------------------
     197.  00:40EC                      
     198.  00:40EC                      setslotpage2:
     199.  00:40EC  F3                  	di
     200.  00:40ED  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     201.  00:40EE  DB A8               	in		a,(0A8h)
     202.  00:40F0  07 07 07 07         [4]	RLCA
     203.  00:40F4  E6 FC               	and		0xFC
     204.  00:40F6  57                  	ld		d,a					; D = Primary slot value
     205.  00:40F7  78                  	ld		a,b
     206.  00:40F8  E6 03               	and		3
     207.  00:40FA  B2                  	or		d
     208.  00:40FB  0F 0F 0F 0F         [4]	RRCA
     209.  00:40FF  57                  	ld		d,a		; D = Final Value for primary slot
     210.  00:4100  78                  	ld		a,b		; Check if expanded
     211.  00:4101  CB 7F               	bit		7,a
     212.  00:4103  28 2A               	jr		z,1f	; Not Expanded
     213.  00:4105                      	mainslot_setup	4
     213.  00:4105  E6 03             >  and  3
     213.  00:4107  0F 0F             > [2] rrca
     213.  00:4109  E6 C0             >  and  0xC0
     213.  00:410B  4F                >  ld  c,a
     213.  00:410C  7A                >  ld  a,d
     213.  00:410D  E6 3F             >  and  0x3F
     213.  00:410F  B1                >  or  c
     213.  00:4110  4F                >  ld  c,a
     213.  00:4111                    > 
     213.  00:4111  78                >  ld  a,b
     213.  00:4112  E6 0C             >  and  0x0C
     213.  00:4114  0F 0F             > [2] rrca
     213.  00:4116  E6 03             >  and  3
     213.  00:4118  47                >  ld  b,a
     213.  00:4119  79                >  ld  a,c
     213.  00:411A  D3 A8             >  out  (0A8h),a
     213.  00:411C  3A FF FF          >  ld  a,(0FFFFh)
     213.  00:411F  2F                >  cpl
     213.  00:4120                    >  if (n<=4)
     213.  00:4120  07 07 07 07       > [n] RLCA
     213.  00:4124                    >  else
     213.  00:4124                    ~ [8-n] RRCA
     213.  00:4124                    ~  endif
     213.  00:4124  E6 FC             >  and  0xFC
     213.  00:4126  B0                >  or  b
     213.  00:4127                    >  if (n<=4)
     213.  00:4127  0F 0F 0F 0F       > [n] RRCA
     213.  00:412B                    >  else
     213.  00:412B                    ~ [8-n] RLCA
     213.  00:412B                    ~  endif
     213.  00:412B  32 FF FF          >  ld  (0FFFFh),a
     213.  00:412E  47                >  ld  b,a
     214.  00:412F  7A                  1:	ld		a,d				; A = Final value
     215.  00:4130  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     216.  00:4132  C9                  	ret
     217.  00:4133                      	
     218.  00:4133                      ; ---------------------------
     219.  00:4133                      ; SETSLOTPAGE3
     220.  00:4133                      ; Set the slot passed in A
     221.  00:4133                      ; at page 3 in the Z80 address space
     222.  00:4133                      ; A: Format FxxxSSPP
     223.  00:4133                      ; ----------------------------
     224.  00:4133                      	
     225.  00:4133                      setslotpage3:
     226.  00:4133  F3                  	di
     227.  00:4134  47                  	ld		b,a					; B = Slot param in FxxxSSPP format
     228.  00:4135  DB A8               	in		a,(0A8h)
     229.  00:4137  07 07               [2]	RLCA
     230.  00:4139  E6 FC               	and		0xFC
     231.  00:413B  57                  	ld		d,a					; D = Primary slot value
     232.  00:413C  78                  	ld		a,b
     233.  00:413D  E6 03               	and		3
     234.  00:413F  B2                  	or		d
     235.  00:4140  0F 0F               [2]	RRCA	
     236.  00:4142  57                  	ld		d,a		; D = Final Value for primary slot
     237.  00:4143  78                  	ld		a,b		; Check if expanded
     238.  00:4144  CB 7F               	bit		7,a
     239.  00:4146  28 26               	jr		z,1f	; Not Expanded
     240.  00:4148                      	mainslot_setup	2
     240.  00:4148  E6 03             >  and  3
     240.  00:414A  0F 0F             > [2] rrca
     240.  00:414C  E6 C0             >  and  0xC0
     240.  00:414E  4F                >  ld  c,a
     240.  00:414F  7A                >  ld  a,d
     240.  00:4150  E6 3F             >  and  0x3F
     240.  00:4152  B1                >  or  c
     240.  00:4153  4F                >  ld  c,a
     240.  00:4154                    > 
     240.  00:4154  78                >  ld  a,b
     240.  00:4155  E6 0C             >  and  0x0C
     240.  00:4157  0F 0F             > [2] rrca
     240.  00:4159  E6 03             >  and  3
     240.  00:415B  47                >  ld  b,a
     240.  00:415C  79                >  ld  a,c
     240.  00:415D  D3 A8             >  out  (0A8h),a
     240.  00:415F  3A FF FF          >  ld  a,(0FFFFh)
     240.  00:4162  2F                >  cpl
     240.  00:4163                    >  if (n<=4)
     240.  00:4163  07 07             > [n] RLCA
     240.  00:4165                    >  else
     240.  00:4165                    ~ [8-n] RRCA
     240.  00:4165                    ~  endif
     240.  00:4165  E6 FC             >  and  0xFC
     240.  00:4167  B0                >  or  b
     240.  00:4168                    >  if (n<=4)
     240.  00:4168  0F 0F             > [n] RRCA
     240.  00:416A                    >  else
     240.  00:416A                    ~ [8-n] RLCA
     240.  00:416A                    ~  endif
     240.  00:416A  32 FF FF          >  ld  (0FFFFh),a
     240.  00:416D  47                >  ld  b,a
     241.  00:416E  7A                  1:	ld		a,d				; A = Final value
     242.  00:416F  D3 A8               	out		(0A8h),a		; Slot Final. Ram, rom c, rom c, Main
     243.  00:4171  C9                  	ret
     244.  00:4172                      
     245.  00:4172                      	
      22   00:4172                      
      23   00:4172  (00:000C)           rdslt	equ	0x000c
      24   00:4172  (00:001C)           CALSLT	equ	0x001c
      25   00:4172  (00:0180)           chgcpu	equ	0x0180	; change cpu mode
      26   00:4172  (00:FCC1)           exttbl	equ	0xfcc1	; main rom slot
      27   00:4172                      
      28   00:4172                      ; _levelmap:			#mapWidth*mapHeight*2	
      29   00:4172                      
      30   00:4172  (00:8000)           _levelmap equ	0x8000	; ram in page 1
      31   00:4172                      
      32   00:4172                      ; Switch to r800 rom mode
      33   00:4172                      	
      34   00:4172                      _set_r800:
      35   00:4172  DB AA               		in	a,(0aah)
      36   00:4174  E6 F0               		and 011110000B			; upper 4 bits contain info to preserve
      37   00:4176  F6 06               		or	6
      38   00:4178  D3 AA               		out (0aah),a
      39   00:417A  DB A9               		in	a,(0a9h)
      40   00:417C  6F                  		ld	l,a
      41   00:417D                      
      42   00:417D  3A 2D 00            		ld	a,(0x002d)
      43   00:4180  FE 03               		cp	3					; this is a TR
      44   00:4182  7D                  		ld	a,l
      45   00:4183  28 0E               		jr	z,set_turbo_tr
      46   00:4185                      								; this is anything else
      47   00:4185  E6 02               		and	0x02				; CTR
      48   00:4187  C0                  		ret	nz					; if NZ, CTR is not pressed set the turbo
      49   00:4188                      
      50   00:4188  3A 80 01            		ld	A,(chgcpu)
      51   00:418B  FE C3               		cp	0C3h
      52   00:418D  3E 81               		ld	a,81h              ; R800 ROM mode or any other turbo
      53   00:418F  CC 80 01            		call	z,chgcpu
      54   00:4192  C9                  		ret
      55   00:4193                      
      56   00:4193                      set_turbo_tr
      57   00:4193  E6 02               		and	0x02				; CTR
      58   00:4195  C8                  		ret	z					; if Z, CTR is pressed -> do not set the turbo
      59   00:4196  3E 81               		ld	a,81h              	; R800 ROM mode
      60   00:4198  C3 80 01            		jp chgcpu
      61   00:419B                      		
      62   00:419B                      	
      63   00:419B                      checkkbd:
      64   00:419B  DB AA               		in	a,(0aah)
      65   00:419D  E6 F0               		and 011110000B			; upper 4 bits contain info to preserve
      66   00:419F  B3                  		or	e
      67   00:41A0  D3 AA               		out (0aah),a
      68   00:41A2  DB A9               		in	a,(0a9h)
      69   00:41A4  6F                  		ld	l,a
      70   00:41A5  C9                  		ret
      71   00:41A6                      		
      72   00:41A6                      ;-------------------------------------		
      73   00:41A6                      		
      74   00:41A6                      		include plot_frame.asm
       1.  00:41A6                      
       2.  00:41A6                      plot_frame:
       3.  00:41A6  0E 10               		ld		c,WinHeight
       4.  00:41A8                      		
       5.  00:41A8  2E 00               		ld	l,0
       6.  00:41AA  3A 25 C0            		ld	a,(_ymappos)
       7.  00:41AD                      
       8.  00:41AD  1F 1F               [2]		rra
       9.  00:41AF  E6 3E               		and	00111110B				; ONLY IF mapWidth=256
      10.  00:41B1  67                  		ld	h,a
      11.  00:41B2                      
      12.  00:41B2  ED 5B 26 C0         		ld	de,(_xmappos)
      13.  00:41B6                      		repeat 2		; X /8 * 2
      14.  00:41B6                    < 		srl		d
      15.  00:41B6                    < 		rr		e
      16.  00:41B6                    < 		endrepeat
      16.  00:41B6  CB 3A CB 1B CB 3A CB 1B 
      17.  00:41BE  CB 83               		res		0,e
      18.  00:41C0  19                  		add		hl,de
      19.  00:41C1                      		
      20.  00:41C1  11 00 80            		ld		de,_levelmap		; byte scale
      21.  00:41C4  19                  		add		hl,de
      22.  00:41C5  EB                  		ex		de,hl				; de -> levelmap
      23.  00:41C6  21 84 00            		ld		hl,2*(2*32+2)		; hl -> screen 
      24.  00:41C9                      		
      25.  00:41C9  3A 26 C0            		ld		a,(_xmappos)
      26.  00:41CC  E6 04               		and		00000100B
      27.  00:41CE  47                  		ld		b,a
      28.  00:41CF  3A 25 C0            		ld		a,(_ymappos)
      29.  00:41D2  E6 04               		and		00000100B
      30.  00:41D4  1F                  		rra
      31.  00:41D5  80                  		add		a,b
      32.  00:41D6  DD 6F               		ld		ixl,a			; ixl -> scroll offset
      33.  00:41D8                      		
      34.  00:41D8                      		
      35.  00:41D8  06 1C               2:		ld		b,WinWidth
      36.  00:41DA  D5                  		push	de
      37.  00:41DB                      
      38.  00:41DB  D5                  3:		push	de
      39.  00:41DC  E5                  		push	hl
      40.  00:41DD                      		
      41.  00:41DD  EB                  		ex		de,hl
      42.  00:41DE  5E                  		ld		e,(hl)
      43.  00:41DF  23                  		inc		hl
      44.  00:41E0  56                  		ld		d,(hl)		; DE = meta tile
      45.  00:41E1                      		
      46.  00:41E1  EB                  		ex		de,hl
      47.  00:41E2  29 29 29            [3]		add		hl,hl
      48.  00:41E5                      		
      49.  00:41E5  DD 7D               		ld	a,ixl
      50.  00:41E7  B5                  		or	l
      51.  00:41E8  6F                  		ld	l,a
      52.  00:41E9                      		
      53.  00:41E9  11 27 47            		ld		de,_metatable
      54.  00:41EC  19                  		add		hl,de
      55.  00:41ED                      
      56.  00:41ED  5E                  		ld		e,(hl)
      57.  00:41EE  23                  		inc		hl
      58.  00:41EF  56                  		ld		d,(hl)		; DE = tile
      59.  00:41F0                      
      60.  00:41F0  E1                  		pop		hl			; HL = screen position
      61.  00:41F1  E5                  		push	hl
      62.  00:41F2                      
      63.  00:41F2  C5                  		push	bc
      64.  00:41F3                      		
      65.  00:41F3  ED 4B 28 C0         		ld		bc,(_shadowbuff)
      66.  00:41F7  09                  		add		hl,bc		; HL = pointer to the shadow map
      67.  00:41F8                      		
      68.  00:41F8  7E                  		ld		a,(hl)		; Avoid writing the same tile
      69.  00:41F9  BB                  		cp		e
      70.  00:41FA  23                  		inc		hl
      71.  00:41FB  C2 06 42            		jp		nz,1f
      72.  00:41FE  7E                  		ld		a,(hl)
      73.  00:41FF  BA                  		cp		d
      74.  00:4200  C2 06 42            		jp		nz,1f
      75.  00:4203  C3 0F 42            		jp		4f
      76.  00:4206                      1:
      77.  00:4206  72                  		ld		(hl),d		; rewrite the position with the actual tile in shadowbuffer
      78.  00:4207  2B                  		dec		hl
      79.  00:4208  73                  		ld		(hl),e
      80.  00:4209  A7                  		and		a
      81.  00:420A  ED 42               		sbc		hl,bc		; HL relative position in 32x24*2
      82.  00:420C                      							; DE new 16 tile to be plotted
      83.  00:420C  CD 79 45            		call	plot_tile
      84.  00:420F                      4:		
      85.  00:420F  C1                  		pop		bc
      86.  00:4210  E1                  		pop		hl
      87.  00:4211  D1                  		pop		de
      88.  00:4212                      		
      89.  00:4212  23 23               [2]		inc		hl			; the screen in WinWidthxWinHeight of uints
      90.  00:4214                      		
      91.  00:4214  13 13               [2]		inc		de			; the levelmap is uint
      92.  00:4216  10 C3               		djnz	3b
      93.  00:4218                      		
      94.  00:4218                      		if (WinWidth<32)
      95.  00:4218  11 08 00            			ld	de,2*(32-WinWidth)	; only if WinWidth<32
      96.  00:421B  19                  			add	hl,de
      97.  00:421C                      		endif
      98.  00:421C                      		
      99.  00:421C  D1                  		pop		de
     100.  00:421D                      		
     101.  00:421D  14 14               [2]		inc d				; only if mapWidth=256
     102.  00:421F                      		
     103.  00:421F  0D                  		dec		c
     104.  00:4220  20 B6               		jr	nz,2b
     105.  00:4222  C9                  		ret
      75   00:4223                      		
      76   00:4223                      ;-------------------------------------
      77   00:4223                      ; Entry point
      78   00:4223                      ;-------------------------------------
      79   00:4223                      START:
      80   00:4223  1E 05                       ld		e,5
      81   00:4225  CD BA 46            		call	_scr
      82   00:4228                      
      83   00:4228  CD 72 41            		call 	_set_r800
      84   00:422B  CD 37 44                    call    powerup
      85   00:422E                      
      86   00:422E  1E 06               		ld e,6
      87   00:4230  CD 9B 41            		call	checkkbd
      88   00:4233  3E 01               		ld	a,1
      89   00:4235  CB 0D               		rrc	l				; shift
      90   00:4237  D2 3B 42            		jp	nc,_ntsc
      91   00:423A  AF                  		xor	a
      92   00:423B  32 02 C0            _ntsc:	ld	(SEL_NTSC),a	; if set NSTC, if reset PAL
      93   00:423E                      		
      94   00:423E                      		; ld	e,7
      95   00:423E                      		; call	checkkbd
      96   00:423E                      		; and	0x04				; ESC
      97   00:423E                      		; jp 	z,_mballon_start
      98   00:423E                      		
      99   00:423E  11 00 00            		ld		de,0
     100   00:4241  4B                  		ld		c,e
     101   00:4242  F3                  		di
     102   00:4243  CD 75 46            		call	_vdpsetvramwr
     103   00:4246  01 00 00            		ld		bc,0x0000
     104   00:4249  AF                  1:		xor		a
     105   00:424A  D3 98               		out		(0x98),a
     106   00:424C  0B                  		dec		bc
     107   00:424D  78                  		ld		a,b
     108   00:424E  B1                  		or		c
     109   00:424F  20 F8               		jr	nz,1b
     110   00:4251                      		
     111   00:4251  F3                  		di
     112   00:4252                      		// sprites 16x16
     113   00:4252  3A E0 F3            		ld	a,(0xF3E0)
     114   00:4255  F6 02               		or	2
     115   00:4257  32 E0 F3            		ld	(0xF3E0),a
     116   00:425A  D3 99               		out		(0x99),a
     117   00:425C  3E 81               		ld		a,128+1
     118   00:425E  D3 99               		out		(0x99),a
     119   00:4260                      
     120   00:4260                      		// border color
     121   00:4260  3E 55               		ld		a,0x55
     122   00:4262  D3 99               		out		(0x99),a
     123   00:4264  3E 87               		ld		a,128+7
     124   00:4266  D3 99               		out		(0x99),a
     125   00:4268                      		
     126   00:4268                      		// enable sprites + TP
     127   00:4268  3A E7 FF            		ld		a,(0xFFE7)
     128   00:426B  F6 20               		or		32
     129   00:426D  32 E7 FF            		ld		(0xFFE7),a
     130   00:4270  D3 99               		out		(0x99),a
     131   00:4272  3E 88               		ld		a,128+8
     132   00:4274  D3 99               		out		(0x99),a
     133   00:4276                      		
     134   00:4276                      		// Set 192 lines @50Hz (PAL assumed!)
     135   00:4276  3A 02 C0            		ld	a,(SEL_NTSC)
     136   00:4279  A7                  		and 	a
     137   00:427A  20 0C               		jr		nz,1f
     138   00:427C                      		
     139   00:427C  3A E8 FF            		ld		a,(0xFFE8)		; PAL
     140   00:427F  E6 7F               		and		127
     141   00:4281  F6 02               		or		2
     142   00:4283  32 E8 FF            		ld		(0xFFE8),a
     143   00:4286  18 0C               		jr	2f
     144   00:4288  3A E8 FF            1:		ld		a,(0xFFE8)		; NTSC
     145   00:428B  E6 7F               		and		127
     146   00:428D  F6 02               		or		2
     147   00:428F  EE 02               		xor		2
     148   00:4291  32 E8 FF            		ld		(0xFFE8),a
     149   00:4294                      2:	
     150   00:4294  D3 99               		out		(0x99),a
     151   00:4296  3E 89               		ld		a,128+9
     152   00:4298  D3 99               		out		(0x99),a
     153   00:429A  FB                  		ei
     154   00:429B                      
     155   00:429B  CD 46 61            		call _hw_sprite_init
     156   00:429E                      		
     157   00:429E  3E C3               		LD	A,0xC3
     158   00:42A0  21 07 44            		LD	HL,_isr
     159   00:42A3  F3                  		DI
     160   00:42A4  32 9F FD            		LD	(0xFD9F),A
     161   00:42A7  22 A0 FD            		LD	(0xFDA0),HL
     162   00:42AA  FB                  		EI
     163   00:42AB                      
     164   00:42AB  CD 67 46            		call	_clean_buffs
     165   00:42AE                      
     166   00:42AE  CD 6E 44            		call	_SetPalet
     167   00:42B1  1E 00               		ld		e,0
     168   00:42B3  CD A9 46                    call	_setpage
     169   00:42B6                      		
     170   00:42B6                      		; unpack level map (meta_tiles)
     171   00:42B6  3E 04               		ld	a, :_level
     172   00:42B8  32 00 70            		ld	(_bank2),a
     173   00:42BB                      		
     174   00:42BB  AF                  		xor	a
     175   00:42BC  32 20 C0            		ld		(_vbit16 ),a
     176   00:42BF  11 00 80            		ld		de,	_level
     177   00:42C2  01 00 00            		ld		bc,0
     178   00:42C5  CD 80 44            		call	_vuitpakker 
     179   00:42C8                      		
     180   00:42C8  CD 61 40            		call	setrampage2
     181   00:42CB                      		
     182   00:42CB  11 00 00            		ld		de,0
     183   00:42CE  4B                  		ld		c,e
     184   00:42CF  CD 8F 46            		call	_vdpsetvramrd
     185   00:42D2  21 00 80            		ld		hl,_levelmap
     186   00:42D5  11 00 40            		ld		de,mapWidth*mapHeight*2
     187   00:42D8  0E 98               		ld		c,0x98
     188   00:42DA  ED A2               1:		ini
     189   00:42DC  1B                  		dec	de
     190   00:42DD  7A                  		ld	a,d
     191   00:42DE  B3                  		or	e
     192   00:42DF  20 F9               		jr	nz,1b
     193   00:42E1                      
     194   00:42E1  CD 5B 40            		call	setrompage2
     195   00:42E4                      				
     196   00:42E4                      		; unpack frame
     197   00:42E4  3E 01               		ld		a, :_frame
     198   00:42E6  32 00 70            		ld		(_bank2),a
     199   00:42E9                      		
     200   00:42E9  AF                  		xor	a
     201   00:42EA  32 20 C0            		ld		(_vbit16 ),a
     202   00:42ED  11 00 80            		ld		de,	_frame
     203   00:42F0  01 00 00            		ld		bc,0
     204   00:42F3  CD 80 44            		call	_vuitpakker 
     205   00:42F6                      
     206   00:42F6  1E 01               		ld		e,1
     207   00:42F8  CD A9 46                    call	_setpage
     208   00:42FB                      
     209   00:42FB  11 00 80            		ld		de,	_frame
     210   00:42FE  01 00 80            		ld		bc,0x8000
     211   00:4301  CD 80 44            		call	_vuitpakker 
     212   00:4304                      		
     213   00:4304  1E 02               		ld		e,2
     214   00:4306  CD A9 46                    call	_setpage
     215   00:4309                      
     216   00:4309                      		; unpack tileset
     217   00:4309  3E 02               		ld		a, :_tiles0
     218   00:430B  32 00 70            		ld		(_bank2),a
     219   00:430E                      		
     220   00:430E  3E 01               		ld		a,1
     221   00:4310  32 20 C0            		ld		(_vbit16 ),a
     222   00:4313  11 00 80            		ld		de,	_tiles0
     223   00:4316  01 00 00            		ld		bc,0
     224   00:4319  CD 80 44            		call	_vuitpakker 
     225   00:431C                      		
     226   00:431C  1E 03               		ld		e,3
     227   00:431E  CD A9 46                    call	_setpage
     228   00:4321                      		
     229   00:4321  3E 03               		ld		a, :_tiles1
     230   00:4323  32 00 70            		ld		(_bank2),a
     231   00:4326                      		
     232   00:4326  3E 01               		ld		a,1
     233   00:4328  32 20 C0            		ld		(_vbit16 ),a
     234   00:432B  11 00 80            		ld		de,	_tiles1
     235   00:432E  01 00 80            		ld		bc,0x8000
     236   00:4331  CD 80 44            		call	_vuitpakker 
     237   00:4334                      		
     238   00:4334                      		; call	int_sprites
     239   00:4334                      
     240   00:4334                      		; main init
     241   00:4334                      		
     242   00:4334  CD 61 40            		call	setrampage2
     243   00:4337  FB                  		ei
     244   00:4338                      		
     245   00:4338  21 00 00            		ld		hl,0
     246   00:433B  7C                  		ld		a,h
     247   00:433C  22 22 C0            		ld		(_levelmappos),hl
     248   00:433F  32 24 C0            		ld		(_levelmappos+2),a
     249   00:4342  32 25 C0            		ld		(_ymappos),a
     250   00:4345  22 26 C0            		ld		(_xmappos),hl
     251   00:4348                      		
     252   00:4348  22 1E C0            		ld		(_nframes),hl
     253   00:434B  32 2A C0            		ld		(_currentpage),a
     254   00:434E  32 03 C0            		ld		(_mcdx),a
     255   00:4351  32 09 C0            		ld		(_mcframe),a
     256   00:4354                      main_loop:
     257   00:4354  AF                  		xor		a
     258   00:4355  32 0B C0            		ld		(_ticxframe),a
     259   00:4358                      
     260   00:4358  3A 2A C0            		ld		a,(_currentpage)
     261   00:435B  EE 01               		xor		1
     262   00:435D  32 2A C0            		ld		(_currentpage),a
     263   00:4360  EE 01               		xor		1
     264   00:4362  5F                  		ld		e,a
     265   00:4363  76                  		halt
     266   00:4364  CD A9 46                    call	_setpage
     267   00:4367  CB 43               		bit		0,e
     268   00:4369  21 2B C6            		ld		hl,_shadow1
     269   00:436C  20 03               		jr		nz,1f
     270   00:436E  21 2B C0            		ld		hl,_shadow0
     271   00:4371  22 28 C0            1:		ld		(_shadowbuff),hl
     272   00:4374                      
     273   00:4374                      		; ld	ix,enemylist
     274   00:4374                      		; call save_background
     275   00:4374                      
     276   00:4374                      		; ld	ix,enemylist
     277   00:4374                      		; call plot_sprite
     278   00:4374                      
     279   00:4374  CD A6 41            		call	plot_frame
     280   00:4377                      		
     281   00:4377  CD BF 61            		call	enemies_LMMM
     282   00:437A                      
     283   00:437A                      		; ld	ix,enemylist
     284   00:437A                      		; call restore_background
     285   00:437A                      
     286   00:437A                      		; ld	ix,enemylist
     287   00:437A                      		; call	move_sprites
     288   00:437A                      		
     289   00:437A  CD F9 46            		call	_compute_fps
     290   00:437D  CD D7 46            		call	_print_fps
     291   00:4380                      
     292   00:4380  2A 1E C0            		ld		hl,(_nframes)
     293   00:4383  23                  		inc		hl
     294   00:4384  22 1E C0            		ld		(_nframes),hl
     295   00:4387                      		
     296   00:4387  CD 40 44            		call	_cursors
     297   00:438A  7D                  		ld		a,l
     298   00:438B  FE 01               		cp		1
     299   00:438D  CA A8 43            		jp		z,up
     300   00:4390  FE 03               		cp		3
     301   00:4392  CA D0 43            		jp		z,right
     302   00:4395  FE 05               		cp		5
     303   00:4397  CA BD 43            		jp		z,dwn
     304   00:439A  FE 07               		cp		7
     305   00:439C  CA EA 43            		jp		z,left
     306   00:439F  3E FF               		ld		a,-1
     307   00:43A1  32 09 C0            		ld		(_mcframe),a
     308   00:43A4  C3 54 43            		jp      main_loop
     309   00:43A7                      
     310   00:43A7  C9                          ret
     311   00:43A8                      
     312   00:43A8                      up:		
     313   00:43A8  3A 25 C0            		ld		a,(_ymappos)
     314   00:43AB  47                  		ld		b,a
     315   00:43AC  3A 0B C0            		ld		a,(_ticxframe)
     316   00:43AF  ED 44               		neg
     317   00:43B1  80                  		add		a,b
     318   00:43B2  32 25 C0            		ld		(_ymappos),a
     319   00:43B5  3E 02               		ld	a,2
     320   00:43B7  32 0A C0            		ld	(_mcstate),a
     321   00:43BA  C3 54 43            		jp      main_loop
     322   00:43BD                      
     323   00:43BD                      dwn:	
     324   00:43BD  3A 25 C0            		ld		a,(_ymappos)
     325   00:43C0  47                  		ld		b,a
     326   00:43C1  3A 0B C0            		ld		a,(_ticxframe)
     327   00:43C4  80                  		add		a,b
     328   00:43C5  32 25 C0            		ld		(_ymappos),a
     329   00:43C8  3E 03               		ld	a,3
     330   00:43CA  32 0A C0            		ld	(_mcstate),a
     331   00:43CD  C3 54 43            		jp      main_loop
     332   00:43D0                      		
     333   00:43D0                      right:	
     334   00:43D0  3E 04               		ld		a,4
     335   00:43D2  32 03 C0            		ld		(_mcdx),a
     336   00:43D5                      
     337   00:43D5  3E 01               		ld	a,1
     338   00:43D7  32 0A C0            		ld	(_mcstate),a
     339   00:43DA                      
     340   00:43DA  3A 0B C0            		ld		a,(_ticxframe)
     341   00:43DD  4F                  		ld		c,a
     342   00:43DE  06 00               		ld		b,0
     343   00:43E0  2A 26 C0            		ld		hl,(_xmappos)
     344   00:43E3  09                  		add		hl,bc
     345   00:43E4  22 26 C0            		ld		(_xmappos),hl
     346   00:43E7  C3 54 43            		jp      main_loop
     347   00:43EA                      
     348   00:43EA                      left:	
     349   00:43EA  3E 04               		ld		a,4
     350   00:43EC  ED 44               		neg
     351   00:43EE  32 03 C0            		ld		(_mcdx),a
     352   00:43F1                      
     353   00:43F1  AF                  		xor	a
     354   00:43F2  32 0A C0            		ld	(_mcstate),a
     355   00:43F5                      		
     356   00:43F5  3A 0B C0            		ld		a,(_ticxframe)
     357   00:43F8  ED 44               		neg
     358   00:43FA  4F                  		ld		c,a
     359   00:43FB  06 FF               		ld		b,-1
     360   00:43FD  2A 26 C0            		ld		hl,(_xmappos)
     361   00:4400  09                  		add		hl,bc
     362   00:4401  22 26 C0            		ld		(_xmappos),hl
     363   00:4404  C3 54 43            		jp      main_loop
     364   00:4407                      
     365   00:4407                      
     366   00:4407                      ;-------------------------------------
     367   00:4407  (00:FC9E)           JIFFY: equ 0xFC9E 
     368   00:4407                      ;-------------------------------------
     369   00:4407  E5                  _isr:	push	hl
     370   00:4408  C5                  		push	bc
     371   00:4409  2A 9E FC            		ld		hl,(JIFFY)
     372   00:440C                      
     373   00:440C  3A 02 C0            		ld	a,(SEL_NTSC)
     374   00:440F  A7                  		and 	a
     375   00:4410  20 05               		jr		nz,1f
     376   00:4412                      		
     377   00:4412  01 CE FF            		ld		bc,-50			; PAL 
     378   00:4415  18 03               		jr	2f
     379   00:4417                      1:
     380   00:4417  01 C4 FF            		ld		bc,-60			; NTSC
     381   00:441A                      		
     382   00:441A  09                  2:		add		hl,bc
     383   00:441B  21 0B C0            		ld		hl,_ticxframe
     384   00:441E  34                  		inc		(hl)
     385   00:441F  C1                  		pop		bc
     386   00:4420  E1                  		pop		hl
     387   00:4421  D0                  		ret	nc
     388   00:4422                      		
     389   00:4422  E5                  		push	hl
     390   00:4423  21 00 00            		ld		hl,0
     391   00:4426  22 9E FC            		ld		(JIFFY),hl
     392   00:4429  2A 1E C0            		ld		hl,(_nframes)
     393   00:442C  22 1C C0            		ld		(_fps),hl
     394   00:442F  21 00 00            		ld		hl,0
     395   00:4432  22 1E C0            		ld		(_nframes),hl
     396   00:4435  E1                  		pop		hl
     397   00:4436  C9                  		ret
     398   00:4437                      ;-------------------------------------
     399   00:4437                      ;   Power-up routine for 32K ROM
     400   00:4437                      ;   set pages and sub slot
     401   00:4437                      ;-------------------------------------
     402   00:4437                      powerup:
     403   00:4437  CD 10 40                    call    search_slot
     404   00:443A  CD 2F 40                    call    search_slotram
     405   00:443D  C3 5B 40            		jp		setrompage2
     406   00:4440                              
     407   00:4440                      
     408   00:4440                      ;-------------------------------------
     409   00:4440                      
     410   00:4440                      
     411   00:4440  (00:00D5)           GTSTCK      equ 0x00D5      ;Returns the joystick status
     412   00:4440  (00:00D8)           GTTRIG      equ 0x00D8      ;Returns current trigger status
     413   00:4440                      
     414   00:4440                      
     415   00:4440                      _cursors:
     416   00:4440                      
     417   00:4440  AF                  	xor     a
     418   00:4441  CD D5 00            	call	GTSTCK
     419   00:4444  F5                  	push	af		;return the cursors
     420   00:4445  3E 01               	ld		a,1
     421   00:4447  CD D5 00            	call	GTSTCK
     422   00:444A  E1                  	pop		hl		;return the joystick
     423   00:444B  B4                  	or		h
     424   00:444C  6F                  	ld		l,a
     425   00:444D  C9                  	ret
     426   00:444E                      	
     427   00:444E                      
     428   00:444E                      
     429   00:444E                              
     430   00:444E                      ;-------------------------------------
     431   00:444E                      		
     432   00:444E  (00:0099)           vdpport1 equ 0x99
     433   00:444E  (00:009A)           vdpport2 equ 0x9A
     434   00:444E                      
     435   00:444E                      levelcolors:
     436   00:444E  (0020)              	incbin "palette.bin"
     437   00:446E                      
     438   00:446E                      _SetPalet:   
     439   00:446E  F3                  	di
     440   00:446F  AF                  	xor a 			;Set pointer to zero.
     441   00:4470  D3 99               	out (vdpport1),a        
     442   00:4472  3E 90               	ld  a,16 | 010000000B
     443   00:4474  D3 99               	out (vdpport1),a
     444   00:4476                      
     445   00:4476  21 4E 44            	ld  hl,levelcolors
     446   00:4479  01 9A 20            	ld bc,vdpport2+32*256
     447   00:447C  ED B3               	otir
     448   00:447E  FB                  	ei
     449   00:447F  C9                  	ret
     450   00:4480                      
     451   00:4480                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     452   00:4480                      
     453   00:4480                      	include vuitpakker.asm
       1.  00:4480                      
       2.  00:4480                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       3.  00:4480                      
       4.  00:4480                      
       5.  00:4480                      _vuitpakker:
       6.  00:4480  FD E5                   push iy
       7.  00:4482  DD E5                   push ix
       8.  00:4484                      
       9.  00:4484  CD 8C 44                call  1f
      10.  00:4487                      
      11.  00:4487  DD E1                   pop ix
      12.  00:4489  FD E1                   pop iy
      13.  00:448B  C9                      ret
      14.  00:448C                      
      15.  00:448C                      1:
      16.  00:448C                      ; in de input
      17.  00:448C                      ; in bc VRAM output
      18.  00:448C                      
      19.  00:448C  62                      ld h,d
      20.  00:448D  6B                      ld l,e
      21.  00:448E  50                      ld d,b
      22.  00:448F  59                      ld e,c
      23.  00:4490                      
      24.  00:4490                      ; pletter v0.5 msx unpacker
      25.  00:4490                      
      26.  00:4490                      ;-----------------------------------------------------------
      27.  00:4490                      ; Pletter 0.5b VRAM Depacker - 64Kb version
      28.  00:4490                      ; HL = RAM/ROM source ; DE = VRAM destination
      29.  00:4490                      ;-----------------------------------------------------------
      30.  00:4490  F3                      di
      31.  00:4491                      
      32.  00:4491                      ; VRAM address setup
      33.  00:4491                      ;    ld  a,e
      34.  00:4491                      ;    out (0x99),a
      35.  00:4491                      ;    ld  a,d
      36.  00:4491                      ;    or  0x40
      37.  00:4491                      ;    out (0x99),a
      38.  00:4491  CD 51 45                call setVwrite
      39.  00:4494                      
      40.  00:4494                      ; Initialization
      41.  00:4494  7E                      ld  a,(hl)
      42.  00:4495  23                      inc hl
      43.  00:4496  D9                      exx
      44.  00:4497  11 00 00                ld  de,0
      45.  00:449A  87                      add a,a
      46.  00:449B  3C                      inc a
      47.  00:449C  CB 13                   rl  e
      48.  00:449E  87                      add a,a
      49.  00:449F  CB 13                   rl  e
      50.  00:44A1  87                      add a,a
      51.  00:44A2  CB 13                   rl  e
      52.  00:44A4  CB 13                   rl  e
      53.  00:44A6  21 6B 45                ld  hl,__modes
      54.  00:44A9  19                      add hl,de
      55.  00:44AA  5E                      ld  e,(hl)
      56.  00:44AB  DD                      db    0xdd
      57.  00:44AC  6B                      ld  l,e         ; ld ixl,e    
      58.  00:44AD  23                      inc hl
      59.  00:44AE  5E                      ld  e,(hl)
      60.  00:44AF  DD                      db    0xdd
      61.  00:44B0  63                      ld h,e          ; ld  ixh,e
      62.  00:44B1  1E 01                   ld  e,1
      63.  00:44B3  D9                      exx
      64.  00:44B4  FD 21 BD 44             ld  iy,__loop
      65.  00:44B8                      
      66.  00:44B8                      ; Main depack loop
      67.  00:44B8  0E 98               _literal:ld  c,098h
      68.  00:44BA  ED A3                   outi
      69.  00:44BC  13                      inc de
      70.  00:44BD  87                  __loop:   add a,a
      71.  00:44BE  CC 45 45                call    z,_getbit
      72.  00:44C1  30 F5                   jr  nc,_literal
      73.  00:44C3                      
      74.  00:44C3                      ; Compressed data
      75.  00:44C3  D9                      exx
      76.  00:44C4  62                      ld  h,d
      77.  00:44C5  6B                      ld  l,e
      78.  00:44C6  87                  _getlen: add a,a
      79.  00:44C7  CC 49 45                call    z,_getbitexx
      80.  00:44CA  30 1D                   jr  nc,lenok
      81.  00:44CC  87                  lus:    add a,a
      82.  00:44CD  CC 49 45                call    z,_getbitexx
      83.  00:44D0  ED 6A                   adc hl,hl
      84.  00:44D2  D8                      ret c
      85.  00:44D3  87                      add a,a
      86.  00:44D4  CC 49 45                call    z,_getbitexx
      87.  00:44D7  30 10                   jr  nc,lenok
      88.  00:44D9  87                      add a,a
      89.  00:44DA  CC 49 45                call    z,_getbitexx
      90.  00:44DD  ED 6A                   adc hl,hl
      91.  00:44DF  DA 4F 45                jp  c,Depack_out
      92.  00:44E2  87                      add a,a
      93.  00:44E3  CC 49 45                call    z,_getbitexx
      94.  00:44E6  DA CC 44                jp  c,lus
      95.  00:44E9  23                  lenok:  inc hl
      96.  00:44EA  D9                      exx
      97.  00:44EB  4E                      ld  c,(hl)
      98.  00:44EC  23                      inc hl
      99.  00:44ED  06 00                   ld  b,0
     100.  00:44EF  CB 79                   bit 7,c
     101.  00:44F1  CA 24 45                jp  z,offsok
     102.  00:44F4  DD E9                   jp  (ix)
     103.  00:44F6                      
     104.  00:44F6  87                  _mode7:  add a,a
     105.  00:44F7  CC 45 45                call    z,_getbit
     106.  00:44FA  CB 10                   rl  b
     107.  00:44FC  87                  _mode6:  add a,a
     108.  00:44FD  CC 45 45                call    z,_getbit
     109.  00:4500  CB 10                   rl  b
     110.  00:4502  87                  _mode5:  add a,a
     111.  00:4503  CC 45 45                call    z,_getbit
     112.  00:4506  CB 10                   rl  b
     113.  00:4508  87                  _mode4:  add a,a
     114.  00:4509  CC 45 45                call    z,_getbit
     115.  00:450C  CB 10                   rl  b
     116.  00:450E  87                  _mode3:  add a,a
     117.  00:450F  CC 45 45                call    z,_getbit
     118.  00:4512  CB 10                   rl  b
     119.  00:4514  87                  _mode2:  add a,a
     120.  00:4515  CC 45 45                call    z,_getbit
     121.  00:4518  CB 10                   rl  b
     122.  00:451A  87                      add a,a
     123.  00:451B  CC 45 45                call    z,_getbit
     124.  00:451E  30 04                   jr  nc,offsok
     125.  00:4520  B7                      or  a
     126.  00:4521  04                      inc b
     127.  00:4522  CB B9                   res 7,c
     128.  00:4524  03                  offsok: inc bc
     129.  00:4525  E5                      push    hl
     130.  00:4526  D9                      exx
     131.  00:4527  E5                      push    hl
     132.  00:4528  D9                      exx
     133.  00:4529  6B                      ld  l,e
     134.  00:452A  62                      ld  h,d
     135.  00:452B  ED 42                   sbc hl,bc
     136.  00:452D  C1                      pop bc
     137.  00:452E  F5                      push    af
     138.  00:452F                      _loop: 
     139.  00:452F                      ;    ld  a,l
     140.  00:452F                      ;    out (0x99),a
     141.  00:452F                      ;    ld  a,h
     142.  00:452F                      ;    out (0x99),a
     143.  00:452F  CD 5D 45                call setVread
     144.  00:4532                          
     145.  00:4532  DB 98                   in  a,(0x98)
     146.  00:4534  08                      ex  af,af'
     147.  00:4535                      ;    ld  a,e
     148.  00:4535                      ;    out (0x99),a
     149.  00:4535                      ;    ld  a,d
     150.  00:4535                      ;    or  0x40
     151.  00:4535                      ;    out (0x99),a
     152.  00:4535  CD 51 45                call setVwrite
     153.  00:4538                          
     154.  00:4538  08                      ex  af,af'
     155.  00:4539  D3 98                   out (0x98),a
     156.  00:453B  13                      inc de
     157.  00:453C  ED A1                   cpi
     158.  00:453E  EA 2F 45                jp  pe,_loop
     159.  00:4541  F1                      pop af
     160.  00:4542  E1                      pop hl
     161.  00:4543  FD E9                   jp  (iy)
     162.  00:4545                      ;
     163.  00:4545  7E                  _getbit: ld  a,(hl)
     164.  00:4546  23                      inc hl
     165.  00:4547  17                      rla
     166.  00:4548  C9                      ret
     167.  00:4549                      
     168.  00:4549                      _getbitexx:
     169.  00:4549  D9                      exx
     170.  00:454A  7E                      ld  a,(hl)
     171.  00:454B  23                      inc hl
     172.  00:454C  D9                      exx
     173.  00:454D  17                      rla
     174.  00:454E  C9                      ret
     175.  00:454F                      
     176.  00:454F                      ; De-packer exit
     177.  00:454F                      Depack_out:
     178.  00:454F  FB                      ei
     179.  00:4550  C9                      ret
     180.  00:4551                      
     181.  00:4551                      
     182.  00:4551                      
     183.  00:4551                      setVwrite:
     184.  00:4551                      
     185.  00:4551  D5                      push    de
     186.  00:4552  C5                      push    bc
     187.  00:4553  ED 4B 20 C0             ld      bc,(_vbit16)
     188.  00:4557  CD 75 46                call    _vdpsetvramwr
     189.  00:455A  C1                      pop     bc
     190.  00:455B  D1                      pop     de
     191.  00:455C                      
     192.  00:455C  C9                      ret
     193.  00:455D                      setVread:    
     194.  00:455D                      
     195.  00:455D  D5                      push    de
     196.  00:455E  C5                      push    bc
     197.  00:455F  5D                      ld      e,l
     198.  00:4560  54                      ld      d,h
     199.  00:4561  ED 4B 20 C0             ld      bc,(_vbit16)
     200.  00:4565  CD 8F 46                call    _vdpsetvramrd
     201.  00:4568  C1                      pop     bc
     202.  00:4569  D1                      pop     de
     203.  00:456A                      
     204.  00:456A  C9                      ret
     205.  00:456B                      
     206.  00:456B                      __modes:
     207.  00:456B  24 45                   dw  offsok
     208.  00:456D  14 45                   dw  _mode2
     209.  00:456F  0E 45                   dw  _mode3
     210.  00:4571  08 45                   dw  _mode4
     211.  00:4573  02 45                   dw  _mode5
     212.  00:4575  FC 44                   dw  _mode6
     213.  00:4577  F6 44                   dw  _mode7
     454   00:4579                      
     455   00:4579                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     456   00:4579                      
     457   00:4579                      	include plot_tile.asm
       1.  00:4579                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       2.  00:4579                      ; input
       3.  00:4579                      ; hl  configured in window map 32x24 of uints
       4.  00:4579                      ; de  tile to be plot
       5.  00:4579                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
       6.  00:4579                      plot_tile:
       7.  00:4579                      							
       8.  00:4579  CB 7A               	bit 	7,d			; test for LMMMM	
       9.  00:457B  C2 C8 45            	jp		nz,plot_trasp_tile
      10.  00:457E                      	
      11.  00:457E  7A                  	ld		a,d
      12.  00:457F  B3                  	or		e
      13.  00:4580  C2 8C 45            	jp		nz,plot_foreground
      14.  00:4583                      
      15.  00:4583                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      16.  00:4583                      ; input
      17.  00:4583                      ; hl  configured in window map 32x24
      18.  00:4583                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      19.  00:4583                      
      20.  00:4583                      ; plot_background:
      21.  00:4583                      
      22.  00:4583  E5                  	push	hl
      23.  00:4584  11 25 5C            	ld		de,_backmap-32*4-2
      24.  00:4587  19                  	add		hl,de
      25.  00:4588  5E                  	ld		e,(hl)
      26.  00:4589  23                  	inc		hl
      27.  00:458A  56                  	ld		d,(hl)
      28.  00:458B  E1                  	pop		hl
      29.  00:458C                      	
      30.  00:458C                      	
      31.  00:458C                      plot_foreground:
      32.  00:458C                      
      33.  00:458C  (00:0001)           counter:=1
      34.  00:458C                      	while counter<NSolidColors
      35.  00:458C                    < 	ld	a,low SolidTile@#
      36.  00:458C                    < 	cp	e
      37.  00:458C                    < 	jr	nz,1f
      38.  00:458C                    < 	ld	a,high SolidTile@#
      39.  00:458C                    < 	cp	d
      40.  00:458C                    < 	ld	a,17*SolidColor@#		; solid color1
      41.  00:458C                    < 	jp	z,plot_solid_box
      42.  00:458C                    < 1:	
      43.  00:458C                    < counter:=counter+1
      44.  00:458C                    < 	endwhile	
      44.  00:458C  3E 00 BB 20 08 3E 00 BA 3E 00 CA 2D 46 3E 0C BB 
      44.  00:459C  20 08 3E 00 BA 3E 11 CA 2D 46 3E C8 BB 20 08 3E 
      44.  00:45AC  04 BA 3E 44 CA 2D 46 3E AC BB 20 08 3E 05 BA 3E 
      44.  00:45BC  77 CA 2D 46 
      45.  00:45C0                      
      46.  00:45C0  CD E0 45            	call 	vdp_conf
      47.  00:45C3                      
      48.  00:45C3  3E D0               	ld		a,11010000B
      49.  00:45C5  D3 9B               	out 	(0x9B), a		; command HMMM
      50.  00:45C7  C9                  	ret
      51.  00:45C8                      
      52.  00:45C8                      	
      53.  00:45C8                      	
      54.  00:45C8                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      55.  00:45C8                      ; input
      56.  00:45C8                      ; hl   configured in window map 32x24
      57.  00:45C8                      ; de  tile to be plot
      58.  00:45C8                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      59.  00:45C8                      
      60.  00:45C8                      plot_trasp_tile:
      61.  00:45C8                      
      62.  00:45C8  D5                  	push	de
      63.  00:45C9  E5                  	push	hl
      64.  00:45CA                      					;	plot_background
      65.  00:45CA  11 25 5C            	ld		de,_backmap-32*4-2
      66.  00:45CD  19                  	add		hl,de
      67.  00:45CE  5E                  	ld		e,(hl)
      68.  00:45CF  23                  	inc		hl
      69.  00:45D0  56                  	ld		d,(hl)
      70.  00:45D1                      
      71.  00:45D1  E1                  	pop		hl
      72.  00:45D2  E5                  	push	hl
      73.  00:45D3  CD 8C 45            	call	plot_foreground
      74.  00:45D6  E1                  	pop		hl
      75.  00:45D7  D1                  	pop		de
      76.  00:45D8                      
      77.  00:45D8  CD E0 45            	call	vdp_conf
      78.  00:45DB                      
      79.  00:45DB  3E 98               	ld		a,10011000B
      80.  00:45DD  D3 9B               	out 	(0x9B), a		; command LMMM
      81.  00:45DF  C9                  	ret
      82.  00:45E0                      
      83.  00:45E0                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      84.  00:45E0                      ; input
      85.  00:45E0                      ; hl   configured in window map 32x24
      86.  00:45E0                      ; de  tile to be plot
      87.  00:45E0                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
      88.  00:45E0                      
      89.  00:45E0                      vdp_conf:	
      90.  00:45E0                      	
      91.  00:45E0  29 29               [2]	add		hl,hl
      92.  00:45E2  4D                  	ld		c,l			; C = dx*8
      93.  00:45E3  7C                  	ld		a,h
      94.  00:45E4  87 87 87            [3]	add		a,a
      95.  00:45E7  47                  	ld		b,a			; B = dy*8
      96.  00:45E8  C5                  	push	bc			; dx*8 and dy*8 on the stack
      97.  00:45E9                      	
      98.  00:45E9                      	; de has the 16 bit tile
      99.  00:45E9                      	; de = 10 bits = 5 bits for y and 5 bits for x
     100.  00:45E9                      
     101.  00:45E9  EB                  	ex		de,hl
     102.  00:45EA  29 29 29            [3]	add		hl,hl
     103.  00:45ED                      	
     104.  00:45ED                      	; now l is sx*8 and h is sy
     105.  00:45ED                      		
     106.  00:45ED  7C                  	ld		a,h
     107.  00:45EE  87 87 87            [3]	add		a,a
     108.  00:45F1  67                  	ld		h,a
     109.  00:45F2  F5                  	push	af
     110.  00:45F3                      	
     111.  00:45F3                      	; now h is sy*8
     112.  00:45F3  F3                  	di
     113.  00:45F4  3E 20               	ld 		a, 32
     114.  00:45F6  D3 99               	out 	(0x99),a
     115.  00:45F8  3E 91               	ld 		a, 17+128
     116.  00:45FA  D3 99               	out 	(0x99),a
     117.  00:45FC  FB                  	ei
     118.  00:45FD                      
     119.  00:45FD  0E 9B               	ld 		c, 0x9B
     120.  00:45FF                      	
     121.  00:45FF  CD BF 46            	call _waitvdp;
     122.  00:4602                      	
     123.  00:4602  ED 69               	out		(c), l 		; sx
     124.  00:4604  AF                  	xor a
     125.  00:4605  D3 9B               	out		(0x9B), a 	; sx (high)
     126.  00:4607                      	
     127.  00:4607  ED 61               	out		(c), h 		; sy
     128.  00:4609  F1                  	pop		af
     129.  00:460A  3E 02               	ld		a,2			; source page for tiles 32x32=1024 tiles
     130.  00:460C  CE 00               	adc		a,0
     131.  00:460E  D3 9B               	out 	(0x9B), a 	; sy (high-> page 2)
     132.  00:4610                      
     133.  00:4610  E1                  	pop		hl			; recover dx*8,dy*8
     134.  00:4611                      	
     135.  00:4611  ED 69               	out 	(c), l 		; dx
     136.  00:4613  AF                  	xor a
     137.  00:4614  D3 9B               	out 	(0x9B), a	; dx (high)
     138.  00:4616  ED 61               	out 	(c), h 		; dy
     139.  00:4618  3A 2A C0            	ld 		a,(_currentpage)	; destination page
     140.  00:461B  D3 9B               	out 	(0x9B), a	; dy (high-> page 0 or 1)
     141.  00:461D                      
     142.  00:461D  2E 08               	ld 		l,8 		; block size
     143.  00:461F                      
     144.  00:461F  ED 69               	out 	(c), l
     145.  00:4621  AF                  	xor a
     146.  00:4622  D3 9B               	out 	(0x9B), a
     147.  00:4624  ED 69               	out 	(c), l
     148.  00:4626  D3 9B               	out 	(0x9B), a
     149.  00:4628  D3 9B               	out 	(0x9B), a
     150.  00:462A  D3 9B               	out 	(0x9B), a
     151.  00:462C  C9                  	ret
     152.  00:462D                      
     153.  00:462D                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     154.  00:462D                      ; input
     155.  00:462D                      ; hl configured in window map 32x24
     156.  00:462D                      ;  a color
     157.  00:462D                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     158.  00:462D                      
     159.  00:462D                      plot_solid_box:
     160.  00:462D  5F                  	ld		e,a		; solid color
     161.  00:462E                      
     162.  00:462E  29 29               [2]	add		hl,hl
     163.  00:4630  4D                  	ld		c,l			; C = dx*8
     164.  00:4631  7C                  	ld		a,h
     165.  00:4632  87 87 87            [3]	add		a,a
     166.  00:4635  47                  	ld		b,a			; B = dy*8
     167.  00:4636  C5                  	push	bc			; dx*8 and dy*8 on the stack
     168.  00:4637                      
     169.  00:4637  F3                  	di
     170.  00:4638  3E 24               	ld 		a, 36
     171.  00:463A  D3 99               	out 	(0x99),a
     172.  00:463C  3E 91               	ld 		a, 17+128
     173.  00:463E  D3 99               	out 	(0x99),a
     174.  00:4640  FB                  	ei
     175.  00:4641                      
     176.  00:4641  0E 9B               	ld 		c, 0x9B
     177.  00:4643                      	
     178.  00:4643  CD BF 46            	call _waitvdp;
     179.  00:4646  E1                  	pop		hl			; recover dx*8,dy*8
     180.  00:4647                      	
     181.  00:4647  ED 69               	out 	(c), l 		; dx
     182.  00:4649  AF                  	xor a
     183.  00:464A  D3 9B               	out 	(0x9B), a	; dx (high)
     184.  00:464C  ED 61               	out 	(c), h 		; dy
     185.  00:464E  3A 2A C0            	ld 		a,(_currentpage)	; destination page
     186.  00:4651  D3 9B               	out 	(0x9B), a	; dy (high-> page 0 or 1)
     187.  00:4653                      
     188.  00:4653  2E 08               	ld 		l,8 		; block size
     189.  00:4655                      
     190.  00:4655  ED 69               	out 	(c), l
     191.  00:4657  AF                  	xor a
     192.  00:4658  D3 9B               	out 	(0x9B), a
     193.  00:465A  ED 69               	out 	(c), l
     194.  00:465C  D3 9B               	out 	(0x9B), a
     195.  00:465E  ED 59               	out 	(c), e
     196.  00:4660  D3 9B               	out 	(0x9B), a
     197.  00:4662  2E C0               	ld		l,11000000B	; command HMMV
     198.  00:4664  ED 69               	out 	(c), l
     199.  00:4666  C9                  	ret
     458   00:4667                      
     459   00:4667                      ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
     460   00:4667                      
     461   00:4667                      _clean_buffs:
     462   00:4667  01 3F 0C            	ld	bc,2*WinWidth*WinWidth*2-1
     463   00:466A  21 2B C0            	ld	hl,_shadow0
     464   00:466D  36 FF               	ld	(hl),-1
     465   00:466F  11 2C C0            	ld	de,_shadow0+1
     466   00:4672  ED B0               	ldir
     467   00:4674  C9                  	ret
     468   00:4675                      	
     469   00:4675                      ;Set VDP for writing at address CDE (17-bit) 
     470   00:4675                      
     471   00:4675                      _vdpsetvramwr:
     472   00:4675  79                  	ld a,c
     473   00:4676                      ;Set VDP for writing at address ADE (17-bit) ;
     474   00:4676  CB 02               	rlc d
     475   00:4678  17                  	rla
     476   00:4679  CB 02               	rlc d
     477   00:467B  17                  	rla
     478   00:467C  CB 3A               	srl d ; primo shift, il secondo dopo la out
     479   00:467E                      
     480   00:467E  D3 99               	out (0x99),a ;set bits 14-16
     481   00:4680  3E 8E               	ld a,14+128
     482   00:4682  D3 99               	out (0x99),a
     483   00:4684                      
     484   00:4684  CB 3A               	srl d ; secondo shift.            
     485   00:4686  7B                  	ld a,e ;set bits 0-7
     486   00:4687  D3 99               	out (0x99),a
     487   00:4689  7A                  	ld a,d ;set bits 8-13
     488   00:468A  F6 40               	or 0x40 ; + write access
     489   00:468C  D3 99               	out (0x99),a
     490   00:468E  C9                  	ret
     491   00:468F                      	
     492   00:468F                      ;Set VDP port #98 to start reading at address CDE (17-bit) ;
     493   00:468F                      
     494   00:468F                      _vdpsetvramrd:
     495   00:468F  79                  	ld a,c
     496   00:4690                      ;Set VDP port #98 to start reading at address ADE (17-bit) ;
     497   00:4690  CB 02               	rlc d
     498   00:4692  17                  	rla
     499   00:4693  CB 02               	rlc d
     500   00:4695  17                  	rla
     501   00:4696  CB 3A               	srl d ; primo shift, il secondo dopo la out
     502   00:4698                      
     503   00:4698  D3 99               	out (0x99),a ;set bits 14-16
     504   00:469A  3E 8E               	ld a,14+128
     505   00:469C  D3 99               	out (0x99),a
     506   00:469E                      
     507   00:469E  CB 3A               	srl d ; secondo shift.            
     508   00:46A0  7B                  	ld a,e ;set bits 0-7
     509   00:46A1  D3 99               	out (0x99),a
     510   00:46A3  7A                  	ld a,d ;set bits 8-13
     511   00:46A4  E6 3F               	and 0x3F
     512   00:46A6  D3 99               	out (0x99),a
     513   00:46A8  C9                  	ret
     514   00:46A9                      
     515   00:46A9                      ;Display page E in screen 5
     516   00:46A9                      _setpage:
     517   00:46A9  7B                  	ld a,e
     518   00:46AA  87                  	add a,a ;x32
     519   00:46AB  87                  	add a,a
     520   00:46AC  87                  	add a,a
     521   00:46AD  87                  	add a,a
     522   00:46AE  87                  	add a,a
     523   00:46AF  C6 1F               	add a,31
     524   00:46B1  F3                  	di
     525   00:46B2  D3 99               	out (0x99),a
     526   00:46B4  3E 82               	ld a,2+128
     527   00:46B6  D3 99               	out (0x99),a
     528   00:46B8  FB                  	ei            
     529   00:46B9  C9                  	ret
     530   00:46BA                      
     531   00:46BA  (00:005F)           chgmod        equ     0x005f      ;change graphic mode
     532   00:46BA  (00:000C)           RDSLT         equ     0x000c      ;read address HL in slot A
     533   00:46BA  (00:0156)           KILBUF        equ     0x0156      ;clear keyboard buffer
     534   00:46BA                      
     535   00:46BA                      _scr:
     536   00:46BA  7B                  	ld  a,e
     537   00:46BB  CD 5F 00            	call	chgmod
     538   00:46BE  C9                  	ret
     539   00:46BF                      
     540   00:46BF                      
     541   00:46BF                      _waitvdp:
     542   00:46BF  F3                  	di
     543   00:46C0  3E 02               	ld a,2
     544   00:46C2  D3 99               	out (0x99),a
     545   00:46C4  3E 8F               	ld a, 0x8f
     546   00:46C6  D3 99               	out (0x99),a
     547   00:46C8                      
     548   00:46C8  DB 99               1:  in a,(0x99)
     549   00:46CA  0F                  	rrca
     550   00:46CB  DA C8 46            	jp c, 1b
     551   00:46CE                      
     552   00:46CE  AF                  	xor a
     553   00:46CF  D3 99               	out (0x99),a
     554   00:46D1  3E 8F               	ld a, 0x8f
     555   00:46D3  D3 99               	out (0x99),a
     556   00:46D5  FB                  	ei
     557   00:46D6  C9                  	ret
     558   00:46D7                      
     559   00:46D7                      
     560   00:46D7                      	
     561   00:46D7                      _print_fps:
     562   00:46D7  3A 0F C0            	ld	a,(_buffer+3)
     563   00:46DA  5F                  	ld	e,a
     564   00:46DB  16 00               	ld	d,0
     565   00:46DD  21 80 07            	ld	hl,32*(64-3)-'0'+16
     566   00:46E0  19                  	add	hl,de
     567   00:46E1  EB                  	ex	de,hl
     568   00:46E2                      	
     569   00:46E2  21 FC 05            	ld	hl,2*(23*32+30)
     570   00:46E5  CD 8C 45            	call 	plot_foreground
     571   00:46E8                      
     572   00:46E8  3A 10 C0            	ld	a,(_buffer+4)
     573   00:46EB  5F                  	ld	e,a
     574   00:46EC  16 00               	ld	d,0
     575   00:46EE  21 80 07            	ld	hl,32*(64-3)-'0'+16
     576   00:46F1  19                  	add	hl,de
     577   00:46F2  EB                  	ex	de,hl
     578   00:46F3                      	
     579   00:46F3  21 FE 05            	ld	hl,2*(23*32+31)
     580   00:46F6  C3 8C 45            	jp 	plot_foreground
     581   00:46F9                      	
     582   00:46F9                      
     583   00:46F9                      ;-------------------------------------
     584   00:46F9                      _compute_fps:
     585   00:46F9  ED 5B 1C C0         	ld	de,(_fps)
     586   00:46FD  01 0C C0            	ld	bc,_buffer
     587   00:4700                      
     588   00:4700                      int2ascii:
     589   00:4700                      	
     590   00:4700                      ; in de input 
     591   00:4700                      ; in bc output
     592   00:4700                      
     593   00:4700  EB                  	ex  de,hl
     594   00:4701  59                  	ld  e,c
     595   00:4702  50                  	ld  d,b
     596   00:4703                      
     597   00:4703                      Num2asc:
     598   00:4703  01 F0 D8            	ld  bc,-10000
     599   00:4706  CD 1C 47            	call    Num1
     600   00:4709  01 18 FC            	ld  bc,-1000
     601   00:470C  CD 1C 47            	call    Num1
     602   00:470F  01 9C FF            	ld  bc,-100
     603   00:4712  CD 1C 47            	call    Num1
     604   00:4715  0E F6               	ld  c,-10
     605   00:4717  CD 1C 47            	call    Num1
     606   00:471A  0E FF               	ld  c,-1
     607   00:471C                      
     608   00:471C                      Num1:   
     609   00:471C  3E 2F               	ld  a,'0'-1  ; '0' in the tileset
     610   00:471E                      
     611   00:471E                      Num2:   
     612   00:471E  3C                  	inc a
     613   00:471F  09                  	add hl,bc
     614   00:4720  38 FC               	jr  c,Num2
     615   00:4722  ED 42               	sbc hl,bc
     616   00:4724                      
     617   00:4724  12                  	ld  (de),a
     618   00:4725  13                  	inc de
     619   00:4726  C9                  	ret
     620   00:4727                      
     621   00:4727                      _metatable:
     622   00:4727  (1580)              	incbin "metatable.bin"
     623   00:5CA7                      _backmap:
     624   00:5CA7  (0400)              	incbin "backmap.bin"
     625   00:60A7                      
     626   00:60A7                      ; start
     627   00:60A7                      ; _mballon_start
     628   00:60A7                      	; ld	de,0xc000
     629   00:60A7                      	; ld	hl,_relocate
     630   00:60A7                      	; ld	bc,_endrelocate-_relocate
     631   00:60A7                      	; ldir
     632   00:60A7                      	; jp	0xc000
     633   00:60A7                      ; _relocate:
     634   00:60A7                      	; ld	a,:mballon
     635   00:60A7                      	; ld	(_bank1),a
     636   00:60A7                      	; inc	a
     637   00:60A7                      	; ld	(_bank2),a
     638   00:60A7                      	; ld	hl,(0x4002)
     639   00:60A7                      	; jp	(hl)
     640   00:60A7                      ; _endrelocate:
     641   00:60A7                      
     642   00:60A7                      	include enemies.asm
       1.  00:60A7                      
       2.  00:60A7  (00:0008)           nenemies 	equ	8
       3.  00:60A7  (00:0080)           sprite_size	equ	8*8*2
       4.  00:60A7                      
       5.  00:60A7                      		struct enemy
       6.  00:60A7                    < type 	db
       7.  00:60A7                    < state 	db
       8.  00:60A7                    < frame 	db
       9.  00:60A7                    < x		dw	
      10.  00:60A7                    < y		dw
      11.  00:60A7                    < mappos	dw
      12.  00:60A7                    < dx		dw
      13.  00:60A7                    < dy		dw
      14.  00:60A7                    < nx		db
      15.  00:60A7                    < ny		db
      16.  00:60A7                    < buf		ds	sprite_size
      17.  00:60A7                    < 	endstruct
      18.  00:60A7                      	
      19.  00:60A7  (06)                	page 6
      20.  06:8000                      frames:
      21.  06:8000  1A 00 EB 00 AA 00   		dw 01Ah,0EBh,0AAh
      22.  06:8006  1A 00 EB 00 AA 00   		dw 01Ah,0EBh,0AAh
      23.  06:800C                      
      24.  06:800C  00 (128)            [127]	ds	sprite_size
      25.  06:BF8C                      
      26.  06:BF8C  (00)                	page 0
      27.  00:60A7                      int_sprites
      28.  00:60A7  DD 21 2B CC         	ld	ix,enemylist
      29.  00:60AB  DD 36 03 00         	ld	(ix+enemy.x),0
      30.  00:60AF  DD 36 04 00         	ld	(ix+enemy.x+1),0
      31.  00:60B3                      	
      32.  00:60B3  DD 36 05 00         	ld	(ix+enemy.y),0
      33.  00:60B7  DD 36 06 00         	ld	(ix+enemy.y+1),0
      34.  00:60BB                      	
      35.  00:60BB  DD 36 0D 03         	ld	(ix+enemy.nx),3
      36.  00:60BF  DD 36 0E 02         	ld	(ix+enemy.ny),2
      37.  00:60C3                      	
      38.  00:60C3  DD 36 02 00         	ld	(ix+enemy.frame),0
      39.  00:60C7                      	
      40.  00:60C7  01 02 94            	ld	bc,_levelmap+2+mapWidth*10*2
      41.  00:60CA  DD 71 07            	ld	(ix+enemy.mappos),c
      42.  00:60CD  DD 70 08            	ld	(ix+enemy.mappos+1),b
      43.  00:60D0  C9                  	ret
      44.  00:60D1                      
      45.  00:60D1                      move_sprites
      46.  00:60D1  DD 7E 09            	ld	a,(ix+enemy.dx)
      47.  00:60D4  3D                  	dec	a
      48.  00:60D5  E6 03               	and	3
      49.  00:60D7  DD 77 09            	ld	(ix+enemy.dx),a
      50.  00:60DA  C0                  	ret	nz
      51.  00:60DB                      	
      52.  00:60DB  DD 6E 07            	ld	l,(ix+enemy.mappos)
      53.  00:60DE  DD 66 08            	ld	h,(ix+enemy.mappos+1)
      54.  00:60E1  23 23               [2]	inc	hl
      55.  00:60E3  DD 75 07            	ld	(ix+enemy.mappos),l
      56.  00:60E6  DD 74 08            	ld	(ix+enemy.mappos+1),h
      57.  00:60E9  C9                  	ret
      58.  00:60EA                      
      59.  00:60EA                      	; ld	bc,(ix+enemy.y)
      60.  00:60EA                      	; ld	hl,mapWidth
      61.  00:60EA                      	; call	bcxhl
      62.  00:60EA                      	; ld	bc,(ix+enemy.y)
      63.  00:60EA                      	; add	hl,bc
      64.  00:60EA                      	; ld	bc,_levelmap
      65.  00:60EA                      	; add	hl,bc	
      66.  00:60EA                      
      67.  00:60EA                      ;;;;;;;;;;;;;;;;;;;;;;;;
      68.  00:60EA                      ; save_background
      69.  00:60EA                      ; in 
      70.  00:60EA                      ;  ix destination in enemylist
      71.  00:60EA                      ;;;;;;;;;;;;;;;;;;;;;;;;
      72.  00:60EA                      
      73.  00:60EA                      save_background:
      74.  00:60EA  DD 5E 07            	ld	e,(ix+enemy.mappos)
      75.  00:60ED  DD 56 08            	ld	d,(ix+enemy.mappos+1)
      76.  00:60F0                      	
      77.  00:60F0  DD E5               	push	ix
      78.  00:60F2  E1                  	pop		hl
      79.  00:60F3  01 0F 00            	ld	bc,enemy.buf
      80.  00:60F6  09                  	add	hl,bc
      81.  00:60F7  EB                  	ex	de,hl
      82.  00:60F8                      	
      83.  00:60F8  DD 7E 0E            	ld	a,(ix+enemy.ny)
      84.  00:60FB                      
      85.  00:60FB  06 00               	ld	b,0
      86.  00:60FD                      	
      87.  00:60FD  DD 4E 0D            2:	ld	c,(ix+enemy.nx)
      88.  00:6100  CB 21               	sla	c
      89.  00:6102  E5                  	push	hl
      90.  00:6103  ED B0               	ldir
      91.  00:6105  E1                  	pop	hl
      92.  00:6106                      	
      93.  00:6106  24 24               [2]	inc h	; only if (mapWidth=256)
      94.  00:6108                      	
      95.  00:6108  3D                  	dec	a
      96.  00:6109  C2 FD 60            	jp	nz,2b
      97.  00:610C  C9                  	ret
      98.  00:610D                      	
      99.  00:610D                      ;;;;;;;;;;;;;;;;;;;;;;;;
     100.  00:610D                      ; plot_sprite
     101.  00:610D                      ; in 
     102.  00:610D                      ;  ix destination in enemylist
     103.  00:610D                      ;;;;;;;;;;;;;;;;;;;;;;;;
     104.  00:610D                      
     105.  00:610D                      plot_sprite:
     106.  00:610D  DD 6E 02            	ld	l,(ix+enemy.frame)
     107.  00:6110  26 00               	ld	h,0
     108.  00:6112  29 29 29 29 29 29   [6]	add	hl,hl			; sprite_size = 64*2
     109.  00:6118                      
     110.  00:6118  3E 06               	ld	a,:frames
     111.  00:611A  32 00 70            	ld	(_bank2),a
     112.  00:611D  01 00 80            	ld	bc,frames
     113.  00:6120  09                  	add	hl,bc			; hl aims to the current frame to be plotted
     114.  00:6121                      
     115.  00:6121  C3 2B 61            	jp	plot_sprtite_frame
     116.  00:6124                      	
     117.  00:6124                      ;;;;;;;;;;;;;;;;;;;;;;;;
     118.  00:6124                      ; restore_background
     119.  00:6124                      ; in 
     120.  00:6124                      ;  ix source in enemylist
     121.  00:6124                      ;;;;;;;;;;;;;;;;;;;;;;;;
     122.  00:6124                      
     123.  00:6124                      restore_background:
     124.  00:6124  DD E5               	push	ix
     125.  00:6126  E1                  	pop		hl
     126.  00:6127  01 0F 00            	ld	bc,enemy.buf
     127.  00:612A  09                  	add	hl,bc			
     128.  00:612B                      
     129.  00:612B                      plot_sprtite_frame:
     130.  00:612B  DD 5E 07            	ld	e,(ix+enemy.mappos)
     131.  00:612E  DD 56 08            	ld	d,(ix+enemy.mappos+1)	; hl->buffer, de->_levelmap
     132.  00:6131                      	
     133.  00:6131  DD 7E 0E            	ld	a,(ix+enemy.ny)
     134.  00:6134  06 00               	ld	b,0
     135.  00:6136                      	
     136.  00:6136  DD 4E 0D            2:	ld	c,(ix+enemy.nx)
     137.  00:6139  CB 21               	sla	c
     138.  00:613B  D5                  	push	de
     139.  00:613C  ED B0               	ldir
     140.  00:613E  D1                  	pop	de
     141.  00:613F                      
     142.  00:613F  14 14               [2]	inc d	; only if (mapWidth=256)
     143.  00:6141                      
     144.  00:6141  3D                  	dec	a
     145.  00:6142  C2 36 61            	jp	nz,2b
     146.  00:6145  C9                  	ret
     147.  00:6146                      	
     148.  00:6146                      	
     149.  00:6146                      	
     643   00:6146                      
     644   00:6146                      	include hwsprites.asm
       1.  00:6146                      
       2.  00:6146                      ; SGT = 0x7800 ->#R6 = 0x0F
       3.  00:6146                      ; SAT = 0x7600 ->#R5 = 0xEF #R11=0
       4.  00:6146                      
       5.  00:6146                      _hw_sprite_init:
       6.  00:6146                      
       7.  00:6146  F3                  		di
       8.  00:6147                      		; SGT = 0x7800 ->#R6 = 0x0F
       9.  00:6147  3E 0F               		ld		a,0x0F
      10.  00:6149  D3 99               		out		(0x99),a
      11.  00:614B  3E 86               		ld		a,128+6
      12.  00:614D  D3 99               		out		(0x99),a
      13.  00:614F                      		
      14.  00:614F                      		; SAT = 0x7600 ->#R5 = 0xEF #R11=0
      15.  00:614F  3E EF               		ld		a,0xEF
      16.  00:6151  D3 99               		out		(0x99),a
      17.  00:6153  3E 85               		ld		a,128+5
      18.  00:6155  D3 99               		out		(0x99),a
      19.  00:6157                      		
      20.  00:6157  AF                  		xor	a
      21.  00:6158  D3 99               		out		(0x99),a
      22.  00:615A  3E 8B               		ld		a,128+11
      23.  00:615C  D3 99               		out		(0x99),a
      24.  00:615E  FB                  		ei
      25.  00:615F                      		
      26.  00:615F                      		; unpack level map (meta_tiles)
      27.  00:615F  3E 05               		ld	a, :sprtdata.SPRITES
      28.  00:6161  32 00 70            		ld	(_bank2),a
      29.  00:6164                      		
      30.  00:6164  21 00 80            		ld		hl,	sprtdata.SPRITES
      31.  00:6167  0E 00               		ld		c,0
      32.  00:6169  11 00 78            		ld		de,0x7800
      33.  00:616C  CD 75 46            		call	_vdpsetvramwr
      34.  00:616F                      		
      35.  00:616F  01 98 00            		ld		bc,0x98
      36.  00:6172                      [8]		otir	; 2K
      36.  00:6172  ED B3 ED B3 ED B3 ED B3 ED B3 ED B3 ED B3 ED B3 
      37.  00:6182                      
      38.  00:6182  21 40 82            		ld		hl,	sprtdata.ATRIBUTOS
      39.  00:6185  0E 00               		ld		c,0
      40.  00:6187  11 00 74            		ld		de,0x7600-512
      41.  00:618A  CD 75 46            		call	_vdpsetvramwr
      42.  00:618D                      
      43.  00:618D  01 98 00            		ld		bc,0x98
      44.  00:6190  ED B3 ED B3         [2]		otir	; 512
      45.  00:6194                      
      46.  00:6194                      
      47.  00:6194  0E 00               		ld		c,0
      48.  00:6196  11 00 76            		ld		de,0x7600
      49.  00:6199  CD 75 46            		call	_vdpsetvramwr
      50.  00:619C                      		
      51.  00:619C  21 A5 61            		ld		hl,hwsprt_test		
      52.  00:619F  01 98 80            		ld		bc,0x8098
      53.  00:61A2  ED B3               		otir			
      54.  00:61A4  C9                  		ret
      55.  00:61A5                      		
      56.  00:61A5                      hwsprt_test
      57.  00:61A5  D8                  		db	0xd8
      58.  00:61A6  40 80 00 0F         		db	64,128,0,15
      59.  00:61AA  40 80 04 0F         		db	64,128,4,15
      60.  00:61AE  40 80 08 0F         		db	64,128,8,15
      61.  00:61B2                      		
      62.  00:61B2  20 80 0C 0F         		db	32,128,12,15
      63.  00:61B6  20 80 10 0F         		db	32,128,16,15
      64.  00:61BA  20 80 14 0F         		db	32,128,20,15
      65.  00:61BE  D8                  		db	0xd8
     645   00:61BF                      	
     646   00:61BF                      	include enemies_LMMM.asm
       1.  00:61BF                      
       2.  00:61BF                      enemies_LMMM:
       3.  00:61BF                      
       4.  00:61BF  21 78 00            	ld	hl,120
       5.  00:61C2  22 05 C0            	ld	(_mcx),hl
       6.  00:61C5  21 50 00            	ld	hl,16+64
       7.  00:61C8  22 07 C0            	ld	(_mcy),hl
       8.  00:61CB                      	
       9.  00:61CB  2A 07 C0            	ld	hl,(_mcy)
      10.  00:61CE  7D                  	ld	a,l
      11.  00:61CF  E6 F8               	and	11111000B
      12.  00:61D1  6F                  	ld	l,a
      13.  00:61D2  29 29 29            [3]	add	hl,hl
      14.  00:61D5  EB                  	ex	de,hl
      15.  00:61D6  2A 05 C0            	ld	hl,(_mcx)
      16.  00:61D9  7D                  	ld	a,l
      17.  00:61DA  E6 F8               	and	11111000B
      18.  00:61DC  1F 1F               [2]	rra
      19.  00:61DE  6F                  	ld	l,a
      20.  00:61DF  19                  	add	hl,de
      21.  00:61E0                      	
      22.  00:61E0  ED 5B 28 C0         	ld		de,(_shadowbuff)
      23.  00:61E4  19                  	add		hl,de		; HL = pointer to the shadow map
      24.  00:61E5  23                  	inc		hl
      25.  00:61E6  36 7F               	ld		(hl),127
      26.  00:61E8  23 23               [2]	inc		hl
      27.  00:61EA  36 7F               	ld		(hl),127
      28.  00:61EC  11 3E 00            	ld		de,2*32-2
      29.  00:61EF  19                  	add		hl,de		; HL = pointer to the shadow map
      30.  00:61F0  36 7F               	ld		(hl),127
      31.  00:61F2  23 23               [2]	inc		hl
      32.  00:61F4  36 7F               	ld		(hl),127
      33.  00:61F6                      
      34.  00:61F6                      	
      35.  00:61F6  F3                  	di
      36.  00:61F7  3E 20               	ld 		a, 32
      37.  00:61F9  D3 99               	out 	(0x99),a
      38.  00:61FB  3E 91               	ld 		a, 17+128
      39.  00:61FD  D3 99               	out 	(0x99),a
      40.  00:61FF  FB                  	ei
      41.  00:6200                      
      42.  00:6200  0E 9B               	ld 		c, 0x9B
      43.  00:6202                      	
      44.  00:6202  CD BF 46            	call _waitvdp;
      45.  00:6205                      
      46.  00:6205  3A 0A C0            	ld	a,(_mcstate)
      47.  00:6208  87 87               [2]	add	a,a
      48.  00:620A  5F                  	ld	e,a
      49.  00:620B  16 00               	ld	d,0
      50.  00:620D  21 53 62            	ld	hl,state0
      51.  00:6210  19                  	add	hl,de
      52.  00:6211                      	
      53.  00:6211  3A 09 C0            	ld	a,(_mcframe)
      54.  00:6214  3C                  	inc	a
      55.  00:6215  E6 03               	and	3
      56.  00:6217  32 09 C0            	ld	(_mcframe),a
      57.  00:621A  5F                  	ld	e,a
      58.  00:621B  16 00               	ld	d,0
      59.  00:621D  19                  	add	hl,de
      60.  00:621E  6E                  	ld	l,(hl)
      61.  00:621F                      
      62.  00:621F  26 D8               	ld		h,216
      63.  00:6221  ED 69               	out		(c), l 		; sx
      64.  00:6223  AF                  	xor a
      65.  00:6224  D3 9B               	out		(0x9B), a 	; sx (high)
      66.  00:6226                      	
      67.  00:6226  ED 61               	out		(c), h 		; sy
      68.  00:6228  3E 03               	ld		a,3			; source page for sprites
      69.  00:622A  D3 9B               	out 	(0x9B), a 	; sy (high-> page 3)
      70.  00:622C                      	
      71.  00:622C  3A 05 C0            	ld		a,(_mcx)
      72.  00:622F  D3 9B               	out 	(0x9B), a 	; dx
      73.  00:6231  AF                  	xor a
      74.  00:6232  D3 9B               	out 	(0x9B), a	; dx (high)
      75.  00:6234                      	
      76.  00:6234  3A 07 C0            	ld		a,(_mcy)
      77.  00:6237  D3 9B               	out 	(0x9B), a	; dy
      78.  00:6239  3A 2A C0            	ld 		a,(_currentpage)	; destination page
      79.  00:623C  D3 9B               	out 	(0x9B), a	; dy (high-> page 0 or 1)
      80.  00:623E                      
      81.  00:623E  21 10 10            	ld 		hl,16*257 	; block size
      82.  00:6241                      
      83.  00:6241  ED 69               	out 	(c), l
      84.  00:6243  AF                  	xor a
      85.  00:6244  D3 9B               	out 	(0x9B), a
      86.  00:6246  ED 61               	out 	(c), h
      87.  00:6248  D3 9B               	out 	(0x9B), a
      88.  00:624A  D3 9B               	out 	(0x9B), a
      89.  00:624C  D3 9B               	out 	(0x9B), a
      90.  00:624E                      
      91.  00:624E  3E 98               	ld		a,10011000B
      92.  00:6250  D3 9B               	out 	(0x9B), a		; command LMMM
      93.  00:6252  C9                  	ret
      94.  00:6253                      
      95.  00:6253  00 10 00 20         state0		db	0*16,1*16,0*16,2*16
      96.  00:6257  30 40 30 50         state1		db	3*16,4*16,3*16,5*16
      97.  00:625B  60 70 60 70         state2		db	6*16,7*16,6*16,7*16
      98.  00:625F  60 70 60 70         state3		db	6*16,7*16,6*16,7*16
     647   00:6263                      
     648   00:6263  (01)                	page 1
     649   01:8000                      _frame:
     650   01:8000  (0951)              	incbin "frame_.bin"			
     651   01:8951                      	
     652   01:8951  (02)                	page 2
     653   02:8000                      _tiles0:
     654   02:8000  (3767)              	incbin "tiles0_.bin"
     655   02:B767                      	
     656   02:B767  (03)                	page 3
     657   03:8000                      _tiles1:
     658   03:8000  (3050)              	incbin "tiles1_.bin"
     659   03:B050                      
     660   03:B050  (04)                	page 4
     661   04:8000                      _level:
     662   04:8000  (0B3F)              	incbin "metamap_.bin"			
     663   04:8B3F                      	
     664   04:8B3F  (05)                	page 5
     665   05:8000                      sprtdata
     666   05:8000                      	include 	SPROL.ASM
       1.  05:8000                      .SPRITES
       2.  05:8000                      ; --- Slot 0
       3.  05:8000                      ; mask 00
       4.  05:8000                       DB $01,$00,$07,$00,$00,$00,$01,$01
       4.  05:8000  01 00 07 00 00 00 01 01 
       5.  05:8008                       DB $00,$04,$10,$18,$18,$04,$00,$06
       5.  05:8008  00 04 10 18 18 04 00 06 
       6.  05:8010                       DB $20,$80,$F8,$20,$20,$70,$20,$E8
       6.  05:8010  20 80 F8 20 20 70 20 E8 
       7.  05:8018                       DB $48,$00,$20,$00,$00,$08,$20,$18
       7.  05:8018  48 00 20 00 00 08 20 18 
       8.  05:8020                      ; mask 01
       9.  05:8020                       DB $03,$07,$00,$07,$00,$05,$04,$02
       9.  05:8020  03 07 00 07 00 05 04 02 
      10.  05:8028                       DB $00,$07,$0D,$02,$1C,$02,$06,$00
      10.  05:8028  00 07 0D 02 1C 02 06 00 
      11.  05:8030                       DB $20,$F0,$00,$F8,$10,$00,$80,$14
      11.  05:8030  20 F0 00 F8 10 00 80 14 
      12.  05:8038                       DB $A4,$48,$C8,$70,$80,$70,$18,$00
      12.  05:8038  A4 48 C8 70 80 70 18 00 
      13.  05:8040                      ; mask 02
      14.  05:8040                       DB $05,$00,$00,$00,$0F,$0F,$06,$06
      14.  05:8040  05 00 00 00 0F 0F 06 06 
      15.  05:8048                       DB $07,$08,$02,$05,$1B,$01,$09,$00
      15.  05:8048  07 08 02 05 1B 01 09 00 
      16.  05:8050                       DB $E0,$00,$00,$00,$D8,$80,$D0,$14
      16.  05:8050  E0 00 00 00 D8 80 D0 14 
      17.  05:8058                       DB $B4,$B4,$14,$88,$70,$80,$C4,$00
      17.  05:8058  B4 B4 14 88 70 80 C4 00 
      18.  05:8060                      
      19.  05:8060                      ;
      20.  05:8060                      ; --- Slot 1
      21.  05:8060                      ; mask 10
      22.  05:8060                       DB $01,$00,$07,$00,$00,$00,$01,$01
      22.  05:8060  01 00 07 00 00 00 01 01 
      23.  05:8068                       DB $00,$00,$00,$02,$04,$02,$00,$03
      23.  05:8068  00 00 00 02 04 02 00 03 
      24.  05:8070                       DB $20,$80,$F8,$20,$20,$70,$20,$E0
      24.  05:8070  20 80 F8 20 20 70 20 E0 
      25.  05:8078                       DB $A0,$60,$60,$E0,$08,$00,$08,$38
      25.  05:8078  A0 60 60 E0 08 00 08 38 
      26.  05:8080                      ; mask 11
      27.  05:8080                       DB $03,$00,$00,$0F,$00,$05,$04,$02
      27.  05:8080  03 00 00 0F 00 05 04 02 
      28.  05:8088                       DB $02,$02,$01,$05,$03,$01,$03,$00
      28.  05:8088  02 02 01 05 03 01 03 00 
      29.  05:8090                       DB $30,$88,$00,$F8,$10,$00,$80,$10
      29.  05:8090  30 88 00 F8 10 00 80 10 
      30.  05:8098                       DB $A0,$60,$60,$10,$F0,$90,$34,$00
      30.  05:8098  A0 60 60 10 F0 90 34 00 
      31.  05:80A0                      ; mask 12
      32.  05:80A0                       DB $05,$07,$00,$00,$0F,$0F,$06,$06
      32.  05:80A0  05 07 00 00 0F 0F 06 06 
      33.  05:80A8                       DB $05,$07,$06,$00,$00,$04,$04,$00
      33.  05:80A8  05 07 06 00 00 04 04 00 
      34.  05:80B0                       DB $E0,$F0,$00,$00,$D8,$80,$D0,$10
      34.  05:80B0  E0 F0 00 00 D8 80 D0 10 
      35.  05:80B8                       DB $F0,$90,$F0,$00,$00,$68,$C0,$00
      35.  05:80B8  F0 90 F0 00 00 68 C0 00 
      36.  05:80C0                      
      37.  05:80C0                      ;
      38.  05:80C0                      ; --- Slot 2
      39.  05:80C0                      ; mask 20
      40.  05:80C0                       DB $01,$00,$07,$00,$00,$00,$01,$01
      40.  05:80C0  01 00 07 00 00 00 01 01 
      41.  05:80C8                       DB $00,$04,$00,$01,$01,$04,$00,$07
      41.  05:80C8  00 04 00 01 01 04 00 07 
      42.  05:80D0                       DB $20,$80,$F8,$20,$20,$70,$20,$E0
      42.  05:80D0  20 80 F8 20 20 70 20 E0 
      43.  05:80D8                       DB $40,$00,$20,$88,$88,$60,$90,$F0
      43.  05:80D8  40 00 20 88 88 60 90 F0 
      44.  05:80E0                      ; mask 21
      45.  05:80E0                       DB $03,$00,$00,$0F,$00,$05,$04,$02
      45.  05:80E0  03 00 00 0F 00 05 04 02 
      46.  05:80E8                       DB $00,$07,$01,$02,$07,$03,$03,$00
      46.  05:80E8  00 07 01 02 07 03 03 00 
      47.  05:80F0                       DB $30,$88,$00,$F8,$10,$00,$80,$10
      47.  05:80F0  30 88 00 F8 10 00 80 10 
      48.  05:80F8                       DB $A0,$40,$C0,$60,$F8,$90,$28,$00
      48.  05:80F8  A0 40 C0 60 F8 90 28 00 
      49.  05:8100                      ; mask 22
      50.  05:8100                       DB $05,$07,$00,$00,$0F,$0F,$06,$06
      50.  05:8100  05 07 00 00 0F 0F 06 06 
      51.  05:8108                       DB $07,$00,$06,$04,$00,$00,$04,$00
      51.  05:8108  07 00 06 04 00 00 04 00 
      52.  05:8110                       DB $E0,$F0,$00,$00,$D8,$80,$D0,$10
      52.  05:8110  E0 F0 00 00 D8 80 D0 10 
      53.  05:8118                       DB $B0,$B0,$10,$10,$00,$00,$40,$00
      53.  05:8118  B0 B0 10 10 00 00 40 00 
      54.  05:8120                      
      55.  05:8120                      ;
      56.  05:8120                      ; --- Slot 3
      57.  05:8120                      ; mask 30
      58.  05:8120                       DB $04,$01,$1F,$04,$04,$0E,$04,$17
      58.  05:8120  04 01 1F 04 04 0E 04 17 
      59.  05:8128                       DB $12,$00,$04,$00,$00,$10,$04,$18
      59.  05:8128  12 00 04 00 00 10 04 18 
      60.  05:8130                       DB $80,$00,$E0,$00,$00,$00,$80,$80
      60.  05:8130  80 00 E0 00 00 00 80 80 
      61.  05:8138                       DB $00,$20,$08,$18,$18,$20,$00,$60
      61.  05:8138  00 20 08 18 18 20 00 60 
      62.  05:8140                      ; mask 31
      63.  05:8140                       DB $04,$0F,$00,$1F,$08,$00,$01,$28
      63.  05:8140  04 0F 00 1F 08 00 01 28 
      64.  05:8148                       DB $25,$12,$13,$0E,$01,$0E,$18,$00
      64.  05:8148  25 12 13 0E 01 0E 18 00 
      65.  05:8150                       DB $C0,$E0,$00,$E0,$00,$A0,$20,$40
      65.  05:8150  C0 E0 00 E0 00 A0 20 40 
      66.  05:8158                       DB $00,$E0,$B0,$40,$38,$40,$60,$00
      66.  05:8158  00 E0 B0 40 38 40 60 00 
      67.  05:8160                      ; mask 32
      68.  05:8160                       DB $07,$00,$00,$00,$1B,$01,$0B,$28
      68.  05:8160  07 00 00 00 1B 01 0B 28 
      69.  05:8168                       DB $2D,$2D,$28,$11,$0E,$01,$23,$00
      69.  05:8168  2D 2D 28 11 0E 01 23 00 
      70.  05:8170                       DB $A0,$00,$00,$00,$F0,$F0,$60,$60
      70.  05:8170  A0 00 00 00 F0 F0 60 60 
      71.  05:8178                       DB $E0,$10,$40,$A0,$D8,$80,$90,$00
      71.  05:8178  E0 10 40 A0 D8 80 90 00 
      72.  05:8180                      
      73.  05:8180                      ;
      74.  05:8180                      ; --- Slot 4
      75.  05:8180                      ; mask 40
      76.  05:8180                       DB $04,$01,$1F,$04,$04,$0E,$04,$07
      76.  05:8180  04 01 1F 04 04 0E 04 07 
      77.  05:8188                       DB $05,$06,$06,$07,$10,$00,$10,$1C
      77.  05:8188  05 06 06 07 10 00 10 1C 
      78.  05:8190                       DB $80,$00,$E0,$00,$00,$00,$80,$80
      78.  05:8190  80 00 E0 00 00 00 80 80 
      79.  05:8198                       DB $00,$00,$00,$40,$20,$40,$00,$C0
      79.  05:8198  00 00 00 40 20 40 00 C0 
      80.  05:81A0                      ; mask 41
      81.  05:81A0                       DB $0C,$11,$00,$1F,$08,$00,$01,$08
      81.  05:81A0  0C 11 00 1F 08 00 01 08 
      82.  05:81A8                       DB $05,$06,$06,$08,$0F,$09,$2C,$00
      82.  05:81A8  05 06 06 08 0F 09 2C 00 
      83.  05:81B0                       DB $C0,$00,$00,$F0,$00,$A0,$20,$40
      83.  05:81B0  C0 00 00 F0 00 A0 20 40 
      84.  05:81B8                       DB $40,$40,$80,$A0,$C0,$80,$C0,$00
      84.  05:81B8  40 40 80 A0 C0 80 C0 00 
      85.  05:81C0                      ; mask 42
      86.  05:81C0                       DB $07,$0F,$00,$00,$1B,$01,$0B,$08
      86.  05:81C0  07 0F 00 00 1B 01 0B 08 
      87.  05:81C8                       DB $0F,$09,$0F,$00,$00,$16,$03,$00
      87.  05:81C8  0F 09 0F 00 00 16 03 00 
      88.  05:81D0                       DB $A0,$E0,$00,$00,$F0,$F0,$60,$60
      88.  05:81D0  A0 E0 00 00 F0 F0 60 60 
      89.  05:81D8                       DB $A0,$E0,$60,$00,$00,$20,$20,$00
      89.  05:81D8  A0 E0 60 00 00 20 20 00 
      90.  05:81E0                      
      91.  05:81E0                      ;
      92.  05:81E0                      ; --- Slot 5
      93.  05:81E0                      ; mask 50
      94.  05:81E0                       DB $04,$01,$1F,$04,$04,$0E,$04,$07
      94.  05:81E0  04 01 1F 04 04 0E 04 07 
      95.  05:81E8                       DB $02,$00,$04,$11,$11,$06,$09,$0F
      95.  05:81E8  02 00 04 11 11 06 09 0F 
      96.  05:81F0                       DB $80,$00,$E0,$00,$00,$00,$80,$80
      96.  05:81F0  80 00 E0 00 00 00 80 80 
      97.  05:81F8                       DB $00,$20,$00,$80,$80,$20,$00,$E0
      97.  05:81F8  00 20 00 80 80 20 00 E0 
      98.  05:8200                      ; mask 51
      99.  05:8200                       DB $0C,$11,$00,$1F,$08,$00,$01,$08
      99.  05:8200  0C 11 00 1F 08 00 01 08 
     100.  05:8208                       DB $05,$02,$03,$06,$1F,$09,$14,$00
     100.  05:8208  05 02 03 06 1F 09 14 00 
     101.  05:8210                       DB $C0,$00,$00,$F0,$00,$A0,$20,$40
     101.  05:8210  C0 00 00 F0 00 A0 20 40 
     102.  05:8218                       DB $00,$E0,$80,$40,$E0,$C0,$C0,$00
     102.  05:8218  00 E0 80 40 E0 C0 C0 00 
     103.  05:8220                      ; mask 52
     104.  05:8220                       DB $07,$0F,$00,$00,$1B,$01,$0B,$08
     104.  05:8220  07 0F 00 00 1B 01 0B 08 
     105.  05:8228                       DB $0D,$0D,$08,$08,$00,$00,$02,$00
     105.  05:8228  0D 0D 08 08 00 00 02 00 
     106.  05:8230                       DB $A0,$E0,$00,$00,$F0,$F0,$60,$60
     106.  05:8230  A0 E0 00 00 F0 F0 60 60 
     107.  05:8238                       DB $E0,$00,$60,$20,$00,$00,$20,$00
     107.  05:8238  E0 00 60 20 00 00 20 00 
     108.  05:8240                      
     109.  05:8240                      .ATRIBUTOS
     110.  05:8240                      ; attr 00
     111.  05:8240                       DB $0C,$0E,$01,$0A,$0C,$0C,$0C,$0C
     111.  05:8240  0C 0E 01 0A 0C 0C 0C 0C 
     112.  05:8248                       DB $0C,$04,$04,$0C,$08,$04,$04,$01
     112.  05:8248  0C 04 04 0C 08 04 04 01 
     113.  05:8250                      ; attr 01
     114.  05:8250                       DB $42,$41,$00,$41,$4A,$4A,$4A,$4A
     114.  05:8250  42 41 00 41 4A 4A 4A 4A 
     115.  05:8258                       DB $4A,$42,$42,$42,$42,$42,$42,$00
     115.  05:8258  4A 42 42 42 42 42 42 00 
     116.  05:8260                      ; attr 02
     117.  05:8260                       DB $41,$00,$00,$00,$41,$41,$41,$41
     117.  05:8260  41 00 00 00 41 41 41 41 
     118.  05:8268                       DB $41,$41,$41,$41,$41,$41,$41,$00
     118.  05:8268  41 41 41 41 41 41 41 00 
     119.  05:8270                      ; attr 10
     120.  05:8270                       DB $0C,$0C,$01,$0A,$0C,$0C,$0C,$0C
     120.  05:8270  0C 0C 01 0A 0C 0C 0C 0C 
     121.  05:8278                       DB $08,$08,$08,$02,$02,$04,$04,$01
     121.  05:8278  08 08 08 02 02 04 04 01 
     122.  05:8280                      ; attr 11
     123.  05:8280                       DB $42,$42,$00,$41,$4A,$4A,$4A,$4A
     123.  05:8280  42 42 00 41 4A 4A 4A 4A 
     124.  05:8288                       DB $42,$44,$42,$41,$41,$42,$42,$00
     124.  05:8288  42 44 42 41 41 42 42 00 
     125.  05:8290                      ; attr 12
     126.  05:8290                       DB $41,$41,$00,$00,$41,$41,$41,$41
     126.  05:8290  41 41 00 00 41 41 41 41 
     127.  05:8298                       DB $41,$42,$41,$00,$00,$41,$41,$00
     127.  05:8298  41 42 41 00 00 41 41 00 
     128.  05:82A0                      ; attr 20
     129.  05:82A0                       DB $0C,$0C,$01,$0A,$0C,$0C,$0C,$0C
     129.  05:82A0  0C 0C 01 0A 0C 0C 0C 0C 
     130.  05:82A8                       DB $0C,$04,$04,$0C,$0A,$02,$04,$01
     130.  05:82A8  0C 04 04 0C 0A 02 04 01 
     131.  05:82B0                      ; attr 21
     132.  05:82B0                       DB $42,$42,$00,$41,$4A,$4A,$4A,$4A
     132.  05:82B0  42 42 00 41 4A 4A 4A 4A 
     133.  05:82B8                       DB $4A,$42,$42,$42,$41,$41,$42,$00
     133.  05:82B8  4A 42 42 42 41 41 42 00 
     134.  05:82C0                      ; attr 22
     135.  05:82C0                       DB $41,$41,$00,$00,$41,$41,$41,$41
     135.  05:82C0  41 41 00 00 41 41 41 41 
     136.  05:82C8                       DB $41,$41,$41,$41,$00,$00,$41,$00
     136.  05:82C8  41 41 41 41 00 00 41 00 
     137.  05:82D0                      ; attr 30
     138.  05:82D0                       DB $0C,$0E,$01,$0A,$0C,$0C,$0C,$0C
     138.  05:82D0  0C 0E 01 0A 0C 0C 0C 0C 
     139.  05:82D8                       DB $0C,$04,$04,$0C,$08,$04,$04,$01
     139.  05:82D8  0C 04 04 0C 08 04 04 01 
     140.  05:82E0                      ; attr 31
     141.  05:82E0                       DB $42,$41,$00,$41,$4A,$4A,$4A,$4A
     141.  05:82E0  42 41 00 41 4A 4A 4A 4A 
     142.  05:82E8                       DB $4A,$42,$42,$42,$42,$42,$42,$00
     142.  05:82E8  4A 42 42 42 42 42 42 00 
     143.  05:82F0                      ; attr 32
     144.  05:82F0                       DB $41,$00,$00,$00,$41,$41,$41,$41
     144.  05:82F0  41 00 00 00 41 41 41 41 
     145.  05:82F8                       DB $41,$41,$41,$41,$41,$41,$41,$00
     145.  05:82F8  41 41 41 41 41 41 41 00 
     146.  05:8300                      ; attr 40
     147.  05:8300                       DB $0C,$0C,$01,$0A,$0C,$0C,$0C,$0C
     147.  05:8300  0C 0C 01 0A 0C 0C 0C 0C 
     148.  05:8308                       DB $08,$08,$08,$02,$02,$04,$04,$01
     148.  05:8308  08 08 08 02 02 04 04 01 
     149.  05:8310                      ; attr 41
     150.  05:8310                       DB $42,$42,$00,$41,$4A,$4A,$4A,$4A
     150.  05:8310  42 42 00 41 4A 4A 4A 4A 
     151.  05:8318                       DB $42,$44,$42,$41,$41,$42,$42,$00
     151.  05:8318  42 44 42 41 41 42 42 00 
     152.  05:8320                      ; attr 42
     153.  05:8320                       DB $41,$41,$00,$00,$41,$41,$41,$41
     153.  05:8320  41 41 00 00 41 41 41 41 
     154.  05:8328                       DB $41,$42,$41,$00,$00,$41,$41,$00
     154.  05:8328  41 42 41 00 00 41 41 00 
     155.  05:8330                      ; attr 50
     156.  05:8330                       DB $0C,$0C,$01,$0A,$0C,$0C,$0C,$0C
     156.  05:8330  0C 0C 01 0A 0C 0C 0C 0C 
     157.  05:8338                       DB $0C,$04,$04,$0C,$0A,$02,$04,$01
     157.  05:8338  0C 04 04 0C 0A 02 04 01 
     158.  05:8340                      ; attr 51
     159.  05:8340                       DB $42,$42,$00,$41,$4A,$4A,$4A,$4A
     159.  05:8340  42 42 00 41 4A 4A 4A 4A 
     160.  05:8348                       DB $4A,$42,$42,$42,$41,$41,$42,$00
     160.  05:8348  4A 42 42 42 41 41 42 00 
     161.  05:8350                      ; attr 52
     162.  05:8350                       DB $41,$41,$00,$00,$41,$41,$41,$41
     162.  05:8350  41 41 00 00 41 41 41 41 
     163.  05:8358                       DB $41,$41,$41,$41,$00,$00,$41,$00
     163.  05:8358  41 41 41 41 00 00 41 00 
     164.  05:8360                      
     165.  05:8360                      	
     667   05:8360                      FINISH:
     668   05:8360                      
     669   05:8360                      ;---------------------------------------------------------
     670   05:8360                      ; Variables
     671   05:8360                      ;---------------------------------------------------------
     672   05:8360                      
     673   05:8360                      
     674   05:8360                      	
     675   05:8360  (C000)              	MAP 0xC000
     676   05:8360  (05:C000)           slotvar				#1
     677   05:8360  (05:C001)           slotram				#1
     678   05:8360  (05:C002)           SEL_NTSC			#1
     679   05:8360  (05:C003)           _mcdx				#1
     680   05:8360  (05:C004)           _mcdy				#1
     681   05:8360  (05:C005)           _mcx				#2
     682   05:8360  (05:C007)           _mcy				#2
     683   05:8360  (05:C009)           _mcframe			#1
     684   05:8360  (05:C00A)           _mcstate			#1
     685   05:8360                      
     686   05:8360                      
     687   05:8360  (05:C00B)           _ticxframe			#1
     688   05:8360                      
     689   05:8360  (05:C00C)           _buffer:			#16
     690   05:8360  (05:C01C)           _fps:				#2
     691   05:8360  (05:C01E)           _nframes:			#2
     692   05:8360  (05:C020)           _vbit16:			#2
     693   05:8360  (05:C022)           _levelmappos:		#3
     694   05:8360                      
     695   05:8360  (05:C025)           _ymappos:			#1
     696   05:8360  (05:C026)           _xmappos:			#2
     697   05:8360                      
     698   05:8360  (05:C028)           _shadowbuff:		#2
     699   05:8360  (05:C02A)           _currentpage:		#1
     700   05:8360                      
     701   05:8360  (05:C02B)           _shadow0:			#32*24*2
     702   05:8360  (05:C62B)           _shadow1:			#32*24*2
     703   05:8360                      
     704   05:8360  (05:CC2B)           enemylist:			#enemy*nenemies
     705   05:8360  (0000)              	ENDMAP

    LABELS
-------------------------------------------------
00:00006000 X _bank1
00:00007000   _bank2
00:000006B9 X n_tiles
00:00000100   mapWidth
00:00000020   mapHeight
00:0000001C   WinWidth
00:00000010   WinHeight
00:000004A7 X Transp
00:00000000   SolidTile0
00:0000000C   SolidTile1
00:000004C8   SolidTile2
00:000005AC   SolidTile3
00:00000666 X SolidTile4
00:00000000   SolidColor0
00:00000001   SolidColor1
00:00000004   SolidColor2
00:00000007   SolidColor3
00:00000008 X SolidColor4
00:00000005 X NSolidColors
00:00000024 X ENASLT
00:00000138   RSLREG
00:0000FCC1   EXPTBL
00:00004010   search_slot
00:0000402F   search_slotram
00:00004050   search_slotram0
00:00004055 X setrompage0
00:0000405B   setrompage2
00:00004061   setrampage2
00:00004067 X setrompage3
00:0000406D X setrampage3
00:00004073 X recbios
00:00004076   setslotpage0
00:000040AD X setslotpage1
00:000040EC   setslotpage2
00:00004133   setslotpage3
00:0000000C X rdslt
00:0000001C X CALSLT
00:00000180   chgcpu
00:0000FCC1 X exttbl
00:00008000   _levelmap
00:00004172   _set_r800
00:00004193   set_turbo_tr
00:0000419B   checkkbd
00:000041A6   plot_frame
00:00004223   START
00:0000423B   _ntsc
00:00004354   main_loop
00:000043A8   up
00:000043BD   dwn
00:000043D0   right
00:000043EA   left
00:0000FC9E   JIFFY
00:00004407   _isr
00:00004437   powerup
00:000000D5   GTSTCK
00:000000D8 X GTTRIG
00:00004440   _cursors
00:00000099   vdpport1
00:0000009A   vdpport2
00:0000444E   levelcolors
00:0000446E   _SetPalet
00:00004480   _vuitpakker
00:000044B8   _literal
00:000044BD   __loop
00:000044C6 X _getlen
00:000044CC   lus
00:000044E9   lenok
00:000044F6   _mode7
00:000044FC   _mode6
00:00004502   _mode5
00:00004508   _mode4
00:0000450E   _mode3
00:00004514   _mode2
00:00004524   offsok
00:0000452F   _loop
00:00004545   _getbit
00:00004549   _getbitexx
00:0000454F   Depack_out
00:00004551   setVwrite
00:0000455D   setVread
00:0000456B   __modes
00:00004579   plot_tile
00:0000458C   plot_foreground
00:00000005 S counter
00:000045C8   plot_trasp_tile
00:000045E0   vdp_conf
00:0000462D   plot_solid_box
00:00004667   _clean_buffs
00:00004675   _vdpsetvramwr
00:0000468F   _vdpsetvramrd
00:000046A9   _setpage
00:0000005F   chgmod
00:0000000C X RDSLT
00:00000156 X KILBUF
00:000046BA   _scr
00:000046BF   _waitvdp
00:000046D7   _print_fps
00:000046F9   _compute_fps
00:00004700 X int2ascii
00:00004703 X Num2asc
00:0000471C   Num1
00:0000471E   Num2
00:00004727   _metatable
00:00005CA7   _backmap
00:00000008   nenemies
00:00000080   sprite_size
00:00000000 X enemy.type
00:00000001 X enemy.state
00:00000002   enemy.frame
00:00000003   enemy.x
00:00000005   enemy.y
00:00000007   enemy.mappos
00:00000009   enemy.dx
00:0000000B X enemy.dy
00:0000000D   enemy.nx
00:0000000E   enemy.ny
00:0000000F   enemy.buf
00:0000008F   enemy
06:00008000   frames
00:000060A7 X int_sprites
00:000060D1 X move_sprites
00:000060EA X save_background
00:0000610D X plot_sprite
00:00006124 X restore_background
00:0000612B   plot_sprtite_frame
00:00006146   _hw_sprite_init
00:000061A5   hwsprt_test
00:000061BF   enemies_LMMM
00:00006253   state0
00:00006257 X state1
00:0000625B X state2
00:0000625F X state3
01:00008000   _frame
02:00008000   _tiles0
03:00008000   _tiles1
04:00008000   _level
05:00008000 X sprtdata
05:00008000   sprtdata.SPRITES
05:00008240   sprtdata.ATRIBUTOS
05:00008360 X FINISH
05:0000C000   slotvar
05:0000C001   slotram
05:0000C002   SEL_NTSC
05:0000C003   _mcdx
05:0000C004 X _mcdy
05:0000C005   _mcx
05:0000C007   _mcy
05:0000C009   _mcframe
05:0000C00A   _mcstate
05:0000C00B   _ticxframe
05:0000C00C   _buffer
05:0000C01C   _fps
05:0000C01E   _nframes
05:0000C020   _vbit16
05:0000C022   _levelmappos
05:0000C025   _ymappos
05:0000C026   _xmappos
05:0000C028   _shadowbuff
05:0000C02A   _currentpage
05:0000C02B   _shadow0
05:0000C62B   _shadow1
05:0000CC2B   enemylist


 Output: main.out
-------------------------------------------------

 Page: 00
  Org: 00004000  Size: *  Used: 00000000

    No output

 Output: maneldem.rom
-------------------------------------------------

 Page: 00
  Org: 00004000  Size: 00004000  Used: 00002263

   Address   Length Align   Label
   00004000    8359         search_slot
   000060A7     444         int_sprites
   00006263    7581       <empty>

 Page: 01
  Org: 00008000  Size: 00004000  Used: 00000951

   Address   Length Align   Label
   00008000    2385         _frame
   00008951   13999       <empty>

 Page: 02
  Org: 00008000  Size: 00004000  Used: 00003767

   Address   Length Align   Label
   00008000   14183         _tiles0
   0000B767    2201       <empty>

 Page: 03
  Org: 00008000  Size: 00004000  Used: 00003050

   Address   Length Align   Label
   00008000   12368         _tiles1
   0000B050    4016       <empty>

 Page: 04
  Org: 00008000  Size: 00004000  Used: 00000B3F

   Address   Length Align   Label
   00008000    2879         _level
   00008B3F   13505       <empty>

 Page: 05
  Org: 00008000  Size: 00004000  Used: 00000360

   Address   Length Align   Label
   00008000     864         sprtdata
   00008360   15520       <empty>

 Page: 06
  Org: 00008000  Size: 00004000  Used: 00003F8C

   Address   Length Align   Label
   00008000   16268         frames
   0000BF8C     116       <empty>

 Page: 07
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 08
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 09
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0A
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0B
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0C
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0D
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0E
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>

 Page: 0F
  Org: 00008000  Size: 00004000  Used: 00000000

   00008000   16384       <empty>
