{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708053462603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708053462604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 06:17:42 2024 " "Processing started: Fri Feb 16 06:17:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708053462604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053462604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7 -c 7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7 -c 7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053462604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708053462719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708053462719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum.v 1 1 " "Found 1 design units, including 1 entities, in source file sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Found entity 1: sum" {  } { { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708053468624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053468624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter0.v 1 1 " "Found 1 design units, including 1 entities, in source file counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter0 " "Found entity 1: counter0" {  } { { "counter0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/counter0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708053468624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053468624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp0.v 1 1 " "Found 1 design units, including 1 entities, in source file comp0.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp0 " "Found entity 1: comp0" {  } { { "comp0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708053468625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053468625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp1.v 1 1 " "Found 1 design units, including 1 entities, in source file comp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp1 " "Found entity 1: comp1" {  } { { "comp1.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708053468625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053468625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 7 " "Found entity 1: 7" {  } { { "7.bdf" "" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708053468626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053468626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "7 " "Elaborating entity \"7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708053468671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp1 comp1:inst6 " "Elaborating entity \"comp1\" for hierarchy \"comp1:inst6\"" {  } { { "7.bdf" "inst6" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 288 960 1088 384 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comp1:inst6\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"comp1:inst6\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp1.v" "LPM_COMPARE_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comp1:inst6\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"comp1:inst6\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp1.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp1.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comp1:inst6\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"comp1:inst6\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468694 ""}  } { { "comp1.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp1.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708053468694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_74g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_74g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_74g " "Found entity 1: cmpr_74g" {  } { { "db/cmpr_74g.tdf" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/db/cmpr_74g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708053468725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053468725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_74g comp1:inst6\|lpm_compare:LPM_COMPARE_component\|cmpr_74g:auto_generated " "Elaborating entity \"cmpr_74g\" for hierarchy \"comp1:inst6\|lpm_compare:LPM_COMPARE_component\|cmpr_74g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter0 counter0:inst3 " "Elaborating entity \"counter0\" for hierarchy \"counter0:inst3\"" {  } { { "7.bdf" "inst3" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 168 800 944 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter0.v" "LPM_COUNTER_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/counter0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter0:inst3\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/counter0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter0:inst3\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter0:inst3\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468743 ""}  } { { "counter0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/counter0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708053468743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kdi " "Found entity 1: cntr_kdi" {  } { { "db/cntr_kdi.tdf" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/db/cntr_kdi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708053468773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053468773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kdi counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_kdi:auto_generated " "Elaborating entity \"cntr_kdi\" for hierarchy \"counter0:inst3\|lpm_counter:LPM_COUNTER_component\|cntr_kdi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp0 comp0:inst4 " "Elaborating entity \"comp0\" for hierarchy \"comp0:inst4\"" {  } { { "7.bdf" "inst4" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 184 960 1088 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare comp0:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"comp0:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp0.v" "LPM_COMPARE_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp0.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "comp0:inst4\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"comp0:inst4\|lpm_compare:LPM_COMPARE_component\"" {  } { { "comp0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp0.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "comp0:inst4\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"comp0:inst4\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468782 ""}  } { { "comp0.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/comp0.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708053468782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cqi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cqi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cqi " "Found entity 1: cmpr_cqi" {  } { { "db/cmpr_cqi.tdf" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/db/cmpr_cqi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708053468812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053468812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cqi comp0:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_cqi:auto_generated " "Elaborating entity \"cmpr_cqi\" for hierarchy \"comp0:inst4\|lpm_compare:LPM_COMPARE_component\|cmpr_cqi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum sum:inst " "Elaborating entity \"sum\" for hierarchy \"sum:inst\"" {  } { { "7.bdf" "inst" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 160 624 784 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sum.v" "LPM_ADD_SUB_component" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468827 ""}  } { { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708053468827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder " "Elaborating entity \"addcore\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\", which is child of megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 251 4 0 } } { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node " "Elaborating entity \"a_csnbuffer\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468837 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addcore.tdf" "" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node " "Elaborating entity \"a_csnbuffer\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "addcore.tdf" "" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468841 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 269 2 0 } } { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 271 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs sum:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"sum:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/goodhumored/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 271 2 0 } } { "sum.v" "" { Text "/home/goodhumored/Documents/vuz/5sem/schematech/7/sum.v" 65 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_DFF LPM_DFF:inst2 " "Elaborating entity \"LPM_DFF\" for hierarchy \"LPM_DFF:inst2\"" {  } { { "7.bdf" "inst2" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 120 432 608 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_DFF:inst2 " "Elaborated megafunction instantiation \"LPM_DFF:inst2\"" {  } { { "7.bdf" "" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 120 432 608 296 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708053468848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_DFF:inst2 " "Instantiated megafunction \"LPM_DFF:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1708053468848 ""}  } { { "7.bdf" "" { Schematic "/home/goodhumored/Documents/vuz/5sem/schematech/7/7.bdf" { { 120 432 608 296 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1708053468848 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1708053468964 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1708053468964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708053468981 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708053468981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708053468981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708053468981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708053469039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 06:17:49 2024 " "Processing ended: Fri Feb 16 06:17:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708053469039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708053469039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708053469039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708053469039 ""}
