<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces" showClockDomains="0" showResetDomains="0">
  <columns>
   <connections preferredWidth="175" />
   <irq preferredWidth="47" />
   <name preferredWidth="408" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/DSP,Library/Basic Functions,Library,Library/DSP/Video and Image Processing,Library/Basic Functions/Simulation; Debug and Verification,Library/University Program,Library/University Program/Audio &amp; Video,Library/University Program/Audio &amp; Video/Video,Library/Basic Functions/Simulation; Debug and Verification/Verification,Project" />
 <window width="2578" height="1420" x="-9" y="-9" />
 <hdlexample language="VERILOG" />
</preferences>
