{"Source Block": ["hdl/projects/arradio/c5soc/system_top.v@155:165@HdlIdDef", "  // internal signals\n\n  wire              sys_resetn;\n  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n  wire              i2c0_sda;\n  wire              i2c0_out_clk;\n"], "Clone Blocks": [["hdl/projects/arradio/c5soc/system_top.v@158:168", "  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n  wire              i2c0_sda;\n  wire              i2c0_out_clk;\n  wire              i2c0_scl_in_clk;\n\n  // defaults\n"], ["hdl/projects/arradio/c5soc/system_top.v@153:163", "  input             spi_miso);\n\n  // internal signals\n\n  wire              sys_resetn;\n  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n"], ["hdl/projects/arradio/c5soc/system_top.v@159:169", "  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n  wire              i2c0_sda;\n  wire              i2c0_out_clk;\n  wire              i2c0_scl_in_clk;\n\n  // defaults\n\n"], ["hdl/projects/arradio/c5soc/system_top.v@154:164", "\n  // internal signals\n\n  wire              sys_resetn;\n  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n  wire              i2c0_sda;\n"], ["hdl/projects/arradio/c5soc/system_top.v@156:166", "\n  wire              sys_resetn;\n  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n  wire              i2c0_out_data;\n  wire              i2c0_sda;\n  wire              i2c0_out_clk;\n  wire              i2c0_scl_in_clk;\n"], ["hdl/projects/arradio/c5soc/system_top.v@152:162", "  output            spi_mosi,\n  input             spi_miso);\n\n  // internal signals\n\n  wire              sys_resetn;\n  wire    [ 31:0]   sys_gpio_bd_i;\n  wire    [ 31:0]   sys_gpio_bd_o;\n  wire    [ 31:0]   sys_gpio_i;\n  wire    [ 31:0]   sys_gpio_o;\n\n"]], "Diff Content": {"Delete": [[160, "  wire    [ 31:0]   sys_gpio_i;\n"]], "Add": []}}