Kenneth M. Butler , Jayashree Saxena , Tony Fryars , Graham Hetherington, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, Proceedings of the International Test Conference on International Test Conference, p.355-364, October 26-28, 2004
Anshuman Chandra , Krishnendu Chakrabarty, Reduction of SOC test data volume, scan power and testing time using alternating run-length codes, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514090]
Chen, P.-C., Liu, B.-D., and Wang, J.-F. 1992. Overall consideration of scan design and test generation. In Proceedings of the International Conference on Computer-Aided Design. 9--12.
Yonsang Cho , Irith Pomeranz , Sudhakar M. Reddy, Test Application Time Reduction for Scan Circuits Using Limited Scan Operations, Proceedings of the 5th International Symposium on Quality Electronic Design, p.211-216, March 22-24, 2004
V. Dabholkar , S. Chakravarty , I. Pomeranz , S. Reddy, Techniques for minimizing power dissipation in scan and combinational circuits during test application, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.12, p.1325-1333, November 2006[doi>10.1109/43.736572]
Stefan GerstendÃ¶rfer , Hans-Joachim Wunderlich, Minimized Power Consumption For Scan-Based Bist, Proceedings of the 1999 IEEE International Test Conference, p.77, September 28-30, 1999
P. Girard , L. Guiller , C. Landrault , S. Pravossoudovitch, Circuit Partitioning for Low Power BIST Design with Minimized Peak Power Consumption, Proceedings of the 8th Asian Test Symposium, p.89, November 16-18, 1999
Joel Grodstein , Dilip Bhavsar , Vijay Bettada , Richard Davies, Automatic Generation of Critical-Path Tests for a Partial-Scan Microprocessor, Proceedings of the 21st International Conference on Computer Design, p.180, October 13-15, 2003
Higami, Y., Kajihara, S., and Kinoshita, K. 1994. Reduced scan shift: A new testing method for sequential circuits. In Proceedings of the International Test Conference. 624--630.
Seiji Kajihara , Koji Ishida , Kohei Miyase, Test Vector Modification for Power Reduction during Scan Testing, Proceedings of the 20th IEEE VLSI Test Symposium, p.160, April 28-May 02, 2002
Lai, W.-J., Kung, C.-P., and Lin, C.-S. 1993. Test time reduction in scan designed circuits. In Proceedings of the European Design Automation Conference. 489--493.
Kuen-Jong Lee , Tsung-Chu Haung , Jih-Jeen Chen, Peak-power reduction for multiple-scan circuits during test application, Proceedings of the 9th Asian Test Symposium, p.453, December 04-06, 2000
Kuen-Jong Lee , Shaing-Jer Hsu , Chia-Ming Ho, Test Power Reduction with Multiple Capture Orders, Proceedings of the 13th Asian Test Symposium, p.26-31, November 15-17, 2004[doi>10.1109/ATS.2004.82]
Wei Li , Sudhakar M. Reddy , Irith Pomeranz, On test generation for transition faults with minimized peak power dissipation, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996706]
Wei Li , Sudhakar M. Reddy , Irith Pomeranz, On Reducing Peak Current and Power during Test, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.156-161, May 11-12, 2005[doi>10.1109/ISVLSI.2005.53]
Morley, S. P. and Marlett, R. A. 1991. Selected length partial scan: A method to reduce vector length. In Proceedings of the International Test Conference. 385--392.
Irith Pomeranz , Sudhakar M. Reddy, On static compaction of test sequences for synchronous sequential circuits, Proceedings of the 33rd annual Design Automation Conference, p.215-220, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240558]
Irith Pomeranz , Sudhakar M. Reddy, On improving the stuck-at fault coverage of functional test sequences by using limited-scan operations, Proceedings of the IEEE International Test Conference 2001, p.211-220, October 30-November 01, 2001
Irith Pomeranz , Sudhakar M. Reddy, A New Approach to Test Generation and Test Compaction for Scan Circuits, Proceedings of the conference on Design, Automation and Test in Europe, p.11000, March 03-07, 2003
Irith Pomeranz , Sudhakar M. Reddy, Test compaction for transition faults under transparent-scan, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Pomeranz, I. and Reddy, S. M. 2006b. Reducing the number of specified values per test vector by increasing the test set size. IEE Proc. Comput. Digital Techniq. 39--46.
Paul M. Rosinger , Bashir M. Al-Hashimi , Nicola Nicolici, Scan Architecture for Shift and Capture Cycle Power Reduction, Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.129-137, November 06-08, 2002
Ranganathan Sankaralingam , Rama Rao Oruganti , Nur A. Touba, Static Compaction Techniques to Control Scan Vector Power Dissipation, Proceedings of the 18th IEEE VLSI Test Symposium, p.35, April 30-May 04, 2000
Jayashree Saxena , Kenneth M. Butler , Lee Whetsel., An analysis of power reduction techniques in scan testing, Proceedings of the IEEE International Test Conference 2001, p.670-677, October 30-November 01, 2001
Saxena, J., Butler, K. M., Jayaram, V. B., Kundu, S., Arvind, N. V., Sreeprakash, P., and Hachinger, M. 2003. A case study of IR-drop in structured at-speed testing. In Proceedings of the International Test Conference. 1098--1104.
Su, C. and Hwang, K. 1993. A serial scan test vector compression methodology. In Proceedings of the International Test Conference. 981--988.
Wen, X., Yamashita, Y., Morishima, S., Kajihara, S., Wang, L.-T., Saluja, K. K., and Kinoshita, K. 2005. Low-capture-power test generation for scan-based testing. In Proceedings of the International Test Conference. 1019--1028.
Lee Whetsel, Adapting Scan Architectures for Low Power Operation, Proceedings of the 2000 IEEE International Test Conference, p.863, October 03-05, 2000
Dong Xiang , Shan Gu , Jia-Guang Sun , Yu-liang Wu, A cost-effective scan architecture for scan testing with non-scan test power and test application cost, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776022]
