<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail_because: 
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v</a>
defines: 
time_elapsed: 0.644s
ram usage: 30768 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmph3ie66_t/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:24</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:24</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:24</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmph3ie66_t/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmph3ie66_t/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmph3ie66_t/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v</a>, line:24, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:36
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:37
         |vpiLhs:
         \_ref_obj: (r), line:37
           |vpiName:r
           |vpiFullName:work@main.r
         |vpiRhs:
         \_func_call: (f), line:37
           |vpiName:f
           |vpiFunction:
           \_function: (f), line:26
             |vpiName:f
             |vpiFullName:work@main.f
             |vpiIODecl:
             \_io_decl: (a), line:27, parent:f
               |vpiName:a
               |vpiDirection:1
             |vpiStmt:
             \_begin: , line:28, parent:f
               |vpiFullName:work@main.f
               |vpiStmt:
               \_assignment: , line:29
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (f), line:29
                   |vpiName:f
                   |vpiFullName:work@main.f.f
                 |vpiRhs:
                 \_ref_obj: (a), line:29
                   |vpiName:a
                   |vpiFullName:work@main.f.a
           |vpiArgument:
           \_constant: , line:37
             |vpiConstType:3
             |vpiDecompile:32&#39;b101
             |vpiSize:32
             |BIN:32&#39;b101
       |vpiStmt:
       \_sys_func_call: ($display), line:38
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:38
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiTaskFunc:
   \_function: (f), line:26
   |vpiNet:
   \_logic_net: (r), line:33
     |vpiName:r
     |vpiFullName:work@main.r
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v</a>, line:24
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiNet:
   \_logic_net: (r), line:33, parent:work@main
     |vpiName:r
     |vpiFullName:work@main.r
     |vpiNetType:48
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \r of type 36
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \r of type 608
Object: \f of type 19
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \r of type 36
Object: \f of type 20
Object:  of type 4
Object:  of type 3
Object: \f of type 608
Object: \a of type 608
Object: \a of type 28
Object: \builtin of type 600
Generating RTLIL representation for module `\work_main&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e19920] str=&#39;\work_main&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-33" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:33</a>.0-33.0&gt; [0x1e2b890] str=&#39;\r&#39; reg
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e2b120]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:36</a>.0-36.0&gt; [0x1e1a4f0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:37</a>.0-37.0&gt; [0x1e26860]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:37</a>.0-37.0&gt; [0x1e26c60] str=&#39;\r&#39;
            AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:37</a>.0-37.0&gt; [0x1e2ee90] str=&#39;\f&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:37</a>.0-37.0&gt; [0x1e2f300] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:38</a>.0-38.0&gt; [0x1e2f110] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:38</a>.0-38.0&gt; [0x1e2f6c0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
      AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:26</a>.0-26.0&gt; [0x1e2f890] str=&#39;\f&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:28</a>.0-28.0&gt; [0x1e2fa10]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:29</a>.0-29.0&gt; [0x1e2fb30]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:29</a>.0-29.0&gt; [0x1e2fcb0] str=&#39;\f&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:29</a>.0-29.0&gt; [0x1e2feb0] str=&#39;\a&#39;
        AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:27</a>.0-27.0&gt; [0x1e30050] str=&#39;\a&#39; input
<a href="../../../../third_party/tests/ivtest/ivltests/task_port_size.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/task_port_size.v:29</a>: ERROR: Failed to detect width for identifier \f!

</pre>
</body>