#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul 21 13:47:46 2025
# Process ID: 117716
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2440.492 ; gain = 115.992 ; free physical = 320303 ; free virtual = 420688
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 117740
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2894.105 ; gain = 429.613 ; free physical = 316550 ; free virtual = 417187
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 27 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3801]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3802]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3803]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3804]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3805]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3806]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3807]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3808]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3809]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3810]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3811]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3812]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3813]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3814]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3815]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3816]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3817]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3818]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3819]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3820]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3821]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3822]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3823]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3824]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3825]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3826]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3827]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3828]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3829]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3830]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3831]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3832]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3833]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3834]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3835]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3836]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3837]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3838]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3839]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3840]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3841]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3842]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3843]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3844]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3845]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3846]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3847]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3848]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3849]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3850]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3851]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3852]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3853]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3854]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3855]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3856]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3857]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3858]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3859]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3860]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3861]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3862]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3863]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3864]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3865]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3866]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3867]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3868]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3869]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3870]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3871]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3872]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3873]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3874]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3875]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3876]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3877]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3878]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3879]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3880]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3881]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3882]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3883]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3884]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3885]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3886]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3887]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3888]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3889]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3890]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3891]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3892]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3893]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3894]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3895]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3896]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3897]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3898]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3899]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:3900]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_6ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_6ns_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_6ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_6ns_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 81 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c3-f3/conv-p15-c3-f3/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 3627.457 ; gain = 1162.965 ; free physical = 318588 ; free virtual = 419274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 3627.457 ; gain = 1162.965 ; free physical = 316717 ; free virtual = 417410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 3647.383 ; gain = 1182.891 ; free physical = 316553 ; free virtual = 417262
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 4316.645 ; gain = 1852.152 ; free physical = 305788 ; free virtual = 409034
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   14 Bit       Adders := 45    
	   2 Input   14 Bit       Adders := 30    
	   4 Input   14 Bit       Adders := 30    
	   3 Input   11 Bit       Adders := 15    
	   2 Input    8 Bit       Adders := 450   
	   3 Input    8 Bit       Adders := 45    
	   9 Input    8 Bit       Adders := 45    
	  11 Input    8 Bit       Adders := 45    
	   2 Input    7 Bit       Adders := 1470  
	   3 Input    7 Bit       Adders := 420   
	   4 Input    7 Bit       Adders := 210   
	   2 Input    6 Bit       Adders := 840   
	   3 Input    5 Bit       Adders := 1470  
	   4 Input    5 Bit       Adders := 210   
	   2 Input    4 Bit       Adders := 841   
	   2 Input    2 Bit       Adders := 330   
+---XORs : 
	   2 Input      1 Bit         XORs := 271   
+---Registers : 
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 4176  
	                7 Bit    Registers := 450   
	                5 Bit    Registers := 210   
	                4 Bit    Registers := 154   
	                2 Bit    Registers := 165   
	                1 Bit    Registers := 1343  
+---ROMs : 
	                    ROMs := 945   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 1596  
	   2 Input    7 Bit        Muxes := 1099  
	   7 Input    6 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 258   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 168   
	   2 Input    1 Bit        Muxes := 888   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2654/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2654/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2654/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2654/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2654/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2654/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2654/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21045_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1965/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1967/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_21025_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20975_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20980_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20985_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20875_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20595_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x2d).
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2346/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1684/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2321/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1680/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2317/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1670/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2307/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1671/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2308/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1672/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2309/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C+A*(B:0x2d).
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
INFO: [Synth 8-3886] merging instance 'icmp_ln134_432_reg_60335_reg[0]' (FDE) to 'icmp_ln134_616_reg_61807_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_431_reg_60330_reg[0]' (FDE) to 'icmp_ln134_615_reg_61802_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_438_reg_60383_reg[0]' (FDE) to 'icmp_ln134_700_reg_62479_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_437_reg_60378_reg[0]' (FDE) to 'icmp_ln134_699_reg_62474_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_440_reg_60399_reg[0]' (FDE) to 'icmp_ln134_728_reg_62703_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_439_reg_60394_reg[0]' (FDE) to 'icmp_ln134_727_reg_62698_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_442_reg_60415_reg[0]' (FDE) to 'icmp_ln134_756_reg_62927_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_441_reg_60410_reg[0]' (FDE) to 'icmp_ln134_755_reg_62922_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_reg_60234_reg[0]' (FDE) to 'icmp_ln134_447_reg_60458_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_420_reg_60239_reg[0]' (FDE) to 'icmp_ln134_448_reg_60463_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_424_reg_60271_reg[0]' (FDE) to 'icmp_ln134_504_reg_60911_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_423_reg_60266_reg[0]' (FDE) to 'icmp_ln134_503_reg_60906_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_456_reg_60527_reg[0]' (FDE) to 'icmp_ln134_562_reg_61375_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_455_reg_60522_reg[0]' (FDE) to 'icmp_ln134_561_reg_61370_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_522_reg_61055_reg[0]' (FDE) to 'icmp_ln134_706_reg_62527_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_521_reg_61050_reg[0]' (FDE) to 'icmp_ln134_705_reg_62522_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_512_reg_60975_reg[0]' (FDE) to 'icmp_ln134_566_reg_61407_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_511_reg_60970_reg[0]' (FDE) to 'icmp_ln134_565_reg_61402_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_544_reg_61231_reg[0]' (FDE) to 'icmp_ln134_624_reg_61871_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_543_reg_61226_reg[0]' (FDE) to 'icmp_ln134_623_reg_61866_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_550_reg_61279_reg[0]' (FDE) to 'icmp_ln134_708_reg_62543_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_549_reg_61274_reg[0]' (FDE) to 'icmp_ln134_707_reg_62538_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_572_reg_61455_reg[0]' (FDE) to 'icmp_ln134_626_reg_61887_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_571_reg_61450_reg[0]' (FDE) to 'icmp_ln134_625_reg_61882_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_578_reg_61503_reg[0]' (FDE) to 'icmp_ln134_710_reg_62559_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_577_reg_61498_reg[0]' (FDE) to 'icmp_ln134_709_reg_62554_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_570_reg_61439_reg[0]' (FDE) to 'icmp_ln134_598_reg_61663_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_569_reg_61434_reg[0]' (FDE) to 'icmp_ln134_597_reg_61658_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_600_reg_61679_reg[0]' (FDE) to 'icmp_ln134_628_reg_61903_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_599_reg_61674_reg[0]' (FDE) to 'icmp_ln134_627_reg_61898_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_606_reg_61727_reg[0]' (FDE) to 'icmp_ln134_712_reg_62575_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_605_reg_61722_reg[0]' (FDE) to 'icmp_ln134_711_reg_62570_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_610_reg_61759_reg[0]' (FDE) to 'icmp_ln134_768_reg_63023_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_609_reg_61754_reg[0]' (FDE) to 'icmp_ln134_767_reg_63018_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_669_reg_62234_reg[0]' (FDE) to 'icmp_ln134_827_reg_63498_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_750_reg_62879_reg[0]' (FDE) to 'icmp_ln134_778_reg_63103_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_749_reg_62874_reg[0]' (FDE) to 'icmp_ln134_777_reg_63098_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_780_reg_63119_reg[0]' (FDE) to 'icmp_ln134_808_reg_63343_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_779_reg_63114_reg[0]' (FDE) to 'icmp_ln134_807_reg_63338_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_782_reg_63135_reg[0]' (FDE) to 'icmp_ln134_836_reg_63567_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_781_reg_63130_reg[0]' (FDE) to 'icmp_ln134_835_reg_63562_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_reg_60244_reg[0]' (FDE) to 'pos_223_reg_60468_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_211_reg_60276_reg[0]' (FDE) to 'pos_251_reg_60916_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_213_reg_60308_reg[0]' (FDE) to 'pos_279_reg_61364_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_218_reg_60388_reg[0]' (FDE) to 'pos_349_reg_62484_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_219_reg_60404_reg[0]' (FDE) to 'pos_363_reg_62708_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_220_reg_60420_reg[0]' (FDE) to 'pos_377_reg_62932_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_227_reg_60532_reg[0]' (FDE) to 'pos_280_reg_61380_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_255_reg_60980_reg[0]' (FDE) to 'pos_282_reg_61412_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_260_reg_61060_reg[0]' (FDE) to 'pos_352_reg_62532_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_285_reg_61460_reg[0]' (FDE) to 'pos_312_reg_61892_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_302_reg_61732_reg[0]' (FDE) to 'pos_355_reg_62580_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_304_reg_61764_reg[0]' (FDE) to 'pos_383_reg_63028_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_374_reg_62884_reg[0]' (FDE) to 'pos_388_reg_63108_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_389_reg_63124_reg[0]' (FDE) to 'pos_403_reg_63348_reg[0]'
INFO: [Synth 8-3886] merging instance 'pos_390_reg_63140_reg[0]' (FDE) to 'pos_417_reg_63572_reg[0]'
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q352_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q339_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q331_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1944/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1944/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1944/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1944/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1944/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1944/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1947/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1947/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1947/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1947/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1947/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1947/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1948/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q112_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1948/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1948/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1948/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1948/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1948/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1953/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1953/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1953/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1953/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1953/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1953/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1972/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q944_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19595_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2024/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q942_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19600_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2025/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q940_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q314_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2026/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q939_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19605_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2027/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q935_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q313_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q934_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q312_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2030/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q933_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19615_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2031/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q931_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19620_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2032/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q929_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q311_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2033/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q928_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q310_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2034/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q927_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q309_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2035/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q926_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q308_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2036/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q923_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19630_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2039/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q921_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19635_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2040/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q919_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q307_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2041/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q918_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19640_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2042/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q914_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q306_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2044/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q913_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q305_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2045/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q908_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q304_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2048/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q907_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q303_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2049/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q906_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q302_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2050/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q905_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q301_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2051/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q898_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q300_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2055/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q897_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19675_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2056/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q893_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q299_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2058/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q892_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q298_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2059/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q887_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2062/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q886_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q296_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2063/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q885_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q295_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2064/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q884_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q294_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2065/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q881_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19700_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2067/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q879_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19705_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2068/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q876_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19710_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2070/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q862_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19730_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2080/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q855_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19745_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2085/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q849_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19755_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2089/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q847_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19760_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2090/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q839_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19770_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2096/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q837_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19775_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2097/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q834_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19780_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2099/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q813_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19815_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2113/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q792_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19850_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2128/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q771_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19885_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2142/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q727_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19960_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2172/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q715_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1547/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19975_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2181/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q711_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19985_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2183/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q708_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19990_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2185/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q706_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1552/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19995_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2186/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q694_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20010_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2195/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q687_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20025_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2199/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q645_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20095_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2228/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q624_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20130_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2242/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q603_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20165_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2256/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q561_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20235_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2285/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q541_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q181_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2298/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q540_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20270_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2299/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q538_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20275_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2300/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q536_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q180_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2301/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q535_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2303/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q534_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20280_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2304/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q532_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20285_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2305/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q530_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1669/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q178_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q520_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1676/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q174_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2313/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q519_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1677/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20305_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2314/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q515_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1679/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q173_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2316/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q513_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1681/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20315_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2318/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q511_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1682/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20320_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2319/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q509_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1683/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q171_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2320/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q507_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1685/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q169_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2322/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q506_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1686/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q168_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2323/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q498_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1691/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20340_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2328/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q494_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1693/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q166_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2330/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q493_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1694/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q165_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2331/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q487_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1698/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q163_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2335/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q486_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1699/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q162_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2336/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q477_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1705/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20375_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2342/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q456_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1719/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20410_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q435_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20445_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q429_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20455_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q414_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20480_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q408_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20490_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q387_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20525_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q366_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20560_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q364_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20565_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q351_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20585_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q347_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q117_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q346_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2431/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q343_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20600_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q340_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q330_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20620_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q326_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q325_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q109_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q320_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2449/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q319_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q318_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q309_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20655_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2457/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q288_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20690_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q267_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20725_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q265_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20730_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q253_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20745_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q246_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20760_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q242_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q241_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q236_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q235_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q234_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q233_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q77_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2509/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q225_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20795_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q205_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q69_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q204_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20830_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q200_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q199_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q194_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q66_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q193_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q192_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q191_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2538/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q186_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20860_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q184_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q178_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q175_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20880_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q173_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2549/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q171_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2551/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1954/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1954/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1954/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1954/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1954/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1954/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20995_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1955/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1955/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1955/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1955/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1955/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1955/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21000_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1956/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1956/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1956/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1956/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1956/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1956/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1957/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1957/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1957/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1957/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1957/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1957/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21005_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1958/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1958/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1958/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1958/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1958/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1958/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21010_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1959/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1959/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1959/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1959/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1959/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1959/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1960/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1960/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1960/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1960/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1960/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1960/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1961/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1961/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1961/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1961/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1961/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1961/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21015_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1962/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1962/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1962/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1962/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1962/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1962/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21020_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1963/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1963/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1963/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1963/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1963/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1963/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1964/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2607/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1966/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1971/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21040_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q64_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1981/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_21060_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1985/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21075_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1999/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2000/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21115_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2009/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21130_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2013/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21145_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2014/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2023/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21165_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2668/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q925_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19625_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2037/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q937_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19610_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2028/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q912_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19650_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2046/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q910_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19655_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2047/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q904_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19660_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2052/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q916_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19645_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2043/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q900_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19670_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2054/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q902_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19665_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2053/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q891_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19685_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2060/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q889_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19690_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2061/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q883_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19695_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2066/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q895_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19680_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2057/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q865_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1446/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q289_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2077/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q864_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q288_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2078/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q871_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1442/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q291_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2073/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q866_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1445/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q290_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2076/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q863_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q287_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2079/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q872_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q292_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2072/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q877_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q293_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2069/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q870_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1443/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19720_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2074/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q868_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19725_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2075/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q874_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19715_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2071/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q844_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q282_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2092/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q843_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2093/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q281_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2093/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2093/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2093/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2093/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2093/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2093/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2093/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q850_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q284_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2088/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q845_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q283_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2091/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q842_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q280_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2094/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q858_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1451/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19740_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2083/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q860_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1450/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19735_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2081/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q851_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q285_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2087/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q856_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1452/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q286_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2084/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q841_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19765_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2095/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q853_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19750_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2086/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q823_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q275_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2106/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q822_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q274_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2107/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q829_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q277_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2102/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q824_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q276_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2105/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q821_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q273_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2108/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q830_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q278_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2101/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q835_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q279_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2098/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q828_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1471/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19790_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2103/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q826_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19795_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2104/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q820_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19800_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2109/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q832_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19785_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2100/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q802_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q268_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2120/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q801_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q267_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2121/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q808_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q270_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2116/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q803_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1487/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q269_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2119/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q800_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q266_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2122/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q816_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19810_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2111/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q818_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1478/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19805_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2110/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q809_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q271_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2115/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q814_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q272_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2112/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q807_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19825_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2117/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q805_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1486/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19830_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2118/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q799_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19835_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2123/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q811_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19820_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2114/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q778_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19870_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2138/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q790_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1496/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19855_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2129/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q781_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1502/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q261_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2135/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q780_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1503/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2136/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q787_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q263_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2131/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q782_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q262_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2134/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q779_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q259_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2137/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q795_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19845_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2125/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q797_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19840_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2124/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q788_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q264_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2130/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q793_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1494/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q265_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2127/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q786_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1499/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19860_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2132/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q784_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1500/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19865_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2133/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q760_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q254_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2149/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q759_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q253_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2150/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q766_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q256_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2145/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q761_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q255_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2148/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q758_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q252_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2151/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q774_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1507/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19880_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2140/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q776_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1506/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19875_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2139/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q767_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2144/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q772_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1508/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q258_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2141/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q765_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19895_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2146/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q763_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1514/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19900_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2147/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q757_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19905_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2152/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q769_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19890_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2143/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q739_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q247_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2163/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q738_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1531/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q246_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2164/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q745_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q249_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2159/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q740_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1529/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q248_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2162/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q737_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1532/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q245_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2165/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q753_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19915_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2154/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q755_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19910_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2153/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q746_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2158/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q751_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1522/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q251_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2155/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q750_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19920_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2156/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q744_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19930_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2160/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q742_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1528/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19935_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2161/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q736_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19940_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2166/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q748_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19925_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2157/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q718_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2178/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q717_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1545/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q239_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2179/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q724_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q242_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2174/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q719_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q241_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2177/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q716_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1546/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q238_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2180/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q732_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1535/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19950_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2168/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q734_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19945_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2167/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q725_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q243_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2173/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q730_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1536/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q244_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2169/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q729_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1537/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19955_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2171/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q723_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1541/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19965_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2175/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q721_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1542/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_19970_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2176/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q713_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1548/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_19980_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2182/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q697_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q233_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2192/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q696_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q232_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2193/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q703_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q235_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2188/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q698_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q234_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2191/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q695_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q231_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2194/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q704_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q236_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2187/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q709_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1550/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q237_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2184/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q702_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20000_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2189/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q700_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20005_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2190/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q676_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q226_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2206/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q675_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q225_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2207/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q682_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q228_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2202/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q677_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q227_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2205/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q674_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q224_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2208/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q690_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20020_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2197/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q692_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20015_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2196/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q683_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q229_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2201/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q688_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q230_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2198/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q681_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20035_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2203/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q679_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20040_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2204/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q673_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20045_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2209/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q685_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1566/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20030_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2200/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q655_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q219_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2221/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q654_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1587/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q218_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2222/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q661_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q221_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2217/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q656_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q220_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2220/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q653_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q217_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2223/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q669_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20055_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2211/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q671_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20050_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2210/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q662_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q222_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2216/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q667_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q223_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2212/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q666_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20060_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2213/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q660_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20070_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2218/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q658_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20075_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2219/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q652_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20080_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2224/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q664_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20065_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2215/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q634_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1600/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q212_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2235/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q633_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1601/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q211_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2236/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q640_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q214_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2231/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q635_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1599/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q213_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2234/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q632_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1602/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q210_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2237/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q648_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1591/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20090_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2226/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q650_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1590/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20085_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2225/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q641_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q215_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2230/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q646_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q216_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2227/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q639_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1597/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2232/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q637_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1598/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2233/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q631_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1603/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20115_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2238/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q643_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2229/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q613_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q205_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2249/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q612_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1615/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q204_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2250/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q619_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1610/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2245/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q614_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q206_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2248/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q611_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1616/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q203_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2251/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q627_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1605/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20125_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2240/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q629_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1604/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2239/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q620_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1609/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q208_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2244/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q625_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1606/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q209_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2241/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q618_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1611/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2246/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q616_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20145_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2247/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q610_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2252/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q622_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1608/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20135_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2243/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q592_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q198_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2264/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q591_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1629/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q197_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2265/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q598_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q200_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2260/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q593_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q199_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2263/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q590_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q196_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2266/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q606_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2254/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q608_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20155_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2253/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q599_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q201_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2259/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q604_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q202_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2255/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q597_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1625/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20175_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2261/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q595_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20180_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2262/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q589_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20185_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2267/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q601_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20170_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2257/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q568_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20220_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2281/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q580_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20205_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2272/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q571_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q191_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2278/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q570_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1643/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q190_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2279/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q577_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1638/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q193_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2274/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q572_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q192_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2277/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q569_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1644/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q189_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2280/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q585_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20195_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2269/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q587_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20190_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2268/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q578_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q194_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2273/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q583_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q195_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2270/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q576_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20210_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2275/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q574_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20215_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2276/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q550_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q184_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2292/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q549_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q183_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2293/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q556_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q186_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2288/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q551_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q185_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2291/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q548_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1658/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q182_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2294/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q564_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20230_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2283/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q566_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20225_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2282/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q557_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q187_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2287/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q562_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q188_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2284/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q555_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1653/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20245_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2289/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q553_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1654/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2290/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q547_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1659/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20255_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2295/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q559_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2286/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q543_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20265_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2297/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q545_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2296/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q526_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1673/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20290_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2310/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q522_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1675/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20300_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2312/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q524_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1674/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20295_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2311/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q505_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1687/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20325_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2324/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q517_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1678/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20310_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2315/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q488_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1697/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q164_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2334/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q485_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1700/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q161_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2337/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q501_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1689/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20335_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2326/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q503_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1688/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20330_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2325/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q499_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1690/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q167_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2327/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q492_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1695/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20350_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2332/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q490_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1696/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20355_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2333/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q484_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1701/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20360_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2338/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q496_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1692/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20345_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2329/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q466_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1712/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q156_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q465_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1713/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q155_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q472_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1708/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q158_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q467_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1711/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q464_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1714/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q154_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q480_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1703/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20370_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2340/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q482_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1702/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20365_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2339/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q473_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1707/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q478_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1704/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2341/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q471_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1709/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20385_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q469_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1710/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20390_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q463_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1715/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20395_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q475_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1706/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20380_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2343/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q459_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1717/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20405_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q461_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1716/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20400_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2354/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q445_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1726/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q149_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q444_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1727/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2365/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q451_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1722/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q151_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q446_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1725/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q443_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1728/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q147_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q452_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1721/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q152_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q457_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1718/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q153_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q450_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1723/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20420_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q448_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1724/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20425_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q442_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1729/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20430_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q454_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1720/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20415_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q427_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20460_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2376/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q421_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20465_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q433_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20450_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q424_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q423_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q141_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q430_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q425_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q143_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q422_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q438_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1731/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20440_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q440_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1730/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20435_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q431_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q145_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q436_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1732/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q406_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20495_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q403_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q135_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q402_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q134_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q409_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q404_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q401_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q133_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q417_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20475_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q419_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20470_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q410_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2387/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q415_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q139_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q400_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20500_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q412_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20485_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q396_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20510_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2398/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q398_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20505_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q385_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20530_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q382_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q128_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q381_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q388_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q130_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q383_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q380_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q126_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2409/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q389_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q394_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q132_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q393_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20515_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q379_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20535_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q391_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20520_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q361_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q360_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q367_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q362_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2420/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q359_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q375_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20545_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q377_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20540_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q368_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q373_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q125_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q372_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20550_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q358_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20570_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q370_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20555_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q354_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20580_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q356_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20575_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q337_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20605_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q349_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20590_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q333_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20615_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q335_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20610_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q324_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20630_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2447/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q322_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20635_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2448/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q316_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20640_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2453/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q328_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20625_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2444/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q295_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20675_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2467/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q307_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20660_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2458/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q298_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2464/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2465/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q304_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2460/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q299_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q101_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2463/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q296_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2466/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q312_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20650_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2455/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q314_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20645_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2454/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q305_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q103_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2459/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q310_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2456/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q303_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20665_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2461/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q301_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20670_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2462/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q277_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2479/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q276_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2480/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q283_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2474/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q278_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2477/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q275_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2481/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q291_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20685_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2469/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q293_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20680_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2468/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q284_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2473/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q289_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2470/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q282_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20700_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2475/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q280_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20705_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2476/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q274_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20710_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2482/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q286_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20695_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2472/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q256_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q86_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2493/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q262_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q88_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2489/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2492/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q254_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q84_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2495/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q270_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20720_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2484/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q272_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20715_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2483/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q263_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2488/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q268_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q90_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2485/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q261_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20735_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2490/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q259_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20740_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2491/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q249_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20755_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2498/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q251_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20750_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2497/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20770_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2504/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q238_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20775_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2505/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q232_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20780_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2510/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q244_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20765_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2501/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q214_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2521/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q213_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q71_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2523/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q220_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2517/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q215_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q73_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2520/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q212_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2524/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q228_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20790_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2512/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q230_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20785_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2511/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q221_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q75_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2516/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q226_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2513/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q219_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20805_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2518/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q217_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20810_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2519/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q211_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20815_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2525/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q223_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20800_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2515/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20825_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2527/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q209_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20820_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2526/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q198_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20840_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2533/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q196_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20845_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2534/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q190_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20850_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2539/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q202_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20835_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2530/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q188_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20855_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2540/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q183_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20865_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2543/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q169_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20885_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2553/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q181_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20870_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2544/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q151_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2564/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2565/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2560/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q152_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2563/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q149_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2567/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q165_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20895_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2555/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q167_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20890_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2554/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q158_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q54_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2559/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q163_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2556/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q162_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20900_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2557/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q156_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20910_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2561/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q154_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20915_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2562/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20920_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2568/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20905_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2558/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q130_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2579/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2580/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2575/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2578/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q128_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2581/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20930_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2570/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20925_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2569/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2574/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2571/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q141_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20935_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2572/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q135_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20945_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2576/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q133_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20950_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2577/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A*B2.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register reg_20955_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2582/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q139_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20940_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2573/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1950/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q109_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1950/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1950/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1950/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1950/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1950/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2593/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1951/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1951/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1951/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1951/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1951/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1951/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2594/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1946/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q115_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1946/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1946/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1946/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1946/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1946/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2589/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1949/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1949/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1949/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1949/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1949/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1949/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2592/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1952/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1952/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1952/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1952/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1952/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1952/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2595/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20965_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2584/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q125_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20960_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2583/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1945/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1945/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1945/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1945/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1945/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1945/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2588/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2585/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1943/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1943/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1943/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1943/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1943/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1943/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_20970_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2586/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q67_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1978/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2622/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q66_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1979/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2623/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q73_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1974/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2618/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1977/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2621/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1980/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2624/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1969/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21035_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2613/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1968/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21030_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2612/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1973/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2617/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q79_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1970/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2614/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1975/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21050_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2619/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1976/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21055_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2620/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2020/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2665/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2021/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2666/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2016/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2661/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2019/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2664/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2022/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2667/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2011/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2656/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2010/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21135_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2655/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2015/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2660/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2012/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2657/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2017/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21155_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2662/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2018/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2663/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1992/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2636/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1993/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2637/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1988/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2632/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1991/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2635/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q60_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1983/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21070_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2627/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q62_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1982/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21065_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2626/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1987/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2631/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1984/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2628/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1989/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21085_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2633/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1990/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21090_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2634/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1995/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21095_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2639/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1986/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21080_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2630/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2006/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2650/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2007/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2651/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2002/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2646/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2005/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2649/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2008/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2652/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1997/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2641/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1996/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2640/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2001/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2645/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U1998/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2642/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2003/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2647/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C+A2*B.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2004/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U2648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register reg_21125_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U2648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U2648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U2648/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2038/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2522/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2082/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2434/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2214/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2170/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2610/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2610/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2610/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2610/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2610/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2610/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2610/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2566/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2478/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2390/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2258/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_6ns_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*(B:0x2d).
DSP Report: register mac_muladd_8s_6ns_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_6ns_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_6ns_14ns_14_1_1_U2126/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O256[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O256[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O259[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O259[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O262[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O262[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O265[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O265[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O268[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O268[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O271[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O271[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O274[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O274[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O277[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O277[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O280[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O280[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O283[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O283[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O286[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O286[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O289[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O289[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O292[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O292[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O295[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O295[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O298[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O298[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O301[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O301[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O304[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O304[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O307[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O307[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O310[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O310[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O313[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O313[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O316[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O316[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O319[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O319[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O322[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O322[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O325[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O325[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O328[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O328[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O331[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O331[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O334[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O334[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O337[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O337[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O340[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O340[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8043_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[6]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i_i66_i_1_reg_8163_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8123_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i65_i65_i_i_1_reg_8083_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[4]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[5]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i_i140_i_1_reg_8123_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i_i142_i_1_reg_8133_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i31_i_i_1_reg_8103_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i105_i_i_1_reg_8063_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i107_i_i_1_reg_8073_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i_i_i139_i_i_1_reg_8043_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i_i141_i_i_1_reg_8053_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i33_i_i_1_reg_8113_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i67_i_i_1_reg_8093_reg[2]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i_i_i106_i_1_reg_8143_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i_i_i108_i_1_reg_8153_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i_i67_i_i68_i_1_reg_8173_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp_i31_i31_i_i32_i_1_reg_8183_reg[3]'
INFO: [Synth 8-3886] merging instance 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[4]' (FDE) to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/agg_tmp3_i33_i33_i_i34_i_1_reg_8193_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i139_i_i_reg_8038_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i_i_i_reg_7978_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\reg_2578_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_reg_8198_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_15_fu_1318_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_14_fu_1314_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_13_fu_1310_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_12_fu_1306_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_11_fu_1302_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_10_fu_1298_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_9_fu_1294_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_8_fu_1290_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_7_fu_1286_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_6_fu_1282_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_5_fu_1278_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_4_fu_1274_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_3_fu_1270_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_2_fu_1266_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_1_fu_1262_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Block_entry28_proc_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Block_entry28_proc_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:43 ; elapsed = 00:05:00 . Memory (MB): peak = 4589.770 ; gain = 2125.277 ; free physical = 295581 ; free virtual = 402070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom180     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom180     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom181     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom181     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom182     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom182     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom183     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom183     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom184     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom184     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom185     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom185     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom186     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom186     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom187     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom187     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom188     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom188     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom189     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom189     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom190     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom190     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom191     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom191     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom192     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom192     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom193     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom193     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom194     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom194     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom195     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom195     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom196     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom196     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom197     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom197     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom198     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom198     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom199     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom199     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom200     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom200     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom201     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom201     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom202     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom202     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom203     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom203     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom204     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom204     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom205     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom205     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom206     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom206     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom207     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom207     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom208     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom208     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom209     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom209     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom210     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom210     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom211     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom211     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom212     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom212     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom213     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom213     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom214     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom214     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom215     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom215     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom216     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom216     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom217     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom217     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom218     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom218     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom219     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom219     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom220     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom220     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom221     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom221     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom222     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom222     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom223     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom223     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom224     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom224     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom225     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom225     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom226     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom226     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom227     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom227     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom228     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom228     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom229     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom229     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom230     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom230     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom231     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom231     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom232     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom232     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom233     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom233     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom234     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom234     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom235     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom235     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom236     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom236     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom237     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom237     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom238     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom238     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom239     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom239     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom240     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom240     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom241     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom241     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom242     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom242     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom243     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom243     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom244     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom244     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom245     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom245     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom246     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom246     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom247     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom247     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom248     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom248     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom249     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom249     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom250     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom250     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom251     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom251     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom252     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom252     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom253     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom253     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom254     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom254     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom255     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom255     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom256     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom256     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom257     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom257     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom258     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom258     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom259     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom259     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom260     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom260     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom261     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom261     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom262     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom262     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom263     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom263     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom264     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom264     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom265     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom265     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom266     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom266     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom267     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom267     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom268     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom268     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom269     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom269     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom270     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom270     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom271     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom271     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom272     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom272     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom273     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom273     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom274     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom274     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom275     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom275     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom276     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom276     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom277     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom277     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom278     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom278     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom279     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom279     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom280     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom280     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom281     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom281     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom282     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom282     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom283     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom283     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom284     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom284     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom285     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom285     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom286     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom286     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom287     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom287     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom288     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom288     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom289     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom289     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom290     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom290     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom291     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom291     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom292     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom292     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom293     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom293     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom294     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom294     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom295     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom295     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom296     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom296     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom297     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom297     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom298     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom298     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom299     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom299     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom300     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom300     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom301     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom301     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom302     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom302     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom303     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom303     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom304     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom304     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom305     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom305     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom306     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom306     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom307     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom307     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom308     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom308     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom309     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom309     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom310     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom310     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom311     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom311     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom312     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom312     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom313     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom313     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom314     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb | rom314     | 32x8          | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy                                                                         | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1                                   | C+A*(B:0x2d)  | 8      | 7      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1                                   | C+A*(B:0x2d)  | 8      | 7      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B         | 8      | 8      | 14     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B        | 8      | 8      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B2        | 8      | 8      | 14     | -      | 14     | 0    | 1    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A2*B        | 8      | 8      | 14     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB2 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB4 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB4 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB4 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB4 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB4 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*(B:0x2d) | 8      | 7      | 14     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:49 ; elapsed = 00:06:07 . Memory (MB): peak = 4621.520 ; gain = 2157.027 ; free physical = 296984 ; free virtual = 403646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q508_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q508_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q350_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q350_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q943_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q943_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q941_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q941_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q626_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q626_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q930_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q930_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q924_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q924_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q932_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q932_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q920_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q920_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q915_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q915_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q617_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q617_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q615_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q615_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q899_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q899_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q894_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q894_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q609_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q609_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q875_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q875_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q873_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q873_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q867_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q867_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q852_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q852_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q846_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q846_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q833_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q833_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q827_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q827_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q817_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q817_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q586_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q586_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q607_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q607_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q584_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q584_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q777_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q777_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q861_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q861_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q754_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q754_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q565_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q565_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q733_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q733_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q838_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q838_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q731_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q731_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q726_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q726_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q684_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q684_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q528_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q528_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q791_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q791_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q600_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q600_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q512_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q512_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q483_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q483_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q474_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q474_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q710_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q710_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q470_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q470_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q462_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q462_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q546_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q546_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q458_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q458_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q686_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q686_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q529_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q529_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q416_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q416_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q560_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0i_5/sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q560_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:15 ; elapsed = 00:06:35 . Memory (MB): peak = 4641.453 ; gain = 2176.961 ; free physical = 294204 ; free virtual = 400907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:55 ; elapsed = 00:07:16 . Memory (MB): peak = 4784.008 ; gain = 2319.516 ; free physical = 296224 ; free virtual = 403075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:57 ; elapsed = 00:07:18 . Memory (MB): peak = 4784.008 ; gain = 2319.516 ; free physical = 296262 ; free virtual = 403113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:42 ; elapsed = 00:08:03 . Memory (MB): peak = 4784.008 ; gain = 2319.516 ; free physical = 296249 ; free virtual = 403100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:51 ; elapsed = 00:08:13 . Memory (MB): peak = 4784.008 ; gain = 2319.516 ; free physical = 296256 ; free virtual = 403107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:55 ; elapsed = 00:08:17 . Memory (MB): peak = 4784.008 ; gain = 2319.516 ; free physical = 295612 ; free virtual = 402463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:57 ; elapsed = 00:08:19 . Memory (MB): peak = 4784.008 ; gain = 2319.516 ; free physical = 296359 ; free virtual = 403210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB2 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB4 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB4 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB4 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1                                   | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1                                   | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB4 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB4 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB5 | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A*B      | 30     | 6      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A*B       | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A*B'      | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                    | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C+A'*B      | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy                                                                         | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A*B'     | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy                                                                         | (C'+A*B)'   | 30     | 18     | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s__GB0 | C'+A'*B     | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  9578|
|3     |DSP48E2         |  1196|
|4     |DSP_ALU         |    79|
|5     |DSP_A_B_DATA    |    79|
|6     |DSP_C_DATA      |    79|
|7     |DSP_MULTIPLIER  |    79|
|8     |DSP_M_DATA      |    79|
|9     |DSP_OUTPUT      |    79|
|10    |DSP_PREADD      |    79|
|11    |DSP_PREADD_DATA |    79|
|12    |LUT1            |   577|
|13    |LUT2            | 34886|
|14    |LUT3            | 14216|
|15    |LUT4            | 40933|
|16    |LUT5            | 18191|
|17    |LUT6            | 59794|
|18    |MUXF7           |  6916|
|19    |RAMB18E2        |   116|
|20    |FDRE            | 28041|
|21    |FDSE            |   498|
|22    |IBUF            |   804|
|23    |OBUF            |   408|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|      |Instance                                                              |Module                                                                                                                                                                  |Cells  |
+------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
|1     |top                                                                   |                                                                                                                                                                        | 216787|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                                                                                                            |    360|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                                                                                                  |    103|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4173                                                                                                                                    |     93|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                                                                                                |     80|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4172                                                                                                                                    |     71|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                                                                                                |   1617|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4171                                                                                                                                    |   1606|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                                                                                                |    101|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4170                                                                                                                                    |     91|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                                                                                                |    107|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4169                                                                                                                                    |     98|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                                                                                                |   1575|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4168                                                                                                                                    |   1566|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                                                                                                |    110|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4167                                                                                                                                    |    101|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                                                                                                |     93|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4166                                                                                                                                    |     84|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                                                                                                |   1536|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4165                                                                                                                                    |   1527|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                                                                                                |    115|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4164                                                                                                                                    |    106|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                                                                                                |     89|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4163                                                                                                                                    |     77|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_10                                                                                                                                               |     74|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4162                                                                                                                                    |     65|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_11                                                                                                                                               |   1497|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4161                                                                                                                                    |   1488|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_12                                                                                                                                               |    116|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4160                                                                                                                                    |    104|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_13                                                                                                                                               |     86|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4159                                                                                                                                    |     76|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_14                                                                                                                                               |   1459|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4158                                                                                                                                    |   1449|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w8_d2_S_15                                                                                                                                               |    113|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4157                                                                                                                                    |    103|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w8_d2_S_16                                                                                                                                               |    121|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4156                                                                                                                                    |    110|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w8_d2_S_17                                                                                                                                               |   1419|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4155                                                                                                                                    |   1410|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w8_d2_S_18                                                                                                                                               |    126|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4154                                                                                                                                    |    117|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                                                                                               |    110|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4153                                                                                                                                    |    101|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_20                                                                                                                                               |     89|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4152                                                                                                                                    |     79|
|47    |  sparse_arr_feat_conv1_out_30_U                                      |hls_dummy_fifo_w8_d2_S_21                                                                                                                                               |   1382|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4151                                                                                                                                    |   1371|
|49    |  sparse_arr_feat_conv1_out_31_U                                      |hls_dummy_fifo_w8_d2_S_22                                                                                                                                               |    127|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4150                                                                                                                                    |    117|
|51    |  sparse_arr_feat_conv1_out_32_U                                      |hls_dummy_fifo_w8_d2_S_23                                                                                                                                               |     98|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4149                                                                                                                                    |     87|
|53    |  sparse_arr_feat_conv1_out_33_U                                      |hls_dummy_fifo_w8_d2_S_24                                                                                                                                               |   1342|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4148                                                                                                                                    |   1332|
|55    |  sparse_arr_feat_conv1_out_34_U                                      |hls_dummy_fifo_w8_d2_S_25                                                                                                                                               |    116|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4147                                                                                                                                    |    106|
|57    |  sparse_arr_feat_conv1_out_35_U                                      |hls_dummy_fifo_w8_d2_S_26                                                                                                                                               |     97|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4146                                                                                                                                    |     88|
|59    |  sparse_arr_feat_conv1_out_36_U                                      |hls_dummy_fifo_w8_d2_S_27                                                                                                                                               |   1302|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4145                                                                                                                                    |   1293|
|61    |  sparse_arr_feat_conv1_out_37_U                                      |hls_dummy_fifo_w8_d2_S_28                                                                                                                                               |    127|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4144                                                                                                                                    |    116|
|63    |  sparse_arr_feat_conv1_out_38_U                                      |hls_dummy_fifo_w8_d2_S_29                                                                                                                                               |    112|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4143                                                                                                                                    |    101|
|65    |  sparse_arr_feat_conv1_out_39_U                                      |hls_dummy_fifo_w8_d2_S_30                                                                                                                                               |   1265|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4142                                                                                                                                    |   1256|
|67    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_31                                                                                                                                               |   1733|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4141                                                                                                                                    |   1723|
|69    |  sparse_arr_feat_conv1_out_40_U                                      |hls_dummy_fifo_w8_d2_S_32                                                                                                                                               |    130|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4140                                                                                                                                    |    120|
|71    |  sparse_arr_feat_conv1_out_41_U                                      |hls_dummy_fifo_w8_d2_S_33                                                                                                                                               |     99|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4139                                                                                                                                    |     89|
|73    |  sparse_arr_feat_conv1_out_42_U                                      |hls_dummy_fifo_w8_d2_S_34                                                                                                                                               |   1231|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4138                                                                                                                                    |   1220|
|75    |  sparse_arr_feat_conv1_out_43_U                                      |hls_dummy_fifo_w8_d2_S_35                                                                                                                                               |    140|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4137                                                                                                                                    |    131|
|77    |  sparse_arr_feat_conv1_out_44_U                                      |hls_dummy_fifo_w8_d2_S_36                                                                                                                                               |    130|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4136                                                                                                                                    |    119|
|79    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_37                                                                                                                                               |     88|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4135                                                                                                                                    |     79|
|81    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_38                                                                                                                                               |     92|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4134                                                                                                                                    |     83|
|83    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_39                                                                                                                                               |   1695|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4133                                                                                                                                    |   1684|
|85    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_40                                                                                                                                               |    102|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4132                                                                                                                                    |     92|
|87    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_41                                                                                                                                               |     72|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4131                                                                                                                                    |     62|
|89    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_42                                                                                                                                               |   1653|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4130                                                                                                                                    |   1644|
|91    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_43                                                                                                                                               |   1775|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4129                                                                                                                                    |   1763|
|93    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w8_d2_S_44                                                                                                                                               |     41|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4128                                                                                                                                    |     32|
|95    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w8_d2_S_45                                                                                                                                               |     41|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4127                                                                                                                                    |     32|
|97    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w8_d2_S_46                                                                                                                                               |     41|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4126                                                                                                                                    |     32|
|99    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w8_d2_S_47                                                                                                                                               |     42|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4125                                                                                                                                    |     32|
|101   |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w8_d2_S_48                                                                                                                                               |     41|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4124                                                                                                                                    |     32|
|103   |  sparse_arr_feat_conv2_out_15_U                                      |hls_dummy_fifo_w8_d2_S_49                                                                                                                                               |     41|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4123                                                                                                                                    |     32|
|105   |  sparse_arr_feat_conv2_out_16_U                                      |hls_dummy_fifo_w8_d2_S_50                                                                                                                                               |     41|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4122                                                                                                                                    |     32|
|107   |  sparse_arr_feat_conv2_out_17_U                                      |hls_dummy_fifo_w8_d2_S_51                                                                                                                                               |     42|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4121                                                                                                                                    |     32|
|109   |  sparse_arr_feat_conv2_out_18_U                                      |hls_dummy_fifo_w8_d2_S_52                                                                                                                                               |     41|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4120                                                                                                                                    |     32|
|111   |  sparse_arr_feat_conv2_out_19_U                                      |hls_dummy_fifo_w8_d2_S_53                                                                                                                                               |     41|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4119                                                                                                                                    |     32|
|113   |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w8_d2_S_54                                                                                                                                               |     44|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4118                                                                                                                                    |     32|
|115   |  sparse_arr_feat_conv2_out_20_U                                      |hls_dummy_fifo_w8_d2_S_55                                                                                                                                               |     41|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4117                                                                                                                                    |     32|
|117   |  sparse_arr_feat_conv2_out_21_U                                      |hls_dummy_fifo_w8_d2_S_56                                                                                                                                               |     42|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4116                                                                                                                                    |     32|
|119   |  sparse_arr_feat_conv2_out_22_U                                      |hls_dummy_fifo_w8_d2_S_57                                                                                                                                               |     42|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4115                                                                                                                                    |     32|
|121   |  sparse_arr_feat_conv2_out_23_U                                      |hls_dummy_fifo_w8_d2_S_58                                                                                                                                               |     42|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4114                                                                                                                                    |     32|
|123   |  sparse_arr_feat_conv2_out_24_U                                      |hls_dummy_fifo_w8_d2_S_59                                                                                                                                               |     42|
|124   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4113                                                                                                                                    |     32|
|125   |  sparse_arr_feat_conv2_out_25_U                                      |hls_dummy_fifo_w8_d2_S_60                                                                                                                                               |     43|
|126   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4112                                                                                                                                    |     32|
|127   |  sparse_arr_feat_conv2_out_26_U                                      |hls_dummy_fifo_w8_d2_S_61                                                                                                                                               |     42|
|128   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4111                                                                                                                                    |     32|
|129   |  sparse_arr_feat_conv2_out_27_U                                      |hls_dummy_fifo_w8_d2_S_62                                                                                                                                               |     41|
|130   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4110                                                                                                                                    |     32|
|131   |  sparse_arr_feat_conv2_out_28_U                                      |hls_dummy_fifo_w8_d2_S_63                                                                                                                                               |     41|
|132   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4109                                                                                                                                    |     32|
|133   |  sparse_arr_feat_conv2_out_29_U                                      |hls_dummy_fifo_w8_d2_S_64                                                                                                                                               |     42|
|134   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4108                                                                                                                                    |     32|
|135   |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w8_d2_S_65                                                                                                                                               |     43|
|136   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4107                                                                                                                                    |     32|
|137   |  sparse_arr_feat_conv2_out_30_U                                      |hls_dummy_fifo_w8_d2_S_66                                                                                                                                               |     42|
|138   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4106                                                                                                                                    |     32|
|139   |  sparse_arr_feat_conv2_out_31_U                                      |hls_dummy_fifo_w8_d2_S_67                                                                                                                                               |     43|
|140   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4105                                                                                                                                    |     32|
|141   |  sparse_arr_feat_conv2_out_32_U                                      |hls_dummy_fifo_w8_d2_S_68                                                                                                                                               |     43|
|142   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4104                                                                                                                                    |     32|
|143   |  sparse_arr_feat_conv2_out_33_U                                      |hls_dummy_fifo_w8_d2_S_69                                                                                                                                               |     42|
|144   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4103                                                                                                                                    |     32|
|145   |  sparse_arr_feat_conv2_out_34_U                                      |hls_dummy_fifo_w8_d2_S_70                                                                                                                                               |     41|
|146   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4102                                                                                                                                    |     32|
|147   |  sparse_arr_feat_conv2_out_35_U                                      |hls_dummy_fifo_w8_d2_S_71                                                                                                                                               |     42|
|148   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4101                                                                                                                                    |     32|
|149   |  sparse_arr_feat_conv2_out_36_U                                      |hls_dummy_fifo_w8_d2_S_72                                                                                                                                               |     41|
|150   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4100                                                                                                                                    |     32|
|151   |  sparse_arr_feat_conv2_out_37_U                                      |hls_dummy_fifo_w8_d2_S_73                                                                                                                                               |     43|
|152   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4099                                                                                                                                    |     32|
|153   |  sparse_arr_feat_conv2_out_38_U                                      |hls_dummy_fifo_w8_d2_S_74                                                                                                                                               |     44|
|154   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4098                                                                                                                                    |     32|
|155   |  sparse_arr_feat_conv2_out_39_U                                      |hls_dummy_fifo_w8_d2_S_75                                                                                                                                               |     41|
|156   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4097                                                                                                                                    |     32|
|157   |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w8_d2_S_76                                                                                                                                               |     42|
|158   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4096                                                                                                                                    |     32|
|159   |  sparse_arr_feat_conv2_out_40_U                                      |hls_dummy_fifo_w8_d2_S_77                                                                                                                                               |     42|
|160   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4095                                                                                                                                    |     32|
|161   |  sparse_arr_feat_conv2_out_41_U                                      |hls_dummy_fifo_w8_d2_S_78                                                                                                                                               |     42|
|162   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4094                                                                                                                                    |     32|
|163   |  sparse_arr_feat_conv2_out_42_U                                      |hls_dummy_fifo_w8_d2_S_79                                                                                                                                               |     43|
|164   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4093                                                                                                                                    |     32|
|165   |  sparse_arr_feat_conv2_out_43_U                                      |hls_dummy_fifo_w8_d2_S_80                                                                                                                                               |     41|
|166   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4092                                                                                                                                    |     32|
|167   |  sparse_arr_feat_conv2_out_44_U                                      |hls_dummy_fifo_w8_d2_S_81                                                                                                                                               |     42|
|168   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4091                                                                                                                                    |     32|
|169   |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w8_d2_S_82                                                                                                                                               |     41|
|170   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4090                                                                                                                                    |     32|
|171   |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w8_d2_S_83                                                                                                                                               |     41|
|172   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4089                                                                                                                                    |     32|
|173   |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w8_d2_S_84                                                                                                                                               |     42|
|174   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4088                                                                                                                                    |     32|
|175   |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w8_d2_S_85                                                                                                                                               |     43|
|176   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4087                                                                                                                                    |     32|
|177   |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w8_d2_S_86                                                                                                                                               |     42|
|178   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4086                                                                                                                                    |     32|
|179   |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w8_d2_S_87                                                                                                                                               |     41|
|180   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4085                                                                                                                                    |     32|
|181   |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w8_d2_S_88                                                                                                                                               |     44|
|182   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4084                                                                                                                                    |     32|
|183   |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_89                                                                                                                                               |   1282|
|184   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4083                                                                                                                                    |   1274|
|185   |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_90                                                                                                                                               |   1244|
|186   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4082                                                                                                                                    |   1235|
|187   |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_91                                                                                                                                               |   1165|
|188   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4081                                                                                                                                    |   1157|
|189   |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_92                                                                                                                                               |   1112|
|190   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4080                                                                                                                                    |   1104|
|191   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_93                                                                                                                                               |   1227|
|192   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4079                                                                                                                                    |   1219|
|193   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_94                                                                                                                                               |   1484|
|194   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4078                                                                                                                                    |   1476|
|195   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_95                                                                                                                                               |   1483|
|196   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4077                                                                                                                                    |   1475|
|197   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_96                                                                                                                                               |   1446|
|198   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4076                                                                                                                                    |   1437|
|199   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_97                                                                                                                                               |   1263|
|200   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4075                                                                                                                                    |   1254|
|201   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_98                                                                                                                                               |   1277|
|202   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4074                                                                                                                                    |   1269|
|203   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_99                                                                                                                                               |   1406|
|204   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4073                                                                                                                                    |   1397|
|205   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_100                                                                                                                                              |   1281|
|206   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4072                                                                                                                                    |   1273|
|207   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_101                                                                                                                                              |   1275|
|208   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4071                                                                                                                                    |   1266|
|209   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_102                                                                                                                                              |   1255|
|210   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_4070                                                                                                                                    |   1247|
|211   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_103                                                                                                                                              |   1494|
|212   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                                                                                                         |   1486|
|213   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                                                                                                  |    154|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4069                                                                                                                                    |    144|
|215   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_104                                                                                                                                              |    291|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4068                                                                                                                                    |    282|
|217   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_105                                                                                                                                              |    173|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4067                                                                                                                                    |    164|
|219   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_106                                                                                                                                              |    198|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4066                                                                                                                                    |    189|
|221   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_107                                                                                                                                              |    189|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4065                                                                                                                                    |    181|
|223   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_108                                                                                                                                              |    279|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4064                                                                                                                                    |    269|
|225   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_109                                                                                                                                              |    242|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4063                                                                                                                                    |    232|
|227   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_110                                                                                                                                              |    206|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4062                                                                                                                                    |    195|
|229   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_111                                                                                                                                              |    162|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4061                                                                                                                                    |    154|
|231   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_112                                                                                                                                              |    246|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4060                                                                                                                                    |    237|
|233   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_113                                                                                                                                              |    205|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4059                                                                                                                                    |    197|
|235   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_114                                                                                                                                              |    212|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4058                                                                                                                                    |    203|
|237   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_115                                                                                                                                              |    153|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4057                                                                                                                                    |    145|
|239   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_116                                                                                                                                              |    217|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4056                                                                                                                                    |    207|
|241   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_117                                                                                                                                              |    209|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4055                                                                                                                                    |    201|
|243   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_118                                                                                                                                              |    216|
|244   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4054                                                                                                                                    |    207|
|245   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_119                                                                                                                                              |    145|
|246   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4053                                                                                                                                    |    135|
|247   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_120                                                                                                                                              |    261|
|248   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4052                                                                                                                                    |    252|
|249   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_121                                                                                                                                              |    201|
|250   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4051                                                                                                                                    |    191|
|251   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_122                                                                                                                                              |    186|
|252   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4050                                                                                                                                    |    177|
|253   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_123                                                                                                                                              |    214|
|254   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4049                                                                                                                                    |    206|
|255   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_124                                                                                                                                              |    187|
|256   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4048                                                                                                                                    |    177|
|257   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_125                                                                                                                                              |    149|
|258   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4047                                                                                                                                    |    141|
|259   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_126                                                                                                                                              |    237|
|260   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4046                                                                                                                                    |    228|
|261   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_127                                                                                                                                              |    200|
|262   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4045                                                                                                                                    |    192|
|263   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_128                                                                                                                                              |    194|
|264   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4044                                                                                                                                    |    185|
|265   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_129                                                                                                                                              |    161|
|266   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4043                                                                                                                                    |    152|
|267   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_130                                                                                                                                              |    160|
|268   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4042                                                                                                                                    |    149|
|269   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_131                                                                                                                                              |    194|
|270   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4041                                                                                                                                    |    186|
|271   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_132                                                                                                                                              |    213|
|272   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4040                                                                                                                                    |    202|
|273   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_133                                                                                                                                              |    143|
|274   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4039                                                                                                                                    |    135|
|275   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_134                                                                                                                                              |    203|
|276   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4038                                                                                                                                    |    193|
|277   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_135                                                                                                                                              |    171|
|278   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4037                                                                                                                                    |    163|
|279   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_136                                                                                                                                              |    195|
|280   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4036                                                                                                                                    |    186|
|281   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_137                                                                                                                                              |    141|
|282   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4035                                                                                                                                    |    133|
|283   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_138                                                                                                                                              |    267|
|284   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4034                                                                                                                                    |    258|
|285   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_139                                                                                                                                              |    215|
|286   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4033                                                                                                                                    |    206|
|287   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_140                                                                                                                                              |    182|
|288   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4032                                                                                                                                    |    173|
|289   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_141                                                                                                                                              |    176|
|290   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4031                                                                                                                                    |    167|
|291   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_142                                                                                                                                              |    203|
|292   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4030                                                                                                                                    |    193|
|293   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_143                                                                                                                                              |    187|
|294   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4029                                                                                                                                    |    179|
|295   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_144                                                                                                                                              |    197|
|296   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4028                                                                                                                                    |    188|
|297   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_145                                                                                                                                              |    214|
|298   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4027                                                                                                                                    |    206|
|299   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_146                                                                                                                                              |    268|
|300   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4026                                                                                                                                    |    259|
|301   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_147                                                                                                                                              |    203|
|302   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4025                                                                                                                                    |    195|
|303   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_148                                                                                                                                              |    209|
|304   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4024                                                                                                                                    |    200|
|305   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_149                                                                                                                                              |    167|
|306   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4023                                                                                                                                    |    158|
|307   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_150                                                                                                                                              |    227|
|308   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4022                                                                                                                                    |    218|
|309   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_151                                                                                                                                              |    191|
|310   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4021                                                                                                                                    |    182|
|311   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_152                                                                                                                                              |    208|
|312   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4020                                                                                                                                    |    198|
|313   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_153                                                                                                                                              |    233|
|314   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4019                                                                                                                                    |    224|
|315   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_154                                                                                                                                              |    318|
|316   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4018                                                                                                                                    |    308|
|317   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_155                                                                                                                                              |    196|
|318   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4017                                                                                                                                    |    188|
|319   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_156                                                                                                                                              |    177|
|320   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4016                                                                                                                                    |    168|
|321   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_157                                                                                                                                              |    199|
|322   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4015                                                                                                                                    |    190|
|323   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_158                                                                                                                                              |    307|
|324   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4014                                                                                                                                    |    298|
|325   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_159                                                                                                                                              |    173|
|326   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4013                                                                                                                                    |    165|
|327   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_160                                                                                                                                              |    217|
|328   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4012                                                                                                                                    |    207|
|329   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_161                                                                                                                                              |    165|
|330   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_4011                                                                                                                                    |    154|
|331   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_162                                                                                                                                              |    317|
|332   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                                                                                                         |    308|
|333   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s                                                                                            |  59287|
|334   |    mul_8s_6ns_14_1_1_U115                                            |hls_dummy_mul_8s_6ns_14_1_1                                                                                                                                             |      4|
|335   |    mul_8s_6ns_14_1_1_U160                                            |hls_dummy_mul_8s_6ns_14_1_1_3353                                                                                                                                        |      2|
|336   |    mul_8s_6ns_14_1_1_U205                                            |hls_dummy_mul_8s_6ns_14_1_1_3354                                                                                                                                        |      2|
|337   |    mul_8s_6ns_14_1_1_U25                                             |hls_dummy_mul_8s_6ns_14_1_1_3355                                                                                                                                        |      4|
|338   |    mul_8s_6ns_14_1_1_U250                                            |hls_dummy_mul_8s_6ns_14_1_1_3356                                                                                                                                        |      4|
|339   |    mul_8s_6ns_14_1_1_U295                                            |hls_dummy_mul_8s_6ns_14_1_1_3357                                                                                                                                        |      4|
|340   |    mul_8s_6ns_14_1_1_U340                                            |hls_dummy_mul_8s_6ns_14_1_1_3358                                                                                                                                        |      4|
|341   |    mul_8s_6ns_14_1_1_U385                                            |hls_dummy_mul_8s_6ns_14_1_1_3359                                                                                                                                        |      4|
|342   |    mul_8s_6ns_14_1_1_U430                                            |hls_dummy_mul_8s_6ns_14_1_1_3360                                                                                                                                        |      4|
|343   |    mul_8s_6ns_14_1_1_U475                                            |hls_dummy_mul_8s_6ns_14_1_1_3361                                                                                                                                        |      4|
|344   |    mul_8s_6ns_14_1_1_U520                                            |hls_dummy_mul_8s_6ns_14_1_1_3362                                                                                                                                        |      4|
|345   |    mul_8s_6ns_14_1_1_U565                                            |hls_dummy_mul_8s_6ns_14_1_1_3363                                                                                                                                        |      4|
|346   |    mul_8s_6ns_14_1_1_U610                                            |hls_dummy_mul_8s_6ns_14_1_1_3364                                                                                                                                        |      4|
|347   |    mul_8s_6ns_14_1_1_U655                                            |hls_dummy_mul_8s_6ns_14_1_1_3365                                                                                                                                        |      4|
|348   |    mul_8s_6ns_14_1_1_U70                                             |hls_dummy_mul_8s_6ns_14_1_1_3366                                                                                                                                        |      4|
|349   |    mul_8s_7s_14_1_1_U10                                              |hls_dummy_mul_8s_7s_14_1_1                                                                                                                                              |      1|
|350   |    mul_8s_7s_14_1_1_U100                                             |hls_dummy_mul_8s_7s_14_1_1_3367                                                                                                                                         |      1|
|351   |    mul_8s_7s_14_1_1_U145                                             |hls_dummy_mul_8s_7s_14_1_1_3368                                                                                                                                         |      1|
|352   |    mul_8s_7s_14_1_1_U190                                             |hls_dummy_mul_8s_7s_14_1_1_3369                                                                                                                                         |      1|
|353   |    mul_8s_7s_14_1_1_U235                                             |hls_dummy_mul_8s_7s_14_1_1_3370                                                                                                                                         |      1|
|354   |    mul_8s_7s_14_1_1_U280                                             |hls_dummy_mul_8s_7s_14_1_1_3371                                                                                                                                         |      1|
|355   |    mul_8s_7s_14_1_1_U325                                             |hls_dummy_mul_8s_7s_14_1_1_3372                                                                                                                                         |      1|
|356   |    mul_8s_7s_14_1_1_U370                                             |hls_dummy_mul_8s_7s_14_1_1_3373                                                                                                                                         |      1|
|357   |    mul_8s_7s_14_1_1_U415                                             |hls_dummy_mul_8s_7s_14_1_1_3374                                                                                                                                         |      1|
|358   |    mul_8s_7s_14_1_1_U460                                             |hls_dummy_mul_8s_7s_14_1_1_3375                                                                                                                                         |      1|
|359   |    mul_8s_7s_14_1_1_U505                                             |hls_dummy_mul_8s_7s_14_1_1_3376                                                                                                                                         |      1|
|360   |    mul_8s_7s_14_1_1_U55                                              |hls_dummy_mul_8s_7s_14_1_1_3377                                                                                                                                         |      1|
|361   |    mul_8s_7s_14_1_1_U550                                             |hls_dummy_mul_8s_7s_14_1_1_3378                                                                                                                                         |      1|
|362   |    mul_8s_7s_14_1_1_U595                                             |hls_dummy_mul_8s_7s_14_1_1_3379                                                                                                                                         |      1|
|363   |    mul_8s_7s_14_1_1_U640                                             |hls_dummy_mul_8s_7s_14_1_1_3380                                                                                                                                         |      1|
|364   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_3381                                                                                                                                         |     16|
|365   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_3382                                                                                                                                         |     30|
|366   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_3383                                                                                                                                         |     22|
|367   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_3384                                                                                                                                         |     16|
|368   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_3385                                                                                                                                         |     16|
|369   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_3386                                                                                                                                         |     25|
|370   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_3387                                                                                                                                         |     22|
|371   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_3388                                                                                                                                         |     16|
|372   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_3389                                                                                                                                         |     33|
|373   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_3390                                                                                                                                         |     16|
|374   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_3391                                                                                                                                         |     16|
|375   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_3392                                                                                                                                         |     17|
|376   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_3393                                                                                                                                         |     26|
|377   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_3394                                                                                                                                         |     23|
|378   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_3395                                                                                                                                         |     26|
|379   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_3396                                                                                                                                         |     16|
|380   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_3397                                                                                                                                         |     27|
|381   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_3398                                                                                                                                         |     22|
|382   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_3399                                                                                                                                         |     16|
|383   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_3400                                                                                                                                         |     29|
|384   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_3401                                                                                                                                         |     16|
|385   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_3402                                                                                                                                         |     25|
|386   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_3403                                                                                                                                         |     22|
|387   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_3404                                                                                                                                         |     16|
|388   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_3405                                                                                                                                         |     33|
|389   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_3406                                                                                                                                         |     16|
|390   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_3407                                                                                                                                         |     17|
|391   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_3408                                                                                                                                         |     26|
|392   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_3409                                                                                                                                         |     23|
|393   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_3410                                                                                                                                         |     26|
|394   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_3411                                                                                                                                         |     16|
|395   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_3412                                                                                                                                         |     16|
|396   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_3413                                                                                                                                         |     27|
|397   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_3414                                                                                                                                         |     22|
|398   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_3415                                                                                                                                         |     16|
|399   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_3416                                                                                                                                         |     16|
|400   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_3417                                                                                                                                         |     25|
|401   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_3418                                                                                                                                         |     22|
|402   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_3419                                                                                                                                         |     16|
|403   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_3420                                                                                                                                         |     33|
|404   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_3421                                                                                                                                         |     16|
|405   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_3422                                                                                                                                         |     29|
|406   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_3423                                                                                                                                         |     17|
|407   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_3424                                                                                                                                         |     29|
|408   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_3425                                                                                                                                         |     23|
|409   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_3426                                                                                                                                         |     26|
|410   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_3427                                                                                                                                         |     17|
|411   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_3428                                                                                                                                         |     23|
|412   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_3429                                                                                                                                         |     22|
|413   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_3430                                                                                                                                         |     16|
|414   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_3431                                                                                                                                         |     16|
|415   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_3432                                                                                                                                         |     23|
|416   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_3433                                                                                                                                         |     25|
|417   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_3434                                                                                                                                         |     22|
|418   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_3435                                                                                                                                         |     17|
|419   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_3436                                                                                                                                         |     33|
|420   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_3437                                                                                                                                         |     16|
|421   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_3438                                                                                                                                         |     17|
|422   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_3439                                                                                                                                         |     28|
|423   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_3440                                                                                                                                         |     23|
|424   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_3441                                                                                                                                         |     26|
|425   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_3442                                                                                                                                         |     17|
|426   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_3443                                                                                                                                         |     16|
|427   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_3444                                                                                                                                         |     23|
|428   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_3445                                                                                                                                         |     23|
|429   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_3446                                                                                                                                         |     16|
|430   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_3447                                                                                                                                         |     16|
|431   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_3448                                                                                                                                         |     25|
|432   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_3449                                                                                                                                         |     22|
|433   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_3450                                                                                                                                         |     16|
|434   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_3451                                                                                                                                         |     33|
|435   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_3452                                                                                                                                         |     16|
|436   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_3453                                                                                                                                         |     16|
|437   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_3454                                                                                                                                         |     17|
|438   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_3455                                                                                                                                         |     26|
|439   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_3456                                                                                                                                         |     23|
|440   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_3457                                                                                                                                         |     26|
|441   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_3458                                                                                                                                         |     17|
|442   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_3459                                                                                                                                         |     28|
|443   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_3460                                                                                                                                         |     22|
|444   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_3461                                                                                                                                         |     16|
|445   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_3462                                                                                                                                         |     16|
|446   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_3463                                                                                                                                         |     25|
|447   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_3464                                                                                                                                         |     25|
|448   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_3465                                                                                                                                         |     22|
|449   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_3466                                                                                                                                         |     16|
|450   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_3467                                                                                                                                         |     33|
|451   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_3468                                                                                                                                         |     16|
|452   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_3469                                                                                                                                         |     17|
|453   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_3470                                                                                                                                         |     26|
|454   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_3471                                                                                                                                         |     23|
|455   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_3472                                                                                                                                         |     26|
|456   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_3473                                                                                                                                         |     17|
|457   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_3474                                                                                                                                         |     23|
|458   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_3475                                                                                                                                         |     22|
|459   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_3476                                                                                                                                         |     22|
|460   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_3477                                                                                                                                         |     16|
|461   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_3478                                                                                                                                         |     16|
|462   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_3479                                                                                                                                         |     25|
|463   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_3480                                                                                                                                         |     22|
|464   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_3481                                                                                                                                         |     16|
|465   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_3482                                                                                                                                         |     33|
|466   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_3483                                                                                                                                         |     16|
|467   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_3484                                                                                                                                         |     17|
|468   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_3485                                                                                                                                         |     16|
|469   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_3486                                                                                                                                         |     25|
|470   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_3487                                                                                                                                         |     23|
|471   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_3488                                                                                                                                         |     26|
|472   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_3489                                                                                                                                         |     17|
|473   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_3490                                                                                                                                         |     24|
|474   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_3491                                                                                                                                         |     22|
|475   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_3492                                                                                                                                         |     16|
|476   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_3493                                                                                                                                         |     16|
|477   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_3494                                                                                                                                         |     25|
|478   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_3495                                                                                                                                         |     33|
|479   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_3496                                                                                                                                         |     22|
|480   |    mul_8s_8s_14_1_1_U211                                             |hls_dummy_mul_8s_8s_14_1_1_3497                                                                                                                                         |     16|
|481   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_3498                                                                                                                                         |     33|
|482   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_3499                                                                                                                                         |     16|
|483   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_3500                                                                                                                                         |     17|
|484   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_3501                                                                                                                                         |     25|
|485   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_3502                                                                                                                                         |     23|
|486   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_3503                                                                                                                                         |     26|
|487   |    mul_8s_8s_14_1_1_U218                                             |hls_dummy_mul_8s_8s_14_1_1_3504                                                                                                                                         |     17|
|488   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_3505                                                                                                                                         |     29|
|489   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_3506                                                                                                                                         |     16|
|490   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_3507                                                                                                                                         |     23|
|491   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_3508                                                                                                                                         |     16|
|492   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_3509                                                                                                                                         |     16|
|493   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_3510                                                                                                                                         |     25|
|494   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_3511                                                                                                                                         |     22|
|495   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_3512                                                                                                                                         |     16|
|496   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_3513                                                                                                                                         |     33|
|497   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_3514                                                                                                                                         |     16|
|498   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_3515                                                                                                                                         |     17|
|499   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_3516                                                                                                                                         |     26|
|500   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_3517                                                                                                                                         |     17|
|501   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_3518                                                                                                                                         |     23|
|502   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_3519                                                                                                                                         |     28|
|503   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_3520                                                                                                                                         |     17|
|504   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_3521                                                                                                                                         |     30|
|505   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_3522                                                                                                                                         |     23|
|506   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_3523                                                                                                                                         |     16|
|507   |    mul_8s_8s_14_1_1_U237                                             |hls_dummy_mul_8s_8s_14_1_1_3524                                                                                                                                         |     17|
|508   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_3525                                                                                                                                         |     26|
|509   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_3526                                                                                                                                         |     22|
|510   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_3527                                                                                                                                         |     26|
|511   |    mul_8s_8s_14_1_1_U240                                             |hls_dummy_mul_8s_8s_14_1_1_3528                                                                                                                                         |     16|
|512   |    mul_8s_8s_14_1_1_U241                                             |hls_dummy_mul_8s_8s_14_1_1_3529                                                                                                                                         |     33|
|513   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_3530                                                                                                                                         |     16|
|514   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_3531                                                                                                                                         |     17|
|515   |    mul_8s_8s_14_1_1_U244                                             |hls_dummy_mul_8s_8s_14_1_1_3532                                                                                                                                         |     28|
|516   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_3533                                                                                                                                         |     23|
|517   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_3534                                                                                                                                         |     28|
|518   |    mul_8s_8s_14_1_1_U247                                             |hls_dummy_mul_8s_8s_14_1_1_3535                                                                                                                                         |     17|
|519   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_3536                                                                                                                                         |     29|
|520   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_3537                                                                                                                                         |     23|
|521   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_3538                                                                                                                                         |     16|
|522   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_3539                                                                                                                                         |     16|
|523   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1_3540                                                                                                                                         |     25|
|524   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_3541                                                                                                                                         |     23|
|525   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_3542                                                                                                                                         |     17|
|526   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_3543                                                                                                                                         |     26|
|527   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_3544                                                                                                                                         |     24|
|528   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_3545                                                                                                                                         |     16|
|529   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_3546                                                                                                                                         |     25|
|530   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_3547                                                                                                                                         |     22|
|531   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_3548                                                                                                                                         |     23|
|532   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_3549                                                                                                                                         |     28|
|533   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_3550                                                                                                                                         |     17|
|534   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_3551                                                                                                                                         |     29|
|535   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_3552                                                                                                                                         |     23|
|536   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_3553                                                                                                                                         |     16|
|537   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_3554                                                                                                                                         |     16|
|538   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_3555                                                                                                                                         |     25|
|539   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_3556                                                                                                                                         |     23|
|540   |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_3557                                                                                                                                         |     16|
|541   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_3558                                                                                                                                         |     25|
|542   |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_3559                                                                                                                                         |     33|
|543   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_3560                                                                                                                                         |     16|
|544   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_3561                                                                                                                                         |     17|
|545   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_3562                                                                                                                                         |     26|
|546   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_3563                                                                                                                                         |     23|
|547   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_3564                                                                                                                                         |     26|
|548   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_3565                                                                                                                                         |     17|
|549   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_3566                                                                                                                                         |     28|
|550   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_3567                                                                                                                                         |     23|
|551   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_3568                                                                                                                                         |     17|
|552   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_3569                                                                                                                                         |     16|
|553   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_3570                                                                                                                                         |     16|
|554   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_3571                                                                                                                                         |     25|
|555   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_3572                                                                                                                                         |     22|
|556   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_3573                                                                                                                                         |     16|
|557   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_3574                                                                                                                                         |     33|
|558   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_3575                                                                                                                                         |     16|
|559   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_3576                                                                                                                                         |     17|
|560   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_3577                                                                                                                                         |     26|
|561   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_3578                                                                                                                                         |     23|
|562   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_3579                                                                                                                                         |     28|
|563   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_3580                                                                                                                                         |     26|
|564   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_3581                                                                                                                                         |     17|
|565   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_3582                                                                                                                                         |     26|
|566   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_3583                                                                                                                                         |     23|
|567   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_3584                                                                                                                                         |     17|
|568   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_3585                                                                                                                                         |     16|
|569   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_3586                                                                                                                                         |     25|
|570   |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_3587                                                                                                                                         |     22|
|571   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_3588                                                                                                                                         |     16|
|572   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_3589                                                                                                                                         |     22|
|573   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_3590                                                                                                                                         |     33|
|574   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_3591                                                                                                                                         |     16|
|575   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_3592                                                                                                                                         |     17|
|576   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_3593                                                                                                                                         |     25|
|577   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_3594                                                                                                                                         |     23|
|578   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_3595                                                                                                                                         |     26|
|579   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_3596                                                                                                                                         |     17|
|580   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_3597                                                                                                                                         |     28|
|581   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_3598                                                                                                                                         |     23|
|582   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_3599                                                                                                                                         |     17|
|583   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_3600                                                                                                                                         |     16|
|584   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_3601                                                                                                                                         |     16|
|585   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_3602                                                                                                                                         |     25|
|586   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_3603                                                                                                                                         |     22|
|587   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_3604                                                                                                                                         |     16|
|588   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_3605                                                                                                                                         |     33|
|589   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_3606                                                                                                                                         |     16|
|590   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_3607                                                                                                                                         |     17|
|591   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_3608                                                                                                                                         |     25|
|592   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_3609                                                                                                                                         |     23|
|593   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_3610                                                                                                                                         |     26|
|594   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_3611                                                                                                                                         |     16|
|595   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_3612                                                                                                                                         |     17|
|596   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_3613                                                                                                                                         |     30|
|597   |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_3614                                                                                                                                         |     23|
|598   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_3615                                                                                                                                         |     17|
|599   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_3616                                                                                                                                         |     17|
|600   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_3617                                                                                                                                         |     25|
|601   |    mul_8s_8s_14_1_1_U327                                             |hls_dummy_mul_8s_8s_14_1_1_3618                                                                                                                                         |     22|
|602   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_3619                                                                                                                                         |     17|
|603   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_3620                                                                                                                                         |     33|
|604   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_3621                                                                                                                                         |     25|
|605   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_3622                                                                                                                                         |     16|
|606   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_3623                                                                                                                                         |     17|
|607   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_3624                                                                                                                                         |     25|
|608   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_3625                                                                                                                                         |     23|
|609   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_3626                                                                                                                                         |     26|
|610   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_3627                                                                                                                                         |     17|
|611   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_3628                                                                                                                                         |     26|
|612   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_3629                                                                                                                                         |     23|
|613   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_3630                                                                                                                                         |     17|
|614   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_3631                                                                                                                                         |     17|
|615   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_3632                                                                                                                                         |     22|
|616   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_3633                                                                                                                                         |     25|
|617   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_3634                                                                                                                                         |     22|
|618   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_3635                                                                                                                                         |     16|
|619   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_3636                                                                                                                                         |     33|
|620   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_3637                                                                                                                                         |     16|
|621   |    mul_8s_8s_14_1_1_U346                                             |hls_dummy_mul_8s_8s_14_1_1_3638                                                                                                                                         |     17|
|622   |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_3639                                                                                                                                         |     29|
|623   |    mul_8s_8s_14_1_1_U348                                             |hls_dummy_mul_8s_8s_14_1_1_3640                                                                                                                                         |     23|
|624   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_3641                                                                                                                                         |     27|
|625   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_3642                                                                                                                                         |     16|
|626   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_3643                                                                                                                                         |     17|
|627   |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_3644                                                                                                                                         |     30|
|628   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_3645                                                                                                                                         |     23|
|629   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_3646                                                                                                                                         |     17|
|630   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_3647                                                                                                                                         |     17|
|631   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_3648                                                                                                                                         |     25|
|632   |    mul_8s_8s_14_1_1_U356                                             |hls_dummy_mul_8s_8s_14_1_1_3649                                                                                                                                         |     22|
|633   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_3650                                                                                                                                         |     16|
|634   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_3651                                                                                                                                         |     33|
|635   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_3652                                                                                                                                         |     16|
|636   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_3653                                                                                                                                         |     33|
|637   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_3654                                                                                                                                         |     17|
|638   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_3655                                                                                                                                         |     28|
|639   |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_3656                                                                                                                                         |     23|
|640   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_3657                                                                                                                                         |     28|
|641   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_3658                                                                                                                                         |     17|
|642   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_3659                                                                                                                                         |     30|
|643   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_3660                                                                                                                                         |     23|
|644   |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_3661                                                                                                                                         |     17|
|645   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_3662                                                                                                                                         |     17|
|646   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_3663                                                                                                                                         |     26|
|647   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_3664                                                                                                                                         |     16|
|648   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_3665                                                                                                                                         |     22|
|649   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_3666                                                                                                                                         |     16|
|650   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_3667                                                                                                                                         |     29|
|651   |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_3668                                                                                                                                         |     21|
|652   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_3669                                                                                                                                         |     17|
|653   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_3670                                                                                                                                         |     25|
|654   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_3671                                                                                                                                         |     23|
|655   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_3672                                                                                                                                         |     28|
|656   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_3673                                                                                                                                         |     17|
|657   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_3674                                                                                                                                         |     17|
|658   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_3675                                                                                                                                         |     28|
|659   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_3676                                                                                                                                         |     23|
|660   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_3677                                                                                                                                         |     17|
|661   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_3678                                                                                                                                         |     17|
|662   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_3679                                                                                                                                         |     26|
|663   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_3680                                                                                                                                         |     23|
|664   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_3681                                                                                                                                         |     17|
|665   |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_3682                                                                                                                                         |     30|
|666   |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_3683                                                                                                                                         |     22|
|667   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_3684                                                                                                                                         |     25|
|668   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_3685                                                                                                                                         |     17|
|669   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_3686                                                                                                                                         |     28|
|670   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_3687                                                                                                                                         |     23|
|671   |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_3688                                                                                                                                         |     28|
|672   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_3689                                                                                                                                         |     17|
|673   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_3690                                                                                                                                         |     27|
|674   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_3691                                                                                                                                         |     23|
|675   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_3692                                                                                                                                         |     17|
|676   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_3693                                                                                                                                         |     17|
|677   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_3694                                                                                                                                         |     27|
|678   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_3695                                                                                                                                         |     22|
|679   |    mul_8s_8s_14_1_1_U400                                             |hls_dummy_mul_8s_8s_14_1_1_3696                                                                                                                                         |     23|
|680   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_3697                                                                                                                                         |     17|
|681   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_3698                                                                                                                                         |     29|
|682   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_3699                                                                                                                                         |     21|
|683   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_3700                                                                                                                                         |     17|
|684   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_3701                                                                                                                                         |     25|
|685   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_3702                                                                                                                                         |     23|
|686   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_3703                                                                                                                                         |     28|
|687   |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_3704                                                                                                                                         |     17|
|688   |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_3705                                                                                                                                         |     28|
|689   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_3706                                                                                                                                         |     26|
|690   |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_3707                                                                                                                                         |     23|
|691   |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_3708                                                                                                                                         |     17|
|692   |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_3709                                                                                                                                         |     17|
|693   |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_3710                                                                                                                                         |     26|
|694   |    mul_8s_8s_14_1_1_U414                                             |hls_dummy_mul_8s_8s_14_1_1_3711                                                                                                                                         |     23|
|695   |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_3712                                                                                                                                         |     16|
|696   |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_3713                                                                                                                                         |     28|
|697   |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_3714                                                                                                                                         |     22|
|698   |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_3715                                                                                                                                         |     18|
|699   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_3716                                                                                                                                         |     16|
|700   |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_3717                                                                                                                                         |     28|
|701   |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_3718                                                                                                                                         |     23|
|702   |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_3719                                                                                                                                         |     28|
|703   |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_3720                                                                                                                                         |     17|
|704   |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_3721                                                                                                                                         |     26|
|705   |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_3722                                                                                                                                         |     23|
|706   |    mul_8s_8s_14_1_1_U426                                             |hls_dummy_mul_8s_8s_14_1_1_3723                                                                                                                                         |     17|
|707   |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_3724                                                                                                                                         |     17|
|708   |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_3725                                                                                                                                         |     26|
|709   |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_3726                                                                                                                                         |     23|
|710   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_3727                                                                                                                                         |     26|
|711   |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_3728                                                                                                                                         |     16|
|712   |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_3729                                                                                                                                         |     28|
|713   |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_3730                                                                                                                                         |     23|
|714   |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_3731                                                                                                                                         |     17|
|715   |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_3732                                                                                                                                         |     28|
|716   |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_3733                                                                                                                                         |     23|
|717   |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_3734                                                                                                                                         |     28|
|718   |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_3735                                                                                                                                         |     17|
|719   |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_3736                                                                                                                                         |     28|
|720   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_3737                                                                                                                                         |     22|
|721   |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_3738                                                                                                                                         |     23|
|722   |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_3739                                                                                                                                         |     17|
|723   |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_3740                                                                                                                                         |     17|
|724   |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_3741                                                                                                                                         |     26|
|725   |    mul_8s_8s_14_1_1_U444                                             |hls_dummy_mul_8s_8s_14_1_1_3742                                                                                                                                         |     23|
|726   |    mul_8s_8s_14_1_1_U445                                             |hls_dummy_mul_8s_8s_14_1_1_3743                                                                                                                                         |     17|
|727   |    mul_8s_8s_14_1_1_U446                                             |hls_dummy_mul_8s_8s_14_1_1_3744                                                                                                                                         |     29|
|728   |    mul_8s_8s_14_1_1_U447                                             |hls_dummy_mul_8s_8s_14_1_1_3745                                                                                                                                         |     22|
|729   |    mul_8s_8s_14_1_1_U448                                             |hls_dummy_mul_8s_8s_14_1_1_3746                                                                                                                                         |     17|
|730   |    mul_8s_8s_14_1_1_U449                                             |hls_dummy_mul_8s_8s_14_1_1_3747                                                                                                                                         |     28|
|731   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_3748                                                                                                                                         |     16|
|732   |    mul_8s_8s_14_1_1_U450                                             |hls_dummy_mul_8s_8s_14_1_1_3749                                                                                                                                         |     23|
|733   |    mul_8s_8s_14_1_1_U451                                             |hls_dummy_mul_8s_8s_14_1_1_3750                                                                                                                                         |     28|
|734   |    mul_8s_8s_14_1_1_U452                                             |hls_dummy_mul_8s_8s_14_1_1_3751                                                                                                                                         |     17|
|735   |    mul_8s_8s_14_1_1_U453                                             |hls_dummy_mul_8s_8s_14_1_1_3752                                                                                                                                         |     28|
|736   |    mul_8s_8s_14_1_1_U454                                             |hls_dummy_mul_8s_8s_14_1_1_3753                                                                                                                                         |     23|
|737   |    mul_8s_8s_14_1_1_U455                                             |hls_dummy_mul_8s_8s_14_1_1_3754                                                                                                                                         |     17|
|738   |    mul_8s_8s_14_1_1_U456                                             |hls_dummy_mul_8s_8s_14_1_1_3755                                                                                                                                         |     17|
|739   |    mul_8s_8s_14_1_1_U457                                             |hls_dummy_mul_8s_8s_14_1_1_3756                                                                                                                                         |     26|
|740   |    mul_8s_8s_14_1_1_U458                                             |hls_dummy_mul_8s_8s_14_1_1_3757                                                                                                                                         |     23|
|741   |    mul_8s_8s_14_1_1_U459                                             |hls_dummy_mul_8s_8s_14_1_1_3758                                                                                                                                         |     17|
|742   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_3759                                                                                                                                         |     16|
|743   |    mul_8s_8s_14_1_1_U461                                             |hls_dummy_mul_8s_8s_14_1_1_3760                                                                                                                                         |     33|
|744   |    mul_8s_8s_14_1_1_U462                                             |hls_dummy_mul_8s_8s_14_1_1_3761                                                                                                                                         |     16|
|745   |    mul_8s_8s_14_1_1_U463                                             |hls_dummy_mul_8s_8s_14_1_1_3762                                                                                                                                         |     17|
|746   |    mul_8s_8s_14_1_1_U464                                             |hls_dummy_mul_8s_8s_14_1_1_3763                                                                                                                                         |     25|
|747   |    mul_8s_8s_14_1_1_U465                                             |hls_dummy_mul_8s_8s_14_1_1_3764                                                                                                                                         |     23|
|748   |    mul_8s_8s_14_1_1_U466                                             |hls_dummy_mul_8s_8s_14_1_1_3765                                                                                                                                         |     28|
|749   |    mul_8s_8s_14_1_1_U467                                             |hls_dummy_mul_8s_8s_14_1_1_3766                                                                                                                                         |     17|
|750   |    mul_8s_8s_14_1_1_U468                                             |hls_dummy_mul_8s_8s_14_1_1_3767                                                                                                                                         |     28|
|751   |    mul_8s_8s_14_1_1_U469                                             |hls_dummy_mul_8s_8s_14_1_1_3768                                                                                                                                         |     23|
|752   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_3769                                                                                                                                         |     25|
|753   |    mul_8s_8s_14_1_1_U470                                             |hls_dummy_mul_8s_8s_14_1_1_3770                                                                                                                                         |     17|
|754   |    mul_8s_8s_14_1_1_U471                                             |hls_dummy_mul_8s_8s_14_1_1_3771                                                                                                                                         |     17|
|755   |    mul_8s_8s_14_1_1_U472                                             |hls_dummy_mul_8s_8s_14_1_1_3772                                                                                                                                         |     26|
|756   |    mul_8s_8s_14_1_1_U473                                             |hls_dummy_mul_8s_8s_14_1_1_3773                                                                                                                                         |     23|
|757   |    mul_8s_8s_14_1_1_U474                                             |hls_dummy_mul_8s_8s_14_1_1_3774                                                                                                                                         |     17|
|758   |    mul_8s_8s_14_1_1_U476                                             |hls_dummy_mul_8s_8s_14_1_1_3775                                                                                                                                         |     33|
|759   |    mul_8s_8s_14_1_1_U477                                             |hls_dummy_mul_8s_8s_14_1_1_3776                                                                                                                                         |     16|
|760   |    mul_8s_8s_14_1_1_U478                                             |hls_dummy_mul_8s_8s_14_1_1_3777                                                                                                                                         |     17|
|761   |    mul_8s_8s_14_1_1_U479                                             |hls_dummy_mul_8s_8s_14_1_1_3778                                                                                                                                         |     25|
|762   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_3779                                                                                                                                         |     22|
|763   |    mul_8s_8s_14_1_1_U480                                             |hls_dummy_mul_8s_8s_14_1_1_3780                                                                                                                                         |     23|
|764   |    mul_8s_8s_14_1_1_U481                                             |hls_dummy_mul_8s_8s_14_1_1_3781                                                                                                                                         |     28|
|765   |    mul_8s_8s_14_1_1_U482                                             |hls_dummy_mul_8s_8s_14_1_1_3782                                                                                                                                         |     17|
|766   |    mul_8s_8s_14_1_1_U483                                             |hls_dummy_mul_8s_8s_14_1_1_3783                                                                                                                                         |     28|
|767   |    mul_8s_8s_14_1_1_U484                                             |hls_dummy_mul_8s_8s_14_1_1_3784                                                                                                                                         |     23|
|768   |    mul_8s_8s_14_1_1_U485                                             |hls_dummy_mul_8s_8s_14_1_1_3785                                                                                                                                         |     17|
|769   |    mul_8s_8s_14_1_1_U486                                             |hls_dummy_mul_8s_8s_14_1_1_3786                                                                                                                                         |     17|
|770   |    mul_8s_8s_14_1_1_U487                                             |hls_dummy_mul_8s_8s_14_1_1_3787                                                                                                                                         |     26|
|771   |    mul_8s_8s_14_1_1_U488                                             |hls_dummy_mul_8s_8s_14_1_1_3788                                                                                                                                         |     23|
|772   |    mul_8s_8s_14_1_1_U489                                             |hls_dummy_mul_8s_8s_14_1_1_3789                                                                                                                                         |     17|
|773   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_3790                                                                                                                                         |     16|
|774   |    mul_8s_8s_14_1_1_U490                                             |hls_dummy_mul_8s_8s_14_1_1_3791                                                                                                                                         |     33|
|775   |    mul_8s_8s_14_1_1_U491                                             |hls_dummy_mul_8s_8s_14_1_1_3792                                                                                                                                         |     16|
|776   |    mul_8s_8s_14_1_1_U492                                             |hls_dummy_mul_8s_8s_14_1_1_3793                                                                                                                                         |     17|
|777   |    mul_8s_8s_14_1_1_U493                                             |hls_dummy_mul_8s_8s_14_1_1_3794                                                                                                                                         |     25|
|778   |    mul_8s_8s_14_1_1_U494                                             |hls_dummy_mul_8s_8s_14_1_1_3795                                                                                                                                         |     23|
|779   |    mul_8s_8s_14_1_1_U495                                             |hls_dummy_mul_8s_8s_14_1_1_3796                                                                                                                                         |     26|
|780   |    mul_8s_8s_14_1_1_U496                                             |hls_dummy_mul_8s_8s_14_1_1_3797                                                                                                                                         |     17|
|781   |    mul_8s_8s_14_1_1_U497                                             |hls_dummy_mul_8s_8s_14_1_1_3798                                                                                                                                         |     28|
|782   |    mul_8s_8s_14_1_1_U498                                             |hls_dummy_mul_8s_8s_14_1_1_3799                                                                                                                                         |     23|
|783   |    mul_8s_8s_14_1_1_U499                                             |hls_dummy_mul_8s_8s_14_1_1_3800                                                                                                                                         |     17|
|784   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_3801                                                                                                                                         |     33|
|785   |    mul_8s_8s_14_1_1_U500                                             |hls_dummy_mul_8s_8s_14_1_1_3802                                                                                                                                         |     17|
|786   |    mul_8s_8s_14_1_1_U501                                             |hls_dummy_mul_8s_8s_14_1_1_3803                                                                                                                                         |     28|
|787   |    mul_8s_8s_14_1_1_U502                                             |hls_dummy_mul_8s_8s_14_1_1_3804                                                                                                                                         |     23|
|788   |    mul_8s_8s_14_1_1_U503                                             |hls_dummy_mul_8s_8s_14_1_1_3805                                                                                                                                         |     17|
|789   |    mul_8s_8s_14_1_1_U504                                             |hls_dummy_mul_8s_8s_14_1_1_3806                                                                                                                                         |     34|
|790   |    mul_8s_8s_14_1_1_U506                                             |hls_dummy_mul_8s_8s_14_1_1_3807                                                                                                                                         |     16|
|791   |    mul_8s_8s_14_1_1_U507                                             |hls_dummy_mul_8s_8s_14_1_1_3808                                                                                                                                         |     17|
|792   |    mul_8s_8s_14_1_1_U508                                             |hls_dummy_mul_8s_8s_14_1_1_3809                                                                                                                                         |     26|
|793   |    mul_8s_8s_14_1_1_U509                                             |hls_dummy_mul_8s_8s_14_1_1_3810                                                                                                                                         |     23|
|794   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_3811                                                                                                                                         |     16|
|795   |    mul_8s_8s_14_1_1_U510                                             |hls_dummy_mul_8s_8s_14_1_1_3812                                                                                                                                         |     26|
|796   |    mul_8s_8s_14_1_1_U511                                             |hls_dummy_mul_8s_8s_14_1_1_3813                                                                                                                                         |     17|
|797   |    mul_8s_8s_14_1_1_U512                                             |hls_dummy_mul_8s_8s_14_1_1_3814                                                                                                                                         |     26|
|798   |    mul_8s_8s_14_1_1_U513                                             |hls_dummy_mul_8s_8s_14_1_1_3815                                                                                                                                         |     23|
|799   |    mul_8s_8s_14_1_1_U514                                             |hls_dummy_mul_8s_8s_14_1_1_3816                                                                                                                                         |     17|
|800   |    mul_8s_8s_14_1_1_U515                                             |hls_dummy_mul_8s_8s_14_1_1_3817                                                                                                                                         |     17|
|801   |    mul_8s_8s_14_1_1_U516                                             |hls_dummy_mul_8s_8s_14_1_1_3818                                                                                                                                         |     28|
|802   |    mul_8s_8s_14_1_1_U517                                             |hls_dummy_mul_8s_8s_14_1_1_3819                                                                                                                                         |     23|
|803   |    mul_8s_8s_14_1_1_U518                                             |hls_dummy_mul_8s_8s_14_1_1_3820                                                                                                                                         |     17|
|804   |    mul_8s_8s_14_1_1_U519                                             |hls_dummy_mul_8s_8s_14_1_1_3821                                                                                                                                         |     34|
|805   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_3822                                                                                                                                         |     17|
|806   |    mul_8s_8s_14_1_1_U521                                             |hls_dummy_mul_8s_8s_14_1_1_3823                                                                                                                                         |     16|
|807   |    mul_8s_8s_14_1_1_U522                                             |hls_dummy_mul_8s_8s_14_1_1_3824                                                                                                                                         |     17|
|808   |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1_3825                                                                                                                                         |     26|
|809   |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_3826                                                                                                                                         |     23|
|810   |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_3827                                                                                                                                         |     26|
|811   |    mul_8s_8s_14_1_1_U526                                             |hls_dummy_mul_8s_8s_14_1_1_3828                                                                                                                                         |     17|
|812   |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_3829                                                                                                                                         |     28|
|813   |    mul_8s_8s_14_1_1_U528                                             |hls_dummy_mul_8s_8s_14_1_1_3830                                                                                                                                         |     23|
|814   |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_3831                                                                                                                                         |     17|
|815   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_3832                                                                                                                                         |     26|
|816   |    mul_8s_8s_14_1_1_U530                                             |hls_dummy_mul_8s_8s_14_1_1_3833                                                                                                                                         |     17|
|817   |    mul_8s_8s_14_1_1_U531                                             |hls_dummy_mul_8s_8s_14_1_1_3834                                                                                                                                         |     28|
|818   |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_3835                                                                                                                                         |     23|
|819   |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_3836                                                                                                                                         |     17|
|820   |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_3837                                                                                                                                         |     34|
|821   |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_3838                                                                                                                                         |     16|
|822   |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_3839                                                                                                                                         |     17|
|823   |    mul_8s_8s_14_1_1_U537                                             |hls_dummy_mul_8s_8s_14_1_1_3840                                                                                                                                         |     25|
|824   |    mul_8s_8s_14_1_1_U538                                             |hls_dummy_mul_8s_8s_14_1_1_3841                                                                                                                                         |     23|
|825   |    mul_8s_8s_14_1_1_U539                                             |hls_dummy_mul_8s_8s_14_1_1_3842                                                                                                                                         |     26|
|826   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_3843                                                                                                                                         |     23|
|827   |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_3844                                                                                                                                         |     17|
|828   |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_3845                                                                                                                                         |     28|
|829   |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_3846                                                                                                                                         |     23|
|830   |    mul_8s_8s_14_1_1_U543                                             |hls_dummy_mul_8s_8s_14_1_1_3847                                                                                                                                         |     17|
|831   |    mul_8s_8s_14_1_1_U544                                             |hls_dummy_mul_8s_8s_14_1_1_3848                                                                                                                                         |     17|
|832   |    mul_8s_8s_14_1_1_U545                                             |hls_dummy_mul_8s_8s_14_1_1_3849                                                                                                                                         |     28|
|833   |    mul_8s_8s_14_1_1_U546                                             |hls_dummy_mul_8s_8s_14_1_1_3850                                                                                                                                         |     23|
|834   |    mul_8s_8s_14_1_1_U547                                             |hls_dummy_mul_8s_8s_14_1_1_3851                                                                                                                                         |     17|
|835   |    mul_8s_8s_14_1_1_U548                                             |hls_dummy_mul_8s_8s_14_1_1_3852                                                                                                                                         |     35|
|836   |    mul_8s_8s_14_1_1_U549                                             |hls_dummy_mul_8s_8s_14_1_1_3853                                                                                                                                         |     17|
|837   |    mul_8s_8s_14_1_1_U551                                             |hls_dummy_mul_8s_8s_14_1_1_3854                                                                                                                                         |     17|
|838   |    mul_8s_8s_14_1_1_U552                                             |hls_dummy_mul_8s_8s_14_1_1_3855                                                                                                                                         |     25|
|839   |    mul_8s_8s_14_1_1_U553                                             |hls_dummy_mul_8s_8s_14_1_1_3856                                                                                                                                         |     23|
|840   |    mul_8s_8s_14_1_1_U554                                             |hls_dummy_mul_8s_8s_14_1_1_3857                                                                                                                                         |     26|
|841   |    mul_8s_8s_14_1_1_U555                                             |hls_dummy_mul_8s_8s_14_1_1_3858                                                                                                                                         |     17|
|842   |    mul_8s_8s_14_1_1_U556                                             |hls_dummy_mul_8s_8s_14_1_1_3859                                                                                                                                         |     26|
|843   |    mul_8s_8s_14_1_1_U557                                             |hls_dummy_mul_8s_8s_14_1_1_3860                                                                                                                                         |     23|
|844   |    mul_8s_8s_14_1_1_U558                                             |hls_dummy_mul_8s_8s_14_1_1_3861                                                                                                                                         |     17|
|845   |    mul_8s_8s_14_1_1_U559                                             |hls_dummy_mul_8s_8s_14_1_1_3862                                                                                                                                         |     17|
|846   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_3863                                                                                                                                         |     28|
|847   |    mul_8s_8s_14_1_1_U560                                             |hls_dummy_mul_8s_8s_14_1_1_3864                                                                                                                                         |     28|
|848   |    mul_8s_8s_14_1_1_U561                                             |hls_dummy_mul_8s_8s_14_1_1_3865                                                                                                                                         |     23|
|849   |    mul_8s_8s_14_1_1_U562                                             |hls_dummy_mul_8s_8s_14_1_1_3866                                                                                                                                         |     17|
|850   |    mul_8s_8s_14_1_1_U563                                             |hls_dummy_mul_8s_8s_14_1_1_3867                                                                                                                                         |     35|
|851   |    mul_8s_8s_14_1_1_U564                                             |hls_dummy_mul_8s_8s_14_1_1_3868                                                                                                                                         |     17|
|852   |    mul_8s_8s_14_1_1_U566                                             |hls_dummy_mul_8s_8s_14_1_1_3869                                                                                                                                         |     17|
|853   |    mul_8s_8s_14_1_1_U567                                             |hls_dummy_mul_8s_8s_14_1_1_3870                                                                                                                                         |     25|
|854   |    mul_8s_8s_14_1_1_U568                                             |hls_dummy_mul_8s_8s_14_1_1_3871                                                                                                                                         |     23|
|855   |    mul_8s_8s_14_1_1_U569                                             |hls_dummy_mul_8s_8s_14_1_1_3872                                                                                                                                         |     26|
|856   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_3873                                                                                                                                         |     16|
|857   |    mul_8s_8s_14_1_1_U570                                             |hls_dummy_mul_8s_8s_14_1_1_3874                                                                                                                                         |     17|
|858   |    mul_8s_8s_14_1_1_U571                                             |hls_dummy_mul_8s_8s_14_1_1_3875                                                                                                                                         |     28|
|859   |    mul_8s_8s_14_1_1_U572                                             |hls_dummy_mul_8s_8s_14_1_1_3876                                                                                                                                         |     23|
|860   |    mul_8s_8s_14_1_1_U573                                             |hls_dummy_mul_8s_8s_14_1_1_3877                                                                                                                                         |     17|
|861   |    mul_8s_8s_14_1_1_U574                                             |hls_dummy_mul_8s_8s_14_1_1_3878                                                                                                                                         |     17|
|862   |    mul_8s_8s_14_1_1_U575                                             |hls_dummy_mul_8s_8s_14_1_1_3879                                                                                                                                         |     28|
|863   |    mul_8s_8s_14_1_1_U576                                             |hls_dummy_mul_8s_8s_14_1_1_3880                                                                                                                                         |     23|
|864   |    mul_8s_8s_14_1_1_U577                                             |hls_dummy_mul_8s_8s_14_1_1_3881                                                                                                                                         |     17|
|865   |    mul_8s_8s_14_1_1_U578                                             |hls_dummy_mul_8s_8s_14_1_1_3882                                                                                                                                         |     35|
|866   |    mul_8s_8s_14_1_1_U579                                             |hls_dummy_mul_8s_8s_14_1_1_3883                                                                                                                                         |     17|
|867   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_3884                                                                                                                                         |     29|
|868   |    mul_8s_8s_14_1_1_U580                                             |hls_dummy_mul_8s_8s_14_1_1_3885                                                                                                                                         |     17|
|869   |    mul_8s_8s_14_1_1_U581                                             |hls_dummy_mul_8s_8s_14_1_1_3886                                                                                                                                         |     25|
|870   |    mul_8s_8s_14_1_1_U582                                             |hls_dummy_mul_8s_8s_14_1_1_3887                                                                                                                                         |     23|
|871   |    mul_8s_8s_14_1_1_U583                                             |hls_dummy_mul_8s_8s_14_1_1_3888                                                                                                                                         |     26|
|872   |    mul_8s_8s_14_1_1_U584                                             |hls_dummy_mul_8s_8s_14_1_1_3889                                                                                                                                         |     17|
|873   |    mul_8s_8s_14_1_1_U585                                             |hls_dummy_mul_8s_8s_14_1_1_3890                                                                                                                                         |     28|
|874   |    mul_8s_8s_14_1_1_U586                                             |hls_dummy_mul_8s_8s_14_1_1_3891                                                                                                                                         |     23|
|875   |    mul_8s_8s_14_1_1_U587                                             |hls_dummy_mul_8s_8s_14_1_1_3892                                                                                                                                         |     17|
|876   |    mul_8s_8s_14_1_1_U588                                             |hls_dummy_mul_8s_8s_14_1_1_3893                                                                                                                                         |     17|
|877   |    mul_8s_8s_14_1_1_U589                                             |hls_dummy_mul_8s_8s_14_1_1_3894                                                                                                                                         |     28|
|878   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_3895                                                                                                                                         |     23|
|879   |    mul_8s_8s_14_1_1_U590                                             |hls_dummy_mul_8s_8s_14_1_1_3896                                                                                                                                         |     23|
|880   |    mul_8s_8s_14_1_1_U591                                             |hls_dummy_mul_8s_8s_14_1_1_3897                                                                                                                                         |     17|
|881   |    mul_8s_8s_14_1_1_U592                                             |hls_dummy_mul_8s_8s_14_1_1_3898                                                                                                                                         |     35|
|882   |    mul_8s_8s_14_1_1_U593                                             |hls_dummy_mul_8s_8s_14_1_1_3899                                                                                                                                         |     17|
|883   |    mul_8s_8s_14_1_1_U594                                             |hls_dummy_mul_8s_8s_14_1_1_3900                                                                                                                                         |     18|
|884   |    mul_8s_8s_14_1_1_U596                                             |hls_dummy_mul_8s_8s_14_1_1_3901                                                                                                                                         |     25|
|885   |    mul_8s_8s_14_1_1_U597                                             |hls_dummy_mul_8s_8s_14_1_1_3902                                                                                                                                         |     23|
|886   |    mul_8s_8s_14_1_1_U598                                             |hls_dummy_mul_8s_8s_14_1_1_3903                                                                                                                                         |     26|
|887   |    mul_8s_8s_14_1_1_U599                                             |hls_dummy_mul_8s_8s_14_1_1_3904                                                                                                                                         |     17|
|888   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_3905                                                                                                                                         |     16|
|889   |    mul_8s_8s_14_1_1_U600                                             |hls_dummy_mul_8s_8s_14_1_1_3906                                                                                                                                         |     26|
|890   |    mul_8s_8s_14_1_1_U601                                             |hls_dummy_mul_8s_8s_14_1_1_3907                                                                                                                                         |     23|
|891   |    mul_8s_8s_14_1_1_U602                                             |hls_dummy_mul_8s_8s_14_1_1_3908                                                                                                                                         |     17|
|892   |    mul_8s_8s_14_1_1_U603                                             |hls_dummy_mul_8s_8s_14_1_1_3909                                                                                                                                         |     17|
|893   |    mul_8s_8s_14_1_1_U604                                             |hls_dummy_mul_8s_8s_14_1_1_3910                                                                                                                                         |     28|
|894   |    mul_8s_8s_14_1_1_U605                                             |hls_dummy_mul_8s_8s_14_1_1_3911                                                                                                                                         |     23|
|895   |    mul_8s_8s_14_1_1_U606                                             |hls_dummy_mul_8s_8s_14_1_1_3912                                                                                                                                         |     17|
|896   |    mul_8s_8s_14_1_1_U607                                             |hls_dummy_mul_8s_8s_14_1_1_3913                                                                                                                                         |     35|
|897   |    mul_8s_8s_14_1_1_U608                                             |hls_dummy_mul_8s_8s_14_1_1_3914                                                                                                                                         |     17|
|898   |    mul_8s_8s_14_1_1_U609                                             |hls_dummy_mul_8s_8s_14_1_1_3915                                                                                                                                         |     18|
|899   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_3916                                                                                                                                         |     16|
|900   |    mul_8s_8s_14_1_1_U611                                             |hls_dummy_mul_8s_8s_14_1_1_3917                                                                                                                                         |     25|
|901   |    mul_8s_8s_14_1_1_U612                                             |hls_dummy_mul_8s_8s_14_1_1_3918                                                                                                                                         |     23|
|902   |    mul_8s_8s_14_1_1_U613                                             |hls_dummy_mul_8s_8s_14_1_1_3919                                                                                                                                         |     26|
|903   |    mul_8s_8s_14_1_1_U614                                             |hls_dummy_mul_8s_8s_14_1_1_3920                                                                                                                                         |     17|
|904   |    mul_8s_8s_14_1_1_U615                                             |hls_dummy_mul_8s_8s_14_1_1_3921                                                                                                                                         |     28|
|905   |    mul_8s_8s_14_1_1_U616                                             |hls_dummy_mul_8s_8s_14_1_1_3922                                                                                                                                         |     23|
|906   |    mul_8s_8s_14_1_1_U617                                             |hls_dummy_mul_8s_8s_14_1_1_3923                                                                                                                                         |     17|
|907   |    mul_8s_8s_14_1_1_U618                                             |hls_dummy_mul_8s_8s_14_1_1_3924                                                                                                                                         |     17|
|908   |    mul_8s_8s_14_1_1_U619                                             |hls_dummy_mul_8s_8s_14_1_1_3925                                                                                                                                         |     28|
|909   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_3926                                                                                                                                         |     25|
|910   |    mul_8s_8s_14_1_1_U620                                             |hls_dummy_mul_8s_8s_14_1_1_3927                                                                                                                                         |     23|
|911   |    mul_8s_8s_14_1_1_U621                                             |hls_dummy_mul_8s_8s_14_1_1_3928                                                                                                                                         |     17|
|912   |    mul_8s_8s_14_1_1_U622                                             |hls_dummy_mul_8s_8s_14_1_1_3929                                                                                                                                         |     35|
|913   |    mul_8s_8s_14_1_1_U623                                             |hls_dummy_mul_8s_8s_14_1_1_3930                                                                                                                                         |     17|
|914   |    mul_8s_8s_14_1_1_U624                                             |hls_dummy_mul_8s_8s_14_1_1_3931                                                                                                                                         |     18|
|915   |    mul_8s_8s_14_1_1_U625                                             |hls_dummy_mul_8s_8s_14_1_1_3932                                                                                                                                         |     26|
|916   |    mul_8s_8s_14_1_1_U626                                             |hls_dummy_mul_8s_8s_14_1_1_3933                                                                                                                                         |     23|
|917   |    mul_8s_8s_14_1_1_U627                                             |hls_dummy_mul_8s_8s_14_1_1_3934                                                                                                                                         |     28|
|918   |    mul_8s_8s_14_1_1_U628                                             |hls_dummy_mul_8s_8s_14_1_1_3935                                                                                                                                         |     17|
|919   |    mul_8s_8s_14_1_1_U629                                             |hls_dummy_mul_8s_8s_14_1_1_3936                                                                                                                                         |     30|
|920   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_3937                                                                                                                                         |     22|
|921   |    mul_8s_8s_14_1_1_U630                                             |hls_dummy_mul_8s_8s_14_1_1_3938                                                                                                                                         |     23|
|922   |    mul_8s_8s_14_1_1_U631                                             |hls_dummy_mul_8s_8s_14_1_1_3939                                                                                                                                         |     17|
|923   |    mul_8s_8s_14_1_1_U632                                             |hls_dummy_mul_8s_8s_14_1_1_3940                                                                                                                                         |     17|
|924   |    mul_8s_8s_14_1_1_U633                                             |hls_dummy_mul_8s_8s_14_1_1_3941                                                                                                                                         |     26|
|925   |    mul_8s_8s_14_1_1_U634                                             |hls_dummy_mul_8s_8s_14_1_1_3942                                                                                                                                         |     23|
|926   |    mul_8s_8s_14_1_1_U635                                             |hls_dummy_mul_8s_8s_14_1_1_3943                                                                                                                                         |     17|
|927   |    mul_8s_8s_14_1_1_U636                                             |hls_dummy_mul_8s_8s_14_1_1_3944                                                                                                                                         |     28|
|928   |    mul_8s_8s_14_1_1_U637                                             |hls_dummy_mul_8s_8s_14_1_1_3945                                                                                                                                         |     25|
|929   |    mul_8s_8s_14_1_1_U638                                             |hls_dummy_mul_8s_8s_14_1_1_3946                                                                                                                                         |     17|
|930   |    mul_8s_8s_14_1_1_U639                                             |hls_dummy_mul_8s_8s_14_1_1_3947                                                                                                                                         |     27|
|931   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_3948                                                                                                                                         |     16|
|932   |    mul_8s_8s_14_1_1_U641                                             |hls_dummy_mul_8s_8s_14_1_1_3949                                                                                                                                         |     23|
|933   |    mul_8s_8s_14_1_1_U642                                             |hls_dummy_mul_8s_8s_14_1_1_3950                                                                                                                                         |     28|
|934   |    mul_8s_8s_14_1_1_U643                                             |hls_dummy_mul_8s_8s_14_1_1_3951                                                                                                                                         |     17|
|935   |    mul_8s_8s_14_1_1_U644                                             |hls_dummy_mul_8s_8s_14_1_1_3952                                                                                                                                         |     28|
|936   |    mul_8s_8s_14_1_1_U645                                             |hls_dummy_mul_8s_8s_14_1_1_3953                                                                                                                                         |     23|
|937   |    mul_8s_8s_14_1_1_U646                                             |hls_dummy_mul_8s_8s_14_1_1_3954                                                                                                                                         |     17|
|938   |    mul_8s_8s_14_1_1_U647                                             |hls_dummy_mul_8s_8s_14_1_1_3955                                                                                                                                         |     17|
|939   |    mul_8s_8s_14_1_1_U648                                             |hls_dummy_mul_8s_8s_14_1_1_3956                                                                                                                                         |     26|
|940   |    mul_8s_8s_14_1_1_U649                                             |hls_dummy_mul_8s_8s_14_1_1_3957                                                                                                                                         |     23|
|941   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_3958                                                                                                                                         |     33|
|942   |    mul_8s_8s_14_1_1_U650                                             |hls_dummy_mul_8s_8s_14_1_1_3959                                                                                                                                         |     17|
|943   |    mul_8s_8s_14_1_1_U651                                             |hls_dummy_mul_8s_8s_14_1_1_3960                                                                                                                                         |     27|
|944   |    mul_8s_8s_14_1_1_U652                                             |hls_dummy_mul_8s_8s_14_1_1_3961                                                                                                                                         |     25|
|945   |    mul_8s_8s_14_1_1_U653                                             |hls_dummy_mul_8s_8s_14_1_1_3962                                                                                                                                         |     17|
|946   |    mul_8s_8s_14_1_1_U654                                             |hls_dummy_mul_8s_8s_14_1_1_3963                                                                                                                                         |     26|
|947   |    mul_8s_8s_14_1_1_U656                                             |hls_dummy_mul_8s_8s_14_1_1_3964                                                                                                                                         |     23|
|948   |    mul_8s_8s_14_1_1_U657                                             |hls_dummy_mul_8s_8s_14_1_1_3965                                                                                                                                         |     28|
|949   |    mul_8s_8s_14_1_1_U658                                             |hls_dummy_mul_8s_8s_14_1_1_3966                                                                                                                                         |     17|
|950   |    mul_8s_8s_14_1_1_U659                                             |hls_dummy_mul_8s_8s_14_1_1_3967                                                                                                                                         |     30|
|951   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_3968                                                                                                                                         |     16|
|952   |    mul_8s_8s_14_1_1_U660                                             |hls_dummy_mul_8s_8s_14_1_1_3969                                                                                                                                         |     23|
|953   |    mul_8s_8s_14_1_1_U661                                             |hls_dummy_mul_8s_8s_14_1_1_3970                                                                                                                                         |     17|
|954   |    mul_8s_8s_14_1_1_U662                                             |hls_dummy_mul_8s_8s_14_1_1_3971                                                                                                                                         |     17|
|955   |    mul_8s_8s_14_1_1_U663                                             |hls_dummy_mul_8s_8s_14_1_1_3972                                                                                                                                         |     26|
|956   |    mul_8s_8s_14_1_1_U664                                             |hls_dummy_mul_8s_8s_14_1_1_3973                                                                                                                                         |     23|
|957   |    mul_8s_8s_14_1_1_U665                                             |hls_dummy_mul_8s_8s_14_1_1_3974                                                                                                                                         |     17|
|958   |    mul_8s_8s_14_1_1_U666                                             |hls_dummy_mul_8s_8s_14_1_1_3975                                                                                                                                         |     27|
|959   |    mul_8s_8s_14_1_1_U667                                             |hls_dummy_mul_8s_8s_14_1_1_3976                                                                                                                                         |     25|
|960   |    mul_8s_8s_14_1_1_U668                                             |hls_dummy_mul_8s_8s_14_1_1_3977                                                                                                                                         |     17|
|961   |    mul_8s_8s_14_1_1_U669                                             |hls_dummy_mul_8s_8s_14_1_1_3978                                                                                                                                         |     26|
|962   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_3979                                                                                                                                         |     17|
|963   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_3980                                                                                                                                         |     25|
|964   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_3981                                                                                                                                         |     23|
|965   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_3982                                                                                                                                         |     26|
|966   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_3983                                                                                                                                         |     16|
|967   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_3984                                                                                                                                         |     28|
|968   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_3985                                                                                                                                         |     22|
|969   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_3986                                                                                                                                         |     16|
|970   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_3987                                                                                                                                         |     16|
|971   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_3988                                                                                                                                         |     25|
|972   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_3989                                                                                                                                         |     22|
|973   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_3990                                                                                                                                         |     16|
|974   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_3991                                                                                                                                         |     33|
|975   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_3992                                                                                                                                         |     16|
|976   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_3993                                                                                                                                         |     17|
|977   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_3994                                                                                                                                         |     28|
|978   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_3995                                                                                                                                         |     23|
|979   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_3996                                                                                                                                         |     25|
|980   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_3997                                                                                                                                         |     16|
|981   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_3998                                                                                                                                         |     26|
|982   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_3999                                                                                                                                         |     23|
|983   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_4000                                                                                                                                         |     16|
|984   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_4001                                                                                                                                         |     16|
|985   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_4002                                                                                                                                         |     25|
|986   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_4003                                                                                                                                         |     22|
|987   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_4004                                                                                                                                         |     16|
|988   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_4005                                                                                                                                         |     33|
|989   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_4006                                                                                                                                         |     16|
|990   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_4007                                                                                                                                         |     17|
|991   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_4008                                                                                                                                         |     25|
|992   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_4009                                                                                                                                         |     23|
|993   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_4010                                                                                                                                         |     26|
|994   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_3_3_s_w2_ROM_AUTbkb                                                                              |  30863|
|995   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s                                                                                            |  92328|
|996   |    mac_muladd_8s_6ns_14ns_14_1_1_U2038                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1                                                                                                                                 |     21|
|997   |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3352                                                                                                                    |     21|
|998   |    mac_muladd_8s_6ns_14ns_14_1_1_U2082                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_163                                                                                                                             |     21|
|999   |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3351                                                                                                                    |     21|
|1000  |    mac_muladd_8s_6ns_14ns_14_1_1_U2126                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_164                                                                                                                             |     21|
|1001  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3350                                                                                                                    |     21|
|1002  |    mac_muladd_8s_6ns_14ns_14_1_1_U2170                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_165                                                                                                                             |     21|
|1003  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3349                                                                                                                    |     21|
|1004  |    mac_muladd_8s_6ns_14ns_14_1_1_U2214                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_166                                                                                                                             |     21|
|1005  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3348                                                                                                                    |     21|
|1006  |    mac_muladd_8s_6ns_14ns_14_1_1_U2258                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_167                                                                                                                             |     21|
|1007  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3347                                                                                                                    |     21|
|1008  |    mac_muladd_8s_6ns_14ns_14_1_1_U2302                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_168                                                                                                                             |     28|
|1009  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3346                                                                                                                    |     28|
|1010  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_6ns_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p_funnel     |      8|
|1011  |    mac_muladd_8s_6ns_14ns_14_1_1_U2346                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_169                                                                                                                             |     28|
|1012  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3345                                                                                                                    |     28|
|1013  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_6ns_14ns_14_1_1_U2302/hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U/p_funnel__1  |      8|
|1014  |    mac_muladd_8s_6ns_14ns_14_1_1_U2390                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_170                                                                                                                             |     21|
|1015  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3344                                                                                                                    |     21|
|1016  |    mac_muladd_8s_6ns_14ns_14_1_1_U2434                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_171                                                                                                                             |     21|
|1017  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3343                                                                                                                    |     21|
|1018  |    mac_muladd_8s_6ns_14ns_14_1_1_U2478                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_172                                                                                                                             |     21|
|1019  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3342                                                                                                                    |     21|
|1020  |    mac_muladd_8s_6ns_14ns_14_1_1_U2522                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_173                                                                                                                             |     12|
|1021  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3341                                                                                                                    |     12|
|1022  |    mac_muladd_8s_6ns_14ns_14_1_1_U2566                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_174                                                                                                                             |     21|
|1023  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3340                                                                                                                    |     21|
|1024  |    mac_muladd_8s_6ns_14ns_14_1_1_U2610                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_175                                                                                                                             |     21|
|1025  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_3339                                                                                                                    |     21|
|1026  |    mac_muladd_8s_6ns_14ns_14_1_1_U2654                               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_176                                                                                                                             |     21|
|1027  |      hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1_U               |hls_dummy_mac_muladd_8s_6ns_14ns_14_1_1_DSP48_1                                                                                                                         |     21|
|1028  |    mac_muladd_8s_8s_14ns_14_1_1_U1394                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1                                                                                                                                  |     13|
|1029  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3338                                                                                                                     |     13|
|1030  |    mac_muladd_8s_8s_14ns_14_1_1_U1395                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_177                                                                                                                              |     13|
|1031  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3337                                                                                                                     |     13|
|1032  |    mac_muladd_8s_8s_14ns_14_1_1_U1396                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_178                                                                                                                              |     17|
|1033  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3336                                                                                                                     |     17|
|1034  |    mac_muladd_8s_8s_14ns_14_1_1_U1397                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_179                                                                                                                              |     13|
|1035  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3335                                                                                                                     |     13|
|1036  |    mac_muladd_8s_8s_14ns_14_1_1_U1398                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_180                                                                                                                              |     16|
|1037  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3334                                                                                                                     |     16|
|1038  |    mac_muladd_8s_8s_14ns_14_1_1_U1399                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_181                                                                                                                              |     17|
|1039  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3333                                                                                                                     |     17|
|1040  |    mac_muladd_8s_8s_14ns_14_1_1_U1400                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_182                                                                                                                              |     18|
|1041  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3332                                                                                                                     |     18|
|1042  |    mac_muladd_8s_8s_14ns_14_1_1_U1401                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_183                                                                                                                              |     16|
|1043  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3331                                                                                                                     |     16|
|1044  |    mac_muladd_8s_8s_14ns_14_1_1_U1402                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_184                                                                                                                              |     13|
|1045  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3330                                                                                                                     |     13|
|1046  |    mac_muladd_8s_8s_14ns_14_1_1_U1403                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_185                                                                                                                              |     18|
|1047  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3329                                                                                                                     |     18|
|1048  |    mac_muladd_8s_8s_14ns_14_1_1_U1404                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_186                                                                                                                              |     16|
|1049  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3328                                                                                                                     |     16|
|1050  |    mac_muladd_8s_8s_14ns_14_1_1_U1405                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_187                                                                                                                              |     17|
|1051  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3327                                                                                                                     |     17|
|1052  |    mac_muladd_8s_8s_14ns_14_1_1_U1406                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_188                                                                                                                              |     18|
|1053  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3326                                                                                                                     |     18|
|1054  |    mac_muladd_8s_8s_14ns_14_1_1_U1407                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_189                                                                                                                              |     16|
|1055  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3325                                                                                                                     |     16|
|1056  |    mac_muladd_8s_8s_14ns_14_1_1_U1408                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_190                                                                                                                              |     13|
|1057  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3324                                                                                                                     |     13|
|1058  |    mac_muladd_8s_8s_14ns_14_1_1_U1409                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_191                                                                                                                              |     13|
|1059  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3323                                                                                                                     |     13|
|1060  |    mac_muladd_8s_8s_14ns_14_1_1_U1410                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_192                                                                                                                              |     14|
|1061  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3322                                                                                                                     |     14|
|1062  |    mac_muladd_8s_8s_14ns_14_1_1_U1411                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_193                                                                                                                              |     13|
|1063  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3321                                                                                                                     |     13|
|1064  |    mac_muladd_8s_8s_14ns_14_1_1_U1412                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_194                                                                                                                              |     13|
|1065  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3320                                                                                                                     |     13|
|1066  |    mac_muladd_8s_8s_14ns_14_1_1_U1413                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_195                                                                                                                              |     14|
|1067  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3319                                                                                                                     |     14|
|1068  |    mac_muladd_8s_8s_14ns_14_1_1_U1414                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_196                                                                                                                              |     14|
|1069  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3318                                                                                                                     |     14|
|1070  |    mac_muladd_8s_8s_14ns_14_1_1_U1415                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_197                                                                                                                              |     13|
|1071  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3317                                                                                                                     |     13|
|1072  |    mac_muladd_8s_8s_14ns_14_1_1_U1416                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_198                                                                                                                              |     13|
|1073  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3316                                                                                                                     |     13|
|1074  |    mac_muladd_8s_8s_14ns_14_1_1_U1417                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_199                                                                                                                              |     14|
|1075  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3315                                                                                                                     |     14|
|1076  |    mac_muladd_8s_8s_14ns_14_1_1_U1418                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_200                                                                                                                              |     13|
|1077  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3314                                                                                                                     |     13|
|1078  |    mac_muladd_8s_8s_14ns_14_1_1_U1419                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_201                                                                                                                              |     14|
|1079  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3313                                                                                                                     |     14|
|1080  |    mac_muladd_8s_8s_14ns_14_1_1_U1420                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_202                                                                                                                              |     14|
|1081  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3312                                                                                                                     |     14|
|1082  |    mac_muladd_8s_8s_14ns_14_1_1_U1421                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_203                                                                                                                              |     13|
|1083  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3311                                                                                                                     |     13|
|1084  |    mac_muladd_8s_8s_14ns_14_1_1_U1422                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_204                                                                                                                              |     13|
|1085  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3310                                                                                                                     |     13|
|1086  |    mac_muladd_8s_8s_14ns_14_1_1_U1423                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_205                                                                                                                              |     13|
|1087  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3309                                                                                                                     |     13|
|1088  |    mac_muladd_8s_8s_14ns_14_1_1_U1424                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_206                                                                                                                              |     15|
|1089  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3308                                                                                                                     |     15|
|1090  |    mac_muladd_8s_8s_14ns_14_1_1_U1425                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_207                                                                                                                              |     13|
|1091  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3307                                                                                                                     |     13|
|1092  |    mac_muladd_8s_8s_14ns_14_1_1_U1426                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_208                                                                                                                              |     14|
|1093  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3306                                                                                                                     |     14|
|1094  |    mac_muladd_8s_8s_14ns_14_1_1_U1427                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_209                                                                                                                              |     15|
|1095  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3305                                                                                                                     |     15|
|1096  |    mac_muladd_8s_8s_14ns_14_1_1_U1428                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_210                                                                                                                              |     15|
|1097  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3304                                                                                                                     |     15|
|1098  |    mac_muladd_8s_8s_14ns_14_1_1_U1429                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_211                                                                                                                              |     16|
|1099  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3303                                                                                                                     |     16|
|1100  |    mac_muladd_8s_8s_14ns_14_1_1_U1430                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_212                                                                                                                              |     13|
|1101  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3302                                                                                                                     |     13|
|1102  |    mac_muladd_8s_8s_14ns_14_1_1_U1431                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_213                                                                                                                              |     15|
|1103  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3301                                                                                                                     |     15|
|1104  |    mac_muladd_8s_8s_14ns_14_1_1_U1432                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_214                                                                                                                              |     16|
|1105  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3300                                                                                                                     |     16|
|1106  |    mac_muladd_8s_8s_14ns_14_1_1_U1433                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_215                                                                                                                              |     16|
|1107  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3299                                                                                                                     |     16|
|1108  |    mac_muladd_8s_8s_14ns_14_1_1_U1434                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_216                                                                                                                              |     15|
|1109  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3298                                                                                                                     |     15|
|1110  |    mac_muladd_8s_8s_14ns_14_1_1_U1435                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_217                                                                                                                              |     14|
|1111  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3297                                                                                                                     |     14|
|1112  |    mac_muladd_8s_8s_14ns_14_1_1_U1436                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_218                                                                                                                              |     14|
|1113  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3296                                                                                                                     |     14|
|1114  |    mac_muladd_8s_8s_14ns_14_1_1_U1437                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_219                                                                                                                              |     16|
|1115  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3295                                                                                                                     |     16|
|1116  |    mac_muladd_8s_8s_14ns_14_1_1_U1438                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_220                                                                                                                              |     17|
|1117  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3294                                                                                                                     |     17|
|1118  |    mac_muladd_8s_8s_14ns_14_1_1_U1439                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_221                                                                                                                              |     16|
|1119  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3293                                                                                                                     |     16|
|1120  |    mac_muladd_8s_8s_14ns_14_1_1_U1440                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_222                                                                                                                              |     16|
|1121  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3292                                                                                                                     |     16|
|1122  |    mac_muladd_8s_8s_14ns_14_1_1_U1441                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_223                                                                                                                              |     16|
|1123  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3291                                                                                                                     |     16|
|1124  |    mac_muladd_8s_8s_14ns_14_1_1_U1442                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_224                                                                                                                              |     17|
|1125  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3290                                                                                                                     |     17|
|1126  |    mac_muladd_8s_8s_14ns_14_1_1_U1443                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_225                                                                                                                              |     16|
|1127  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3289                                                                                                                     |     16|
|1128  |    mac_muladd_8s_8s_14ns_14_1_1_U1444                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_226                                                                                                                              |     16|
|1129  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3288                                                                                                                     |     16|
|1130  |    mac_muladd_8s_8s_14ns_14_1_1_U1445                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_227                                                                                                                              |     17|
|1131  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3287                                                                                                                     |     17|
|1132  |    mac_muladd_8s_8s_14ns_14_1_1_U1446                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_228                                                                                                                              |     16|
|1133  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3286                                                                                                                     |     16|
|1134  |    mac_muladd_8s_8s_14ns_14_1_1_U1447                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_229                                                                                                                              |     16|
|1135  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3285                                                                                                                     |     16|
|1136  |    mac_muladd_8s_8s_14ns_14_1_1_U1448                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_230                                                                                                                              |     16|
|1137  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3284                                                                                                                     |     16|
|1138  |    mac_muladd_8s_8s_14ns_14_1_1_U1449                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_231                                                                                                                              |     16|
|1139  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3283                                                                                                                     |     16|
|1140  |    mac_muladd_8s_8s_14ns_14_1_1_U1450                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_232                                                                                                                              |     11|
|1141  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3282                                                                                                                     |     11|
|1142  |    mac_muladd_8s_8s_14ns_14_1_1_U1451                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_233                                                                                                                              |     13|
|1143  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3281                                                                                                                     |     13|
|1144  |    mac_muladd_8s_8s_14ns_14_1_1_U1452                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_234                                                                                                                              |     14|
|1145  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3280                                                                                                                     |     14|
|1146  |    mac_muladd_8s_8s_14ns_14_1_1_U1453                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_235                                                                                                                              |     13|
|1147  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3279                                                                                                                     |     13|
|1148  |    mac_muladd_8s_8s_14ns_14_1_1_U1454                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_236                                                                                                                              |     13|
|1149  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3278                                                                                                                     |     13|
|1150  |    mac_muladd_8s_8s_14ns_14_1_1_U1455                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_237                                                                                                                              |     13|
|1151  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3277                                                                                                                     |     13|
|1152  |    mac_muladd_8s_8s_14ns_14_1_1_U1456                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_238                                                                                                                              |     14|
|1153  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3276                                                                                                                     |     14|
|1154  |    mac_muladd_8s_8s_14ns_14_1_1_U1457                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_239                                                                                                                              |     13|
|1155  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3275                                                                                                                     |     13|
|1156  |    mac_muladd_8s_8s_14ns_14_1_1_U1458                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_240                                                                                                                              |     13|
|1157  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3274                                                                                                                     |     13|
|1158  |    mac_muladd_8s_8s_14ns_14_1_1_U1459                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_241                                                                                                                              |     14|
|1159  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3273                                                                                                                     |     14|
|1160  |    mac_muladd_8s_8s_14ns_14_1_1_U1460                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_242                                                                                                                              |     13|
|1161  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3272                                                                                                                     |     13|
|1162  |    mac_muladd_8s_8s_14ns_14_1_1_U1461                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_243                                                                                                                              |     13|
|1163  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3271                                                                                                                     |     13|
|1164  |    mac_muladd_8s_8s_14ns_14_1_1_U1462                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_244                                                                                                                              |     13|
|1165  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3270                                                                                                                     |     13|
|1166  |    mac_muladd_8s_8s_14ns_14_1_1_U1463                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_245                                                                                                                              |     13|
|1167  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3269                                                                                                                     |     13|
|1168  |    mac_muladd_8s_8s_14ns_14_1_1_U1464                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_246                                                                                                                              |     13|
|1169  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3268                                                                                                                     |     13|
|1170  |    mac_muladd_8s_8s_14ns_14_1_1_U1465                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_247                                                                                                                              |     15|
|1171  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3267                                                                                                                     |     15|
|1172  |    mac_muladd_8s_8s_14ns_14_1_1_U1466                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_248                                                                                                                              |     15|
|1173  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3266                                                                                                                     |     15|
|1174  |    mac_muladd_8s_8s_14ns_14_1_1_U1467                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_249                                                                                                                              |     14|
|1175  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3265                                                                                                                     |     14|
|1176  |    mac_muladd_8s_8s_14ns_14_1_1_U1468                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_250                                                                                                                              |     14|
|1177  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3264                                                                                                                     |     14|
|1178  |    mac_muladd_8s_8s_14ns_14_1_1_U1469                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_251                                                                                                                              |     16|
|1179  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3263                                                                                                                     |     16|
|1180  |    mac_muladd_8s_8s_14ns_14_1_1_U1470                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_252                                                                                                                              |     15|
|1181  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3262                                                                                                                     |     15|
|1182  |    mac_muladd_8s_8s_14ns_14_1_1_U1471                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_253                                                                                                                              |     14|
|1183  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3261                                                                                                                     |     14|
|1184  |    mac_muladd_8s_8s_14ns_14_1_1_U1472                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_254                                                                                                                              |     14|
|1185  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3260                                                                                                                     |     14|
|1186  |    mac_muladd_8s_8s_14ns_14_1_1_U1473                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_255                                                                                                                              |     15|
|1187  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3259                                                                                                                     |     15|
|1188  |    mac_muladd_8s_8s_14ns_14_1_1_U1474                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_256                                                                                                                              |     16|
|1189  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3258                                                                                                                     |     16|
|1190  |    mac_muladd_8s_8s_14ns_14_1_1_U1475                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_257                                                                                                                              |     16|
|1191  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3257                                                                                                                     |     16|
|1192  |    mac_muladd_8s_8s_14ns_14_1_1_U1476                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_258                                                                                                                              |     16|
|1193  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3256                                                                                                                     |     16|
|1194  |    mac_muladd_8s_8s_14ns_14_1_1_U1477                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_259                                                                                                                              |     14|
|1195  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3255                                                                                                                     |     14|
|1196  |    mac_muladd_8s_8s_14ns_14_1_1_U1478                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_260                                                                                                                              |     14|
|1197  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3254                                                                                                                     |     14|
|1198  |    mac_muladd_8s_8s_14ns_14_1_1_U1479                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_261                                                                                                                              |     14|
|1199  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3253                                                                                                                     |     14|
|1200  |    mac_muladd_8s_8s_14ns_14_1_1_U1480                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_262                                                                                                                              |     17|
|1201  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3252                                                                                                                     |     17|
|1202  |    mac_muladd_8s_8s_14ns_14_1_1_U1481                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_263                                                                                                                              |     16|
|1203  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3251                                                                                                                     |     16|
|1204  |    mac_muladd_8s_8s_14ns_14_1_1_U1482                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_264                                                                                                                              |     16|
|1205  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3250                                                                                                                     |     16|
|1206  |    mac_muladd_8s_8s_14ns_14_1_1_U1483                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_265                                                                                                                              |     18|
|1207  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3249                                                                                                                     |     18|
|1208  |    mac_muladd_8s_8s_14ns_14_1_1_U1484                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_266                                                                                                                              |     18|
|1209  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3248                                                                                                                     |     18|
|1210  |    mac_muladd_8s_8s_14ns_14_1_1_U1485                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_267                                                                                                                              |     16|
|1211  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3247                                                                                                                     |     16|
|1212  |    mac_muladd_8s_8s_14ns_14_1_1_U1486                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_268                                                                                                                              |     16|
|1213  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3246                                                                                                                     |     16|
|1214  |    mac_muladd_8s_8s_14ns_14_1_1_U1487                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_269                                                                                                                              |     18|
|1215  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3245                                                                                                                     |     18|
|1216  |    mac_muladd_8s_8s_14ns_14_1_1_U1488                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_270                                                                                                                              |     16|
|1217  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3244                                                                                                                     |     16|
|1218  |    mac_muladd_8s_8s_14ns_14_1_1_U1489                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_271                                                                                                                              |     16|
|1219  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3243                                                                                                                     |     16|
|1220  |    mac_muladd_8s_8s_14ns_14_1_1_U1490                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_272                                                                                                                              |     16|
|1221  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3242                                                                                                                     |     16|
|1222  |    mac_muladd_8s_8s_14ns_14_1_1_U1491                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_273                                                                                                                              |     16|
|1223  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3241                                                                                                                     |     16|
|1224  |    mac_muladd_8s_8s_14ns_14_1_1_U1492                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_274                                                                                                                              |     11|
|1225  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3240                                                                                                                     |     11|
|1226  |    mac_muladd_8s_8s_14ns_14_1_1_U1493                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_275                                                                                                                              |     11|
|1227  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3239                                                                                                                     |     11|
|1228  |    mac_muladd_8s_8s_14ns_14_1_1_U1494                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_276                                                                                                                              |     14|
|1229  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3238                                                                                                                     |     14|
|1230  |    mac_muladd_8s_8s_14ns_14_1_1_U1495                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_277                                                                                                                              |     13|
|1231  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3237                                                                                                                     |     13|
|1232  |    mac_muladd_8s_8s_14ns_14_1_1_U1496                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_278                                                                                                                              |     13|
|1233  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3236                                                                                                                     |     13|
|1234  |    mac_muladd_8s_8s_14ns_14_1_1_U1497                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_279                                                                                                                              |     13|
|1235  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3235                                                                                                                     |     13|
|1236  |    mac_muladd_8s_8s_14ns_14_1_1_U1498                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_280                                                                                                                              |     14|
|1237  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3234                                                                                                                     |     14|
|1238  |    mac_muladd_8s_8s_14ns_14_1_1_U1499                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_281                                                                                                                              |     13|
|1239  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3233                                                                                                                     |     13|
|1240  |    mac_muladd_8s_8s_14ns_14_1_1_U1500                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_282                                                                                                                              |     13|
|1241  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3232                                                                                                                     |     13|
|1242  |    mac_muladd_8s_8s_14ns_14_1_1_U1501                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_283                                                                                                                              |     14|
|1243  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3231                                                                                                                     |     14|
|1244  |    mac_muladd_8s_8s_14ns_14_1_1_U1502                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_284                                                                                                                              |     13|
|1245  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3230                                                                                                                     |     13|
|1246  |    mac_muladd_8s_8s_14ns_14_1_1_U1503                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_285                                                                                                                              |     13|
|1247  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3229                                                                                                                     |     13|
|1248  |    mac_muladd_8s_8s_14ns_14_1_1_U1504                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_286                                                                                                                              |     13|
|1249  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3228                                                                                                                     |     13|
|1250  |    mac_muladd_8s_8s_14ns_14_1_1_U1505                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_287                                                                                                                              |     13|
|1251  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3227                                                                                                                     |     13|
|1252  |    mac_muladd_8s_8s_14ns_14_1_1_U1506                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_288                                                                                                                              |     12|
|1253  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3226                                                                                                                     |     12|
|1254  |    mac_muladd_8s_8s_14ns_14_1_1_U1507                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_289                                                                                                                              |     12|
|1255  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3225                                                                                                                     |     12|
|1256  |    mac_muladd_8s_8s_14ns_14_1_1_U1508                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_290                                                                                                                              |     15|
|1257  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3224                                                                                                                     |     15|
|1258  |    mac_muladd_8s_8s_14ns_14_1_1_U1509                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_291                                                                                                                              |     16|
|1259  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3223                                                                                                                     |     16|
|1260  |    mac_muladd_8s_8s_14ns_14_1_1_U1510                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_292                                                                                                                              |     14|
|1261  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3222                                                                                                                     |     14|
|1262  |    mac_muladd_8s_8s_14ns_14_1_1_U1511                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_293                                                                                                                              |     16|
|1263  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3221                                                                                                                     |     16|
|1264  |    mac_muladd_8s_8s_14ns_14_1_1_U1512                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_294                                                                                                                              |     15|
|1265  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3220                                                                                                                     |     15|
|1266  |    mac_muladd_8s_8s_14ns_14_1_1_U1513                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_295                                                                                                                              |     14|
|1267  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3219                                                                                                                     |     14|
|1268  |    mac_muladd_8s_8s_14ns_14_1_1_U1514                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_296                                                                                                                              |     14|
|1269  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3218                                                                                                                     |     14|
|1270  |    mac_muladd_8s_8s_14ns_14_1_1_U1515                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_297                                                                                                                              |     15|
|1271  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3217                                                                                                                     |     15|
|1272  |    mac_muladd_8s_8s_14ns_14_1_1_U1516                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_298                                                                                                                              |     16|
|1273  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3216                                                                                                                     |     16|
|1274  |    mac_muladd_8s_8s_14ns_14_1_1_U1517                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_299                                                                                                                              |     16|
|1275  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3215                                                                                                                     |     16|
|1276  |    mac_muladd_8s_8s_14ns_14_1_1_U1518                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_300                                                                                                                              |     16|
|1277  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3214                                                                                                                     |     16|
|1278  |    mac_muladd_8s_8s_14ns_14_1_1_U1519                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_301                                                                                                                              |     14|
|1279  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3213                                                                                                                     |     14|
|1280  |    mac_muladd_8s_8s_14ns_14_1_1_U1520                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_302                                                                                                                              |     14|
|1281  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3212                                                                                                                     |     14|
|1282  |    mac_muladd_8s_8s_14ns_14_1_1_U1521                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_303                                                                                                                              |     13|
|1283  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3211                                                                                                                     |     13|
|1284  |    mac_muladd_8s_8s_14ns_14_1_1_U1522                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_304                                                                                                                              |     14|
|1285  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3210                                                                                                                     |     14|
|1286  |    mac_muladd_8s_8s_14ns_14_1_1_U1523                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_305                                                                                                                              |     15|
|1287  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3209                                                                                                                     |     15|
|1288  |    mac_muladd_8s_8s_14ns_14_1_1_U1524                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_306                                                                                                                              |     16|
|1289  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3208                                                                                                                     |     16|
|1290  |    mac_muladd_8s_8s_14ns_14_1_1_U1525                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_307                                                                                                                              |     16|
|1291  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3207                                                                                                                     |     16|
|1292  |    mac_muladd_8s_8s_14ns_14_1_1_U1526                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_308                                                                                                                              |     16|
|1293  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3206                                                                                                                     |     16|
|1294  |    mac_muladd_8s_8s_14ns_14_1_1_U1527                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_309                                                                                                                              |     16|
|1295  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3205                                                                                                                     |     16|
|1296  |    mac_muladd_8s_8s_14ns_14_1_1_U1528                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_310                                                                                                                              |     16|
|1297  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3204                                                                                                                     |     16|
|1298  |    mac_muladd_8s_8s_14ns_14_1_1_U1529                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_311                                                                                                                              |     16|
|1299  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3203                                                                                                                     |     16|
|1300  |    mac_muladd_8s_8s_14ns_14_1_1_U1530                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_312                                                                                                                              |     16|
|1301  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3202                                                                                                                     |     16|
|1302  |    mac_muladd_8s_8s_14ns_14_1_1_U1531                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_313                                                                                                                              |     16|
|1303  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3201                                                                                                                     |     16|
|1304  |    mac_muladd_8s_8s_14ns_14_1_1_U1532                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_314                                                                                                                              |     16|
|1305  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3200                                                                                                                     |     16|
|1306  |    mac_muladd_8s_8s_14ns_14_1_1_U1533                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_315                                                                                                                              |     16|
|1307  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3199                                                                                                                     |     16|
|1308  |    mac_muladd_8s_8s_14ns_14_1_1_U1534                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_316                                                                                                                              |     11|
|1309  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3198                                                                                                                     |     11|
|1310  |    mac_muladd_8s_8s_14ns_14_1_1_U1535                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_317                                                                                                                              |     11|
|1311  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3197                                                                                                                     |     11|
|1312  |    mac_muladd_8s_8s_14ns_14_1_1_U1536                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_318                                                                                                                              |     11|
|1313  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3196                                                                                                                     |     11|
|1314  |    mac_muladd_8s_8s_14ns_14_1_1_U1537                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_319                                                                                                                              |     13|
|1315  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3195                                                                                                                     |     13|
|1316  |    mac_muladd_8s_8s_14ns_14_1_1_U1538                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_320                                                                                                                              |     13|
|1317  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3194                                                                                                                     |     13|
|1318  |    mac_muladd_8s_8s_14ns_14_1_1_U1539                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_321                                                                                                                              |     13|
|1319  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3193                                                                                                                     |     13|
|1320  |    mac_muladd_8s_8s_14ns_14_1_1_U1540                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_322                                                                                                                              |     13|
|1321  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3192                                                                                                                     |     13|
|1322  |    mac_muladd_8s_8s_14ns_14_1_1_U1541                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_323                                                                                                                              |     13|
|1323  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3191                                                                                                                     |     13|
|1324  |    mac_muladd_8s_8s_14ns_14_1_1_U1542                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_324                                                                                                                              |     13|
|1325  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3190                                                                                                                     |     13|
|1326  |    mac_muladd_8s_8s_14ns_14_1_1_U1543                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_325                                                                                                                              |     13|
|1327  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3189                                                                                                                     |     13|
|1328  |    mac_muladd_8s_8s_14ns_14_1_1_U1544                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_326                                                                                                                              |     13|
|1329  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3188                                                                                                                     |     13|
|1330  |    mac_muladd_8s_8s_14ns_14_1_1_U1545                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_327                                                                                                                              |     13|
|1331  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3187                                                                                                                     |     13|
|1332  |    mac_muladd_8s_8s_14ns_14_1_1_U1546                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_328                                                                                                                              |     13|
|1333  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3186                                                                                                                     |     13|
|1334  |    mac_muladd_8s_8s_14ns_14_1_1_U1547                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_329                                                                                                                              |     13|
|1335  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3185                                                                                                                     |     13|
|1336  |    mac_muladd_8s_8s_14ns_14_1_1_U1548                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_330                                                                                                                              |     12|
|1337  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3184                                                                                                                     |     12|
|1338  |    mac_muladd_8s_8s_14ns_14_1_1_U1549                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_331                                                                                                                              |     14|
|1339  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3183                                                                                                                     |     14|
|1340  |    mac_muladd_8s_8s_14ns_14_1_1_U1550                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_332                                                                                                                              |     14|
|1341  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3182                                                                                                                     |     14|
|1342  |    mac_muladd_8s_8s_14ns_14_1_1_U1551                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_333                                                                                                                              |     16|
|1343  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3181                                                                                                                     |     16|
|1344  |    mac_muladd_8s_8s_14ns_14_1_1_U1552                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_334                                                                                                                              |     16|
|1345  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3180                                                                                                                     |     16|
|1346  |    mac_muladd_8s_8s_14ns_14_1_1_U1553                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_335                                                                                                                              |     16|
|1347  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3179                                                                                                                     |     16|
|1348  |    mac_muladd_8s_8s_14ns_14_1_1_U1554                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_336                                                                                                                              |     16|
|1349  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3178                                                                                                                     |     16|
|1350  |    mac_muladd_8s_8s_14ns_14_1_1_U1555                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_337                                                                                                                              |     14|
|1351  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3177                                                                                                                     |     14|
|1352  |    mac_muladd_8s_8s_14ns_14_1_1_U1556                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_338                                                                                                                              |     14|
|1353  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3176                                                                                                                     |     14|
|1354  |    mac_muladd_8s_8s_14ns_14_1_1_U1557                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_339                                                                                                                              |     16|
|1355  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3175                                                                                                                     |     16|
|1356  |    mac_muladd_8s_8s_14ns_14_1_1_U1558                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_340                                                                                                                              |     16|
|1357  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3174                                                                                                                     |     16|
|1358  |    mac_muladd_8s_8s_14ns_14_1_1_U1559                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_341                                                                                                                              |     16|
|1359  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3173                                                                                                                     |     16|
|1360  |    mac_muladd_8s_8s_14ns_14_1_1_U1560                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_342                                                                                                                              |     16|
|1361  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3172                                                                                                                     |     16|
|1362  |    mac_muladd_8s_8s_14ns_14_1_1_U1561                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_343                                                                                                                              |     16|
|1363  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3171                                                                                                                     |     16|
|1364  |    mac_muladd_8s_8s_14ns_14_1_1_U1562                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_344                                                                                                                              |     14|
|1365  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3170                                                                                                                     |     14|
|1366  |    mac_muladd_8s_8s_14ns_14_1_1_U1563                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_345                                                                                                                              |     14|
|1367  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3169                                                                                                                     |     14|
|1368  |    mac_muladd_8s_8s_14ns_14_1_1_U1564                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_346                                                                                                                              |     14|
|1369  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3168                                                                                                                     |     14|
|1370  |    mac_muladd_8s_8s_14ns_14_1_1_U1565                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_347                                                                                                                              |     14|
|1371  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3167                                                                                                                     |     14|
|1372  |    mac_muladd_8s_8s_14ns_14_1_1_U1566                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_348                                                                                                                              |     16|
|1373  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3166                                                                                                                     |     16|
|1374  |    mac_muladd_8s_8s_14ns_14_1_1_U1567                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_349                                                                                                                              |     16|
|1375  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3165                                                                                                                     |     16|
|1376  |    mac_muladd_8s_8s_14ns_14_1_1_U1568                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_350                                                                                                                              |     16|
|1377  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3164                                                                                                                     |     16|
|1378  |    mac_muladd_8s_8s_14ns_14_1_1_U1569                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_351                                                                                                                              |     16|
|1379  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3163                                                                                                                     |     16|
|1380  |    mac_muladd_8s_8s_14ns_14_1_1_U1570                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_352                                                                                                                              |     16|
|1381  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3162                                                                                                                     |     16|
|1382  |    mac_muladd_8s_8s_14ns_14_1_1_U1571                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_353                                                                                                                              |     16|
|1383  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3161                                                                                                                     |     16|
|1384  |    mac_muladd_8s_8s_14ns_14_1_1_U1572                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_354                                                                                                                              |     16|
|1385  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3160                                                                                                                     |     16|
|1386  |    mac_muladd_8s_8s_14ns_14_1_1_U1573                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_355                                                                                                                              |     16|
|1387  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3159                                                                                                                     |     16|
|1388  |    mac_muladd_8s_8s_14ns_14_1_1_U1574                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_356                                                                                                                              |     16|
|1389  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3158                                                                                                                     |     16|
|1390  |    mac_muladd_8s_8s_14ns_14_1_1_U1575                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_357                                                                                                                              |     16|
|1391  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3157                                                                                                                     |     16|
|1392  |    mac_muladd_8s_8s_14ns_14_1_1_U1576                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_358                                                                                                                              |     11|
|1393  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3156                                                                                                                     |     11|
|1394  |    mac_muladd_8s_8s_14ns_14_1_1_U1577                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_359                                                                                                                              |     11|
|1395  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3155                                                                                                                     |     11|
|1396  |    mac_muladd_8s_8s_14ns_14_1_1_U1578                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_360                                                                                                                              |     11|
|1397  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3154                                                                                                                     |     11|
|1398  |    mac_muladd_8s_8s_14ns_14_1_1_U1579                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_361                                                                                                                              |     11|
|1399  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3153                                                                                                                     |     11|
|1400  |    mac_muladd_8s_8s_14ns_14_1_1_U1580                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_362                                                                                                                              |     13|
|1401  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3152                                                                                                                     |     13|
|1402  |    mac_muladd_8s_8s_14ns_14_1_1_U1581                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_363                                                                                                                              |     13|
|1403  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3151                                                                                                                     |     13|
|1404  |    mac_muladd_8s_8s_14ns_14_1_1_U1582                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_364                                                                                                                              |     13|
|1405  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3150                                                                                                                     |     13|
|1406  |    mac_muladd_8s_8s_14ns_14_1_1_U1583                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_365                                                                                                                              |     13|
|1407  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3149                                                                                                                     |     13|
|1408  |    mac_muladd_8s_8s_14ns_14_1_1_U1584                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_366                                                                                                                              |     13|
|1409  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3148                                                                                                                     |     13|
|1410  |    mac_muladd_8s_8s_14ns_14_1_1_U1585                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_367                                                                                                                              |     13|
|1411  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3147                                                                                                                     |     13|
|1412  |    mac_muladd_8s_8s_14ns_14_1_1_U1586                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_368                                                                                                                              |     13|
|1413  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3146                                                                                                                     |     13|
|1414  |    mac_muladd_8s_8s_14ns_14_1_1_U1587                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_369                                                                                                                              |     13|
|1415  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3145                                                                                                                     |     13|
|1416  |    mac_muladd_8s_8s_14ns_14_1_1_U1588                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_370                                                                                                                              |     13|
|1417  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3144                                                                                                                     |     13|
|1418  |    mac_muladd_8s_8s_14ns_14_1_1_U1589                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_371                                                                                                                              |     13|
|1419  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3143                                                                                                                     |     13|
|1420  |    mac_muladd_8s_8s_14ns_14_1_1_U1590                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_372                                                                                                                              |     12|
|1421  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3142                                                                                                                     |     12|
|1422  |    mac_muladd_8s_8s_14ns_14_1_1_U1591                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_373                                                                                                                              |     12|
|1423  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3141                                                                                                                     |     12|
|1424  |    mac_muladd_8s_8s_14ns_14_1_1_U1592                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_374                                                                                                                              |     14|
|1425  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3140                                                                                                                     |     14|
|1426  |    mac_muladd_8s_8s_14ns_14_1_1_U1593                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_375                                                                                                                              |     13|
|1427  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3139                                                                                                                     |     13|
|1428  |    mac_muladd_8s_8s_14ns_14_1_1_U1594                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_376                                                                                                                              |     14|
|1429  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3138                                                                                                                     |     14|
|1430  |    mac_muladd_8s_8s_14ns_14_1_1_U1595                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_377                                                                                                                              |     16|
|1431  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3137                                                                                                                     |     16|
|1432  |    mac_muladd_8s_8s_14ns_14_1_1_U1596                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_378                                                                                                                              |     16|
|1433  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3136                                                                                                                     |     16|
|1434  |    mac_muladd_8s_8s_14ns_14_1_1_U1597                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_379                                                                                                                              |     14|
|1435  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3135                                                                                                                     |     14|
|1436  |    mac_muladd_8s_8s_14ns_14_1_1_U1598                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_380                                                                                                                              |     14|
|1437  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3134                                                                                                                     |     14|
|1438  |    mac_muladd_8s_8s_14ns_14_1_1_U1599                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_381                                                                                                                              |     16|
|1439  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3133                                                                                                                     |     16|
|1440  |    mac_muladd_8s_8s_14ns_14_1_1_U1600                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_382                                                                                                                              |     16|
|1441  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3132                                                                                                                     |     16|
|1442  |    mac_muladd_8s_8s_14ns_14_1_1_U1601                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_383                                                                                                                              |     16|
|1443  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3131                                                                                                                     |     16|
|1444  |    mac_muladd_8s_8s_14ns_14_1_1_U1602                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_384                                                                                                                              |     16|
|1445  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3130                                                                                                                     |     16|
|1446  |    mac_muladd_8s_8s_14ns_14_1_1_U1603                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_385                                                                                                                              |     14|
|1447  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3129                                                                                                                     |     14|
|1448  |    mac_muladd_8s_8s_14ns_14_1_1_U1604                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_386                                                                                                                              |     23|
|1449  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3128                                                                                                                     |     23|
|1450  |    mac_muladd_8s_8s_14ns_14_1_1_U1605                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_387                                                                                                                              |     23|
|1451  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3127                                                                                                                     |     23|
|1452  |    mac_muladd_8s_8s_14ns_14_1_1_U1606                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_388                                                                                                                              |     25|
|1453  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3126                                                                                                                     |     25|
|1454  |    mac_muladd_8s_8s_14ns_14_1_1_U1607                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_389                                                                                                                              |     23|
|1455  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3125                                                                                                                     |     23|
|1456  |    mac_muladd_8s_8s_14ns_14_1_1_U1608                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_390                                                                                                                              |     23|
|1457  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3124                                                                                                                     |     23|
|1458  |    mac_muladd_8s_8s_14ns_14_1_1_U1609                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_391                                                                                                                              |     25|
|1459  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3123                                                                                                                     |     25|
|1460  |    mac_muladd_8s_8s_14ns_14_1_1_U1610                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_392                                                                                                                              |     25|
|1461  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3122                                                                                                                     |     25|
|1462  |    mac_muladd_8s_8s_14ns_14_1_1_U1611                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_393                                                                                                                              |     25|
|1463  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3121                                                                                                                     |     25|
|1464  |    mac_muladd_8s_8s_14ns_14_1_1_U1612                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_394                                                                                                                              |     25|
|1465  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3120                                                                                                                     |     25|
|1466  |    mac_muladd_8s_8s_14ns_14_1_1_U1613                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_395                                                                                                                              |     27|
|1467  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3119                                                                                                                     |     27|
|1468  |    mac_muladd_8s_8s_14ns_14_1_1_U1614                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_396                                                                                                                              |     27|
|1469  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3118                                                                                                                     |     27|
|1470  |    mac_muladd_8s_8s_14ns_14_1_1_U1615                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_397                                                                                                                              |     27|
|1471  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3117                                                                                                                     |     27|
|1472  |    mac_muladd_8s_8s_14ns_14_1_1_U1616                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_398                                                                                                                              |     27|
|1473  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3116                                                                                                                     |     27|
|1474  |    mac_muladd_8s_8s_14ns_14_1_1_U1617                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_399                                                                                                                              |     29|
|1475  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3115                                                                                                                     |     29|
|1476  |    mac_muladd_8s_8s_14ns_14_1_1_U1618                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_400                                                                                                                              |     22|
|1477  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3114                                                                                                                     |     22|
|1478  |    mac_muladd_8s_8s_14ns_14_1_1_U1619                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_401                                                                                                                              |     23|
|1479  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3113                                                                                                                     |     23|
|1480  |    mac_muladd_8s_8s_14ns_14_1_1_U1620                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_402                                                                                                                              |     23|
|1481  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3112                                                                                                                     |     23|
|1482  |    mac_muladd_8s_8s_14ns_14_1_1_U1621                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_403                                                                                                                              |     23|
|1483  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3111                                                                                                                     |     23|
|1484  |    mac_muladd_8s_8s_14ns_14_1_1_U1622                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_404                                                                                                                              |     22|
|1485  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3110                                                                                                                     |     22|
|1486  |    mac_muladd_8s_8s_14ns_14_1_1_U1623                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_405                                                                                                                              |     24|
|1487  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3109                                                                                                                     |     24|
|1488  |    mac_muladd_8s_8s_14ns_14_1_1_U1624                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_406                                                                                                                              |     24|
|1489  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3108                                                                                                                     |     24|
|1490  |    mac_muladd_8s_8s_14ns_14_1_1_U1625                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_407                                                                                                                              |     23|
|1491  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3107                                                                                                                     |     23|
|1492  |    mac_muladd_8s_8s_14ns_14_1_1_U1626                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_408                                                                                                                              |     25|
|1493  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3106                                                                                                                     |     25|
|1494  |    mac_muladd_8s_8s_14ns_14_1_1_U1627                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_409                                                                                                                              |     25|
|1495  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3105                                                                                                                     |     25|
|1496  |    mac_muladd_8s_8s_14ns_14_1_1_U1628                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_410                                                                                                                              |     23|
|1497  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3104                                                                                                                     |     23|
|1498  |    mac_muladd_8s_8s_14ns_14_1_1_U1629                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_411                                                                                                                              |     24|
|1499  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3103                                                                                                                     |     24|
|1500  |    mac_muladd_8s_8s_14ns_14_1_1_U1630                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_412                                                                                                                              |     23|
|1501  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3102                                                                                                                     |     23|
|1502  |    mac_muladd_8s_8s_14ns_14_1_1_U1631                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_413                                                                                                                              |     23|
|1503  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3101                                                                                                                     |     23|
|1504  |    mac_muladd_8s_8s_14ns_14_1_1_U1632                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_414                                                                                                                              |     24|
|1505  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3100                                                                                                                     |     24|
|1506  |    mac_muladd_8s_8s_14ns_14_1_1_U1633                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_415                                                                                                                              |     22|
|1507  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3099                                                                                                                     |     22|
|1508  |    mac_muladd_8s_8s_14ns_14_1_1_U1634                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_416                                                                                                                              |     24|
|1509  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3098                                                                                                                     |     24|
|1510  |    mac_muladd_8s_8s_14ns_14_1_1_U1635                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_417                                                                                                                              |      2|
|1511  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3097                                                                                                                     |      2|
|1512  |    mac_muladd_8s_8s_14ns_14_1_1_U1636                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_418                                                                                                                              |     22|
|1513  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3096                                                                                                                     |     22|
|1514  |    mac_muladd_8s_8s_14ns_14_1_1_U1637                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_419                                                                                                                              |     24|
|1515  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3095                                                                                                                     |     24|
|1516  |    mac_muladd_8s_8s_14ns_14_1_1_U1638                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_420                                                                                                                              |     25|
|1517  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3094                                                                                                                     |     25|
|1518  |    mac_muladd_8s_8s_14ns_14_1_1_U1639                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_421                                                                                                                              |     25|
|1519  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3093                                                                                                                     |     25|
|1520  |    mac_muladd_8s_8s_14ns_14_1_1_U1640                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_422                                                                                                                              |     25|
|1521  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3092                                                                                                                     |     25|
|1522  |    mac_muladd_8s_8s_14ns_14_1_1_U1641                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_423                                                                                                                              |     27|
|1523  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3091                                                                                                                     |     27|
|1524  |    mac_muladd_8s_8s_14ns_14_1_1_U1642                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_424                                                                                                                              |     28|
|1525  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3090                                                                                                                     |     28|
|1526  |    mac_muladd_8s_8s_14ns_14_1_1_U1643                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_425                                                                                                                              |     27|
|1527  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3089                                                                                                                     |     27|
|1528  |    mac_muladd_8s_8s_14ns_14_1_1_U1644                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_426                                                                                                                              |     28|
|1529  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3088                                                                                                                     |     28|
|1530  |    mac_muladd_8s_8s_14ns_14_1_1_U1645                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_427                                                                                                                              |     28|
|1531  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3087                                                                                                                     |     28|
|1532  |    mac_muladd_8s_8s_14ns_14_1_1_U1646                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_428                                                                                                                              |     27|
|1533  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3086                                                                                                                     |     27|
|1534  |    mac_muladd_8s_8s_14ns_14_1_1_U1647                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_429                                                                                                                              |     26|
|1535  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3085                                                                                                                     |     26|
|1536  |    mac_muladd_8s_8s_14ns_14_1_1_U1648                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_430                                                                                                                              |     26|
|1537  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3084                                                                                                                     |     26|
|1538  |    mac_muladd_8s_8s_14ns_14_1_1_U1649                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_431                                                                                                                              |     26|
|1539  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3083                                                                                                                     |     26|
|1540  |    mac_muladd_8s_8s_14ns_14_1_1_U1650                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_432                                                                                                                              |     26|
|1541  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3082                                                                                                                     |     26|
|1542  |    mac_muladd_8s_8s_14ns_14_1_1_U1651                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_433                                                                                                                              |     25|
|1543  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3081                                                                                                                     |     25|
|1544  |    mac_muladd_8s_8s_14ns_14_1_1_U1652                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_434                                                                                                                              |     28|
|1545  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3080                                                                                                                     |     28|
|1546  |    mac_muladd_8s_8s_14ns_14_1_1_U1653                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_435                                                                                                                              |     27|
|1547  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3079                                                                                                                     |     27|
|1548  |    mac_muladd_8s_8s_14ns_14_1_1_U1654                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_436                                                                                                                              |     28|
|1549  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3078                                                                                                                     |     28|
|1550  |    mac_muladd_8s_8s_14ns_14_1_1_U1655                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_437                                                                                                                              |     28|
|1551  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3077                                                                                                                     |     28|
|1552  |    mac_muladd_8s_8s_14ns_14_1_1_U1656                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_438                                                                                                                              |     27|
|1553  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3076                                                                                                                     |     27|
|1554  |    mac_muladd_8s_8s_14ns_14_1_1_U1657                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_439                                                                                                                              |     28|
|1555  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3075                                                                                                                     |     28|
|1556  |    mac_muladd_8s_8s_14ns_14_1_1_U1658                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_440                                                                                                                              |     27|
|1557  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3074                                                                                                                     |     27|
|1558  |    mac_muladd_8s_8s_14ns_14_1_1_U1659                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_441                                                                                                                              |     27|
|1559  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3073                                                                                                                     |     27|
|1560  |    mac_muladd_8s_8s_14ns_14_1_1_U1660                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_442                                                                                                                              |     21|
|1561  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3072                                                                                                                     |     21|
|1562  |    mac_muladd_8s_8s_14ns_14_1_1_U1661                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_443                                                                                                                              |     22|
|1563  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3071                                                                                                                     |     22|
|1564  |    mac_muladd_8s_8s_14ns_14_1_1_U1662                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_444                                                                                                                              |     22|
|1565  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3070                                                                                                                     |     22|
|1566  |    mac_muladd_8s_8s_14ns_14_1_1_U1663                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_445                                                                                                                              |     22|
|1567  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3069                                                                                                                     |     22|
|1568  |    mac_muladd_8s_8s_14ns_14_1_1_U1664                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_446                                                                                                                              |     20|
|1569  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3068                                                                                                                     |     20|
|1570  |    mac_muladd_8s_8s_14ns_14_1_1_U1665                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_447                                                                                                                              |     22|
|1571  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3067                                                                                                                     |     22|
|1572  |    mac_muladd_8s_8s_14ns_14_1_1_U1666                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_448                                                                                                                              |     23|
|1573  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3066                                                                                                                     |     23|
|1574  |    mac_muladd_8s_8s_14ns_14_1_1_U1667                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_449                                                                                                                              |     24|
|1575  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3065                                                                                                                     |     24|
|1576  |    mac_muladd_8s_8s_14ns_14_1_1_U1668                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_450                                                                                                                              |     24|
|1577  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3064                                                                                                                     |     24|
|1578  |    mac_muladd_8s_8s_14ns_14_1_1_U1669                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_451                                                                                                                              |     26|
|1579  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3063                                                                                                                     |     26|
|1580  |    mac_muladd_8s_8s_14ns_14_1_1_U1670                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_452                                                                                                                              |      4|
|1581  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3062                                                                                                                     |      4|
|1582  |    mac_muladd_8s_8s_14ns_14_1_1_U1671                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_453                                                                                                                              |      4|
|1583  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3061                                                                                                                     |      4|
|1584  |    mac_muladd_8s_8s_14ns_14_1_1_U1672                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_454                                                                                                                              |      4|
|1585  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3060                                                                                                                     |      4|
|1586  |    mac_muladd_8s_8s_14ns_14_1_1_U1673                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_455                                                                                                                              |     25|
|1587  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3059                                                                                                                     |     25|
|1588  |    mac_muladd_8s_8s_14ns_14_1_1_U1674                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_456                                                                                                                              |     27|
|1589  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3058                                                                                                                     |     27|
|1590  |    mac_muladd_8s_8s_14ns_14_1_1_U1675                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_457                                                                                                                              |     26|
|1591  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3057                                                                                                                     |     26|
|1592  |    mac_muladd_8s_8s_14ns_14_1_1_U1676                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_458                                                                                                                              |     25|
|1593  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3056                                                                                                                     |     25|
|1594  |    mac_muladd_8s_8s_14ns_14_1_1_U1677                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_459                                                                                                                              |     26|
|1595  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3055                                                                                                                     |     26|
|1596  |    mac_muladd_8s_8s_14ns_14_1_1_U1678                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_460                                                                                                                              |     26|
|1597  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3054                                                                                                                     |     26|
|1598  |    mac_muladd_8s_8s_14ns_14_1_1_U1679                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_461                                                                                                                              |     25|
|1599  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3053                                                                                                                     |     25|
|1600  |    mac_muladd_8s_8s_14ns_14_1_1_U1680                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_462                                                                                                                              |      4|
|1601  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3052                                                                                                                     |      4|
|1602  |    mac_muladd_8s_8s_14ns_14_1_1_U1681                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_463                                                                                                                              |     27|
|1603  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3051                                                                                                                     |     27|
|1604  |    mac_muladd_8s_8s_14ns_14_1_1_U1682                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_464                                                                                                                              |     27|
|1605  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3050                                                                                                                     |     27|
|1606  |    mac_muladd_8s_8s_14ns_14_1_1_U1683                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_465                                                                                                                              |     27|
|1607  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3049                                                                                                                     |     27|
|1608  |    mac_muladd_8s_8s_14ns_14_1_1_U1684                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_466                                                                                                                              |      4|
|1609  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3048                                                                                                                     |      4|
|1610  |    mac_muladd_8s_8s_14ns_14_1_1_U1685                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_467                                                                                                                              |     28|
|1611  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3047                                                                                                                     |     28|
|1612  |    mac_muladd_8s_8s_14ns_14_1_1_U1686                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_468                                                                                                                              |     26|
|1613  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3046                                                                                                                     |     26|
|1614  |    mac_muladd_8s_8s_14ns_14_1_1_U1687                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_469                                                                                                                              |     28|
|1615  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3045                                                                                                                     |     28|
|1616  |    mac_muladd_8s_8s_14ns_14_1_1_U1688                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_470                                                                                                                              |     23|
|1617  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3044                                                                                                                     |     23|
|1618  |    mac_muladd_8s_8s_14ns_14_1_1_U1689                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_471                                                                                                                              |     23|
|1619  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3043                                                                                                                     |     23|
|1620  |    mac_muladd_8s_8s_14ns_14_1_1_U1690                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_472                                                                                                                              |     23|
|1621  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3042                                                                                                                     |     23|
|1622  |    mac_muladd_8s_8s_14ns_14_1_1_U1691                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_473                                                                                                                              |     23|
|1623  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3041                                                                                                                     |     23|
|1624  |    mac_muladd_8s_8s_14ns_14_1_1_U1692                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_474                                                                                                                              |     23|
|1625  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3040                                                                                                                     |     23|
|1626  |    mac_muladd_8s_8s_14ns_14_1_1_U1693                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_475                                                                                                                              |     23|
|1627  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3039                                                                                                                     |     23|
|1628  |    mac_muladd_8s_8s_14ns_14_1_1_U1694                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_476                                                                                                                              |     24|
|1629  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3038                                                                                                                     |     24|
|1630  |    mac_muladd_8s_8s_14ns_14_1_1_U1695                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_477                                                                                                                              |     24|
|1631  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3037                                                                                                                     |     24|
|1632  |    mac_muladd_8s_8s_14ns_14_1_1_U1696                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_478                                                                                                                              |     26|
|1633  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3036                                                                                                                     |     26|
|1634  |    mac_muladd_8s_8s_14ns_14_1_1_U1697                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_479                                                                                                                              |     28|
|1635  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3035                                                                                                                     |     28|
|1636  |    mac_muladd_8s_8s_14ns_14_1_1_U1698                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_480                                                                                                                              |     28|
|1637  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3034                                                                                                                     |     28|
|1638  |    mac_muladd_8s_8s_14ns_14_1_1_U1699                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_481                                                                                                                              |     28|
|1639  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3033                                                                                                                     |     28|
|1640  |    mac_muladd_8s_8s_14ns_14_1_1_U1700                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_482                                                                                                                              |     26|
|1641  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3032                                                                                                                     |     26|
|1642  |    mac_muladd_8s_8s_14ns_14_1_1_U1701                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_483                                                                                                                              |     28|
|1643  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3031                                                                                                                     |     28|
|1644  |    mac_muladd_8s_8s_14ns_14_1_1_U1702                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_484                                                                                                                              |     23|
|1645  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3030                                                                                                                     |     23|
|1646  |    mac_muladd_8s_8s_14ns_14_1_1_U1703                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_485                                                                                                                              |     24|
|1647  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3029                                                                                                                     |     24|
|1648  |    mac_muladd_8s_8s_14ns_14_1_1_U1704                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_486                                                                                                                              |     23|
|1649  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3028                                                                                                                     |     23|
|1650  |    mac_muladd_8s_8s_14ns_14_1_1_U1705                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_487                                                                                                                              |     24|
|1651  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3027                                                                                                                     |     24|
|1652  |    mac_muladd_8s_8s_14ns_14_1_1_U1706                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_488                                                                                                                              |     23|
|1653  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3026                                                                                                                     |     23|
|1654  |    mac_muladd_8s_8s_14ns_14_1_1_U1707                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_489                                                                                                                              |     24|
|1655  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3025                                                                                                                     |     24|
|1656  |    mac_muladd_8s_8s_14ns_14_1_1_U1708                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_490                                                                                                                              |     22|
|1657  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3024                                                                                                                     |     22|
|1658  |    mac_muladd_8s_8s_14ns_14_1_1_U1709                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_491                                                                                                                              |     25|
|1659  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3023                                                                                                                     |     25|
|1660  |    mac_muladd_8s_8s_14ns_14_1_1_U1710                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_492                                                                                                                              |     24|
|1661  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3022                                                                                                                     |     24|
|1662  |    mac_muladd_8s_8s_14ns_14_1_1_U1711                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_493                                                                                                                              |     25|
|1663  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3021                                                                                                                     |     25|
|1664  |    mac_muladd_8s_8s_14ns_14_1_1_U1712                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_494                                                                                                                              |     25|
|1665  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3020                                                                                                                     |     25|
|1666  |    mac_muladd_8s_8s_14ns_14_1_1_U1713                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_495                                                                                                                              |     23|
|1667  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3019                                                                                                                     |     23|
|1668  |    mac_muladd_8s_8s_14ns_14_1_1_U1714                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_496                                                                                                                              |     25|
|1669  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3018                                                                                                                     |     25|
|1670  |    mac_muladd_8s_8s_14ns_14_1_1_U1715                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_497                                                                                                                              |     25|
|1671  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3017                                                                                                                     |     25|
|1672  |    mac_muladd_8s_8s_14ns_14_1_1_U1716                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_498                                                                                                                              |     24|
|1673  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3016                                                                                                                     |     24|
|1674  |    mac_muladd_8s_8s_14ns_14_1_1_U1717                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_499                                                                                                                              |     23|
|1675  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3015                                                                                                                     |     23|
|1676  |    mac_muladd_8s_8s_14ns_14_1_1_U1718                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_500                                                                                                                              |     23|
|1677  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3014                                                                                                                     |     23|
|1678  |    mac_muladd_8s_8s_14ns_14_1_1_U1719                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_501                                                                                                                              |     24|
|1679  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3013                                                                                                                     |     24|
|1680  |    mac_muladd_8s_8s_14ns_14_1_1_U1720                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_502                                                                                                                              |     23|
|1681  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3012                                                                                                                     |     23|
|1682  |    mac_muladd_8s_8s_14ns_14_1_1_U1721                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_503                                                                                                                              |     24|
|1683  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3011                                                                                                                     |     24|
|1684  |    mac_muladd_8s_8s_14ns_14_1_1_U1722                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_504                                                                                                                              |     23|
|1685  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3010                                                                                                                     |     23|
|1686  |    mac_muladd_8s_8s_14ns_14_1_1_U1723                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_505                                                                                                                              |     25|
|1687  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3009                                                                                                                     |     25|
|1688  |    mac_muladd_8s_8s_14ns_14_1_1_U1724                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_506                                                                                                                              |     25|
|1689  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3008                                                                                                                     |     25|
|1690  |    mac_muladd_8s_8s_14ns_14_1_1_U1725                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_507                                                                                                                              |     29|
|1691  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3007                                                                                                                     |     29|
|1692  |    mac_muladd_8s_8s_14ns_14_1_1_U1726                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_508                                                                                                                              |     28|
|1693  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3006                                                                                                                     |     28|
|1694  |    mac_muladd_8s_8s_14ns_14_1_1_U1727                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_509                                                                                                                              |     28|
|1695  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3005                                                                                                                     |     28|
|1696  |    mac_muladd_8s_8s_14ns_14_1_1_U1728                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_510                                                                                                                              |     27|
|1697  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3004                                                                                                                     |     27|
|1698  |    mac_muladd_8s_8s_14ns_14_1_1_U1729                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_511                                                                                                                              |     28|
|1699  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3003                                                                                                                     |     28|
|1700  |    mac_muladd_8s_8s_14ns_14_1_1_U1730                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_512                                                                                                                              |     26|
|1701  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3002                                                                                                                     |     26|
|1702  |    mac_muladd_8s_8s_14ns_14_1_1_U1731                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_513                                                                                                                              |     25|
|1703  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3001                                                                                                                     |     25|
|1704  |    mac_muladd_8s_8s_14ns_14_1_1_U1732                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_514                                                                                                                              |     26|
|1705  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_3000                                                                                                                     |     26|
|1706  |    mac_muladd_8s_8s_14ns_14_1_1_U1733                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_515                                                                                                                              |     26|
|1707  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2999                                                                                                                     |     26|
|1708  |    mac_muladd_8s_8s_14ns_14_1_1_U1734                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_516                                                                                                                              |     25|
|1709  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2998                                                                                                                     |     25|
|1710  |    mac_muladd_8s_8s_14ns_14_1_1_U1735                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_517                                                                                                                              |     26|
|1711  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2997                                                                                                                     |     26|
|1712  |    mac_muladd_8s_8s_14ns_14_1_1_U1736                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_518                                                                                                                              |     25|
|1713  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2996                                                                                                                     |     25|
|1714  |    mac_muladd_8s_8s_14ns_14_1_1_U1737                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_519                                                                                                                              |     26|
|1715  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2995                                                                                                                     |     26|
|1716  |    mac_muladd_8s_8s_14ns_14_1_1_U1738                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_520                                                                                                                              |     26|
|1717  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2994                                                                                                                     |     26|
|1718  |    mac_muladd_8s_8s_14ns_14_1_1_U1739                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_521                                                                                                                              |     28|
|1719  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2993                                                                                                                     |     28|
|1720  |    mac_muladd_8s_8s_14ns_14_1_1_U1740                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_522                                                                                                                              |     27|
|1721  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2992                                                                                                                     |     27|
|1722  |    mac_muladd_8s_8s_14ns_14_1_1_U1741                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_523                                                                                                                              |     27|
|1723  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2991                                                                                                                     |     27|
|1724  |    mac_muladd_8s_8s_14ns_14_1_1_U1742                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_524                                                                                                                              |     28|
|1725  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2990                                                                                                                     |     28|
|1726  |    mac_muladd_8s_8s_14ns_14_1_1_U1743                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_525                                                                                                                              |     26|
|1727  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2989                                                                                                                     |     26|
|1728  |    mac_muladd_8s_8s_14ns_14_1_1_U1744                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_526                                                                                                                              |     21|
|1729  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2988                                                                                                                     |     21|
|1730  |    mac_muladd_8s_8s_14ns_14_1_1_U1745                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_527                                                                                                                              |     22|
|1731  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2987                                                                                                                     |     22|
|1732  |    mac_muladd_8s_8s_14ns_14_1_1_U1746                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_528                                                                                                                              |     21|
|1733  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2986                                                                                                                     |     21|
|1734  |    mac_muladd_8s_8s_14ns_14_1_1_U1747                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_529                                                                                                                              |     21|
|1735  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2985                                                                                                                     |     21|
|1736  |    mac_muladd_8s_8s_14ns_14_1_1_U1748                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_530                                                                                                                              |     21|
|1737  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2984                                                                                                                     |     21|
|1738  |    mac_muladd_8s_8s_14ns_14_1_1_U1749                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_531                                                                                                                              |     22|
|1739  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2983                                                                                                                     |     22|
|1740  |    mac_muladd_8s_8s_14ns_14_1_1_U1750                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_532                                                                                                                              |     22|
|1741  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2982                                                                                                                     |     22|
|1742  |    mac_muladd_8s_8s_14ns_14_1_1_U1751                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_533                                                                                                                              |     22|
|1743  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2981                                                                                                                     |     22|
|1744  |    mac_muladd_8s_8s_14ns_14_1_1_U1752                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_534                                                                                                                              |     23|
|1745  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2980                                                                                                                     |     23|
|1746  |    mac_muladd_8s_8s_14ns_14_1_1_U1753                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_535                                                                                                                              |     27|
|1747  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2979                                                                                                                     |     27|
|1748  |    mac_muladd_8s_8s_14ns_14_1_1_U1754                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_536                                                                                                                              |     26|
|1749  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2978                                                                                                                     |     26|
|1750  |    mac_muladd_8s_8s_14ns_14_1_1_U1755                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_537                                                                                                                              |     26|
|1751  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2977                                                                                                                     |     26|
|1752  |    mac_muladd_8s_8s_14ns_14_1_1_U1756                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_538                                                                                                                              |     27|
|1753  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2976                                                                                                                     |     27|
|1754  |    mac_muladd_8s_8s_14ns_14_1_1_U1757                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_539                                                                                                                              |     26|
|1755  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2975                                                                                                                     |     26|
|1756  |    mac_muladd_8s_8s_14ns_14_1_1_U1758                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_540                                                                                                                              |     26|
|1757  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2974                                                                                                                     |     26|
|1758  |    mac_muladd_8s_8s_14ns_14_1_1_U1759                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_541                                                                                                                              |     26|
|1759  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2973                                                                                                                     |     26|
|1760  |    mac_muladd_8s_8s_14ns_14_1_1_U1760                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_542                                                                                                                              |     26|
|1761  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2972                                                                                                                     |     26|
|1762  |    mac_muladd_8s_8s_14ns_14_1_1_U1761                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_543                                                                                                                              |     27|
|1763  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2971                                                                                                                     |     27|
|1764  |    mac_muladd_8s_8s_14ns_14_1_1_U1762                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_544                                                                                                                              |     26|
|1765  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2970                                                                                                                     |     26|
|1766  |    mac_muladd_8s_8s_14ns_14_1_1_U1763                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_545                                                                                                                              |     26|
|1767  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2969                                                                                                                     |     26|
|1768  |    mac_muladd_8s_8s_14ns_14_1_1_U1764                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_546                                                                                                                              |     26|
|1769  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2968                                                                                                                     |     26|
|1770  |    mac_muladd_8s_8s_14ns_14_1_1_U1765                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_547                                                                                                                              |     26|
|1771  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2967                                                                                                                     |     26|
|1772  |    mac_muladd_8s_8s_14ns_14_1_1_U1766                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_548                                                                                                                              |     29|
|1773  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2966                                                                                                                     |     29|
|1774  |    mac_muladd_8s_8s_14ns_14_1_1_U1767                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_549                                                                                                                              |     28|
|1775  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2965                                                                                                                     |     28|
|1776  |    mac_muladd_8s_8s_14ns_14_1_1_U1768                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_550                                                                                                                              |     28|
|1777  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2964                                                                                                                     |     28|
|1778  |    mac_muladd_8s_8s_14ns_14_1_1_U1769                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_551                                                                                                                              |     28|
|1779  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2963                                                                                                                     |     28|
|1780  |    mac_muladd_8s_8s_14ns_14_1_1_U1770                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_552                                                                                                                              |     28|
|1781  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2962                                                                                                                     |     28|
|1782  |    mac_muladd_8s_8s_14ns_14_1_1_U1771                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_553                                                                                                                              |     29|
|1783  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2961                                                                                                                     |     29|
|1784  |    mac_muladd_8s_8s_14ns_14_1_1_U1772                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_554                                                                                                                              |     24|
|1785  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2960                                                                                                                     |     24|
|1786  |    mac_muladd_8s_8s_14ns_14_1_1_U1773                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_555                                                                                                                              |     23|
|1787  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2959                                                                                                                     |     23|
|1788  |    mac_muladd_8s_8s_14ns_14_1_1_U1774                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_556                                                                                                                              |     23|
|1789  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2958                                                                                                                     |     23|
|1790  |    mac_muladd_8s_8s_14ns_14_1_1_U1775                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_557                                                                                                                              |     25|
|1791  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2957                                                                                                                     |     25|
|1792  |    mac_muladd_8s_8s_14ns_14_1_1_U1776                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_558                                                                                                                              |     23|
|1793  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2956                                                                                                                     |     23|
|1794  |    mac_muladd_8s_8s_14ns_14_1_1_U1777                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_559                                                                                                                              |     24|
|1795  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2955                                                                                                                     |     24|
|1796  |    mac_muladd_8s_8s_14ns_14_1_1_U1778                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_560                                                                                                                              |     24|
|1797  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2954                                                                                                                     |     24|
|1798  |    mac_muladd_8s_8s_14ns_14_1_1_U1779                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_561                                                                                                                              |     23|
|1799  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2953                                                                                                                     |     23|
|1800  |    mac_muladd_8s_8s_14ns_14_1_1_U1780                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_562                                                                                                                              |     23|
|1801  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2952                                                                                                                     |     23|
|1802  |    mac_muladd_8s_8s_14ns_14_1_1_U1781                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_563                                                                                                                              |     27|
|1803  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2951                                                                                                                     |     27|
|1804  |    mac_muladd_8s_8s_14ns_14_1_1_U1782                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_564                                                                                                                              |     28|
|1805  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2950                                                                                                                     |     28|
|1806  |    mac_muladd_8s_8s_14ns_14_1_1_U1783                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_565                                                                                                                              |     28|
|1807  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2949                                                                                                                     |     28|
|1808  |    mac_muladd_8s_8s_14ns_14_1_1_U1784                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_566                                                                                                                              |     28|
|1809  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2948                                                                                                                     |     28|
|1810  |    mac_muladd_8s_8s_14ns_14_1_1_U1785                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_567                                                                                                                              |     28|
|1811  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2947                                                                                                                     |     28|
|1812  |    mac_muladd_8s_8s_14ns_14_1_1_U1786                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_568                                                                                                                              |     24|
|1813  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2946                                                                                                                     |     24|
|1814  |    mac_muladd_8s_8s_14ns_14_1_1_U1787                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_569                                                                                                                              |     23|
|1815  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2945                                                                                                                     |     23|
|1816  |    mac_muladd_8s_8s_14ns_14_1_1_U1788                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_570                                                                                                                              |     23|
|1817  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2944                                                                                                                     |     23|
|1818  |    mac_muladd_8s_8s_14ns_14_1_1_U1789                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_571                                                                                                                              |     21|
|1819  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2943                                                                                                                     |     21|
|1820  |    mac_muladd_8s_8s_14ns_14_1_1_U1790                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_572                                                                                                                              |     21|
|1821  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2942                                                                                                                     |     21|
|1822  |    mac_muladd_8s_8s_14ns_14_1_1_U1791                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_573                                                                                                                              |     24|
|1823  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2941                                                                                                                     |     24|
|1824  |    mac_muladd_8s_8s_14ns_14_1_1_U1792                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_574                                                                                                                              |     21|
|1825  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2940                                                                                                                     |     21|
|1826  |    mac_muladd_8s_8s_14ns_14_1_1_U1793                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_575                                                                                                                              |      2|
|1827  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2939                                                                                                                     |      2|
|1828  |    mac_muladd_8s_8s_14ns_14_1_1_U1794                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_576                                                                                                                              |     23|
|1829  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2938                                                                                                                     |     23|
|1830  |    mac_muladd_8s_8s_14ns_14_1_1_U1795                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_577                                                                                                                              |      4|
|1831  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2937                                                                                                                     |      4|
|1832  |    mac_muladd_8s_8s_14ns_14_1_1_U1796                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_578                                                                                                                              |     24|
|1833  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2936                                                                                                                     |     24|
|1834  |    mac_muladd_8s_8s_14ns_14_1_1_U1797                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_579                                                                                                                              |     23|
|1835  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2935                                                                                                                     |     23|
|1836  |    mac_muladd_8s_8s_14ns_14_1_1_U1798                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_580                                                                                                                              |      4|
|1837  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2934                                                                                                                     |      4|
|1838  |    mac_muladd_8s_8s_14ns_14_1_1_U1799                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_581                                                                                                                              |     24|
|1839  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2933                                                                                                                     |     24|
|1840  |    mac_muladd_8s_8s_14ns_14_1_1_U1800                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_582                                                                                                                              |     22|
|1841  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2932                                                                                                                     |     22|
|1842  |    mac_muladd_8s_8s_14ns_14_1_1_U1801                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_583                                                                                                                              |     24|
|1843  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2931                                                                                                                     |     24|
|1844  |    mac_muladd_8s_8s_14ns_14_1_1_U1802                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_584                                                                                                                              |     23|
|1845  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2930                                                                                                                     |     23|
|1846  |    mac_muladd_8s_8s_14ns_14_1_1_U1803                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_585                                                                                                                              |     23|
|1847  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2929                                                                                                                     |     23|
|1848  |    mac_muladd_8s_8s_14ns_14_1_1_U1804                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_586                                                                                                                              |     22|
|1849  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2928                                                                                                                     |     22|
|1850  |    mac_muladd_8s_8s_14ns_14_1_1_U1805                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_587                                                                                                                              |     23|
|1851  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2927                                                                                                                     |     23|
|1852  |    mac_muladd_8s_8s_14ns_14_1_1_U1806                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_588                                                                                                                              |     23|
|1853  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2926                                                                                                                     |     23|
|1854  |    mac_muladd_8s_8s_14ns_14_1_1_U1807                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_589                                                                                                                              |     24|
|1855  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2925                                                                                                                     |     24|
|1856  |    mac_muladd_8s_8s_14ns_14_1_1_U1808                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_590                                                                                                                              |     23|
|1857  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2924                                                                                                                     |     23|
|1858  |    mac_muladd_8s_8s_14ns_14_1_1_U1809                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_591                                                                                                                              |     27|
|1859  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2923                                                                                                                     |     27|
|1860  |    mac_muladd_8s_8s_14ns_14_1_1_U1810                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_592                                                                                                                              |     28|
|1861  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2922                                                                                                                     |     28|
|1862  |    mac_muladd_8s_8s_14ns_14_1_1_U1811                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_593                                                                                                                              |     27|
|1863  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2921                                                                                                                     |     27|
|1864  |    mac_muladd_8s_8s_14ns_14_1_1_U1812                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_594                                                                                                                              |      4|
|1865  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2920                                                                                                                     |      4|
|1866  |    mac_muladd_8s_8s_14ns_14_1_1_U1813                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_595                                                                                                                              |     28|
|1867  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2919                                                                                                                     |     28|
|1868  |    mac_muladd_8s_8s_14ns_14_1_1_U1814                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_596                                                                                                                              |     33|
|1869  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2918                                                                                                                     |     33|
|1870  |    mac_muladd_8s_8s_14ns_14_1_1_U1815                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_597                                                                                                                              |     32|
|1871  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2917                                                                                                                     |     32|
|1872  |    mac_muladd_8s_8s_14ns_14_1_1_U1816                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_598                                                                                                                              |     35|
|1873  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2916                                                                                                                     |     35|
|1874  |    mac_muladd_8s_8s_14ns_14_1_1_U1817                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_599                                                                                                                              |     33|
|1875  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2915                                                                                                                     |     33|
|1876  |    mac_muladd_8s_8s_14ns_14_1_1_U1818                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_600                                                                                                                              |     35|
|1877  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2914                                                                                                                     |     35|
|1878  |    mac_muladd_8s_8s_14ns_14_1_1_U1819                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_601                                                                                                                              |     34|
|1879  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2913                                                                                                                     |     34|
|1880  |    mac_muladd_8s_8s_14ns_14_1_1_U1820                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_602                                                                                                                              |     33|
|1881  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2912                                                                                                                     |     33|
|1882  |    mac_muladd_8s_8s_14ns_14_1_1_U1821                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_603                                                                                                                              |     35|
|1883  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2911                                                                                                                     |     35|
|1884  |    mac_muladd_8s_8s_14ns_14_1_1_U1822                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_604                                                                                                                              |     33|
|1885  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2910                                                                                                                     |     33|
|1886  |    mac_muladd_8s_8s_14ns_14_1_1_U1823                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_605                                                                                                                              |     30|
|1887  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2909                                                                                                                     |     30|
|1888  |    mac_muladd_8s_8s_14ns_14_1_1_U1824                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_606                                                                                                                              |     32|
|1889  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2908                                                                                                                     |     32|
|1890  |    mac_muladd_8s_8s_14ns_14_1_1_U1825                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_607                                                                                                                              |     32|
|1891  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2907                                                                                                                     |     32|
|1892  |    mac_muladd_8s_8s_14ns_14_1_1_U1826                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_608                                                                                                                              |     32|
|1893  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2906                                                                                                                     |     32|
|1894  |    mac_muladd_8s_8s_14ns_14_1_1_U1827                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_609                                                                                                                              |     29|
|1895  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2905                                                                                                                     |     29|
|1896  |    mac_muladd_8s_8s_14ns_14_1_1_U1828                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_610                                                                                                                              |     27|
|1897  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2904                                                                                                                     |     27|
|1898  |    mac_muladd_8s_8s_14ns_14_1_1_U1829                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_611                                                                                                                              |     27|
|1899  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2903                                                                                                                     |     27|
|1900  |    mac_muladd_8s_8s_14ns_14_1_1_U1830                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_612                                                                                                                              |     28|
|1901  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2902                                                                                                                     |     28|
|1902  |    mac_muladd_8s_8s_14ns_14_1_1_U1831                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_613                                                                                                                              |      2|
|1903  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2901                                                                                                                     |      2|
|1904  |    mac_muladd_8s_8s_14ns_14_1_1_U1832                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_614                                                                                                                              |     30|
|1905  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2900                                                                                                                     |     30|
|1906  |    mac_muladd_8s_8s_14ns_14_1_1_U1833                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_615                                                                                                                              |     31|
|1907  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2899                                                                                                                     |     31|
|1908  |    mac_muladd_8s_8s_14ns_14_1_1_U1834                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_616                                                                                                                              |     31|
|1909  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2898                                                                                                                     |     31|
|1910  |    mac_muladd_8s_8s_14ns_14_1_1_U1835                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_617                                                                                                                              |     29|
|1911  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2897                                                                                                                     |     29|
|1912  |    mac_muladd_8s_8s_14ns_14_1_1_U1836                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_618                                                                                                                              |     29|
|1913  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2896                                                                                                                     |     29|
|1914  |    mac_muladd_8s_8s_14ns_14_1_1_U1837                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_619                                                                                                                              |     28|
|1915  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2895                                                                                                                     |     28|
|1916  |    mac_muladd_8s_8s_14ns_14_1_1_U1838                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_620                                                                                                                              |     29|
|1917  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2894                                                                                                                     |     29|
|1918  |    mac_muladd_8s_8s_14ns_14_1_1_U1839                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_621                                                                                                                              |     29|
|1919  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2893                                                                                                                     |     29|
|1920  |    mac_muladd_8s_8s_14ns_14_1_1_U1840                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_622                                                                                                                              |     32|
|1921  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2892                                                                                                                     |     32|
|1922  |    mac_muladd_8s_8s_14ns_14_1_1_U1841                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_623                                                                                                                              |     32|
|1923  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2891                                                                                                                     |     32|
|1924  |    mac_muladd_8s_8s_14ns_14_1_1_U1842                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_624                                                                                                                              |     33|
|1925  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2890                                                                                                                     |     33|
|1926  |    mac_muladd_8s_8s_14ns_14_1_1_U1843                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_625                                                                                                                              |     32|
|1927  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2889                                                                                                                     |     32|
|1928  |    mac_muladd_8s_8s_14ns_14_1_1_U1844                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_626                                                                                                                              |     36|
|1929  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2888                                                                                                                     |     36|
|1930  |    mac_muladd_8s_8s_14ns_14_1_1_U1845                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_627                                                                                                                              |      2|
|1931  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2887                                                                                                                     |      2|
|1932  |    mac_muladd_8s_8s_14ns_14_1_1_U1846                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_628                                                                                                                              |      2|
|1933  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2886                                                                                                                     |      2|
|1934  |    mac_muladd_8s_8s_14ns_14_1_1_U1847                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_629                                                                                                                              |     33|
|1935  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2885                                                                                                                     |     33|
|1936  |    mac_muladd_8s_8s_14ns_14_1_1_U1848                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_630                                                                                                                              |     32|
|1937  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2884                                                                                                                     |     32|
|1938  |    mac_muladd_8s_8s_14ns_14_1_1_U1849                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_631                                                                                                                              |     36|
|1939  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2883                                                                                                                     |     36|
|1940  |    mac_muladd_8s_8s_14ns_14_1_1_U1850                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_632                                                                                                                              |     35|
|1941  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2882                                                                                                                     |     35|
|1942  |    mac_muladd_8s_8s_14ns_14_1_1_U1851                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_633                                                                                                                              |     27|
|1943  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2881                                                                                                                     |     27|
|1944  |    mac_muladd_8s_8s_14ns_14_1_1_U1852                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_634                                                                                                                              |     30|
|1945  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2880                                                                                                                     |     30|
|1946  |    mac_muladd_8s_8s_14ns_14_1_1_U1853                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_635                                                                                                                              |     37|
|1947  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2879                                                                                                                     |     37|
|1948  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel       |      8|
|1949  |    mac_muladd_8s_8s_14ns_14_1_1_U1854                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_636                                                                                                                              |     34|
|1950  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2878                                                                                                                     |     34|
|1951  |    mac_muladd_8s_8s_14ns_14_1_1_U1855                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_637                                                                                                                              |      4|
|1952  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2877                                                                                                                     |      4|
|1953  |    mac_muladd_8s_8s_14ns_14_1_1_U1856                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_638                                                                                                                              |     32|
|1954  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2876                                                                                                                     |     32|
|1955  |    mac_muladd_8s_8s_14ns_14_1_1_U1857                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_639                                                                                                                              |     32|
|1956  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2875                                                                                                                     |     32|
|1957  |    mac_muladd_8s_8s_14ns_14_1_1_U1858                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_640                                                                                                                              |      2|
|1958  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2874                                                                                                                     |      2|
|1959  |    mac_muladd_8s_8s_14ns_14_1_1_U1859                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_641                                                                                                                              |      2|
|1960  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2873                                                                                                                     |      2|
|1961  |    mac_muladd_8s_8s_14ns_14_1_1_U1860                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_642                                                                                                                              |     33|
|1962  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2872                                                                                                                     |     33|
|1963  |    mac_muladd_8s_8s_14ns_14_1_1_U1861                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_643                                                                                                                              |      2|
|1964  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2871                                                                                                                     |      2|
|1965  |    mac_muladd_8s_8s_14ns_14_1_1_U1862                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_644                                                                                                                              |      2|
|1966  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2870                                                                                                                     |      2|
|1967  |    mac_muladd_8s_8s_14ns_14_1_1_U1863                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_645                                                                                                                              |     33|
|1968  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2869                                                                                                                     |     33|
|1969  |    mac_muladd_8s_8s_14ns_14_1_1_U1864                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_646                                                                                                                              |     32|
|1970  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2868                                                                                                                     |     32|
|1971  |    mac_muladd_8s_8s_14ns_14_1_1_U1865                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_647                                                                                                                              |      2|
|1972  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2867                                                                                                                     |      2|
|1973  |    mac_muladd_8s_8s_14ns_14_1_1_U1866                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_648                                                                                                                              |      2|
|1974  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2866                                                                                                                     |      2|
|1975  |    mac_muladd_8s_8s_14ns_14_1_1_U1867                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_649                                                                                                                              |      4|
|1976  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2865                                                                                                                     |      4|
|1977  |    mac_muladd_8s_8s_14ns_14_1_1_U1868                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_650                                                                                                                              |      4|
|1978  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2864                                                                                                                     |      4|
|1979  |    mac_muladd_8s_8s_14ns_14_1_1_U1869                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_651                                                                                                                              |     33|
|1980  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2863                                                                                                                     |     33|
|1981  |    mac_muladd_8s_8s_14ns_14_1_1_U1870                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_652                                                                                                                              |     32|
|1982  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2862                                                                                                                     |     32|
|1983  |    mac_muladd_8s_8s_14ns_14_1_1_U1871                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_653                                                                                                                              |     31|
|1984  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2861                                                                                                                     |     31|
|1985  |    mac_muladd_8s_8s_14ns_14_1_1_U1872                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_654                                                                                                                              |     31|
|1986  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2860                                                                                                                     |     31|
|1987  |    mac_muladd_8s_8s_14ns_14_1_1_U1873                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_655                                                                                                                              |      2|
|1988  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2859                                                                                                                     |      2|
|1989  |    mac_muladd_8s_8s_14ns_14_1_1_U1874                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_656                                                                                                                              |     33|
|1990  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2858                                                                                                                     |     33|
|1991  |    mac_muladd_8s_8s_14ns_14_1_1_U1875                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_657                                                                                                                              |     33|
|1992  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2857                                                                                                                     |     33|
|1993  |    mac_muladd_8s_8s_14ns_14_1_1_U1876                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_658                                                                                                                              |     34|
|1994  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2856                                                                                                                     |     34|
|1995  |    mac_muladd_8s_8s_14ns_14_1_1_U1877                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_659                                                                                                                              |     33|
|1996  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2855                                                                                                                     |     33|
|1997  |    mac_muladd_8s_8s_14ns_14_1_1_U1878                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_660                                                                                                                              |     34|
|1998  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2854                                                                                                                     |     34|
|1999  |    mac_muladd_8s_8s_14ns_14_1_1_U1879                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_661                                                                                                                              |     30|
|2000  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2853                                                                                                                     |     30|
|2001  |    mac_muladd_8s_8s_14ns_14_1_1_U1880                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_662                                                                                                                              |     30|
|2002  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2852                                                                                                                     |     30|
|2003  |    mac_muladd_8s_8s_14ns_14_1_1_U1881                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_663                                                                                                                              |     32|
|2004  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2851                                                                                                                     |     32|
|2005  |    mac_muladd_8s_8s_14ns_14_1_1_U1882                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_664                                                                                                                              |     32|
|2006  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2850                                                                                                                     |     32|
|2007  |    mac_muladd_8s_8s_14ns_14_1_1_U1883                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_665                                                                                                                              |     32|
|2008  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2849                                                                                                                     |     32|
|2009  |    mac_muladd_8s_8s_14ns_14_1_1_U1884                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_666                                                                                                                              |     31|
|2010  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2848                                                                                                                     |     31|
|2011  |    mac_muladd_8s_8s_14ns_14_1_1_U1885                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_667                                                                                                                              |     29|
|2012  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2847                                                                                                                     |     29|
|2013  |    mac_muladd_8s_8s_14ns_14_1_1_U1886                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_668                                                                                                                              |      2|
|2014  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2846                                                                                                                     |      2|
|2015  |    mac_muladd_8s_8s_14ns_14_1_1_U1887                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_669                                                                                                                              |      2|
|2016  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2845                                                                                                                     |      2|
|2017  |    mac_muladd_8s_8s_14ns_14_1_1_U1888                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_670                                                                                                                              |     33|
|2018  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2844                                                                                                                     |     33|
|2019  |    mac_muladd_8s_8s_14ns_14_1_1_U1889                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_671                                                                                                                              |      2|
|2020  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2843                                                                                                                     |      2|
|2021  |    mac_muladd_8s_8s_14ns_14_1_1_U1890                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_672                                                                                                                              |      2|
|2022  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2842                                                                                                                     |      2|
|2023  |    mac_muladd_8s_8s_14ns_14_1_1_U1891                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_673                                                                                                                              |     33|
|2024  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2841                                                                                                                     |     33|
|2025  |    mac_muladd_8s_8s_14ns_14_1_1_U1892                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_674                                                                                                                              |     33|
|2026  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2840                                                                                                                     |     33|
|2027  |    mac_muladd_8s_8s_14ns_14_1_1_U1893                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_675                                                                                                                              |      2|
|2028  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2839                                                                                                                     |      2|
|2029  |    mac_muladd_8s_8s_14ns_14_1_1_U1894                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_676                                                                                                                              |      2|
|2030  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2838                                                                                                                     |      2|
|2031  |    mac_muladd_8s_8s_14ns_14_1_1_U1895                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_677                                                                                                                              |      4|
|2032  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2837                                                                                                                     |      4|
|2033  |    mac_muladd_8s_8s_14ns_14_1_1_U1896                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_678                                                                                                                              |      4|
|2034  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2836                                                                                                                     |      4|
|2035  |    mac_muladd_8s_8s_14ns_14_1_1_U1897                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_679                                                                                                                              |     35|
|2036  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2835                                                                                                                     |     35|
|2037  |    mac_muladd_8s_8s_14ns_14_1_1_U1898                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_680                                                                                                                              |     36|
|2038  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2834                                                                                                                     |     36|
|2039  |    mac_muladd_8s_8s_14ns_14_1_1_U1899                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_681                                                                                                                              |      2|
|2040  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2833                                                                                                                     |      2|
|2041  |    mac_muladd_8s_8s_14ns_14_1_1_U1900                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_682                                                                                                                              |      2|
|2042  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2832                                                                                                                     |      2|
|2043  |    mac_muladd_8s_8s_14ns_14_1_1_U1901                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_683                                                                                                                              |     37|
|2044  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2831                                                                                                                     |     37|
|2045  |    mac_muladd_8s_8s_14ns_14_1_1_U1902                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_684                                                                                                                              |     35|
|2046  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2830                                                                                                                     |     35|
|2047  |    mac_muladd_8s_8s_14ns_14_1_1_U1903                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_685                                                                                                                              |     33|
|2048  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2829                                                                                                                     |     33|
|2049  |    mac_muladd_8s_8s_14ns_14_1_1_U1904                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_686                                                                                                                              |     31|
|2050  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2828                                                                                                                     |     31|
|2051  |    mac_muladd_8s_8s_14ns_14_1_1_U1905                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_687                                                                                                                              |      2|
|2052  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2827                                                                                                                     |      2|
|2053  |    mac_muladd_8s_8s_14ns_14_1_1_U1906                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_688                                                                                                                              |      3|
|2054  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2826                                                                                                                     |      3|
|2055  |    mac_muladd_8s_8s_14ns_14_1_1_U1907                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_689                                                                                                                              |     32|
|2056  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2825                                                                                                                     |     32|
|2057  |    mac_muladd_8s_8s_14ns_14_1_1_U1908                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_690                                                                                                                              |      2|
|2058  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2824                                                                                                                     |      2|
|2059  |    mac_muladd_8s_8s_14ns_14_1_1_U1909                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_691                                                                                                                              |     31|
|2060  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2823                                                                                                                     |     31|
|2061  |    mac_muladd_8s_8s_14ns_14_1_1_U1910                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_692                                                                                                                              |      4|
|2062  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2822                                                                                                                     |      4|
|2063  |    mac_muladd_8s_8s_14ns_14_1_1_U1911                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_693                                                                                                                              |     33|
|2064  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2821                                                                                                                     |     33|
|2065  |    mac_muladd_8s_8s_14ns_14_1_1_U1912                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_694                                                                                                                              |     29|
|2066  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2820                                                                                                                     |     29|
|2067  |    mac_muladd_8s_8s_14ns_14_1_1_U1913                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_695                                                                                                                              |     29|
|2068  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2819                                                                                                                     |     29|
|2069  |    mac_muladd_8s_8s_14ns_14_1_1_U1914                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_696                                                                                                                              |     29|
|2070  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2818                                                                                                                     |     29|
|2071  |    mac_muladd_8s_8s_14ns_14_1_1_U1915                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_697                                                                                                                              |     29|
|2072  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2817                                                                                                                     |     29|
|2073  |    mac_muladd_8s_8s_14ns_14_1_1_U1916                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_698                                                                                                                              |     30|
|2074  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2816                                                                                                                     |     30|
|2075  |    mac_muladd_8s_8s_14ns_14_1_1_U1917                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_699                                                                                                                              |     30|
|2076  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2815                                                                                                                     |     30|
|2077  |    mac_muladd_8s_8s_14ns_14_1_1_U1918                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_700                                                                                                                              |     30|
|2078  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2814                                                                                                                     |     30|
|2079  |    mac_muladd_8s_8s_14ns_14_1_1_U1919                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_701                                                                                                                              |     29|
|2080  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2813                                                                                                                     |     29|
|2081  |    mac_muladd_8s_8s_14ns_14_1_1_U1920                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_702                                                                                                                              |     30|
|2082  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2812                                                                                                                     |     30|
|2083  |    mac_muladd_8s_8s_14ns_14_1_1_U1921                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_703                                                                                                                              |     31|
|2084  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2811                                                                                                                     |     31|
|2085  |    mac_muladd_8s_8s_14ns_14_1_1_U1922                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_704                                                                                                                              |     30|
|2086  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2810                                                                                                                     |     30|
|2087  |    mac_muladd_8s_8s_14ns_14_1_1_U1923                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_705                                                                                                                              |     27|
|2088  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2809                                                                                                                     |     27|
|2089  |    mac_muladd_8s_8s_14ns_14_1_1_U1924                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_706                                                                                                                              |     32|
|2090  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2808                                                                                                                     |     32|
|2091  |    mac_muladd_8s_8s_14ns_14_1_1_U1925                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_707                                                                                                                              |     32|
|2092  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2807                                                                                                                     |     32|
|2093  |    mac_muladd_8s_8s_14ns_14_1_1_U1926                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_708                                                                                                                              |     35|
|2094  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2806                                                                                                                     |     35|
|2095  |    mac_muladd_8s_8s_14ns_14_1_1_U1927                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_709                                                                                                                              |     36|
|2096  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2805                                                                                                                     |     36|
|2097  |    mac_muladd_8s_8s_14ns_14_1_1_U1928                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_710                                                                                                                              |     35|
|2098  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2804                                                                                                                     |     35|
|2099  |    mac_muladd_8s_8s_14ns_14_1_1_U1929                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_711                                                                                                                              |     35|
|2100  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2803                                                                                                                     |     35|
|2101  |    mac_muladd_8s_8s_14ns_14_1_1_U1930                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_712                                                                                                                              |     33|
|2102  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2802                                                                                                                     |     33|
|2103  |    mac_muladd_8s_8s_14ns_14_1_1_U1931                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_713                                                                                                                              |     35|
|2104  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2801                                                                                                                     |     35|
|2105  |    mac_muladd_8s_8s_14ns_14_1_1_U1932                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_714                                                                                                                              |     35|
|2106  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2800                                                                                                                     |     35|
|2107  |    mac_muladd_8s_8s_14ns_14_1_1_U1933                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_715                                                                                                                              |     33|
|2108  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2799                                                                                                                     |     33|
|2109  |    mac_muladd_8s_8s_14ns_14_1_1_U1934                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_716                                                                                                                              |     34|
|2110  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2798                                                                                                                     |     34|
|2111  |    mac_muladd_8s_8s_14ns_14_1_1_U1935                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_717                                                                                                                              |     31|
|2112  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2797                                                                                                                     |     31|
|2113  |    mac_muladd_8s_8s_14ns_14_1_1_U1936                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_718                                                                                                                              |     31|
|2114  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2796                                                                                                                     |     31|
|2115  |    mac_muladd_8s_8s_14ns_14_1_1_U1937                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_719                                                                                                                              |     28|
|2116  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2795                                                                                                                     |     28|
|2117  |    mac_muladd_8s_8s_14ns_14_1_1_U1938                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_720                                                                                                                              |     33|
|2118  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2794                                                                                                                     |     33|
|2119  |    mac_muladd_8s_8s_14ns_14_1_1_U1939                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_721                                                                                                                              |     34|
|2120  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2793                                                                                                                     |     34|
|2121  |    mac_muladd_8s_8s_14ns_14_1_1_U1940                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_722                                                                                                                              |     32|
|2122  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2792                                                                                                                     |     32|
|2123  |    mac_muladd_8s_8s_14ns_14_1_1_U1941                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_723                                                                                                                              |     32|
|2124  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2791                                                                                                                     |     32|
|2125  |    mac_muladd_8s_8s_14ns_14_1_1_U1942                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_724                                                                                                                              |     31|
|2126  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2790                                                                                                                     |     31|
|2127  |    mac_muladd_8s_8s_14ns_14_1_1_U1943                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_725                                                                                                                              |     32|
|2128  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2789                                                                                                                     |     32|
|2129  |    mac_muladd_8s_8s_14ns_14_1_1_U1944                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_726                                                                                                                              |      2|
|2130  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2788                                                                                                                     |      2|
|2131  |    mac_muladd_8s_8s_14ns_14_1_1_U1945                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_727                                                                                                                              |     34|
|2132  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2787                                                                                                                     |     34|
|2133  |    mac_muladd_8s_8s_14ns_14_1_1_U1946                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_728                                                                                                                              |      3|
|2134  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2786                                                                                                                     |      3|
|2135  |    mac_muladd_8s_8s_14ns_14_1_1_U1947                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_729                                                                                                                              |      2|
|2136  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2785                                                                                                                     |      2|
|2137  |    mac_muladd_8s_8s_14ns_14_1_1_U1948                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_730                                                                                                                              |      3|
|2138  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2784                                                                                                                     |      3|
|2139  |    mac_muladd_8s_8s_14ns_14_1_1_U1949                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_731                                                                                                                              |     32|
|2140  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2783                                                                                                                     |     32|
|2141  |    mac_muladd_8s_8s_14ns_14_1_1_U1950                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_732                                                                                                                              |     32|
|2142  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2782                                                                                                                     |     32|
|2143  |    mac_muladd_8s_8s_14ns_14_1_1_U1951                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_733                                                                                                                              |     32|
|2144  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2781                                                                                                                     |     32|
|2145  |    mac_muladd_8s_8s_14ns_14_1_1_U1952                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_734                                                                                                                              |     32|
|2146  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2780                                                                                                                     |     32|
|2147  |    mac_muladd_8s_8s_14ns_14_1_1_U1953                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_735                                                                                                                              |      4|
|2148  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2779                                                                                                                     |      4|
|2149  |    mac_muladd_8s_8s_14ns_14_1_1_U1954                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_736                                                                                                                              |      2|
|2150  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2778                                                                                                                     |      2|
|2151  |    mac_muladd_8s_8s_14ns_14_1_1_U1955                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_737                                                                                                                              |      2|
|2152  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2777                                                                                                                     |      2|
|2153  |    mac_muladd_8s_8s_14ns_14_1_1_U1956                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_738                                                                                                                              |      2|
|2154  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2776                                                                                                                     |      2|
|2155  |    mac_muladd_8s_8s_14ns_14_1_1_U1957                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_739                                                                                                                              |      2|
|2156  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2775                                                                                                                     |      2|
|2157  |    mac_muladd_8s_8s_14ns_14_1_1_U1958                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_740                                                                                                                              |      2|
|2158  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2774                                                                                                                     |      2|
|2159  |    mac_muladd_8s_8s_14ns_14_1_1_U1959                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_741                                                                                                                              |      2|
|2160  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2773                                                                                                                     |      2|
|2161  |    mac_muladd_8s_8s_14ns_14_1_1_U1960                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_742                                                                                                                              |      2|
|2162  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2772                                                                                                                     |      2|
|2163  |    mac_muladd_8s_8s_14ns_14_1_1_U1961                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_743                                                                                                                              |      2|
|2164  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2771                                                                                                                     |      2|
|2165  |    mac_muladd_8s_8s_14ns_14_1_1_U1962                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_744                                                                                                                              |      2|
|2166  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2770                                                                                                                     |      2|
|2167  |    mac_muladd_8s_8s_14ns_14_1_1_U1963                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_745                                                                                                                              |      2|
|2168  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2769                                                                                                                     |      2|
|2169  |    mac_muladd_8s_8s_14ns_14_1_1_U1964                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_746                                                                                                                              |      2|
|2170  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2768                                                                                                                     |      2|
|2171  |    mac_muladd_8s_8s_14ns_14_1_1_U1965                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_747                                                                                                                              |     37|
|2172  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2767                                                                                                                     |     37|
|2173  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__1    |      8|
|2174  |    mac_muladd_8s_8s_14ns_14_1_1_U1966                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_748                                                                                                                              |      2|
|2175  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2766                                                                                                                     |      2|
|2176  |    mac_muladd_8s_8s_14ns_14_1_1_U1967                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_749                                                                                                                              |      5|
|2177  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2765                                                                                                                     |      5|
|2178  |    mac_muladd_8s_8s_14ns_14_1_1_U1968                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_750                                                                                                                              |     32|
|2179  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2764                                                                                                                     |     32|
|2180  |    mac_muladd_8s_8s_14ns_14_1_1_U1969                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_751                                                                                                                              |     33|
|2181  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2763                                                                                                                     |     33|
|2182  |    mac_muladd_8s_8s_14ns_14_1_1_U1970                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_752                                                                                                                              |     32|
|2183  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2762                                                                                                                     |     32|
|2184  |    mac_muladd_8s_8s_14ns_14_1_1_U1971                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_753                                                                                                                              |     32|
|2185  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2761                                                                                                                     |     32|
|2186  |    mac_muladd_8s_8s_14ns_14_1_1_U1972                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_754                                                                                                                              |      2|
|2187  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2760                                                                                                                     |      2|
|2188  |    mac_muladd_8s_8s_14ns_14_1_1_U1973                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_755                                                                                                                              |     34|
|2189  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2759                                                                                                                     |     34|
|2190  |    mac_muladd_8s_8s_14ns_14_1_1_U1974                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_756                                                                                                                              |     33|
|2191  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2758                                                                                                                     |     33|
|2192  |    mac_muladd_8s_8s_14ns_14_1_1_U1975                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_757                                                                                                                              |     34|
|2193  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2757                                                                                                                     |     34|
|2194  |    mac_muladd_8s_8s_14ns_14_1_1_U1976                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_758                                                                                                                              |     33|
|2195  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2756                                                                                                                     |     33|
|2196  |    mac_muladd_8s_8s_14ns_14_1_1_U1977                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_759                                                                                                                              |     33|
|2197  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2755                                                                                                                     |     33|
|2198  |    mac_muladd_8s_8s_14ns_14_1_1_U1978                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_760                                                                                                                              |     33|
|2199  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2754                                                                                                                     |     33|
|2200  |    mac_muladd_8s_8s_14ns_14_1_1_U1979                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_761                                                                                                                              |     34|
|2201  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2753                                                                                                                     |     34|
|2202  |    mac_muladd_8s_8s_14ns_14_1_1_U1980                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_762                                                                                                                              |     34|
|2203  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2752                                                                                                                     |     34|
|2204  |    mac_muladd_8s_8s_14ns_14_1_1_U1981                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_763                                                                                                                              |     35|
|2205  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2751                                                                                                                     |     35|
|2206  |    mac_muladd_8s_8s_14ns_14_1_1_U1982                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_764                                                                                                                              |     35|
|2207  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2750                                                                                                                     |     35|
|2208  |    mac_muladd_8s_8s_14ns_14_1_1_U1983                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_765                                                                                                                              |     35|
|2209  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2749                                                                                                                     |     35|
|2210  |    mac_muladd_8s_8s_14ns_14_1_1_U1984                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_766                                                                                                                              |      2|
|2211  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2748                                                                                                                     |      2|
|2212  |    mac_muladd_8s_8s_14ns_14_1_1_U1985                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_767                                                                                                                              |     35|
|2213  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2747                                                                                                                     |     35|
|2214  |    mac_muladd_8s_8s_14ns_14_1_1_U1986                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_768                                                                                                                              |     32|
|2215  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2746                                                                                                                     |     32|
|2216  |    mac_muladd_8s_8s_14ns_14_1_1_U1987                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_769                                                                                                                              |     33|
|2217  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2745                                                                                                                     |     33|
|2218  |    mac_muladd_8s_8s_14ns_14_1_1_U1988                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_770                                                                                                                              |     33|
|2219  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2744                                                                                                                     |     33|
|2220  |    mac_muladd_8s_8s_14ns_14_1_1_U1989                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_771                                                                                                                              |     33|
|2221  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2743                                                                                                                     |     33|
|2222  |    mac_muladd_8s_8s_14ns_14_1_1_U1990                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_772                                                                                                                              |     33|
|2223  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2742                                                                                                                     |     33|
|2224  |    mac_muladd_8s_8s_14ns_14_1_1_U1991                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_773                                                                                                                              |     31|
|2225  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2741                                                                                                                     |     31|
|2226  |    mac_muladd_8s_8s_14ns_14_1_1_U1992                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_774                                                                                                                              |     31|
|2227  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2740                                                                                                                     |     31|
|2228  |    mac_muladd_8s_8s_14ns_14_1_1_U1993                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_775                                                                                                                              |     30|
|2229  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2739                                                                                                                     |     30|
|2230  |    mac_muladd_8s_8s_14ns_14_1_1_U1994                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_776                                                                                                                              |     38|
|2231  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2738                                                                                                                     |     38|
|2232  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U1994/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel       |      8|
|2233  |    mac_muladd_8s_8s_14ns_14_1_1_U1995                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_777                                                                                                                              |     30|
|2234  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2737                                                                                                                     |     30|
|2235  |    mac_muladd_8s_8s_14ns_14_1_1_U1996                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_778                                                                                                                              |     28|
|2236  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2736                                                                                                                     |     28|
|2237  |    mac_muladd_8s_8s_14ns_14_1_1_U1997                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_779                                                                                                                              |     28|
|2238  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2735                                                                                                                     |     28|
|2239  |    mac_muladd_8s_8s_14ns_14_1_1_U1998                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_780                                                                                                                              |     28|
|2240  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2734                                                                                                                     |     28|
|2241  |    mac_muladd_8s_8s_14ns_14_1_1_U1999                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_781                                                                                                                              |      2|
|2242  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2733                                                                                                                     |      2|
|2243  |    mac_muladd_8s_8s_14ns_14_1_1_U2000                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_782                                                                                                                              |     29|
|2244  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2732                                                                                                                     |     29|
|2245  |    mac_muladd_8s_8s_14ns_14_1_1_U2001                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_783                                                                                                                              |     29|
|2246  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2731                                                                                                                     |     29|
|2247  |    mac_muladd_8s_8s_14ns_14_1_1_U2002                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_784                                                                                                                              |     29|
|2248  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2730                                                                                                                     |     29|
|2249  |    mac_muladd_8s_8s_14ns_14_1_1_U2003                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_785                                                                                                                              |     29|
|2250  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2729                                                                                                                     |     29|
|2251  |    mac_muladd_8s_8s_14ns_14_1_1_U2004                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_786                                                                                                                              |     29|
|2252  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2728                                                                                                                     |     29|
|2253  |    mac_muladd_8s_8s_14ns_14_1_1_U2005                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_787                                                                                                                              |     30|
|2254  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2727                                                                                                                     |     30|
|2255  |    mac_muladd_8s_8s_14ns_14_1_1_U2006                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_788                                                                                                                              |     30|
|2256  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2726                                                                                                                     |     30|
|2257  |    mac_muladd_8s_8s_14ns_14_1_1_U2007                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_789                                                                                                                              |     30|
|2258  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2725                                                                                                                     |     30|
|2259  |    mac_muladd_8s_8s_14ns_14_1_1_U2008                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_790                                                                                                                              |     30|
|2260  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2724                                                                                                                     |     30|
|2261  |    mac_muladd_8s_8s_14ns_14_1_1_U2009                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_791                                                                                                                              |      2|
|2262  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2723                                                                                                                     |      2|
|2263  |    mac_muladd_8s_8s_14ns_14_1_1_U2010                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_792                                                                                                                              |      2|
|2264  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2722                                                                                                                     |      2|
|2265  |    mac_muladd_8s_8s_14ns_14_1_1_U2011                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_793                                                                                                                              |      2|
|2266  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2721                                                                                                                     |      2|
|2267  |    mac_muladd_8s_8s_14ns_14_1_1_U2012                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_794                                                                                                                              |      2|
|2268  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2720                                                                                                                     |      2|
|2269  |    mac_muladd_8s_8s_14ns_14_1_1_U2013                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_795                                                                                                                              |      2|
|2270  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2719                                                                                                                     |      2|
|2271  |    mac_muladd_8s_8s_14ns_14_1_1_U2014                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_796                                                                                                                              |      2|
|2272  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2718                                                                                                                     |      2|
|2273  |    mac_muladd_8s_8s_14ns_14_1_1_U2015                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_797                                                                                                                              |      2|
|2274  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2717                                                                                                                     |      2|
|2275  |    mac_muladd_8s_8s_14ns_14_1_1_U2016                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_798                                                                                                                              |      2|
|2276  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2716                                                                                                                     |      2|
|2277  |    mac_muladd_8s_8s_14ns_14_1_1_U2017                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_799                                                                                                                              |      2|
|2278  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2715                                                                                                                     |      2|
|2279  |    mac_muladd_8s_8s_14ns_14_1_1_U2018                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_800                                                                                                                              |      2|
|2280  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2714                                                                                                                     |      2|
|2281  |    mac_muladd_8s_8s_14ns_14_1_1_U2019                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_801                                                                                                                              |      2|
|2282  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2713                                                                                                                     |      2|
|2283  |    mac_muladd_8s_8s_14ns_14_1_1_U2020                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_802                                                                                                                              |      2|
|2284  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2712                                                                                                                     |      2|
|2285  |    mac_muladd_8s_8s_14ns_14_1_1_U2021                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_803                                                                                                                              |      2|
|2286  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2711                                                                                                                     |      2|
|2287  |    mac_muladd_8s_8s_14ns_14_1_1_U2022                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_804                                                                                                                              |     32|
|2288  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2710                                                                                                                     |     32|
|2289  |    mac_muladd_8s_8s_14ns_14_1_1_U2023                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_805                                                                                                                              |      2|
|2290  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2709                                                                                                                     |      2|
|2291  |    mac_muladd_8s_8s_14ns_14_1_1_U2024                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_806                                                                                                                              |     16|
|2292  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2708                                                                                                                     |     16|
|2293  |    mac_muladd_8s_8s_14ns_14_1_1_U2025                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_807                                                                                                                              |      2|
|2294  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2707                                                                                                                     |      2|
|2295  |    mac_muladd_8s_8s_14ns_14_1_1_U2026                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_808                                                                                                                              |     15|
|2296  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2706                                                                                                                     |     15|
|2297  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__29   |      8|
|2298  |    mac_muladd_8s_8s_14ns_14_1_1_U2027                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_809                                                                                                                              |     10|
|2299  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2705                                                                                                                     |     10|
|2300  |    mac_muladd_8s_8s_14ns_14_1_1_U2028                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_810                                                                                                                              |     16|
|2301  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2704                                                                                                                     |     16|
|2302  |    mac_muladd_8s_8s_14ns_14_1_1_U2029                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_811                                                                                                                              |     52|
|2303  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2703                                                                                                                     |     52|
|2304  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel       |      8|
|2305  |    mac_muladd_8s_8s_14ns_14_1_1_U2030                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_812                                                                                                                              |     26|
|2306  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2702                                                                                                                     |     26|
|2307  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__45   |      8|
|2308  |    mac_muladd_8s_8s_14ns_14_1_1_U2031                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_813                                                                                                                              |      2|
|2309  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2701                                                                                                                     |      2|
|2310  |    mac_muladd_8s_8s_14ns_14_1_1_U2032                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_814                                                                                                                              |     16|
|2311  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2700                                                                                                                     |     16|
|2312  |    mac_muladd_8s_8s_14ns_14_1_1_U2033                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_815                                                                                                                              |     41|
|2313  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2699                                                                                                                     |     41|
|2314  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__11   |      8|
|2315  |    mac_muladd_8s_8s_14ns_14_1_1_U2034                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_816                                                                                                                              |     54|
|2316  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2698                                                                                                                     |     54|
|2317  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__47   |      8|
|2318  |    mac_muladd_8s_8s_14ns_14_1_1_U2035                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_817                                                                                                                              |     18|
|2319  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2697                                                                                                                     |     18|
|2320  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__14   |      8|
|2321  |    mac_muladd_8s_8s_14ns_14_1_1_U2036                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_818                                                                                                                              |     39|
|2322  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2696                                                                                                                     |     39|
|2323  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__17   |      8|
|2324  |    mac_muladd_8s_8s_14ns_14_1_1_U2037                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_819                                                                                                                              |      2|
|2325  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2695                                                                                                                     |      2|
|2326  |    mac_muladd_8s_8s_14ns_14_1_1_U2039                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_820                                                                                                                              |     17|
|2327  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2694                                                                                                                     |     17|
|2328  |    mac_muladd_8s_8s_14ns_14_1_1_U2040                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_821                                                                                                                              |      3|
|2329  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2693                                                                                                                     |      3|
|2330  |    mac_muladd_8s_8s_14ns_14_1_1_U2041                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_822                                                                                                                              |     13|
|2331  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2692                                                                                                                     |     13|
|2332  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__50   |      8|
|2333  |    mac_muladd_8s_8s_14ns_14_1_1_U2042                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_823                                                                                                                              |      2|
|2334  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2691                                                                                                                     |      2|
|2335  |    mac_muladd_8s_8s_14ns_14_1_1_U2043                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_824                                                                                                                              |     17|
|2336  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2690                                                                                                                     |     17|
|2337  |    mac_muladd_8s_8s_14ns_14_1_1_U2044                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_825                                                                                                                              |     52|
|2338  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2689                                                                                                                     |     52|
|2339  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__16   |      8|
|2340  |    mac_muladd_8s_8s_14ns_14_1_1_U2045                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_826                                                                                                                              |     25|
|2341  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2688                                                                                                                     |     25|
|2342  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__36   |      8|
|2343  |    mac_muladd_8s_8s_14ns_14_1_1_U2046                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_827                                                                                                                              |      2|
|2344  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2687                                                                                                                     |      2|
|2345  |    mac_muladd_8s_8s_14ns_14_1_1_U2047                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_828                                                                                                                              |     18|
|2346  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2686                                                                                                                     |     18|
|2347  |    mac_muladd_8s_8s_14ns_14_1_1_U2048                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_829                                                                                                                              |     12|
|2348  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2685                                                                                                                     |     12|
|2349  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__49   |      8|
|2350  |    mac_muladd_8s_8s_14ns_14_1_1_U2049                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_830                                                                                                                              |     52|
|2351  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2684                                                                                                                     |     52|
|2352  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__33   |      8|
|2353  |    mac_muladd_8s_8s_14ns_14_1_1_U2050                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_831                                                                                                                              |     48|
|2354  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2683                                                                                                                     |     48|
|2355  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__10   |      8|
|2356  |    mac_muladd_8s_8s_14ns_14_1_1_U2051                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_832                                                                                                                              |      9|
|2357  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2682                                                                                                                     |      9|
|2358  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__24   |      8|
|2359  |    mac_muladd_8s_8s_14ns_14_1_1_U2052                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_833                                                                                                                              |      3|
|2360  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2681                                                                                                                     |      3|
|2361  |    mac_muladd_8s_8s_14ns_14_1_1_U2053                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_834                                                                                                                              |     18|
|2362  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2680                                                                                                                     |     18|
|2363  |    mac_muladd_8s_8s_14ns_14_1_1_U2054                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_835                                                                                                                              |      4|
|2364  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2679                                                                                                                     |      4|
|2365  |    mac_muladd_8s_8s_14ns_14_1_1_U2055                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_836                                                                                                                              |     39|
|2366  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2678                                                                                                                     |     39|
|2367  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__12   |      8|
|2368  |    mac_muladd_8s_8s_14ns_14_1_1_U2056                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_837                                                                                                                              |     12|
|2369  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2677                                                                                                                     |     12|
|2370  |    mac_muladd_8s_8s_14ns_14_1_1_U2057                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_838                                                                                                                              |     18|
|2371  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2676                                                                                                                     |     18|
|2372  |    mac_muladd_8s_8s_14ns_14_1_1_U2058                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_839                                                                                                                              |     27|
|2373  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2675                                                                                                                     |     27|
|2374  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__38   |      8|
|2375  |    mac_muladd_8s_8s_14ns_14_1_1_U2059                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_840                                                                                                                              |     28|
|2376  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2674                                                                                                                     |     28|
|2377  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__4    |      8|
|2378  |    mac_muladd_8s_8s_14ns_14_1_1_U2060                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_841                                                                                                                              |      3|
|2379  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2673                                                                                                                     |      3|
|2380  |    mac_muladd_8s_8s_14ns_14_1_1_U2061                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_842                                                                                                                              |     19|
|2381  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2672                                                                                                                     |     19|
|2382  |    mac_muladd_8s_8s_14ns_14_1_1_U2062                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_843                                                                                                                              |     18|
|2383  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2671                                                                                                                     |     18|
|2384  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__8    |      8|
|2385  |    mac_muladd_8s_8s_14ns_14_1_1_U2063                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_844                                                                                                                              |     57|
|2386  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2670                                                                                                                     |     57|
|2387  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__18   |      8|
|2388  |    mac_muladd_8s_8s_14ns_14_1_1_U2064                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_845                                                                                                                              |     19|
|2389  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2669                                                                                                                     |     19|
|2390  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__2    |      8|
|2391  |    mac_muladd_8s_8s_14ns_14_1_1_U2065                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_846                                                                                                                              |     39|
|2392  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2668                                                                                                                     |     39|
|2393  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__9    |      8|
|2394  |    mac_muladd_8s_8s_14ns_14_1_1_U2066                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_847                                                                                                                              |      4|
|2395  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2667                                                                                                                     |      4|
|2396  |    mac_muladd_8s_8s_14ns_14_1_1_U2067                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_848                                                                                                                              |     17|
|2397  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2666                                                                                                                     |     17|
|2398  |    mac_muladd_8s_8s_14ns_14_1_1_U2068                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_849                                                                                                                              |      1|
|2399  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2665                                                                                                                     |      1|
|2400  |    mac_muladd_8s_8s_14ns_14_1_1_U2069                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_850                                                                                                                              |      8|
|2401  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2664                                                                                                                     |      8|
|2402  |    mac_muladd_8s_8s_14ns_14_1_1_U2070                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_851                                                                                                                              |     10|
|2403  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2663                                                                                                                     |     10|
|2404  |    mac_muladd_8s_8s_14ns_14_1_1_U2071                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_852                                                                                                                              |     17|
|2405  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2662                                                                                                                     |     17|
|2406  |    mac_muladd_8s_8s_14ns_14_1_1_U2072                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_853                                                                                                                              |     40|
|2407  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2661                                                                                                                     |     40|
|2408  |    mac_muladd_8s_8s_14ns_14_1_1_U2073                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_854                                                                                                                              |     21|
|2409  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2660                                                                                                                     |     21|
|2410  |    mac_muladd_8s_8s_14ns_14_1_1_U2074                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_855                                                                                                                              |      1|
|2411  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2659                                                                                                                     |      1|
|2412  |    mac_muladd_8s_8s_14ns_14_1_1_U2075                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_856                                                                                                                              |     17|
|2413  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2658                                                                                                                     |     17|
|2414  |    mac_muladd_8s_8s_14ns_14_1_1_U2076                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_857                                                                                                                              |     33|
|2415  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2657                                                                                                                     |     33|
|2416  |    mac_muladd_8s_8s_14ns_14_1_1_U2077                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_858                                                                                                                              |     13|
|2417  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2656                                                                                                                     |     13|
|2418  |    mac_muladd_8s_8s_14ns_14_1_1_U2078                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_859                                                                                                                              |     68|
|2419  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2655                                                                                                                     |     68|
|2420  |    mac_muladd_8s_8s_14ns_14_1_1_U2079                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_860                                                                                                                              |     32|
|2421  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2654                                                                                                                     |     32|
|2422  |    mac_muladd_8s_8s_14ns_14_1_1_U2080                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_861                                                                                                                              |      1|
|2423  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2653                                                                                                                     |      1|
|2424  |    mac_muladd_8s_8s_14ns_14_1_1_U2081                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_862                                                                                                                              |     19|
|2425  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2652                                                                                                                     |     19|
|2426  |    mac_muladd_8s_8s_14ns_14_1_1_U2083                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_863                                                                                                                              |      3|
|2427  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2651                                                                                                                     |      3|
|2428  |    mac_muladd_8s_8s_14ns_14_1_1_U2084                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_864                                                                                                                              |     19|
|2429  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2650                                                                                                                     |     19|
|2430  |    mac_muladd_8s_8s_14ns_14_1_1_U2085                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_865                                                                                                                              |      2|
|2431  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2649                                                                                                                     |      2|
|2432  |    mac_muladd_8s_8s_14ns_14_1_1_U2086                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_866                                                                                                                              |     17|
|2433  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2648                                                                                                                     |     17|
|2434  |    mac_muladd_8s_8s_14ns_14_1_1_U2087                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_867                                                                                                                              |     35|
|2435  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2647                                                                                                                     |     35|
|2436  |    mac_muladd_8s_8s_14ns_14_1_1_U2088                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_868                                                                                                                              |     14|
|2437  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2646                                                                                                                     |     14|
|2438  |    mac_muladd_8s_8s_14ns_14_1_1_U2089                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_869                                                                                                                              |      3|
|2439  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2645                                                                                                                     |      3|
|2440  |    mac_muladd_8s_8s_14ns_14_1_1_U2090                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_870                                                                                                                              |     17|
|2441  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2644                                                                                                                     |     17|
|2442  |    mac_muladd_8s_8s_14ns_14_1_1_U2091                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_871                                                                                                                              |      1|
|2443  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2643                                                                                                                     |      1|
|2444  |    mac_muladd_8s_8s_14ns_14_1_1_U2092                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_872                                                                                                                              |     13|
|2445  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2642                                                                                                                     |     13|
|2446  |    mac_muladd_8s_8s_14ns_14_1_1_U2093                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_873                                                                                                                              |     68|
|2447  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2641                                                                                                                     |     68|
|2448  |    mac_muladd_8s_8s_14ns_14_1_1_U2094                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_874                                                                                                                              |      5|
|2449  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2640                                                                                                                     |      5|
|2450  |    mac_muladd_8s_8s_14ns_14_1_1_U2095                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_875                                                                                                                              |      3|
|2451  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2639                                                                                                                     |      3|
|2452  |    mac_muladd_8s_8s_14ns_14_1_1_U2096                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_876                                                                                                                              |     18|
|2453  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2638                                                                                                                     |     18|
|2454  |    mac_muladd_8s_8s_14ns_14_1_1_U2097                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_877                                                                                                                              |      2|
|2455  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2637                                                                                                                     |      2|
|2456  |    mac_muladd_8s_8s_14ns_14_1_1_U2098                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_878                                                                                                                              |     50|
|2457  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2636                                                                                                                     |     50|
|2458  |    mac_muladd_8s_8s_14ns_14_1_1_U2099                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_879                                                                                                                              |     12|
|2459  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2635                                                                                                                     |     12|
|2460  |    mac_muladd_8s_8s_14ns_14_1_1_U2100                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_880                                                                                                                              |     18|
|2461  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2634                                                                                                                     |     18|
|2462  |    mac_muladd_8s_8s_14ns_14_1_1_U2101                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_881                                                                                                                              |      7|
|2463  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2633                                                                                                                     |      7|
|2464  |    mac_muladd_8s_8s_14ns_14_1_1_U2102                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_882                                                                                                                              |     16|
|2465  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2632                                                                                                                     |     16|
|2466  |    mac_muladd_8s_8s_14ns_14_1_1_U2103                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_883                                                                                                                              |      3|
|2467  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2631                                                                                                                     |      3|
|2468  |    mac_muladd_8s_8s_14ns_14_1_1_U2104                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_884                                                                                                                              |     19|
|2469  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2630                                                                                                                     |     19|
|2470  |    mac_muladd_8s_8s_14ns_14_1_1_U2105                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_885                                                                                                                              |      3|
|2471  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2629                                                                                                                     |      3|
|2472  |    mac_muladd_8s_8s_14ns_14_1_1_U2106                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_886                                                                                                                              |     13|
|2473  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2628                                                                                                                     |     13|
|2474  |    mac_muladd_8s_8s_14ns_14_1_1_U2107                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_887                                                                                                                              |     40|
|2475  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2627                                                                                                                     |     40|
|2476  |    mac_muladd_8s_8s_14ns_14_1_1_U2108                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_888                                                                                                                              |     38|
|2477  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2626                                                                                                                     |     38|
|2478  |    mac_muladd_8s_8s_14ns_14_1_1_U2109                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_889                                                                                                                              |      4|
|2479  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2625                                                                                                                     |      4|
|2480  |    mac_muladd_8s_8s_14ns_14_1_1_U2110                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_890                                                                                                                              |     16|
|2481  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2624                                                                                                                     |     16|
|2482  |    mac_muladd_8s_8s_14ns_14_1_1_U2111                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_891                                                                                                                              |      2|
|2483  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2623                                                                                                                     |      2|
|2484  |    mac_muladd_8s_8s_14ns_14_1_1_U2112                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_892                                                                                                                              |     20|
|2485  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2622                                                                                                                     |     20|
|2486  |    mac_muladd_8s_8s_14ns_14_1_1_U2113                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_893                                                                                                                              |     10|
|2487  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2621                                                                                                                     |     10|
|2488  |    mac_muladd_8s_8s_14ns_14_1_1_U2114                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_894                                                                                                                              |     16|
|2489  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2620                                                                                                                     |     16|
|2490  |    mac_muladd_8s_8s_14ns_14_1_1_U2115                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_895                                                                                                                              |     30|
|2491  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2619                                                                                                                     |     30|
|2492  |    mac_muladd_8s_8s_14ns_14_1_1_U2116                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_896                                                                                                                              |     14|
|2493  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2618                                                                                                                     |     14|
|2494  |    mac_muladd_8s_8s_14ns_14_1_1_U2117                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_897                                                                                                                              |      2|
|2495  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2617                                                                                                                     |      2|
|2496  |    mac_muladd_8s_8s_14ns_14_1_1_U2118                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_898                                                                                                                              |     16|
|2497  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2616                                                                                                                     |     16|
|2498  |    mac_muladd_8s_8s_14ns_14_1_1_U2119                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_899                                                                                                                              |     27|
|2499  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2615                                                                                                                     |     27|
|2500  |    mac_muladd_8s_8s_14ns_14_1_1_U2120                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_900                                                                                                                              |     13|
|2501  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2614                                                                                                                     |     13|
|2502  |    mac_muladd_8s_8s_14ns_14_1_1_U2121                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_901                                                                                                                              |     72|
|2503  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2613                                                                                                                     |     72|
|2504  |    mac_muladd_8s_8s_14ns_14_1_1_U2122                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_902                                                                                                                              |     32|
|2505  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2612                                                                                                                     |     32|
|2506  |    mac_muladd_8s_8s_14ns_14_1_1_U2123                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_903                                                                                                                              |      2|
|2507  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2611                                                                                                                     |      2|
|2508  |    mac_muladd_8s_8s_14ns_14_1_1_U2124                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_904                                                                                                                              |     17|
|2509  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2610                                                                                                                     |     17|
|2510  |    mac_muladd_8s_8s_14ns_14_1_1_U2125                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_905                                                                                                                              |      3|
|2511  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2609                                                                                                                     |      3|
|2512  |    mac_muladd_8s_8s_14ns_14_1_1_U2127                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_906                                                                                                                              |     51|
|2513  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2608                                                                                                                     |     51|
|2514  |    mac_muladd_8s_8s_14ns_14_1_1_U2128                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_907                                                                                                                              |      2|
|2515  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2607                                                                                                                     |      2|
|2516  |    mac_muladd_8s_8s_14ns_14_1_1_U2129                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_908                                                                                                                              |     18|
|2517  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2606                                                                                                                     |     18|
|2518  |    mac_muladd_8s_8s_14ns_14_1_1_U2130                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_909                                                                                                                              |     31|
|2519  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2605                                                                                                                     |     31|
|2520  |    mac_muladd_8s_8s_14ns_14_1_1_U2131                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_910                                                                                                                              |     14|
|2521  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2604                                                                                                                     |     14|
|2522  |    mac_muladd_8s_8s_14ns_14_1_1_U2132                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_911                                                                                                                              |      3|
|2523  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2603                                                                                                                     |      3|
|2524  |    mac_muladd_8s_8s_14ns_14_1_1_U2133                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_912                                                                                                                              |     17|
|2525  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2602                                                                                                                     |     17|
|2526  |    mac_muladd_8s_8s_14ns_14_1_1_U2134                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_913                                                                                                                              |      1|
|2527  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2601                                                                                                                     |      1|
|2528  |    mac_muladd_8s_8s_14ns_14_1_1_U2135                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_914                                                                                                                              |     13|
|2529  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2600                                                                                                                     |     13|
|2530  |    mac_muladd_8s_8s_14ns_14_1_1_U2136                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_915                                                                                                                              |     66|
|2531  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2599                                                                                                                     |     66|
|2532  |    mac_muladd_8s_8s_14ns_14_1_1_U2137                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_916                                                                                                                              |      5|
|2533  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2598                                                                                                                     |      5|
|2534  |    mac_muladd_8s_8s_14ns_14_1_1_U2138                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_917                                                                                                                              |      2|
|2535  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2597                                                                                                                     |      2|
|2536  |    mac_muladd_8s_8s_14ns_14_1_1_U2139                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_918                                                                                                                              |     18|
|2537  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2596                                                                                                                     |     18|
|2538  |    mac_muladd_8s_8s_14ns_14_1_1_U2140                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_919                                                                                                                              |      4|
|2539  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2595                                                                                                                     |      4|
|2540  |    mac_muladd_8s_8s_14ns_14_1_1_U2141                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_920                                                                                                                              |     46|
|2541  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2594                                                                                                                     |     46|
|2542  |    mac_muladd_8s_8s_14ns_14_1_1_U2142                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_921                                                                                                                              |     12|
|2543  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2593                                                                                                                     |     12|
|2544  |    mac_muladd_8s_8s_14ns_14_1_1_U2143                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_922                                                                                                                              |     18|
|2545  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2592                                                                                                                     |     18|
|2546  |    mac_muladd_8s_8s_14ns_14_1_1_U2144                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_923                                                                                                                              |      7|
|2547  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2591                                                                                                                     |      7|
|2548  |    mac_muladd_8s_8s_14ns_14_1_1_U2145                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_924                                                                                                                              |     16|
|2549  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2590                                                                                                                     |     16|
|2550  |    mac_muladd_8s_8s_14ns_14_1_1_U2146                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_925                                                                                                                              |      4|
|2551  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2589                                                                                                                     |      4|
|2552  |    mac_muladd_8s_8s_14ns_14_1_1_U2147                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_926                                                                                                                              |     18|
|2553  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2588                                                                                                                     |     18|
|2554  |    mac_muladd_8s_8s_14ns_14_1_1_U2148                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_927                                                                                                                              |      3|
|2555  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2587                                                                                                                     |      3|
|2556  |    mac_muladd_8s_8s_14ns_14_1_1_U2149                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_928                                                                                                                              |     13|
|2557  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2586                                                                                                                     |     13|
|2558  |    mac_muladd_8s_8s_14ns_14_1_1_U2150                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_929                                                                                                                              |     70|
|2559  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2585                                                                                                                     |     70|
|2560  |    mac_muladd_8s_8s_14ns_14_1_1_U2151                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_930                                                                                                                              |     34|
|2561  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2584                                                                                                                     |     34|
|2562  |    mac_muladd_8s_8s_14ns_14_1_1_U2152                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_931                                                                                                                              |      4|
|2563  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2583                                                                                                                     |      4|
|2564  |    mac_muladd_8s_8s_14ns_14_1_1_U2153                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_932                                                                                                                              |     16|
|2565  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2582                                                                                                                     |     16|
|2566  |    mac_muladd_8s_8s_14ns_14_1_1_U2154                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_933                                                                                                                              |      3|
|2567  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2581                                                                                                                     |      3|
|2568  |    mac_muladd_8s_8s_14ns_14_1_1_U2155                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_934                                                                                                                              |     19|
|2569  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2580                                                                                                                     |     19|
|2570  |    mac_muladd_8s_8s_14ns_14_1_1_U2156                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_935                                                                                                                              |     11|
|2571  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2579                                                                                                                     |     11|
|2572  |    mac_muladd_8s_8s_14ns_14_1_1_U2157                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_936                                                                                                                              |     18|
|2573  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2578                                                                                                                     |     18|
|2574  |    mac_muladd_8s_8s_14ns_14_1_1_U2158                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_937                                                                                                                              |     32|
|2575  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2577                                                                                                                     |     32|
|2576  |    mac_muladd_8s_8s_14ns_14_1_1_U2159                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_938                                                                                                                              |     14|
|2577  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2576                                                                                                                     |     14|
|2578  |    mac_muladd_8s_8s_14ns_14_1_1_U2160                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_939                                                                                                                              |      2|
|2579  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2575                                                                                                                     |      2|
|2580  |    mac_muladd_8s_8s_14ns_14_1_1_U2161                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_940                                                                                                                              |     16|
|2581  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2574                                                                                                                     |     16|
|2582  |    mac_muladd_8s_8s_14ns_14_1_1_U2162                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_941                                                                                                                              |     28|
|2583  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2573                                                                                                                     |     28|
|2584  |    mac_muladd_8s_8s_14ns_14_1_1_U2163                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_942                                                                                                                              |     42|
|2585  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2572                                                                                                                     |     42|
|2586  |    mac_muladd_8s_8s_14ns_14_1_1_U2164                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_943                                                                                                                              |     68|
|2587  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2571                                                                                                                     |     68|
|2588  |    mac_muladd_8s_8s_14ns_14_1_1_U2165                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_944                                                                                                                              |     32|
|2589  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2570                                                                                                                     |     32|
|2590  |    mac_muladd_8s_8s_14ns_14_1_1_U2166                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_945                                                                                                                              |      4|
|2591  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2569                                                                                                                     |      4|
|2592  |    mac_muladd_8s_8s_14ns_14_1_1_U2167                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_946                                                                                                                              |     17|
|2593  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2568                                                                                                                     |     17|
|2594  |    mac_muladd_8s_8s_14ns_14_1_1_U2168                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_947                                                                                                                              |      4|
|2595  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2567                                                                                                                     |      4|
|2596  |    mac_muladd_8s_8s_14ns_14_1_1_U2169                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_948                                                                                                                              |     19|
|2597  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2566                                                                                                                     |     19|
|2598  |    mac_muladd_8s_8s_14ns_14_1_1_U2171                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_949                                                                                                                              |      3|
|2599  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2565                                                                                                                     |      3|
|2600  |    mac_muladd_8s_8s_14ns_14_1_1_U2172                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_950                                                                                                                              |     18|
|2601  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2564                                                                                                                     |     18|
|2602  |    mac_muladd_8s_8s_14ns_14_1_1_U2173                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_951                                                                                                                              |     33|
|2603  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2563                                                                                                                     |     33|
|2604  |    mac_muladd_8s_8s_14ns_14_1_1_U2174                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_952                                                                                                                              |     46|
|2605  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2562                                                                                                                     |     46|
|2606  |    mac_muladd_8s_8s_14ns_14_1_1_U2175                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_953                                                                                                                              |      3|
|2607  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2561                                                                                                                     |      3|
|2608  |    mac_muladd_8s_8s_14ns_14_1_1_U2176                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_954                                                                                                                              |     17|
|2609  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2560                                                                                                                     |     17|
|2610  |    mac_muladd_8s_8s_14ns_14_1_1_U2177                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_955                                                                                                                              |     32|
|2611  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2559                                                                                                                     |     32|
|2612  |    mac_muladd_8s_8s_14ns_14_1_1_U2178                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_956                                                                                                                              |     13|
|2613  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2558                                                                                                                     |     13|
|2614  |    mac_muladd_8s_8s_14ns_14_1_1_U2179                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_957                                                                                                                              |     65|
|2615  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2557                                                                                                                     |     65|
|2616  |    mac_muladd_8s_8s_14ns_14_1_1_U2180                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_958                                                                                                                              |      5|
|2617  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2556                                                                                                                     |      5|
|2618  |    mac_muladd_8s_8s_14ns_14_1_1_U2181                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_959                                                                                                                              |      2|
|2619  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2555                                                                                                                     |      2|
|2620  |    mac_muladd_8s_8s_14ns_14_1_1_U2182                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_960                                                                                                                              |     19|
|2621  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2554                                                                                                                     |     19|
|2622  |    mac_muladd_8s_8s_14ns_14_1_1_U2183                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_961                                                                                                                              |      1|
|2623  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2553                                                                                                                     |      1|
|2624  |    mac_muladd_8s_8s_14ns_14_1_1_U2184                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_962                                                                                                                              |     51|
|2625  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2552                                                                                                                     |     51|
|2626  |    mac_muladd_8s_8s_14ns_14_1_1_U2185                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_963                                                                                                                              |     10|
|2627  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2551                                                                                                                     |     10|
|2628  |    mac_muladd_8s_8s_14ns_14_1_1_U2186                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_964                                                                                                                              |     17|
|2629  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2550                                                                                                                     |     17|
|2630  |    mac_muladd_8s_8s_14ns_14_1_1_U2187                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_965                                                                                                                              |     37|
|2631  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2549                                                                                                                     |     37|
|2632  |    mac_muladd_8s_8s_14ns_14_1_1_U2188                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_966                                                                                                                              |     47|
|2633  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2548                                                                                                                     |     47|
|2634  |    mac_muladd_8s_8s_14ns_14_1_1_U2189                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_967                                                                                                                              |      4|
|2635  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2547                                                                                                                     |      4|
|2636  |    mac_muladd_8s_8s_14ns_14_1_1_U2190                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_968                                                                                                                              |     18|
|2637  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2546                                                                                                                     |     18|
|2638  |    mac_muladd_8s_8s_14ns_14_1_1_U2191                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_969                                                                                                                              |     34|
|2639  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2545                                                                                                                     |     34|
|2640  |    mac_muladd_8s_8s_14ns_14_1_1_U2192                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_970                                                                                                                              |     44|
|2641  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2544                                                                                                                     |     44|
|2642  |    mac_muladd_8s_8s_14ns_14_1_1_U2193                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_971                                                                                                                              |     40|
|2643  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2543                                                                                                                     |     40|
|2644  |    mac_muladd_8s_8s_14ns_14_1_1_U2194                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_972                                                                                                                              |     36|
|2645  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2542                                                                                                                     |     36|
|2646  |    mac_muladd_8s_8s_14ns_14_1_1_U2195                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_973                                                                                                                              |      1|
|2647  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2541                                                                                                                     |      1|
|2648  |    mac_muladd_8s_8s_14ns_14_1_1_U2196                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_974                                                                                                                              |     16|
|2649  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2540                                                                                                                     |     16|
|2650  |    mac_muladd_8s_8s_14ns_14_1_1_U2197                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_975                                                                                                                              |      3|
|2651  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2539                                                                                                                     |      3|
|2652  |    mac_muladd_8s_8s_14ns_14_1_1_U2198                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_976                                                                                                                              |      7|
|2653  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2538                                                                                                                     |      7|
|2654  |    mac_muladd_8s_8s_14ns_14_1_1_U2199                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_977                                                                                                                              |     10|
|2655  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2537                                                                                                                     |     10|
|2656  |    mac_muladd_8s_8s_14ns_14_1_1_U2200                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_978                                                                                                                              |     16|
|2657  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2536                                                                                                                     |     16|
|2658  |    mac_muladd_8s_8s_14ns_14_1_1_U2201                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_979                                                                                                                              |     63|
|2659  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2535                                                                                                                     |     63|
|2660  |    mac_muladd_8s_8s_14ns_14_1_1_U2202                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_980                                                                                                                              |     39|
|2661  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2534                                                                                                                     |     39|
|2662  |    mac_muladd_8s_8s_14ns_14_1_1_U2203                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_981                                                                                                                              |      3|
|2663  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2533                                                                                                                     |      3|
|2664  |    mac_muladd_8s_8s_14ns_14_1_1_U2204                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_982                                                                                                                              |     16|
|2665  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2532                                                                                                                     |     16|
|2666  |    mac_muladd_8s_8s_14ns_14_1_1_U2205                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_983                                                                                                                              |     42|
|2667  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2531                                                                                                                     |     42|
|2668  |    mac_muladd_8s_8s_14ns_14_1_1_U2206                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_984                                                                                                                              |     25|
|2669  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2530                                                                                                                     |     25|
|2670  |    mac_muladd_8s_8s_14ns_14_1_1_U2207                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_985                                                                                                                              |     42|
|2671  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2529                                                                                                                     |     42|
|2672  |    mac_muladd_8s_8s_14ns_14_1_1_U2208                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_986                                                                                                                              |     38|
|2673  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2528                                                                                                                     |     38|
|2674  |    mac_muladd_8s_8s_14ns_14_1_1_U2209                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_987                                                                                                                              |      3|
|2675  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2527                                                                                                                     |      3|
|2676  |    mac_muladd_8s_8s_14ns_14_1_1_U2210                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_988                                                                                                                              |     17|
|2677  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2526                                                                                                                     |     17|
|2678  |    mac_muladd_8s_8s_14ns_14_1_1_U2211                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_989                                                                                                                              |      3|
|2679  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2525                                                                                                                     |      3|
|2680  |    mac_muladd_8s_8s_14ns_14_1_1_U2212                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_990                                                                                                                              |     11|
|2681  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2524                                                                                                                     |     11|
|2682  |    mac_muladd_8s_8s_14ns_14_1_1_U2213                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_991                                                                                                                              |      3|
|2683  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2523                                                                                                                     |      3|
|2684  |    mac_muladd_8s_8s_14ns_14_1_1_U2215                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_992                                                                                                                              |     17|
|2685  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2522                                                                                                                     |     17|
|2686  |    mac_muladd_8s_8s_14ns_14_1_1_U2216                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_993                                                                                                                              |     51|
|2687  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2521                                                                                                                     |     51|
|2688  |    mac_muladd_8s_8s_14ns_14_1_1_U2217                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_994                                                                                                                              |     40|
|2689  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2520                                                                                                                     |     40|
|2690  |    mac_muladd_8s_8s_14ns_14_1_1_U2218                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_995                                                                                                                              |      3|
|2691  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2519                                                                                                                     |      3|
|2692  |    mac_muladd_8s_8s_14ns_14_1_1_U2219                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_996                                                                                                                              |     17|
|2693  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2518                                                                                                                     |     17|
|2694  |    mac_muladd_8s_8s_14ns_14_1_1_U2220                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_997                                                                                                                              |      6|
|2695  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2517                                                                                                                     |      6|
|2696  |    mac_muladd_8s_8s_14ns_14_1_1_U2221                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_998                                                                                                                              |     14|
|2697  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2516                                                                                                                     |     14|
|2698  |    mac_muladd_8s_8s_14ns_14_1_1_U2222                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_999                                                                                                                              |     54|
|2699  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2515                                                                                                                     |     54|
|2700  |    mac_muladd_8s_8s_14ns_14_1_1_U2223                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1000                                                                                                                             |      3|
|2701  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2514                                                                                                                     |      3|
|2702  |    mac_muladd_8s_8s_14ns_14_1_1_U2224                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1001                                                                                                                             |      3|
|2703  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2513                                                                                                                     |      3|
|2704  |    mac_muladd_8s_8s_14ns_14_1_1_U2225                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1002                                                                                                                             |     18|
|2705  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2512                                                                                                                     |     18|
|2706  |    mac_muladd_8s_8s_14ns_14_1_1_U2226                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1003                                                                                                                             |      3|
|2707  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2511                                                                                                                     |      3|
|2708  |    mac_muladd_8s_8s_14ns_14_1_1_U2227                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1004                                                                                                                             |     37|
|2709  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2510                                                                                                                     |     37|
|2710  |    mac_muladd_8s_8s_14ns_14_1_1_U2228                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1005                                                                                                                             |     11|
|2711  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2509                                                                                                                     |     11|
|2712  |    mac_muladd_8s_8s_14ns_14_1_1_U2229                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1006                                                                                                                             |     18|
|2713  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2508                                                                                                                     |     18|
|2714  |    mac_muladd_8s_8s_14ns_14_1_1_U2230                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1007                                                                                                                             |     21|
|2715  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2507                                                                                                                     |     21|
|2716  |    mac_muladd_8s_8s_14ns_14_1_1_U2231                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1008                                                                                                                             |     37|
|2717  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2506                                                                                                                     |     37|
|2718  |    mac_muladd_8s_8s_14ns_14_1_1_U2232                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1009                                                                                                                             |      3|
|2719  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2505                                                                                                                     |      3|
|2720  |    mac_muladd_8s_8s_14ns_14_1_1_U2233                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1010                                                                                                                             |     18|
|2721  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2504                                                                                                                     |     18|
|2722  |    mac_muladd_8s_8s_14ns_14_1_1_U2234                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1011                                                                                                                             |      8|
|2723  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2503                                                                                                                     |      8|
|2724  |    mac_muladd_8s_8s_14ns_14_1_1_U2235                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1012                                                                                                                             |     13|
|2725  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2502                                                                                                                     |     13|
|2726  |    mac_muladd_8s_8s_14ns_14_1_1_U2236                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1013                                                                                                                             |     33|
|2727  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2501                                                                                                                     |     33|
|2728  |    mac_muladd_8s_8s_14ns_14_1_1_U2237                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1014                                                                                                                             |     37|
|2729  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2500                                                                                                                     |     37|
|2730  |    mac_muladd_8s_8s_14ns_14_1_1_U2238                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1015                                                                                                                             |      3|
|2731  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2499                                                                                                                     |      3|
|2732  |    mac_muladd_8s_8s_14ns_14_1_1_U2239                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1016                                                                                                                             |     16|
|2733  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2498                                                                                                                     |     16|
|2734  |    mac_muladd_8s_8s_14ns_14_1_1_U2240                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1017                                                                                                                             |      2|
|2735  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2497                                                                                                                     |      2|
|2736  |    mac_muladd_8s_8s_14ns_14_1_1_U2241                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1018                                                                                                                             |     19|
|2737  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2496                                                                                                                     |     19|
|2738  |    mac_muladd_8s_8s_14ns_14_1_1_U2242                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1019                                                                                                                             |     10|
|2739  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2495                                                                                                                     |     10|
|2740  |    mac_muladd_8s_8s_14ns_14_1_1_U2243                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1020                                                                                                                             |     16|
|2741  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2494                                                                                                                     |     16|
|2742  |    mac_muladd_8s_8s_14ns_14_1_1_U2244                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1021                                                                                                                             |     32|
|2743  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2493                                                                                                                     |     32|
|2744  |    mac_muladd_8s_8s_14ns_14_1_1_U2245                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1022                                                                                                                             |     15|
|2745  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2492                                                                                                                     |     15|
|2746  |    mac_muladd_8s_8s_14ns_14_1_1_U2246                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1023                                                                                                                             |      2|
|2747  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2491                                                                                                                     |      2|
|2748  |    mac_muladd_8s_8s_14ns_14_1_1_U2247                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1024                                                                                                                             |     16|
|2749  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2490                                                                                                                     |     16|
|2750  |    mac_muladd_8s_8s_14ns_14_1_1_U2248                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1025                                                                                                                             |     27|
|2751  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2489                                                                                                                     |     27|
|2752  |    mac_muladd_8s_8s_14ns_14_1_1_U2249                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1026                                                                                                                             |     42|
|2753  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2488                                                                                                                     |     42|
|2754  |    mac_muladd_8s_8s_14ns_14_1_1_U2250                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1027                                                                                                                             |     71|
|2755  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2487                                                                                                                     |     71|
|2756  |    mac_muladd_8s_8s_14ns_14_1_1_U2251                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1028                                                                                                                             |     32|
|2757  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2486                                                                                                                     |     32|
|2758  |    mac_muladd_8s_8s_14ns_14_1_1_U2252                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1029                                                                                                                             |      2|
|2759  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2485                                                                                                                     |      2|
|2760  |    mac_muladd_8s_8s_14ns_14_1_1_U2253                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1030                                                                                                                             |     17|
|2761  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2484                                                                                                                     |     17|
|2762  |    mac_muladd_8s_8s_14ns_14_1_1_U2254                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1031                                                                                                                             |      3|
|2763  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2483                                                                                                                     |      3|
|2764  |    mac_muladd_8s_8s_14ns_14_1_1_U2255                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1032                                                                                                                             |     19|
|2765  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2482                                                                                                                     |     19|
|2766  |    mac_muladd_8s_8s_14ns_14_1_1_U2256                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1033                                                                                                                             |      2|
|2767  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2481                                                                                                                     |      2|
|2768  |    mac_muladd_8s_8s_14ns_14_1_1_U2257                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1034                                                                                                                             |     17|
|2769  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2480                                                                                                                     |     17|
|2770  |    mac_muladd_8s_8s_14ns_14_1_1_U2259                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1035                                                                                                                             |     32|
|2771  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2479                                                                                                                     |     32|
|2772  |    mac_muladd_8s_8s_14ns_14_1_1_U2260                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1036                                                                                                                             |     46|
|2773  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2478                                                                                                                     |     46|
|2774  |    mac_muladd_8s_8s_14ns_14_1_1_U2261                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1037                                                                                                                             |      3|
|2775  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2477                                                                                                                     |      3|
|2776  |    mac_muladd_8s_8s_14ns_14_1_1_U2262                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1038                                                                                                                             |     17|
|2777  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2476                                                                                                                     |     17|
|2778  |    mac_muladd_8s_8s_14ns_14_1_1_U2263                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1039                                                                                                                             |     33|
|2779  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2475                                                                                                                     |     33|
|2780  |    mac_muladd_8s_8s_14ns_14_1_1_U2264                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1040                                                                                                                             |     13|
|2781  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2474                                                                                                                     |     13|
|2782  |    mac_muladd_8s_8s_14ns_14_1_1_U2265                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1041                                                                                                                             |     65|
|2783  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2473                                                                                                                     |     65|
|2784  |    mac_muladd_8s_8s_14ns_14_1_1_U2266                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1042                                                                                                                             |      5|
|2785  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2472                                                                                                                     |      5|
|2786  |    mac_muladd_8s_8s_14ns_14_1_1_U2267                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1043                                                                                                                             |      3|
|2787  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2471                                                                                                                     |      3|
|2788  |    mac_muladd_8s_8s_14ns_14_1_1_U2268                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1044                                                                                                                             |     18|
|2789  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2470                                                                                                                     |     18|
|2790  |    mac_muladd_8s_8s_14ns_14_1_1_U2269                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1045                                                                                                                             |      4|
|2791  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2469                                                                                                                     |      4|
|2792  |    mac_muladd_8s_8s_14ns_14_1_1_U2270                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1046                                                                                                                             |     49|
|2793  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2468                                                                                                                     |     49|
|2794  |    mac_muladd_8s_8s_14ns_14_1_1_U2271                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1047                                                                                                                             |     19|
|2795  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2467                                                                                                                     |     19|
|2796  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2271/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel       |      8|
|2797  |    mac_muladd_8s_8s_14ns_14_1_1_U2272                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1048                                                                                                                             |     19|
|2798  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2466                                                                                                                     |     19|
|2799  |    mac_muladd_8s_8s_14ns_14_1_1_U2273                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1049                                                                                                                             |     38|
|2800  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2465                                                                                                                     |     38|
|2801  |    mac_muladd_8s_8s_14ns_14_1_1_U2274                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1050                                                                                                                             |     45|
|2802  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2464                                                                                                                     |     45|
|2803  |    mac_muladd_8s_8s_14ns_14_1_1_U2275                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1051                                                                                                                             |      4|
|2804  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2463                                                                                                                     |      4|
|2805  |    mac_muladd_8s_8s_14ns_14_1_1_U2276                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1052                                                                                                                             |     18|
|2806  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2462                                                                                                                     |     18|
|2807  |    mac_muladd_8s_8s_14ns_14_1_1_U2277                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1053                                                                                                                             |     32|
|2808  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2461                                                                                                                     |     32|
|2809  |    mac_muladd_8s_8s_14ns_14_1_1_U2278                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1054                                                                                                                             |     44|
|2810  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2460                                                                                                                     |     44|
|2811  |    mac_muladd_8s_8s_14ns_14_1_1_U2279                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1055                                                                                                                             |     41|
|2812  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2459                                                                                                                     |     41|
|2813  |    mac_muladd_8s_8s_14ns_14_1_1_U2280                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1056                                                                                                                             |     34|
|2814  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2458                                                                                                                     |     34|
|2815  |    mac_muladd_8s_8s_14ns_14_1_1_U2281                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1057                                                                                                                             |      3|
|2816  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2457                                                                                                                     |      3|
|2817  |    mac_muladd_8s_8s_14ns_14_1_1_U2282                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1058                                                                                                                             |     16|
|2818  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2456                                                                                                                     |     16|
|2819  |    mac_muladd_8s_8s_14ns_14_1_1_U2283                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1059                                                                                                                             |      2|
|2820  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2455                                                                                                                     |      2|
|2821  |    mac_muladd_8s_8s_14ns_14_1_1_U2284                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1060                                                                                                                             |     20|
|2822  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2454                                                                                                                     |     20|
|2823  |    mac_muladd_8s_8s_14ns_14_1_1_U2285                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1061                                                                                                                             |     10|
|2824  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2453                                                                                                                     |     10|
|2825  |    mac_muladd_8s_8s_14ns_14_1_1_U2286                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1062                                                                                                                             |     16|
|2826  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2452                                                                                                                     |     16|
|2827  |    mac_muladd_8s_8s_14ns_14_1_1_U2287                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1063                                                                                                                             |     37|
|2828  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2451                                                                                                                     |     37|
|2829  |    mac_muladd_8s_8s_14ns_14_1_1_U2288                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1064                                                                                                                             |     44|
|2830  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2450                                                                                                                     |     44|
|2831  |    mac_muladd_8s_8s_14ns_14_1_1_U2289                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1065                                                                                                                             |      4|
|2832  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2449                                                                                                                     |      4|
|2833  |    mac_muladd_8s_8s_14ns_14_1_1_U2290                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1066                                                                                                                             |     18|
|2834  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2448                                                                                                                     |     18|
|2835  |    mac_muladd_8s_8s_14ns_14_1_1_U2291                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1067                                                                                                                             |     33|
|2836  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2447                                                                                                                     |     33|
|2837  |    mac_muladd_8s_8s_14ns_14_1_1_U2292                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1068                                                                                                                             |     47|
|2838  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2446                                                                                                                     |     47|
|2839  |    mac_muladd_8s_8s_14ns_14_1_1_U2293                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1069                                                                                                                             |     38|
|2840  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2445                                                                                                                     |     38|
|2841  |    mac_muladd_8s_8s_14ns_14_1_1_U2294                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1070                                                                                                                             |     36|
|2842  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2444                                                                                                                     |     36|
|2843  |    mac_muladd_8s_8s_14ns_14_1_1_U2295                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1071                                                                                                                             |      2|
|2844  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2443                                                                                                                     |      2|
|2845  |    mac_muladd_8s_8s_14ns_14_1_1_U2296                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1072                                                                                                                             |     17|
|2846  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2442                                                                                                                     |     17|
|2847  |    mac_muladd_8s_8s_14ns_14_1_1_U2297                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1073                                                                                                                             |      3|
|2848  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2441                                                                                                                     |      3|
|2849  |    mac_muladd_8s_8s_14ns_14_1_1_U2298                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1074                                                                                                                             |     10|
|2850  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2440                                                                                                                     |     10|
|2851  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__21   |      8|
|2852  |    mac_muladd_8s_8s_14ns_14_1_1_U2299                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1075                                                                                                                             |      2|
|2853  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2439                                                                                                                     |      2|
|2854  |    mac_muladd_8s_8s_14ns_14_1_1_U2300                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1076                                                                                                                             |      2|
|2855  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2438                                                                                                                     |      2|
|2856  |    mac_muladd_8s_8s_14ns_14_1_1_U2301                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1077                                                                                                                             |     55|
|2857  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2437                                                                                                                     |     55|
|2858  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__40   |      8|
|2859  |    mac_muladd_8s_8s_14ns_14_1_1_U2303                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1078                                                                                                                             |     25|
|2860  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2436                                                                                                                     |     25|
|2861  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__35   |      8|
|2862  |    mac_muladd_8s_8s_14ns_14_1_1_U2304                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1079                                                                                                                             |      3|
|2863  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2435                                                                                                                     |      3|
|2864  |    mac_muladd_8s_8s_14ns_14_1_1_U2305                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1080                                                                                                                             |     17|
|2865  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2434                                                                                                                     |     17|
|2866  |    mac_muladd_8s_8s_14ns_14_1_1_U2306                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1081                                                                                                                             |     13|
|2867  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2433                                                                                                                     |     13|
|2868  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel       |      8|
|2869  |    mac_muladd_8s_8s_14ns_14_1_1_U2307                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1082                                                                                                                             |      9|
|2870  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2432                                                                                                                     |      9|
|2871  |    mac_muladd_8s_8s_14ns_14_1_1_U2308                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1083                                                                                                                             |     48|
|2872  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2431                                                                                                                     |     48|
|2873  |    mac_muladd_8s_8s_14ns_14_1_1_U2309                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1084                                                                                                                             |     43|
|2874  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2430                                                                                                                     |     43|
|2875  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__1    |      8|
|2876  |    mac_muladd_8s_8s_14ns_14_1_1_U2310                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1085                                                                                                                             |     18|
|2877  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2429                                                                                                                     |     18|
|2878  |    mac_muladd_8s_8s_14ns_14_1_1_U2311                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1086                                                                                                                             |     19|
|2879  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2428                                                                                                                     |     19|
|2880  |    mac_muladd_8s_8s_14ns_14_1_1_U2312                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1087                                                                                                                             |      3|
|2881  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2427                                                                                                                     |      3|
|2882  |    mac_muladd_8s_8s_14ns_14_1_1_U2313                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1088                                                                                                                             |     53|
|2883  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2426                                                                                                                     |     53|
|2884  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__18   |      8|
|2885  |    mac_muladd_8s_8s_14ns_14_1_1_U2314                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1089                                                                                                                             |     12|
|2886  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2425                                                                                                                     |     12|
|2887  |    mac_muladd_8s_8s_14ns_14_1_1_U2315                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1090                                                                                                                             |     18|
|2888  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2424                                                                                                                     |     18|
|2889  |    mac_muladd_8s_8s_14ns_14_1_1_U2316                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1091                                                                                                                             |     21|
|2890  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2423                                                                                                                     |     21|
|2891  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__7    |      8|
|2892  |    mac_muladd_8s_8s_14ns_14_1_1_U2317                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1092                                                                                                                             |      7|
|2893  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2422                                                                                                                     |      7|
|2894  |    mac_muladd_8s_8s_14ns_14_1_1_U2318                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1093                                                                                                                             |      2|
|2895  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2421                                                                                                                     |      2|
|2896  |    mac_muladd_8s_8s_14ns_14_1_1_U2319                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1094                                                                                                                             |     16|
|2897  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2420                                                                                                                     |     16|
|2898  |    mac_muladd_8s_8s_14ns_14_1_1_U2320                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1095                                                                                                                             |     19|
|2899  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2419                                                                                                                     |     19|
|2900  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__15   |      8|
|2901  |    mac_muladd_8s_8s_14ns_14_1_1_U2321                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1096                                                                                                                             |      9|
|2902  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2418                                                                                                                     |      9|
|2903  |    mac_muladd_8s_8s_14ns_14_1_1_U2322                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1097                                                                                                                             |     53|
|2904  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2417                                                                                                                     |     53|
|2905  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__5    |      8|
|2906  |    mac_muladd_8s_8s_14ns_14_1_1_U2323                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1098                                                                                                                             |     54|
|2907  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2416                                                                                                                     |     54|
|2908  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__3    |      8|
|2909  |    mac_muladd_8s_8s_14ns_14_1_1_U2324                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1099                                                                                                                             |      4|
|2910  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2415                                                                                                                     |      4|
|2911  |    mac_muladd_8s_8s_14ns_14_1_1_U2325                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1100                                                                                                                             |     16|
|2912  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2414                                                                                                                     |     16|
|2913  |    mac_muladd_8s_8s_14ns_14_1_1_U2326                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1101                                                                                                                             |      3|
|2914  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2413                                                                                                                     |      3|
|2915  |    mac_muladd_8s_8s_14ns_14_1_1_U2327                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1102                                                                                                                             |     16|
|2916  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2412                                                                                                                     |     16|
|2917  |    mac_muladd_8s_8s_14ns_14_1_1_U2328                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1103                                                                                                                             |     11|
|2918  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2411                                                                                                                     |     11|
|2919  |    mac_muladd_8s_8s_14ns_14_1_1_U2329                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1104                                                                                                                             |     17|
|2920  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2410                                                                                                                     |     17|
|2921  |    mac_muladd_8s_8s_14ns_14_1_1_U2330                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1105                                                                                                                             |     47|
|2922  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2409                                                                                                                     |     47|
|2923  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__34   |      8|
|2924  |    mac_muladd_8s_8s_14ns_14_1_1_U2331                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1106                                                                                                                             |     27|
|2925  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2408                                                                                                                     |     27|
|2926  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__41   |      8|
|2927  |    mac_muladd_8s_8s_14ns_14_1_1_U2332                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1107                                                                                                                             |      2|
|2928  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2407                                                                                                                     |      2|
|2929  |    mac_muladd_8s_8s_14ns_14_1_1_U2333                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1108                                                                                                                             |     18|
|2930  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2406                                                                                                                     |     18|
|2931  |    mac_muladd_8s_8s_14ns_14_1_1_U2334                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1109                                                                                                                             |     28|
|2932  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2405                                                                                                                     |     28|
|2933  |    mac_muladd_8s_8s_14ns_14_1_1_U2335                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1110                                                                                                                             |     38|
|2934  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2404                                                                                                                     |     38|
|2935  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__31   |      8|
|2936  |    mac_muladd_8s_8s_14ns_14_1_1_U2336                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1111                                                                                                                             |     32|
|2937  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2403                                                                                                                     |     32|
|2938  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__37   |      8|
|2939  |    mac_muladd_8s_8s_14ns_14_1_1_U2337                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1112                                                                                                                             |     33|
|2940  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2402                                                                                                                     |     33|
|2941  |    mac_muladd_8s_8s_14ns_14_1_1_U2338                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1113                                                                                                                             |      3|
|2942  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2401                                                                                                                     |      3|
|2943  |    mac_muladd_8s_8s_14ns_14_1_1_U2339                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1114                                                                                                                             |     17|
|2944  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2400                                                                                                                     |     17|
|2945  |    mac_muladd_8s_8s_14ns_14_1_1_U2340                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1115                                                                                                                             |      3|
|2946  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2399                                                                                                                     |      3|
|2947  |    mac_muladd_8s_8s_14ns_14_1_1_U2341                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1116                                                                                                                             |     13|
|2948  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2398                                                                                                                     |     13|
|2949  |    mac_muladd_8s_8s_14ns_14_1_1_U2342                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1117                                                                                                                             |      2|
|2950  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2397                                                                                                                     |      2|
|2951  |    mac_muladd_8s_8s_14ns_14_1_1_U2343                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1118                                                                                                                             |     17|
|2952  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2396                                                                                                                     |     17|
|2953  |    mac_muladd_8s_8s_14ns_14_1_1_U2344                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1119                                                                                                                             |     48|
|2954  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2395                                                                                                                     |     48|
|2955  |    mac_muladd_8s_8s_14ns_14_1_1_U2345                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1120                                                                                                                             |     36|
|2956  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2394                                                                                                                     |     36|
|2957  |    mac_muladd_8s_8s_14ns_14_1_1_U2347                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1121                                                                                                                             |      3|
|2958  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2393                                                                                                                     |      3|
|2959  |    mac_muladd_8s_8s_14ns_14_1_1_U2348                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1122                                                                                                                             |     17|
|2960  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2392                                                                                                                     |     17|
|2961  |    mac_muladd_8s_8s_14ns_14_1_1_U2349                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1123                                                                                                                             |      4|
|2962  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2391                                                                                                                     |      4|
|2963  |    mac_muladd_8s_8s_14ns_14_1_1_U2350                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1124                                                                                                                             |     12|
|2964  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2390                                                                                                                     |     12|
|2965  |    mac_muladd_8s_8s_14ns_14_1_1_U2351                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1125                                                                                                                             |     52|
|2966  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2389                                                                                                                     |     52|
|2967  |    mac_muladd_8s_8s_14ns_14_1_1_U2352                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1126                                                                                                                             |      5|
|2968  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2388                                                                                                                     |      5|
|2969  |    mac_muladd_8s_8s_14ns_14_1_1_U2353                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1127                                                                                                                             |      3|
|2970  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2387                                                                                                                     |      3|
|2971  |    mac_muladd_8s_8s_14ns_14_1_1_U2354                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1128                                                                                                                             |     19|
|2972  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2386                                                                                                                     |     19|
|2973  |    mac_muladd_8s_8s_14ns_14_1_1_U2355                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1129                                                                                                                             |      2|
|2974  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2385                                                                                                                     |      2|
|2975  |    mac_muladd_8s_8s_14ns_14_1_1_U2356                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1130                                                                                                                             |     51|
|2976  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2384                                                                                                                     |     51|
|2977  |    mac_muladd_8s_8s_14ns_14_1_1_U2357                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1131                                                                                                                             |     11|
|2978  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2383                                                                                                                     |     11|
|2979  |    mac_muladd_8s_8s_14ns_14_1_1_U2358                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1132                                                                                                                             |     17|
|2980  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2382                                                                                                                     |     17|
|2981  |    mac_muladd_8s_8s_14ns_14_1_1_U2359                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1133                                                                                                                             |      6|
|2982  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2381                                                                                                                     |      6|
|2983  |    mac_muladd_8s_8s_14ns_14_1_1_U2360                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1134                                                                                                                             |     15|
|2984  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2380                                                                                                                     |     15|
|2985  |    mac_muladd_8s_8s_14ns_14_1_1_U2361                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1135                                                                                                                             |      3|
|2986  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2379                                                                                                                     |      3|
|2987  |    mac_muladd_8s_8s_14ns_14_1_1_U2362                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1136                                                                                                                             |     17|
|2988  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2378                                                                                                                     |     17|
|2989  |    mac_muladd_8s_8s_14ns_14_1_1_U2363                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1137                                                                                                                             |      3|
|2990  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2377                                                                                                                     |      3|
|2991  |    mac_muladd_8s_8s_14ns_14_1_1_U2364                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1138                                                                                                                             |     13|
|2992  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2376                                                                                                                     |     13|
|2993  |    mac_muladd_8s_8s_14ns_14_1_1_U2365                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1139                                                                                                                             |     38|
|2994  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2375                                                                                                                     |     38|
|2995  |    mac_muladd_8s_8s_14ns_14_1_1_U2366                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1140                                                                                                                             |     37|
|2996  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2374                                                                                                                     |     37|
|2997  |    mac_muladd_8s_8s_14ns_14_1_1_U2367                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1141                                                                                                                             |      3|
|2998  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2373                                                                                                                     |      3|
|2999  |    mac_muladd_8s_8s_14ns_14_1_1_U2368                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1142                                                                                                                             |     17|
|3000  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2372                                                                                                                     |     17|
|3001  |    mac_muladd_8s_8s_14ns_14_1_1_U2369                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1143                                                                                                                             |      1|
|3002  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2371                                                                                                                     |      1|
|3003  |    mac_muladd_8s_8s_14ns_14_1_1_U2370                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1144                                                                                                                             |     20|
|3004  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2370                                                                                                                     |     20|
|3005  |    mac_muladd_8s_8s_14ns_14_1_1_U2371                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1145                                                                                                                             |     10|
|3006  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2369                                                                                                                     |     10|
|3007  |    mac_muladd_8s_8s_14ns_14_1_1_U2372                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1146                                                                                                                             |     17|
|3008  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2368                                                                                                                     |     17|
|3009  |    mac_muladd_8s_8s_14ns_14_1_1_U2373                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1147                                                                                                                             |     34|
|3010  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2367                                                                                                                     |     34|
|3011  |    mac_muladd_8s_8s_14ns_14_1_1_U2374                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1148                                                                                                                             |     15|
|3012  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2366                                                                                                                     |     15|
|3013  |    mac_muladd_8s_8s_14ns_14_1_1_U2375                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1149                                                                                                                             |      1|
|3014  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2365                                                                                                                     |      1|
|3015  |    mac_muladd_8s_8s_14ns_14_1_1_U2376                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1150                                                                                                                             |     17|
|3016  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2364                                                                                                                     |     17|
|3017  |    mac_muladd_8s_8s_14ns_14_1_1_U2377                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1151                                                                                                                             |     28|
|3018  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2363                                                                                                                     |     28|
|3019  |    mac_muladd_8s_8s_14ns_14_1_1_U2378                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1152                                                                                                                             |     14|
|3020  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2362                                                                                                                     |     14|
|3021  |    mac_muladd_8s_8s_14ns_14_1_1_U2379                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1153                                                                                                                             |     39|
|3022  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2361                                                                                                                     |     39|
|3023  |    mac_muladd_8s_8s_14ns_14_1_1_U2380                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1154                                                                                                                             |     32|
|3024  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2360                                                                                                                     |     32|
|3025  |    mac_muladd_8s_8s_14ns_14_1_1_U2381                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1155                                                                                                                             |      1|
|3026  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2359                                                                                                                     |      1|
|3027  |    mac_muladd_8s_8s_14ns_14_1_1_U2382                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1156                                                                                                                             |     18|
|3028  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2358                                                                                                                     |     18|
|3029  |    mac_muladd_8s_8s_14ns_14_1_1_U2383                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1157                                                                                                                             |      2|
|3030  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2357                                                                                                                     |      2|
|3031  |    mac_muladd_8s_8s_14ns_14_1_1_U2384                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1158                                                                                                                             |     19|
|3032  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2356                                                                                                                     |     19|
|3033  |    mac_muladd_8s_8s_14ns_14_1_1_U2385                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1159                                                                                                                             |      2|
|3034  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2355                                                                                                                     |      2|
|3035  |    mac_muladd_8s_8s_14ns_14_1_1_U2386                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1160                                                                                                                             |     17|
|3036  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2354                                                                                                                     |     17|
|3037  |    mac_muladd_8s_8s_14ns_14_1_1_U2387                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1161                                                                                                                             |     32|
|3038  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2353                                                                                                                     |     32|
|3039  |    mac_muladd_8s_8s_14ns_14_1_1_U2388                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1162                                                                                                                             |     14|
|3040  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2352                                                                                                                     |     14|
|3041  |    mac_muladd_8s_8s_14ns_14_1_1_U2389                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1163                                                                                                                             |      2|
|3042  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2351                                                                                                                     |      2|
|3043  |    mac_muladd_8s_8s_14ns_14_1_1_U2391                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1164                                                                                                                             |     18|
|3044  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2350                                                                                                                     |     18|
|3045  |    mac_muladd_8s_8s_14ns_14_1_1_U2392                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1165                                                                                                                             |      1|
|3046  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2349                                                                                                                     |      1|
|3047  |    mac_muladd_8s_8s_14ns_14_1_1_U2393                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1166                                                                                                                             |     13|
|3048  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2348                                                                                                                     |     13|
|3049  |    mac_muladd_8s_8s_14ns_14_1_1_U2394                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1167                                                                                                                             |     64|
|3050  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2347                                                                                                                     |     64|
|3051  |    mac_muladd_8s_8s_14ns_14_1_1_U2395                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1168                                                                                                                             |      5|
|3052  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2346                                                                                                                     |      5|
|3053  |    mac_muladd_8s_8s_14ns_14_1_1_U2396                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1169                                                                                                                             |      3|
|3054  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2345                                                                                                                     |      3|
|3055  |    mac_muladd_8s_8s_14ns_14_1_1_U2397                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1170                                                                                                                             |     19|
|3056  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2344                                                                                                                     |     19|
|3057  |    mac_muladd_8s_8s_14ns_14_1_1_U2398                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1171                                                                                                                             |      3|
|3058  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2343                                                                                                                     |      3|
|3059  |    mac_muladd_8s_8s_14ns_14_1_1_U2399                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1172                                                                                                                             |     47|
|3060  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2342                                                                                                                     |     47|
|3061  |    mac_muladd_8s_8s_14ns_14_1_1_U2400                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1173                                                                                                                             |     12|
|3062  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2341                                                                                                                     |     12|
|3063  |    mac_muladd_8s_8s_14ns_14_1_1_U2401                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1174                                                                                                                             |     18|
|3064  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2340                                                                                                                     |     18|
|3065  |    mac_muladd_8s_8s_14ns_14_1_1_U2402                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1175                                                                                                                             |      6|
|3066  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2339                                                                                                                     |      6|
|3067  |    mac_muladd_8s_8s_14ns_14_1_1_U2403                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1176                                                                                                                             |     15|
|3068  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2338                                                                                                                     |     15|
|3069  |    mac_muladd_8s_8s_14ns_14_1_1_U2404                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1177                                                                                                                             |      3|
|3070  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2337                                                                                                                     |      3|
|3071  |    mac_muladd_8s_8s_14ns_14_1_1_U2405                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1178                                                                                                                             |     19|
|3072  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2336                                                                                                                     |     19|
|3073  |    mac_muladd_8s_8s_14ns_14_1_1_U2406                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1179                                                                                                                             |      2|
|3074  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2335                                                                                                                     |      2|
|3075  |    mac_muladd_8s_8s_14ns_14_1_1_U2407                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1180                                                                                                                             |     13|
|3076  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2334                                                                                                                     |     13|
|3077  |    mac_muladd_8s_8s_14ns_14_1_1_U2408                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1181                                                                                                                             |     39|
|3078  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2333                                                                                                                     |     39|
|3079  |    mac_muladd_8s_8s_14ns_14_1_1_U2409                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1182                                                                                                                             |     33|
|3080  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2332                                                                                                                     |     33|
|3081  |    mac_muladd_8s_8s_14ns_14_1_1_U2410                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1183                                                                                                                             |      4|
|3082  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2331                                                                                                                     |      4|
|3083  |    mac_muladd_8s_8s_14ns_14_1_1_U2411                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1184                                                                                                                             |     17|
|3084  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2330                                                                                                                     |     17|
|3085  |    mac_muladd_8s_8s_14ns_14_1_1_U2412                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1185                                                                                                                             |      1|
|3086  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2329                                                                                                                     |      1|
|3087  |    mac_muladd_8s_8s_14ns_14_1_1_U2413                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1186                                                                                                                             |     19|
|3088  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2328                                                                                                                     |     19|
|3089  |    mac_muladd_8s_8s_14ns_14_1_1_U2414                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1187                                                                                                                             |     12|
|3090  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2327                                                                                                                     |     12|
|3091  |    mac_muladd_8s_8s_14ns_14_1_1_U2415                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1188                                                                                                                             |     16|
|3092  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2326                                                                                                                     |     16|
|3093  |    mac_muladd_8s_8s_14ns_14_1_1_U2416                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1189                                                                                                                             |     33|
|3094  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2325                                                                                                                     |     33|
|3095  |    mac_muladd_8s_8s_14ns_14_1_1_U2417                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1190                                                                                                                             |     15|
|3096  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2324                                                                                                                     |     15|
|3097  |    mac_muladd_8s_8s_14ns_14_1_1_U2418                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1191                                                                                                                             |     10|
|3098  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2323                                                                                                                     |     10|
|3099  |    mac_muladd_8s_8s_14ns_14_1_1_U2419                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1192                                                                                                                             |      8|
|3100  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2322                                                                                                                     |      8|
|3101  |    mac_muladd_8s_8s_14ns_14_1_1_U2420                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1193                                                                                                                             |     28|
|3102  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2321                                                                                                                     |     28|
|3103  |    mac_muladd_8s_8s_14ns_14_1_1_U2421                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1194                                                                                                                             |     13|
|3104  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2320                                                                                                                     |     13|
|3105  |    mac_muladd_8s_8s_14ns_14_1_1_U2422                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1195                                                                                                                             |     38|
|3106  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2319                                                                                                                     |     38|
|3107  |    mac_muladd_8s_8s_14ns_14_1_1_U2423                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1196                                                                                                                             |     32|
|3108  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2318                                                                                                                     |     32|
|3109  |    mac_muladd_8s_8s_14ns_14_1_1_U2424                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1197                                                                                                                             |      2|
|3110  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2317                                                                                                                     |      2|
|3111  |    mac_muladd_8s_8s_14ns_14_1_1_U2425                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1198                                                                                                                             |     18|
|3112  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2316                                                                                                                     |     18|
|3113  |    mac_muladd_8s_8s_14ns_14_1_1_U2426                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1199                                                                                                                             |      2|
|3114  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2315                                                                                                                     |      2|
|3115  |    mac_muladd_8s_8s_14ns_14_1_1_U2427                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1200                                                                                                                             |     52|
|3116  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2314                                                                                                                     |     52|
|3117  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__25   |      8|
|3118  |    mac_muladd_8s_8s_14ns_14_1_1_U2428                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1201                                                                                                                             |      2|
|3119  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2313                                                                                                                     |      2|
|3120  |    mac_muladd_8s_8s_14ns_14_1_1_U2429                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1202                                                                                                                             |     17|
|3121  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2312                                                                                                                     |     17|
|3122  |    mac_muladd_8s_8s_14ns_14_1_1_U2430                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1203                                                                                                                             |     51|
|3123  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2311                                                                                                                     |     51|
|3124  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__30   |      8|
|3125  |    mac_muladd_8s_8s_14ns_14_1_1_U2431                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1204                                                                                                                             |     43|
|3126  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2310                                                                                                                     |     43|
|3127  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__26   |      8|
|3128  |    mac_muladd_8s_8s_14ns_14_1_1_U2432                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1205                                                                                                                             |      4|
|3129  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2309                                                                                                                     |      4|
|3130  |    mac_muladd_8s_8s_14ns_14_1_1_U2433                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1206                                                                                                                             |     17|
|3131  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2308                                                                                                                     |     17|
|3132  |    mac_muladd_8s_8s_14ns_14_1_1_U2435                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1207                                                                                                                             |     45|
|3133  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2307                                                                                                                     |     45|
|3134  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__19   |      8|
|3135  |    mac_muladd_8s_8s_14ns_14_1_1_U2436                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1208                                                                                                                             |     47|
|3136  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2306                                                                                                                     |     47|
|3137  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__13   |      8|
|3138  |    mac_muladd_8s_8s_14ns_14_1_1_U2437                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1209                                                                                                                             |     30|
|3139  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2305                                                                                                                     |     30|
|3140  |    mac_muladd_8s_8s_14ns_14_1_1_U2438                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1210                                                                                                                             |     40|
|3141  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2304                                                                                                                     |     40|
|3142  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__7    |      8|
|3143  |    mac_muladd_8s_8s_14ns_14_1_1_U2439                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1211                                                                                                                             |      3|
|3144  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2303                                                                                                                     |      3|
|3145  |    mac_muladd_8s_8s_14ns_14_1_1_U2440                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1212                                                                                                                             |     19|
|3146  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2302                                                                                                                     |     19|
|3147  |    mac_muladd_8s_8s_14ns_14_1_1_U2441                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1213                                                                                                                             |      3|
|3148  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2301                                                                                                                     |      3|
|3149  |    mac_muladd_8s_8s_14ns_14_1_1_U2442                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1214                                                                                                                             |     16|
|3150  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2300                                                                                                                     |     16|
|3151  |    mac_muladd_8s_8s_14ns_14_1_1_U2443                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1215                                                                                                                             |     10|
|3152  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2299                                                                                                                     |     10|
|3153  |    mac_muladd_8s_8s_14ns_14_1_1_U2444                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1216                                                                                                                             |     19|
|3154  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2298                                                                                                                     |     19|
|3155  |    mac_muladd_8s_8s_14ns_14_1_1_U2445                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1217                                                                                                                             |     30|
|3156  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2297                                                                                                                     |     30|
|3157  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__8    |      8|
|3158  |    mac_muladd_8s_8s_14ns_14_1_1_U2446                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1218                                                                                                                             |     14|
|3159  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2296                                                                                                                     |     14|
|3160  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__20   |      8|
|3161  |    mac_muladd_8s_8s_14ns_14_1_1_U2447                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1219                                                                                                                             |      2|
|3162  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2295                                                                                                                     |      2|
|3163  |    mac_muladd_8s_8s_14ns_14_1_1_U2448                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1220                                                                                                                             |     19|
|3164  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2294                                                                                                                     |     19|
|3165  |    mac_muladd_8s_8s_14ns_14_1_1_U2449                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1221                                                                                                                             |     24|
|3166  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2293                                                                                                                     |     24|
|3167  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__43   |      8|
|3168  |    mac_muladd_8s_8s_14ns_14_1_1_U2450                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1222                                                                                                                             |     31|
|3169  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2292                                                                                                                     |     31|
|3170  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__11   |      8|
|3171  |    mac_muladd_8s_8s_14ns_14_1_1_U2451                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1223                                                                                                                             |     55|
|3172  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2291                                                                                                                     |     55|
|3173  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__20   |      8|
|3174  |    mac_muladd_8s_8s_14ns_14_1_1_U2452                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1224                                                                                                                             |     16|
|3175  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2290                                                                                                                     |     16|
|3176  |    mac_muladd_8s_8s_14ns_14_1_1_U2453                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1225                                                                                                                             |      3|
|3177  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2289                                                                                                                     |      3|
|3178  |    mac_muladd_8s_8s_14ns_14_1_1_U2454                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1226                                                                                                                             |     16|
|3179  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2288                                                                                                                     |     16|
|3180  |    mac_muladd_8s_8s_14ns_14_1_1_U2455                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1227                                                                                                                             |      2|
|3181  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2287                                                                                                                     |      2|
|3182  |    mac_muladd_8s_8s_14ns_14_1_1_U2456                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1228                                                                                                                             |     49|
|3183  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2286                                                                                                                     |     49|
|3184  |    mac_muladd_8s_8s_14ns_14_1_1_U2457                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1229                                                                                                                             |     10|
|3185  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2285                                                                                                                     |     10|
|3186  |    mac_muladd_8s_8s_14ns_14_1_1_U2458                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1230                                                                                                                             |     18|
|3187  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2284                                                                                                                     |     18|
|3188  |    mac_muladd_8s_8s_14ns_14_1_1_U2459                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1231                                                                                                                             |     39|
|3189  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2283                                                                                                                     |     39|
|3190  |    mac_muladd_8s_8s_14ns_14_1_1_U2460                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1232                                                                                                                             |     43|
|3191  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2282                                                                                                                     |     43|
|3192  |    mac_muladd_8s_8s_14ns_14_1_1_U2461                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1233                                                                                                                             |      2|
|3193  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2281                                                                                                                     |      2|
|3194  |    mac_muladd_8s_8s_14ns_14_1_1_U2462                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1234                                                                                                                             |     16|
|3195  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2280                                                                                                                     |     16|
|3196  |    mac_muladd_8s_8s_14ns_14_1_1_U2463                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1235                                                                                                                             |     35|
|3197  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2279                                                                                                                     |     35|
|3198  |    mac_muladd_8s_8s_14ns_14_1_1_U2464                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1236                                                                                                                             |     41|
|3199  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2278                                                                                                                     |     41|
|3200  |    mac_muladd_8s_8s_14ns_14_1_1_U2465                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1237                                                                                                                             |     69|
|3201  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2277                                                                                                                     |     69|
|3202  |    mac_muladd_8s_8s_14ns_14_1_1_U2466                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1238                                                                                                                             |     39|
|3203  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2276                                                                                                                     |     39|
|3204  |    mac_muladd_8s_8s_14ns_14_1_1_U2467                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1239                                                                                                                             |      2|
|3205  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2275                                                                                                                     |      2|
|3206  |    mac_muladd_8s_8s_14ns_14_1_1_U2468                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1240                                                                                                                             |     17|
|3207  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2274                                                                                                                     |     17|
|3208  |    mac_muladd_8s_8s_14ns_14_1_1_U2469                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1241                                                                                                                             |      3|
|3209  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2273                                                                                                                     |      3|
|3210  |    mac_muladd_8s_8s_14ns_14_1_1_U2470                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1242                                                                                                                             |     49|
|3211  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2272                                                                                                                     |     49|
|3212  |    mac_muladd_8s_8s_14ns_14_1_1_U2471                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1243                                                                                                                             |      2|
|3213  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2271                                                                                                                     |      2|
|3214  |    mac_muladd_8s_8s_14ns_14_1_1_U2472                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1244                                                                                                                             |     19|
|3215  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2270                                                                                                                     |     19|
|3216  |    mac_muladd_8s_8s_14ns_14_1_1_U2473                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1245                                                                                                                             |     38|
|3217  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2269                                                                                                                     |     38|
|3218  |    mac_muladd_8s_8s_14ns_14_1_1_U2474                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1246                                                                                                                             |     45|
|3219  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2268                                                                                                                     |     45|
|3220  |    mac_muladd_8s_8s_14ns_14_1_1_U2475                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1247                                                                                                                             |      3|
|3221  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2267                                                                                                                     |      3|
|3222  |    mac_muladd_8s_8s_14ns_14_1_1_U2476                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1248                                                                                                                             |     17|
|3223  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2266                                                                                                                     |     17|
|3224  |    mac_muladd_8s_8s_14ns_14_1_1_U2477                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1249                                                                                                                             |     32|
|3225  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2265                                                                                                                     |     32|
|3226  |    mac_muladd_8s_8s_14ns_14_1_1_U2479                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1250                                                                                                                             |     44|
|3227  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2264                                                                                                                     |     44|
|3228  |    mac_muladd_8s_8s_14ns_14_1_1_U2480                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1251                                                                                                                             |     69|
|3229  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2263                                                                                                                     |     69|
|3230  |    mac_muladd_8s_8s_14ns_14_1_1_U2481                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1252                                                                                                                             |     37|
|3231  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2262                                                                                                                     |     37|
|3232  |    mac_muladd_8s_8s_14ns_14_1_1_U2482                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1253                                                                                                                             |      3|
|3233  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2261                                                                                                                     |      3|
|3234  |    mac_muladd_8s_8s_14ns_14_1_1_U2483                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1254                                                                                                                             |     18|
|3235  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2260                                                                                                                     |     18|
|3236  |    mac_muladd_8s_8s_14ns_14_1_1_U2484                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1255                                                                                                                             |      4|
|3237  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2259                                                                                                                     |      4|
|3238  |    mac_muladd_8s_8s_14ns_14_1_1_U2485                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1256                                                                                                                             |     51|
|3239  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2258                                                                                                                     |     51|
|3240  |    mac_muladd_8s_8s_14ns_14_1_1_U2486                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1257                                                                                                                             |     12|
|3241  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2257                                                                                                                     |     12|
|3242  |    mac_muladd_8s_8s_14ns_14_1_1_U2487                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1258                                                                                                                             |      1|
|3243  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2256                                                                                                                     |      1|
|3244  |    mac_muladd_8s_8s_14ns_14_1_1_U2488                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1259                                                                                                                             |     35|
|3245  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2255                                                                                                                     |     35|
|3246  |    mac_muladd_8s_8s_14ns_14_1_1_U2489                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1260                                                                                                                             |     44|
|3247  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2254                                                                                                                     |     44|
|3248  |    mac_muladd_8s_8s_14ns_14_1_1_U2490                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1261                                                                                                                             |      4|
|3249  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2253                                                                                                                     |      4|
|3250  |    mac_muladd_8s_8s_14ns_14_1_1_U2491                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1262                                                                                                                             |     18|
|3251  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2252                                                                                                                     |     18|
|3252  |    mac_muladd_8s_8s_14ns_14_1_1_U2492                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1263                                                                                                                             |      3|
|3253  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2251                                                                                                                     |      3|
|3254  |    mac_muladd_8s_8s_14ns_14_1_1_U2493                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1264                                                                                                                             |     42|
|3255  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2250                                                                                                                     |     42|
|3256  |    mac_muladd_8s_8s_14ns_14_1_1_U2494                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1265                                                                                                                             |     43|
|3257  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2249                                                                                                                     |     43|
|3258  |    mac_muladd_8s_8s_14ns_14_1_1_U2495                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1266                                                                                                                             |     37|
|3259  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2248                                                                                                                     |     37|
|3260  |    mac_muladd_8s_8s_14ns_14_1_1_U2496                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1267                                                                                                                             |     17|
|3261  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2247                                                                                                                     |     17|
|3262  |    mac_muladd_8s_8s_14ns_14_1_1_U2497                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1268                                                                                                                             |     16|
|3263  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2246                                                                                                                     |     16|
|3264  |    mac_muladd_8s_8s_14ns_14_1_1_U2498                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1269                                                                                                                             |      2|
|3265  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2245                                                                                                                     |      2|
|3266  |    mac_muladd_8s_8s_14ns_14_1_1_U2499                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1270                                                                                                                             |     15|
|3267  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2244                                                                                                                     |     15|
|3268  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__5    |      8|
|3269  |    mac_muladd_8s_8s_14ns_14_1_1_U2500                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1271                                                                                                                             |     10|
|3270  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2243                                                                                                                     |     10|
|3271  |    mac_muladd_8s_8s_14ns_14_1_1_U2501                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1272                                                                                                                             |     17|
|3272  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2242                                                                                                                     |     17|
|3273  |    mac_muladd_8s_8s_14ns_14_1_1_U2502                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1273                                                                                                                             |     78|
|3274  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2241                                                                                                                     |     78|
|3275  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__3    |      8|
|3276  |    mac_muladd_8s_8s_14ns_14_1_1_U2503                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1274                                                                                                                             |      8|
|3277  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2240                                                                                                                     |      8|
|3278  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__28   |      8|
|3279  |    mac_muladd_8s_8s_14ns_14_1_1_U2504                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1275                                                                                                                             |      1|
|3280  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2239                                                                                                                     |      1|
|3281  |    mac_muladd_8s_8s_14ns_14_1_1_U2505                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1276                                                                                                                             |     17|
|3282  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2238                                                                                                                     |     17|
|3283  |    mac_muladd_8s_8s_14ns_14_1_1_U2506                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1277                                                                                                                             |     43|
|3284  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2237                                                                                                                     |     43|
|3285  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__13   |      8|
|3286  |    mac_muladd_8s_8s_14ns_14_1_1_U2507                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1278                                                                                                                             |     10|
|3287  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2236                                                                                                                     |     10|
|3288  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__44   |      8|
|3289  |    mac_muladd_8s_8s_14ns_14_1_1_U2508                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1279                                                                                                                             |     34|
|3290  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2235                                                                                                                     |     34|
|3291  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__6    |      8|
|3292  |    mac_muladd_8s_8s_14ns_14_1_1_U2509                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1280                                                                                                                             |     46|
|3293  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2234                                                                                                                     |     46|
|3294  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__14   |      8|
|3295  |    mac_muladd_8s_8s_14ns_14_1_1_U2510                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1281                                                                                                                             |      1|
|3296  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2233                                                                                                                     |      1|
|3297  |    mac_muladd_8s_8s_14ns_14_1_1_U2511                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1282                                                                                                                             |     17|
|3298  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2232                                                                                                                     |     17|
|3299  |    mac_muladd_8s_8s_14ns_14_1_1_U2512                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1283                                                                                                                             |      3|
|3300  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2231                                                                                                                     |      3|
|3301  |    mac_muladd_8s_8s_14ns_14_1_1_U2513                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1284                                                                                                                             |     51|
|3302  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2230                                                                                                                     |     51|
|3303  |    mac_muladd_8s_8s_14ns_14_1_1_U2514                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1285                                                                                                                             |     11|
|3304  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2229                                                                                                                     |     11|
|3305  |    mac_muladd_8s_8s_14ns_14_1_1_U2515                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1286                                                                                                                             |     18|
|3306  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2228                                                                                                                     |     18|
|3307  |    mac_muladd_8s_8s_14ns_14_1_1_U2516                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1287                                                                                                                             |     33|
|3308  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2227                                                                                                                     |     33|
|3309  |    mac_muladd_8s_8s_14ns_14_1_1_U2517                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1288                                                                                                                             |     15|
|3310  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2226                                                                                                                     |     15|
|3311  |    mac_muladd_8s_8s_14ns_14_1_1_U2518                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1289                                                                                                                             |      3|
|3312  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2225                                                                                                                     |      3|
|3313  |    mac_muladd_8s_8s_14ns_14_1_1_U2519                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1290                                                                                                                             |     17|
|3314  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2224                                                                                                                     |     17|
|3315  |    mac_muladd_8s_8s_14ns_14_1_1_U2520                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1291                                                                                                                             |      2|
|3316  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2223                                                                                                                     |      2|
|3317  |    mac_muladd_8s_8s_14ns_14_1_1_U2521                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1292                                                                                                                             |     13|
|3318  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2222                                                                                                                     |     13|
|3319  |    mac_muladd_8s_8s_14ns_14_1_1_U2523                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1293                                                                                                                             |     67|
|3320  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2221                                                                                                                     |     67|
|3321  |    mac_muladd_8s_8s_14ns_14_1_1_U2524                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1294                                                                                                                             |      6|
|3322  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2220                                                                                                                     |      6|
|3323  |    mac_muladd_8s_8s_14ns_14_1_1_U2525                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1295                                                                                                                             |      2|
|3324  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2219                                                                                                                     |      2|
|3325  |    mac_muladd_8s_8s_14ns_14_1_1_U2526                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1296                                                                                                                             |     18|
|3326  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2218                                                                                                                     |     18|
|3327  |    mac_muladd_8s_8s_14ns_14_1_1_U2527                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1297                                                                                                                             |      4|
|3328  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2217                                                                                                                     |      4|
|3329  |    mac_muladd_8s_8s_14ns_14_1_1_U2528                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1298                                                                                                                             |     44|
|3330  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2216                                                                                                                     |     44|
|3331  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__12   |      8|
|3332  |    mac_muladd_8s_8s_14ns_14_1_1_U2529                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1299                                                                                                                             |     12|
|3333  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2215                                                                                                                     |     12|
|3334  |    mac_muladd_8s_8s_14ns_14_1_1_U2530                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1300                                                                                                                             |     19|
|3335  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2214                                                                                                                     |     19|
|3336  |    mac_muladd_8s_8s_14ns_14_1_1_U2531                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1301                                                                                                                             |     52|
|3337  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2213                                                                                                                     |     52|
|3338  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__10   |      8|
|3339  |    mac_muladd_8s_8s_14ns_14_1_1_U2532                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1302                                                                                                                             |      9|
|3340  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2212                                                                                                                     |      9|
|3341  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__2    |      8|
|3342  |    mac_muladd_8s_8s_14ns_14_1_1_U2533                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1303                                                                                                                             |      4|
|3343  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2211                                                                                                                     |      4|
|3344  |    mac_muladd_8s_8s_14ns_14_1_1_U2534                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1304                                                                                                                             |     18|
|3345  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2210                                                                                                                     |     18|
|3346  |    mac_muladd_8s_8s_14ns_14_1_1_U2535                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1305                                                                                                                             |     17|
|3347  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2209                                                                                                                     |     17|
|3348  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__39   |      8|
|3349  |    mac_muladd_8s_8s_14ns_14_1_1_U2536                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1306                                                                                                                             |     11|
|3350  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2208                                                                                                                     |     11|
|3351  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__46   |      8|
|3352  |    mac_muladd_8s_8s_14ns_14_1_1_U2537                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1307                                                                                                                             |     35|
|3353  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2207                                                                                                                     |     35|
|3354  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__6    |      8|
|3355  |    mac_muladd_8s_8s_14ns_14_1_1_U2538                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1308                                                                                                                             |     49|
|3356  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2206                                                                                                                     |     49|
|3357  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2029/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__15   |      8|
|3358  |    mac_muladd_8s_8s_14ns_14_1_1_U2539                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1309                                                                                                                             |      3|
|3359  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2205                                                                                                                     |      3|
|3360  |    mac_muladd_8s_8s_14ns_14_1_1_U2540                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1310                                                                                                                             |     17|
|3361  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2204                                                                                                                     |     17|
|3362  |    mac_muladd_8s_8s_14ns_14_1_1_U2541                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1311                                                                                                                             |      1|
|3363  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2203                                                                                                                     |      1|
|3364  |    mac_muladd_8s_8s_14ns_14_1_1_U2542                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1312                                                                                                                             |     14|
|3365  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2202                                                                                                                     |     14|
|3366  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__42   |      8|
|3367  |    mac_muladd_8s_8s_14ns_14_1_1_U2543                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1313                                                                                                                             |     10|
|3368  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2201                                                                                                                     |     10|
|3369  |    mac_muladd_8s_8s_14ns_14_1_1_U2544                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1314                                                                                                                             |     17|
|3370  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2200                                                                                                                     |     17|
|3371  |    mac_muladd_8s_8s_14ns_14_1_1_U2545                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1315                                                                                                                             |     56|
|3372  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2199                                                                                                                     |     56|
|3373  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__4    |      8|
|3374  |    mac_muladd_8s_8s_14ns_14_1_1_U2546                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1316                                                                                                                             |     36|
|3375  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2198                                                                                                                     |     36|
|3376  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__27   |      8|
|3377  |    mac_muladd_8s_8s_14ns_14_1_1_U2547                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1317                                                                                                                             |      4|
|3378  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2197                                                                                                                     |      4|
|3379  |    mac_muladd_8s_8s_14ns_14_1_1_U2548                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1318                                                                                                                             |     16|
|3380  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2196                                                                                                                     |     16|
|3381  |    mac_muladd_8s_8s_14ns_14_1_1_U2549                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1319                                                                                                                             |     46|
|3382  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2195                                                                                                                     |     46|
|3383  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__32   |      8|
|3384  |    mac_muladd_8s_8s_14ns_14_1_1_U2550                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1320                                                                                                                             |     54|
|3385  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2194                                                                                                                     |     54|
|3386  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__22   |      8|
|3387  |    mac_muladd_8s_8s_14ns_14_1_1_U2551                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1321                                                                                                                             |     42|
|3388  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2193                                                                                                                     |     42|
|3389  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__1    |      8|
|3390  |    mac_muladd_8s_8s_14ns_14_1_1_U2552                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1322                                                                                                                             |      6|
|3391  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2192                                                                                                                     |      6|
|3392  |    mac_muladd_8s_8s_14ns_14_1_1_U2553                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1323                                                                                                                             |      1|
|3393  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2191                                                                                                                     |      1|
|3394  |    mac_muladd_8s_8s_14ns_14_1_1_U2554                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1324                                                                                                                             |     17|
|3395  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2190                                                                                                                     |     17|
|3396  |    mac_muladd_8s_8s_14ns_14_1_1_U2555                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1325                                                                                                                             |      3|
|3397  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2189                                                                                                                     |      3|
|3398  |    mac_muladd_8s_8s_14ns_14_1_1_U2556                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1326                                                                                                                             |     19|
|3399  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2188                                                                                                                     |     19|
|3400  |    mac_muladd_8s_8s_14ns_14_1_1_U2557                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1327                                                                                                                             |      2|
|3401  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2187                                                                                                                     |      2|
|3402  |    mac_muladd_8s_8s_14ns_14_1_1_U2558                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1328                                                                                                                             |     17|
|3403  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2186                                                                                                                     |     17|
|3404  |    mac_muladd_8s_8s_14ns_14_1_1_U2559                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1329                                                                                                                             |     37|
|3405  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2185                                                                                                                     |     37|
|3406  |    mac_muladd_8s_8s_14ns_14_1_1_U2560                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1330                                                                                                                             |     14|
|3407  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2184                                                                                                                     |     14|
|3408  |    mac_muladd_8s_8s_14ns_14_1_1_U2561                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1331                                                                                                                             |      2|
|3409  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2183                                                                                                                     |      2|
|3410  |    mac_muladd_8s_8s_14ns_14_1_1_U2562                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1332                                                                                                                             |     18|
|3411  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2182                                                                                                                     |     18|
|3412  |    mac_muladd_8s_8s_14ns_14_1_1_U2563                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1333                                                                                                                             |      1|
|3413  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2181                                                                                                                     |      1|
|3414  |    mac_muladd_8s_8s_14ns_14_1_1_U2564                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1334                                                                                                                             |     13|
|3415  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2180                                                                                                                     |     13|
|3416  |    mac_muladd_8s_8s_14ns_14_1_1_U2565                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1335                                                                                                                             |     69|
|3417  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2179                                                                                                                     |     69|
|3418  |    mac_muladd_8s_8s_14ns_14_1_1_U2567                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1336                                                                                                                             |      5|
|3419  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2178                                                                                                                     |      5|
|3420  |    mac_muladd_8s_8s_14ns_14_1_1_U2568                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1337                                                                                                                             |      3|
|3421  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2177                                                                                                                     |      3|
|3422  |    mac_muladd_8s_8s_14ns_14_1_1_U2569                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1338                                                                                                                             |     18|
|3423  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2176                                                                                                                     |     18|
|3424  |    mac_muladd_8s_8s_14ns_14_1_1_U2570                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1339                                                                                                                             |      4|
|3425  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2175                                                                                                                     |      4|
|3426  |    mac_muladd_8s_8s_14ns_14_1_1_U2571                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1340                                                                                                                             |     50|
|3427  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2174                                                                                                                     |     50|
|3428  |    mac_muladd_8s_8s_14ns_14_1_1_U2572                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1341                                                                                                                             |     12|
|3429  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2173                                                                                                                     |     12|
|3430  |    mac_muladd_8s_8s_14ns_14_1_1_U2573                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1342                                                                                                                             |     18|
|3431  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2172                                                                                                                     |     18|
|3432  |    mac_muladd_8s_8s_14ns_14_1_1_U2574                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1343                                                                                                                             |      6|
|3433  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2171                                                                                                                     |      6|
|3434  |    mac_muladd_8s_8s_14ns_14_1_1_U2575                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1344                                                                                                                             |     15|
|3435  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2170                                                                                                                     |     15|
|3436  |    mac_muladd_8s_8s_14ns_14_1_1_U2576                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1345                                                                                                                             |      1|
|3437  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2169                                                                                                                     |      1|
|3438  |    mac_muladd_8s_8s_14ns_14_1_1_U2577                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1346                                                                                                                             |     19|
|3439  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2168                                                                                                                     |     19|
|3440  |    mac_muladd_8s_8s_14ns_14_1_1_U2578                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1347                                                                                                                             |      2|
|3441  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2167                                                                                                                     |      2|
|3442  |    mac_muladd_8s_8s_14ns_14_1_1_U2579                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1348                                                                                                                             |     12|
|3443  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2166                                                                                                                     |     12|
|3444  |    mac_muladd_8s_8s_14ns_14_1_1_U2580                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1349                                                                                                                             |     39|
|3445  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2165                                                                                                                     |     39|
|3446  |    mac_muladd_8s_8s_14ns_14_1_1_U2581                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1350                                                                                                                             |     35|
|3447  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2164                                                                                                                     |     35|
|3448  |    mac_muladd_8s_8s_14ns_14_1_1_U2582                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1351                                                                                                                             |      4|
|3449  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2163                                                                                                                     |      4|
|3450  |    mac_muladd_8s_8s_14ns_14_1_1_U2583                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1352                                                                                                                             |     17|
|3451  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2162                                                                                                                     |     17|
|3452  |    mac_muladd_8s_8s_14ns_14_1_1_U2584                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1353                                                                                                                             |      1|
|3453  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2161                                                                                                                     |      1|
|3454  |    mac_muladd_8s_8s_14ns_14_1_1_U2585                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1354                                                                                                                             |     19|
|3455  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2160                                                                                                                     |     19|
|3456  |    mac_muladd_8s_8s_14ns_14_1_1_U2586                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1355                                                                                                                             |     12|
|3457  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2159                                                                                                                     |     12|
|3458  |    mac_muladd_8s_8s_14ns_14_1_1_U2587                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1356                                                                                                                             |     17|
|3459  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2158                                                                                                                     |     17|
|3460  |    mac_muladd_8s_8s_14ns_14_1_1_U2588                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1357                                                                                                                             |     35|
|3461  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2157                                                                                                                     |     35|
|3462  |    mac_muladd_8s_8s_14ns_14_1_1_U2589                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1358                                                                                                                             |     14|
|3463  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2156                                                                                                                     |     14|
|3464  |    mac_muladd_8s_8s_14ns_14_1_1_U2590                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1359                                                                                                                             |      4|
|3465  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2155                                                                                                                     |      4|
|3466  |    mac_muladd_8s_8s_14ns_14_1_1_U2591                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1360                                                                                                                             |     18|
|3467  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2154                                                                                                                     |     18|
|3468  |    mac_muladd_8s_8s_14ns_14_1_1_U2592                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1361                                                                                                                             |     31|
|3469  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2153                                                                                                                     |     31|
|3470  |    mac_muladd_8s_8s_14ns_14_1_1_U2593                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1362                                                                                                                             |     12|
|3471  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2152                                                                                                                     |     12|
|3472  |    mac_muladd_8s_8s_14ns_14_1_1_U2594                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1363                                                                                                                             |     64|
|3473  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2151                                                                                                                     |     64|
|3474  |    mac_muladd_8s_8s_14ns_14_1_1_U2595                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1364                                                                                                                             |     35|
|3475  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2150                                                                                                                     |     35|
|3476  |    mac_muladd_8s_8s_14ns_14_1_1_U2596                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1365                                                                                                                             |     10|
|3477  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2149                                                                                                                     |     10|
|3478  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2596/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel       |      8|
|3479  |    mac_muladd_8s_8s_14ns_14_1_1_U2597                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1366                                                                                                                             |     17|
|3480  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2148                                                                                                                     |     17|
|3481  |    mac_muladd_8s_8s_14ns_14_1_1_U2598                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1367                                                                                                                             |      3|
|3482  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2147                                                                                                                     |      3|
|3483  |    mac_muladd_8s_8s_14ns_14_1_1_U2599                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1368                                                                                                                             |     24|
|3484  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2146                                                                                                                     |     24|
|3485  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__16   |      8|
|3486  |    mac_muladd_8s_8s_14ns_14_1_1_U2600                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1369                                                                                                                             |      2|
|3487  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2145                                                                                                                     |      2|
|3488  |    mac_muladd_8s_8s_14ns_14_1_1_U2601                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1370                                                                                                                             |     17|
|3489  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2144                                                                                                                     |     17|
|3490  |    mac_muladd_8s_8s_14ns_14_1_1_U2602                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1371                                                                                                                             |     45|
|3491  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2143                                                                                                                     |     45|
|3492  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__17   |      8|
|3493  |    mac_muladd_8s_8s_14ns_14_1_1_U2603                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1372                                                                                                                             |     27|
|3494  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2142                                                                                                                     |     27|
|3495  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__19   |      8|
|3496  |    mac_muladd_8s_8s_14ns_14_1_1_U2604                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1373                                                                                                                             |      3|
|3497  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2141                                                                                                                     |      3|
|3498  |    mac_muladd_8s_8s_14ns_14_1_1_U2605                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1374                                                                                                                             |     17|
|3499  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2140                                                                                                                     |     17|
|3500  |    mac_muladd_8s_8s_14ns_14_1_1_U2606                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1375                                                                                                                             |      9|
|3501  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2139                                                                                                                     |      9|
|3502  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__9    |      8|
|3503  |    mac_muladd_8s_8s_14ns_14_1_1_U2607                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1376                                                                                                                             |     28|
|3504  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2138                                                                                                                     |     28|
|3505  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__23   |      8|
|3506  |    mac_muladd_8s_8s_14ns_14_1_1_U2608                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1377                                                                                                                             |     35|
|3507  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2137                                                                                                                     |     35|
|3508  |    mac_muladd_8s_8s_14ns_14_1_1_U2609                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1378                                                                                                                             |     13|
|3509  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2136                                                                                                                     |     13|
|3510  |        p                                                             |\sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/mac_muladd_8s_8s_14ns_14_1_1_U2306/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p_funnel__48   |      8|
|3511  |    mac_muladd_8s_8s_14ns_14_1_1_U2611                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1379                                                                                                                             |      4|
|3512  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2135                                                                                                                     |      4|
|3513  |    mac_muladd_8s_8s_14ns_14_1_1_U2612                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1380                                                                                                                             |     19|
|3514  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2134                                                                                                                     |     19|
|3515  |    mac_muladd_8s_8s_14ns_14_1_1_U2613                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1381                                                                                                                             |      3|
|3516  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2133                                                                                                                     |      3|
|3517  |    mac_muladd_8s_8s_14ns_14_1_1_U2614                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1382                                                                                                                             |     51|
|3518  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2132                                                                                                                     |     51|
|3519  |    mac_muladd_8s_8s_14ns_14_1_1_U2615                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1383                                                                                                                             |     10|
|3520  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2131                                                                                                                     |     10|
|3521  |    mac_muladd_8s_8s_14ns_14_1_1_U2616                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1384                                                                                                                             |     17|
|3522  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2130                                                                                                                     |     17|
|3523  |    mac_muladd_8s_8s_14ns_14_1_1_U2617                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1385                                                                                                                             |      6|
|3524  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2129                                                                                                                     |      6|
|3525  |    mac_muladd_8s_8s_14ns_14_1_1_U2618                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1386                                                                                                                             |     15|
|3526  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2128                                                                                                                     |     15|
|3527  |    mac_muladd_8s_8s_14ns_14_1_1_U2619                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1387                                                                                                                             |      2|
|3528  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2127                                                                                                                     |      2|
|3529  |    mac_muladd_8s_8s_14ns_14_1_1_U2620                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1388                                                                                                                             |     16|
|3530  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2126                                                                                                                     |     16|
|3531  |    mac_muladd_8s_8s_14ns_14_1_1_U2621                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1389                                                                                                                             |      2|
|3532  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2125                                                                                                                     |      2|
|3533  |    mac_muladd_8s_8s_14ns_14_1_1_U2622                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1390                                                                                                                             |     13|
|3534  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2124                                                                                                                     |     13|
|3535  |    mac_muladd_8s_8s_14ns_14_1_1_U2623                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1391                                                                                                                             |     65|
|3536  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2123                                                                                                                     |     65|
|3537  |    mac_muladd_8s_8s_14ns_14_1_1_U2624                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1392                                                                                                                             |     37|
|3538  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2122                                                                                                                     |     37|
|3539  |    mac_muladd_8s_8s_14ns_14_1_1_U2625                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1393                                                                                                                             |      2|
|3540  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2121                                                                                                                     |      2|
|3541  |    mac_muladd_8s_8s_14ns_14_1_1_U2626                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1394                                                                                                                             |     17|
|3542  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2120                                                                                                                     |     17|
|3543  |    mac_muladd_8s_8s_14ns_14_1_1_U2627                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1395                                                                                                                             |      3|
|3544  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2119                                                                                                                     |      3|
|3545  |    mac_muladd_8s_8s_14ns_14_1_1_U2628                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1396                                                                                                                             |     53|
|3546  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2118                                                                                                                     |     53|
|3547  |    mac_muladd_8s_8s_14ns_14_1_1_U2629                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1397                                                                                                                             |     10|
|3548  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2117                                                                                                                     |     10|
|3549  |    mac_muladd_8s_8s_14ns_14_1_1_U2630                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1398                                                                                                                             |     18|
|3550  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2116                                                                                                                     |     18|
|3551  |    mac_muladd_8s_8s_14ns_14_1_1_U2631                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1399                                                                                                                             |     32|
|3552  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2115                                                                                                                     |     32|
|3553  |    mac_muladd_8s_8s_14ns_14_1_1_U2632                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1400                                                                                                                             |     48|
|3554  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2114                                                                                                                     |     48|
|3555  |    mac_muladd_8s_8s_14ns_14_1_1_U2633                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1401                                                                                                                             |      3|
|3556  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2113                                                                                                                     |      3|
|3557  |    mac_muladd_8s_8s_14ns_14_1_1_U2634                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1402                                                                                                                             |     17|
|3558  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2112                                                                                                                     |     17|
|3559  |    mac_muladd_8s_8s_14ns_14_1_1_U2635                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1403                                                                                                                             |     28|
|3560  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2111                                                                                                                     |     28|
|3561  |    mac_muladd_8s_8s_14ns_14_1_1_U2636                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1404                                                                                                                             |     46|
|3562  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2110                                                                                                                     |     46|
|3563  |    mac_muladd_8s_8s_14ns_14_1_1_U2637                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1405                                                                                                                             |     72|
|3564  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2109                                                                                                                     |     72|
|3565  |    mac_muladd_8s_8s_14ns_14_1_1_U2638                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1406                                                                                                                             |      8|
|3566  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2108                                                                                                                     |      8|
|3567  |    mac_muladd_8s_8s_14ns_14_1_1_U2639                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1407                                                                                                                             |      4|
|3568  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2107                                                                                                                     |      4|
|3569  |    mac_muladd_8s_8s_14ns_14_1_1_U2640                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1408                                                                                                                             |     18|
|3570  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2106                                                                                                                     |     18|
|3571  |    mac_muladd_8s_8s_14ns_14_1_1_U2641                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1409                                                                                                                             |      4|
|3572  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2105                                                                                                                     |      4|
|3573  |    mac_muladd_8s_8s_14ns_14_1_1_U2642                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1410                                                                                                                             |     54|
|3574  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2104                                                                                                                     |     54|
|3575  |    mac_muladd_8s_8s_14ns_14_1_1_U2643                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1411                                                                                                                             |      2|
|3576  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2103                                                                                                                     |      2|
|3577  |    mac_muladd_8s_8s_14ns_14_1_1_U2644                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1412                                                                                                                             |     18|
|3578  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2102                                                                                                                     |     18|
|3579  |    mac_muladd_8s_8s_14ns_14_1_1_U2645                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1413                                                                                                                             |     36|
|3580  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2101                                                                                                                     |     36|
|3581  |    mac_muladd_8s_8s_14ns_14_1_1_U2646                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1414                                                                                                                             |     49|
|3582  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2100                                                                                                                     |     49|
|3583  |    mac_muladd_8s_8s_14ns_14_1_1_U2647                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1415                                                                                                                             |      4|
|3584  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2099                                                                                                                     |      4|
|3585  |    mac_muladd_8s_8s_14ns_14_1_1_U2648                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1416                                                                                                                             |     18|
|3586  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2098                                                                                                                     |     18|
|3587  |    mac_muladd_8s_8s_14ns_14_1_1_U2649                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1417                                                                                                                             |     36|
|3588  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2097                                                                                                                     |     36|
|3589  |    mac_muladd_8s_8s_14ns_14_1_1_U2650                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1418                                                                                                                             |     48|
|3590  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2096                                                                                                                     |     48|
|3591  |    mac_muladd_8s_8s_14ns_14_1_1_U2651                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1419                                                                                                                             |     68|
|3592  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2095                                                                                                                     |     68|
|3593  |    mac_muladd_8s_8s_14ns_14_1_1_U2652                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1420                                                                                                                             |     37|
|3594  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2094                                                                                                                     |     37|
|3595  |    mac_muladd_8s_8s_14ns_14_1_1_U2653                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1421                                                                                                                             |      2|
|3596  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2093                                                                                                                     |      2|
|3597  |    mac_muladd_8s_8s_14ns_14_1_1_U2655                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1422                                                                                                                             |     16|
|3598  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2092                                                                                                                     |     16|
|3599  |    mac_muladd_8s_8s_14ns_14_1_1_U2656                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1423                                                                                                                             |      2|
|3600  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2091                                                                                                                     |      2|
|3601  |    mac_muladd_8s_8s_14ns_14_1_1_U2657                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1424                                                                                                                             |     47|
|3602  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2090                                                                                                                     |     47|
|3603  |    mac_muladd_8s_8s_14ns_14_1_1_U2658                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1425                                                                                                                             |     12|
|3604  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2089                                                                                                                     |     12|
|3605  |    mac_muladd_8s_8s_14ns_14_1_1_U2659                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1426                                                                                                                             |     17|
|3606  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2088                                                                                                                     |     17|
|3607  |    mac_muladd_8s_8s_14ns_14_1_1_U2660                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1427                                                                                                                             |     35|
|3608  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2087                                                                                                                     |     35|
|3609  |    mac_muladd_8s_8s_14ns_14_1_1_U2661                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1428                                                                                                                             |     44|
|3610  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2086                                                                                                                     |     44|
|3611  |    mac_muladd_8s_8s_14ns_14_1_1_U2662                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1429                                                                                                                             |      2|
|3612  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2085                                                                                                                     |      2|
|3613  |    mac_muladd_8s_8s_14ns_14_1_1_U2663                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1430                                                                                                                             |     16|
|3614  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2084                                                                                                                     |     16|
|3615  |    mac_muladd_8s_8s_14ns_14_1_1_U2664                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1431                                                                                                                             |     31|
|3616  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2083                                                                                                                     |     31|
|3617  |    mac_muladd_8s_8s_14ns_14_1_1_U2665                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1432                                                                                                                             |     12|
|3618  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2082                                                                                                                     |     12|
|3619  |    mac_muladd_8s_8s_14ns_14_1_1_U2666                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1433                                                                                                                             |     68|
|3620  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2081                                                                                                                     |     68|
|3621  |    mac_muladd_8s_8s_14ns_14_1_1_U2667                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1434                                                                                                                             |     33|
|3622  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_2080                                                                                                                     |     33|
|3623  |    mac_muladd_8s_8s_14ns_14_1_1_U2668                                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_1435                                                                                                                             |      1|
|3624  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                                                                                                          |      1|
|3625  |    mul_8s_8s_14_1_1_U1000                                            |hls_dummy_mul_8s_8s_14_1_1                                                                                                                                              |     59|
|3626  |    mul_8s_8s_14_1_1_U1001                                            |hls_dummy_mul_8s_8s_14_1_1_1436                                                                                                                                         |     59|
|3627  |    mul_8s_8s_14_1_1_U1002                                            |hls_dummy_mul_8s_8s_14_1_1_1437                                                                                                                                         |     59|
|3628  |    mul_8s_8s_14_1_1_U1003                                            |hls_dummy_mul_8s_8s_14_1_1_1438                                                                                                                                         |     59|
|3629  |    mul_8s_8s_14_1_1_U1004                                            |hls_dummy_mul_8s_8s_14_1_1_1439                                                                                                                                         |     59|
|3630  |    mul_8s_8s_14_1_1_U1005                                            |hls_dummy_mul_8s_8s_14_1_1_1440                                                                                                                                         |     59|
|3631  |    mul_8s_8s_14_1_1_U1006                                            |hls_dummy_mul_8s_8s_14_1_1_1441                                                                                                                                         |     59|
|3632  |    mul_8s_8s_14_1_1_U1007                                            |hls_dummy_mul_8s_8s_14_1_1_1442                                                                                                                                         |     48|
|3633  |    mul_8s_8s_14_1_1_U1008                                            |hls_dummy_mul_8s_8s_14_1_1_1443                                                                                                                                         |     48|
|3634  |    mul_8s_8s_14_1_1_U1009                                            |hls_dummy_mul_8s_8s_14_1_1_1444                                                                                                                                         |     48|
|3635  |    mul_8s_8s_14_1_1_U1010                                            |hls_dummy_mul_8s_8s_14_1_1_1445                                                                                                                                         |     48|
|3636  |    mul_8s_8s_14_1_1_U1011                                            |hls_dummy_mul_8s_8s_14_1_1_1446                                                                                                                                         |     48|
|3637  |    mul_8s_8s_14_1_1_U1012                                            |hls_dummy_mul_8s_8s_14_1_1_1447                                                                                                                                         |     48|
|3638  |    mul_8s_8s_14_1_1_U1013                                            |hls_dummy_mul_8s_8s_14_1_1_1448                                                                                                                                         |     20|
|3639  |    mul_8s_8s_14_1_1_U1014                                            |hls_dummy_mul_8s_8s_14_1_1_1449                                                                                                                                         |     59|
|3640  |    mul_8s_8s_14_1_1_U1015                                            |hls_dummy_mul_8s_8s_14_1_1_1450                                                                                                                                         |     59|
|3641  |    mul_8s_8s_14_1_1_U1016                                            |hls_dummy_mul_8s_8s_14_1_1_1451                                                                                                                                         |     59|
|3642  |    mul_8s_8s_14_1_1_U1017                                            |hls_dummy_mul_8s_8s_14_1_1_1452                                                                                                                                         |     59|
|3643  |    mul_8s_8s_14_1_1_U1018                                            |hls_dummy_mul_8s_8s_14_1_1_1453                                                                                                                                         |     59|
|3644  |    mul_8s_8s_14_1_1_U1019                                            |hls_dummy_mul_8s_8s_14_1_1_1454                                                                                                                                         |     59|
|3645  |    mul_8s_8s_14_1_1_U1020                                            |hls_dummy_mul_8s_8s_14_1_1_1455                                                                                                                                         |     59|
|3646  |    mul_8s_8s_14_1_1_U1021                                            |hls_dummy_mul_8s_8s_14_1_1_1456                                                                                                                                         |     59|
|3647  |    mul_8s_8s_14_1_1_U1022                                            |hls_dummy_mul_8s_8s_14_1_1_1457                                                                                                                                         |     48|
|3648  |    mul_8s_8s_14_1_1_U1023                                            |hls_dummy_mul_8s_8s_14_1_1_1458                                                                                                                                         |     48|
|3649  |    mul_8s_8s_14_1_1_U1024                                            |hls_dummy_mul_8s_8s_14_1_1_1459                                                                                                                                         |     48|
|3650  |    mul_8s_8s_14_1_1_U1025                                            |hls_dummy_mul_8s_8s_14_1_1_1460                                                                                                                                         |     48|
|3651  |    mul_8s_8s_14_1_1_U1026                                            |hls_dummy_mul_8s_8s_14_1_1_1461                                                                                                                                         |     48|
|3652  |    mul_8s_8s_14_1_1_U1027                                            |hls_dummy_mul_8s_8s_14_1_1_1462                                                                                                                                         |     48|
|3653  |    mul_8s_8s_14_1_1_U1028                                            |hls_dummy_mul_8s_8s_14_1_1_1463                                                                                                                                         |     59|
|3654  |    mul_8s_8s_14_1_1_U1029                                            |hls_dummy_mul_8s_8s_14_1_1_1464                                                                                                                                         |     59|
|3655  |    mul_8s_8s_14_1_1_U1030                                            |hls_dummy_mul_8s_8s_14_1_1_1465                                                                                                                                         |     59|
|3656  |    mul_8s_8s_14_1_1_U1031                                            |hls_dummy_mul_8s_8s_14_1_1_1466                                                                                                                                         |     59|
|3657  |    mul_8s_8s_14_1_1_U1032                                            |hls_dummy_mul_8s_8s_14_1_1_1467                                                                                                                                         |     59|
|3658  |    mul_8s_8s_14_1_1_U1033                                            |hls_dummy_mul_8s_8s_14_1_1_1468                                                                                                                                         |     59|
|3659  |    mul_8s_8s_14_1_1_U1034                                            |hls_dummy_mul_8s_8s_14_1_1_1469                                                                                                                                         |     59|
|3660  |    mul_8s_8s_14_1_1_U1035                                            |hls_dummy_mul_8s_8s_14_1_1_1470                                                                                                                                         |     59|
|3661  |    mul_8s_8s_14_1_1_U1036                                            |hls_dummy_mul_8s_8s_14_1_1_1471                                                                                                                                         |     48|
|3662  |    mul_8s_8s_14_1_1_U1037                                            |hls_dummy_mul_8s_8s_14_1_1_1472                                                                                                                                         |     48|
|3663  |    mul_8s_8s_14_1_1_U1038                                            |hls_dummy_mul_8s_8s_14_1_1_1473                                                                                                                                         |     48|
|3664  |    mul_8s_8s_14_1_1_U1039                                            |hls_dummy_mul_8s_8s_14_1_1_1474                                                                                                                                         |     48|
|3665  |    mul_8s_8s_14_1_1_U1040                                            |hls_dummy_mul_8s_8s_14_1_1_1475                                                                                                                                         |     48|
|3666  |    mul_8s_8s_14_1_1_U1041                                            |hls_dummy_mul_8s_8s_14_1_1_1476                                                                                                                                         |     48|
|3667  |    mul_8s_8s_14_1_1_U1042                                            |hls_dummy_mul_8s_8s_14_1_1_1477                                                                                                                                         |     59|
|3668  |    mul_8s_8s_14_1_1_U1043                                            |hls_dummy_mul_8s_8s_14_1_1_1478                                                                                                                                         |     59|
|3669  |    mul_8s_8s_14_1_1_U1044                                            |hls_dummy_mul_8s_8s_14_1_1_1479                                                                                                                                         |     59|
|3670  |    mul_8s_8s_14_1_1_U1045                                            |hls_dummy_mul_8s_8s_14_1_1_1480                                                                                                                                         |     59|
|3671  |    mul_8s_8s_14_1_1_U1046                                            |hls_dummy_mul_8s_8s_14_1_1_1481                                                                                                                                         |     59|
|3672  |    mul_8s_8s_14_1_1_U1047                                            |hls_dummy_mul_8s_8s_14_1_1_1482                                                                                                                                         |     59|
|3673  |    mul_8s_8s_14_1_1_U1048                                            |hls_dummy_mul_8s_8s_14_1_1_1483                                                                                                                                         |     59|
|3674  |    mul_8s_8s_14_1_1_U1049                                            |hls_dummy_mul_8s_8s_14_1_1_1484                                                                                                                                         |     59|
|3675  |    mul_8s_8s_14_1_1_U1050                                            |hls_dummy_mul_8s_8s_14_1_1_1485                                                                                                                                         |     48|
|3676  |    mul_8s_8s_14_1_1_U1051                                            |hls_dummy_mul_8s_8s_14_1_1_1486                                                                                                                                         |     48|
|3677  |    mul_8s_8s_14_1_1_U1052                                            |hls_dummy_mul_8s_8s_14_1_1_1487                                                                                                                                         |     48|
|3678  |    mul_8s_8s_14_1_1_U1053                                            |hls_dummy_mul_8s_8s_14_1_1_1488                                                                                                                                         |     48|
|3679  |    mul_8s_8s_14_1_1_U1054                                            |hls_dummy_mul_8s_8s_14_1_1_1489                                                                                                                                         |     48|
|3680  |    mul_8s_8s_14_1_1_U1055                                            |hls_dummy_mul_8s_8s_14_1_1_1490                                                                                                                                         |     48|
|3681  |    mul_8s_8s_14_1_1_U1056                                            |hls_dummy_mul_8s_8s_14_1_1_1491                                                                                                                                         |     48|
|3682  |    mul_8s_8s_14_1_1_U1057                                            |hls_dummy_mul_8s_8s_14_1_1_1492                                                                                                                                         |     20|
|3683  |    mul_8s_8s_14_1_1_U1058                                            |hls_dummy_mul_8s_8s_14_1_1_1493                                                                                                                                         |     59|
|3684  |    mul_8s_8s_14_1_1_U1059                                            |hls_dummy_mul_8s_8s_14_1_1_1494                                                                                                                                         |     59|
|3685  |    mul_8s_8s_14_1_1_U1060                                            |hls_dummy_mul_8s_8s_14_1_1_1495                                                                                                                                         |     59|
|3686  |    mul_8s_8s_14_1_1_U1061                                            |hls_dummy_mul_8s_8s_14_1_1_1496                                                                                                                                         |     59|
|3687  |    mul_8s_8s_14_1_1_U1062                                            |hls_dummy_mul_8s_8s_14_1_1_1497                                                                                                                                         |     59|
|3688  |    mul_8s_8s_14_1_1_U1063                                            |hls_dummy_mul_8s_8s_14_1_1_1498                                                                                                                                         |     59|
|3689  |    mul_8s_8s_14_1_1_U1064                                            |hls_dummy_mul_8s_8s_14_1_1_1499                                                                                                                                         |     59|
|3690  |    mul_8s_8s_14_1_1_U1065                                            |hls_dummy_mul_8s_8s_14_1_1_1500                                                                                                                                         |     48|
|3691  |    mul_8s_8s_14_1_1_U1066                                            |hls_dummy_mul_8s_8s_14_1_1_1501                                                                                                                                         |     48|
|3692  |    mul_8s_8s_14_1_1_U1067                                            |hls_dummy_mul_8s_8s_14_1_1_1502                                                                                                                                         |     48|
|3693  |    mul_8s_8s_14_1_1_U1068                                            |hls_dummy_mul_8s_8s_14_1_1_1503                                                                                                                                         |     48|
|3694  |    mul_8s_8s_14_1_1_U1069                                            |hls_dummy_mul_8s_8s_14_1_1_1504                                                                                                                                         |     48|
|3695  |    mul_8s_8s_14_1_1_U1070                                            |hls_dummy_mul_8s_8s_14_1_1_1505                                                                                                                                         |     48|
|3696  |    mul_8s_8s_14_1_1_U1071                                            |hls_dummy_mul_8s_8s_14_1_1_1506                                                                                                                                         |     48|
|3697  |    mul_8s_8s_14_1_1_U1072                                            |hls_dummy_mul_8s_8s_14_1_1_1507                                                                                                                                         |     59|
|3698  |    mul_8s_8s_14_1_1_U1073                                            |hls_dummy_mul_8s_8s_14_1_1_1508                                                                                                                                         |     59|
|3699  |    mul_8s_8s_14_1_1_U1074                                            |hls_dummy_mul_8s_8s_14_1_1_1509                                                                                                                                         |     59|
|3700  |    mul_8s_8s_14_1_1_U1075                                            |hls_dummy_mul_8s_8s_14_1_1_1510                                                                                                                                         |     59|
|3701  |    mul_8s_8s_14_1_1_U1076                                            |hls_dummy_mul_8s_8s_14_1_1_1511                                                                                                                                         |     59|
|3702  |    mul_8s_8s_14_1_1_U1077                                            |hls_dummy_mul_8s_8s_14_1_1_1512                                                                                                                                         |     59|
|3703  |    mul_8s_8s_14_1_1_U1078                                            |hls_dummy_mul_8s_8s_14_1_1_1513                                                                                                                                         |     59|
|3704  |    mul_8s_8s_14_1_1_U1079                                            |hls_dummy_mul_8s_8s_14_1_1_1514                                                                                                                                         |     48|
|3705  |    mul_8s_8s_14_1_1_U1080                                            |hls_dummy_mul_8s_8s_14_1_1_1515                                                                                                                                         |     48|
|3706  |    mul_8s_8s_14_1_1_U1081                                            |hls_dummy_mul_8s_8s_14_1_1_1516                                                                                                                                         |     48|
|3707  |    mul_8s_8s_14_1_1_U1082                                            |hls_dummy_mul_8s_8s_14_1_1_1517                                                                                                                                         |     48|
|3708  |    mul_8s_8s_14_1_1_U1083                                            |hls_dummy_mul_8s_8s_14_1_1_1518                                                                                                                                         |     48|
|3709  |    mul_8s_8s_14_1_1_U1084                                            |hls_dummy_mul_8s_8s_14_1_1_1519                                                                                                                                         |     48|
|3710  |    mul_8s_8s_14_1_1_U1085                                            |hls_dummy_mul_8s_8s_14_1_1_1520                                                                                                                                         |     48|
|3711  |    mul_8s_8s_14_1_1_U1086                                            |hls_dummy_mul_8s_8s_14_1_1_1521                                                                                                                                         |     59|
|3712  |    mul_8s_8s_14_1_1_U1087                                            |hls_dummy_mul_8s_8s_14_1_1_1522                                                                                                                                         |     59|
|3713  |    mul_8s_8s_14_1_1_U1088                                            |hls_dummy_mul_8s_8s_14_1_1_1523                                                                                                                                         |     59|
|3714  |    mul_8s_8s_14_1_1_U1089                                            |hls_dummy_mul_8s_8s_14_1_1_1524                                                                                                                                         |     59|
|3715  |    mul_8s_8s_14_1_1_U1090                                            |hls_dummy_mul_8s_8s_14_1_1_1525                                                                                                                                         |     59|
|3716  |    mul_8s_8s_14_1_1_U1091                                            |hls_dummy_mul_8s_8s_14_1_1_1526                                                                                                                                         |     59|
|3717  |    mul_8s_8s_14_1_1_U1092                                            |hls_dummy_mul_8s_8s_14_1_1_1527                                                                                                                                         |     59|
|3718  |    mul_8s_8s_14_1_1_U1093                                            |hls_dummy_mul_8s_8s_14_1_1_1528                                                                                                                                         |     48|
|3719  |    mul_8s_8s_14_1_1_U1094                                            |hls_dummy_mul_8s_8s_14_1_1_1529                                                                                                                                         |     48|
|3720  |    mul_8s_8s_14_1_1_U1095                                            |hls_dummy_mul_8s_8s_14_1_1_1530                                                                                                                                         |     48|
|3721  |    mul_8s_8s_14_1_1_U1096                                            |hls_dummy_mul_8s_8s_14_1_1_1531                                                                                                                                         |     48|
|3722  |    mul_8s_8s_14_1_1_U1097                                            |hls_dummy_mul_8s_8s_14_1_1_1532                                                                                                                                         |     48|
|3723  |    mul_8s_8s_14_1_1_U1098                                            |hls_dummy_mul_8s_8s_14_1_1_1533                                                                                                                                         |     48|
|3724  |    mul_8s_8s_14_1_1_U1099                                            |hls_dummy_mul_8s_8s_14_1_1_1534                                                                                                                                         |     48|
|3725  |    mul_8s_8s_14_1_1_U1100                                            |hls_dummy_mul_8s_8s_14_1_1_1535                                                                                                                                         |     48|
|3726  |    mul_8s_8s_14_1_1_U1101                                            |hls_dummy_mul_8s_8s_14_1_1_1536                                                                                                                                         |     20|
|3727  |    mul_8s_8s_14_1_1_U1102                                            |hls_dummy_mul_8s_8s_14_1_1_1537                                                                                                                                         |     59|
|3728  |    mul_8s_8s_14_1_1_U1103                                            |hls_dummy_mul_8s_8s_14_1_1_1538                                                                                                                                         |     59|
|3729  |    mul_8s_8s_14_1_1_U1104                                            |hls_dummy_mul_8s_8s_14_1_1_1539                                                                                                                                         |     59|
|3730  |    mul_8s_8s_14_1_1_U1105                                            |hls_dummy_mul_8s_8s_14_1_1_1540                                                                                                                                         |     59|
|3731  |    mul_8s_8s_14_1_1_U1106                                            |hls_dummy_mul_8s_8s_14_1_1_1541                                                                                                                                         |     59|
|3732  |    mul_8s_8s_14_1_1_U1107                                            |hls_dummy_mul_8s_8s_14_1_1_1542                                                                                                                                         |     59|
|3733  |    mul_8s_8s_14_1_1_U1108                                            |hls_dummy_mul_8s_8s_14_1_1_1543                                                                                                                                         |     48|
|3734  |    mul_8s_8s_14_1_1_U1109                                            |hls_dummy_mul_8s_8s_14_1_1_1544                                                                                                                                         |     48|
|3735  |    mul_8s_8s_14_1_1_U1110                                            |hls_dummy_mul_8s_8s_14_1_1_1545                                                                                                                                         |     48|
|3736  |    mul_8s_8s_14_1_1_U1111                                            |hls_dummy_mul_8s_8s_14_1_1_1546                                                                                                                                         |     48|
|3737  |    mul_8s_8s_14_1_1_U1112                                            |hls_dummy_mul_8s_8s_14_1_1_1547                                                                                                                                         |     48|
|3738  |    mul_8s_8s_14_1_1_U1113                                            |hls_dummy_mul_8s_8s_14_1_1_1548                                                                                                                                         |     48|
|3739  |    mul_8s_8s_14_1_1_U1114                                            |hls_dummy_mul_8s_8s_14_1_1_1549                                                                                                                                         |     48|
|3740  |    mul_8s_8s_14_1_1_U1115                                            |hls_dummy_mul_8s_8s_14_1_1_1550                                                                                                                                         |     48|
|3741  |    mul_8s_8s_14_1_1_U1116                                            |hls_dummy_mul_8s_8s_14_1_1_1551                                                                                                                                         |     59|
|3742  |    mul_8s_8s_14_1_1_U1117                                            |hls_dummy_mul_8s_8s_14_1_1_1552                                                                                                                                         |     59|
|3743  |    mul_8s_8s_14_1_1_U1118                                            |hls_dummy_mul_8s_8s_14_1_1_1553                                                                                                                                         |     59|
|3744  |    mul_8s_8s_14_1_1_U1119                                            |hls_dummy_mul_8s_8s_14_1_1_1554                                                                                                                                         |     59|
|3745  |    mul_8s_8s_14_1_1_U1120                                            |hls_dummy_mul_8s_8s_14_1_1_1555                                                                                                                                         |     59|
|3746  |    mul_8s_8s_14_1_1_U1121                                            |hls_dummy_mul_8s_8s_14_1_1_1556                                                                                                                                         |     59|
|3747  |    mul_8s_8s_14_1_1_U1122                                            |hls_dummy_mul_8s_8s_14_1_1_1557                                                                                                                                         |     48|
|3748  |    mul_8s_8s_14_1_1_U1123                                            |hls_dummy_mul_8s_8s_14_1_1_1558                                                                                                                                         |     48|
|3749  |    mul_8s_8s_14_1_1_U1124                                            |hls_dummy_mul_8s_8s_14_1_1_1559                                                                                                                                         |     48|
|3750  |    mul_8s_8s_14_1_1_U1125                                            |hls_dummy_mul_8s_8s_14_1_1_1560                                                                                                                                         |     48|
|3751  |    mul_8s_8s_14_1_1_U1126                                            |hls_dummy_mul_8s_8s_14_1_1_1561                                                                                                                                         |     48|
|3752  |    mul_8s_8s_14_1_1_U1127                                            |hls_dummy_mul_8s_8s_14_1_1_1562                                                                                                                                         |     48|
|3753  |    mul_8s_8s_14_1_1_U1128                                            |hls_dummy_mul_8s_8s_14_1_1_1563                                                                                                                                         |     48|
|3754  |    mul_8s_8s_14_1_1_U1129                                            |hls_dummy_mul_8s_8s_14_1_1_1564                                                                                                                                         |     48|
|3755  |    mul_8s_8s_14_1_1_U1130                                            |hls_dummy_mul_8s_8s_14_1_1_1565                                                                                                                                         |     59|
|3756  |    mul_8s_8s_14_1_1_U1131                                            |hls_dummy_mul_8s_8s_14_1_1_1566                                                                                                                                         |     59|
|3757  |    mul_8s_8s_14_1_1_U1132                                            |hls_dummy_mul_8s_8s_14_1_1_1567                                                                                                                                         |     59|
|3758  |    mul_8s_8s_14_1_1_U1133                                            |hls_dummy_mul_8s_8s_14_1_1_1568                                                                                                                                         |     59|
|3759  |    mul_8s_8s_14_1_1_U1134                                            |hls_dummy_mul_8s_8s_14_1_1_1569                                                                                                                                         |     59|
|3760  |    mul_8s_8s_14_1_1_U1135                                            |hls_dummy_mul_8s_8s_14_1_1_1570                                                                                                                                         |     59|
|3761  |    mul_8s_8s_14_1_1_U1136                                            |hls_dummy_mul_8s_8s_14_1_1_1571                                                                                                                                         |     48|
|3762  |    mul_8s_8s_14_1_1_U1137                                            |hls_dummy_mul_8s_8s_14_1_1_1572                                                                                                                                         |     48|
|3763  |    mul_8s_8s_14_1_1_U1138                                            |hls_dummy_mul_8s_8s_14_1_1_1573                                                                                                                                         |     48|
|3764  |    mul_8s_8s_14_1_1_U1139                                            |hls_dummy_mul_8s_8s_14_1_1_1574                                                                                                                                         |     48|
|3765  |    mul_8s_8s_14_1_1_U1140                                            |hls_dummy_mul_8s_8s_14_1_1_1575                                                                                                                                         |     48|
|3766  |    mul_8s_8s_14_1_1_U1141                                            |hls_dummy_mul_8s_8s_14_1_1_1576                                                                                                                                         |     48|
|3767  |    mul_8s_8s_14_1_1_U1142                                            |hls_dummy_mul_8s_8s_14_1_1_1577                                                                                                                                         |     48|
|3768  |    mul_8s_8s_14_1_1_U1143                                            |hls_dummy_mul_8s_8s_14_1_1_1578                                                                                                                                         |     48|
|3769  |    mul_8s_8s_14_1_1_U1144                                            |hls_dummy_mul_8s_8s_14_1_1_1579                                                                                                                                         |     48|
|3770  |    mul_8s_8s_14_1_1_U1145                                            |hls_dummy_mul_8s_8s_14_1_1_1580                                                                                                                                         |     20|
|3771  |    mul_8s_8s_14_1_1_U1146                                            |hls_dummy_mul_8s_8s_14_1_1_1581                                                                                                                                         |     59|
|3772  |    mul_8s_8s_14_1_1_U1147                                            |hls_dummy_mul_8s_8s_14_1_1_1582                                                                                                                                         |     59|
|3773  |    mul_8s_8s_14_1_1_U1148                                            |hls_dummy_mul_8s_8s_14_1_1_1583                                                                                                                                         |     59|
|3774  |    mul_8s_8s_14_1_1_U1149                                            |hls_dummy_mul_8s_8s_14_1_1_1584                                                                                                                                         |     59|
|3775  |    mul_8s_8s_14_1_1_U1150                                            |hls_dummy_mul_8s_8s_14_1_1_1585                                                                                                                                         |     59|
|3776  |    mul_8s_8s_14_1_1_U1151                                            |hls_dummy_mul_8s_8s_14_1_1_1586                                                                                                                                         |     48|
|3777  |    mul_8s_8s_14_1_1_U1152                                            |hls_dummy_mul_8s_8s_14_1_1_1587                                                                                                                                         |     48|
|3778  |    mul_8s_8s_14_1_1_U1153                                            |hls_dummy_mul_8s_8s_14_1_1_1588                                                                                                                                         |     48|
|3779  |    mul_8s_8s_14_1_1_U1154                                            |hls_dummy_mul_8s_8s_14_1_1_1589                                                                                                                                         |     48|
|3780  |    mul_8s_8s_14_1_1_U1155                                            |hls_dummy_mul_8s_8s_14_1_1_1590                                                                                                                                         |     48|
|3781  |    mul_8s_8s_14_1_1_U1156                                            |hls_dummy_mul_8s_8s_14_1_1_1591                                                                                                                                         |     48|
|3782  |    mul_8s_8s_14_1_1_U1157                                            |hls_dummy_mul_8s_8s_14_1_1_1592                                                                                                                                         |     48|
|3783  |    mul_8s_8s_14_1_1_U1158                                            |hls_dummy_mul_8s_8s_14_1_1_1593                                                                                                                                         |     48|
|3784  |    mul_8s_8s_14_1_1_U1159                                            |hls_dummy_mul_8s_8s_14_1_1_1594                                                                                                                                         |     48|
|3785  |    mul_8s_8s_14_1_1_U1160                                            |hls_dummy_mul_8s_8s_14_1_1_1595                                                                                                                                         |     59|
|3786  |    mul_8s_8s_14_1_1_U1161                                            |hls_dummy_mul_8s_8s_14_1_1_1596                                                                                                                                         |     59|
|3787  |    mul_8s_8s_14_1_1_U1162                                            |hls_dummy_mul_8s_8s_14_1_1_1597                                                                                                                                         |     59|
|3788  |    mul_8s_8s_14_1_1_U1163                                            |hls_dummy_mul_8s_8s_14_1_1_1598                                                                                                                                         |     59|
|3789  |    mul_8s_8s_14_1_1_U1164                                            |hls_dummy_mul_8s_8s_14_1_1_1599                                                                                                                                         |     59|
|3790  |    mul_8s_8s_14_1_1_U1165                                            |hls_dummy_mul_8s_8s_14_1_1_1600                                                                                                                                         |     48|
|3791  |    mul_8s_8s_14_1_1_U1166                                            |hls_dummy_mul_8s_8s_14_1_1_1601                                                                                                                                         |     48|
|3792  |    mul_8s_8s_14_1_1_U1167                                            |hls_dummy_mul_8s_8s_14_1_1_1602                                                                                                                                         |     48|
|3793  |    mul_8s_8s_14_1_1_U1168                                            |hls_dummy_mul_8s_8s_14_1_1_1603                                                                                                                                         |     48|
|3794  |    mul_8s_8s_14_1_1_U1169                                            |hls_dummy_mul_8s_8s_14_1_1_1604                                                                                                                                         |     48|
|3795  |    mul_8s_8s_14_1_1_U1170                                            |hls_dummy_mul_8s_8s_14_1_1_1605                                                                                                                                         |     48|
|3796  |    mul_8s_8s_14_1_1_U1171                                            |hls_dummy_mul_8s_8s_14_1_1_1606                                                                                                                                         |     48|
|3797  |    mul_8s_8s_14_1_1_U1172                                            |hls_dummy_mul_8s_8s_14_1_1_1607                                                                                                                                         |     48|
|3798  |    mul_8s_8s_14_1_1_U1173                                            |hls_dummy_mul_8s_8s_14_1_1_1608                                                                                                                                         |     48|
|3799  |    mul_8s_8s_14_1_1_U1174                                            |hls_dummy_mul_8s_8s_14_1_1_1609                                                                                                                                         |     59|
|3800  |    mul_8s_8s_14_1_1_U1175                                            |hls_dummy_mul_8s_8s_14_1_1_1610                                                                                                                                         |     59|
|3801  |    mul_8s_8s_14_1_1_U1176                                            |hls_dummy_mul_8s_8s_14_1_1_1611                                                                                                                                         |     59|
|3802  |    mul_8s_8s_14_1_1_U1177                                            |hls_dummy_mul_8s_8s_14_1_1_1612                                                                                                                                         |     59|
|3803  |    mul_8s_8s_14_1_1_U1178                                            |hls_dummy_mul_8s_8s_14_1_1_1613                                                                                                                                         |     59|
|3804  |    mul_8s_8s_14_1_1_U1179                                            |hls_dummy_mul_8s_8s_14_1_1_1614                                                                                                                                         |     48|
|3805  |    mul_8s_8s_14_1_1_U1180                                            |hls_dummy_mul_8s_8s_14_1_1_1615                                                                                                                                         |     48|
|3806  |    mul_8s_8s_14_1_1_U1181                                            |hls_dummy_mul_8s_8s_14_1_1_1616                                                                                                                                         |     48|
|3807  |    mul_8s_8s_14_1_1_U1182                                            |hls_dummy_mul_8s_8s_14_1_1_1617                                                                                                                                         |     48|
|3808  |    mul_8s_8s_14_1_1_U1183                                            |hls_dummy_mul_8s_8s_14_1_1_1618                                                                                                                                         |     48|
|3809  |    mul_8s_8s_14_1_1_U1184                                            |hls_dummy_mul_8s_8s_14_1_1_1619                                                                                                                                         |     48|
|3810  |    mul_8s_8s_14_1_1_U1185                                            |hls_dummy_mul_8s_8s_14_1_1_1620                                                                                                                                         |     48|
|3811  |    mul_8s_8s_14_1_1_U1186                                            |hls_dummy_mul_8s_8s_14_1_1_1621                                                                                                                                         |     48|
|3812  |    mul_8s_8s_14_1_1_U1187                                            |hls_dummy_mul_8s_8s_14_1_1_1622                                                                                                                                         |     48|
|3813  |    mul_8s_8s_14_1_1_U1188                                            |hls_dummy_mul_8s_8s_14_1_1_1623                                                                                                                                         |     48|
|3814  |    mul_8s_8s_14_1_1_U1189                                            |hls_dummy_mul_8s_8s_14_1_1_1624                                                                                                                                         |     20|
|3815  |    mul_8s_8s_14_1_1_U1190                                            |hls_dummy_mul_8s_8s_14_1_1_1625                                                                                                                                         |     59|
|3816  |    mul_8s_8s_14_1_1_U1191                                            |hls_dummy_mul_8s_8s_14_1_1_1626                                                                                                                                         |     59|
|3817  |    mul_8s_8s_14_1_1_U1192                                            |hls_dummy_mul_8s_8s_14_1_1_1627                                                                                                                                         |     59|
|3818  |    mul_8s_8s_14_1_1_U1193                                            |hls_dummy_mul_8s_8s_14_1_1_1628                                                                                                                                         |     59|
|3819  |    mul_8s_8s_14_1_1_U1194                                            |hls_dummy_mul_8s_8s_14_1_1_1629                                                                                                                                         |     48|
|3820  |    mul_8s_8s_14_1_1_U1195                                            |hls_dummy_mul_8s_8s_14_1_1_1630                                                                                                                                         |     48|
|3821  |    mul_8s_8s_14_1_1_U1196                                            |hls_dummy_mul_8s_8s_14_1_1_1631                                                                                                                                         |     48|
|3822  |    mul_8s_8s_14_1_1_U1197                                            |hls_dummy_mul_8s_8s_14_1_1_1632                                                                                                                                         |     48|
|3823  |    mul_8s_8s_14_1_1_U1198                                            |hls_dummy_mul_8s_8s_14_1_1_1633                                                                                                                                         |     48|
|3824  |    mul_8s_8s_14_1_1_U1199                                            |hls_dummy_mul_8s_8s_14_1_1_1634                                                                                                                                         |     48|
|3825  |    mul_8s_8s_14_1_1_U1200                                            |hls_dummy_mul_8s_8s_14_1_1_1635                                                                                                                                         |     48|
|3826  |    mul_8s_8s_14_1_1_U1201                                            |hls_dummy_mul_8s_8s_14_1_1_1636                                                                                                                                         |     48|
|3827  |    mul_8s_8s_14_1_1_U1202                                            |hls_dummy_mul_8s_8s_14_1_1_1637                                                                                                                                         |     48|
|3828  |    mul_8s_8s_14_1_1_U1203                                            |hls_dummy_mul_8s_8s_14_1_1_1638                                                                                                                                         |     48|
|3829  |    mul_8s_8s_14_1_1_U1204                                            |hls_dummy_mul_8s_8s_14_1_1_1639                                                                                                                                         |     59|
|3830  |    mul_8s_8s_14_1_1_U1205                                            |hls_dummy_mul_8s_8s_14_1_1_1640                                                                                                                                         |     59|
|3831  |    mul_8s_8s_14_1_1_U1206                                            |hls_dummy_mul_8s_8s_14_1_1_1641                                                                                                                                         |     59|
|3832  |    mul_8s_8s_14_1_1_U1207                                            |hls_dummy_mul_8s_8s_14_1_1_1642                                                                                                                                         |     59|
|3833  |    mul_8s_8s_14_1_1_U1208                                            |hls_dummy_mul_8s_8s_14_1_1_1643                                                                                                                                         |     48|
|3834  |    mul_8s_8s_14_1_1_U1209                                            |hls_dummy_mul_8s_8s_14_1_1_1644                                                                                                                                         |     48|
|3835  |    mul_8s_8s_14_1_1_U1210                                            |hls_dummy_mul_8s_8s_14_1_1_1645                                                                                                                                         |     48|
|3836  |    mul_8s_8s_14_1_1_U1211                                            |hls_dummy_mul_8s_8s_14_1_1_1646                                                                                                                                         |     48|
|3837  |    mul_8s_8s_14_1_1_U1212                                            |hls_dummy_mul_8s_8s_14_1_1_1647                                                                                                                                         |     48|
|3838  |    mul_8s_8s_14_1_1_U1213                                            |hls_dummy_mul_8s_8s_14_1_1_1648                                                                                                                                         |     48|
|3839  |    mul_8s_8s_14_1_1_U1214                                            |hls_dummy_mul_8s_8s_14_1_1_1649                                                                                                                                         |     48|
|3840  |    mul_8s_8s_14_1_1_U1215                                            |hls_dummy_mul_8s_8s_14_1_1_1650                                                                                                                                         |     48|
|3841  |    mul_8s_8s_14_1_1_U1216                                            |hls_dummy_mul_8s_8s_14_1_1_1651                                                                                                                                         |     48|
|3842  |    mul_8s_8s_14_1_1_U1217                                            |hls_dummy_mul_8s_8s_14_1_1_1652                                                                                                                                         |     48|
|3843  |    mul_8s_8s_14_1_1_U1218                                            |hls_dummy_mul_8s_8s_14_1_1_1653                                                                                                                                         |     59|
|3844  |    mul_8s_8s_14_1_1_U1219                                            |hls_dummy_mul_8s_8s_14_1_1_1654                                                                                                                                         |     59|
|3845  |    mul_8s_8s_14_1_1_U1220                                            |hls_dummy_mul_8s_8s_14_1_1_1655                                                                                                                                         |     59|
|3846  |    mul_8s_8s_14_1_1_U1221                                            |hls_dummy_mul_8s_8s_14_1_1_1656                                                                                                                                         |     59|
|3847  |    mul_8s_8s_14_1_1_U1222                                            |hls_dummy_mul_8s_8s_14_1_1_1657                                                                                                                                         |     48|
|3848  |    mul_8s_8s_14_1_1_U1223                                            |hls_dummy_mul_8s_8s_14_1_1_1658                                                                                                                                         |     48|
|3849  |    mul_8s_8s_14_1_1_U1224                                            |hls_dummy_mul_8s_8s_14_1_1_1659                                                                                                                                         |     48|
|3850  |    mul_8s_8s_14_1_1_U1225                                            |hls_dummy_mul_8s_8s_14_1_1_1660                                                                                                                                         |     48|
|3851  |    mul_8s_8s_14_1_1_U1226                                            |hls_dummy_mul_8s_8s_14_1_1_1661                                                                                                                                         |     48|
|3852  |    mul_8s_8s_14_1_1_U1227                                            |hls_dummy_mul_8s_8s_14_1_1_1662                                                                                                                                         |     48|
|3853  |    mul_8s_8s_14_1_1_U1228                                            |hls_dummy_mul_8s_8s_14_1_1_1663                                                                                                                                         |     48|
|3854  |    mul_8s_8s_14_1_1_U1229                                            |hls_dummy_mul_8s_8s_14_1_1_1664                                                                                                                                         |     48|
|3855  |    mul_8s_8s_14_1_1_U1230                                            |hls_dummy_mul_8s_8s_14_1_1_1665                                                                                                                                         |     48|
|3856  |    mul_8s_8s_14_1_1_U1231                                            |hls_dummy_mul_8s_8s_14_1_1_1666                                                                                                                                         |     48|
|3857  |    mul_8s_8s_14_1_1_U1232                                            |hls_dummy_mul_8s_8s_14_1_1_1667                                                                                                                                         |     48|
|3858  |    mul_8s_8s_14_1_1_U1233                                            |hls_dummy_mul_8s_8s_14_1_1_1668                                                                                                                                         |     20|
|3859  |    mul_8s_8s_14_1_1_U1234                                            |hls_dummy_mul_8s_8s_14_1_1_1669                                                                                                                                         |     59|
|3860  |    mul_8s_8s_14_1_1_U1235                                            |hls_dummy_mul_8s_8s_14_1_1_1670                                                                                                                                         |     59|
|3861  |    mul_8s_8s_14_1_1_U1236                                            |hls_dummy_mul_8s_8s_14_1_1_1671                                                                                                                                         |     59|
|3862  |    mul_8s_8s_14_1_1_U1237                                            |hls_dummy_mul_8s_8s_14_1_1_1672                                                                                                                                         |     48|
|3863  |    mul_8s_8s_14_1_1_U1238                                            |hls_dummy_mul_8s_8s_14_1_1_1673                                                                                                                                         |     48|
|3864  |    mul_8s_8s_14_1_1_U1239                                            |hls_dummy_mul_8s_8s_14_1_1_1674                                                                                                                                         |     48|
|3865  |    mul_8s_8s_14_1_1_U1240                                            |hls_dummy_mul_8s_8s_14_1_1_1675                                                                                                                                         |     48|
|3866  |    mul_8s_8s_14_1_1_U1241                                            |hls_dummy_mul_8s_8s_14_1_1_1676                                                                                                                                         |     48|
|3867  |    mul_8s_8s_14_1_1_U1242                                            |hls_dummy_mul_8s_8s_14_1_1_1677                                                                                                                                         |     48|
|3868  |    mul_8s_8s_14_1_1_U1243                                            |hls_dummy_mul_8s_8s_14_1_1_1678                                                                                                                                         |     48|
|3869  |    mul_8s_8s_14_1_1_U1244                                            |hls_dummy_mul_8s_8s_14_1_1_1679                                                                                                                                         |     48|
|3870  |    mul_8s_8s_14_1_1_U1245                                            |hls_dummy_mul_8s_8s_14_1_1_1680                                                                                                                                         |     48|
|3871  |    mul_8s_8s_14_1_1_U1246                                            |hls_dummy_mul_8s_8s_14_1_1_1681                                                                                                                                         |     48|
|3872  |    mul_8s_8s_14_1_1_U1247                                            |hls_dummy_mul_8s_8s_14_1_1_1682                                                                                                                                         |     48|
|3873  |    mul_8s_8s_14_1_1_U1248                                            |hls_dummy_mul_8s_8s_14_1_1_1683                                                                                                                                         |     59|
|3874  |    mul_8s_8s_14_1_1_U1249                                            |hls_dummy_mul_8s_8s_14_1_1_1684                                                                                                                                         |     59|
|3875  |    mul_8s_8s_14_1_1_U1250                                            |hls_dummy_mul_8s_8s_14_1_1_1685                                                                                                                                         |     59|
|3876  |    mul_8s_8s_14_1_1_U1251                                            |hls_dummy_mul_8s_8s_14_1_1_1686                                                                                                                                         |     48|
|3877  |    mul_8s_8s_14_1_1_U1252                                            |hls_dummy_mul_8s_8s_14_1_1_1687                                                                                                                                         |     48|
|3878  |    mul_8s_8s_14_1_1_U1253                                            |hls_dummy_mul_8s_8s_14_1_1_1688                                                                                                                                         |     48|
|3879  |    mul_8s_8s_14_1_1_U1254                                            |hls_dummy_mul_8s_8s_14_1_1_1689                                                                                                                                         |     48|
|3880  |    mul_8s_8s_14_1_1_U1255                                            |hls_dummy_mul_8s_8s_14_1_1_1690                                                                                                                                         |     48|
|3881  |    mul_8s_8s_14_1_1_U1256                                            |hls_dummy_mul_8s_8s_14_1_1_1691                                                                                                                                         |     48|
|3882  |    mul_8s_8s_14_1_1_U1257                                            |hls_dummy_mul_8s_8s_14_1_1_1692                                                                                                                                         |     48|
|3883  |    mul_8s_8s_14_1_1_U1258                                            |hls_dummy_mul_8s_8s_14_1_1_1693                                                                                                                                         |     48|
|3884  |    mul_8s_8s_14_1_1_U1259                                            |hls_dummy_mul_8s_8s_14_1_1_1694                                                                                                                                         |     48|
|3885  |    mul_8s_8s_14_1_1_U1260                                            |hls_dummy_mul_8s_8s_14_1_1_1695                                                                                                                                         |     48|
|3886  |    mul_8s_8s_14_1_1_U1261                                            |hls_dummy_mul_8s_8s_14_1_1_1696                                                                                                                                         |     48|
|3887  |    mul_8s_8s_14_1_1_U1262                                            |hls_dummy_mul_8s_8s_14_1_1_1697                                                                                                                                         |     59|
|3888  |    mul_8s_8s_14_1_1_U1263                                            |hls_dummy_mul_8s_8s_14_1_1_1698                                                                                                                                         |     59|
|3889  |    mul_8s_8s_14_1_1_U1264                                            |hls_dummy_mul_8s_8s_14_1_1_1699                                                                                                                                         |     59|
|3890  |    mul_8s_8s_14_1_1_U1265                                            |hls_dummy_mul_8s_8s_14_1_1_1700                                                                                                                                         |     48|
|3891  |    mul_8s_8s_14_1_1_U1266                                            |hls_dummy_mul_8s_8s_14_1_1_1701                                                                                                                                         |     48|
|3892  |    mul_8s_8s_14_1_1_U1267                                            |hls_dummy_mul_8s_8s_14_1_1_1702                                                                                                                                         |     48|
|3893  |    mul_8s_8s_14_1_1_U1268                                            |hls_dummy_mul_8s_8s_14_1_1_1703                                                                                                                                         |     48|
|3894  |    mul_8s_8s_14_1_1_U1269                                            |hls_dummy_mul_8s_8s_14_1_1_1704                                                                                                                                         |     48|
|3895  |    mul_8s_8s_14_1_1_U1270                                            |hls_dummy_mul_8s_8s_14_1_1_1705                                                                                                                                         |     48|
|3896  |    mul_8s_8s_14_1_1_U1271                                            |hls_dummy_mul_8s_8s_14_1_1_1706                                                                                                                                         |     48|
|3897  |    mul_8s_8s_14_1_1_U1272                                            |hls_dummy_mul_8s_8s_14_1_1_1707                                                                                                                                         |     48|
|3898  |    mul_8s_8s_14_1_1_U1273                                            |hls_dummy_mul_8s_8s_14_1_1_1708                                                                                                                                         |     48|
|3899  |    mul_8s_8s_14_1_1_U1274                                            |hls_dummy_mul_8s_8s_14_1_1_1709                                                                                                                                         |     48|
|3900  |    mul_8s_8s_14_1_1_U1275                                            |hls_dummy_mul_8s_8s_14_1_1_1710                                                                                                                                         |     48|
|3901  |    mul_8s_8s_14_1_1_U1276                                            |hls_dummy_mul_8s_8s_14_1_1_1711                                                                                                                                         |     48|
|3902  |    mul_8s_8s_14_1_1_U1277                                            |hls_dummy_mul_8s_8s_14_1_1_1712                                                                                                                                         |     20|
|3903  |    mul_8s_8s_14_1_1_U1278                                            |hls_dummy_mul_8s_8s_14_1_1_1713                                                                                                                                         |     59|
|3904  |    mul_8s_8s_14_1_1_U1279                                            |hls_dummy_mul_8s_8s_14_1_1_1714                                                                                                                                         |     59|
|3905  |    mul_8s_8s_14_1_1_U1280                                            |hls_dummy_mul_8s_8s_14_1_1_1715                                                                                                                                         |     48|
|3906  |    mul_8s_8s_14_1_1_U1281                                            |hls_dummy_mul_8s_8s_14_1_1_1716                                                                                                                                         |     48|
|3907  |    mul_8s_8s_14_1_1_U1282                                            |hls_dummy_mul_8s_8s_14_1_1_1717                                                                                                                                         |     48|
|3908  |    mul_8s_8s_14_1_1_U1283                                            |hls_dummy_mul_8s_8s_14_1_1_1718                                                                                                                                         |     48|
|3909  |    mul_8s_8s_14_1_1_U1284                                            |hls_dummy_mul_8s_8s_14_1_1_1719                                                                                                                                         |     48|
|3910  |    mul_8s_8s_14_1_1_U1285                                            |hls_dummy_mul_8s_8s_14_1_1_1720                                                                                                                                         |     48|
|3911  |    mul_8s_8s_14_1_1_U1286                                            |hls_dummy_mul_8s_8s_14_1_1_1721                                                                                                                                         |     48|
|3912  |    mul_8s_8s_14_1_1_U1287                                            |hls_dummy_mul_8s_8s_14_1_1_1722                                                                                                                                         |     48|
|3913  |    mul_8s_8s_14_1_1_U1288                                            |hls_dummy_mul_8s_8s_14_1_1_1723                                                                                                                                         |     48|
|3914  |    mul_8s_8s_14_1_1_U1289                                            |hls_dummy_mul_8s_8s_14_1_1_1724                                                                                                                                         |     48|
|3915  |    mul_8s_8s_14_1_1_U1290                                            |hls_dummy_mul_8s_8s_14_1_1_1725                                                                                                                                         |     48|
|3916  |    mul_8s_8s_14_1_1_U1291                                            |hls_dummy_mul_8s_8s_14_1_1_1726                                                                                                                                         |     48|
|3917  |    mul_8s_8s_14_1_1_U1292                                            |hls_dummy_mul_8s_8s_14_1_1_1727                                                                                                                                         |     59|
|3918  |    mul_8s_8s_14_1_1_U1293                                            |hls_dummy_mul_8s_8s_14_1_1_1728                                                                                                                                         |     59|
|3919  |    mul_8s_8s_14_1_1_U1294                                            |hls_dummy_mul_8s_8s_14_1_1_1729                                                                                                                                         |     48|
|3920  |    mul_8s_8s_14_1_1_U1295                                            |hls_dummy_mul_8s_8s_14_1_1_1730                                                                                                                                         |     48|
|3921  |    mul_8s_8s_14_1_1_U1296                                            |hls_dummy_mul_8s_8s_14_1_1_1731                                                                                                                                         |     48|
|3922  |    mul_8s_8s_14_1_1_U1297                                            |hls_dummy_mul_8s_8s_14_1_1_1732                                                                                                                                         |     48|
|3923  |    mul_8s_8s_14_1_1_U1298                                            |hls_dummy_mul_8s_8s_14_1_1_1733                                                                                                                                         |     48|
|3924  |    mul_8s_8s_14_1_1_U1299                                            |hls_dummy_mul_8s_8s_14_1_1_1734                                                                                                                                         |     48|
|3925  |    mul_8s_8s_14_1_1_U1300                                            |hls_dummy_mul_8s_8s_14_1_1_1735                                                                                                                                         |     48|
|3926  |    mul_8s_8s_14_1_1_U1301                                            |hls_dummy_mul_8s_8s_14_1_1_1736                                                                                                                                         |     48|
|3927  |    mul_8s_8s_14_1_1_U1302                                            |hls_dummy_mul_8s_8s_14_1_1_1737                                                                                                                                         |     48|
|3928  |    mul_8s_8s_14_1_1_U1303                                            |hls_dummy_mul_8s_8s_14_1_1_1738                                                                                                                                         |     48|
|3929  |    mul_8s_8s_14_1_1_U1304                                            |hls_dummy_mul_8s_8s_14_1_1_1739                                                                                                                                         |     48|
|3930  |    mul_8s_8s_14_1_1_U1305                                            |hls_dummy_mul_8s_8s_14_1_1_1740                                                                                                                                         |     48|
|3931  |    mul_8s_8s_14_1_1_U1306                                            |hls_dummy_mul_8s_8s_14_1_1_1741                                                                                                                                         |     59|
|3932  |    mul_8s_8s_14_1_1_U1307                                            |hls_dummy_mul_8s_8s_14_1_1_1742                                                                                                                                         |     59|
|3933  |    mul_8s_8s_14_1_1_U1308                                            |hls_dummy_mul_8s_8s_14_1_1_1743                                                                                                                                         |     48|
|3934  |    mul_8s_8s_14_1_1_U1309                                            |hls_dummy_mul_8s_8s_14_1_1_1744                                                                                                                                         |     48|
|3935  |    mul_8s_8s_14_1_1_U1310                                            |hls_dummy_mul_8s_8s_14_1_1_1745                                                                                                                                         |     48|
|3936  |    mul_8s_8s_14_1_1_U1311                                            |hls_dummy_mul_8s_8s_14_1_1_1746                                                                                                                                         |     48|
|3937  |    mul_8s_8s_14_1_1_U1312                                            |hls_dummy_mul_8s_8s_14_1_1_1747                                                                                                                                         |     48|
|3938  |    mul_8s_8s_14_1_1_U1313                                            |hls_dummy_mul_8s_8s_14_1_1_1748                                                                                                                                         |     48|
|3939  |    mul_8s_8s_14_1_1_U1314                                            |hls_dummy_mul_8s_8s_14_1_1_1749                                                                                                                                         |     48|
|3940  |    mul_8s_8s_14_1_1_U1315                                            |hls_dummy_mul_8s_8s_14_1_1_1750                                                                                                                                         |     48|
|3941  |    mul_8s_8s_14_1_1_U1316                                            |hls_dummy_mul_8s_8s_14_1_1_1751                                                                                                                                         |     48|
|3942  |    mul_8s_8s_14_1_1_U1317                                            |hls_dummy_mul_8s_8s_14_1_1_1752                                                                                                                                         |     48|
|3943  |    mul_8s_8s_14_1_1_U1318                                            |hls_dummy_mul_8s_8s_14_1_1_1753                                                                                                                                         |     48|
|3944  |    mul_8s_8s_14_1_1_U1319                                            |hls_dummy_mul_8s_8s_14_1_1_1754                                                                                                                                         |     48|
|3945  |    mul_8s_8s_14_1_1_U1320                                            |hls_dummy_mul_8s_8s_14_1_1_1755                                                                                                                                         |     48|
|3946  |    mul_8s_8s_14_1_1_U1321                                            |hls_dummy_mul_8s_8s_14_1_1_1756                                                                                                                                         |     20|
|3947  |    mul_8s_8s_14_1_1_U1322                                            |hls_dummy_mul_8s_8s_14_1_1_1757                                                                                                                                         |     59|
|3948  |    mul_8s_8s_14_1_1_U1323                                            |hls_dummy_mul_8s_8s_14_1_1_1758                                                                                                                                         |     48|
|3949  |    mul_8s_8s_14_1_1_U1324                                            |hls_dummy_mul_8s_8s_14_1_1_1759                                                                                                                                         |     48|
|3950  |    mul_8s_8s_14_1_1_U1325                                            |hls_dummy_mul_8s_8s_14_1_1_1760                                                                                                                                         |     48|
|3951  |    mul_8s_8s_14_1_1_U1326                                            |hls_dummy_mul_8s_8s_14_1_1_1761                                                                                                                                         |     48|
|3952  |    mul_8s_8s_14_1_1_U1327                                            |hls_dummy_mul_8s_8s_14_1_1_1762                                                                                                                                         |     48|
|3953  |    mul_8s_8s_14_1_1_U1328                                            |hls_dummy_mul_8s_8s_14_1_1_1763                                                                                                                                         |     48|
|3954  |    mul_8s_8s_14_1_1_U1329                                            |hls_dummy_mul_8s_8s_14_1_1_1764                                                                                                                                         |     48|
|3955  |    mul_8s_8s_14_1_1_U1330                                            |hls_dummy_mul_8s_8s_14_1_1_1765                                                                                                                                         |     48|
|3956  |    mul_8s_8s_14_1_1_U1331                                            |hls_dummy_mul_8s_8s_14_1_1_1766                                                                                                                                         |     48|
|3957  |    mul_8s_8s_14_1_1_U1332                                            |hls_dummy_mul_8s_8s_14_1_1_1767                                                                                                                                         |     48|
|3958  |    mul_8s_8s_14_1_1_U1333                                            |hls_dummy_mul_8s_8s_14_1_1_1768                                                                                                                                         |     48|
|3959  |    mul_8s_8s_14_1_1_U1334                                            |hls_dummy_mul_8s_8s_14_1_1_1769                                                                                                                                         |     48|
|3960  |    mul_8s_8s_14_1_1_U1335                                            |hls_dummy_mul_8s_8s_14_1_1_1770                                                                                                                                         |     48|
|3961  |    mul_8s_8s_14_1_1_U1336                                            |hls_dummy_mul_8s_8s_14_1_1_1771                                                                                                                                         |     57|
|3962  |    mul_8s_8s_14_1_1_U1337                                            |hls_dummy_mul_8s_8s_14_1_1_1772                                                                                                                                         |     48|
|3963  |    mul_8s_8s_14_1_1_U1338                                            |hls_dummy_mul_8s_8s_14_1_1_1773                                                                                                                                         |     48|
|3964  |    mul_8s_8s_14_1_1_U1339                                            |hls_dummy_mul_8s_8s_14_1_1_1774                                                                                                                                         |     48|
|3965  |    mul_8s_8s_14_1_1_U1340                                            |hls_dummy_mul_8s_8s_14_1_1_1775                                                                                                                                         |     48|
|3966  |    mul_8s_8s_14_1_1_U1341                                            |hls_dummy_mul_8s_8s_14_1_1_1776                                                                                                                                         |     48|
|3967  |    mul_8s_8s_14_1_1_U1342                                            |hls_dummy_mul_8s_8s_14_1_1_1777                                                                                                                                         |     48|
|3968  |    mul_8s_8s_14_1_1_U1343                                            |hls_dummy_mul_8s_8s_14_1_1_1778                                                                                                                                         |     48|
|3969  |    mul_8s_8s_14_1_1_U1344                                            |hls_dummy_mul_8s_8s_14_1_1_1779                                                                                                                                         |     48|
|3970  |    mul_8s_8s_14_1_1_U1345                                            |hls_dummy_mul_8s_8s_14_1_1_1780                                                                                                                                         |     48|
|3971  |    mul_8s_8s_14_1_1_U1346                                            |hls_dummy_mul_8s_8s_14_1_1_1781                                                                                                                                         |     48|
|3972  |    mul_8s_8s_14_1_1_U1347                                            |hls_dummy_mul_8s_8s_14_1_1_1782                                                                                                                                         |     48|
|3973  |    mul_8s_8s_14_1_1_U1348                                            |hls_dummy_mul_8s_8s_14_1_1_1783                                                                                                                                         |     48|
|3974  |    mul_8s_8s_14_1_1_U1349                                            |hls_dummy_mul_8s_8s_14_1_1_1784                                                                                                                                         |     48|
|3975  |    mul_8s_8s_14_1_1_U1350                                            |hls_dummy_mul_8s_8s_14_1_1_1785                                                                                                                                         |     59|
|3976  |    mul_8s_8s_14_1_1_U1351                                            |hls_dummy_mul_8s_8s_14_1_1_1786                                                                                                                                         |     48|
|3977  |    mul_8s_8s_14_1_1_U1352                                            |hls_dummy_mul_8s_8s_14_1_1_1787                                                                                                                                         |     48|
|3978  |    mul_8s_8s_14_1_1_U1353                                            |hls_dummy_mul_8s_8s_14_1_1_1788                                                                                                                                         |     48|
|3979  |    mul_8s_8s_14_1_1_U1354                                            |hls_dummy_mul_8s_8s_14_1_1_1789                                                                                                                                         |     48|
|3980  |    mul_8s_8s_14_1_1_U1355                                            |hls_dummy_mul_8s_8s_14_1_1_1790                                                                                                                                         |     48|
|3981  |    mul_8s_8s_14_1_1_U1356                                            |hls_dummy_mul_8s_8s_14_1_1_1791                                                                                                                                         |     48|
|3982  |    mul_8s_8s_14_1_1_U1357                                            |hls_dummy_mul_8s_8s_14_1_1_1792                                                                                                                                         |     48|
|3983  |    mul_8s_8s_14_1_1_U1358                                            |hls_dummy_mul_8s_8s_14_1_1_1793                                                                                                                                         |     48|
|3984  |    mul_8s_8s_14_1_1_U1359                                            |hls_dummy_mul_8s_8s_14_1_1_1794                                                                                                                                         |     48|
|3985  |    mul_8s_8s_14_1_1_U1360                                            |hls_dummy_mul_8s_8s_14_1_1_1795                                                                                                                                         |     48|
|3986  |    mul_8s_8s_14_1_1_U1361                                            |hls_dummy_mul_8s_8s_14_1_1_1796                                                                                                                                         |     48|
|3987  |    mul_8s_8s_14_1_1_U1362                                            |hls_dummy_mul_8s_8s_14_1_1_1797                                                                                                                                         |     48|
|3988  |    mul_8s_8s_14_1_1_U1363                                            |hls_dummy_mul_8s_8s_14_1_1_1798                                                                                                                                         |     48|
|3989  |    mul_8s_8s_14_1_1_U1364                                            |hls_dummy_mul_8s_8s_14_1_1_1799                                                                                                                                         |     48|
|3990  |    mul_8s_8s_14_1_1_U1365                                            |hls_dummy_mul_8s_8s_14_1_1_1800                                                                                                                                         |     20|
|3991  |    mul_8s_8s_14_1_1_U1366                                            |hls_dummy_mul_8s_8s_14_1_1_1801                                                                                                                                         |     48|
|3992  |    mul_8s_8s_14_1_1_U1367                                            |hls_dummy_mul_8s_8s_14_1_1_1802                                                                                                                                         |     48|
|3993  |    mul_8s_8s_14_1_1_U1368                                            |hls_dummy_mul_8s_8s_14_1_1_1803                                                                                                                                         |     48|
|3994  |    mul_8s_8s_14_1_1_U1369                                            |hls_dummy_mul_8s_8s_14_1_1_1804                                                                                                                                         |     48|
|3995  |    mul_8s_8s_14_1_1_U1370                                            |hls_dummy_mul_8s_8s_14_1_1_1805                                                                                                                                         |     48|
|3996  |    mul_8s_8s_14_1_1_U1371                                            |hls_dummy_mul_8s_8s_14_1_1_1806                                                                                                                                         |     48|
|3997  |    mul_8s_8s_14_1_1_U1372                                            |hls_dummy_mul_8s_8s_14_1_1_1807                                                                                                                                         |     48|
|3998  |    mul_8s_8s_14_1_1_U1373                                            |hls_dummy_mul_8s_8s_14_1_1_1808                                                                                                                                         |     48|
|3999  |    mul_8s_8s_14_1_1_U1374                                            |hls_dummy_mul_8s_8s_14_1_1_1809                                                                                                                                         |     48|
|4000  |    mul_8s_8s_14_1_1_U1375                                            |hls_dummy_mul_8s_8s_14_1_1_1810                                                                                                                                         |     48|
|4001  |    mul_8s_8s_14_1_1_U1376                                            |hls_dummy_mul_8s_8s_14_1_1_1811                                                                                                                                         |     48|
|4002  |    mul_8s_8s_14_1_1_U1377                                            |hls_dummy_mul_8s_8s_14_1_1_1812                                                                                                                                         |     48|
|4003  |    mul_8s_8s_14_1_1_U1378                                            |hls_dummy_mul_8s_8s_14_1_1_1813                                                                                                                                         |     48|
|4004  |    mul_8s_8s_14_1_1_U1379                                            |hls_dummy_mul_8s_8s_14_1_1_1814                                                                                                                                         |     48|
|4005  |    mul_8s_8s_14_1_1_U1380                                            |hls_dummy_mul_8s_8s_14_1_1_1815                                                                                                                                         |     48|
|4006  |    mul_8s_8s_14_1_1_U1381                                            |hls_dummy_mul_8s_8s_14_1_1_1816                                                                                                                                         |     48|
|4007  |    mul_8s_8s_14_1_1_U1382                                            |hls_dummy_mul_8s_8s_14_1_1_1817                                                                                                                                         |     48|
|4008  |    mul_8s_8s_14_1_1_U1383                                            |hls_dummy_mul_8s_8s_14_1_1_1818                                                                                                                                         |     48|
|4009  |    mul_8s_8s_14_1_1_U1384                                            |hls_dummy_mul_8s_8s_14_1_1_1819                                                                                                                                         |     48|
|4010  |    mul_8s_8s_14_1_1_U1385                                            |hls_dummy_mul_8s_8s_14_1_1_1820                                                                                                                                         |     48|
|4011  |    mul_8s_8s_14_1_1_U1386                                            |hls_dummy_mul_8s_8s_14_1_1_1821                                                                                                                                         |     48|
|4012  |    mul_8s_8s_14_1_1_U1387                                            |hls_dummy_mul_8s_8s_14_1_1_1822                                                                                                                                         |     48|
|4013  |    mul_8s_8s_14_1_1_U1388                                            |hls_dummy_mul_8s_8s_14_1_1_1823                                                                                                                                         |     48|
|4014  |    mul_8s_8s_14_1_1_U1389                                            |hls_dummy_mul_8s_8s_14_1_1_1824                                                                                                                                         |     48|
|4015  |    mul_8s_8s_14_1_1_U1390                                            |hls_dummy_mul_8s_8s_14_1_1_1825                                                                                                                                         |     48|
|4016  |    mul_8s_8s_14_1_1_U1391                                            |hls_dummy_mul_8s_8s_14_1_1_1826                                                                                                                                         |     48|
|4017  |    mul_8s_8s_14_1_1_U1392                                            |hls_dummy_mul_8s_8s_14_1_1_1827                                                                                                                                         |     48|
|4018  |    mul_8s_8s_14_1_1_U1393                                            |hls_dummy_mul_8s_8s_14_1_1_1828                                                                                                                                         |     48|
|4019  |    mul_8s_8s_14_1_1_U749                                             |hls_dummy_mul_8s_8s_14_1_1_1829                                                                                                                                         |     20|
|4020  |    mul_8s_8s_14_1_1_U750                                             |hls_dummy_mul_8s_8s_14_1_1_1830                                                                                                                                         |     59|
|4021  |    mul_8s_8s_14_1_1_U751                                             |hls_dummy_mul_8s_8s_14_1_1_1831                                                                                                                                         |     59|
|4022  |    mul_8s_8s_14_1_1_U752                                             |hls_dummy_mul_8s_8s_14_1_1_1832                                                                                                                                         |     59|
|4023  |    mul_8s_8s_14_1_1_U753                                             |hls_dummy_mul_8s_8s_14_1_1_1833                                                                                                                                         |     59|
|4024  |    mul_8s_8s_14_1_1_U754                                             |hls_dummy_mul_8s_8s_14_1_1_1834                                                                                                                                         |     59|
|4025  |    mul_8s_8s_14_1_1_U755                                             |hls_dummy_mul_8s_8s_14_1_1_1835                                                                                                                                         |     59|
|4026  |    mul_8s_8s_14_1_1_U756                                             |hls_dummy_mul_8s_8s_14_1_1_1836                                                                                                                                         |     59|
|4027  |    mul_8s_8s_14_1_1_U757                                             |hls_dummy_mul_8s_8s_14_1_1_1837                                                                                                                                         |     59|
|4028  |    mul_8s_8s_14_1_1_U758                                             |hls_dummy_mul_8s_8s_14_1_1_1838                                                                                                                                         |     59|
|4029  |    mul_8s_8s_14_1_1_U759                                             |hls_dummy_mul_8s_8s_14_1_1_1839                                                                                                                                         |     59|
|4030  |    mul_8s_8s_14_1_1_U760                                             |hls_dummy_mul_8s_8s_14_1_1_1840                                                                                                                                         |     59|
|4031  |    mul_8s_8s_14_1_1_U761                                             |hls_dummy_mul_8s_8s_14_1_1_1841                                                                                                                                         |     59|
|4032  |    mul_8s_8s_14_1_1_U762                                             |hls_dummy_mul_8s_8s_14_1_1_1842                                                                                                                                         |     59|
|4033  |    mul_8s_8s_14_1_1_U763                                             |hls_dummy_mul_8s_8s_14_1_1_1843                                                                                                                                         |     59|
|4034  |    mul_8s_8s_14_1_1_U764                                             |hls_dummy_mul_8s_8s_14_1_1_1844                                                                                                                                         |     59|
|4035  |    mul_8s_8s_14_1_1_U765                                             |hls_dummy_mul_8s_8s_14_1_1_1845                                                                                                                                         |     59|
|4036  |    mul_8s_8s_14_1_1_U766                                             |hls_dummy_mul_8s_8s_14_1_1_1846                                                                                                                                         |     59|
|4037  |    mul_8s_8s_14_1_1_U767                                             |hls_dummy_mul_8s_8s_14_1_1_1847                                                                                                                                         |     59|
|4038  |    mul_8s_8s_14_1_1_U768                                             |hls_dummy_mul_8s_8s_14_1_1_1848                                                                                                                                         |     59|
|4039  |    mul_8s_8s_14_1_1_U769                                             |hls_dummy_mul_8s_8s_14_1_1_1849                                                                                                                                         |     59|
|4040  |    mul_8s_8s_14_1_1_U770                                             |hls_dummy_mul_8s_8s_14_1_1_1850                                                                                                                                         |     59|
|4041  |    mul_8s_8s_14_1_1_U771                                             |hls_dummy_mul_8s_8s_14_1_1_1851                                                                                                                                         |     59|
|4042  |    mul_8s_8s_14_1_1_U772                                             |hls_dummy_mul_8s_8s_14_1_1_1852                                                                                                                                         |     59|
|4043  |    mul_8s_8s_14_1_1_U773                                             |hls_dummy_mul_8s_8s_14_1_1_1853                                                                                                                                         |     59|
|4044  |    mul_8s_8s_14_1_1_U774                                             |hls_dummy_mul_8s_8s_14_1_1_1854                                                                                                                                         |     59|
|4045  |    mul_8s_8s_14_1_1_U775                                             |hls_dummy_mul_8s_8s_14_1_1_1855                                                                                                                                         |     59|
|4046  |    mul_8s_8s_14_1_1_U776                                             |hls_dummy_mul_8s_8s_14_1_1_1856                                                                                                                                         |     59|
|4047  |    mul_8s_8s_14_1_1_U777                                             |hls_dummy_mul_8s_8s_14_1_1_1857                                                                                                                                         |     59|
|4048  |    mul_8s_8s_14_1_1_U778                                             |hls_dummy_mul_8s_8s_14_1_1_1858                                                                                                                                         |     59|
|4049  |    mul_8s_8s_14_1_1_U779                                             |hls_dummy_mul_8s_8s_14_1_1_1859                                                                                                                                         |     59|
|4050  |    mul_8s_8s_14_1_1_U780                                             |hls_dummy_mul_8s_8s_14_1_1_1860                                                                                                                                         |     59|
|4051  |    mul_8s_8s_14_1_1_U781                                             |hls_dummy_mul_8s_8s_14_1_1_1861                                                                                                                                         |     59|
|4052  |    mul_8s_8s_14_1_1_U782                                             |hls_dummy_mul_8s_8s_14_1_1_1862                                                                                                                                         |     59|
|4053  |    mul_8s_8s_14_1_1_U783                                             |hls_dummy_mul_8s_8s_14_1_1_1863                                                                                                                                         |     59|
|4054  |    mul_8s_8s_14_1_1_U784                                             |hls_dummy_mul_8s_8s_14_1_1_1864                                                                                                                                         |     59|
|4055  |    mul_8s_8s_14_1_1_U785                                             |hls_dummy_mul_8s_8s_14_1_1_1865                                                                                                                                         |     59|
|4056  |    mul_8s_8s_14_1_1_U786                                             |hls_dummy_mul_8s_8s_14_1_1_1866                                                                                                                                         |     59|
|4057  |    mul_8s_8s_14_1_1_U787                                             |hls_dummy_mul_8s_8s_14_1_1_1867                                                                                                                                         |     59|
|4058  |    mul_8s_8s_14_1_1_U788                                             |hls_dummy_mul_8s_8s_14_1_1_1868                                                                                                                                         |     59|
|4059  |    mul_8s_8s_14_1_1_U789                                             |hls_dummy_mul_8s_8s_14_1_1_1869                                                                                                                                         |     59|
|4060  |    mul_8s_8s_14_1_1_U790                                             |hls_dummy_mul_8s_8s_14_1_1_1870                                                                                                                                         |     59|
|4061  |    mul_8s_8s_14_1_1_U791                                             |hls_dummy_mul_8s_8s_14_1_1_1871                                                                                                                                         |     59|
|4062  |    mul_8s_8s_14_1_1_U792                                             |hls_dummy_mul_8s_8s_14_1_1_1872                                                                                                                                         |     48|
|4063  |    mul_8s_8s_14_1_1_U793                                             |hls_dummy_mul_8s_8s_14_1_1_1873                                                                                                                                         |     20|
|4064  |    mul_8s_8s_14_1_1_U794                                             |hls_dummy_mul_8s_8s_14_1_1_1874                                                                                                                                         |     59|
|4065  |    mul_8s_8s_14_1_1_U795                                             |hls_dummy_mul_8s_8s_14_1_1_1875                                                                                                                                         |     59|
|4066  |    mul_8s_8s_14_1_1_U796                                             |hls_dummy_mul_8s_8s_14_1_1_1876                                                                                                                                         |     59|
|4067  |    mul_8s_8s_14_1_1_U797                                             |hls_dummy_mul_8s_8s_14_1_1_1877                                                                                                                                         |     59|
|4068  |    mul_8s_8s_14_1_1_U798                                             |hls_dummy_mul_8s_8s_14_1_1_1878                                                                                                                                         |     59|
|4069  |    mul_8s_8s_14_1_1_U799                                             |hls_dummy_mul_8s_8s_14_1_1_1879                                                                                                                                         |     59|
|4070  |    mul_8s_8s_14_1_1_U800                                             |hls_dummy_mul_8s_8s_14_1_1_1880                                                                                                                                         |     59|
|4071  |    mul_8s_8s_14_1_1_U801                                             |hls_dummy_mul_8s_8s_14_1_1_1881                                                                                                                                         |     59|
|4072  |    mul_8s_8s_14_1_1_U802                                             |hls_dummy_mul_8s_8s_14_1_1_1882                                                                                                                                         |     59|
|4073  |    mul_8s_8s_14_1_1_U803                                             |hls_dummy_mul_8s_8s_14_1_1_1883                                                                                                                                         |     59|
|4074  |    mul_8s_8s_14_1_1_U804                                             |hls_dummy_mul_8s_8s_14_1_1_1884                                                                                                                                         |     59|
|4075  |    mul_8s_8s_14_1_1_U805                                             |hls_dummy_mul_8s_8s_14_1_1_1885                                                                                                                                         |     59|
|4076  |    mul_8s_8s_14_1_1_U806                                             |hls_dummy_mul_8s_8s_14_1_1_1886                                                                                                                                         |     59|
|4077  |    mul_8s_8s_14_1_1_U807                                             |hls_dummy_mul_8s_8s_14_1_1_1887                                                                                                                                         |     48|
|4078  |    mul_8s_8s_14_1_1_U808                                             |hls_dummy_mul_8s_8s_14_1_1_1888                                                                                                                                         |     59|
|4079  |    mul_8s_8s_14_1_1_U809                                             |hls_dummy_mul_8s_8s_14_1_1_1889                                                                                                                                         |     59|
|4080  |    mul_8s_8s_14_1_1_U810                                             |hls_dummy_mul_8s_8s_14_1_1_1890                                                                                                                                         |     59|
|4081  |    mul_8s_8s_14_1_1_U811                                             |hls_dummy_mul_8s_8s_14_1_1_1891                                                                                                                                         |     59|
|4082  |    mul_8s_8s_14_1_1_U812                                             |hls_dummy_mul_8s_8s_14_1_1_1892                                                                                                                                         |     59|
|4083  |    mul_8s_8s_14_1_1_U813                                             |hls_dummy_mul_8s_8s_14_1_1_1893                                                                                                                                         |     59|
|4084  |    mul_8s_8s_14_1_1_U814                                             |hls_dummy_mul_8s_8s_14_1_1_1894                                                                                                                                         |     59|
|4085  |    mul_8s_8s_14_1_1_U815                                             |hls_dummy_mul_8s_8s_14_1_1_1895                                                                                                                                         |     59|
|4086  |    mul_8s_8s_14_1_1_U816                                             |hls_dummy_mul_8s_8s_14_1_1_1896                                                                                                                                         |     59|
|4087  |    mul_8s_8s_14_1_1_U817                                             |hls_dummy_mul_8s_8s_14_1_1_1897                                                                                                                                         |     59|
|4088  |    mul_8s_8s_14_1_1_U818                                             |hls_dummy_mul_8s_8s_14_1_1_1898                                                                                                                                         |     59|
|4089  |    mul_8s_8s_14_1_1_U819                                             |hls_dummy_mul_8s_8s_14_1_1_1899                                                                                                                                         |     59|
|4090  |    mul_8s_8s_14_1_1_U820                                             |hls_dummy_mul_8s_8s_14_1_1_1900                                                                                                                                         |     59|
|4091  |    mul_8s_8s_14_1_1_U821                                             |hls_dummy_mul_8s_8s_14_1_1_1901                                                                                                                                         |     48|
|4092  |    mul_8s_8s_14_1_1_U822                                             |hls_dummy_mul_8s_8s_14_1_1_1902                                                                                                                                         |     59|
|4093  |    mul_8s_8s_14_1_1_U823                                             |hls_dummy_mul_8s_8s_14_1_1_1903                                                                                                                                         |     59|
|4094  |    mul_8s_8s_14_1_1_U824                                             |hls_dummy_mul_8s_8s_14_1_1_1904                                                                                                                                         |     59|
|4095  |    mul_8s_8s_14_1_1_U825                                             |hls_dummy_mul_8s_8s_14_1_1_1905                                                                                                                                         |     59|
|4096  |    mul_8s_8s_14_1_1_U826                                             |hls_dummy_mul_8s_8s_14_1_1_1906                                                                                                                                         |     59|
|4097  |    mul_8s_8s_14_1_1_U827                                             |hls_dummy_mul_8s_8s_14_1_1_1907                                                                                                                                         |     59|
|4098  |    mul_8s_8s_14_1_1_U828                                             |hls_dummy_mul_8s_8s_14_1_1_1908                                                                                                                                         |     59|
|4099  |    mul_8s_8s_14_1_1_U829                                             |hls_dummy_mul_8s_8s_14_1_1_1909                                                                                                                                         |     59|
|4100  |    mul_8s_8s_14_1_1_U830                                             |hls_dummy_mul_8s_8s_14_1_1_1910                                                                                                                                         |     59|
|4101  |    mul_8s_8s_14_1_1_U831                                             |hls_dummy_mul_8s_8s_14_1_1_1911                                                                                                                                         |     59|
|4102  |    mul_8s_8s_14_1_1_U832                                             |hls_dummy_mul_8s_8s_14_1_1_1912                                                                                                                                         |     59|
|4103  |    mul_8s_8s_14_1_1_U833                                             |hls_dummy_mul_8s_8s_14_1_1_1913                                                                                                                                         |     59|
|4104  |    mul_8s_8s_14_1_1_U834                                             |hls_dummy_mul_8s_8s_14_1_1_1914                                                                                                                                         |     59|
|4105  |    mul_8s_8s_14_1_1_U835                                             |hls_dummy_mul_8s_8s_14_1_1_1915                                                                                                                                         |     48|
|4106  |    mul_8s_8s_14_1_1_U836                                             |hls_dummy_mul_8s_8s_14_1_1_1916                                                                                                                                         |     48|
|4107  |    mul_8s_8s_14_1_1_U837                                             |hls_dummy_mul_8s_8s_14_1_1_1917                                                                                                                                         |     20|
|4108  |    mul_8s_8s_14_1_1_U838                                             |hls_dummy_mul_8s_8s_14_1_1_1918                                                                                                                                         |     59|
|4109  |    mul_8s_8s_14_1_1_U839                                             |hls_dummy_mul_8s_8s_14_1_1_1919                                                                                                                                         |     59|
|4110  |    mul_8s_8s_14_1_1_U840                                             |hls_dummy_mul_8s_8s_14_1_1_1920                                                                                                                                         |     59|
|4111  |    mul_8s_8s_14_1_1_U841                                             |hls_dummy_mul_8s_8s_14_1_1_1921                                                                                                                                         |     59|
|4112  |    mul_8s_8s_14_1_1_U842                                             |hls_dummy_mul_8s_8s_14_1_1_1922                                                                                                                                         |     59|
|4113  |    mul_8s_8s_14_1_1_U843                                             |hls_dummy_mul_8s_8s_14_1_1_1923                                                                                                                                         |     59|
|4114  |    mul_8s_8s_14_1_1_U844                                             |hls_dummy_mul_8s_8s_14_1_1_1924                                                                                                                                         |     59|
|4115  |    mul_8s_8s_14_1_1_U845                                             |hls_dummy_mul_8s_8s_14_1_1_1925                                                                                                                                         |     59|
|4116  |    mul_8s_8s_14_1_1_U846                                             |hls_dummy_mul_8s_8s_14_1_1_1926                                                                                                                                         |     59|
|4117  |    mul_8s_8s_14_1_1_U847                                             |hls_dummy_mul_8s_8s_14_1_1_1927                                                                                                                                         |     59|
|4118  |    mul_8s_8s_14_1_1_U848                                             |hls_dummy_mul_8s_8s_14_1_1_1928                                                                                                                                         |     59|
|4119  |    mul_8s_8s_14_1_1_U849                                             |hls_dummy_mul_8s_8s_14_1_1_1929                                                                                                                                         |     59|
|4120  |    mul_8s_8s_14_1_1_U850                                             |hls_dummy_mul_8s_8s_14_1_1_1930                                                                                                                                         |     48|
|4121  |    mul_8s_8s_14_1_1_U851                                             |hls_dummy_mul_8s_8s_14_1_1_1931                                                                                                                                         |     48|
|4122  |    mul_8s_8s_14_1_1_U852                                             |hls_dummy_mul_8s_8s_14_1_1_1932                                                                                                                                         |     59|
|4123  |    mul_8s_8s_14_1_1_U853                                             |hls_dummy_mul_8s_8s_14_1_1_1933                                                                                                                                         |     59|
|4124  |    mul_8s_8s_14_1_1_U854                                             |hls_dummy_mul_8s_8s_14_1_1_1934                                                                                                                                         |     59|
|4125  |    mul_8s_8s_14_1_1_U855                                             |hls_dummy_mul_8s_8s_14_1_1_1935                                                                                                                                         |     59|
|4126  |    mul_8s_8s_14_1_1_U856                                             |hls_dummy_mul_8s_8s_14_1_1_1936                                                                                                                                         |     59|
|4127  |    mul_8s_8s_14_1_1_U857                                             |hls_dummy_mul_8s_8s_14_1_1_1937                                                                                                                                         |     59|
|4128  |    mul_8s_8s_14_1_1_U858                                             |hls_dummy_mul_8s_8s_14_1_1_1938                                                                                                                                         |     59|
|4129  |    mul_8s_8s_14_1_1_U859                                             |hls_dummy_mul_8s_8s_14_1_1_1939                                                                                                                                         |     59|
|4130  |    mul_8s_8s_14_1_1_U860                                             |hls_dummy_mul_8s_8s_14_1_1_1940                                                                                                                                         |     59|
|4131  |    mul_8s_8s_14_1_1_U861                                             |hls_dummy_mul_8s_8s_14_1_1_1941                                                                                                                                         |     59|
|4132  |    mul_8s_8s_14_1_1_U862                                             |hls_dummy_mul_8s_8s_14_1_1_1942                                                                                                                                         |     59|
|4133  |    mul_8s_8s_14_1_1_U863                                             |hls_dummy_mul_8s_8s_14_1_1_1943                                                                                                                                         |     59|
|4134  |    mul_8s_8s_14_1_1_U864                                             |hls_dummy_mul_8s_8s_14_1_1_1944                                                                                                                                         |     48|
|4135  |    mul_8s_8s_14_1_1_U865                                             |hls_dummy_mul_8s_8s_14_1_1_1945                                                                                                                                         |     48|
|4136  |    mul_8s_8s_14_1_1_U866                                             |hls_dummy_mul_8s_8s_14_1_1_1946                                                                                                                                         |     59|
|4137  |    mul_8s_8s_14_1_1_U867                                             |hls_dummy_mul_8s_8s_14_1_1_1947                                                                                                                                         |     59|
|4138  |    mul_8s_8s_14_1_1_U868                                             |hls_dummy_mul_8s_8s_14_1_1_1948                                                                                                                                         |     59|
|4139  |    mul_8s_8s_14_1_1_U869                                             |hls_dummy_mul_8s_8s_14_1_1_1949                                                                                                                                         |     59|
|4140  |    mul_8s_8s_14_1_1_U870                                             |hls_dummy_mul_8s_8s_14_1_1_1950                                                                                                                                         |     59|
|4141  |    mul_8s_8s_14_1_1_U871                                             |hls_dummy_mul_8s_8s_14_1_1_1951                                                                                                                                         |     59|
|4142  |    mul_8s_8s_14_1_1_U872                                             |hls_dummy_mul_8s_8s_14_1_1_1952                                                                                                                                         |     59|
|4143  |    mul_8s_8s_14_1_1_U873                                             |hls_dummy_mul_8s_8s_14_1_1_1953                                                                                                                                         |     59|
|4144  |    mul_8s_8s_14_1_1_U874                                             |hls_dummy_mul_8s_8s_14_1_1_1954                                                                                                                                         |     59|
|4145  |    mul_8s_8s_14_1_1_U875                                             |hls_dummy_mul_8s_8s_14_1_1_1955                                                                                                                                         |     59|
|4146  |    mul_8s_8s_14_1_1_U876                                             |hls_dummy_mul_8s_8s_14_1_1_1956                                                                                                                                         |     59|
|4147  |    mul_8s_8s_14_1_1_U877                                             |hls_dummy_mul_8s_8s_14_1_1_1957                                                                                                                                         |     59|
|4148  |    mul_8s_8s_14_1_1_U878                                             |hls_dummy_mul_8s_8s_14_1_1_1958                                                                                                                                         |     48|
|4149  |    mul_8s_8s_14_1_1_U879                                             |hls_dummy_mul_8s_8s_14_1_1_1959                                                                                                                                         |     48|
|4150  |    mul_8s_8s_14_1_1_U880                                             |hls_dummy_mul_8s_8s_14_1_1_1960                                                                                                                                         |     48|
|4151  |    mul_8s_8s_14_1_1_U881                                             |hls_dummy_mul_8s_8s_14_1_1_1961                                                                                                                                         |     20|
|4152  |    mul_8s_8s_14_1_1_U882                                             |hls_dummy_mul_8s_8s_14_1_1_1962                                                                                                                                         |     59|
|4153  |    mul_8s_8s_14_1_1_U883                                             |hls_dummy_mul_8s_8s_14_1_1_1963                                                                                                                                         |     59|
|4154  |    mul_8s_8s_14_1_1_U884                                             |hls_dummy_mul_8s_8s_14_1_1_1964                                                                                                                                         |     59|
|4155  |    mul_8s_8s_14_1_1_U885                                             |hls_dummy_mul_8s_8s_14_1_1_1965                                                                                                                                         |     59|
|4156  |    mul_8s_8s_14_1_1_U886                                             |hls_dummy_mul_8s_8s_14_1_1_1966                                                                                                                                         |     59|
|4157  |    mul_8s_8s_14_1_1_U887                                             |hls_dummy_mul_8s_8s_14_1_1_1967                                                                                                                                         |     59|
|4158  |    mul_8s_8s_14_1_1_U888                                             |hls_dummy_mul_8s_8s_14_1_1_1968                                                                                                                                         |     59|
|4159  |    mul_8s_8s_14_1_1_U889                                             |hls_dummy_mul_8s_8s_14_1_1_1969                                                                                                                                         |     59|
|4160  |    mul_8s_8s_14_1_1_U890                                             |hls_dummy_mul_8s_8s_14_1_1_1970                                                                                                                                         |     59|
|4161  |    mul_8s_8s_14_1_1_U891                                             |hls_dummy_mul_8s_8s_14_1_1_1971                                                                                                                                         |     59|
|4162  |    mul_8s_8s_14_1_1_U892                                             |hls_dummy_mul_8s_8s_14_1_1_1972                                                                                                                                         |     59|
|4163  |    mul_8s_8s_14_1_1_U893                                             |hls_dummy_mul_8s_8s_14_1_1_1973                                                                                                                                         |     48|
|4164  |    mul_8s_8s_14_1_1_U894                                             |hls_dummy_mul_8s_8s_14_1_1_1974                                                                                                                                         |     48|
|4165  |    mul_8s_8s_14_1_1_U895                                             |hls_dummy_mul_8s_8s_14_1_1_1975                                                                                                                                         |     48|
|4166  |    mul_8s_8s_14_1_1_U896                                             |hls_dummy_mul_8s_8s_14_1_1_1976                                                                                                                                         |     59|
|4167  |    mul_8s_8s_14_1_1_U897                                             |hls_dummy_mul_8s_8s_14_1_1_1977                                                                                                                                         |     59|
|4168  |    mul_8s_8s_14_1_1_U898                                             |hls_dummy_mul_8s_8s_14_1_1_1978                                                                                                                                         |     59|
|4169  |    mul_8s_8s_14_1_1_U899                                             |hls_dummy_mul_8s_8s_14_1_1_1979                                                                                                                                         |     59|
|4170  |    mul_8s_8s_14_1_1_U900                                             |hls_dummy_mul_8s_8s_14_1_1_1980                                                                                                                                         |     59|
|4171  |    mul_8s_8s_14_1_1_U901                                             |hls_dummy_mul_8s_8s_14_1_1_1981                                                                                                                                         |     59|
|4172  |    mul_8s_8s_14_1_1_U902                                             |hls_dummy_mul_8s_8s_14_1_1_1982                                                                                                                                         |     59|
|4173  |    mul_8s_8s_14_1_1_U903                                             |hls_dummy_mul_8s_8s_14_1_1_1983                                                                                                                                         |     59|
|4174  |    mul_8s_8s_14_1_1_U904                                             |hls_dummy_mul_8s_8s_14_1_1_1984                                                                                                                                         |     59|
|4175  |    mul_8s_8s_14_1_1_U905                                             |hls_dummy_mul_8s_8s_14_1_1_1985                                                                                                                                         |     59|
|4176  |    mul_8s_8s_14_1_1_U906                                             |hls_dummy_mul_8s_8s_14_1_1_1986                                                                                                                                         |     59|
|4177  |    mul_8s_8s_14_1_1_U907                                             |hls_dummy_mul_8s_8s_14_1_1_1987                                                                                                                                         |     48|
|4178  |    mul_8s_8s_14_1_1_U908                                             |hls_dummy_mul_8s_8s_14_1_1_1988                                                                                                                                         |     48|
|4179  |    mul_8s_8s_14_1_1_U909                                             |hls_dummy_mul_8s_8s_14_1_1_1989                                                                                                                                         |     48|
|4180  |    mul_8s_8s_14_1_1_U910                                             |hls_dummy_mul_8s_8s_14_1_1_1990                                                                                                                                         |     59|
|4181  |    mul_8s_8s_14_1_1_U911                                             |hls_dummy_mul_8s_8s_14_1_1_1991                                                                                                                                         |     59|
|4182  |    mul_8s_8s_14_1_1_U912                                             |hls_dummy_mul_8s_8s_14_1_1_1992                                                                                                                                         |     59|
|4183  |    mul_8s_8s_14_1_1_U913                                             |hls_dummy_mul_8s_8s_14_1_1_1993                                                                                                                                         |     59|
|4184  |    mul_8s_8s_14_1_1_U914                                             |hls_dummy_mul_8s_8s_14_1_1_1994                                                                                                                                         |     59|
|4185  |    mul_8s_8s_14_1_1_U915                                             |hls_dummy_mul_8s_8s_14_1_1_1995                                                                                                                                         |     59|
|4186  |    mul_8s_8s_14_1_1_U916                                             |hls_dummy_mul_8s_8s_14_1_1_1996                                                                                                                                         |     59|
|4187  |    mul_8s_8s_14_1_1_U917                                             |hls_dummy_mul_8s_8s_14_1_1_1997                                                                                                                                         |     59|
|4188  |    mul_8s_8s_14_1_1_U918                                             |hls_dummy_mul_8s_8s_14_1_1_1998                                                                                                                                         |     59|
|4189  |    mul_8s_8s_14_1_1_U919                                             |hls_dummy_mul_8s_8s_14_1_1_1999                                                                                                                                         |     59|
|4190  |    mul_8s_8s_14_1_1_U920                                             |hls_dummy_mul_8s_8s_14_1_1_2000                                                                                                                                         |     59|
|4191  |    mul_8s_8s_14_1_1_U921                                             |hls_dummy_mul_8s_8s_14_1_1_2001                                                                                                                                         |     48|
|4192  |    mul_8s_8s_14_1_1_U922                                             |hls_dummy_mul_8s_8s_14_1_1_2002                                                                                                                                         |     48|
|4193  |    mul_8s_8s_14_1_1_U923                                             |hls_dummy_mul_8s_8s_14_1_1_2003                                                                                                                                         |     48|
|4194  |    mul_8s_8s_14_1_1_U924                                             |hls_dummy_mul_8s_8s_14_1_1_2004                                                                                                                                         |     48|
|4195  |    mul_8s_8s_14_1_1_U925                                             |hls_dummy_mul_8s_8s_14_1_1_2005                                                                                                                                         |     20|
|4196  |    mul_8s_8s_14_1_1_U926                                             |hls_dummy_mul_8s_8s_14_1_1_2006                                                                                                                                         |     59|
|4197  |    mul_8s_8s_14_1_1_U927                                             |hls_dummy_mul_8s_8s_14_1_1_2007                                                                                                                                         |     59|
|4198  |    mul_8s_8s_14_1_1_U928                                             |hls_dummy_mul_8s_8s_14_1_1_2008                                                                                                                                         |     59|
|4199  |    mul_8s_8s_14_1_1_U929                                             |hls_dummy_mul_8s_8s_14_1_1_2009                                                                                                                                         |     59|
|4200  |    mul_8s_8s_14_1_1_U930                                             |hls_dummy_mul_8s_8s_14_1_1_2010                                                                                                                                         |     59|
|4201  |    mul_8s_8s_14_1_1_U931                                             |hls_dummy_mul_8s_8s_14_1_1_2011                                                                                                                                         |     59|
|4202  |    mul_8s_8s_14_1_1_U932                                             |hls_dummy_mul_8s_8s_14_1_1_2012                                                                                                                                         |     59|
|4203  |    mul_8s_8s_14_1_1_U933                                             |hls_dummy_mul_8s_8s_14_1_1_2013                                                                                                                                         |     59|
|4204  |    mul_8s_8s_14_1_1_U934                                             |hls_dummy_mul_8s_8s_14_1_1_2014                                                                                                                                         |     59|
|4205  |    mul_8s_8s_14_1_1_U935                                             |hls_dummy_mul_8s_8s_14_1_1_2015                                                                                                                                         |     59|
|4206  |    mul_8s_8s_14_1_1_U936                                             |hls_dummy_mul_8s_8s_14_1_1_2016                                                                                                                                         |     48|
|4207  |    mul_8s_8s_14_1_1_U937                                             |hls_dummy_mul_8s_8s_14_1_1_2017                                                                                                                                         |     48|
|4208  |    mul_8s_8s_14_1_1_U938                                             |hls_dummy_mul_8s_8s_14_1_1_2018                                                                                                                                         |     48|
|4209  |    mul_8s_8s_14_1_1_U939                                             |hls_dummy_mul_8s_8s_14_1_1_2019                                                                                                                                         |     48|
|4210  |    mul_8s_8s_14_1_1_U940                                             |hls_dummy_mul_8s_8s_14_1_1_2020                                                                                                                                         |     59|
|4211  |    mul_8s_8s_14_1_1_U941                                             |hls_dummy_mul_8s_8s_14_1_1_2021                                                                                                                                         |     59|
|4212  |    mul_8s_8s_14_1_1_U942                                             |hls_dummy_mul_8s_8s_14_1_1_2022                                                                                                                                         |     59|
|4213  |    mul_8s_8s_14_1_1_U943                                             |hls_dummy_mul_8s_8s_14_1_1_2023                                                                                                                                         |     59|
|4214  |    mul_8s_8s_14_1_1_U944                                             |hls_dummy_mul_8s_8s_14_1_1_2024                                                                                                                                         |     59|
|4215  |    mul_8s_8s_14_1_1_U945                                             |hls_dummy_mul_8s_8s_14_1_1_2025                                                                                                                                         |     59|
|4216  |    mul_8s_8s_14_1_1_U946                                             |hls_dummy_mul_8s_8s_14_1_1_2026                                                                                                                                         |     59|
|4217  |    mul_8s_8s_14_1_1_U947                                             |hls_dummy_mul_8s_8s_14_1_1_2027                                                                                                                                         |     59|
|4218  |    mul_8s_8s_14_1_1_U948                                             |hls_dummy_mul_8s_8s_14_1_1_2028                                                                                                                                         |     59|
|4219  |    mul_8s_8s_14_1_1_U949                                             |hls_dummy_mul_8s_8s_14_1_1_2029                                                                                                                                         |     59|
|4220  |    mul_8s_8s_14_1_1_U950                                             |hls_dummy_mul_8s_8s_14_1_1_2030                                                                                                                                         |     48|
|4221  |    mul_8s_8s_14_1_1_U951                                             |hls_dummy_mul_8s_8s_14_1_1_2031                                                                                                                                         |     48|
|4222  |    mul_8s_8s_14_1_1_U952                                             |hls_dummy_mul_8s_8s_14_1_1_2032                                                                                                                                         |     48|
|4223  |    mul_8s_8s_14_1_1_U953                                             |hls_dummy_mul_8s_8s_14_1_1_2033                                                                                                                                         |     48|
|4224  |    mul_8s_8s_14_1_1_U954                                             |hls_dummy_mul_8s_8s_14_1_1_2034                                                                                                                                         |     59|
|4225  |    mul_8s_8s_14_1_1_U955                                             |hls_dummy_mul_8s_8s_14_1_1_2035                                                                                                                                         |     59|
|4226  |    mul_8s_8s_14_1_1_U956                                             |hls_dummy_mul_8s_8s_14_1_1_2036                                                                                                                                         |     59|
|4227  |    mul_8s_8s_14_1_1_U957                                             |hls_dummy_mul_8s_8s_14_1_1_2037                                                                                                                                         |     59|
|4228  |    mul_8s_8s_14_1_1_U958                                             |hls_dummy_mul_8s_8s_14_1_1_2038                                                                                                                                         |     59|
|4229  |    mul_8s_8s_14_1_1_U959                                             |hls_dummy_mul_8s_8s_14_1_1_2039                                                                                                                                         |     59|
|4230  |    mul_8s_8s_14_1_1_U960                                             |hls_dummy_mul_8s_8s_14_1_1_2040                                                                                                                                         |     59|
|4231  |    mul_8s_8s_14_1_1_U961                                             |hls_dummy_mul_8s_8s_14_1_1_2041                                                                                                                                         |     59|
|4232  |    mul_8s_8s_14_1_1_U962                                             |hls_dummy_mul_8s_8s_14_1_1_2042                                                                                                                                         |     59|
|4233  |    mul_8s_8s_14_1_1_U963                                             |hls_dummy_mul_8s_8s_14_1_1_2043                                                                                                                                         |     59|
|4234  |    mul_8s_8s_14_1_1_U964                                             |hls_dummy_mul_8s_8s_14_1_1_2044                                                                                                                                         |     48|
|4235  |    mul_8s_8s_14_1_1_U965                                             |hls_dummy_mul_8s_8s_14_1_1_2045                                                                                                                                         |     48|
|4236  |    mul_8s_8s_14_1_1_U966                                             |hls_dummy_mul_8s_8s_14_1_1_2046                                                                                                                                         |     48|
|4237  |    mul_8s_8s_14_1_1_U967                                             |hls_dummy_mul_8s_8s_14_1_1_2047                                                                                                                                         |     48|
|4238  |    mul_8s_8s_14_1_1_U968                                             |hls_dummy_mul_8s_8s_14_1_1_2048                                                                                                                                         |     48|
|4239  |    mul_8s_8s_14_1_1_U969                                             |hls_dummy_mul_8s_8s_14_1_1_2049                                                                                                                                         |     20|
|4240  |    mul_8s_8s_14_1_1_U970                                             |hls_dummy_mul_8s_8s_14_1_1_2050                                                                                                                                         |     59|
|4241  |    mul_8s_8s_14_1_1_U971                                             |hls_dummy_mul_8s_8s_14_1_1_2051                                                                                                                                         |     59|
|4242  |    mul_8s_8s_14_1_1_U972                                             |hls_dummy_mul_8s_8s_14_1_1_2052                                                                                                                                         |     59|
|4243  |    mul_8s_8s_14_1_1_U973                                             |hls_dummy_mul_8s_8s_14_1_1_2053                                                                                                                                         |     59|
|4244  |    mul_8s_8s_14_1_1_U974                                             |hls_dummy_mul_8s_8s_14_1_1_2054                                                                                                                                         |     59|
|4245  |    mul_8s_8s_14_1_1_U975                                             |hls_dummy_mul_8s_8s_14_1_1_2055                                                                                                                                         |     59|
|4246  |    mul_8s_8s_14_1_1_U976                                             |hls_dummy_mul_8s_8s_14_1_1_2056                                                                                                                                         |     59|
|4247  |    mul_8s_8s_14_1_1_U977                                             |hls_dummy_mul_8s_8s_14_1_1_2057                                                                                                                                         |     59|
|4248  |    mul_8s_8s_14_1_1_U978                                             |hls_dummy_mul_8s_8s_14_1_1_2058                                                                                                                                         |     59|
|4249  |    mul_8s_8s_14_1_1_U979                                             |hls_dummy_mul_8s_8s_14_1_1_2059                                                                                                                                         |     48|
|4250  |    mul_8s_8s_14_1_1_U980                                             |hls_dummy_mul_8s_8s_14_1_1_2060                                                                                                                                         |     48|
|4251  |    mul_8s_8s_14_1_1_U981                                             |hls_dummy_mul_8s_8s_14_1_1_2061                                                                                                                                         |     48|
|4252  |    mul_8s_8s_14_1_1_U982                                             |hls_dummy_mul_8s_8s_14_1_1_2062                                                                                                                                         |     48|
|4253  |    mul_8s_8s_14_1_1_U983                                             |hls_dummy_mul_8s_8s_14_1_1_2063                                                                                                                                         |     48|
|4254  |    mul_8s_8s_14_1_1_U984                                             |hls_dummy_mul_8s_8s_14_1_1_2064                                                                                                                                         |     59|
|4255  |    mul_8s_8s_14_1_1_U985                                             |hls_dummy_mul_8s_8s_14_1_1_2065                                                                                                                                         |     59|
|4256  |    mul_8s_8s_14_1_1_U986                                             |hls_dummy_mul_8s_8s_14_1_1_2066                                                                                                                                         |     59|
|4257  |    mul_8s_8s_14_1_1_U987                                             |hls_dummy_mul_8s_8s_14_1_1_2067                                                                                                                                         |     59|
|4258  |    mul_8s_8s_14_1_1_U988                                             |hls_dummy_mul_8s_8s_14_1_1_2068                                                                                                                                         |     59|
|4259  |    mul_8s_8s_14_1_1_U989                                             |hls_dummy_mul_8s_8s_14_1_1_2069                                                                                                                                         |     59|
|4260  |    mul_8s_8s_14_1_1_U990                                             |hls_dummy_mul_8s_8s_14_1_1_2070                                                                                                                                         |     59|
|4261  |    mul_8s_8s_14_1_1_U991                                             |hls_dummy_mul_8s_8s_14_1_1_2071                                                                                                                                         |     59|
|4262  |    mul_8s_8s_14_1_1_U992                                             |hls_dummy_mul_8s_8s_14_1_1_2072                                                                                                                                         |     59|
|4263  |    mul_8s_8s_14_1_1_U993                                             |hls_dummy_mul_8s_8s_14_1_1_2073                                                                                                                                         |     48|
|4264  |    mul_8s_8s_14_1_1_U994                                             |hls_dummy_mul_8s_8s_14_1_1_2074                                                                                                                                         |     48|
|4265  |    mul_8s_8s_14_1_1_U995                                             |hls_dummy_mul_8s_8s_14_1_1_2075                                                                                                                                         |     48|
|4266  |    mul_8s_8s_14_1_1_U996                                             |hls_dummy_mul_8s_8s_14_1_1_2076                                                                                                                                         |     48|
|4267  |    mul_8s_8s_14_1_1_U997                                             |hls_dummy_mul_8s_8s_14_1_1_2077                                                                                                                                         |     48|
|4268  |    mul_8s_8s_14_1_1_U998                                             |hls_dummy_mul_8s_8s_14_1_1_2078                                                                                                                                         |     59|
|4269  |    mul_8s_8s_14_1_1_U999                                             |hls_dummy_mul_8s_8s_14_1_1_2079                                                                                                                                         |     59|
|4270  |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_s_w4_ROM_AUTcud                                                                              |   9047|
|4271  |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4                                                                                                |   3918|
+------+----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:58 ; elapsed = 00:08:20 . Memory (MB): peak = 4784.008 ; gain = 2319.516 ; free physical = 296279 ; free virtual = 403132
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 304 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:01 ; elapsed = 00:08:25 . Memory (MB): peak = 4787.918 ; gain = 2323.426 ; free physical = 311631 ; free virtual = 418484
Synthesis Optimization Complete : Time (s): cpu = 00:08:01 ; elapsed = 00:08:25 . Memory (MB): peak = 4787.918 ; gain = 2323.426 ; free physical = 311678 ; free virtual = 418482
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4889.945 ; gain = 0.000 ; free physical = 311487 ; free virtual = 418331
INFO: [Netlist 29-17] Analyzing 18574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 13 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q111_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q14_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q176_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q177_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q317_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q323_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q329_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q332_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q336_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q342_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q350_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q353_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q365_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q376_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q378_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q384_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q390_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q395_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q405_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q407_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q411_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q416_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q418_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q428_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q439_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q449_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q455_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q458_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q462_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q468_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q470_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q474_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q481_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q483_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q491_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q495_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q502_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q508_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q510_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q512_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q516_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q518_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q525_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q528_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q529_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q533_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q537_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q546_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q554_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q560_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q565_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q567_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q579_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q584_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q586_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q588_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q600_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q607_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q609_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q615_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q617_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q626_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q636_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q638_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q647_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q657_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q663_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q668_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q672_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q678_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q680_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q684_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q686_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q689_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q701_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q710_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q712_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q726_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q728_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q731_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q733_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q735_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q747_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q749_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q754_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q773_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q775_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q777_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q783_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q789_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q791_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q798_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q804_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q806_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q817_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q827_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q833_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q838_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q846_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_3_3_3_U0/w4_U/q852_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5561.656 ; gain = 0.000 ; free physical = 310790 ; free virtual = 417766
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2080 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1275 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 5bb8c06e
INFO: [Common 17-83] Releasing license: Synthesis
515 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:30 ; elapsed = 00:09:54 . Memory (MB): peak = 5561.656 ; gain = 3121.164 ; free physical = 310758 ; free virtual = 417734
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 19416.634; main = 4802.468; forked = 15579.990
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 24510.781; main = 5561.660; forked = 19726.770
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5625.688 ; gain = 64.031 ; free physical = 310626 ; free virtual = 417726

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10446e5c9

Time (s): cpu = 00:03:09 ; elapsed = 00:00:42 . Memory (MB): peak = 6344.133 ; gain = 718.445 ; free physical = 307101 ; free virtual = 414757

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 86 inverters resulting in an inversion of 686 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10c1f6646

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 6412.086 ; gain = 0.000 ; free physical = 307103 ; free virtual = 414767
INFO: [Opt 31-389] Phase Retarget created 82 cells and removed 219 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7fed9897

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 6412.086 ; gain = 0.000 ; free physical = 309311 ; free virtual = 416975
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ee3b4c3a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:28 . Memory (MB): peak = 6412.086 ; gain = 0.000 ; free physical = 309409 ; free virtual = 417073
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 9772ce3c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:39 . Memory (MB): peak = 6412.086 ; gain = 0.000 ; free physical = 309390 ; free virtual = 417055
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 3d69ba05

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 6412.086 ; gain = 0.000 ; free physical = 309306 ; free virtual = 416970
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              82  |             219  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cfb0d0d6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 6412.086 ; gain = 0.000 ; free physical = 309250 ; free virtual = 416914

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 116 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 232
Ending PowerOpt Patch Enables Task | Checksum: cfb0d0d6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8075.906 ; gain = 0.000 ; free physical = 307604 ; free virtual = 415524
Ending Power Optimization Task | Checksum: cfb0d0d6

Time (s): cpu = 00:04:57 ; elapsed = 00:01:20 . Memory (MB): peak = 8075.906 ; gain = 1663.820 ; free physical = 307602 ; free virtual = 415522

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cfb0d0d6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8075.906 ; gain = 0.000 ; free physical = 307602 ; free virtual = 415522

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8075.906 ; gain = 0.000 ; free physical = 307600 ; free virtual = 415520
Ending Netlist Obfuscation Task | Checksum: cfb0d0d6

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 8075.906 ; gain = 0.000 ; free physical = 307587 ; free virtual = 415508
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:09:22 ; elapsed = 00:02:53 . Memory (MB): peak = 8075.906 ; gain = 2514.250 ; free physical = 307587 ; free virtual = 415508
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 14:01:29 2025...
