<root><simulation><result_generated_time />2023-05-13 00:01:23<layer><layer_spec />{'B': 1, 'K': 64, 'C': 3, 'OY': 224, 'OX': 224, 'IY': 226, 'IX': 226, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />86704128<total_data_size_element />{'W': 1728, 'I': 153228, 'O': 3211264}<total_data_reuse />{'W': 50176, 'I': 565.8504189834756, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />22/34</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [96, 1, 1], 'I': [24, 1, 1], 'O': [256, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 8)]], [[('FY', 3), ('K', 8)], [('K', 4)]], [], []]<I />[[[('K', 8)], [('K', 4)]], [[('FY', 3)], [('OY', 8)]], [], []]<O />[[[('FY', 3)], []], [[('K', 8)], [('OY', 8), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('C', 3), ('FX', 3), ('OY', 4), ('OX', 224), ('OY', 7), ('K', 2)], []]<I />[[], [('C', 3), ('FX', 3), ('OY', 4), ('OX', 224), ('OY', 7), ('K', 2)], []]<O />[[('C', 3), ('FX', 3)], [('OY', 4), ('OX', 224), ('OY', 7), ('K', 2)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [8.0, 1, 6272, 1], 'I': [76.8, 1.0, 7.37, 1.0], 'O': [3.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [8, 13824, 13824], 'I': [8, 1225824, 1225824], 'O': [8, 25690112, 25690112], 'O_partial': [8, 0, 0], 'O_final': [0, 25690112, 25690112]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.04, 0.0], 'O': [0.02, 0.77, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.8, 0.0], 'I': [0.02, 0.8, 0.0], 'O': [0.02, 0.8, 0.0]}<effective_mem_size_bit />{'W': [8, 6912, 13824], 'I': [8, 1225824, 1225824], 'O': [8, 6422528, 25690112], 'O_partial': [8, 0, 0], 'O_final': [0, 6422528, 25690112]}<total_unit_count />{'W': [768, 96, 1, 1], 'I': [768, 24, 1, 1], 'O': [768, 256, 1, 1]}<unique_unit_count />{'W': [96, 96, 1, 1], 'I': [10, 10, 1, 1], 'O': [256, 256, 1, 1]}<duplicate_unit_count />{'W': [8.0, 1.0, 1.0, 1.0], 'I': [76.8, 2.4, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[10838016, 10838016], [10838016, 1728], [1728, 0]]<I />[[2709504, 2709504], [1128960, 153228], [153228, 0]]<O />[[(25690112, 28901376), (3211264, 0)], [(0, 3211264), (3211264, 0)], [(0, 3211264), (0, 0)]]<O_partial />[[(25690112, 28901376), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (3211264, 0)], [(0, 3211264), (3211264, 0)], [(0, 3211264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1354752, 1354752], [169344, 27], [7, 0]]<I />[[338688, 338688], [17640, 2394], [599, 0]]<O />[[(3211264, 3612672), (401408, 0)], [(0, 50176), (50176, 0)], [(0, 12544), (0, 0)]]<O_partial />[([3211264, 3612672], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [401408, 0]), ([0, 50176], [50176, 0]), ([0, 12544], [0, 0])]</mem_access_count_word><mac_count><active />86704128<idle />28901376</mac_count></basic_info><energy><total_energy />191031377.6<mem_energy_breakdown><W />[949.1, 17830.9, 9.0]<I />[237.3, 2079.6, 797.2]<O />[2531.0, 9944.3, 16706.7]</mem_energy_breakdown><MAC_energy><active_MAC />189535223.8<idle_MAC />1445068.8<total />190980292.60000002</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7342<utilization_without_data_loading />0.75<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.979<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />115319<latency_cycle_without_data_loading />112896<ideal_computing_cycle />112896<data_loading><load_cycle_total />2423<load_cycle_individual />{'W': [2, 27, 0], 'I': [1, 2395, 0]}<load_cycle_combined />{'W': 27, 'I': 2395}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-112895], [-112895, 0], [-112896, -112896]], 'I': [[-112895], [-112895, -112895], [-112896, -112896]], 'O': [[-112896], [-112896, -62720], [-62720, -100352]]}<mem_stall_cycle_shared />{'W': [[-112895], [-112895, 0], [0, 0]], 'I': [[-112895], [-112895, 0], [0, 0]], 'O': [[-112896], [-112896, -62720], [-62720, -100352]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 13824, 13824], 'I': [8, 1225824, 1225824], 'O': [8, 25690112, 25690112], 'O_partial': [8, 0, 0], 'O_final': [0, 25690112, 25690112]}<data_size_each_level_total />{'W': [768, 13824, 13824], 'I': [80, 1225824, 1225824], 'O': [2048, 25690112, 25690112]}<loop_cycles_each_level />{'W': [1, 112896, 112896], 'I': [1, 112896, 112896], 'O': [9, 112896, 112896]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [1, 2, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [768.0, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [80.0, 10.9], [10.9, 10.9]], 'O': [[8.0, 0.9], [227.6, 227.6], [227.6, 227.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [768.0, 0.1], [0.1, 0.1]], 'I': [[8.0, 8.0], [80.0, 21.7], [21.7, 10.9]], 'O': [[8.0, 8.0], [2048.0, 227.6], [227.6, 227.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [768.0, 0.1], [0.1, 0]], 'I': [[8.0, 8.0], [80.0, 10.9], [10.9, 0]], 'O': [[8.0, 0.9], [227.6, 227.6], [227.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1075.6, 238.5], [11.0, 227.6]], 'I': [[8.0, 8.0], [1075.6, 238.5], [11.0, 227.6]], 'O': [[8.0, 0.9], [1075.6, 238.5], [11.0, 227.6]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 112896], [1, 1, 112896], [112896, 112896, 1]], 'I': [[1, 1, 112896], [1, 1, 112896], [112896, 112896, 1]], 'O': [[1, 1, 112896], [9, 9, 12544], [112896, 112896, 1]]}<trans_time_real />{'W': [[0, 1, 112896], [[0, 1, 112896], [2, 1, 112896]], [[27, 112896, 1], [7, 112896, 1]]], 'I': [[0, 1, 112896], [[0, 1, 112896], [0, 1, 112896]], [[2394, 112896, 1], [599, 112896, 1]]], 'O': [[0, 1, 112896], [[0, 9, 12544], [4, 9, 12544]], [[50176, 112896, 1], [12544, 112896, 1]]]}<single_stall_cycle />{'W': [[-1], [-1, 0], [-112869, -112889]], 'I': [[-1], [-1, -1], [-110502, -112297]], 'O': [[-1], [-9, -5], [-62720, -100352]]}<single_stall_count />{'W': [112895, 112895, 0], 'I': [112895, 112895, 0], 'O': [112896, 12544, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [50176, 0]}, 1: {'W': [112895, 0], 'I': [0, 0], 'O': [50176, 50176]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-112896, -112896], [-62720, -112896]], 1: [[-1, -112896], [-62720, -62720]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />5</simulation></root>