
rtos_filetest_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae00  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  0800b0a0  0800b0a0  0000c0a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b19c  0800b19c  0000d064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b19c  0800b19c  0000c19c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1a4  0800b1a4  0000d064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1a4  0800b1a4  0000c1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b1a8  0800b1a8  0000c1a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  24000000  0800b1ac  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004e30  24000064  0800b210  0000d064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24004e94  0800b210  0000de94  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000d064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029c0d  00000000  00000000  0000d092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004aab  00000000  00000000  00036c9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002070  00000000  00000000  0003b750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001930  00000000  00000000  0003d7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00040cfb  00000000  00000000  0003f0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002782b  00000000  00000000  0007fdeb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001b170b  00000000  00000000  000a7616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00258d21  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008ef4  00000000  00000000  00258d64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00261c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000064 	.word	0x24000064
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b088 	.word	0x0800b088

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000068 	.word	0x24000068
 80002dc:	0800b088 	.word	0x0800b088

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000610:	4b49      	ldr	r3, [pc, #292]	@ (8000738 <SystemInit+0x12c>)
 8000612:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000616:	4a48      	ldr	r2, [pc, #288]	@ (8000738 <SystemInit+0x12c>)
 8000618:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800061c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000620:	4b45      	ldr	r3, [pc, #276]	@ (8000738 <SystemInit+0x12c>)
 8000622:	691b      	ldr	r3, [r3, #16]
 8000624:	4a44      	ldr	r2, [pc, #272]	@ (8000738 <SystemInit+0x12c>)
 8000626:	f043 0310 	orr.w	r3, r3, #16
 800062a:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800062c:	4b43      	ldr	r3, [pc, #268]	@ (800073c <SystemInit+0x130>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f003 030f 	and.w	r3, r3, #15
 8000634:	2b06      	cmp	r3, #6
 8000636:	d807      	bhi.n	8000648 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000638:	4b40      	ldr	r3, [pc, #256]	@ (800073c <SystemInit+0x130>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	f023 030f 	bic.w	r3, r3, #15
 8000640:	4a3e      	ldr	r2, [pc, #248]	@ (800073c <SystemInit+0x130>)
 8000642:	f043 0307 	orr.w	r3, r3, #7
 8000646:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000648:	4b3d      	ldr	r3, [pc, #244]	@ (8000740 <SystemInit+0x134>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a3c      	ldr	r2, [pc, #240]	@ (8000740 <SystemInit+0x134>)
 800064e:	f043 0301 	orr.w	r3, r3, #1
 8000652:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000654:	4b3a      	ldr	r3, [pc, #232]	@ (8000740 <SystemInit+0x134>)
 8000656:	2200      	movs	r2, #0
 8000658:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800065a:	4b39      	ldr	r3, [pc, #228]	@ (8000740 <SystemInit+0x134>)
 800065c:	681a      	ldr	r2, [r3, #0]
 800065e:	4938      	ldr	r1, [pc, #224]	@ (8000740 <SystemInit+0x134>)
 8000660:	4b38      	ldr	r3, [pc, #224]	@ (8000744 <SystemInit+0x138>)
 8000662:	4013      	ands	r3, r2
 8000664:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000666:	4b35      	ldr	r3, [pc, #212]	@ (800073c <SystemInit+0x130>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	f003 0308 	and.w	r3, r3, #8
 800066e:	2b00      	cmp	r3, #0
 8000670:	d007      	beq.n	8000682 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000672:	4b32      	ldr	r3, [pc, #200]	@ (800073c <SystemInit+0x130>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	f023 030f 	bic.w	r3, r3, #15
 800067a:	4a30      	ldr	r2, [pc, #192]	@ (800073c <SystemInit+0x130>)
 800067c:	f043 0307 	orr.w	r3, r3, #7
 8000680:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000682:	4b2f      	ldr	r3, [pc, #188]	@ (8000740 <SystemInit+0x134>)
 8000684:	2200      	movs	r2, #0
 8000686:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000688:	4b2d      	ldr	r3, [pc, #180]	@ (8000740 <SystemInit+0x134>)
 800068a:	2200      	movs	r2, #0
 800068c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800068e:	4b2c      	ldr	r3, [pc, #176]	@ (8000740 <SystemInit+0x134>)
 8000690:	2200      	movs	r2, #0
 8000692:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000694:	4b2a      	ldr	r3, [pc, #168]	@ (8000740 <SystemInit+0x134>)
 8000696:	4a2c      	ldr	r2, [pc, #176]	@ (8000748 <SystemInit+0x13c>)
 8000698:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800069a:	4b29      	ldr	r3, [pc, #164]	@ (8000740 <SystemInit+0x134>)
 800069c:	4a2b      	ldr	r2, [pc, #172]	@ (800074c <SystemInit+0x140>)
 800069e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80006a0:	4b27      	ldr	r3, [pc, #156]	@ (8000740 <SystemInit+0x134>)
 80006a2:	4a2b      	ldr	r2, [pc, #172]	@ (8000750 <SystemInit+0x144>)
 80006a4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80006a6:	4b26      	ldr	r3, [pc, #152]	@ (8000740 <SystemInit+0x134>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006ac:	4b24      	ldr	r3, [pc, #144]	@ (8000740 <SystemInit+0x134>)
 80006ae:	4a28      	ldr	r2, [pc, #160]	@ (8000750 <SystemInit+0x144>)
 80006b0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006b2:	4b23      	ldr	r3, [pc, #140]	@ (8000740 <SystemInit+0x134>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b8:	4b21      	ldr	r3, [pc, #132]	@ (8000740 <SystemInit+0x134>)
 80006ba:	4a25      	ldr	r2, [pc, #148]	@ (8000750 <SystemInit+0x144>)
 80006bc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006be:	4b20      	ldr	r3, [pc, #128]	@ (8000740 <SystemInit+0x134>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000740 <SystemInit+0x134>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a1d      	ldr	r2, [pc, #116]	@ (8000740 <SystemInit+0x134>)
 80006ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006ce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000740 <SystemInit+0x134>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006d6:	4b1f      	ldr	r3, [pc, #124]	@ (8000754 <SystemInit+0x148>)
 80006d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006da:	4a1e      	ldr	r2, [pc, #120]	@ (8000754 <SystemInit+0x148>)
 80006dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e0:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000758 <SystemInit+0x14c>)
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	4b1d      	ldr	r3, [pc, #116]	@ (800075c <SystemInit+0x150>)
 80006e8:	4013      	ands	r3, r2
 80006ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006ee:	d202      	bcs.n	80006f6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000760 <SystemInit+0x154>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006f6:	4b12      	ldr	r3, [pc, #72]	@ (8000740 <SystemInit+0x134>)
 80006f8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006fc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000700:	2b00      	cmp	r3, #0
 8000702:	d113      	bne.n	800072c <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000704:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <SystemInit+0x134>)
 8000706:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800070a:	4a0d      	ldr	r2, [pc, #52]	@ (8000740 <SystemInit+0x134>)
 800070c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000710:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000714:	4b13      	ldr	r3, [pc, #76]	@ (8000764 <SystemInit+0x158>)
 8000716:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800071a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800071c:	4b08      	ldr	r3, [pc, #32]	@ (8000740 <SystemInit+0x134>)
 800071e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000722:	4a07      	ldr	r2, [pc, #28]	@ (8000740 <SystemInit+0x134>)
 8000724:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000728:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 800072c:	bf00      	nop
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr
 8000736:	bf00      	nop
 8000738:	e000ed00 	.word	0xe000ed00
 800073c:	52002000 	.word	0x52002000
 8000740:	58024400 	.word	0x58024400
 8000744:	eaf6ed7f 	.word	0xeaf6ed7f
 8000748:	02020200 	.word	0x02020200
 800074c:	01ff0000 	.word	0x01ff0000
 8000750:	01010280 	.word	0x01010280
 8000754:	580000c0 	.word	0x580000c0
 8000758:	5c001000 	.word	0x5c001000
 800075c:	ffff0000 	.word	0xffff0000
 8000760:	51008108 	.word	0x51008108
 8000764:	52004000 	.word	0x52004000

08000768 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800076c:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <ExitRun0Mode+0x2c>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	4a08      	ldr	r2, [pc, #32]	@ (8000794 <ExitRun0Mode+0x2c>)
 8000772:	f023 0302 	bic.w	r3, r3, #2
 8000776:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000778:	bf00      	nop
 800077a:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <ExitRun0Mode+0x2c>)
 800077c:	685b      	ldr	r3, [r3, #4]
 800077e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000782:	2b00      	cmp	r3, #0
 8000784:	d0f9      	beq.n	800077a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000786:	bf00      	nop
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	58024800 	.word	0x58024800

08000798 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b08a      	sub	sp, #40	@ 0x28
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800079e:	f107 031c 	add.w	r3, r7, #28
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80007aa:	463b      	mov	r3, r7
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
 80007b8:	615a      	str	r2, [r3, #20]
 80007ba:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007bc:	4b31      	ldr	r3, [pc, #196]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007be:	4a32      	ldr	r2, [pc, #200]	@ (8000888 <MX_ADC1_Init+0xf0>)
 80007c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80007c2:	4b30      	ldr	r3, [pc, #192]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007c4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80007c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80007ca:	4b2e      	ldr	r3, [pc, #184]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007d0:	4b2c      	ldr	r3, [pc, #176]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007d6:	4b2b      	ldr	r3, [pc, #172]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007d8:	2204      	movs	r2, #4
 80007da:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007dc:	4b29      	ldr	r3, [pc, #164]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007de:	2200      	movs	r2, #0
 80007e0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80007e2:	4b28      	ldr	r3, [pc, #160]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 80007e8:	4b26      	ldr	r3, [pc, #152]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007ea:	2201      	movs	r2, #1
 80007ec:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007ee:	4b25      	ldr	r3, [pc, #148]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007f4:	4b23      	ldr	r3, [pc, #140]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007fa:	4b22      	ldr	r3, [pc, #136]	@ (8000884 <MX_ADC1_Init+0xec>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000800:	4b20      	ldr	r3, [pc, #128]	@ (8000884 <MX_ADC1_Init+0xec>)
 8000802:	2200      	movs	r2, #0
 8000804:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000806:	4b1f      	ldr	r3, [pc, #124]	@ (8000884 <MX_ADC1_Init+0xec>)
 8000808:	2200      	movs	r2, #0
 800080a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800080c:	4b1d      	ldr	r3, [pc, #116]	@ (8000884 <MX_ADC1_Init+0xec>)
 800080e:	2200      	movs	r2, #0
 8000810:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000812:	4b1c      	ldr	r3, [pc, #112]	@ (8000884 <MX_ADC1_Init+0xec>)
 8000814:	2200      	movs	r2, #0
 8000816:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 800081a:	4b1a      	ldr	r3, [pc, #104]	@ (8000884 <MX_ADC1_Init+0xec>)
 800081c:	2201      	movs	r2, #1
 800081e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000820:	4818      	ldr	r0, [pc, #96]	@ (8000884 <MX_ADC1_Init+0xec>)
 8000822:	f000 ff97 	bl	8001754 <HAL_ADC_Init>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800082c:	f000 fb38 	bl	8000ea0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000830:	2300      	movs	r3, #0
 8000832:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000834:	f107 031c 	add.w	r3, r7, #28
 8000838:	4619      	mov	r1, r3
 800083a:	4812      	ldr	r0, [pc, #72]	@ (8000884 <MX_ADC1_Init+0xec>)
 800083c:	f001 fd4e 	bl	80022dc <HAL_ADCEx_MultiModeConfigChannel>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000846:	f000 fb2b 	bl	8000ea0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800084a:	4b10      	ldr	r3, [pc, #64]	@ (800088c <MX_ADC1_Init+0xf4>)
 800084c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800084e:	2306      	movs	r3, #6
 8000850:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000852:	2300      	movs	r3, #0
 8000854:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000856:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800085a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800085c:	2304      	movs	r3, #4
 800085e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000860:	2300      	movs	r3, #0
 8000862:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000864:	2300      	movs	r3, #0
 8000866:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000868:	463b      	mov	r3, r7
 800086a:	4619      	mov	r1, r3
 800086c:	4805      	ldr	r0, [pc, #20]	@ (8000884 <MX_ADC1_Init+0xec>)
 800086e:	f001 f913 	bl	8001a98 <HAL_ADC_ConfigChannel>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000878:	f000 fb12 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800087c:	bf00      	nop
 800087e:	3728      	adds	r7, #40	@ 0x28
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	24000080 	.word	0x24000080
 8000888:	40022000 	.word	0x40022000
 800088c:	25b00200 	.word	0x25b00200

08000890 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b088      	sub	sp, #32
 8000894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000896:	1d3b      	adds	r3, r7, #4
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
 80008a4:	615a      	str	r2, [r3, #20]
 80008a6:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80008a8:	4b2b      	ldr	r3, [pc, #172]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008aa:	4a2c      	ldr	r2, [pc, #176]	@ (800095c <MX_ADC2_Init+0xcc>)
 80008ac:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80008ae:	4b2a      	ldr	r3, [pc, #168]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008b0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008b4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 80008b6:	4b28      	ldr	r3, [pc, #160]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008bc:	4b26      	ldr	r3, [pc, #152]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008be:	2200      	movs	r2, #0
 80008c0:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008c2:	4b25      	ldr	r3, [pc, #148]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008c4:	2204      	movs	r2, #4
 80008c6:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80008c8:	4b23      	ldr	r3, [pc, #140]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80008ce:	4b22      	ldr	r3, [pc, #136]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 80008d4:	4b20      	ldr	r3, [pc, #128]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80008da:	4b1f      	ldr	r3, [pc, #124]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008dc:	2200      	movs	r2, #0
 80008de:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008e0:	4b1d      	ldr	r3, [pc, #116]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008e6:	4b1c      	ldr	r3, [pc, #112]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80008ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008f2:	4b19      	ldr	r3, [pc, #100]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80008f8:	4b17      	ldr	r3, [pc, #92]	@ (8000958 <MX_ADC2_Init+0xc8>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80008fe:	4b16      	ldr	r3, [pc, #88]	@ (8000958 <MX_ADC2_Init+0xc8>)
 8000900:	2200      	movs	r2, #0
 8000902:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 8000906:	4b14      	ldr	r3, [pc, #80]	@ (8000958 <MX_ADC2_Init+0xc8>)
 8000908:	2201      	movs	r2, #1
 800090a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800090c:	4812      	ldr	r0, [pc, #72]	@ (8000958 <MX_ADC2_Init+0xc8>)
 800090e:	f000 ff21 	bl	8001754 <HAL_ADC_Init>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8000918:	f000 fac2 	bl	8000ea0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800091c:	4b10      	ldr	r3, [pc, #64]	@ (8000960 <MX_ADC2_Init+0xd0>)
 800091e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000920:	2306      	movs	r3, #6
 8000922:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000924:	2300      	movs	r3, #0
 8000926:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000928:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800092c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800092e:	2304      	movs	r3, #4
 8000930:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000932:	2300      	movs	r3, #0
 8000934:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000936:	2300      	movs	r3, #0
 8000938:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	4619      	mov	r1, r3
 800093e:	4806      	ldr	r0, [pc, #24]	@ (8000958 <MX_ADC2_Init+0xc8>)
 8000940:	f001 f8aa 	bl	8001a98 <HAL_ADC_ConfigChannel>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 800094a:	f000 faa9 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	3720      	adds	r7, #32
 8000952:	46bd      	mov	sp, r7
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	240000e4 	.word	0x240000e4
 800095c:	40022100 	.word	0x40022100
 8000960:	25b00200 	.word	0x25b00200

08000964 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08c      	sub	sp, #48	@ 0x30
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096c:	f107 031c 	add.w	r3, r7, #28
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
 8000974:	605a      	str	r2, [r3, #4]
 8000976:	609a      	str	r2, [r3, #8]
 8000978:	60da      	str	r2, [r3, #12]
 800097a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a39      	ldr	r2, [pc, #228]	@ (8000a68 <HAL_ADC_MspInit+0x104>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d133      	bne.n	80009ee <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000986:	4b39      	ldr	r3, [pc, #228]	@ (8000a6c <HAL_ADC_MspInit+0x108>)
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	3301      	adds	r3, #1
 800098c:	4a37      	ldr	r2, [pc, #220]	@ (8000a6c <HAL_ADC_MspInit+0x108>)
 800098e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000990:	4b36      	ldr	r3, [pc, #216]	@ (8000a6c <HAL_ADC_MspInit+0x108>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2b01      	cmp	r3, #1
 8000996:	d10e      	bne.n	80009b6 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000998:	4b35      	ldr	r3, [pc, #212]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 800099a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800099e:	4a34      	ldr	r2, [pc, #208]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 80009a0:	f043 0320 	orr.w	r3, r3, #32
 80009a4:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80009a8:	4b31      	ldr	r3, [pc, #196]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 80009aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80009ae:	f003 0320 	and.w	r3, r3, #32
 80009b2:	61bb      	str	r3, [r7, #24]
 80009b4:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009b6:	4b2e      	ldr	r3, [pc, #184]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 80009b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009bc:	4a2c      	ldr	r2, [pc, #176]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 80009be:	f043 0302 	orr.w	r3, r3, #2
 80009c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 80009c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009cc:	f003 0302 	and.w	r3, r3, #2
 80009d0:	617b      	str	r3, [r7, #20]
 80009d2:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_INP9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80009d4:	2301      	movs	r3, #1
 80009d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009d8:	2303      	movs	r3, #3
 80009da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e0:	f107 031c 	add.w	r3, r7, #28
 80009e4:	4619      	mov	r1, r3
 80009e6:	4823      	ldr	r0, [pc, #140]	@ (8000a74 <HAL_ADC_MspInit+0x110>)
 80009e8:	f002 f99a 	bl	8002d20 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80009ec:	e037      	b.n	8000a5e <HAL_ADC_MspInit+0xfa>
  else if(adcHandle->Instance==ADC2)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	4a21      	ldr	r2, [pc, #132]	@ (8000a78 <HAL_ADC_MspInit+0x114>)
 80009f4:	4293      	cmp	r3, r2
 80009f6:	d132      	bne.n	8000a5e <HAL_ADC_MspInit+0xfa>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80009f8:	4b1c      	ldr	r3, [pc, #112]	@ (8000a6c <HAL_ADC_MspInit+0x108>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	3301      	adds	r3, #1
 80009fe:	4a1b      	ldr	r2, [pc, #108]	@ (8000a6c <HAL_ADC_MspInit+0x108>)
 8000a00:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000a02:	4b1a      	ldr	r3, [pc, #104]	@ (8000a6c <HAL_ADC_MspInit+0x108>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d10e      	bne.n	8000a28 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000a0a:	4b19      	ldr	r3, [pc, #100]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 8000a0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a10:	4a17      	ldr	r2, [pc, #92]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 8000a12:	f043 0320 	orr.w	r3, r3, #32
 8000a16:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a1a:	4b15      	ldr	r3, [pc, #84]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 8000a1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a20:	f003 0320 	and.w	r3, r3, #32
 8000a24:	613b      	str	r3, [r7, #16]
 8000a26:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a28:	4b11      	ldr	r3, [pc, #68]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 8000a2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a2e:	4a10      	ldr	r2, [pc, #64]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 8000a30:	f043 0302 	orr.w	r3, r3, #2
 8000a34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a38:	4b0d      	ldr	r3, [pc, #52]	@ (8000a70 <HAL_ADC_MspInit+0x10c>)
 8000a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a3e:	f003 0302 	and.w	r3, r3, #2
 8000a42:	60fb      	str	r3, [r7, #12]
 8000a44:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a46:	2301      	movs	r3, #1
 8000a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a52:	f107 031c 	add.w	r3, r7, #28
 8000a56:	4619      	mov	r1, r3
 8000a58:	4806      	ldr	r0, [pc, #24]	@ (8000a74 <HAL_ADC_MspInit+0x110>)
 8000a5a:	f002 f961 	bl	8002d20 <HAL_GPIO_Init>
}
 8000a5e:	bf00      	nop
 8000a60:	3730      	adds	r7, #48	@ 0x30
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	40022000 	.word	0x40022000
 8000a6c:	24000148 	.word	0x24000148
 8000a70:	58024400 	.word	0x58024400
 8000a74:	58020400 	.word	0x58020400
 8000a78:	40022100 	.word	0x40022100

08000a7c <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000a80:	4b2e      	ldr	r3, [pc, #184]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000a82:	4a2f      	ldr	r2, [pc, #188]	@ (8000b40 <MX_FDCAN1_Init+0xc4>)
 8000a84:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000a86:	4b2d      	ldr	r3, [pc, #180]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000a8c:	4b2b      	ldr	r3, [pc, #172]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000a92:	4b2a      	ldr	r3, [pc, #168]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000a98:	4b28      	ldr	r3, [pc, #160]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000a9e:	4b27      	ldr	r3, [pc, #156]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 5;
 8000aa4:	4b25      	ldr	r3, [pc, #148]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000aa6:	2205      	movs	r2, #5
 8000aa8:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000aaa:	4b24      	ldr	r3, [pc, #144]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000aac:	2201      	movs	r2, #1
 8000aae:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 8000ab0:	4b22      	ldr	r3, [pc, #136]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000ab2:	2205      	movs	r2, #5
 8000ab4:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000ab6:	4b21      	ldr	r3, [pc, #132]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000ab8:	2202      	movs	r2, #2
 8000aba:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000abc:	4b1f      	ldr	r3, [pc, #124]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000abe:	2201      	movs	r2, #1
 8000ac0:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000ac8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000aca:	2201      	movs	r2, #1
 8000acc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000ace:	4b1b      	ldr	r3, [pc, #108]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000ad4:	4b19      	ldr	r3, [pc, #100]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000ada:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000ae0:	4b16      	ldr	r3, [pc, #88]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000ae6:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000aec:	4b13      	ldr	r3, [pc, #76]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000aee:	2204      	movs	r2, #4
 8000af0:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000af2:	4b12      	ldr	r3, [pc, #72]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000af8:	4b10      	ldr	r3, [pc, #64]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000afa:	2204      	movs	r2, #4
 8000afc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000afe:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000b04:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000b06:	2204      	movs	r2, #4
 8000b08:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000b10:	4b0a      	ldr	r3, [pc, #40]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000b16:	4b09      	ldr	r3, [pc, #36]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000b1c:	4b07      	ldr	r3, [pc, #28]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000b22:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000b24:	2204      	movs	r2, #4
 8000b26:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000b28:	4804      	ldr	r0, [pc, #16]	@ (8000b3c <MX_FDCAN1_Init+0xc0>)
 8000b2a:	f001 fd95 	bl	8002658 <HAL_FDCAN_Init>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000b34:	f000 f9b4 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	2400014c 	.word	0x2400014c
 8000b40:	4000a000 	.word	0x4000a000

08000b44 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b0ba      	sub	sp, #232	@ 0xe8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b4c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]
 8000b58:	60da      	str	r2, [r3, #12]
 8000b5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b5c:	f107 0310 	add.w	r3, r7, #16
 8000b60:	22c0      	movs	r2, #192	@ 0xc0
 8000b62:	2100      	movs	r1, #0
 8000b64:	4618      	mov	r0, r3
 8000b66:	f00a f9ab 	bl	800aec0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4a27      	ldr	r2, [pc, #156]	@ (8000c0c <HAL_FDCAN_MspInit+0xc8>)
 8000b70:	4293      	cmp	r3, r2
 8000b72:	d147      	bne.n	8000c04 <HAL_FDCAN_MspInit+0xc0>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000b74:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b78:	f04f 0300 	mov.w	r3, #0
 8000b7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000b80:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b88:	f107 0310 	add.w	r3, r7, #16
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f003 faf9 	bl	8004184 <HAL_RCCEx_PeriphCLKConfig>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d001      	beq.n	8000b9c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000b98:	f000 f982 	bl	8000ea0 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000b9c:	4b1c      	ldr	r3, [pc, #112]	@ (8000c10 <HAL_FDCAN_MspInit+0xcc>)
 8000b9e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000ba2:	4a1b      	ldr	r2, [pc, #108]	@ (8000c10 <HAL_FDCAN_MspInit+0xcc>)
 8000ba4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ba8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000bac:	4b18      	ldr	r3, [pc, #96]	@ (8000c10 <HAL_FDCAN_MspInit+0xcc>)
 8000bae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bba:	4b15      	ldr	r3, [pc, #84]	@ (8000c10 <HAL_FDCAN_MspInit+0xcc>)
 8000bbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bc0:	4a13      	ldr	r2, [pc, #76]	@ (8000c10 <HAL_FDCAN_MspInit+0xcc>)
 8000bc2:	f043 0301 	orr.w	r3, r3, #1
 8000bc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bca:	4b11      	ldr	r3, [pc, #68]	@ (8000c10 <HAL_FDCAN_MspInit+0xcc>)
 8000bcc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bd0:	f003 0301 	and.w	r3, r3, #1
 8000bd4:	60bb      	str	r3, [r7, #8]
 8000bd6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000bd8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000bdc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be0:	2302      	movs	r3, #2
 8000be2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be6:	2300      	movs	r3, #0
 8000be8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bec:	2300      	movs	r3, #0
 8000bee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000bf2:	2309      	movs	r3, #9
 8000bf4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	4805      	ldr	r0, [pc, #20]	@ (8000c14 <HAL_FDCAN_MspInit+0xd0>)
 8000c00:	f002 f88e 	bl	8002d20 <HAL_GPIO_Init>

  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8000c04:	bf00      	nop
 8000c06:	37e8      	adds	r7, #232	@ 0xe8
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	4000a000 	.word	0x4000a000
 8000c10:	58024400 	.word	0x58024400
 8000c14:	58020000 	.word	0x58020000

08000c18 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of exTask01 */
  exTask01Handle = osThreadNew(StartTask01, NULL, &exTask01_attributes);
 8000c1c:	4a08      	ldr	r2, [pc, #32]	@ (8000c40 <MX_FREERTOS_Init+0x28>)
 8000c1e:	2100      	movs	r1, #0
 8000c20:	4808      	ldr	r0, [pc, #32]	@ (8000c44 <MX_FREERTOS_Init+0x2c>)
 8000c22:	f007 fbdf 	bl	80083e4 <osThreadNew>
 8000c26:	4603      	mov	r3, r0
 8000c28:	4a07      	ldr	r2, [pc, #28]	@ (8000c48 <MX_FREERTOS_Init+0x30>)
 8000c2a:	6013      	str	r3, [r2, #0]

  /* creation of exTask02 */
  exTask02Handle = osThreadNew(StartTask02, NULL, &exTask02_attributes);
 8000c2c:	4a07      	ldr	r2, [pc, #28]	@ (8000c4c <MX_FREERTOS_Init+0x34>)
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4807      	ldr	r0, [pc, #28]	@ (8000c50 <MX_FREERTOS_Init+0x38>)
 8000c32:	f007 fbd7 	bl	80083e4 <osThreadNew>
 8000c36:	4603      	mov	r3, r0
 8000c38:	4a06      	ldr	r2, [pc, #24]	@ (8000c54 <MX_FREERTOS_Init+0x3c>)
 8000c3a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000c3c:	bf00      	nop
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	0800b12c 	.word	0x0800b12c
 8000c44:	08000c59 	.word	0x08000c59
 8000c48:	240001ec 	.word	0x240001ec
 8000c4c:	0800b150 	.word	0x0800b150
 8000c50:	08000c69 	.word	0x08000c69
 8000c54:	240001f0 	.word	0x240001f0

08000c58 <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask01 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c60:	2001      	movs	r0, #1
 8000c62:	f007 fc51 	bl	8008508 <osDelay>
 8000c66:	e7fb      	b.n	8000c60 <StartTask01+0x8>

08000c68 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000c70:	2001      	movs	r0, #1
 8000c72:	f007 fc49 	bl	8008508 <osDelay>
 8000c76:	e7fb      	b.n	8000c70 <StartTask02+0x8>

08000c78 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b085      	sub	sp, #20
 8000c7c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7e:	4b19      	ldr	r3, [pc, #100]	@ (8000ce4 <MX_GPIO_Init+0x6c>)
 8000c80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c84:	4a17      	ldr	r2, [pc, #92]	@ (8000ce4 <MX_GPIO_Init+0x6c>)
 8000c86:	f043 0302 	orr.w	r3, r3, #2
 8000c8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c8e:	4b15      	ldr	r3, [pc, #84]	@ (8000ce4 <MX_GPIO_Init+0x6c>)
 8000c90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c94:	f003 0302 	and.w	r3, r3, #2
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c9c:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <MX_GPIO_Init+0x6c>)
 8000c9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca2:	4a10      	ldr	r2, [pc, #64]	@ (8000ce4 <MX_GPIO_Init+0x6c>)
 8000ca4:	f043 0304 	orr.w	r3, r3, #4
 8000ca8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cac:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce4 <MX_GPIO_Init+0x6c>)
 8000cae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb2:	f003 0304 	and.w	r3, r3, #4
 8000cb6:	60bb      	str	r3, [r7, #8]
 8000cb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cba:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce4 <MX_GPIO_Init+0x6c>)
 8000cbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc0:	4a08      	ldr	r2, [pc, #32]	@ (8000ce4 <MX_GPIO_Init+0x6c>)
 8000cc2:	f043 0301 	orr.w	r3, r3, #1
 8000cc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cca:	4b06      	ldr	r3, [pc, #24]	@ (8000ce4 <MX_GPIO_Init+0x6c>)
 8000ccc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cd0:	f003 0301 	and.w	r3, r3, #1
 8000cd4:	607b      	str	r3, [r7, #4]
 8000cd6:	687b      	ldr	r3, [r7, #4]

}
 8000cd8:	bf00      	nop
 8000cda:	3714      	adds	r7, #20
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	58024400 	.word	0x58024400

08000ce8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	af00      	add	r7, sp, #0
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cec:	f000 fb0c 	bl	8001308 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cf0:	f000 f816 	bl	8000d20 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000cf4:	f000 f892 	bl	8000e1c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cf8:	f7ff ffbe 	bl	8000c78 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000cfc:	f7ff febe 	bl	8000a7c <MX_FDCAN1_Init>
  MX_ADC1_Init();
 8000d00:	f7ff fd4a 	bl	8000798 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000d04:	f7ff fdc4 	bl	8000890 <MX_ADC2_Init>
  MX_USART3_UART_Init();
 8000d08:	f000 f980 	bl	800100c <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8000d0c:	f000 f9ca 	bl	80010a4 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000d10:	f007 fb1e 	bl	8008350 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000d14:	f7ff ff80 	bl	8000c18 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000d18:	f007 fb3e 	bl	8008398 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000d1c:	bf00      	nop
 8000d1e:	e7fd      	b.n	8000d1c <main+0x34>

08000d20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b09c      	sub	sp, #112	@ 0x70
 8000d24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2a:	224c      	movs	r2, #76	@ 0x4c
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f00a f8c6 	bl	800aec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	2220      	movs	r2, #32
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f00a f8c0 	bl	800aec0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000d40:	2004      	movs	r0, #4
 8000d42:	f002 f99d 	bl	8003080 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000d46:	2300      	movs	r3, #0
 8000d48:	603b      	str	r3, [r7, #0]
 8000d4a:	4b32      	ldr	r3, [pc, #200]	@ (8000e14 <SystemClock_Config+0xf4>)
 8000d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d4e:	4a31      	ldr	r2, [pc, #196]	@ (8000e14 <SystemClock_Config+0xf4>)
 8000d50:	f023 0301 	bic.w	r3, r3, #1
 8000d54:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000d56:	4b2f      	ldr	r3, [pc, #188]	@ (8000e14 <SystemClock_Config+0xf4>)
 8000d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d5a:	f003 0301 	and.w	r3, r3, #1
 8000d5e:	603b      	str	r3, [r7, #0]
 8000d60:	4b2d      	ldr	r3, [pc, #180]	@ (8000e18 <SystemClock_Config+0xf8>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d68:	4a2b      	ldr	r2, [pc, #172]	@ (8000e18 <SystemClock_Config+0xf8>)
 8000d6a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d6e:	6193      	str	r3, [r2, #24]
 8000d70:	4b29      	ldr	r3, [pc, #164]	@ (8000e18 <SystemClock_Config+0xf8>)
 8000d72:	699b      	ldr	r3, [r3, #24]
 8000d74:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d78:	603b      	str	r3, [r7, #0]
 8000d7a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d7c:	bf00      	nop
 8000d7e:	4b26      	ldr	r3, [pc, #152]	@ (8000e18 <SystemClock_Config+0xf8>)
 8000d80:	699b      	ldr	r3, [r3, #24]
 8000d82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d8a:	d1f8      	bne.n	8000d7e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d90:	2301      	movs	r3, #1
 8000d92:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d94:	2340      	movs	r3, #64	@ 0x40
 8000d96:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000da0:	2304      	movs	r3, #4
 8000da2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 15;
 8000da4:	230f      	movs	r3, #15
 8000da6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000da8:	2302      	movs	r3, #2
 8000daa:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8000dac:	2306      	movs	r3, #6
 8000dae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000db0:	2302      	movs	r3, #2
 8000db2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000db4:	230c      	movs	r3, #12
 8000db6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000db8:	2300      	movs	r3, #0
 8000dba:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f002 f9b5 	bl	8003134 <HAL_RCC_OscConfig>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000dd0:	f000 f866 	bl	8000ea0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dd4:	233f      	movs	r3, #63	@ 0x3f
 8000dd6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000de0:	2300      	movs	r3, #0
 8000de2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000de4:	2300      	movs	r3, #0
 8000de6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000de8:	2340      	movs	r3, #64	@ 0x40
 8000dea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000dec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000df0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000df2:	2300      	movs	r3, #0
 8000df4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000df6:	1d3b      	adds	r3, r7, #4
 8000df8:	2101      	movs	r1, #1
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f002 fdf4 	bl	80039e8 <HAL_RCC_ClockConfig>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d001      	beq.n	8000e0a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000e06:	f000 f84b 	bl	8000ea0 <Error_Handler>
  }
}
 8000e0a:	bf00      	nop
 8000e0c:	3770      	adds	r7, #112	@ 0x70
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	58000400 	.word	0x58000400
 8000e18:	58024800 	.word	0x58024800

08000e1c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b0b0      	sub	sp, #192	@ 0xc0
 8000e20:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e22:	463b      	mov	r3, r7
 8000e24:	22c0      	movs	r2, #192	@ 0xc0
 8000e26:	2100      	movs	r1, #0
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f00a f849 	bl	800aec0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e2e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000e32:	f04f 0300 	mov.w	r3, #0
 8000e36:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 32;
 8000e3a:	2320      	movs	r3, #32
 8000e3c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 120;
 8000e3e:	2378      	movs	r3, #120	@ 0x78
 8000e40:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 3;
 8000e42:	2303      	movs	r3, #3
 8000e44:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e46:	2302      	movs	r3, #2
 8000e48:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e4a:	2302      	movs	r3, #2
 8000e4c:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000e4e:	2340      	movs	r3, #64	@ 0x40
 8000e50:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000e52:	2300      	movs	r3, #0
 8000e54:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000e56:	2300      	movs	r3, #0
 8000e58:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e60:	463b      	mov	r3, r7
 8000e62:	4618      	mov	r0, r3
 8000e64:	f003 f98e 	bl	8004184 <HAL_RCCEx_PeriphCLKConfig>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8000e6e:	f000 f817 	bl	8000ea0 <Error_Handler>
  }
}
 8000e72:	bf00      	nop
 8000e74:	37c0      	adds	r7, #192	@ 0xc0
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a04      	ldr	r2, [pc, #16]	@ (8000e9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d101      	bne.n	8000e92 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000e8e:	f000 fa77 	bl	8001380 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000e92:	bf00      	nop
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40001000 	.word	0x40001000

08000ea0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea4:	b672      	cpsid	i
}
 8000ea6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea8:	bf00      	nop
 8000eaa:	e7fd      	b.n	8000ea8 <Error_Handler+0x8>

08000eac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee4 <HAL_MspInit+0x38>)
 8000eb4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000eb8:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee4 <HAL_MspInit+0x38>)
 8000eba:	f043 0302 	orr.w	r3, r3, #2
 8000ebe:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000ec2:	4b08      	ldr	r3, [pc, #32]	@ (8000ee4 <HAL_MspInit+0x38>)
 8000ec4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ec8:	f003 0302 	and.w	r3, r3, #2
 8000ecc:	607b      	str	r3, [r7, #4]
 8000ece:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	210f      	movs	r1, #15
 8000ed4:	f06f 0001 	mvn.w	r0, #1
 8000ed8:	f001 fb96 	bl	8002608 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	58024400 	.word	0x58024400

08000ee8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b090      	sub	sp, #64	@ 0x40
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2b0f      	cmp	r3, #15
 8000ef4:	d827      	bhi.n	8000f46 <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	6879      	ldr	r1, [r7, #4]
 8000efa:	2036      	movs	r0, #54	@ 0x36
 8000efc:	f001 fb84 	bl	8002608 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000f00:	2036      	movs	r0, #54	@ 0x36
 8000f02:	f001 fb9b 	bl	800263c <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8000f06:	4a29      	ldr	r2, [pc, #164]	@ (8000fac <HAL_InitTick+0xc4>)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000f0c:	4b28      	ldr	r3, [pc, #160]	@ (8000fb0 <HAL_InitTick+0xc8>)
 8000f0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f12:	4a27      	ldr	r2, [pc, #156]	@ (8000fb0 <HAL_InitTick+0xc8>)
 8000f14:	f043 0310 	orr.w	r3, r3, #16
 8000f18:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f1c:	4b24      	ldr	r3, [pc, #144]	@ (8000fb0 <HAL_InitTick+0xc8>)
 8000f1e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f22:	f003 0310 	and.w	r3, r3, #16
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f2a:	f107 0210 	add.w	r2, r7, #16
 8000f2e:	f107 0314 	add.w	r3, r7, #20
 8000f32:	4611      	mov	r1, r2
 8000f34:	4618      	mov	r0, r3
 8000f36:	f003 f8e3 	bl	8004100 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d106      	bne.n	8000f52 <HAL_InitTick+0x6a>
 8000f44:	e001      	b.n	8000f4a <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e02b      	b.n	8000fa2 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000f4a:	f003 f8ad 	bl	80040a8 <HAL_RCC_GetPCLK1Freq>
 8000f4e:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000f50:	e004      	b.n	8000f5c <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000f52:	f003 f8a9 	bl	80040a8 <HAL_RCC_GetPCLK1Freq>
 8000f56:	4603      	mov	r3, r0
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000f5e:	4a15      	ldr	r2, [pc, #84]	@ (8000fb4 <HAL_InitTick+0xcc>)
 8000f60:	fba2 2303 	umull	r2, r3, r2, r3
 8000f64:	0c9b      	lsrs	r3, r3, #18
 8000f66:	3b01      	subs	r3, #1
 8000f68:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000f6a:	4b13      	ldr	r3, [pc, #76]	@ (8000fb8 <HAL_InitTick+0xd0>)
 8000f6c:	4a13      	ldr	r2, [pc, #76]	@ (8000fbc <HAL_InitTick+0xd4>)
 8000f6e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000f70:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <HAL_InitTick+0xd0>)
 8000f72:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f76:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000f78:	4a0f      	ldr	r2, [pc, #60]	@ (8000fb8 <HAL_InitTick+0xd0>)
 8000f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f7c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb8 <HAL_InitTick+0xd0>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f84:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <HAL_InitTick+0xd0>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000f8a:	480b      	ldr	r0, [pc, #44]	@ (8000fb8 <HAL_InitTick+0xd0>)
 8000f8c:	f005 fdf8 	bl	8006b80 <HAL_TIM_Base_Init>
 8000f90:	4603      	mov	r3, r0
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d104      	bne.n	8000fa0 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000f96:	4808      	ldr	r0, [pc, #32]	@ (8000fb8 <HAL_InitTick+0xd0>)
 8000f98:	f005 fe54 	bl	8006c44 <HAL_TIM_Base_Start_IT>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	e000      	b.n	8000fa2 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000fa0:	2301      	movs	r3, #1
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3740      	adds	r7, #64	@ 0x40
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	24000008 	.word	0x24000008
 8000fb0:	58024400 	.word	0x58024400
 8000fb4:	431bde83 	.word	0x431bde83
 8000fb8:	240001f4 	.word	0x240001f4
 8000fbc:	40001000 	.word	0x40001000

08000fc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fc4:	bf00      	nop
 8000fc6:	e7fd      	b.n	8000fc4 <NMI_Handler+0x4>

08000fc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <HardFault_Handler+0x4>

08000fd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd4:	bf00      	nop
 8000fd6:	e7fd      	b.n	8000fd4 <MemManage_Handler+0x4>

08000fd8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fdc:	bf00      	nop
 8000fde:	e7fd      	b.n	8000fdc <BusFault_Handler+0x4>

08000fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <UsageFault_Handler+0x4>

08000fe8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fec:	bf00      	nop
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
	...

08000ff8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ffc:	4802      	ldr	r0, [pc, #8]	@ (8001008 <TIM6_DAC_IRQHandler+0x10>)
 8000ffe:	f005 fe99 	bl	8006d34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001002:	bf00      	nop
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	240001f4 	.word	0x240001f4

0800100c <MX_USART3_UART_Init>:
UART_HandleTypeDef huart6;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001010:	4b22      	ldr	r3, [pc, #136]	@ (800109c <MX_USART3_UART_Init+0x90>)
 8001012:	4a23      	ldr	r2, [pc, #140]	@ (80010a0 <MX_USART3_UART_Init+0x94>)
 8001014:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001016:	4b21      	ldr	r3, [pc, #132]	@ (800109c <MX_USART3_UART_Init+0x90>)
 8001018:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800101c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800101e:	4b1f      	ldr	r3, [pc, #124]	@ (800109c <MX_USART3_UART_Init+0x90>)
 8001020:	2200      	movs	r2, #0
 8001022:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001024:	4b1d      	ldr	r3, [pc, #116]	@ (800109c <MX_USART3_UART_Init+0x90>)
 8001026:	2200      	movs	r2, #0
 8001028:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800102a:	4b1c      	ldr	r3, [pc, #112]	@ (800109c <MX_USART3_UART_Init+0x90>)
 800102c:	2200      	movs	r2, #0
 800102e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001030:	4b1a      	ldr	r3, [pc, #104]	@ (800109c <MX_USART3_UART_Init+0x90>)
 8001032:	220c      	movs	r2, #12
 8001034:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001036:	4b19      	ldr	r3, [pc, #100]	@ (800109c <MX_USART3_UART_Init+0x90>)
 8001038:	2200      	movs	r2, #0
 800103a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800103c:	4b17      	ldr	r3, [pc, #92]	@ (800109c <MX_USART3_UART_Init+0x90>)
 800103e:	2200      	movs	r2, #0
 8001040:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001042:	4b16      	ldr	r3, [pc, #88]	@ (800109c <MX_USART3_UART_Init+0x90>)
 8001044:	2200      	movs	r2, #0
 8001046:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001048:	4b14      	ldr	r3, [pc, #80]	@ (800109c <MX_USART3_UART_Init+0x90>)
 800104a:	2200      	movs	r2, #0
 800104c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800104e:	4b13      	ldr	r3, [pc, #76]	@ (800109c <MX_USART3_UART_Init+0x90>)
 8001050:	2200      	movs	r2, #0
 8001052:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001054:	4811      	ldr	r0, [pc, #68]	@ (800109c <MX_USART3_UART_Init+0x90>)
 8001056:	f006 f85b 	bl	8007110 <HAL_UART_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001060:	f7ff ff1e 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001064:	2100      	movs	r1, #0
 8001066:	480d      	ldr	r0, [pc, #52]	@ (800109c <MX_USART3_UART_Init+0x90>)
 8001068:	f007 f863 	bl	8008132 <HAL_UARTEx_SetTxFifoThreshold>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8001072:	f7ff ff15 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001076:	2100      	movs	r1, #0
 8001078:	4808      	ldr	r0, [pc, #32]	@ (800109c <MX_USART3_UART_Init+0x90>)
 800107a:	f007 f898 	bl	80081ae <HAL_UARTEx_SetRxFifoThreshold>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	d001      	beq.n	8001088 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001084:	f7ff ff0c 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001088:	4804      	ldr	r0, [pc, #16]	@ (800109c <MX_USART3_UART_Init+0x90>)
 800108a:	f007 f819 	bl	80080c0 <HAL_UARTEx_DisableFifoMode>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001094:	f7ff ff04 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	24000240 	.word	0x24000240
 80010a0:	40004800 	.word	0x40004800

080010a4 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80010a8:	4b22      	ldr	r3, [pc, #136]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010aa:	4a23      	ldr	r2, [pc, #140]	@ (8001138 <MX_USART6_UART_Init+0x94>)
 80010ac:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80010ae:	4b21      	ldr	r3, [pc, #132]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010b0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010b4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80010b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80010bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010be:	2200      	movs	r2, #0
 80010c0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80010c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80010c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010ca:	220c      	movs	r2, #12
 80010cc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ce:	4b19      	ldr	r3, [pc, #100]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80010d4:	4b17      	ldr	r3, [pc, #92]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010da:	4b16      	ldr	r3, [pc, #88]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010dc:	2200      	movs	r2, #0
 80010de:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010e0:	4b14      	ldr	r3, [pc, #80]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010e6:	4b13      	ldr	r3, [pc, #76]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80010ec:	4811      	ldr	r0, [pc, #68]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 80010ee:	f006 f80f 	bl	8007110 <HAL_UART_Init>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80010f8:	f7ff fed2 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010fc:	2100      	movs	r1, #0
 80010fe:	480d      	ldr	r0, [pc, #52]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 8001100:	f007 f817 	bl	8008132 <HAL_UARTEx_SetTxFifoThreshold>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 800110a:	f7ff fec9 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800110e:	2100      	movs	r1, #0
 8001110:	4808      	ldr	r0, [pc, #32]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 8001112:	f007 f84c 	bl	80081ae <HAL_UARTEx_SetRxFifoThreshold>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 800111c:	f7ff fec0 	bl	8000ea0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8001120:	4804      	ldr	r0, [pc, #16]	@ (8001134 <MX_USART6_UART_Init+0x90>)
 8001122:	f006 ffcd 	bl	80080c0 <HAL_UARTEx_DisableFifoMode>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 800112c:	f7ff feb8 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001130:	bf00      	nop
 8001132:	bd80      	pop	{r7, pc}
 8001134:	240002d4 	.word	0x240002d4
 8001138:	40011400 	.word	0x40011400

0800113c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b0bc      	sub	sp, #240	@ 0xf0
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001144:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]
 800114e:	609a      	str	r2, [r3, #8]
 8001150:	60da      	str	r2, [r3, #12]
 8001152:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001154:	f107 0318 	add.w	r3, r7, #24
 8001158:	22c0      	movs	r2, #192	@ 0xc0
 800115a:	2100      	movs	r1, #0
 800115c:	4618      	mov	r0, r3
 800115e:	f009 feaf 	bl	800aec0 <memset>
  if(uartHandle->Instance==USART3)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	4a4d      	ldr	r2, [pc, #308]	@ (800129c <HAL_UART_MspInit+0x160>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d147      	bne.n	80011fc <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800116c:	f04f 0202 	mov.w	r2, #2
 8001170:	f04f 0300 	mov.w	r3, #0
 8001174:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001178:	2300      	movs	r3, #0
 800117a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800117e:	f107 0318 	add.w	r3, r7, #24
 8001182:	4618      	mov	r0, r3
 8001184:	f002 fffe 	bl	8004184 <HAL_RCCEx_PeriphCLKConfig>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800118e:	f7ff fe87 	bl	8000ea0 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001192:	4b43      	ldr	r3, [pc, #268]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 8001194:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001198:	4a41      	ldr	r2, [pc, #260]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 800119a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800119e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80011a2:	4b3f      	ldr	r3, [pc, #252]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 80011a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80011a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011ac:	617b      	str	r3, [r7, #20]
 80011ae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011b0:	4b3b      	ldr	r3, [pc, #236]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 80011b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011b6:	4a3a      	ldr	r2, [pc, #232]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 80011b8:	f043 0302 	orr.w	r3, r3, #2
 80011bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011c0:	4b37      	ldr	r3, [pc, #220]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 80011c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	613b      	str	r3, [r7, #16]
 80011cc:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80011ce:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80011d2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d6:	2302      	movs	r3, #2
 80011d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011dc:	2300      	movs	r3, #0
 80011de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e2:	2300      	movs	r3, #0
 80011e4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011e8:	2307      	movs	r3, #7
 80011ea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011ee:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80011f2:	4619      	mov	r1, r3
 80011f4:	482b      	ldr	r0, [pc, #172]	@ (80012a4 <HAL_UART_MspInit+0x168>)
 80011f6:	f001 fd93 	bl	8002d20 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80011fa:	e04a      	b.n	8001292 <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART6)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a29      	ldr	r2, [pc, #164]	@ (80012a8 <HAL_UART_MspInit+0x16c>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d145      	bne.n	8001292 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8001206:	f04f 0201 	mov.w	r2, #1
 800120a:	f04f 0300 	mov.w	r3, #0
 800120e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001212:	2300      	movs	r3, #0
 8001214:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001218:	f107 0318 	add.w	r3, r7, #24
 800121c:	4618      	mov	r0, r3
 800121e:	f002 ffb1 	bl	8004184 <HAL_RCCEx_PeriphCLKConfig>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8001228:	f7ff fe3a 	bl	8000ea0 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 800122c:	4b1c      	ldr	r3, [pc, #112]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 800122e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001232:	4a1b      	ldr	r2, [pc, #108]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 8001234:	f043 0320 	orr.w	r3, r3, #32
 8001238:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800123c:	4b18      	ldr	r3, [pc, #96]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 800123e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001242:	f003 0320 	and.w	r3, r3, #32
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800124a:	4b15      	ldr	r3, [pc, #84]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 800124c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001250:	4a13      	ldr	r2, [pc, #76]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 8001252:	f043 0304 	orr.w	r3, r3, #4
 8001256:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800125a:	4b11      	ldr	r3, [pc, #68]	@ (80012a0 <HAL_UART_MspInit+0x164>)
 800125c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001260:	f003 0304 	and.w	r3, r3, #4
 8001264:	60bb      	str	r3, [r7, #8]
 8001266:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001268:	23c0      	movs	r3, #192	@ 0xc0
 800126a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126e:	2302      	movs	r3, #2
 8001270:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127a:	2300      	movs	r3, #0
 800127c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8001280:	2307      	movs	r3, #7
 8001282:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001286:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800128a:	4619      	mov	r1, r3
 800128c:	4807      	ldr	r0, [pc, #28]	@ (80012ac <HAL_UART_MspInit+0x170>)
 800128e:	f001 fd47 	bl	8002d20 <HAL_GPIO_Init>
}
 8001292:	bf00      	nop
 8001294:	37f0      	adds	r7, #240	@ 0xf0
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40004800 	.word	0x40004800
 80012a0:	58024400 	.word	0x58024400
 80012a4:	58020400 	.word	0x58020400
 80012a8:	40011400 	.word	0x40011400
 80012ac:	58020800 	.word	0x58020800

080012b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80012b0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80012ec <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80012b4:	f7ff fa58 	bl	8000768 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80012b8:	f7ff f9a8 	bl	800060c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012bc:	480c      	ldr	r0, [pc, #48]	@ (80012f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012be:	490d      	ldr	r1, [pc, #52]	@ (80012f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012c0:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012c4:	e002      	b.n	80012cc <LoopCopyDataInit>

080012c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ca:	3304      	adds	r3, #4

080012cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012d0:	d3f9      	bcc.n	80012c6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012d2:	4a0a      	ldr	r2, [pc, #40]	@ (80012fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001300 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012d8:	e001      	b.n	80012de <LoopFillZerobss>

080012da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012dc:	3204      	adds	r2, #4

080012de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012e0:	d3fb      	bcc.n	80012da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012e2:	f009 fe53 	bl	800af8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012e6:	f7ff fcff 	bl	8000ce8 <main>
  bx  lr
 80012ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012ec:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80012f0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80012f4:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 80012f8:	0800b1ac 	.word	0x0800b1ac
  ldr r2, =_sbss
 80012fc:	24000064 	.word	0x24000064
  ldr r4, =_ebss
 8001300:	24004e94 	.word	0x24004e94

08001304 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001304:	e7fe      	b.n	8001304 <ADC3_IRQHandler>
	...

08001308 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800130e:	2003      	movs	r0, #3
 8001310:	f001 f96f 	bl	80025f2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001314:	f002 fd1e 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8001318:	4602      	mov	r2, r0
 800131a:	4b15      	ldr	r3, [pc, #84]	@ (8001370 <HAL_Init+0x68>)
 800131c:	699b      	ldr	r3, [r3, #24]
 800131e:	0a1b      	lsrs	r3, r3, #8
 8001320:	f003 030f 	and.w	r3, r3, #15
 8001324:	4913      	ldr	r1, [pc, #76]	@ (8001374 <HAL_Init+0x6c>)
 8001326:	5ccb      	ldrb	r3, [r1, r3]
 8001328:	f003 031f 	and.w	r3, r3, #31
 800132c:	fa22 f303 	lsr.w	r3, r2, r3
 8001330:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001332:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <HAL_Init+0x68>)
 8001334:	699b      	ldr	r3, [r3, #24]
 8001336:	f003 030f 	and.w	r3, r3, #15
 800133a:	4a0e      	ldr	r2, [pc, #56]	@ (8001374 <HAL_Init+0x6c>)
 800133c:	5cd3      	ldrb	r3, [r2, r3]
 800133e:	f003 031f 	and.w	r3, r3, #31
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	fa22 f303 	lsr.w	r3, r2, r3
 8001348:	4a0b      	ldr	r2, [pc, #44]	@ (8001378 <HAL_Init+0x70>)
 800134a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800134c:	4a0b      	ldr	r2, [pc, #44]	@ (800137c <HAL_Init+0x74>)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001352:	200f      	movs	r0, #15
 8001354:	f7ff fdc8 	bl	8000ee8 <HAL_InitTick>
 8001358:	4603      	mov	r3, r0
 800135a:	2b00      	cmp	r3, #0
 800135c:	d001      	beq.n	8001362 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e002      	b.n	8001368 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001362:	f7ff fda3 	bl	8000eac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001366:	2300      	movs	r3, #0
}
 8001368:	4618      	mov	r0, r3
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	58024400 	.word	0x58024400
 8001374:	0800b11c 	.word	0x0800b11c
 8001378:	24000004 	.word	0x24000004
 800137c:	24000000 	.word	0x24000000

08001380 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001384:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <HAL_IncTick+0x20>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <HAL_IncTick+0x24>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4413      	add	r3, r2
 8001390:	4a04      	ldr	r2, [pc, #16]	@ (80013a4 <HAL_IncTick+0x24>)
 8001392:	6013      	str	r3, [r2, #0]
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	2400000c 	.word	0x2400000c
 80013a4:	24000368 	.word	0x24000368

080013a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return uwTick;
 80013ac:	4b03      	ldr	r3, [pc, #12]	@ (80013bc <HAL_GetTick+0x14>)
 80013ae:	681b      	ldr	r3, [r3, #0]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	24000368 	.word	0x24000368

080013c0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80013c4:	4b03      	ldr	r3, [pc, #12]	@ (80013d4 <HAL_GetREVID+0x14>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	0c1b      	lsrs	r3, r3, #16
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr
 80013d4:	5c001000 	.word	0x5c001000

080013d8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	689b      	ldr	r3, [r3, #8]
 80013e6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	431a      	orrs	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	609a      	str	r2, [r3, #8]
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr

080013fe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80013fe:	b480      	push	{r7}
 8001400:	b083      	sub	sp, #12
 8001402:	af00      	add	r7, sp, #0
 8001404:	6078      	str	r0, [r7, #4]
 8001406:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	431a      	orrs	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	609a      	str	r2, [r3, #8]
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	689b      	ldr	r3, [r3, #8]
 8001430:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001440:	b480      	push	{r7}
 8001442:	b087      	sub	sp, #28
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001450:	2b00      	cmp	r3, #0
 8001452:	d107      	bne.n	8001464 <LL_ADC_SetChannelPreselection+0x24>
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	0e9b      	lsrs	r3, r3, #26
 8001458:	f003 031f 	and.w	r3, r3, #31
 800145c:	2201      	movs	r2, #1
 800145e:	fa02 f303 	lsl.w	r3, r2, r3
 8001462:	e015      	b.n	8001490 <LL_ADC_SetChannelPreselection+0x50>
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001468:	693b      	ldr	r3, [r7, #16]
 800146a:	fa93 f3a3 	rbit	r3, r3
 800146e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001474:	697b      	ldr	r3, [r7, #20]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800147a:	2320      	movs	r3, #32
 800147c:	e003      	b.n	8001486 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	fab3 f383 	clz	r3, r3
 8001484:	b2db      	uxtb	r3, r3
 8001486:	f003 031f 	and.w	r3, r3, #31
 800148a:	2201      	movs	r2, #1
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	69d2      	ldr	r2, [r2, #28]
 8001494:	431a      	orrs	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800149a:	bf00      	nop
 800149c:	371c      	adds	r7, #28
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80014a6:	b480      	push	{r7}
 80014a8:	b087      	sub	sp, #28
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	60f8      	str	r0, [r7, #12]
 80014ae:	60b9      	str	r1, [r7, #8]
 80014b0:	607a      	str	r2, [r7, #4]
 80014b2:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	3360      	adds	r3, #96	@ 0x60
 80014b8:	461a      	mov	r2, r3
 80014ba:	68bb      	ldr	r3, [r7, #8]
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	4413      	add	r3, r2
 80014c0:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	430b      	orrs	r3, r1
 80014d4:	431a      	orrs	r2, r3
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80014da:	bf00      	nop
 80014dc:	371c      	adds	r7, #28
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b085      	sub	sp, #20
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	60f8      	str	r0, [r7, #12]
 80014ee:	60b9      	str	r1, [r7, #8]
 80014f0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	691b      	ldr	r3, [r3, #16]
 80014f6:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	f003 031f 	and.w	r3, r3, #31
 8001500:	6879      	ldr	r1, [r7, #4]
 8001502:	fa01 f303 	lsl.w	r3, r1, r3
 8001506:	431a      	orrs	r2, r3
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	611a      	str	r2, [r3, #16]
}
 800150c:	bf00      	nop
 800150e:	3714      	adds	r7, #20
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001518:	b480      	push	{r7}
 800151a:	b087      	sub	sp, #28
 800151c:	af00      	add	r7, sp, #0
 800151e:	60f8      	str	r0, [r7, #12]
 8001520:	60b9      	str	r1, [r7, #8]
 8001522:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	3360      	adds	r3, #96	@ 0x60
 8001528:	461a      	mov	r2, r3
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	431a      	orrs	r2, r3
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	601a      	str	r2, [r3, #0]
  }
}
 8001542:	bf00      	nop
 8001544:	371c      	adds	r7, #28
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr

0800154e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800154e:	b480      	push	{r7}
 8001550:	b087      	sub	sp, #28
 8001552:	af00      	add	r7, sp, #0
 8001554:	60f8      	str	r0, [r7, #12]
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	3330      	adds	r3, #48	@ 0x30
 800155e:	461a      	mov	r2, r3
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	0a1b      	lsrs	r3, r3, #8
 8001564:	009b      	lsls	r3, r3, #2
 8001566:	f003 030c 	and.w	r3, r3, #12
 800156a:	4413      	add	r3, r2
 800156c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	68bb      	ldr	r3, [r7, #8]
 8001574:	f003 031f 	and.w	r3, r3, #31
 8001578:	211f      	movs	r1, #31
 800157a:	fa01 f303 	lsl.w	r3, r1, r3
 800157e:	43db      	mvns	r3, r3
 8001580:	401a      	ands	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	0e9b      	lsrs	r3, r3, #26
 8001586:	f003 011f 	and.w	r1, r3, #31
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	f003 031f 	and.w	r3, r3, #31
 8001590:	fa01 f303 	lsl.w	r3, r1, r3
 8001594:	431a      	orrs	r2, r3
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800159a:	bf00      	nop
 800159c:	371c      	adds	r7, #28
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr

080015a6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80015a6:	b480      	push	{r7}
 80015a8:	b087      	sub	sp, #28
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	60f8      	str	r0, [r7, #12]
 80015ae:	60b9      	str	r1, [r7, #8]
 80015b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	3314      	adds	r3, #20
 80015b6:	461a      	mov	r2, r3
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	0e5b      	lsrs	r3, r3, #25
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	f003 0304 	and.w	r3, r3, #4
 80015c2:	4413      	add	r3, r2
 80015c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	0d1b      	lsrs	r3, r3, #20
 80015ce:	f003 031f 	and.w	r3, r3, #31
 80015d2:	2107      	movs	r1, #7
 80015d4:	fa01 f303 	lsl.w	r3, r1, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	401a      	ands	r2, r3
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	0d1b      	lsrs	r3, r3, #20
 80015e0:	f003 031f 	and.w	r3, r3, #31
 80015e4:	6879      	ldr	r1, [r7, #4]
 80015e6:	fa01 f303 	lsl.w	r3, r1, r3
 80015ea:	431a      	orrs	r2, r3
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80015f0:	bf00      	nop
 80015f2:	371c      	adds	r7, #28
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b085      	sub	sp, #20
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001614:	43db      	mvns	r3, r3
 8001616:	401a      	ands	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f003 0318 	and.w	r3, r3, #24
 800161e:	4908      	ldr	r1, [pc, #32]	@ (8001640 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001620:	40d9      	lsrs	r1, r3
 8001622:	68bb      	ldr	r3, [r7, #8]
 8001624:	400b      	ands	r3, r1
 8001626:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800162a:	431a      	orrs	r2, r3
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001632:	bf00      	nop
 8001634:	3714      	adds	r7, #20
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	000fffff 	.word	0x000fffff

08001644 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689a      	ldr	r2, [r3, #8]
 8001650:	4b04      	ldr	r3, [pc, #16]	@ (8001664 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001652:	4013      	ands	r3, r2
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	6093      	str	r3, [r2, #8]
}
 8001658:	bf00      	nop
 800165a:	370c      	adds	r7, #12
 800165c:	46bd      	mov	sp, r7
 800165e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001662:	4770      	bx	lr
 8001664:	5fffffc0 	.word	0x5fffffc0

08001668 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001668:	b480      	push	{r7}
 800166a:	b083      	sub	sp, #12
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001678:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800167c:	d101      	bne.n	8001682 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800167e:	2301      	movs	r3, #1
 8001680:	e000      	b.n	8001684 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001682:	2300      	movs	r3, #0
}
 8001684:	4618      	mov	r0, r3
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	689a      	ldr	r2, [r3, #8]
 800169c:	4b05      	ldr	r3, [pc, #20]	@ (80016b4 <LL_ADC_EnableInternalRegulator+0x24>)
 800169e:	4013      	ands	r3, r2
 80016a0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	6fffffc0 	.word	0x6fffffc0

080016b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689b      	ldr	r3, [r3, #8]
 80016c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80016cc:	d101      	bne.n	80016d2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80016ce:	2301      	movs	r3, #1
 80016d0:	e000      	b.n	80016d4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr

080016e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	f003 0301 	and.w	r3, r3, #1
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d101      	bne.n	80016f8 <LL_ADC_IsEnabled+0x18>
 80016f4:	2301      	movs	r3, #1
 80016f6:	e000      	b.n	80016fa <LL_ADC_IsEnabled+0x1a>
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	370c      	adds	r7, #12
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr

08001706 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001706:	b480      	push	{r7}
 8001708:	b083      	sub	sp, #12
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f003 0304 	and.w	r3, r3, #4
 8001716:	2b04      	cmp	r3, #4
 8001718:	d101      	bne.n	800171e <LL_ADC_REG_IsConversionOngoing+0x18>
 800171a:	2301      	movs	r3, #1
 800171c:	e000      	b.n	8001720 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f003 0308 	and.w	r3, r3, #8
 800173c:	2b08      	cmp	r3, #8
 800173e:	d101      	bne.n	8001744 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001740:	2301      	movs	r3, #1
 8001742:	e000      	b.n	8001746 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	370c      	adds	r7, #12
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
	...

08001754 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001754:	b590      	push	{r4, r7, lr}
 8001756:	b089      	sub	sp, #36	@ 0x24
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800175c:	2300      	movs	r3, #0
 800175e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001760:	2300      	movs	r3, #0
 8001762:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d101      	bne.n	800176e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e18f      	b.n	8001a8e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	68db      	ldr	r3, [r3, #12]
 8001772:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001778:	2b00      	cmp	r3, #0
 800177a:	d109      	bne.n	8001790 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f7ff f8f1 	bl	8000964 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2200      	movs	r2, #0
 8001786:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2200      	movs	r2, #0
 800178c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff ff67 	bl	8001668 <LL_ADC_IsDeepPowerDownEnabled>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d004      	beq.n	80017aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff ff4d 	bl	8001644 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff ff82 	bl	80016b8 <LL_ADC_IsInternalRegulatorEnabled>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d114      	bne.n	80017e4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff ff66 	bl	8001690 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80017c4:	4b87      	ldr	r3, [pc, #540]	@ (80019e4 <HAL_ADC_Init+0x290>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	099b      	lsrs	r3, r3, #6
 80017ca:	4a87      	ldr	r2, [pc, #540]	@ (80019e8 <HAL_ADC_Init+0x294>)
 80017cc:	fba2 2303 	umull	r2, r3, r2, r3
 80017d0:	099b      	lsrs	r3, r3, #6
 80017d2:	3301      	adds	r3, #1
 80017d4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80017d6:	e002      	b.n	80017de <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	3b01      	subs	r3, #1
 80017dc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d1f9      	bne.n	80017d8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff ff65 	bl	80016b8 <LL_ADC_IsInternalRegulatorEnabled>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d10d      	bne.n	8001810 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80017f8:	f043 0210 	orr.w	r2, r3, #16
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001804:	f043 0201 	orr.w	r2, r3, #1
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff ff76 	bl	8001706 <LL_ADC_REG_IsConversionOngoing>
 800181a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001820:	f003 0310 	and.w	r3, r3, #16
 8001824:	2b00      	cmp	r3, #0
 8001826:	f040 8129 	bne.w	8001a7c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	2b00      	cmp	r3, #0
 800182e:	f040 8125 	bne.w	8001a7c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001836:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800183a:	f043 0202 	orr.w	r2, r3, #2
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f7ff ff4a 	bl	80016e0 <LL_ADC_IsEnabled>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d136      	bne.n	80018c0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a65      	ldr	r2, [pc, #404]	@ (80019ec <HAL_ADC_Init+0x298>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d004      	beq.n	8001866 <HAL_ADC_Init+0x112>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a63      	ldr	r2, [pc, #396]	@ (80019f0 <HAL_ADC_Init+0x29c>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d10e      	bne.n	8001884 <HAL_ADC_Init+0x130>
 8001866:	4861      	ldr	r0, [pc, #388]	@ (80019ec <HAL_ADC_Init+0x298>)
 8001868:	f7ff ff3a 	bl	80016e0 <LL_ADC_IsEnabled>
 800186c:	4604      	mov	r4, r0
 800186e:	4860      	ldr	r0, [pc, #384]	@ (80019f0 <HAL_ADC_Init+0x29c>)
 8001870:	f7ff ff36 	bl	80016e0 <LL_ADC_IsEnabled>
 8001874:	4603      	mov	r3, r0
 8001876:	4323      	orrs	r3, r4
 8001878:	2b00      	cmp	r3, #0
 800187a:	bf0c      	ite	eq
 800187c:	2301      	moveq	r3, #1
 800187e:	2300      	movne	r3, #0
 8001880:	b2db      	uxtb	r3, r3
 8001882:	e008      	b.n	8001896 <HAL_ADC_Init+0x142>
 8001884:	485b      	ldr	r0, [pc, #364]	@ (80019f4 <HAL_ADC_Init+0x2a0>)
 8001886:	f7ff ff2b 	bl	80016e0 <LL_ADC_IsEnabled>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	bf0c      	ite	eq
 8001890:	2301      	moveq	r3, #1
 8001892:	2300      	movne	r3, #0
 8001894:	b2db      	uxtb	r3, r3
 8001896:	2b00      	cmp	r3, #0
 8001898:	d012      	beq.n	80018c0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a53      	ldr	r2, [pc, #332]	@ (80019ec <HAL_ADC_Init+0x298>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	d004      	beq.n	80018ae <HAL_ADC_Init+0x15a>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a51      	ldr	r2, [pc, #324]	@ (80019f0 <HAL_ADC_Init+0x29c>)
 80018aa:	4293      	cmp	r3, r2
 80018ac:	d101      	bne.n	80018b2 <HAL_ADC_Init+0x15e>
 80018ae:	4a52      	ldr	r2, [pc, #328]	@ (80019f8 <HAL_ADC_Init+0x2a4>)
 80018b0:	e000      	b.n	80018b4 <HAL_ADC_Init+0x160>
 80018b2:	4a52      	ldr	r2, [pc, #328]	@ (80019fc <HAL_ADC_Init+0x2a8>)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	4619      	mov	r1, r3
 80018ba:	4610      	mov	r0, r2
 80018bc:	f7ff fd8c 	bl	80013d8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80018c0:	f7ff fd7e 	bl	80013c0 <HAL_GetREVID>
 80018c4:	4603      	mov	r3, r0
 80018c6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d914      	bls.n	80018f8 <HAL_ADC_Init+0x1a4>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	2b10      	cmp	r3, #16
 80018d4:	d110      	bne.n	80018f8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	7d5b      	ldrb	r3, [r3, #21]
 80018da:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80018e0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80018e6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	7f1b      	ldrb	r3, [r3, #28]
 80018ec:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 80018ee:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80018f0:	f043 030c 	orr.w	r3, r3, #12
 80018f4:	61bb      	str	r3, [r7, #24]
 80018f6:	e00d      	b.n	8001914 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	7d5b      	ldrb	r3, [r3, #21]
 80018fc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001902:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001908:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	7f1b      	ldrb	r3, [r3, #28]
 800190e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001910:	4313      	orrs	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	7f1b      	ldrb	r3, [r3, #28]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d106      	bne.n	800192a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a1b      	ldr	r3, [r3, #32]
 8001920:	3b01      	subs	r3, #1
 8001922:	045b      	lsls	r3, r3, #17
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	4313      	orrs	r3, r2
 8001928:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800192e:	2b00      	cmp	r3, #0
 8001930:	d009      	beq.n	8001946 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001936:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800193e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	68da      	ldr	r2, [r3, #12]
 800194c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a00 <HAL_ADC_Init+0x2ac>)
 800194e:	4013      	ands	r3, r2
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	6812      	ldr	r2, [r2, #0]
 8001954:	69b9      	ldr	r1, [r7, #24]
 8001956:	430b      	orrs	r3, r1
 8001958:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4618      	mov	r0, r3
 8001960:	f7ff fed1 	bl	8001706 <LL_ADC_REG_IsConversionOngoing>
 8001964:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff fede 	bl	800172c <LL_ADC_INJ_IsConversionOngoing>
 8001970:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	2b00      	cmp	r3, #0
 8001976:	d15f      	bne.n	8001a38 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d15c      	bne.n	8001a38 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	7d1b      	ldrb	r3, [r3, #20]
 8001982:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8001988:	4313      	orrs	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	68da      	ldr	r2, [r3, #12]
 8001992:	4b1c      	ldr	r3, [pc, #112]	@ (8001a04 <HAL_ADC_Init+0x2b0>)
 8001994:	4013      	ands	r3, r2
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	6812      	ldr	r2, [r2, #0]
 800199a:	69b9      	ldr	r1, [r7, #24]
 800199c:	430b      	orrs	r3, r1
 800199e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80019a6:	2b01      	cmp	r3, #1
 80019a8:	d130      	bne.n	8001a0c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ae:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	691a      	ldr	r2, [r3, #16]
 80019b6:	4b14      	ldr	r3, [pc, #80]	@ (8001a08 <HAL_ADC_Init+0x2b4>)
 80019b8:	4013      	ands	r3, r2
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80019be:	3a01      	subs	r2, #1
 80019c0:	0411      	lsls	r1, r2, #16
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80019c6:	4311      	orrs	r1, r2
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80019cc:	4311      	orrs	r1, r2
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80019d2:	430a      	orrs	r2, r1
 80019d4:	431a      	orrs	r2, r3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f042 0201 	orr.w	r2, r2, #1
 80019de:	611a      	str	r2, [r3, #16]
 80019e0:	e01c      	b.n	8001a1c <HAL_ADC_Init+0x2c8>
 80019e2:	bf00      	nop
 80019e4:	24000000 	.word	0x24000000
 80019e8:	053e2d63 	.word	0x053e2d63
 80019ec:	40022000 	.word	0x40022000
 80019f0:	40022100 	.word	0x40022100
 80019f4:	58026000 	.word	0x58026000
 80019f8:	40022300 	.word	0x40022300
 80019fc:	58026300 	.word	0x58026300
 8001a00:	fff0c003 	.word	0xfff0c003
 8001a04:	ffffbffc 	.word	0xffffbffc
 8001a08:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	691a      	ldr	r2, [r3, #16]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f022 0201 	bic.w	r2, r2, #1
 8001a1a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	691b      	ldr	r3, [r3, #16]
 8001a22:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	430a      	orrs	r2, r1
 8001a30:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001a32:	6878      	ldr	r0, [r7, #4]
 8001a34:	f000 fb20 	bl	8002078 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d10c      	bne.n	8001a5a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	f023 010f 	bic.w	r1, r3, #15
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	699b      	ldr	r3, [r3, #24]
 8001a4e:	1e5a      	subs	r2, r3, #1
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	430a      	orrs	r2, r1
 8001a56:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a58:	e007      	b.n	8001a6a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f022 020f 	bic.w	r2, r2, #15
 8001a68:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a6e:	f023 0303 	bic.w	r3, r3, #3
 8001a72:	f043 0201 	orr.w	r2, r3, #1
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	655a      	str	r2, [r3, #84]	@ 0x54
 8001a7a:	e007      	b.n	8001a8c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a80:	f043 0210 	orr.w	r2, r3, #16
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a8c:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3724      	adds	r7, #36	@ 0x24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd90      	pop	{r4, r7, pc}
 8001a96:	bf00      	nop

08001a98 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b08d      	sub	sp, #52	@ 0x34
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	4a65      	ldr	r2, [pc, #404]	@ (8001c48 <HAL_ADC_ConfigChannel+0x1b0>)
 8001ab2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d101      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x2a>
 8001abe:	2302      	movs	r3, #2
 8001ac0:	e2c7      	b.n	8002052 <HAL_ADC_ConfigChannel+0x5ba>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff fe19 	bl	8001706 <LL_ADC_REG_IsConversionOngoing>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	f040 82ac 	bne.w	8002034 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	db2c      	blt.n	8001b3e <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d108      	bne.n	8001b02 <HAL_ADC_ConfigChannel+0x6a>
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	0e9b      	lsrs	r3, r3, #26
 8001af6:	f003 031f 	and.w	r3, r3, #31
 8001afa:	2201      	movs	r2, #1
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	e016      	b.n	8001b30 <HAL_ADC_ConfigChannel+0x98>
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	fa93 f3a3 	rbit	r3, r3
 8001b0e:	613b      	str	r3, [r7, #16]
  return result;
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8001b1a:	2320      	movs	r3, #32
 8001b1c:	e003      	b.n	8001b26 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8001b1e:	69bb      	ldr	r3, [r7, #24]
 8001b20:	fab3 f383 	clz	r3, r3
 8001b24:	b2db      	uxtb	r3, r3
 8001b26:	f003 031f 	and.w	r3, r3, #31
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	69d1      	ldr	r1, [r2, #28]
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	6812      	ldr	r2, [r2, #0]
 8001b3a:	430b      	orrs	r3, r1
 8001b3c:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6818      	ldr	r0, [r3, #0]
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	6859      	ldr	r1, [r3, #4]
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	f7ff fcff 	bl	800154e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff fdd6 	bl	8001706 <LL_ADC_REG_IsConversionOngoing>
 8001b5a:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff fde3 	bl	800172c <LL_ADC_INJ_IsConversionOngoing>
 8001b66:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f040 80b8 	bne.w	8001ce0 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	f040 80b4 	bne.w	8001ce0 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6818      	ldr	r0, [r3, #0]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	6819      	ldr	r1, [r3, #0]
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	689b      	ldr	r3, [r3, #8]
 8001b84:	461a      	mov	r2, r3
 8001b86:	f7ff fd0e 	bl	80015a6 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001b8a:	4b30      	ldr	r3, [pc, #192]	@ (8001c4c <HAL_ADC_ConfigChannel+0x1b4>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8001b92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001b96:	d10b      	bne.n	8001bb0 <HAL_ADC_ConfigChannel+0x118>
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	695a      	ldr	r2, [r3, #20]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68db      	ldr	r3, [r3, #12]
 8001ba2:	089b      	lsrs	r3, r3, #2
 8001ba4:	f003 0307 	and.w	r3, r3, #7
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	fa02 f303 	lsl.w	r3, r2, r3
 8001bae:	e01d      	b.n	8001bec <HAL_ADC_ConfigChannel+0x154>
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	f003 0310 	and.w	r3, r3, #16
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d10b      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x13e>
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	695a      	ldr	r2, [r3, #20]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	089b      	lsrs	r3, r3, #2
 8001bca:	f003 0307 	and.w	r3, r3, #7
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	e00a      	b.n	8001bec <HAL_ADC_ConfigChannel+0x154>
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	695a      	ldr	r2, [r3, #20]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	68db      	ldr	r3, [r3, #12]
 8001be0:	089b      	lsrs	r3, r3, #2
 8001be2:	f003 0304 	and.w	r3, r3, #4
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	691b      	ldr	r3, [r3, #16]
 8001bf2:	2b04      	cmp	r3, #4
 8001bf4:	d02c      	beq.n	8001c50 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6818      	ldr	r0, [r3, #0]
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	6919      	ldr	r1, [r3, #16]
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	6a3b      	ldr	r3, [r7, #32]
 8001c04:	f7ff fc4f 	bl	80014a6 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6818      	ldr	r0, [r3, #0]
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	6919      	ldr	r1, [r3, #16]
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	7e5b      	ldrb	r3, [r3, #25]
 8001c14:	2b01      	cmp	r3, #1
 8001c16:	d102      	bne.n	8001c1e <HAL_ADC_ConfigChannel+0x186>
 8001c18:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8001c1c:	e000      	b.n	8001c20 <HAL_ADC_ConfigChannel+0x188>
 8001c1e:	2300      	movs	r3, #0
 8001c20:	461a      	mov	r2, r3
 8001c22:	f7ff fc79 	bl	8001518 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	6818      	ldr	r0, [r3, #0]
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	6919      	ldr	r1, [r3, #16]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	7e1b      	ldrb	r3, [r3, #24]
 8001c32:	2b01      	cmp	r3, #1
 8001c34:	d102      	bne.n	8001c3c <HAL_ADC_ConfigChannel+0x1a4>
 8001c36:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001c3a:	e000      	b.n	8001c3e <HAL_ADC_ConfigChannel+0x1a6>
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	461a      	mov	r2, r3
 8001c40:	f7ff fc51 	bl	80014e6 <LL_ADC_SetDataRightShift>
 8001c44:	e04c      	b.n	8001ce0 <HAL_ADC_ConfigChannel+0x248>
 8001c46:	bf00      	nop
 8001c48:	47ff0000 	.word	0x47ff0000
 8001c4c:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c56:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	069b      	lsls	r3, r3, #26
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d107      	bne.n	8001c74 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001c72:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c7a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	069b      	lsls	r3, r3, #26
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d107      	bne.n	8001c98 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001c96:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001c9e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	069b      	lsls	r3, r3, #26
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d107      	bne.n	8001cbc <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001cba:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001cc2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	069b      	lsls	r3, r3, #26
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d107      	bne.n	8001ce0 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001cde:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7ff fcfb 	bl	80016e0 <LL_ADC_IsEnabled>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	f040 81aa 	bne.w	8002046 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6818      	ldr	r0, [r3, #0]
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	6819      	ldr	r1, [r3, #0]
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	68db      	ldr	r3, [r3, #12]
 8001cfe:	461a      	mov	r2, r3
 8001d00:	f7ff fc7c 	bl	80015fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	4a87      	ldr	r2, [pc, #540]	@ (8001f28 <HAL_ADC_ConfigChannel+0x490>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	f040 809a 	bne.w	8001e44 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4984      	ldr	r1, [pc, #528]	@ (8001f2c <HAL_ADC_ConfigChannel+0x494>)
 8001d1a:	428b      	cmp	r3, r1
 8001d1c:	d147      	bne.n	8001dae <HAL_ADC_ConfigChannel+0x316>
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4983      	ldr	r1, [pc, #524]	@ (8001f30 <HAL_ADC_ConfigChannel+0x498>)
 8001d24:	428b      	cmp	r3, r1
 8001d26:	d040      	beq.n	8001daa <HAL_ADC_ConfigChannel+0x312>
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4981      	ldr	r1, [pc, #516]	@ (8001f34 <HAL_ADC_ConfigChannel+0x49c>)
 8001d2e:	428b      	cmp	r3, r1
 8001d30:	d039      	beq.n	8001da6 <HAL_ADC_ConfigChannel+0x30e>
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4980      	ldr	r1, [pc, #512]	@ (8001f38 <HAL_ADC_ConfigChannel+0x4a0>)
 8001d38:	428b      	cmp	r3, r1
 8001d3a:	d032      	beq.n	8001da2 <HAL_ADC_ConfigChannel+0x30a>
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	497e      	ldr	r1, [pc, #504]	@ (8001f3c <HAL_ADC_ConfigChannel+0x4a4>)
 8001d42:	428b      	cmp	r3, r1
 8001d44:	d02b      	beq.n	8001d9e <HAL_ADC_ConfigChannel+0x306>
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	497d      	ldr	r1, [pc, #500]	@ (8001f40 <HAL_ADC_ConfigChannel+0x4a8>)
 8001d4c:	428b      	cmp	r3, r1
 8001d4e:	d024      	beq.n	8001d9a <HAL_ADC_ConfigChannel+0x302>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	497b      	ldr	r1, [pc, #492]	@ (8001f44 <HAL_ADC_ConfigChannel+0x4ac>)
 8001d56:	428b      	cmp	r3, r1
 8001d58:	d01d      	beq.n	8001d96 <HAL_ADC_ConfigChannel+0x2fe>
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	497a      	ldr	r1, [pc, #488]	@ (8001f48 <HAL_ADC_ConfigChannel+0x4b0>)
 8001d60:	428b      	cmp	r3, r1
 8001d62:	d016      	beq.n	8001d92 <HAL_ADC_ConfigChannel+0x2fa>
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4978      	ldr	r1, [pc, #480]	@ (8001f4c <HAL_ADC_ConfigChannel+0x4b4>)
 8001d6a:	428b      	cmp	r3, r1
 8001d6c:	d00f      	beq.n	8001d8e <HAL_ADC_ConfigChannel+0x2f6>
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4977      	ldr	r1, [pc, #476]	@ (8001f50 <HAL_ADC_ConfigChannel+0x4b8>)
 8001d74:	428b      	cmp	r3, r1
 8001d76:	d008      	beq.n	8001d8a <HAL_ADC_ConfigChannel+0x2f2>
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4975      	ldr	r1, [pc, #468]	@ (8001f54 <HAL_ADC_ConfigChannel+0x4bc>)
 8001d7e:	428b      	cmp	r3, r1
 8001d80:	d101      	bne.n	8001d86 <HAL_ADC_ConfigChannel+0x2ee>
 8001d82:	4b75      	ldr	r3, [pc, #468]	@ (8001f58 <HAL_ADC_ConfigChannel+0x4c0>)
 8001d84:	e05a      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001d86:	2300      	movs	r3, #0
 8001d88:	e058      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001d8a:	4b74      	ldr	r3, [pc, #464]	@ (8001f5c <HAL_ADC_ConfigChannel+0x4c4>)
 8001d8c:	e056      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001d8e:	4b74      	ldr	r3, [pc, #464]	@ (8001f60 <HAL_ADC_ConfigChannel+0x4c8>)
 8001d90:	e054      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001d92:	4b6e      	ldr	r3, [pc, #440]	@ (8001f4c <HAL_ADC_ConfigChannel+0x4b4>)
 8001d94:	e052      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001d96:	4b6c      	ldr	r3, [pc, #432]	@ (8001f48 <HAL_ADC_ConfigChannel+0x4b0>)
 8001d98:	e050      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001d9a:	4b72      	ldr	r3, [pc, #456]	@ (8001f64 <HAL_ADC_ConfigChannel+0x4cc>)
 8001d9c:	e04e      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001d9e:	4b72      	ldr	r3, [pc, #456]	@ (8001f68 <HAL_ADC_ConfigChannel+0x4d0>)
 8001da0:	e04c      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001da2:	4b72      	ldr	r3, [pc, #456]	@ (8001f6c <HAL_ADC_ConfigChannel+0x4d4>)
 8001da4:	e04a      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001da6:	4b72      	ldr	r3, [pc, #456]	@ (8001f70 <HAL_ADC_ConfigChannel+0x4d8>)
 8001da8:	e048      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001daa:	2301      	movs	r3, #1
 8001dac:	e046      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4970      	ldr	r1, [pc, #448]	@ (8001f74 <HAL_ADC_ConfigChannel+0x4dc>)
 8001db4:	428b      	cmp	r3, r1
 8001db6:	d140      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x3a2>
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	495c      	ldr	r1, [pc, #368]	@ (8001f30 <HAL_ADC_ConfigChannel+0x498>)
 8001dbe:	428b      	cmp	r3, r1
 8001dc0:	d039      	beq.n	8001e36 <HAL_ADC_ConfigChannel+0x39e>
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	495b      	ldr	r1, [pc, #364]	@ (8001f34 <HAL_ADC_ConfigChannel+0x49c>)
 8001dc8:	428b      	cmp	r3, r1
 8001dca:	d032      	beq.n	8001e32 <HAL_ADC_ConfigChannel+0x39a>
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4959      	ldr	r1, [pc, #356]	@ (8001f38 <HAL_ADC_ConfigChannel+0x4a0>)
 8001dd2:	428b      	cmp	r3, r1
 8001dd4:	d02b      	beq.n	8001e2e <HAL_ADC_ConfigChannel+0x396>
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4958      	ldr	r1, [pc, #352]	@ (8001f3c <HAL_ADC_ConfigChannel+0x4a4>)
 8001ddc:	428b      	cmp	r3, r1
 8001dde:	d024      	beq.n	8001e2a <HAL_ADC_ConfigChannel+0x392>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4956      	ldr	r1, [pc, #344]	@ (8001f40 <HAL_ADC_ConfigChannel+0x4a8>)
 8001de6:	428b      	cmp	r3, r1
 8001de8:	d01d      	beq.n	8001e26 <HAL_ADC_ConfigChannel+0x38e>
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4955      	ldr	r1, [pc, #340]	@ (8001f44 <HAL_ADC_ConfigChannel+0x4ac>)
 8001df0:	428b      	cmp	r3, r1
 8001df2:	d016      	beq.n	8001e22 <HAL_ADC_ConfigChannel+0x38a>
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4953      	ldr	r1, [pc, #332]	@ (8001f48 <HAL_ADC_ConfigChannel+0x4b0>)
 8001dfa:	428b      	cmp	r3, r1
 8001dfc:	d00f      	beq.n	8001e1e <HAL_ADC_ConfigChannel+0x386>
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4952      	ldr	r1, [pc, #328]	@ (8001f4c <HAL_ADC_ConfigChannel+0x4b4>)
 8001e04:	428b      	cmp	r3, r1
 8001e06:	d008      	beq.n	8001e1a <HAL_ADC_ConfigChannel+0x382>
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4951      	ldr	r1, [pc, #324]	@ (8001f54 <HAL_ADC_ConfigChannel+0x4bc>)
 8001e0e:	428b      	cmp	r3, r1
 8001e10:	d101      	bne.n	8001e16 <HAL_ADC_ConfigChannel+0x37e>
 8001e12:	4b51      	ldr	r3, [pc, #324]	@ (8001f58 <HAL_ADC_ConfigChannel+0x4c0>)
 8001e14:	e012      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001e16:	2300      	movs	r3, #0
 8001e18:	e010      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001e1a:	4b51      	ldr	r3, [pc, #324]	@ (8001f60 <HAL_ADC_ConfigChannel+0x4c8>)
 8001e1c:	e00e      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001e1e:	4b4b      	ldr	r3, [pc, #300]	@ (8001f4c <HAL_ADC_ConfigChannel+0x4b4>)
 8001e20:	e00c      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001e22:	4b49      	ldr	r3, [pc, #292]	@ (8001f48 <HAL_ADC_ConfigChannel+0x4b0>)
 8001e24:	e00a      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001e26:	4b4f      	ldr	r3, [pc, #316]	@ (8001f64 <HAL_ADC_ConfigChannel+0x4cc>)
 8001e28:	e008      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001e2a:	4b4f      	ldr	r3, [pc, #316]	@ (8001f68 <HAL_ADC_ConfigChannel+0x4d0>)
 8001e2c:	e006      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001e2e:	4b4f      	ldr	r3, [pc, #316]	@ (8001f6c <HAL_ADC_ConfigChannel+0x4d4>)
 8001e30:	e004      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001e32:	4b4f      	ldr	r3, [pc, #316]	@ (8001f70 <HAL_ADC_ConfigChannel+0x4d8>)
 8001e34:	e002      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001e36:	2301      	movs	r3, #1
 8001e38:	e000      	b.n	8001e3c <HAL_ADC_ConfigChannel+0x3a4>
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4610      	mov	r0, r2
 8001e40:	f7ff fafe 	bl	8001440 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f280 80fc 	bge.w	8002046 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a36      	ldr	r2, [pc, #216]	@ (8001f2c <HAL_ADC_ConfigChannel+0x494>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d004      	beq.n	8001e62 <HAL_ADC_ConfigChannel+0x3ca>
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a45      	ldr	r2, [pc, #276]	@ (8001f74 <HAL_ADC_ConfigChannel+0x4dc>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d101      	bne.n	8001e66 <HAL_ADC_ConfigChannel+0x3ce>
 8001e62:	4b45      	ldr	r3, [pc, #276]	@ (8001f78 <HAL_ADC_ConfigChannel+0x4e0>)
 8001e64:	e000      	b.n	8001e68 <HAL_ADC_ConfigChannel+0x3d0>
 8001e66:	4b45      	ldr	r3, [pc, #276]	@ (8001f7c <HAL_ADC_ConfigChannel+0x4e4>)
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f7ff fadb 	bl	8001424 <LL_ADC_GetCommonPathInternalCh>
 8001e6e:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	4a2d      	ldr	r2, [pc, #180]	@ (8001f2c <HAL_ADC_ConfigChannel+0x494>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d004      	beq.n	8001e84 <HAL_ADC_ConfigChannel+0x3ec>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a3d      	ldr	r2, [pc, #244]	@ (8001f74 <HAL_ADC_ConfigChannel+0x4dc>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d10e      	bne.n	8001ea2 <HAL_ADC_ConfigChannel+0x40a>
 8001e84:	4829      	ldr	r0, [pc, #164]	@ (8001f2c <HAL_ADC_ConfigChannel+0x494>)
 8001e86:	f7ff fc2b 	bl	80016e0 <LL_ADC_IsEnabled>
 8001e8a:	4604      	mov	r4, r0
 8001e8c:	4839      	ldr	r0, [pc, #228]	@ (8001f74 <HAL_ADC_ConfigChannel+0x4dc>)
 8001e8e:	f7ff fc27 	bl	80016e0 <LL_ADC_IsEnabled>
 8001e92:	4603      	mov	r3, r0
 8001e94:	4323      	orrs	r3, r4
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	bf0c      	ite	eq
 8001e9a:	2301      	moveq	r3, #1
 8001e9c:	2300      	movne	r3, #0
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	e008      	b.n	8001eb4 <HAL_ADC_ConfigChannel+0x41c>
 8001ea2:	4837      	ldr	r0, [pc, #220]	@ (8001f80 <HAL_ADC_ConfigChannel+0x4e8>)
 8001ea4:	f7ff fc1c 	bl	80016e0 <LL_ADC_IsEnabled>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	bf0c      	ite	eq
 8001eae:	2301      	moveq	r3, #1
 8001eb0:	2300      	movne	r3, #0
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	f000 80b3 	beq.w	8002020 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a31      	ldr	r2, [pc, #196]	@ (8001f84 <HAL_ADC_ConfigChannel+0x4ec>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d165      	bne.n	8001f90 <HAL_ADC_ConfigChannel+0x4f8>
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d160      	bne.n	8001f90 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a2b      	ldr	r2, [pc, #172]	@ (8001f80 <HAL_ADC_ConfigChannel+0x4e8>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	f040 80b6 	bne.w	8002046 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a13      	ldr	r2, [pc, #76]	@ (8001f2c <HAL_ADC_ConfigChannel+0x494>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d004      	beq.n	8001eee <HAL_ADC_ConfigChannel+0x456>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a22      	ldr	r2, [pc, #136]	@ (8001f74 <HAL_ADC_ConfigChannel+0x4dc>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d101      	bne.n	8001ef2 <HAL_ADC_ConfigChannel+0x45a>
 8001eee:	4a22      	ldr	r2, [pc, #136]	@ (8001f78 <HAL_ADC_ConfigChannel+0x4e0>)
 8001ef0:	e000      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0x45c>
 8001ef2:	4a22      	ldr	r2, [pc, #136]	@ (8001f7c <HAL_ADC_ConfigChannel+0x4e4>)
 8001ef4:	69fb      	ldr	r3, [r7, #28]
 8001ef6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001efa:	4619      	mov	r1, r3
 8001efc:	4610      	mov	r0, r2
 8001efe:	f7ff fa7e 	bl	80013fe <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f02:	4b21      	ldr	r3, [pc, #132]	@ (8001f88 <HAL_ADC_ConfigChannel+0x4f0>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	099b      	lsrs	r3, r3, #6
 8001f08:	4a20      	ldr	r2, [pc, #128]	@ (8001f8c <HAL_ADC_ConfigChannel+0x4f4>)
 8001f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0e:	099b      	lsrs	r3, r3, #6
 8001f10:	3301      	adds	r3, #1
 8001f12:	005b      	lsls	r3, r3, #1
 8001f14:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8001f16:	e002      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d1f9      	bne.n	8001f18 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f24:	e08f      	b.n	8002046 <HAL_ADC_ConfigChannel+0x5ae>
 8001f26:	bf00      	nop
 8001f28:	47ff0000 	.word	0x47ff0000
 8001f2c:	40022000 	.word	0x40022000
 8001f30:	04300002 	.word	0x04300002
 8001f34:	08600004 	.word	0x08600004
 8001f38:	0c900008 	.word	0x0c900008
 8001f3c:	10c00010 	.word	0x10c00010
 8001f40:	14f00020 	.word	0x14f00020
 8001f44:	2a000400 	.word	0x2a000400
 8001f48:	2e300800 	.word	0x2e300800
 8001f4c:	32601000 	.word	0x32601000
 8001f50:	43210000 	.word	0x43210000
 8001f54:	4b840000 	.word	0x4b840000
 8001f58:	4fb80000 	.word	0x4fb80000
 8001f5c:	47520000 	.word	0x47520000
 8001f60:	36902000 	.word	0x36902000
 8001f64:	25b00200 	.word	0x25b00200
 8001f68:	21800100 	.word	0x21800100
 8001f6c:	1d500080 	.word	0x1d500080
 8001f70:	19200040 	.word	0x19200040
 8001f74:	40022100 	.word	0x40022100
 8001f78:	40022300 	.word	0x40022300
 8001f7c:	58026300 	.word	0x58026300
 8001f80:	58026000 	.word	0x58026000
 8001f84:	cb840000 	.word	0xcb840000
 8001f88:	24000000 	.word	0x24000000
 8001f8c:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a31      	ldr	r2, [pc, #196]	@ (800205c <HAL_ADC_ConfigChannel+0x5c4>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d11e      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x540>
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d119      	bne.n	8001fd8 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a2d      	ldr	r2, [pc, #180]	@ (8002060 <HAL_ADC_ConfigChannel+0x5c8>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d14b      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a2c      	ldr	r2, [pc, #176]	@ (8002064 <HAL_ADC_ConfigChannel+0x5cc>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d004      	beq.n	8001fc2 <HAL_ADC_ConfigChannel+0x52a>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8002068 <HAL_ADC_ConfigChannel+0x5d0>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d101      	bne.n	8001fc6 <HAL_ADC_ConfigChannel+0x52e>
 8001fc2:	4a2a      	ldr	r2, [pc, #168]	@ (800206c <HAL_ADC_ConfigChannel+0x5d4>)
 8001fc4:	e000      	b.n	8001fc8 <HAL_ADC_ConfigChannel+0x530>
 8001fc6:	4a2a      	ldr	r2, [pc, #168]	@ (8002070 <HAL_ADC_ConfigChannel+0x5d8>)
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001fce:	4619      	mov	r1, r3
 8001fd0:	4610      	mov	r0, r2
 8001fd2:	f7ff fa14 	bl	80013fe <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fd6:	e036      	b.n	8002046 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a25      	ldr	r2, [pc, #148]	@ (8002074 <HAL_ADC_ConfigChannel+0x5dc>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d131      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x5ae>
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d12c      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a1b      	ldr	r2, [pc, #108]	@ (8002060 <HAL_ADC_ConfigChannel+0x5c8>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d127      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a1a      	ldr	r2, [pc, #104]	@ (8002064 <HAL_ADC_ConfigChannel+0x5cc>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d004      	beq.n	800200a <HAL_ADC_ConfigChannel+0x572>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a18      	ldr	r2, [pc, #96]	@ (8002068 <HAL_ADC_ConfigChannel+0x5d0>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d101      	bne.n	800200e <HAL_ADC_ConfigChannel+0x576>
 800200a:	4a18      	ldr	r2, [pc, #96]	@ (800206c <HAL_ADC_ConfigChannel+0x5d4>)
 800200c:	e000      	b.n	8002010 <HAL_ADC_ConfigChannel+0x578>
 800200e:	4a18      	ldr	r2, [pc, #96]	@ (8002070 <HAL_ADC_ConfigChannel+0x5d8>)
 8002010:	69fb      	ldr	r3, [r7, #28]
 8002012:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002016:	4619      	mov	r1, r3
 8002018:	4610      	mov	r0, r2
 800201a:	f7ff f9f0 	bl	80013fe <LL_ADC_SetCommonPathInternalCh>
 800201e:	e012      	b.n	8002046 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002024:	f043 0220 	orr.w	r2, r3, #32
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002032:	e008      	b.n	8002046 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002038:	f043 0220 	orr.w	r2, r3, #32
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800204e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002052:	4618      	mov	r0, r3
 8002054:	3734      	adds	r7, #52	@ 0x34
 8002056:	46bd      	mov	sp, r7
 8002058:	bd90      	pop	{r4, r7, pc}
 800205a:	bf00      	nop
 800205c:	c7520000 	.word	0xc7520000
 8002060:	58026000 	.word	0x58026000
 8002064:	40022000 	.word	0x40022000
 8002068:	40022100 	.word	0x40022100
 800206c:	40022300 	.word	0x40022300
 8002070:	58026300 	.word	0x58026300
 8002074:	cfb80000 	.word	0xcfb80000

08002078 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a7a      	ldr	r2, [pc, #488]	@ (8002270 <ADC_ConfigureBoostMode+0x1f8>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d004      	beq.n	8002094 <ADC_ConfigureBoostMode+0x1c>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a79      	ldr	r2, [pc, #484]	@ (8002274 <ADC_ConfigureBoostMode+0x1fc>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d109      	bne.n	80020a8 <ADC_ConfigureBoostMode+0x30>
 8002094:	4b78      	ldr	r3, [pc, #480]	@ (8002278 <ADC_ConfigureBoostMode+0x200>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800209c:	2b00      	cmp	r3, #0
 800209e:	bf14      	ite	ne
 80020a0:	2301      	movne	r3, #1
 80020a2:	2300      	moveq	r3, #0
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	e008      	b.n	80020ba <ADC_ConfigureBoostMode+0x42>
 80020a8:	4b74      	ldr	r3, [pc, #464]	@ (800227c <ADC_ConfigureBoostMode+0x204>)
 80020aa:	689b      	ldr	r3, [r3, #8]
 80020ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	bf14      	ite	ne
 80020b4:	2301      	movne	r3, #1
 80020b6:	2300      	moveq	r3, #0
 80020b8:	b2db      	uxtb	r3, r3
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d01c      	beq.n	80020f8 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80020be:	f001 ffc3 	bl	8004048 <HAL_RCC_GetHCLKFreq>
 80020c2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80020cc:	d010      	beq.n	80020f0 <ADC_ConfigureBoostMode+0x78>
 80020ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80020d2:	d873      	bhi.n	80021bc <ADC_ConfigureBoostMode+0x144>
 80020d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020d8:	d002      	beq.n	80020e0 <ADC_ConfigureBoostMode+0x68>
 80020da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80020de:	d16d      	bne.n	80021bc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	0c1b      	lsrs	r3, r3, #16
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ec:	60fb      	str	r3, [r7, #12]
        break;
 80020ee:	e068      	b.n	80021c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	089b      	lsrs	r3, r3, #2
 80020f4:	60fb      	str	r3, [r7, #12]
        break;
 80020f6:	e064      	b.n	80021c2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80020f8:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80020fc:	f04f 0100 	mov.w	r1, #0
 8002100:	f003 fa4a 	bl	8005598 <HAL_RCCEx_GetPeriphCLKFreq>
 8002104:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800210e:	d051      	beq.n	80021b4 <ADC_ConfigureBoostMode+0x13c>
 8002110:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002114:	d854      	bhi.n	80021c0 <ADC_ConfigureBoostMode+0x148>
 8002116:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800211a:	d047      	beq.n	80021ac <ADC_ConfigureBoostMode+0x134>
 800211c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002120:	d84e      	bhi.n	80021c0 <ADC_ConfigureBoostMode+0x148>
 8002122:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002126:	d03d      	beq.n	80021a4 <ADC_ConfigureBoostMode+0x12c>
 8002128:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800212c:	d848      	bhi.n	80021c0 <ADC_ConfigureBoostMode+0x148>
 800212e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002132:	d033      	beq.n	800219c <ADC_ConfigureBoostMode+0x124>
 8002134:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002138:	d842      	bhi.n	80021c0 <ADC_ConfigureBoostMode+0x148>
 800213a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800213e:	d029      	beq.n	8002194 <ADC_ConfigureBoostMode+0x11c>
 8002140:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002144:	d83c      	bhi.n	80021c0 <ADC_ConfigureBoostMode+0x148>
 8002146:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800214a:	d01a      	beq.n	8002182 <ADC_ConfigureBoostMode+0x10a>
 800214c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002150:	d836      	bhi.n	80021c0 <ADC_ConfigureBoostMode+0x148>
 8002152:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002156:	d014      	beq.n	8002182 <ADC_ConfigureBoostMode+0x10a>
 8002158:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800215c:	d830      	bhi.n	80021c0 <ADC_ConfigureBoostMode+0x148>
 800215e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002162:	d00e      	beq.n	8002182 <ADC_ConfigureBoostMode+0x10a>
 8002164:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002168:	d82a      	bhi.n	80021c0 <ADC_ConfigureBoostMode+0x148>
 800216a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800216e:	d008      	beq.n	8002182 <ADC_ConfigureBoostMode+0x10a>
 8002170:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002174:	d824      	bhi.n	80021c0 <ADC_ConfigureBoostMode+0x148>
 8002176:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800217a:	d002      	beq.n	8002182 <ADC_ConfigureBoostMode+0x10a>
 800217c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002180:	d11e      	bne.n	80021c0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	0c9b      	lsrs	r3, r3, #18
 8002188:	005b      	lsls	r3, r3, #1
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002190:	60fb      	str	r3, [r7, #12]
        break;
 8002192:	e016      	b.n	80021c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	091b      	lsrs	r3, r3, #4
 8002198:	60fb      	str	r3, [r7, #12]
        break;
 800219a:	e012      	b.n	80021c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	095b      	lsrs	r3, r3, #5
 80021a0:	60fb      	str	r3, [r7, #12]
        break;
 80021a2:	e00e      	b.n	80021c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	099b      	lsrs	r3, r3, #6
 80021a8:	60fb      	str	r3, [r7, #12]
        break;
 80021aa:	e00a      	b.n	80021c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	09db      	lsrs	r3, r3, #7
 80021b0:	60fb      	str	r3, [r7, #12]
        break;
 80021b2:	e006      	b.n	80021c2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	0a1b      	lsrs	r3, r3, #8
 80021b8:	60fb      	str	r3, [r7, #12]
        break;
 80021ba:	e002      	b.n	80021c2 <ADC_ConfigureBoostMode+0x14a>
        break;
 80021bc:	bf00      	nop
 80021be:	e000      	b.n	80021c2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80021c0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80021c2:	f7ff f8fd 	bl	80013c0 <HAL_GetREVID>
 80021c6:	4603      	mov	r3, r0
 80021c8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d815      	bhi.n	80021fc <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	4a2b      	ldr	r2, [pc, #172]	@ (8002280 <ADC_ConfigureBoostMode+0x208>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d908      	bls.n	80021ea <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689a      	ldr	r2, [r3, #8]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021e6:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80021e8:	e03e      	b.n	8002268 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	689a      	ldr	r2, [r3, #8]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021f8:	609a      	str	r2, [r3, #8]
}
 80021fa:	e035      	b.n	8002268 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	085b      	lsrs	r3, r3, #1
 8002200:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	4a1f      	ldr	r2, [pc, #124]	@ (8002284 <ADC_ConfigureBoostMode+0x20c>)
 8002206:	4293      	cmp	r3, r2
 8002208:	d808      	bhi.n	800221c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002218:	609a      	str	r2, [r3, #8]
}
 800221a:	e025      	b.n	8002268 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4a1a      	ldr	r2, [pc, #104]	@ (8002288 <ADC_ConfigureBoostMode+0x210>)
 8002220:	4293      	cmp	r3, r2
 8002222:	d80a      	bhi.n	800223a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	689b      	ldr	r3, [r3, #8]
 800222a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002236:	609a      	str	r2, [r3, #8]
}
 8002238:	e016      	b.n	8002268 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	4a13      	ldr	r2, [pc, #76]	@ (800228c <ADC_ConfigureBoostMode+0x214>)
 800223e:	4293      	cmp	r3, r2
 8002240:	d80a      	bhi.n	8002258 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002254:	609a      	str	r2, [r3, #8]
}
 8002256:	e007      	b.n	8002268 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002266:	609a      	str	r2, [r3, #8]
}
 8002268:	bf00      	nop
 800226a:	3710      	adds	r7, #16
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40022000 	.word	0x40022000
 8002274:	40022100 	.word	0x40022100
 8002278:	40022300 	.word	0x40022300
 800227c:	58026300 	.word	0x58026300
 8002280:	01312d00 	.word	0x01312d00
 8002284:	005f5e10 	.word	0x005f5e10
 8002288:	00bebc20 	.word	0x00bebc20
 800228c:	017d7840 	.word	0x017d7840

08002290 <LL_ADC_IsEnabled>:
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	689b      	ldr	r3, [r3, #8]
 800229c:	f003 0301 	and.w	r3, r3, #1
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d101      	bne.n	80022a8 <LL_ADC_IsEnabled+0x18>
 80022a4:	2301      	movs	r3, #1
 80022a6:	e000      	b.n	80022aa <LL_ADC_IsEnabled+0x1a>
 80022a8:	2300      	movs	r3, #0
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	370c      	adds	r7, #12
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr

080022b6 <LL_ADC_REG_IsConversionOngoing>:
{
 80022b6:	b480      	push	{r7}
 80022b8:	b083      	sub	sp, #12
 80022ba:	af00      	add	r7, sp, #0
 80022bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f003 0304 	and.w	r3, r3, #4
 80022c6:	2b04      	cmp	r3, #4
 80022c8:	d101      	bne.n	80022ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80022ca:	2301      	movs	r3, #1
 80022cc:	e000      	b.n	80022d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80022dc:	b590      	push	{r4, r7, lr}
 80022de:	b09f      	sub	sp, #124	@ 0x7c
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022e6:	2300      	movs	r3, #0
 80022e8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d101      	bne.n	80022fa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80022f6:	2302      	movs	r3, #2
 80022f8:	e0be      	b.n	8002478 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2201      	movs	r2, #1
 80022fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8002302:	2300      	movs	r3, #0
 8002304:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8002306:	2300      	movs	r3, #0
 8002308:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a5c      	ldr	r2, [pc, #368]	@ (8002480 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d102      	bne.n	800231a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002314:	4b5b      	ldr	r3, [pc, #364]	@ (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002316:	60bb      	str	r3, [r7, #8]
 8002318:	e001      	b.n	800231e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800231a:	2300      	movs	r3, #0
 800231c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d10b      	bne.n	800233c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002328:	f043 0220 	orr.w	r2, r3, #32
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e09d      	b.n	8002478 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	4618      	mov	r0, r3
 8002340:	f7ff ffb9 	bl	80022b6 <LL_ADC_REG_IsConversionOngoing>
 8002344:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7ff ffb3 	bl	80022b6 <LL_ADC_REG_IsConversionOngoing>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d17f      	bne.n	8002456 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002356:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002358:	2b00      	cmp	r3, #0
 800235a:	d17c      	bne.n	8002456 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a47      	ldr	r2, [pc, #284]	@ (8002480 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d004      	beq.n	8002370 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a46      	ldr	r2, [pc, #280]	@ (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d101      	bne.n	8002374 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 8002370:	4b45      	ldr	r3, [pc, #276]	@ (8002488 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002372:	e000      	b.n	8002376 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8002374:	4b45      	ldr	r3, [pc, #276]	@ (800248c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8002376:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d039      	beq.n	80023f4 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8002380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	431a      	orrs	r2, r3
 800238e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002390:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a3a      	ldr	r2, [pc, #232]	@ (8002480 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d004      	beq.n	80023a6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a38      	ldr	r2, [pc, #224]	@ (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d10e      	bne.n	80023c4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80023a6:	4836      	ldr	r0, [pc, #216]	@ (8002480 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80023a8:	f7ff ff72 	bl	8002290 <LL_ADC_IsEnabled>
 80023ac:	4604      	mov	r4, r0
 80023ae:	4835      	ldr	r0, [pc, #212]	@ (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80023b0:	f7ff ff6e 	bl	8002290 <LL_ADC_IsEnabled>
 80023b4:	4603      	mov	r3, r0
 80023b6:	4323      	orrs	r3, r4
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	bf0c      	ite	eq
 80023bc:	2301      	moveq	r3, #1
 80023be:	2300      	movne	r3, #0
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	e008      	b.n	80023d6 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80023c4:	4832      	ldr	r0, [pc, #200]	@ (8002490 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80023c6:	f7ff ff63 	bl	8002290 <LL_ADC_IsEnabled>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	bf0c      	ite	eq
 80023d0:	2301      	moveq	r3, #1
 80023d2:	2300      	movne	r3, #0
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d047      	beq.n	800246a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80023da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	4b2d      	ldr	r3, [pc, #180]	@ (8002494 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80023e0:	4013      	ands	r3, r2
 80023e2:	683a      	ldr	r2, [r7, #0]
 80023e4:	6811      	ldr	r1, [r2, #0]
 80023e6:	683a      	ldr	r2, [r7, #0]
 80023e8:	6892      	ldr	r2, [r2, #8]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	431a      	orrs	r2, r3
 80023ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023f0:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80023f2:	e03a      	b.n	800246a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80023f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80023fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80023fe:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a1e      	ldr	r2, [pc, #120]	@ (8002480 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d004      	beq.n	8002414 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a1d      	ldr	r2, [pc, #116]	@ (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d10e      	bne.n	8002432 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8002414:	481a      	ldr	r0, [pc, #104]	@ (8002480 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8002416:	f7ff ff3b 	bl	8002290 <LL_ADC_IsEnabled>
 800241a:	4604      	mov	r4, r0
 800241c:	4819      	ldr	r0, [pc, #100]	@ (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800241e:	f7ff ff37 	bl	8002290 <LL_ADC_IsEnabled>
 8002422:	4603      	mov	r3, r0
 8002424:	4323      	orrs	r3, r4
 8002426:	2b00      	cmp	r3, #0
 8002428:	bf0c      	ite	eq
 800242a:	2301      	moveq	r3, #1
 800242c:	2300      	movne	r3, #0
 800242e:	b2db      	uxtb	r3, r3
 8002430:	e008      	b.n	8002444 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002432:	4817      	ldr	r0, [pc, #92]	@ (8002490 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8002434:	f7ff ff2c 	bl	8002290 <LL_ADC_IsEnabled>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	bf0c      	ite	eq
 800243e:	2301      	moveq	r3, #1
 8002440:	2300      	movne	r3, #0
 8002442:	b2db      	uxtb	r3, r3
 8002444:	2b00      	cmp	r3, #0
 8002446:	d010      	beq.n	800246a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002448:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	4b11      	ldr	r3, [pc, #68]	@ (8002494 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800244e:	4013      	ands	r3, r2
 8002450:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002452:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002454:	e009      	b.n	800246a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800245a:	f043 0220 	orr.w	r2, r3, #32
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8002468:	e000      	b.n	800246c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800246a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002474:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8002478:	4618      	mov	r0, r3
 800247a:	377c      	adds	r7, #124	@ 0x7c
 800247c:	46bd      	mov	sp, r7
 800247e:	bd90      	pop	{r4, r7, pc}
 8002480:	40022000 	.word	0x40022000
 8002484:	40022100 	.word	0x40022100
 8002488:	40022300 	.word	0x40022300
 800248c:	58026300 	.word	0x58026300
 8002490:	58026000 	.word	0x58026000
 8002494:	fffff0e0 	.word	0xfffff0e0

08002498 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f003 0307 	and.w	r3, r3, #7
 80024a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a8:	4b0b      	ldr	r3, [pc, #44]	@ (80024d8 <__NVIC_SetPriorityGrouping+0x40>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024b4:	4013      	ands	r3, r2
 80024b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80024c0:	4b06      	ldr	r3, [pc, #24]	@ (80024dc <__NVIC_SetPriorityGrouping+0x44>)
 80024c2:	4313      	orrs	r3, r2
 80024c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024c6:	4a04      	ldr	r2, [pc, #16]	@ (80024d8 <__NVIC_SetPriorityGrouping+0x40>)
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	60d3      	str	r3, [r2, #12]
}
 80024cc:	bf00      	nop
 80024ce:	3714      	adds	r7, #20
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	e000ed00 	.word	0xe000ed00
 80024dc:	05fa0000 	.word	0x05fa0000

080024e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e0:	b480      	push	{r7}
 80024e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024e4:	4b04      	ldr	r3, [pc, #16]	@ (80024f8 <__NVIC_GetPriorityGrouping+0x18>)
 80024e6:	68db      	ldr	r3, [r3, #12]
 80024e8:	0a1b      	lsrs	r3, r3, #8
 80024ea:	f003 0307 	and.w	r3, r3, #7
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	e000ed00 	.word	0xe000ed00

080024fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b083      	sub	sp, #12
 8002500:	af00      	add	r7, sp, #0
 8002502:	4603      	mov	r3, r0
 8002504:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002506:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800250a:	2b00      	cmp	r3, #0
 800250c:	db0b      	blt.n	8002526 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800250e:	88fb      	ldrh	r3, [r7, #6]
 8002510:	f003 021f 	and.w	r2, r3, #31
 8002514:	4907      	ldr	r1, [pc, #28]	@ (8002534 <__NVIC_EnableIRQ+0x38>)
 8002516:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800251a:	095b      	lsrs	r3, r3, #5
 800251c:	2001      	movs	r0, #1
 800251e:	fa00 f202 	lsl.w	r2, r0, r2
 8002522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002526:	bf00      	nop
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000e100 	.word	0xe000e100

08002538 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	6039      	str	r1, [r7, #0]
 8002542:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002544:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002548:	2b00      	cmp	r3, #0
 800254a:	db0a      	blt.n	8002562 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	b2da      	uxtb	r2, r3
 8002550:	490c      	ldr	r1, [pc, #48]	@ (8002584 <__NVIC_SetPriority+0x4c>)
 8002552:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002556:	0112      	lsls	r2, r2, #4
 8002558:	b2d2      	uxtb	r2, r2
 800255a:	440b      	add	r3, r1
 800255c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002560:	e00a      	b.n	8002578 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	b2da      	uxtb	r2, r3
 8002566:	4908      	ldr	r1, [pc, #32]	@ (8002588 <__NVIC_SetPriority+0x50>)
 8002568:	88fb      	ldrh	r3, [r7, #6]
 800256a:	f003 030f 	and.w	r3, r3, #15
 800256e:	3b04      	subs	r3, #4
 8002570:	0112      	lsls	r2, r2, #4
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	440b      	add	r3, r1
 8002576:	761a      	strb	r2, [r3, #24]
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	e000e100 	.word	0xe000e100
 8002588:	e000ed00 	.word	0xe000ed00

0800258c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800258c:	b480      	push	{r7}
 800258e:	b089      	sub	sp, #36	@ 0x24
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	f1c3 0307 	rsb	r3, r3, #7
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	bf28      	it	cs
 80025aa:	2304      	movcs	r3, #4
 80025ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	3304      	adds	r3, #4
 80025b2:	2b06      	cmp	r3, #6
 80025b4:	d902      	bls.n	80025bc <NVIC_EncodePriority+0x30>
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3b03      	subs	r3, #3
 80025ba:	e000      	b.n	80025be <NVIC_EncodePriority+0x32>
 80025bc:	2300      	movs	r3, #0
 80025be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c0:	f04f 32ff 	mov.w	r2, #4294967295
 80025c4:	69bb      	ldr	r3, [r7, #24]
 80025c6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ca:	43da      	mvns	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	401a      	ands	r2, r3
 80025d0:	697b      	ldr	r3, [r7, #20]
 80025d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d4:	f04f 31ff 	mov.w	r1, #4294967295
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	fa01 f303 	lsl.w	r3, r1, r3
 80025de:	43d9      	mvns	r1, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e4:	4313      	orrs	r3, r2
         );
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3724      	adds	r7, #36	@ 0x24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr

080025f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b082      	sub	sp, #8
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025fa:	6878      	ldr	r0, [r7, #4]
 80025fc:	f7ff ff4c 	bl	8002498 <__NVIC_SetPriorityGrouping>
}
 8002600:	bf00      	nop
 8002602:	3708      	adds	r7, #8
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
 8002614:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002616:	f7ff ff63 	bl	80024e0 <__NVIC_GetPriorityGrouping>
 800261a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	68b9      	ldr	r1, [r7, #8]
 8002620:	6978      	ldr	r0, [r7, #20]
 8002622:	f7ff ffb3 	bl	800258c <NVIC_EncodePriority>
 8002626:	4602      	mov	r2, r0
 8002628:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800262c:	4611      	mov	r1, r2
 800262e:	4618      	mov	r0, r3
 8002630:	f7ff ff82 	bl	8002538 <__NVIC_SetPriority>
}
 8002634:	bf00      	nop
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002646:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800264a:	4618      	mov	r0, r3
 800264c:	f7ff ff56 	bl	80024fc <__NVIC_EnableIRQ>
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b098      	sub	sp, #96	@ 0x60
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8002660:	4a84      	ldr	r2, [pc, #528]	@ (8002874 <HAL_FDCAN_Init+0x21c>)
 8002662:	f107 030c 	add.w	r3, r7, #12
 8002666:	4611      	mov	r1, r2
 8002668:	224c      	movs	r2, #76	@ 0x4c
 800266a:	4618      	mov	r0, r3
 800266c:	f008 fcb4 	bl	800afd8 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d101      	bne.n	800267a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e1c6      	b.n	8002a08 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a7e      	ldr	r2, [pc, #504]	@ (8002878 <HAL_FDCAN_Init+0x220>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d106      	bne.n	8002692 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800268c:	461a      	mov	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d106      	bne.n	80026ac <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7fe fa4c 	bl	8000b44 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	699a      	ldr	r2, [r3, #24]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f022 0210 	bic.w	r2, r2, #16
 80026ba:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80026bc:	f7fe fe74 	bl	80013a8 <HAL_GetTick>
 80026c0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80026c2:	e014      	b.n	80026ee <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80026c4:	f7fe fe70 	bl	80013a8 <HAL_GetTick>
 80026c8:	4602      	mov	r2, r0
 80026ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	2b0a      	cmp	r3, #10
 80026d0:	d90d      	bls.n	80026ee <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026d8:	f043 0201 	orr.w	r2, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2203      	movs	r2, #3
 80026e6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e18c      	b.n	8002a08 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	f003 0308 	and.w	r3, r3, #8
 80026f8:	2b08      	cmp	r3, #8
 80026fa:	d0e3      	beq.n	80026c4 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	699a      	ldr	r2, [r3, #24]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f042 0201 	orr.w	r2, r2, #1
 800270a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800270c:	f7fe fe4c 	bl	80013a8 <HAL_GetTick>
 8002710:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002712:	e014      	b.n	800273e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002714:	f7fe fe48 	bl	80013a8 <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b0a      	cmp	r3, #10
 8002720:	d90d      	bls.n	800273e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002728:	f043 0201 	orr.w	r2, r3, #1
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2203      	movs	r2, #3
 8002736:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e164      	b.n	8002a08 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0e3      	beq.n	8002714 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	699a      	ldr	r2, [r3, #24]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f042 0202 	orr.w	r2, r2, #2
 800275a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	7c1b      	ldrb	r3, [r3, #16]
 8002760:	2b01      	cmp	r3, #1
 8002762:	d108      	bne.n	8002776 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	699a      	ldr	r2, [r3, #24]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002772:	619a      	str	r2, [r3, #24]
 8002774:	e007      	b.n	8002786 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	699a      	ldr	r2, [r3, #24]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002784:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	7c5b      	ldrb	r3, [r3, #17]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d108      	bne.n	80027a0 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	699a      	ldr	r2, [r3, #24]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800279c:	619a      	str	r2, [r3, #24]
 800279e:	e007      	b.n	80027b0 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	699a      	ldr	r2, [r3, #24]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80027ae:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	7c9b      	ldrb	r3, [r3, #18]
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d108      	bne.n	80027ca <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	699a      	ldr	r2, [r3, #24]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80027c6:	619a      	str	r2, [r3, #24]
 80027c8:	e007      	b.n	80027da <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	699a      	ldr	r2, [r3, #24]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80027d8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689a      	ldr	r2, [r3, #8]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	430a      	orrs	r2, r1
 80027ee:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	699a      	ldr	r2, [r3, #24]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80027fe:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	691a      	ldr	r2, [r3, #16]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 0210 	bic.w	r2, r2, #16
 800280e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d108      	bne.n	800282a <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	699a      	ldr	r2, [r3, #24]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 0204 	orr.w	r2, r2, #4
 8002826:	619a      	str	r2, [r3, #24]
 8002828:	e030      	b.n	800288c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d02c      	beq.n	800288c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	2b02      	cmp	r3, #2
 8002838:	d020      	beq.n	800287c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	699a      	ldr	r2, [r3, #24]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002848:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	691a      	ldr	r2, [r3, #16]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f042 0210 	orr.w	r2, r2, #16
 8002858:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	2b03      	cmp	r3, #3
 8002860:	d114      	bne.n	800288c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	699a      	ldr	r2, [r3, #24]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f042 0220 	orr.w	r2, r2, #32
 8002870:	619a      	str	r2, [r3, #24]
 8002872:	e00b      	b.n	800288c <HAL_FDCAN_Init+0x234>
 8002874:	0800b0b8 	.word	0x0800b0b8
 8002878:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	699a      	ldr	r2, [r3, #24]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f042 0220 	orr.w	r2, r2, #32
 800288a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	3b01      	subs	r3, #1
 8002892:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	3b01      	subs	r3, #1
 800289a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800289c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80028a4:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	695b      	ldr	r3, [r3, #20]
 80028ac:	3b01      	subs	r3, #1
 80028ae:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80028b4:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80028b6:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80028c0:	d115      	bne.n	80028ee <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c6:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028cc:	3b01      	subs	r3, #1
 80028ce:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80028d0:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	3b01      	subs	r3, #1
 80028d8:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80028da:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e2:	3b01      	subs	r3, #1
 80028e4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80028ea:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80028ec:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d00a      	beq.n	800290c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002914:	4413      	add	r3, r2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d011      	beq.n	800293e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002922:	f023 0107 	bic.w	r1, r3, #7
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	3360      	adds	r3, #96	@ 0x60
 800292e:	443b      	add	r3, r7
 8002930:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002942:	2b00      	cmp	r3, #0
 8002944:	d011      	beq.n	800296a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800294e:	f023 0107 	bic.w	r1, r3, #7
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	3360      	adds	r3, #96	@ 0x60
 800295a:	443b      	add	r3, r7
 800295c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800296e:	2b00      	cmp	r3, #0
 8002970:	d012      	beq.n	8002998 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800297a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	3360      	adds	r3, #96	@ 0x60
 8002986:	443b      	add	r3, r7
 8002988:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800298c:	011a      	lsls	r2, r3, #4
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	430a      	orrs	r2, r1
 8002994:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800299c:	2b00      	cmp	r3, #0
 800299e:	d012      	beq.n	80029c6 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80029a8:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029b0:	009b      	lsls	r3, r3, #2
 80029b2:	3360      	adds	r3, #96	@ 0x60
 80029b4:	443b      	add	r3, r7
 80029b6:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80029ba:	021a      	lsls	r2, r3, #8
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	430a      	orrs	r2, r1
 80029c2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a11      	ldr	r2, [pc, #68]	@ (8002a10 <HAL_FDCAN_Init+0x3b8>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d107      	bne.n	80029e0 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	689a      	ldr	r2, [r3, #8]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f022 0203 	bic.w	r2, r2, #3
 80029de:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f000 f80b 	bl	8002a14 <FDCAN_CalcultateRamBlockAddresses>
 80029fe:	4603      	mov	r3, r0
 8002a00:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8002a04:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8002a08:	4618      	mov	r0, r3
 8002a0a:	3760      	adds	r7, #96	@ 0x60
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	4000a000 	.word	0x4000a000

08002a14 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a20:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002a2a:	4ba7      	ldr	r3, [pc, #668]	@ (8002cc8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	0091      	lsls	r1, r2, #2
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	6812      	ldr	r2, [r2, #0]
 8002a36:	430b      	orrs	r3, r1
 8002a38:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a44:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a4c:	041a      	lsls	r2, r3, #16
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	430a      	orrs	r2, r1
 8002a54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a5c:	68ba      	ldr	r2, [r7, #8]
 8002a5e:	4413      	add	r3, r2
 8002a60:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002a6a:	4b97      	ldr	r3, [pc, #604]	@ (8002cc8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	68ba      	ldr	r2, [r7, #8]
 8002a70:	0091      	lsls	r1, r2, #2
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	6812      	ldr	r2, [r2, #0]
 8002a76:	430b      	orrs	r3, r1
 8002a78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a84:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a8c:	041a      	lsls	r2, r3, #16
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	430a      	orrs	r2, r1
 8002a94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	68ba      	ldr	r2, [r7, #8]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8002aac:	4b86      	ldr	r3, [pc, #536]	@ (8002cc8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002aae:	4013      	ands	r3, r2
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	0091      	lsls	r1, r2, #2
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	6812      	ldr	r2, [r2, #0]
 8002ab8:	430b      	orrs	r3, r1
 8002aba:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002ac6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ace:	041a      	lsls	r2, r3, #16
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	430a      	orrs	r2, r1
 8002ad6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ade:	687a      	ldr	r2, [r7, #4]
 8002ae0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002ae2:	fb02 f303 	mul.w	r3, r2, r3
 8002ae6:	68ba      	ldr	r2, [r7, #8]
 8002ae8:	4413      	add	r3, r2
 8002aea:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002af4:	4b74      	ldr	r3, [pc, #464]	@ (8002cc8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002af6:	4013      	ands	r3, r2
 8002af8:	68ba      	ldr	r2, [r7, #8]
 8002afa:	0091      	lsls	r1, r2, #2
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	6812      	ldr	r2, [r2, #0]
 8002b00:	430b      	orrs	r3, r1
 8002b02:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8002b0e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b16:	041a      	lsls	r2, r3, #16
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	430a      	orrs	r2, r1
 8002b1e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b26:	687a      	ldr	r2, [r7, #4]
 8002b28:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002b2a:	fb02 f303 	mul.w	r3, r2, r3
 8002b2e:	68ba      	ldr	r2, [r7, #8]
 8002b30:	4413      	add	r3, r2
 8002b32:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8002b3c:	4b62      	ldr	r3, [pc, #392]	@ (8002cc8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002b3e:	4013      	ands	r3, r2
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	0091      	lsls	r1, r2, #2
 8002b44:	687a      	ldr	r2, [r7, #4]
 8002b46:	6812      	ldr	r2, [r2, #0]
 8002b48:	430b      	orrs	r3, r1
 8002b4a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002b56:	fb02 f303 	mul.w	r3, r2, r3
 8002b5a:	68ba      	ldr	r2, [r7, #8]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8002b68:	4b57      	ldr	r3, [pc, #348]	@ (8002cc8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	68ba      	ldr	r2, [r7, #8]
 8002b6e:	0091      	lsls	r1, r2, #2
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6812      	ldr	r2, [r2, #0]
 8002b74:	430b      	orrs	r3, r1
 8002b76:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b82:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b8a:	041a      	lsls	r2, r3, #16
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	430a      	orrs	r2, r1
 8002b92:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	68ba      	ldr	r2, [r7, #8]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002baa:	4b47      	ldr	r3, [pc, #284]	@ (8002cc8 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002bac:	4013      	ands	r3, r2
 8002bae:	68ba      	ldr	r2, [r7, #8]
 8002bb0:	0091      	lsls	r1, r2, #2
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	6812      	ldr	r2, [r2, #0]
 8002bb6:	430b      	orrs	r3, r1
 8002bb8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002bc4:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bcc:	041a      	lsls	r2, r3, #16
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002be0:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002be8:	061a      	lsls	r2, r3, #24
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002bf8:	4b34      	ldr	r3, [pc, #208]	@ (8002ccc <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8002bfa:	4413      	add	r3, r2
 8002bfc:	009a      	lsls	r2, r3, #2
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	441a      	add	r2, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c1a:	00db      	lsls	r3, r3, #3
 8002c1c:	441a      	add	r2, r3
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c2a:	6879      	ldr	r1, [r7, #4]
 8002c2c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8002c2e:	fb01 f303 	mul.w	r3, r1, r3
 8002c32:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002c34:	441a      	add	r2, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c42:	6879      	ldr	r1, [r7, #4]
 8002c44:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8002c46:	fb01 f303 	mul.w	r3, r1, r3
 8002c4a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002c4c:	441a      	add	r2, r3
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c5a:	6879      	ldr	r1, [r7, #4]
 8002c5c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8002c5e:	fb01 f303 	mul.w	r3, r1, r3
 8002c62:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8002c64:	441a      	add	r2, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c76:	00db      	lsls	r3, r3, #3
 8002c78:	441a      	add	r2, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c8a:	6879      	ldr	r1, [r7, #4]
 8002c8c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002c8e:	fb01 f303 	mul.w	r3, r1, r3
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	441a      	add	r2, r3
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ca6:	6879      	ldr	r1, [r7, #4]
 8002ca8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002caa:	fb01 f303 	mul.w	r3, r1, r3
 8002cae:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002cb0:	441a      	add	r2, r3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cbe:	4a04      	ldr	r2, [pc, #16]	@ (8002cd0 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d915      	bls.n	8002cf0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002cc4:	e006      	b.n	8002cd4 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8002cc6:	bf00      	nop
 8002cc8:	ffff0003 	.word	0xffff0003
 8002ccc:	10002b00 	.word	0x10002b00
 8002cd0:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002cda:	f043 0220 	orr.w	r2, r3, #32
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2203      	movs	r2, #3
 8002ce8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e010      	b.n	8002d12 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002cf4:	60fb      	str	r3, [r7, #12]
 8002cf6:	e005      	b.n	8002d04 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	3304      	adds	r3, #4
 8002d02:	60fb      	str	r3, [r7, #12]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d0a:	68fa      	ldr	r2, [r7, #12]
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	d3f3      	bcc.n	8002cf8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3714      	adds	r7, #20
 8002d16:	46bd      	mov	sp, r7
 8002d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop

08002d20 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b089      	sub	sp, #36	@ 0x24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
 8002d28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002d2e:	4b89      	ldr	r3, [pc, #548]	@ (8002f54 <HAL_GPIO_Init+0x234>)
 8002d30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002d32:	e194      	b.n	800305e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681a      	ldr	r2, [r3, #0]
 8002d38:	2101      	movs	r1, #1
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d40:	4013      	ands	r3, r2
 8002d42:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f000 8186 	beq.w	8003058 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f003 0303 	and.w	r3, r3, #3
 8002d54:	2b01      	cmp	r3, #1
 8002d56:	d005      	beq.n	8002d64 <HAL_GPIO_Init+0x44>
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f003 0303 	and.w	r3, r3, #3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d130      	bne.n	8002dc6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	2203      	movs	r2, #3
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	43db      	mvns	r3, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	68da      	ldr	r2, [r3, #12]
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	69ba      	ldr	r2, [r7, #24]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69ba      	ldr	r2, [r7, #24]
 8002d92:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002da2:	43db      	mvns	r3, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4013      	ands	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	091b      	lsrs	r3, r3, #4
 8002db0:	f003 0201 	and.w	r2, r3, #1
 8002db4:	69fb      	ldr	r3, [r7, #28]
 8002db6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f003 0303 	and.w	r3, r3, #3
 8002dce:	2b03      	cmp	r3, #3
 8002dd0:	d017      	beq.n	8002e02 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68db      	ldr	r3, [r3, #12]
 8002dd6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	2203      	movs	r2, #3
 8002dde:	fa02 f303 	lsl.w	r3, r2, r3
 8002de2:	43db      	mvns	r3, r3
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	4013      	ands	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	689a      	ldr	r2, [r3, #8]
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	69ba      	ldr	r2, [r7, #24]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 0303 	and.w	r3, r3, #3
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d123      	bne.n	8002e56 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	08da      	lsrs	r2, r3, #3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	3208      	adds	r2, #8
 8002e16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	f003 0307 	and.w	r3, r3, #7
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	220f      	movs	r2, #15
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	69ba      	ldr	r2, [r7, #24]
 8002e2e:	4013      	ands	r3, r2
 8002e30:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	691a      	ldr	r2, [r3, #16]
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	f003 0307 	and.w	r3, r3, #7
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	08da      	lsrs	r2, r3, #3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3208      	adds	r2, #8
 8002e50:	69b9      	ldr	r1, [r7, #24]
 8002e52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	2203      	movs	r2, #3
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	43db      	mvns	r3, r3
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	f003 0203 	and.w	r2, r3, #3
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	f000 80e0 	beq.w	8003058 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e98:	4b2f      	ldr	r3, [pc, #188]	@ (8002f58 <HAL_GPIO_Init+0x238>)
 8002e9a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002e9e:	4a2e      	ldr	r2, [pc, #184]	@ (8002f58 <HAL_GPIO_Init+0x238>)
 8002ea0:	f043 0302 	orr.w	r3, r3, #2
 8002ea4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002ea8:	4b2b      	ldr	r3, [pc, #172]	@ (8002f58 <HAL_GPIO_Init+0x238>)
 8002eaa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	60fb      	str	r3, [r7, #12]
 8002eb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002eb6:	4a29      	ldr	r2, [pc, #164]	@ (8002f5c <HAL_GPIO_Init+0x23c>)
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	089b      	lsrs	r3, r3, #2
 8002ebc:	3302      	adds	r3, #2
 8002ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	220f      	movs	r2, #15
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	69ba      	ldr	r2, [r7, #24]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a20      	ldr	r2, [pc, #128]	@ (8002f60 <HAL_GPIO_Init+0x240>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d052      	beq.n	8002f88 <HAL_GPIO_Init+0x268>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a1f      	ldr	r2, [pc, #124]	@ (8002f64 <HAL_GPIO_Init+0x244>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d031      	beq.n	8002f4e <HAL_GPIO_Init+0x22e>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a1e      	ldr	r2, [pc, #120]	@ (8002f68 <HAL_GPIO_Init+0x248>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d02b      	beq.n	8002f4a <HAL_GPIO_Init+0x22a>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a1d      	ldr	r2, [pc, #116]	@ (8002f6c <HAL_GPIO_Init+0x24c>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d025      	beq.n	8002f46 <HAL_GPIO_Init+0x226>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a1c      	ldr	r2, [pc, #112]	@ (8002f70 <HAL_GPIO_Init+0x250>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d01f      	beq.n	8002f42 <HAL_GPIO_Init+0x222>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a1b      	ldr	r2, [pc, #108]	@ (8002f74 <HAL_GPIO_Init+0x254>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d019      	beq.n	8002f3e <HAL_GPIO_Init+0x21e>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	4a1a      	ldr	r2, [pc, #104]	@ (8002f78 <HAL_GPIO_Init+0x258>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d013      	beq.n	8002f3a <HAL_GPIO_Init+0x21a>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4a19      	ldr	r2, [pc, #100]	@ (8002f7c <HAL_GPIO_Init+0x25c>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d00d      	beq.n	8002f36 <HAL_GPIO_Init+0x216>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	4a18      	ldr	r2, [pc, #96]	@ (8002f80 <HAL_GPIO_Init+0x260>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d007      	beq.n	8002f32 <HAL_GPIO_Init+0x212>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	4a17      	ldr	r2, [pc, #92]	@ (8002f84 <HAL_GPIO_Init+0x264>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d101      	bne.n	8002f2e <HAL_GPIO_Init+0x20e>
 8002f2a:	2309      	movs	r3, #9
 8002f2c:	e02d      	b.n	8002f8a <HAL_GPIO_Init+0x26a>
 8002f2e:	230a      	movs	r3, #10
 8002f30:	e02b      	b.n	8002f8a <HAL_GPIO_Init+0x26a>
 8002f32:	2308      	movs	r3, #8
 8002f34:	e029      	b.n	8002f8a <HAL_GPIO_Init+0x26a>
 8002f36:	2307      	movs	r3, #7
 8002f38:	e027      	b.n	8002f8a <HAL_GPIO_Init+0x26a>
 8002f3a:	2306      	movs	r3, #6
 8002f3c:	e025      	b.n	8002f8a <HAL_GPIO_Init+0x26a>
 8002f3e:	2305      	movs	r3, #5
 8002f40:	e023      	b.n	8002f8a <HAL_GPIO_Init+0x26a>
 8002f42:	2304      	movs	r3, #4
 8002f44:	e021      	b.n	8002f8a <HAL_GPIO_Init+0x26a>
 8002f46:	2303      	movs	r3, #3
 8002f48:	e01f      	b.n	8002f8a <HAL_GPIO_Init+0x26a>
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	e01d      	b.n	8002f8a <HAL_GPIO_Init+0x26a>
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e01b      	b.n	8002f8a <HAL_GPIO_Init+0x26a>
 8002f52:	bf00      	nop
 8002f54:	58000080 	.word	0x58000080
 8002f58:	58024400 	.word	0x58024400
 8002f5c:	58000400 	.word	0x58000400
 8002f60:	58020000 	.word	0x58020000
 8002f64:	58020400 	.word	0x58020400
 8002f68:	58020800 	.word	0x58020800
 8002f6c:	58020c00 	.word	0x58020c00
 8002f70:	58021000 	.word	0x58021000
 8002f74:	58021400 	.word	0x58021400
 8002f78:	58021800 	.word	0x58021800
 8002f7c:	58021c00 	.word	0x58021c00
 8002f80:	58022000 	.word	0x58022000
 8002f84:	58022400 	.word	0x58022400
 8002f88:	2300      	movs	r3, #0
 8002f8a:	69fa      	ldr	r2, [r7, #28]
 8002f8c:	f002 0203 	and.w	r2, r2, #3
 8002f90:	0092      	lsls	r2, r2, #2
 8002f92:	4093      	lsls	r3, r2
 8002f94:	69ba      	ldr	r2, [r7, #24]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f9a:	4938      	ldr	r1, [pc, #224]	@ (800307c <HAL_GPIO_Init+0x35c>)
 8002f9c:	69fb      	ldr	r3, [r7, #28]
 8002f9e:	089b      	lsrs	r3, r3, #2
 8002fa0:	3302      	adds	r3, #2
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002fa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	43db      	mvns	r3, r3
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d003      	beq.n	8002fce <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002fc6:	69ba      	ldr	r2, [r7, #24]
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8002fce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002fd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	69ba      	ldr	r2, [r7, #24]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002ff4:	69ba      	ldr	r2, [r7, #24]
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002ffc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003000:	69bb      	ldr	r3, [r7, #24]
 8003002:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	43db      	mvns	r3, r3
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4013      	ands	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d003      	beq.n	8003028 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	4313      	orrs	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	69ba      	ldr	r2, [r7, #24]
 800302c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	43db      	mvns	r3, r3
 8003038:	69ba      	ldr	r2, [r7, #24]
 800303a:	4013      	ands	r3, r2
 800303c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	4313      	orrs	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003052:	697b      	ldr	r3, [r7, #20]
 8003054:	69ba      	ldr	r2, [r7, #24]
 8003056:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003058:	69fb      	ldr	r3, [r7, #28]
 800305a:	3301      	adds	r3, #1
 800305c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	fa22 f303 	lsr.w	r3, r2, r3
 8003068:	2b00      	cmp	r3, #0
 800306a:	f47f ae63 	bne.w	8002d34 <HAL_GPIO_Init+0x14>
  }
}
 800306e:	bf00      	nop
 8003070:	bf00      	nop
 8003072:	3724      	adds	r7, #36	@ 0x24
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr
 800307c:	58000400 	.word	0x58000400

08003080 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8003088:	4b29      	ldr	r3, [pc, #164]	@ (8003130 <HAL_PWREx_ConfigSupply+0xb0>)
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	f003 0307 	and.w	r3, r3, #7
 8003090:	2b06      	cmp	r3, #6
 8003092:	d00a      	beq.n	80030aa <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003094:	4b26      	ldr	r3, [pc, #152]	@ (8003130 <HAL_PWREx_ConfigSupply+0xb0>)
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d001      	beq.n	80030a6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e040      	b.n	8003128 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80030a6:	2300      	movs	r3, #0
 80030a8:	e03e      	b.n	8003128 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80030aa:	4b21      	ldr	r3, [pc, #132]	@ (8003130 <HAL_PWREx_ConfigSupply+0xb0>)
 80030ac:	68db      	ldr	r3, [r3, #12]
 80030ae:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80030b2:	491f      	ldr	r1, [pc, #124]	@ (8003130 <HAL_PWREx_ConfigSupply+0xb0>)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80030ba:	f7fe f975 	bl	80013a8 <HAL_GetTick>
 80030be:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80030c0:	e009      	b.n	80030d6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80030c2:	f7fe f971 	bl	80013a8 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030d0:	d901      	bls.n	80030d6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e028      	b.n	8003128 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80030d6:	4b16      	ldr	r3, [pc, #88]	@ (8003130 <HAL_PWREx_ConfigSupply+0xb0>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80030de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030e2:	d1ee      	bne.n	80030c2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2b1e      	cmp	r3, #30
 80030e8:	d008      	beq.n	80030fc <HAL_PWREx_ConfigSupply+0x7c>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80030ee:	d005      	beq.n	80030fc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b1d      	cmp	r3, #29
 80030f4:	d002      	beq.n	80030fc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2b2d      	cmp	r3, #45	@ 0x2d
 80030fa:	d114      	bne.n	8003126 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80030fc:	f7fe f954 	bl	80013a8 <HAL_GetTick>
 8003100:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003102:	e009      	b.n	8003118 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003104:	f7fe f950 	bl	80013a8 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003112:	d901      	bls.n	8003118 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e007      	b.n	8003128 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8003118:	4b05      	ldr	r3, [pc, #20]	@ (8003130 <HAL_PWREx_ConfigSupply+0xb0>)
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003124:	d1ee      	bne.n	8003104 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	3710      	adds	r7, #16
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}
 8003130:	58024800 	.word	0x58024800

08003134 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b08c      	sub	sp, #48	@ 0x30
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d102      	bne.n	8003148 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	f000 bc48 	b.w	80039d8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b00      	cmp	r3, #0
 8003152:	f000 8088 	beq.w	8003266 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003156:	4b99      	ldr	r3, [pc, #612]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800315e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003160:	4b96      	ldr	r3, [pc, #600]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003162:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003164:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003166:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003168:	2b10      	cmp	r3, #16
 800316a:	d007      	beq.n	800317c <HAL_RCC_OscConfig+0x48>
 800316c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800316e:	2b18      	cmp	r3, #24
 8003170:	d111      	bne.n	8003196 <HAL_RCC_OscConfig+0x62>
 8003172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003174:	f003 0303 	and.w	r3, r3, #3
 8003178:	2b02      	cmp	r3, #2
 800317a:	d10c      	bne.n	8003196 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800317c:	4b8f      	ldr	r3, [pc, #572]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003184:	2b00      	cmp	r3, #0
 8003186:	d06d      	beq.n	8003264 <HAL_RCC_OscConfig+0x130>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d169      	bne.n	8003264 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	f000 bc21 	b.w	80039d8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800319e:	d106      	bne.n	80031ae <HAL_RCC_OscConfig+0x7a>
 80031a0:	4b86      	ldr	r3, [pc, #536]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a85      	ldr	r2, [pc, #532]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031aa:	6013      	str	r3, [r2, #0]
 80031ac:	e02e      	b.n	800320c <HAL_RCC_OscConfig+0xd8>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d10c      	bne.n	80031d0 <HAL_RCC_OscConfig+0x9c>
 80031b6:	4b81      	ldr	r3, [pc, #516]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a80      	ldr	r2, [pc, #512]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	4b7e      	ldr	r3, [pc, #504]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a7d      	ldr	r2, [pc, #500]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031cc:	6013      	str	r3, [r2, #0]
 80031ce:	e01d      	b.n	800320c <HAL_RCC_OscConfig+0xd8>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCC_OscConfig+0xc0>
 80031da:	4b78      	ldr	r3, [pc, #480]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a77      	ldr	r2, [pc, #476]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031e4:	6013      	str	r3, [r2, #0]
 80031e6:	4b75      	ldr	r3, [pc, #468]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a74      	ldr	r2, [pc, #464]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031f0:	6013      	str	r3, [r2, #0]
 80031f2:	e00b      	b.n	800320c <HAL_RCC_OscConfig+0xd8>
 80031f4:	4b71      	ldr	r3, [pc, #452]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a70      	ldr	r2, [pc, #448]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80031fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031fe:	6013      	str	r3, [r2, #0]
 8003200:	4b6e      	ldr	r3, [pc, #440]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a6d      	ldr	r2, [pc, #436]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003206:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800320a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d013      	beq.n	800323c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003214:	f7fe f8c8 	bl	80013a8 <HAL_GetTick>
 8003218:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800321a:	e008      	b.n	800322e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800321c:	f7fe f8c4 	bl	80013a8 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b64      	cmp	r3, #100	@ 0x64
 8003228:	d901      	bls.n	800322e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800322a:	2303      	movs	r3, #3
 800322c:	e3d4      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800322e:	4b63      	ldr	r3, [pc, #396]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d0f0      	beq.n	800321c <HAL_RCC_OscConfig+0xe8>
 800323a:	e014      	b.n	8003266 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800323c:	f7fe f8b4 	bl	80013a8 <HAL_GetTick>
 8003240:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003242:	e008      	b.n	8003256 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003244:	f7fe f8b0 	bl	80013a8 <HAL_GetTick>
 8003248:	4602      	mov	r2, r0
 800324a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	2b64      	cmp	r3, #100	@ 0x64
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e3c0      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003256:	4b59      	ldr	r3, [pc, #356]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1f0      	bne.n	8003244 <HAL_RCC_OscConfig+0x110>
 8003262:	e000      	b.n	8003266 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003264:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	f000 80ca 	beq.w	8003408 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003274:	4b51      	ldr	r3, [pc, #324]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003276:	691b      	ldr	r3, [r3, #16]
 8003278:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800327c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800327e:	4b4f      	ldr	r3, [pc, #316]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003282:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003284:	6a3b      	ldr	r3, [r7, #32]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d007      	beq.n	800329a <HAL_RCC_OscConfig+0x166>
 800328a:	6a3b      	ldr	r3, [r7, #32]
 800328c:	2b18      	cmp	r3, #24
 800328e:	d156      	bne.n	800333e <HAL_RCC_OscConfig+0x20a>
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f003 0303 	and.w	r3, r3, #3
 8003296:	2b00      	cmp	r3, #0
 8003298:	d151      	bne.n	800333e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800329a:	4b48      	ldr	r3, [pc, #288]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0304 	and.w	r3, r3, #4
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d005      	beq.n	80032b2 <HAL_RCC_OscConfig+0x17e>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d101      	bne.n	80032b2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e392      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80032b2:	4b42      	ldr	r3, [pc, #264]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f023 0219 	bic.w	r2, r3, #25
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	493f      	ldr	r1, [pc, #252]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032c4:	f7fe f870 	bl	80013a8 <HAL_GetTick>
 80032c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032ca:	e008      	b.n	80032de <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032cc:	f7fe f86c 	bl	80013a8 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	2b02      	cmp	r3, #2
 80032d8:	d901      	bls.n	80032de <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80032da:	2303      	movs	r3, #3
 80032dc:	e37c      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80032de:	4b37      	ldr	r3, [pc, #220]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0304 	and.w	r3, r3, #4
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d0f0      	beq.n	80032cc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ea:	f7fe f869 	bl	80013c0 <HAL_GetREVID>
 80032ee:	4603      	mov	r3, r0
 80032f0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d817      	bhi.n	8003328 <HAL_RCC_OscConfig+0x1f4>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	691b      	ldr	r3, [r3, #16]
 80032fc:	2b40      	cmp	r3, #64	@ 0x40
 80032fe:	d108      	bne.n	8003312 <HAL_RCC_OscConfig+0x1de>
 8003300:	4b2e      	ldr	r3, [pc, #184]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003308:	4a2c      	ldr	r2, [pc, #176]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 800330a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800330e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003310:	e07a      	b.n	8003408 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003312:	4b2a      	ldr	r3, [pc, #168]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	031b      	lsls	r3, r3, #12
 8003320:	4926      	ldr	r1, [pc, #152]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003322:	4313      	orrs	r3, r2
 8003324:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003326:	e06f      	b.n	8003408 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003328:	4b24      	ldr	r3, [pc, #144]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 800332a:	685b      	ldr	r3, [r3, #4]
 800332c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	691b      	ldr	r3, [r3, #16]
 8003334:	061b      	lsls	r3, r3, #24
 8003336:	4921      	ldr	r1, [pc, #132]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003338:	4313      	orrs	r3, r2
 800333a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800333c:	e064      	b.n	8003408 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d047      	beq.n	80033d6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003346:	4b1d      	ldr	r3, [pc, #116]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f023 0219 	bic.w	r2, r3, #25
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	491a      	ldr	r1, [pc, #104]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003354:	4313      	orrs	r3, r2
 8003356:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003358:	f7fe f826 	bl	80013a8 <HAL_GetTick>
 800335c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003360:	f7fe f822 	bl	80013a8 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e332      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003372:	4b12      	ldr	r3, [pc, #72]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f0      	beq.n	8003360 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800337e:	f7fe f81f 	bl	80013c0 <HAL_GetREVID>
 8003382:	4603      	mov	r3, r0
 8003384:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003388:	4293      	cmp	r3, r2
 800338a:	d819      	bhi.n	80033c0 <HAL_RCC_OscConfig+0x28c>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	691b      	ldr	r3, [r3, #16]
 8003390:	2b40      	cmp	r3, #64	@ 0x40
 8003392:	d108      	bne.n	80033a6 <HAL_RCC_OscConfig+0x272>
 8003394:	4b09      	ldr	r3, [pc, #36]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800339c:	4a07      	ldr	r2, [pc, #28]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 800339e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033a2:	6053      	str	r3, [r2, #4]
 80033a4:	e030      	b.n	8003408 <HAL_RCC_OscConfig+0x2d4>
 80033a6:	4b05      	ldr	r3, [pc, #20]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	031b      	lsls	r3, r3, #12
 80033b4:	4901      	ldr	r1, [pc, #4]	@ (80033bc <HAL_RCC_OscConfig+0x288>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	604b      	str	r3, [r1, #4]
 80033ba:	e025      	b.n	8003408 <HAL_RCC_OscConfig+0x2d4>
 80033bc:	58024400 	.word	0x58024400
 80033c0:	4b9a      	ldr	r3, [pc, #616]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	691b      	ldr	r3, [r3, #16]
 80033cc:	061b      	lsls	r3, r3, #24
 80033ce:	4997      	ldr	r1, [pc, #604]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	604b      	str	r3, [r1, #4]
 80033d4:	e018      	b.n	8003408 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033d6:	4b95      	ldr	r3, [pc, #596]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a94      	ldr	r2, [pc, #592]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80033dc:	f023 0301 	bic.w	r3, r3, #1
 80033e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033e2:	f7fd ffe1 	bl	80013a8 <HAL_GetTick>
 80033e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033ea:	f7fd ffdd 	bl	80013a8 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e2ed      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033fc:	4b8b      	ldr	r3, [pc, #556]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b00      	cmp	r3, #0
 8003406:	d1f0      	bne.n	80033ea <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f003 0310 	and.w	r3, r3, #16
 8003410:	2b00      	cmp	r3, #0
 8003412:	f000 80a9 	beq.w	8003568 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003416:	4b85      	ldr	r3, [pc, #532]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800341e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003420:	4b82      	ldr	r3, [pc, #520]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 8003422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003424:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003426:	69bb      	ldr	r3, [r7, #24]
 8003428:	2b08      	cmp	r3, #8
 800342a:	d007      	beq.n	800343c <HAL_RCC_OscConfig+0x308>
 800342c:	69bb      	ldr	r3, [r7, #24]
 800342e:	2b18      	cmp	r3, #24
 8003430:	d13a      	bne.n	80034a8 <HAL_RCC_OscConfig+0x374>
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f003 0303 	and.w	r3, r3, #3
 8003438:	2b01      	cmp	r3, #1
 800343a:	d135      	bne.n	80034a8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800343c:	4b7b      	ldr	r3, [pc, #492]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_RCC_OscConfig+0x320>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	69db      	ldr	r3, [r3, #28]
 800344c:	2b80      	cmp	r3, #128	@ 0x80
 800344e:	d001      	beq.n	8003454 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e2c1      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003454:	f7fd ffb4 	bl	80013c0 <HAL_GetREVID>
 8003458:	4603      	mov	r3, r0
 800345a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800345e:	4293      	cmp	r3, r2
 8003460:	d817      	bhi.n	8003492 <HAL_RCC_OscConfig+0x35e>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	2b20      	cmp	r3, #32
 8003468:	d108      	bne.n	800347c <HAL_RCC_OscConfig+0x348>
 800346a:	4b70      	ldr	r3, [pc, #448]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003472:	4a6e      	ldr	r2, [pc, #440]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 8003474:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003478:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800347a:	e075      	b.n	8003568 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800347c:	4b6b      	ldr	r3, [pc, #428]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a1b      	ldr	r3, [r3, #32]
 8003488:	069b      	lsls	r3, r3, #26
 800348a:	4968      	ldr	r1, [pc, #416]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 800348c:	4313      	orrs	r3, r2
 800348e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003490:	e06a      	b.n	8003568 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003492:	4b66      	ldr	r3, [pc, #408]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	061b      	lsls	r3, r3, #24
 80034a0:	4962      	ldr	r1, [pc, #392]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80034a6:	e05f      	b.n	8003568 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	69db      	ldr	r3, [r3, #28]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d042      	beq.n	8003536 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80034b0:	4b5e      	ldr	r3, [pc, #376]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a5d      	ldr	r2, [pc, #372]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80034b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034bc:	f7fd ff74 	bl	80013a8 <HAL_GetTick>
 80034c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80034c4:	f7fd ff70 	bl	80013a8 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e280      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80034d6:	4b55      	ldr	r3, [pc, #340]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d0f0      	beq.n	80034c4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80034e2:	f7fd ff6d 	bl	80013c0 <HAL_GetREVID>
 80034e6:	4603      	mov	r3, r0
 80034e8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d817      	bhi.n	8003520 <HAL_RCC_OscConfig+0x3ec>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6a1b      	ldr	r3, [r3, #32]
 80034f4:	2b20      	cmp	r3, #32
 80034f6:	d108      	bne.n	800350a <HAL_RCC_OscConfig+0x3d6>
 80034f8:	4b4c      	ldr	r3, [pc, #304]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8003500:	4a4a      	ldr	r2, [pc, #296]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 8003502:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003506:	6053      	str	r3, [r2, #4]
 8003508:	e02e      	b.n	8003568 <HAL_RCC_OscConfig+0x434>
 800350a:	4b48      	ldr	r3, [pc, #288]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6a1b      	ldr	r3, [r3, #32]
 8003516:	069b      	lsls	r3, r3, #26
 8003518:	4944      	ldr	r1, [pc, #272]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 800351a:	4313      	orrs	r3, r2
 800351c:	604b      	str	r3, [r1, #4]
 800351e:	e023      	b.n	8003568 <HAL_RCC_OscConfig+0x434>
 8003520:	4b42      	ldr	r3, [pc, #264]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 8003522:	68db      	ldr	r3, [r3, #12]
 8003524:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a1b      	ldr	r3, [r3, #32]
 800352c:	061b      	lsls	r3, r3, #24
 800352e:	493f      	ldr	r1, [pc, #252]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 8003530:	4313      	orrs	r3, r2
 8003532:	60cb      	str	r3, [r1, #12]
 8003534:	e018      	b.n	8003568 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003536:	4b3d      	ldr	r3, [pc, #244]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a3c      	ldr	r2, [pc, #240]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 800353c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003540:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003542:	f7fd ff31 	bl	80013a8 <HAL_GetTick>
 8003546:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003548:	e008      	b.n	800355c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800354a:	f7fd ff2d 	bl	80013a8 <HAL_GetTick>
 800354e:	4602      	mov	r2, r0
 8003550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003552:	1ad3      	subs	r3, r2, r3
 8003554:	2b02      	cmp	r3, #2
 8003556:	d901      	bls.n	800355c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e23d      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800355c:	4b33      	ldr	r3, [pc, #204]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003564:	2b00      	cmp	r3, #0
 8003566:	d1f0      	bne.n	800354a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0308 	and.w	r3, r3, #8
 8003570:	2b00      	cmp	r3, #0
 8003572:	d036      	beq.n	80035e2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d019      	beq.n	80035b0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800357c:	4b2b      	ldr	r3, [pc, #172]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 800357e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003580:	4a2a      	ldr	r2, [pc, #168]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 8003582:	f043 0301 	orr.w	r3, r3, #1
 8003586:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003588:	f7fd ff0e 	bl	80013a8 <HAL_GetTick>
 800358c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800358e:	e008      	b.n	80035a2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003590:	f7fd ff0a 	bl	80013a8 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e21a      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80035a2:	4b22      	ldr	r3, [pc, #136]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80035a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035a6:	f003 0302 	and.w	r3, r3, #2
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d0f0      	beq.n	8003590 <HAL_RCC_OscConfig+0x45c>
 80035ae:	e018      	b.n	80035e2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035b0:	4b1e      	ldr	r3, [pc, #120]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80035b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035b4:	4a1d      	ldr	r2, [pc, #116]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80035b6:	f023 0301 	bic.w	r3, r3, #1
 80035ba:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80035bc:	f7fd fef4 	bl	80013a8 <HAL_GetTick>
 80035c0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035c4:	f7fd fef0 	bl	80013a8 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e200      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80035d6:	4b15      	ldr	r3, [pc, #84]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80035d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1f0      	bne.n	80035c4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0320 	and.w	r3, r3, #32
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d039      	beq.n	8003662 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d01c      	beq.n	8003630 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80035f6:	4b0d      	ldr	r3, [pc, #52]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a0c      	ldr	r2, [pc, #48]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 80035fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003600:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003602:	f7fd fed1 	bl	80013a8 <HAL_GetTick>
 8003606:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003608:	e008      	b.n	800361c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800360a:	f7fd fecd 	bl	80013a8 <HAL_GetTick>
 800360e:	4602      	mov	r2, r0
 8003610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003612:	1ad3      	subs	r3, r2, r3
 8003614:	2b02      	cmp	r3, #2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e1dd      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800361c:	4b03      	ldr	r3, [pc, #12]	@ (800362c <HAL_RCC_OscConfig+0x4f8>)
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003624:	2b00      	cmp	r3, #0
 8003626:	d0f0      	beq.n	800360a <HAL_RCC_OscConfig+0x4d6>
 8003628:	e01b      	b.n	8003662 <HAL_RCC_OscConfig+0x52e>
 800362a:	bf00      	nop
 800362c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003630:	4b9b      	ldr	r3, [pc, #620]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a9a      	ldr	r2, [pc, #616]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003636:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800363a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800363c:	f7fd feb4 	bl	80013a8 <HAL_GetTick>
 8003640:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003642:	e008      	b.n	8003656 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003644:	f7fd feb0 	bl	80013a8 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	2b02      	cmp	r3, #2
 8003650:	d901      	bls.n	8003656 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8003652:	2303      	movs	r3, #3
 8003654:	e1c0      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003656:	4b92      	ldr	r3, [pc, #584]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800365e:	2b00      	cmp	r3, #0
 8003660:	d1f0      	bne.n	8003644 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0304 	and.w	r3, r3, #4
 800366a:	2b00      	cmp	r3, #0
 800366c:	f000 8081 	beq.w	8003772 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003670:	4b8c      	ldr	r3, [pc, #560]	@ (80038a4 <HAL_RCC_OscConfig+0x770>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a8b      	ldr	r2, [pc, #556]	@ (80038a4 <HAL_RCC_OscConfig+0x770>)
 8003676:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800367a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800367c:	f7fd fe94 	bl	80013a8 <HAL_GetTick>
 8003680:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003682:	e008      	b.n	8003696 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003684:	f7fd fe90 	bl	80013a8 <HAL_GetTick>
 8003688:	4602      	mov	r2, r0
 800368a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	2b64      	cmp	r3, #100	@ 0x64
 8003690:	d901      	bls.n	8003696 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8003692:	2303      	movs	r3, #3
 8003694:	e1a0      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003696:	4b83      	ldr	r3, [pc, #524]	@ (80038a4 <HAL_RCC_OscConfig+0x770>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d0f0      	beq.n	8003684 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d106      	bne.n	80036b8 <HAL_RCC_OscConfig+0x584>
 80036aa:	4b7d      	ldr	r3, [pc, #500]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036ae:	4a7c      	ldr	r2, [pc, #496]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036b0:	f043 0301 	orr.w	r3, r3, #1
 80036b4:	6713      	str	r3, [r2, #112]	@ 0x70
 80036b6:	e02d      	b.n	8003714 <HAL_RCC_OscConfig+0x5e0>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10c      	bne.n	80036da <HAL_RCC_OscConfig+0x5a6>
 80036c0:	4b77      	ldr	r3, [pc, #476]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036c4:	4a76      	ldr	r2, [pc, #472]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036c6:	f023 0301 	bic.w	r3, r3, #1
 80036ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80036cc:	4b74      	ldr	r3, [pc, #464]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d0:	4a73      	ldr	r2, [pc, #460]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036d2:	f023 0304 	bic.w	r3, r3, #4
 80036d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80036d8:	e01c      	b.n	8003714 <HAL_RCC_OscConfig+0x5e0>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	2b05      	cmp	r3, #5
 80036e0:	d10c      	bne.n	80036fc <HAL_RCC_OscConfig+0x5c8>
 80036e2:	4b6f      	ldr	r3, [pc, #444]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036e6:	4a6e      	ldr	r2, [pc, #440]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036e8:	f043 0304 	orr.w	r3, r3, #4
 80036ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80036ee:	4b6c      	ldr	r3, [pc, #432]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f2:	4a6b      	ldr	r2, [pc, #428]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036f4:	f043 0301 	orr.w	r3, r3, #1
 80036f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80036fa:	e00b      	b.n	8003714 <HAL_RCC_OscConfig+0x5e0>
 80036fc:	4b68      	ldr	r3, [pc, #416]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80036fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003700:	4a67      	ldr	r2, [pc, #412]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003702:	f023 0301 	bic.w	r3, r3, #1
 8003706:	6713      	str	r3, [r2, #112]	@ 0x70
 8003708:	4b65      	ldr	r3, [pc, #404]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 800370a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800370c:	4a64      	ldr	r2, [pc, #400]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 800370e:	f023 0304 	bic.w	r3, r3, #4
 8003712:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d015      	beq.n	8003748 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800371c:	f7fd fe44 	bl	80013a8 <HAL_GetTick>
 8003720:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003722:	e00a      	b.n	800373a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003724:	f7fd fe40 	bl	80013a8 <HAL_GetTick>
 8003728:	4602      	mov	r2, r0
 800372a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003732:	4293      	cmp	r3, r2
 8003734:	d901      	bls.n	800373a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003736:	2303      	movs	r3, #3
 8003738:	e14e      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800373a:	4b59      	ldr	r3, [pc, #356]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 800373c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d0ee      	beq.n	8003724 <HAL_RCC_OscConfig+0x5f0>
 8003746:	e014      	b.n	8003772 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003748:	f7fd fe2e 	bl	80013a8 <HAL_GetTick>
 800374c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800374e:	e00a      	b.n	8003766 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003750:	f7fd fe2a 	bl	80013a8 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800375e:	4293      	cmp	r3, r2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e138      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003766:	4b4e      	ldr	r3, [pc, #312]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003768:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d1ee      	bne.n	8003750 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003776:	2b00      	cmp	r3, #0
 8003778:	f000 812d 	beq.w	80039d6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800377c:	4b48      	ldr	r3, [pc, #288]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 800377e:	691b      	ldr	r3, [r3, #16]
 8003780:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003784:	2b18      	cmp	r3, #24
 8003786:	f000 80bd 	beq.w	8003904 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378e:	2b02      	cmp	r3, #2
 8003790:	f040 809e 	bne.w	80038d0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003794:	4b42      	ldr	r3, [pc, #264]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	4a41      	ldr	r2, [pc, #260]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 800379a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800379e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a0:	f7fd fe02 	bl	80013a8 <HAL_GetTick>
 80037a4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80037a6:	e008      	b.n	80037ba <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a8:	f7fd fdfe 	bl	80013a8 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	2b02      	cmp	r3, #2
 80037b4:	d901      	bls.n	80037ba <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80037b6:	2303      	movs	r3, #3
 80037b8:	e10e      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80037ba:	4b39      	ldr	r3, [pc, #228]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d1f0      	bne.n	80037a8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037c6:	4b36      	ldr	r3, [pc, #216]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80037c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037ca:	4b37      	ldr	r3, [pc, #220]	@ (80038a8 <HAL_RCC_OscConfig+0x774>)
 80037cc:	4013      	ands	r3, r2
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80037d2:	687a      	ldr	r2, [r7, #4]
 80037d4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80037d6:	0112      	lsls	r2, r2, #4
 80037d8:	430a      	orrs	r2, r1
 80037da:	4931      	ldr	r1, [pc, #196]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	628b      	str	r3, [r1, #40]	@ 0x28
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e4:	3b01      	subs	r3, #1
 80037e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037ee:	3b01      	subs	r3, #1
 80037f0:	025b      	lsls	r3, r3, #9
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	431a      	orrs	r2, r3
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037fa:	3b01      	subs	r3, #1
 80037fc:	041b      	lsls	r3, r3, #16
 80037fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003802:	431a      	orrs	r2, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003808:	3b01      	subs	r3, #1
 800380a:	061b      	lsls	r3, r3, #24
 800380c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003810:	4923      	ldr	r1, [pc, #140]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003812:	4313      	orrs	r3, r2
 8003814:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003816:	4b22      	ldr	r3, [pc, #136]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800381a:	4a21      	ldr	r2, [pc, #132]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 800381c:	f023 0301 	bic.w	r3, r3, #1
 8003820:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003822:	4b1f      	ldr	r3, [pc, #124]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003824:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003826:	4b21      	ldr	r3, [pc, #132]	@ (80038ac <HAL_RCC_OscConfig+0x778>)
 8003828:	4013      	ands	r3, r2
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800382e:	00d2      	lsls	r2, r2, #3
 8003830:	491b      	ldr	r1, [pc, #108]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003832:	4313      	orrs	r3, r2
 8003834:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003836:	4b1a      	ldr	r3, [pc, #104]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383a:	f023 020c 	bic.w	r2, r3, #12
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	4917      	ldr	r1, [pc, #92]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003844:	4313      	orrs	r3, r2
 8003846:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003848:	4b15      	ldr	r3, [pc, #84]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 800384a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800384c:	f023 0202 	bic.w	r2, r3, #2
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003854:	4912      	ldr	r1, [pc, #72]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003856:	4313      	orrs	r3, r2
 8003858:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800385a:	4b11      	ldr	r3, [pc, #68]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 800385c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800385e:	4a10      	ldr	r2, [pc, #64]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003860:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003864:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003866:	4b0e      	ldr	r3, [pc, #56]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386a:	4a0d      	ldr	r2, [pc, #52]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 800386c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003870:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003872:	4b0b      	ldr	r3, [pc, #44]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003874:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003876:	4a0a      	ldr	r2, [pc, #40]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003878:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800387c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800387e:	4b08      	ldr	r3, [pc, #32]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003882:	4a07      	ldr	r2, [pc, #28]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003884:	f043 0301 	orr.w	r3, r3, #1
 8003888:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800388a:	4b05      	ldr	r3, [pc, #20]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4a04      	ldr	r2, [pc, #16]	@ (80038a0 <HAL_RCC_OscConfig+0x76c>)
 8003890:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003894:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003896:	f7fd fd87 	bl	80013a8 <HAL_GetTick>
 800389a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800389c:	e011      	b.n	80038c2 <HAL_RCC_OscConfig+0x78e>
 800389e:	bf00      	nop
 80038a0:	58024400 	.word	0x58024400
 80038a4:	58024800 	.word	0x58024800
 80038a8:	fffffc0c 	.word	0xfffffc0c
 80038ac:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038b0:	f7fd fd7a 	bl	80013a8 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e08a      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80038c2:	4b47      	ldr	r3, [pc, #284]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0f0      	beq.n	80038b0 <HAL_RCC_OscConfig+0x77c>
 80038ce:	e082      	b.n	80039d6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038d0:	4b43      	ldr	r3, [pc, #268]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a42      	ldr	r2, [pc, #264]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 80038d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038dc:	f7fd fd64 	bl	80013a8 <HAL_GetTick>
 80038e0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038e4:	f7fd fd60 	bl	80013a8 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e070      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80038f6:	4b3a      	ldr	r3, [pc, #232]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1f0      	bne.n	80038e4 <HAL_RCC_OscConfig+0x7b0>
 8003902:	e068      	b.n	80039d6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003904:	4b36      	ldr	r3, [pc, #216]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 8003906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003908:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800390a:	4b35      	ldr	r3, [pc, #212]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 800390c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800390e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003914:	2b01      	cmp	r3, #1
 8003916:	d031      	beq.n	800397c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	f003 0203 	and.w	r2, r3, #3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003922:	429a      	cmp	r2, r3
 8003924:	d12a      	bne.n	800397c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	091b      	lsrs	r3, r3, #4
 800392a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003932:	429a      	cmp	r2, r3
 8003934:	d122      	bne.n	800397c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003940:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003942:	429a      	cmp	r2, r3
 8003944:	d11a      	bne.n	800397c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	0a5b      	lsrs	r3, r3, #9
 800394a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003952:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003954:	429a      	cmp	r2, r3
 8003956:	d111      	bne.n	800397c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	0c1b      	lsrs	r3, r3, #16
 800395c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003964:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003966:	429a      	cmp	r2, r3
 8003968:	d108      	bne.n	800397c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	0e1b      	lsrs	r3, r3, #24
 800396e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003976:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003978:	429a      	cmp	r2, r3
 800397a:	d001      	beq.n	8003980 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e02b      	b.n	80039d8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003980:	4b17      	ldr	r3, [pc, #92]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 8003982:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003984:	08db      	lsrs	r3, r3, #3
 8003986:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800398a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	429a      	cmp	r2, r3
 8003994:	d01f      	beq.n	80039d6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003996:	4b12      	ldr	r3, [pc, #72]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 8003998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800399a:	4a11      	ldr	r2, [pc, #68]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 800399c:	f023 0301 	bic.w	r3, r3, #1
 80039a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80039a2:	f7fd fd01 	bl	80013a8 <HAL_GetTick>
 80039a6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80039a8:	bf00      	nop
 80039aa:	f7fd fcfd 	bl	80013a8 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d0f9      	beq.n	80039aa <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80039b6:	4b0a      	ldr	r3, [pc, #40]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 80039b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039ba:	4b0a      	ldr	r3, [pc, #40]	@ (80039e4 <HAL_RCC_OscConfig+0x8b0>)
 80039bc:	4013      	ands	r3, r2
 80039be:	687a      	ldr	r2, [r7, #4]
 80039c0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80039c2:	00d2      	lsls	r2, r2, #3
 80039c4:	4906      	ldr	r1, [pc, #24]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80039ca:	4b05      	ldr	r3, [pc, #20]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 80039cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ce:	4a04      	ldr	r2, [pc, #16]	@ (80039e0 <HAL_RCC_OscConfig+0x8ac>)
 80039d0:	f043 0301 	orr.w	r3, r3, #1
 80039d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80039d6:	2300      	movs	r3, #0
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3730      	adds	r7, #48	@ 0x30
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	58024400 	.word	0x58024400
 80039e4:	ffff0007 	.word	0xffff0007

080039e8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b086      	sub	sp, #24
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
 80039f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d101      	bne.n	80039fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e19c      	b.n	8003d36 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039fc:	4b8a      	ldr	r3, [pc, #552]	@ (8003c28 <HAL_RCC_ClockConfig+0x240>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 030f 	and.w	r3, r3, #15
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	429a      	cmp	r2, r3
 8003a08:	d910      	bls.n	8003a2c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a0a:	4b87      	ldr	r3, [pc, #540]	@ (8003c28 <HAL_RCC_ClockConfig+0x240>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f023 020f 	bic.w	r2, r3, #15
 8003a12:	4985      	ldr	r1, [pc, #532]	@ (8003c28 <HAL_RCC_ClockConfig+0x240>)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a1a:	4b83      	ldr	r3, [pc, #524]	@ (8003c28 <HAL_RCC_ClockConfig+0x240>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f003 030f 	and.w	r3, r3, #15
 8003a22:	683a      	ldr	r2, [r7, #0]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d001      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e184      	b.n	8003d36 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0304 	and.w	r3, r3, #4
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d010      	beq.n	8003a5a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	691a      	ldr	r2, [r3, #16]
 8003a3c:	4b7b      	ldr	r3, [pc, #492]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003a3e:	699b      	ldr	r3, [r3, #24]
 8003a40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d908      	bls.n	8003a5a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003a48:	4b78      	ldr	r3, [pc, #480]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	691b      	ldr	r3, [r3, #16]
 8003a54:	4975      	ldr	r1, [pc, #468]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f003 0308 	and.w	r3, r3, #8
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d010      	beq.n	8003a88 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	695a      	ldr	r2, [r3, #20]
 8003a6a:	4b70      	ldr	r3, [pc, #448]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003a6c:	69db      	ldr	r3, [r3, #28]
 8003a6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d908      	bls.n	8003a88 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003a76:	4b6d      	ldr	r3, [pc, #436]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	496a      	ldr	r1, [pc, #424]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003a84:	4313      	orrs	r3, r2
 8003a86:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0310 	and.w	r3, r3, #16
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d010      	beq.n	8003ab6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	699a      	ldr	r2, [r3, #24]
 8003a98:	4b64      	ldr	r3, [pc, #400]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003a9a:	69db      	ldr	r3, [r3, #28]
 8003a9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d908      	bls.n	8003ab6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003aa4:	4b61      	ldr	r3, [pc, #388]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003aa6:	69db      	ldr	r3, [r3, #28]
 8003aa8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	699b      	ldr	r3, [r3, #24]
 8003ab0:	495e      	ldr	r1, [pc, #376]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 0320 	and.w	r3, r3, #32
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d010      	beq.n	8003ae4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	69da      	ldr	r2, [r3, #28]
 8003ac6:	4b59      	ldr	r3, [pc, #356]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
 8003aca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d908      	bls.n	8003ae4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003ad2:	4b56      	ldr	r3, [pc, #344]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
 8003ad6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	69db      	ldr	r3, [r3, #28]
 8003ade:	4953      	ldr	r1, [pc, #332]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d010      	beq.n	8003b12 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	68da      	ldr	r2, [r3, #12]
 8003af4:	4b4d      	ldr	r3, [pc, #308]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	f003 030f 	and.w	r3, r3, #15
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d908      	bls.n	8003b12 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b00:	4b4a      	ldr	r3, [pc, #296]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003b02:	699b      	ldr	r3, [r3, #24]
 8003b04:	f023 020f 	bic.w	r2, r3, #15
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	4947      	ldr	r1, [pc, #284]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0301 	and.w	r3, r3, #1
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d055      	beq.n	8003bca <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003b1e:	4b43      	ldr	r3, [pc, #268]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003b20:	699b      	ldr	r3, [r3, #24]
 8003b22:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	4940      	ldr	r1, [pc, #256]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	2b02      	cmp	r3, #2
 8003b36:	d107      	bne.n	8003b48 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003b38:	4b3c      	ldr	r3, [pc, #240]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d121      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e0f6      	b.n	8003d36 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	2b03      	cmp	r3, #3
 8003b4e:	d107      	bne.n	8003b60 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003b50:	4b36      	ldr	r3, [pc, #216]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d115      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e0ea      	b.n	8003d36 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d107      	bne.n	8003b78 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003b68:	4b30      	ldr	r3, [pc, #192]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d109      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0de      	b.n	8003d36 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003b78:	4b2c      	ldr	r3, [pc, #176]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0304 	and.w	r3, r3, #4
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d101      	bne.n	8003b88 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e0d6      	b.n	8003d36 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003b88:	4b28      	ldr	r3, [pc, #160]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003b8a:	691b      	ldr	r3, [r3, #16]
 8003b8c:	f023 0207 	bic.w	r2, r3, #7
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	4925      	ldr	r1, [pc, #148]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b9a:	f7fd fc05 	bl	80013a8 <HAL_GetTick>
 8003b9e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ba0:	e00a      	b.n	8003bb8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ba2:	f7fd fc01 	bl	80013a8 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d901      	bls.n	8003bb8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e0be      	b.n	8003d36 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003bba:	691b      	ldr	r3, [r3, #16]
 8003bbc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d1eb      	bne.n	8003ba2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0302 	and.w	r3, r3, #2
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d010      	beq.n	8003bf8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	68da      	ldr	r2, [r3, #12]
 8003bda:	4b14      	ldr	r3, [pc, #80]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003bdc:	699b      	ldr	r3, [r3, #24]
 8003bde:	f003 030f 	and.w	r3, r3, #15
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d208      	bcs.n	8003bf8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003be6:	4b11      	ldr	r3, [pc, #68]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	f023 020f 	bic.w	r2, r3, #15
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68db      	ldr	r3, [r3, #12]
 8003bf2:	490e      	ldr	r1, [pc, #56]	@ (8003c2c <HAL_RCC_ClockConfig+0x244>)
 8003bf4:	4313      	orrs	r3, r2
 8003bf6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003bf8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c28 <HAL_RCC_ClockConfig+0x240>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 030f 	and.w	r3, r3, #15
 8003c00:	683a      	ldr	r2, [r7, #0]
 8003c02:	429a      	cmp	r2, r3
 8003c04:	d214      	bcs.n	8003c30 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c06:	4b08      	ldr	r3, [pc, #32]	@ (8003c28 <HAL_RCC_ClockConfig+0x240>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f023 020f 	bic.w	r2, r3, #15
 8003c0e:	4906      	ldr	r1, [pc, #24]	@ (8003c28 <HAL_RCC_ClockConfig+0x240>)
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c16:	4b04      	ldr	r3, [pc, #16]	@ (8003c28 <HAL_RCC_ClockConfig+0x240>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	f003 030f 	and.w	r3, r3, #15
 8003c1e:	683a      	ldr	r2, [r7, #0]
 8003c20:	429a      	cmp	r2, r3
 8003c22:	d005      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e086      	b.n	8003d36 <HAL_RCC_ClockConfig+0x34e>
 8003c28:	52002000 	.word	0x52002000
 8003c2c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0304 	and.w	r3, r3, #4
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d010      	beq.n	8003c5e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	691a      	ldr	r2, [r3, #16]
 8003c40:	4b3f      	ldr	r3, [pc, #252]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003c42:	699b      	ldr	r3, [r3, #24]
 8003c44:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d208      	bcs.n	8003c5e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003c4c:	4b3c      	ldr	r3, [pc, #240]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003c4e:	699b      	ldr	r3, [r3, #24]
 8003c50:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	691b      	ldr	r3, [r3, #16]
 8003c58:	4939      	ldr	r1, [pc, #228]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f003 0308 	and.w	r3, r3, #8
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d010      	beq.n	8003c8c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	695a      	ldr	r2, [r3, #20]
 8003c6e:	4b34      	ldr	r3, [pc, #208]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d208      	bcs.n	8003c8c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c7a:	4b31      	ldr	r3, [pc, #196]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003c7c:	69db      	ldr	r3, [r3, #28]
 8003c7e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	492e      	ldr	r1, [pc, #184]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0310 	and.w	r3, r3, #16
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d010      	beq.n	8003cba <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	699a      	ldr	r2, [r3, #24]
 8003c9c:	4b28      	ldr	r3, [pc, #160]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d208      	bcs.n	8003cba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003ca8:	4b25      	ldr	r3, [pc, #148]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003caa:	69db      	ldr	r3, [r3, #28]
 8003cac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	4922      	ldr	r1, [pc, #136]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0320 	and.w	r3, r3, #32
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d010      	beq.n	8003ce8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	69da      	ldr	r2, [r3, #28]
 8003cca:	4b1d      	ldr	r3, [pc, #116]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003ccc:	6a1b      	ldr	r3, [r3, #32]
 8003cce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d208      	bcs.n	8003ce8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003cd8:	6a1b      	ldr	r3, [r3, #32]
 8003cda:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	69db      	ldr	r3, [r3, #28]
 8003ce2:	4917      	ldr	r1, [pc, #92]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003ce8:	f000 f834 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8003cec:	4602      	mov	r2, r0
 8003cee:	4b14      	ldr	r3, [pc, #80]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003cf0:	699b      	ldr	r3, [r3, #24]
 8003cf2:	0a1b      	lsrs	r3, r3, #8
 8003cf4:	f003 030f 	and.w	r3, r3, #15
 8003cf8:	4912      	ldr	r1, [pc, #72]	@ (8003d44 <HAL_RCC_ClockConfig+0x35c>)
 8003cfa:	5ccb      	ldrb	r3, [r1, r3]
 8003cfc:	f003 031f 	and.w	r3, r3, #31
 8003d00:	fa22 f303 	lsr.w	r3, r2, r3
 8003d04:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003d06:	4b0e      	ldr	r3, [pc, #56]	@ (8003d40 <HAL_RCC_ClockConfig+0x358>)
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	f003 030f 	and.w	r3, r3, #15
 8003d0e:	4a0d      	ldr	r2, [pc, #52]	@ (8003d44 <HAL_RCC_ClockConfig+0x35c>)
 8003d10:	5cd3      	ldrb	r3, [r2, r3]
 8003d12:	f003 031f 	and.w	r3, r3, #31
 8003d16:	693a      	ldr	r2, [r7, #16]
 8003d18:	fa22 f303 	lsr.w	r3, r2, r3
 8003d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8003d48 <HAL_RCC_ClockConfig+0x360>)
 8003d1e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003d20:	4a0a      	ldr	r2, [pc, #40]	@ (8003d4c <HAL_RCC_ClockConfig+0x364>)
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003d26:	4b0a      	ldr	r3, [pc, #40]	@ (8003d50 <HAL_RCC_ClockConfig+0x368>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7fd f8dc 	bl	8000ee8 <HAL_InitTick>
 8003d30:	4603      	mov	r3, r0
 8003d32:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3718      	adds	r7, #24
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	58024400 	.word	0x58024400
 8003d44:	0800b11c 	.word	0x0800b11c
 8003d48:	24000004 	.word	0x24000004
 8003d4c:	24000000 	.word	0x24000000
 8003d50:	24000008 	.word	0x24000008

08003d54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b089      	sub	sp, #36	@ 0x24
 8003d58:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d5a:	4bb3      	ldr	r3, [pc, #716]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003d5c:	691b      	ldr	r3, [r3, #16]
 8003d5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d62:	2b18      	cmp	r3, #24
 8003d64:	f200 8155 	bhi.w	8004012 <HAL_RCC_GetSysClockFreq+0x2be>
 8003d68:	a201      	add	r2, pc, #4	@ (adr r2, 8003d70 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d6e:	bf00      	nop
 8003d70:	08003dd5 	.word	0x08003dd5
 8003d74:	08004013 	.word	0x08004013
 8003d78:	08004013 	.word	0x08004013
 8003d7c:	08004013 	.word	0x08004013
 8003d80:	08004013 	.word	0x08004013
 8003d84:	08004013 	.word	0x08004013
 8003d88:	08004013 	.word	0x08004013
 8003d8c:	08004013 	.word	0x08004013
 8003d90:	08003dfb 	.word	0x08003dfb
 8003d94:	08004013 	.word	0x08004013
 8003d98:	08004013 	.word	0x08004013
 8003d9c:	08004013 	.word	0x08004013
 8003da0:	08004013 	.word	0x08004013
 8003da4:	08004013 	.word	0x08004013
 8003da8:	08004013 	.word	0x08004013
 8003dac:	08004013 	.word	0x08004013
 8003db0:	08003e01 	.word	0x08003e01
 8003db4:	08004013 	.word	0x08004013
 8003db8:	08004013 	.word	0x08004013
 8003dbc:	08004013 	.word	0x08004013
 8003dc0:	08004013 	.word	0x08004013
 8003dc4:	08004013 	.word	0x08004013
 8003dc8:	08004013 	.word	0x08004013
 8003dcc:	08004013 	.word	0x08004013
 8003dd0:	08003e07 	.word	0x08003e07
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003dd4:	4b94      	ldr	r3, [pc, #592]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0320 	and.w	r3, r3, #32
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d009      	beq.n	8003df4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003de0:	4b91      	ldr	r3, [pc, #580]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	08db      	lsrs	r3, r3, #3
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	4a90      	ldr	r2, [pc, #576]	@ (800402c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003dec:	fa22 f303 	lsr.w	r3, r2, r3
 8003df0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003df2:	e111      	b.n	8004018 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003df4:	4b8d      	ldr	r3, [pc, #564]	@ (800402c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003df6:	61bb      	str	r3, [r7, #24]
      break;
 8003df8:	e10e      	b.n	8004018 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003dfa:	4b8d      	ldr	r3, [pc, #564]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003dfc:	61bb      	str	r3, [r7, #24]
      break;
 8003dfe:	e10b      	b.n	8004018 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003e00:	4b8c      	ldr	r3, [pc, #560]	@ (8004034 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003e02:	61bb      	str	r3, [r7, #24]
      break;
 8003e04:	e108      	b.n	8004018 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003e06:	4b88      	ldr	r3, [pc, #544]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e0a:	f003 0303 	and.w	r3, r3, #3
 8003e0e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003e10:	4b85      	ldr	r3, [pc, #532]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e14:	091b      	lsrs	r3, r3, #4
 8003e16:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e1a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003e1c:	4b82      	ldr	r3, [pc, #520]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e20:	f003 0301 	and.w	r3, r3, #1
 8003e24:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003e26:	4b80      	ldr	r3, [pc, #512]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e2a:	08db      	lsrs	r3, r3, #3
 8003e2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e30:	68fa      	ldr	r2, [r7, #12]
 8003e32:	fb02 f303 	mul.w	r3, r2, r3
 8003e36:	ee07 3a90 	vmov	s15, r3
 8003e3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e3e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f000 80e1 	beq.w	800400c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	f000 8083 	beq.w	8003f58 <HAL_RCC_GetSysClockFreq+0x204>
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	f200 80a1 	bhi.w	8003f9c <HAL_RCC_GetSysClockFreq+0x248>
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d003      	beq.n	8003e68 <HAL_RCC_GetSysClockFreq+0x114>
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d056      	beq.n	8003f14 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003e66:	e099      	b.n	8003f9c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003e68:	4b6f      	ldr	r3, [pc, #444]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0320 	and.w	r3, r3, #32
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d02d      	beq.n	8003ed0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003e74:	4b6c      	ldr	r3, [pc, #432]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	08db      	lsrs	r3, r3, #3
 8003e7a:	f003 0303 	and.w	r3, r3, #3
 8003e7e:	4a6b      	ldr	r2, [pc, #428]	@ (800402c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003e80:	fa22 f303 	lsr.w	r3, r2, r3
 8003e84:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	ee07 3a90 	vmov	s15, r3
 8003e8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	ee07 3a90 	vmov	s15, r3
 8003e96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e9e:	4b62      	ldr	r3, [pc, #392]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ea6:	ee07 3a90 	vmov	s15, r3
 8003eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003eae:	ed97 6a02 	vldr	s12, [r7, #8]
 8003eb2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004038 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ebe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eca:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003ece:	e087      	b.n	8003fe0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	ee07 3a90 	vmov	s15, r3
 8003ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eda:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800403c <HAL_RCC_GetSysClockFreq+0x2e8>
 8003ede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ee2:	4b51      	ldr	r3, [pc, #324]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003eea:	ee07 3a90 	vmov	s15, r3
 8003eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ef2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ef6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004038 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003efa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f0e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f12:	e065      	b.n	8003fe0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	ee07 3a90 	vmov	s15, r3
 8003f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f1e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004040 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f26:	4b40      	ldr	r3, [pc, #256]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f2e:	ee07 3a90 	vmov	s15, r3
 8003f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f36:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f3a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004038 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f52:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f56:	e043      	b.n	8003fe0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	ee07 3a90 	vmov	s15, r3
 8003f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f62:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004044 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003f66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f72:	ee07 3a90 	vmov	s15, r3
 8003f76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f7e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004038 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003f82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f96:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003f9a:	e021      	b.n	8003fe0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	ee07 3a90 	vmov	s15, r3
 8003fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fa6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004040 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003faa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fae:	4b1e      	ldr	r3, [pc, #120]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fb6:	ee07 3a90 	vmov	s15, r3
 8003fba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fbe:	ed97 6a02 	vldr	s12, [r7, #8]
 8003fc2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004038 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003fc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fda:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003fde:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003fe0:	4b11      	ldr	r3, [pc, #68]	@ (8004028 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe4:	0a5b      	lsrs	r3, r3, #9
 8003fe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fea:	3301      	adds	r3, #1
 8003fec:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	ee07 3a90 	vmov	s15, r3
 8003ff4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003ff8:	edd7 6a07 	vldr	s13, [r7, #28]
 8003ffc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004000:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004004:	ee17 3a90 	vmov	r3, s15
 8004008:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800400a:	e005      	b.n	8004018 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800400c:	2300      	movs	r3, #0
 800400e:	61bb      	str	r3, [r7, #24]
      break;
 8004010:	e002      	b.n	8004018 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004012:	4b07      	ldr	r3, [pc, #28]	@ (8004030 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004014:	61bb      	str	r3, [r7, #24]
      break;
 8004016:	bf00      	nop
  }

  return sysclockfreq;
 8004018:	69bb      	ldr	r3, [r7, #24]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3724      	adds	r7, #36	@ 0x24
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	58024400 	.word	0x58024400
 800402c:	03d09000 	.word	0x03d09000
 8004030:	003d0900 	.word	0x003d0900
 8004034:	017d7840 	.word	0x017d7840
 8004038:	46000000 	.word	0x46000000
 800403c:	4c742400 	.word	0x4c742400
 8004040:	4a742400 	.word	0x4a742400
 8004044:	4bbebc20 	.word	0x4bbebc20

08004048 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800404e:	f7ff fe81 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8004052:	4602      	mov	r2, r0
 8004054:	4b10      	ldr	r3, [pc, #64]	@ (8004098 <HAL_RCC_GetHCLKFreq+0x50>)
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	0a1b      	lsrs	r3, r3, #8
 800405a:	f003 030f 	and.w	r3, r3, #15
 800405e:	490f      	ldr	r1, [pc, #60]	@ (800409c <HAL_RCC_GetHCLKFreq+0x54>)
 8004060:	5ccb      	ldrb	r3, [r1, r3]
 8004062:	f003 031f 	and.w	r3, r3, #31
 8004066:	fa22 f303 	lsr.w	r3, r2, r3
 800406a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800406c:	4b0a      	ldr	r3, [pc, #40]	@ (8004098 <HAL_RCC_GetHCLKFreq+0x50>)
 800406e:	699b      	ldr	r3, [r3, #24]
 8004070:	f003 030f 	and.w	r3, r3, #15
 8004074:	4a09      	ldr	r2, [pc, #36]	@ (800409c <HAL_RCC_GetHCLKFreq+0x54>)
 8004076:	5cd3      	ldrb	r3, [r2, r3]
 8004078:	f003 031f 	and.w	r3, r3, #31
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	fa22 f303 	lsr.w	r3, r2, r3
 8004082:	4a07      	ldr	r2, [pc, #28]	@ (80040a0 <HAL_RCC_GetHCLKFreq+0x58>)
 8004084:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004086:	4a07      	ldr	r2, [pc, #28]	@ (80040a4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800408c:	4b04      	ldr	r3, [pc, #16]	@ (80040a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800408e:	681b      	ldr	r3, [r3, #0]
}
 8004090:	4618      	mov	r0, r3
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	58024400 	.word	0x58024400
 800409c:	0800b11c 	.word	0x0800b11c
 80040a0:	24000004 	.word	0x24000004
 80040a4:	24000000 	.word	0x24000000

080040a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80040ac:	f7ff ffcc 	bl	8004048 <HAL_RCC_GetHCLKFreq>
 80040b0:	4602      	mov	r2, r0
 80040b2:	4b06      	ldr	r3, [pc, #24]	@ (80040cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80040b4:	69db      	ldr	r3, [r3, #28]
 80040b6:	091b      	lsrs	r3, r3, #4
 80040b8:	f003 0307 	and.w	r3, r3, #7
 80040bc:	4904      	ldr	r1, [pc, #16]	@ (80040d0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80040be:	5ccb      	ldrb	r3, [r1, r3]
 80040c0:	f003 031f 	and.w	r3, r3, #31
 80040c4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	58024400 	.word	0x58024400
 80040d0:	0800b11c 	.word	0x0800b11c

080040d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80040d8:	f7ff ffb6 	bl	8004048 <HAL_RCC_GetHCLKFreq>
 80040dc:	4602      	mov	r2, r0
 80040de:	4b06      	ldr	r3, [pc, #24]	@ (80040f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040e0:	69db      	ldr	r3, [r3, #28]
 80040e2:	0a1b      	lsrs	r3, r3, #8
 80040e4:	f003 0307 	and.w	r3, r3, #7
 80040e8:	4904      	ldr	r1, [pc, #16]	@ (80040fc <HAL_RCC_GetPCLK2Freq+0x28>)
 80040ea:	5ccb      	ldrb	r3, [r1, r3]
 80040ec:	f003 031f 	and.w	r3, r3, #31
 80040f0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80040f4:	4618      	mov	r0, r3
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	58024400 	.word	0x58024400
 80040fc:	0800b11c 	.word	0x0800b11c

08004100 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	223f      	movs	r2, #63	@ 0x3f
 800410e:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004110:	4b1a      	ldr	r3, [pc, #104]	@ (800417c <HAL_RCC_GetClockConfig+0x7c>)
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	f003 0207 	and.w	r2, r3, #7
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 800411c:	4b17      	ldr	r3, [pc, #92]	@ (800417c <HAL_RCC_GetClockConfig+0x7c>)
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004128:	4b14      	ldr	r3, [pc, #80]	@ (800417c <HAL_RCC_GetClockConfig+0x7c>)
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	f003 020f 	and.w	r2, r3, #15
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004134:	4b11      	ldr	r3, [pc, #68]	@ (800417c <HAL_RCC_GetClockConfig+0x7c>)
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004140:	4b0e      	ldr	r3, [pc, #56]	@ (800417c <HAL_RCC_GetClockConfig+0x7c>)
 8004142:	69db      	ldr	r3, [r3, #28]
 8004144:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800414c:	4b0b      	ldr	r3, [pc, #44]	@ (800417c <HAL_RCC_GetClockConfig+0x7c>)
 800414e:	69db      	ldr	r3, [r3, #28]
 8004150:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004158:	4b08      	ldr	r3, [pc, #32]	@ (800417c <HAL_RCC_GetClockConfig+0x7c>)
 800415a:	6a1b      	ldr	r3, [r3, #32]
 800415c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004164:	4b06      	ldr	r3, [pc, #24]	@ (8004180 <HAL_RCC_GetClockConfig+0x80>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 020f 	and.w	r2, r3, #15
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	601a      	str	r2, [r3, #0]
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr
 800417c:	58024400 	.word	0x58024400
 8004180:	52002000 	.word	0x52002000

08004184 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004184:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004188:	b0ca      	sub	sp, #296	@ 0x128
 800418a:	af00      	add	r7, sp, #0
 800418c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004190:	2300      	movs	r3, #0
 8004192:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004196:	2300      	movs	r3, #0
 8004198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800419c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80041a8:	2500      	movs	r5, #0
 80041aa:	ea54 0305 	orrs.w	r3, r4, r5
 80041ae:	d049      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80041b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80041b6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041ba:	d02f      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80041bc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80041c0:	d828      	bhi.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80041c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041c6:	d01a      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80041c8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80041cc:	d822      	bhi.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d003      	beq.n	80041da <HAL_RCCEx_PeriphCLKConfig+0x56>
 80041d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041d6:	d007      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80041d8:	e01c      	b.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041da:	4bb8      	ldr	r3, [pc, #736]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041de:	4ab7      	ldr	r2, [pc, #732]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80041e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80041e6:	e01a      	b.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80041e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ec:	3308      	adds	r3, #8
 80041ee:	2102      	movs	r1, #2
 80041f0:	4618      	mov	r0, r3
 80041f2:	f002 fb61 	bl	80068b8 <RCCEx_PLL2_Config>
 80041f6:	4603      	mov	r3, r0
 80041f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80041fc:	e00f      	b.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80041fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004202:	3328      	adds	r3, #40	@ 0x28
 8004204:	2102      	movs	r1, #2
 8004206:	4618      	mov	r0, r3
 8004208:	f002 fc08 	bl	8006a1c <RCCEx_PLL3_Config>
 800420c:	4603      	mov	r3, r0
 800420e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004212:	e004      	b.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004214:	2301      	movs	r3, #1
 8004216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800421a:	e000      	b.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800421c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800421e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004222:	2b00      	cmp	r3, #0
 8004224:	d10a      	bne.n	800423c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004226:	4ba5      	ldr	r3, [pc, #660]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004228:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800422a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800422e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004232:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004234:	4aa1      	ldr	r2, [pc, #644]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004236:	430b      	orrs	r3, r1
 8004238:	6513      	str	r3, [r2, #80]	@ 0x50
 800423a:	e003      	b.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800423c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004240:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800424c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004250:	f04f 0900 	mov.w	r9, #0
 8004254:	ea58 0309 	orrs.w	r3, r8, r9
 8004258:	d047      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800425a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004260:	2b04      	cmp	r3, #4
 8004262:	d82a      	bhi.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004264:	a201      	add	r2, pc, #4	@ (adr r2, 800426c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800426a:	bf00      	nop
 800426c:	08004281 	.word	0x08004281
 8004270:	0800428f 	.word	0x0800428f
 8004274:	080042a5 	.word	0x080042a5
 8004278:	080042c3 	.word	0x080042c3
 800427c:	080042c3 	.word	0x080042c3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004280:	4b8e      	ldr	r3, [pc, #568]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004284:	4a8d      	ldr	r2, [pc, #564]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800428a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800428c:	e01a      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800428e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004292:	3308      	adds	r3, #8
 8004294:	2100      	movs	r1, #0
 8004296:	4618      	mov	r0, r3
 8004298:	f002 fb0e 	bl	80068b8 <RCCEx_PLL2_Config>
 800429c:	4603      	mov	r3, r0
 800429e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042a2:	e00f      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80042a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a8:	3328      	adds	r3, #40	@ 0x28
 80042aa:	2100      	movs	r1, #0
 80042ac:	4618      	mov	r0, r3
 80042ae:	f002 fbb5 	bl	8006a1c <RCCEx_PLL3_Config>
 80042b2:	4603      	mov	r3, r0
 80042b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80042b8:	e004      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042c0:	e000      	b.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80042c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d10a      	bne.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042cc:	4b7b      	ldr	r3, [pc, #492]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d0:	f023 0107 	bic.w	r1, r3, #7
 80042d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042da:	4a78      	ldr	r2, [pc, #480]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80042dc:	430b      	orrs	r3, r1
 80042de:	6513      	str	r3, [r2, #80]	@ 0x50
 80042e0:	e003      	b.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80042ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80042f6:	f04f 0b00 	mov.w	fp, #0
 80042fa:	ea5a 030b 	orrs.w	r3, sl, fp
 80042fe:	d04c      	beq.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8004300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004306:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800430a:	d030      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800430c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004310:	d829      	bhi.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004312:	2bc0      	cmp	r3, #192	@ 0xc0
 8004314:	d02d      	beq.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004316:	2bc0      	cmp	r3, #192	@ 0xc0
 8004318:	d825      	bhi.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800431a:	2b80      	cmp	r3, #128	@ 0x80
 800431c:	d018      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800431e:	2b80      	cmp	r3, #128	@ 0x80
 8004320:	d821      	bhi.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004322:	2b00      	cmp	r3, #0
 8004324:	d002      	beq.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004326:	2b40      	cmp	r3, #64	@ 0x40
 8004328:	d007      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800432a:	e01c      	b.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800432c:	4b63      	ldr	r3, [pc, #396]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800432e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004330:	4a62      	ldr	r2, [pc, #392]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004332:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004336:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004338:	e01c      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800433a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433e:	3308      	adds	r3, #8
 8004340:	2100      	movs	r1, #0
 8004342:	4618      	mov	r0, r3
 8004344:	f002 fab8 	bl	80068b8 <RCCEx_PLL2_Config>
 8004348:	4603      	mov	r3, r0
 800434a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800434e:	e011      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004354:	3328      	adds	r3, #40	@ 0x28
 8004356:	2100      	movs	r1, #0
 8004358:	4618      	mov	r0, r3
 800435a:	f002 fb5f 	bl	8006a1c <RCCEx_PLL3_Config>
 800435e:	4603      	mov	r3, r0
 8004360:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004364:	e006      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800436c:	e002      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800436e:	bf00      	nop
 8004370:	e000      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004372:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004374:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10a      	bne.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800437c:	4b4f      	ldr	r3, [pc, #316]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800437e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004380:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004384:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004388:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800438a:	4a4c      	ldr	r2, [pc, #304]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800438c:	430b      	orrs	r3, r1
 800438e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004390:	e003      	b.n	800439a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004396:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800439a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800439e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043a2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80043a6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80043aa:	2300      	movs	r3, #0
 80043ac:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80043b0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80043b4:	460b      	mov	r3, r1
 80043b6:	4313      	orrs	r3, r2
 80043b8:	d053      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80043ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043be:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80043c2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80043c6:	d035      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80043c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80043cc:	d82e      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80043ce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80043d2:	d031      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80043d4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80043d8:	d828      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80043da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043de:	d01a      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80043e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80043e4:	d822      	bhi.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d003      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80043ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80043ee:	d007      	beq.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80043f0:	e01c      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80043f2:	4b32      	ldr	r3, [pc, #200]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f6:	4a31      	ldr	r2, [pc, #196]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80043f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80043fc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80043fe:	e01c      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004404:	3308      	adds	r3, #8
 8004406:	2100      	movs	r1, #0
 8004408:	4618      	mov	r0, r3
 800440a:	f002 fa55 	bl	80068b8 <RCCEx_PLL2_Config>
 800440e:	4603      	mov	r3, r0
 8004410:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004414:	e011      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800441a:	3328      	adds	r3, #40	@ 0x28
 800441c:	2100      	movs	r1, #0
 800441e:	4618      	mov	r0, r3
 8004420:	f002 fafc 	bl	8006a1c <RCCEx_PLL3_Config>
 8004424:	4603      	mov	r3, r0
 8004426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800442a:	e006      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004432:	e002      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004434:	bf00      	nop
 8004436:	e000      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004438:	bf00      	nop
    }

    if (ret == HAL_OK)
 800443a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800443e:	2b00      	cmp	r3, #0
 8004440:	d10b      	bne.n	800445a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004442:	4b1e      	ldr	r3, [pc, #120]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004446:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800444a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004452:	4a1a      	ldr	r2, [pc, #104]	@ (80044bc <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004454:	430b      	orrs	r3, r1
 8004456:	6593      	str	r3, [r2, #88]	@ 0x58
 8004458:	e003      	b.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800445a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800445e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800446e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004472:	2300      	movs	r3, #0
 8004474:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004478:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800447c:	460b      	mov	r3, r1
 800447e:	4313      	orrs	r3, r2
 8004480:	d056      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004486:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800448a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800448e:	d038      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004490:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004494:	d831      	bhi.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004496:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800449a:	d034      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800449c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80044a0:	d82b      	bhi.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80044a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044a6:	d01d      	beq.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80044a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044ac:	d825      	bhi.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d006      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80044b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80044b6:	d00a      	beq.n	80044ce <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80044b8:	e01f      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x376>
 80044ba:	bf00      	nop
 80044bc:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044c0:	4ba2      	ldr	r3, [pc, #648]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c4:	4aa1      	ldr	r2, [pc, #644]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80044c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044cc:	e01c      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044d2:	3308      	adds	r3, #8
 80044d4:	2100      	movs	r1, #0
 80044d6:	4618      	mov	r0, r3
 80044d8:	f002 f9ee 	bl	80068b8 <RCCEx_PLL2_Config>
 80044dc:	4603      	mov	r3, r0
 80044de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80044e2:	e011      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80044e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e8:	3328      	adds	r3, #40	@ 0x28
 80044ea:	2100      	movs	r1, #0
 80044ec:	4618      	mov	r0, r3
 80044ee:	f002 fa95 	bl	8006a1c <RCCEx_PLL3_Config>
 80044f2:	4603      	mov	r3, r0
 80044f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80044f8:	e006      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80044fa:	2301      	movs	r3, #1
 80044fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004500:	e002      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004502:	bf00      	nop
 8004504:	e000      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8004506:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004508:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10b      	bne.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004510:	4b8e      	ldr	r3, [pc, #568]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004514:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800451c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004520:	4a8a      	ldr	r2, [pc, #552]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004522:	430b      	orrs	r3, r1
 8004524:	6593      	str	r3, [r2, #88]	@ 0x58
 8004526:	e003      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004528:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800452c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004538:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800453c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004540:	2300      	movs	r3, #0
 8004542:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004546:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800454a:	460b      	mov	r3, r1
 800454c:	4313      	orrs	r3, r2
 800454e:	d03a      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004556:	2b30      	cmp	r3, #48	@ 0x30
 8004558:	d01f      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800455a:	2b30      	cmp	r3, #48	@ 0x30
 800455c:	d819      	bhi.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800455e:	2b20      	cmp	r3, #32
 8004560:	d00c      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004562:	2b20      	cmp	r3, #32
 8004564:	d815      	bhi.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004566:	2b00      	cmp	r3, #0
 8004568:	d019      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800456a:	2b10      	cmp	r3, #16
 800456c:	d111      	bne.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800456e:	4b77      	ldr	r3, [pc, #476]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004572:	4a76      	ldr	r2, [pc, #472]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004574:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004578:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800457a:	e011      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800457c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004580:	3308      	adds	r3, #8
 8004582:	2102      	movs	r1, #2
 8004584:	4618      	mov	r0, r3
 8004586:	f002 f997 	bl	80068b8 <RCCEx_PLL2_Config>
 800458a:	4603      	mov	r3, r0
 800458c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004590:	e006      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004598:	e002      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800459a:	bf00      	nop
 800459c:	e000      	b.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800459e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d10a      	bne.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80045a8:	4b68      	ldr	r3, [pc, #416]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80045b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045b6:	4a65      	ldr	r2, [pc, #404]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80045b8:	430b      	orrs	r3, r1
 80045ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045bc:	e003      	b.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80045c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ce:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80045d2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80045d6:	2300      	movs	r3, #0
 80045d8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80045dc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80045e0:	460b      	mov	r3, r1
 80045e2:	4313      	orrs	r3, r2
 80045e4:	d051      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80045e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045f0:	d035      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80045f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045f6:	d82e      	bhi.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80045f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80045fc:	d031      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80045fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004602:	d828      	bhi.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004604:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004608:	d01a      	beq.n	8004640 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800460a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800460e:	d822      	bhi.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004610:	2b00      	cmp	r3, #0
 8004612:	d003      	beq.n	800461c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004614:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004618:	d007      	beq.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800461a:	e01c      	b.n	8004656 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800461c:	4b4b      	ldr	r3, [pc, #300]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800461e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004620:	4a4a      	ldr	r2, [pc, #296]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004622:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004626:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004628:	e01c      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800462a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462e:	3308      	adds	r3, #8
 8004630:	2100      	movs	r1, #0
 8004632:	4618      	mov	r0, r3
 8004634:	f002 f940 	bl	80068b8 <RCCEx_PLL2_Config>
 8004638:	4603      	mov	r3, r0
 800463a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800463e:	e011      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004640:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004644:	3328      	adds	r3, #40	@ 0x28
 8004646:	2100      	movs	r1, #0
 8004648:	4618      	mov	r0, r3
 800464a:	f002 f9e7 	bl	8006a1c <RCCEx_PLL3_Config>
 800464e:	4603      	mov	r3, r0
 8004650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004654:	e006      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800465c:	e002      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800465e:	bf00      	nop
 8004660:	e000      	b.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004662:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004664:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004668:	2b00      	cmp	r3, #0
 800466a:	d10a      	bne.n	8004682 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800466c:	4b37      	ldr	r3, [pc, #220]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800466e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004670:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004678:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800467a:	4a34      	ldr	r2, [pc, #208]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800467c:	430b      	orrs	r3, r1
 800467e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004680:	e003      	b.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004682:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004686:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800468a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800468e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004692:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004696:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800469a:	2300      	movs	r3, #0
 800469c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80046a0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80046a4:	460b      	mov	r3, r1
 80046a6:	4313      	orrs	r3, r2
 80046a8:	d056      	beq.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80046aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046b4:	d033      	beq.n	800471e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80046b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046ba:	d82c      	bhi.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80046bc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046c0:	d02f      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80046c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80046c6:	d826      	bhi.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80046c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046cc:	d02b      	beq.n	8004726 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80046ce:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80046d2:	d820      	bhi.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80046d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046d8:	d012      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80046da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046de:	d81a      	bhi.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d022      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80046e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80046e8:	d115      	bne.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80046ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ee:	3308      	adds	r3, #8
 80046f0:	2101      	movs	r1, #1
 80046f2:	4618      	mov	r0, r3
 80046f4:	f002 f8e0 	bl	80068b8 <RCCEx_PLL2_Config>
 80046f8:	4603      	mov	r3, r0
 80046fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80046fe:	e015      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004704:	3328      	adds	r3, #40	@ 0x28
 8004706:	2101      	movs	r1, #1
 8004708:	4618      	mov	r0, r3
 800470a:	f002 f987 	bl	8006a1c <RCCEx_PLL3_Config>
 800470e:	4603      	mov	r3, r0
 8004710:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004714:	e00a      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004716:	2301      	movs	r3, #1
 8004718:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800471c:	e006      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800471e:	bf00      	nop
 8004720:	e004      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004722:	bf00      	nop
 8004724:	e002      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004726:	bf00      	nop
 8004728:	e000      	b.n	800472c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800472a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800472c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004730:	2b00      	cmp	r3, #0
 8004732:	d10d      	bne.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004734:	4b05      	ldr	r3, [pc, #20]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004736:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004738:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800473c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004740:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004742:	4a02      	ldr	r2, [pc, #8]	@ (800474c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004744:	430b      	orrs	r3, r1
 8004746:	6513      	str	r3, [r2, #80]	@ 0x50
 8004748:	e006      	b.n	8004758 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800474a:	bf00      	nop
 800474c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004750:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004754:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800475c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004760:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004764:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004768:	2300      	movs	r3, #0
 800476a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800476e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004772:	460b      	mov	r3, r1
 8004774:	4313      	orrs	r3, r2
 8004776:	d055      	beq.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800477c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004780:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004784:	d033      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004786:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800478a:	d82c      	bhi.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800478c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004790:	d02f      	beq.n	80047f2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004792:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004796:	d826      	bhi.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004798:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800479c:	d02b      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800479e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80047a2:	d820      	bhi.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80047a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047a8:	d012      	beq.n	80047d0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80047aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047ae:	d81a      	bhi.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d022      	beq.n	80047fa <HAL_RCCEx_PeriphCLKConfig+0x676>
 80047b4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80047b8:	d115      	bne.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047be:	3308      	adds	r3, #8
 80047c0:	2101      	movs	r1, #1
 80047c2:	4618      	mov	r0, r3
 80047c4:	f002 f878 	bl	80068b8 <RCCEx_PLL2_Config>
 80047c8:	4603      	mov	r3, r0
 80047ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80047ce:	e015      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80047d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d4:	3328      	adds	r3, #40	@ 0x28
 80047d6:	2101      	movs	r1, #1
 80047d8:	4618      	mov	r0, r3
 80047da:	f002 f91f 	bl	8006a1c <RCCEx_PLL3_Config>
 80047de:	4603      	mov	r3, r0
 80047e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80047e4:	e00a      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80047e6:	2301      	movs	r3, #1
 80047e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047ec:	e006      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80047ee:	bf00      	nop
 80047f0:	e004      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80047f2:	bf00      	nop
 80047f4:	e002      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80047f6:	bf00      	nop
 80047f8:	e000      	b.n	80047fc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80047fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004800:	2b00      	cmp	r3, #0
 8004802:	d10b      	bne.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004804:	4ba3      	ldr	r3, [pc, #652]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004806:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004808:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800480c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004810:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004814:	4a9f      	ldr	r2, [pc, #636]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004816:	430b      	orrs	r3, r1
 8004818:	6593      	str	r3, [r2, #88]	@ 0x58
 800481a:	e003      	b.n	8004824 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800481c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004820:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004830:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004834:	2300      	movs	r3, #0
 8004836:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800483a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800483e:	460b      	mov	r3, r1
 8004840:	4313      	orrs	r3, r2
 8004842:	d037      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004844:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800484a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800484e:	d00e      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004850:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004854:	d816      	bhi.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004856:	2b00      	cmp	r3, #0
 8004858:	d018      	beq.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800485a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800485e:	d111      	bne.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004860:	4b8c      	ldr	r3, [pc, #560]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004862:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004864:	4a8b      	ldr	r2, [pc, #556]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004866:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800486a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800486c:	e00f      	b.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800486e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004872:	3308      	adds	r3, #8
 8004874:	2101      	movs	r1, #1
 8004876:	4618      	mov	r0, r3
 8004878:	f002 f81e 	bl	80068b8 <RCCEx_PLL2_Config>
 800487c:	4603      	mov	r3, r0
 800487e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004882:	e004      	b.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800488a:	e000      	b.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800488c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800488e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004892:	2b00      	cmp	r3, #0
 8004894:	d10a      	bne.n	80048ac <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004896:	4b7f      	ldr	r3, [pc, #508]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004898:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800489a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800489e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a4:	4a7b      	ldr	r2, [pc, #492]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048a6:	430b      	orrs	r3, r1
 80048a8:	6513      	str	r3, [r2, #80]	@ 0x50
 80048aa:	e003      	b.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80048b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048bc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80048c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048c4:	2300      	movs	r3, #0
 80048c6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80048ca:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80048ce:	460b      	mov	r3, r1
 80048d0:	4313      	orrs	r3, r2
 80048d2:	d039      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80048d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048da:	2b03      	cmp	r3, #3
 80048dc:	d81c      	bhi.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80048de:	a201      	add	r2, pc, #4	@ (adr r2, 80048e4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80048e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e4:	08004921 	.word	0x08004921
 80048e8:	080048f5 	.word	0x080048f5
 80048ec:	08004903 	.word	0x08004903
 80048f0:	08004921 	.word	0x08004921
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048f4:	4b67      	ldr	r3, [pc, #412]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f8:	4a66      	ldr	r2, [pc, #408]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80048fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004900:	e00f      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004906:	3308      	adds	r3, #8
 8004908:	2102      	movs	r1, #2
 800490a:	4618      	mov	r0, r3
 800490c:	f001 ffd4 	bl	80068b8 <RCCEx_PLL2_Config>
 8004910:	4603      	mov	r3, r0
 8004912:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004916:	e004      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800491e:	e000      	b.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004920:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004922:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004926:	2b00      	cmp	r3, #0
 8004928:	d10a      	bne.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800492a:	4b5a      	ldr	r3, [pc, #360]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800492c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492e:	f023 0103 	bic.w	r1, r3, #3
 8004932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004936:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004938:	4a56      	ldr	r2, [pc, #344]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800493a:	430b      	orrs	r3, r1
 800493c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800493e:	e003      	b.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004940:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004944:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004948:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800494c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004950:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004954:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004958:	2300      	movs	r3, #0
 800495a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800495e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004962:	460b      	mov	r3, r1
 8004964:	4313      	orrs	r3, r2
 8004966:	f000 809f 	beq.w	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800496a:	4b4b      	ldr	r3, [pc, #300]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a4a      	ldr	r2, [pc, #296]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004974:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004976:	f7fc fd17 	bl	80013a8 <HAL_GetTick>
 800497a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800497e:	e00b      	b.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004980:	f7fc fd12 	bl	80013a8 <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	2b64      	cmp	r3, #100	@ 0x64
 800498e:	d903      	bls.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004990:	2303      	movs	r3, #3
 8004992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004996:	e005      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004998:	4b3f      	ldr	r3, [pc, #252]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d0ed      	beq.n	8004980 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80049a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d179      	bne.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80049ac:	4b39      	ldr	r3, [pc, #228]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80049b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80049b8:	4053      	eors	r3, r2
 80049ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d015      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049c2:	4b34      	ldr	r3, [pc, #208]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049ca:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80049ce:	4b31      	ldr	r3, [pc, #196]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049d2:	4a30      	ldr	r2, [pc, #192]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049d8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80049da:	4b2e      	ldr	r3, [pc, #184]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049de:	4a2d      	ldr	r2, [pc, #180]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049e4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80049e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80049e8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80049ec:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80049ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80049f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049fa:	d118      	bne.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049fc:	f7fc fcd4 	bl	80013a8 <HAL_GetTick>
 8004a00:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004a04:	e00d      	b.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a06:	f7fc fccf 	bl	80013a8 <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004a10:	1ad2      	subs	r2, r2, r3
 8004a12:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d903      	bls.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004a20:	e005      	b.n	8004a2e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004a22:	4b1c      	ldr	r3, [pc, #112]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a26:	f003 0302 	and.w	r3, r3, #2
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d0eb      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d129      	bne.n	8004a8a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a46:	d10e      	bne.n	8004a66 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004a48:	4b12      	ldr	r3, [pc, #72]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a4a:	691b      	ldr	r3, [r3, #16]
 8004a4c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a58:	091a      	lsrs	r2, r3, #4
 8004a5a:	4b10      	ldr	r3, [pc, #64]	@ (8004a9c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a60:	430b      	orrs	r3, r1
 8004a62:	6113      	str	r3, [r2, #16]
 8004a64:	e005      	b.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004a66:	4b0b      	ldr	r3, [pc, #44]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a68:	691b      	ldr	r3, [r3, #16]
 8004a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a6c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004a70:	6113      	str	r3, [r2, #16]
 8004a72:	4b08      	ldr	r3, [pc, #32]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a74:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004a76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a7a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004a7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a82:	4a04      	ldr	r2, [pc, #16]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004a84:	430b      	orrs	r3, r1
 8004a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a88:	e00e      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004a92:	e009      	b.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004a94:	58024400 	.word	0x58024400
 8004a98:	58024800 	.word	0x58024800
 8004a9c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004aa0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aa4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab0:	f002 0301 	and.w	r3, r2, #1
 8004ab4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ab8:	2300      	movs	r3, #0
 8004aba:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004abe:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	f000 8089 	beq.w	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ace:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ad0:	2b28      	cmp	r3, #40	@ 0x28
 8004ad2:	d86b      	bhi.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8004adc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ada:	bf00      	nop
 8004adc:	08004bb5 	.word	0x08004bb5
 8004ae0:	08004bad 	.word	0x08004bad
 8004ae4:	08004bad 	.word	0x08004bad
 8004ae8:	08004bad 	.word	0x08004bad
 8004aec:	08004bad 	.word	0x08004bad
 8004af0:	08004bad 	.word	0x08004bad
 8004af4:	08004bad 	.word	0x08004bad
 8004af8:	08004bad 	.word	0x08004bad
 8004afc:	08004b81 	.word	0x08004b81
 8004b00:	08004bad 	.word	0x08004bad
 8004b04:	08004bad 	.word	0x08004bad
 8004b08:	08004bad 	.word	0x08004bad
 8004b0c:	08004bad 	.word	0x08004bad
 8004b10:	08004bad 	.word	0x08004bad
 8004b14:	08004bad 	.word	0x08004bad
 8004b18:	08004bad 	.word	0x08004bad
 8004b1c:	08004b97 	.word	0x08004b97
 8004b20:	08004bad 	.word	0x08004bad
 8004b24:	08004bad 	.word	0x08004bad
 8004b28:	08004bad 	.word	0x08004bad
 8004b2c:	08004bad 	.word	0x08004bad
 8004b30:	08004bad 	.word	0x08004bad
 8004b34:	08004bad 	.word	0x08004bad
 8004b38:	08004bad 	.word	0x08004bad
 8004b3c:	08004bb5 	.word	0x08004bb5
 8004b40:	08004bad 	.word	0x08004bad
 8004b44:	08004bad 	.word	0x08004bad
 8004b48:	08004bad 	.word	0x08004bad
 8004b4c:	08004bad 	.word	0x08004bad
 8004b50:	08004bad 	.word	0x08004bad
 8004b54:	08004bad 	.word	0x08004bad
 8004b58:	08004bad 	.word	0x08004bad
 8004b5c:	08004bb5 	.word	0x08004bb5
 8004b60:	08004bad 	.word	0x08004bad
 8004b64:	08004bad 	.word	0x08004bad
 8004b68:	08004bad 	.word	0x08004bad
 8004b6c:	08004bad 	.word	0x08004bad
 8004b70:	08004bad 	.word	0x08004bad
 8004b74:	08004bad 	.word	0x08004bad
 8004b78:	08004bad 	.word	0x08004bad
 8004b7c:	08004bb5 	.word	0x08004bb5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b84:	3308      	adds	r3, #8
 8004b86:	2101      	movs	r1, #1
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f001 fe95 	bl	80068b8 <RCCEx_PLL2_Config>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004b94:	e00f      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9a:	3328      	adds	r3, #40	@ 0x28
 8004b9c:	2101      	movs	r1, #1
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f001 ff3c 	bl	8006a1c <RCCEx_PLL3_Config>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004baa:	e004      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bac:	2301      	movs	r3, #1
 8004bae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bb2:	e000      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004bb4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d10a      	bne.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004bbe:	4bbf      	ldr	r3, [pc, #764]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bc2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bcc:	4abb      	ldr	r2, [pc, #748]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004bce:	430b      	orrs	r3, r1
 8004bd0:	6553      	str	r3, [r2, #84]	@ 0x54
 8004bd2:	e003      	b.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004bd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004bdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be4:	f002 0302 	and.w	r3, r2, #2
 8004be8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004bec:	2300      	movs	r3, #0
 8004bee:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004bf2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004bf6:	460b      	mov	r3, r1
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	d041      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c02:	2b05      	cmp	r3, #5
 8004c04:	d824      	bhi.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004c06:	a201      	add	r2, pc, #4	@ (adr r2, 8004c0c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c0c:	08004c59 	.word	0x08004c59
 8004c10:	08004c25 	.word	0x08004c25
 8004c14:	08004c3b 	.word	0x08004c3b
 8004c18:	08004c59 	.word	0x08004c59
 8004c1c:	08004c59 	.word	0x08004c59
 8004c20:	08004c59 	.word	0x08004c59
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004c24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c28:	3308      	adds	r3, #8
 8004c2a:	2101      	movs	r1, #1
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f001 fe43 	bl	80068b8 <RCCEx_PLL2_Config>
 8004c32:	4603      	mov	r3, r0
 8004c34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004c38:	e00f      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004c3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c3e:	3328      	adds	r3, #40	@ 0x28
 8004c40:	2101      	movs	r1, #1
 8004c42:	4618      	mov	r0, r3
 8004c44:	f001 feea 	bl	8006a1c <RCCEx_PLL3_Config>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004c4e:	e004      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c56:	e000      	b.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004c58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d10a      	bne.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004c62:	4b96      	ldr	r3, [pc, #600]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c66:	f023 0107 	bic.w	r1, r3, #7
 8004c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c70:	4a92      	ldr	r2, [pc, #584]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004c72:	430b      	orrs	r3, r1
 8004c74:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c76:	e003      	b.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c7c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004c80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c88:	f002 0304 	and.w	r3, r2, #4
 8004c8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c90:	2300      	movs	r3, #0
 8004c92:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c96:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004c9a:	460b      	mov	r3, r1
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	d044      	beq.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004ca0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ca4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ca8:	2b05      	cmp	r3, #5
 8004caa:	d825      	bhi.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004cac:	a201      	add	r2, pc, #4	@ (adr r2, 8004cb4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb2:	bf00      	nop
 8004cb4:	08004d01 	.word	0x08004d01
 8004cb8:	08004ccd 	.word	0x08004ccd
 8004cbc:	08004ce3 	.word	0x08004ce3
 8004cc0:	08004d01 	.word	0x08004d01
 8004cc4:	08004d01 	.word	0x08004d01
 8004cc8:	08004d01 	.word	0x08004d01
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ccc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd0:	3308      	adds	r3, #8
 8004cd2:	2101      	movs	r1, #1
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f001 fdef 	bl	80068b8 <RCCEx_PLL2_Config>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004ce0:	e00f      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce6:	3328      	adds	r3, #40	@ 0x28
 8004ce8:	2101      	movs	r1, #1
 8004cea:	4618      	mov	r0, r3
 8004cec:	f001 fe96 	bl	8006a1c <RCCEx_PLL3_Config>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004cf6:	e004      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004cfe:	e000      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004d00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d10b      	bne.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d0a:	4b6c      	ldr	r3, [pc, #432]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d0e:	f023 0107 	bic.w	r1, r3, #7
 8004d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d1a:	4a68      	ldr	r2, [pc, #416]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004d1c:	430b      	orrs	r3, r1
 8004d1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d20:	e003      	b.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004d2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d32:	f002 0320 	and.w	r3, r2, #32
 8004d36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d3a:	2300      	movs	r3, #0
 8004d3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004d40:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d44:	460b      	mov	r3, r1
 8004d46:	4313      	orrs	r3, r2
 8004d48:	d055      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004d4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d56:	d033      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004d58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d5c:	d82c      	bhi.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d62:	d02f      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d68:	d826      	bhi.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d6a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d6e:	d02b      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004d70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d74:	d820      	bhi.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d7a:	d012      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004d7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d80:	d81a      	bhi.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d022      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8004d86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d8a:	d115      	bne.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d90:	3308      	adds	r3, #8
 8004d92:	2100      	movs	r1, #0
 8004d94:	4618      	mov	r0, r3
 8004d96:	f001 fd8f 	bl	80068b8 <RCCEx_PLL2_Config>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004da0:	e015      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004da6:	3328      	adds	r3, #40	@ 0x28
 8004da8:	2102      	movs	r1, #2
 8004daa:	4618      	mov	r0, r3
 8004dac:	f001 fe36 	bl	8006a1c <RCCEx_PLL3_Config>
 8004db0:	4603      	mov	r3, r0
 8004db2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004db6:	e00a      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004dbe:	e006      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004dc0:	bf00      	nop
 8004dc2:	e004      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004dc4:	bf00      	nop
 8004dc6:	e002      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004dc8:	bf00      	nop
 8004dca:	e000      	b.n	8004dce <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004dcc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d10b      	bne.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004dd6:	4b39      	ldr	r3, [pc, #228]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004dda:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004de6:	4a35      	ldr	r2, [pc, #212]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004de8:	430b      	orrs	r3, r1
 8004dea:	6553      	str	r3, [r2, #84]	@ 0x54
 8004dec:	e003      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004df2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8004e02:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e06:	2300      	movs	r3, #0
 8004e08:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004e0c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004e10:	460b      	mov	r3, r1
 8004e12:	4313      	orrs	r3, r2
 8004e14:	d058      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e1e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004e22:	d033      	beq.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004e24:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004e28:	d82c      	bhi.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e2a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e2e:	d02f      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004e30:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e34:	d826      	bhi.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e36:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e3a:	d02b      	beq.n	8004e94 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004e3c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004e40:	d820      	bhi.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e42:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e46:	d012      	beq.n	8004e6e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004e48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e4c:	d81a      	bhi.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d022      	beq.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004e52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e56:	d115      	bne.n	8004e84 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e5c:	3308      	adds	r3, #8
 8004e5e:	2100      	movs	r1, #0
 8004e60:	4618      	mov	r0, r3
 8004e62:	f001 fd29 	bl	80068b8 <RCCEx_PLL2_Config>
 8004e66:	4603      	mov	r3, r0
 8004e68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004e6c:	e015      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e72:	3328      	adds	r3, #40	@ 0x28
 8004e74:	2102      	movs	r1, #2
 8004e76:	4618      	mov	r0, r3
 8004e78:	f001 fdd0 	bl	8006a1c <RCCEx_PLL3_Config>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004e82:	e00a      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e84:	2301      	movs	r3, #1
 8004e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e8a:	e006      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004e8c:	bf00      	nop
 8004e8e:	e004      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004e90:	bf00      	nop
 8004e92:	e002      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004e94:	bf00      	nop
 8004e96:	e000      	b.n	8004e9a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004e98:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d10e      	bne.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ea2:	4b06      	ldr	r3, [pc, #24]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ea6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004eb2:	4a02      	ldr	r2, [pc, #8]	@ (8004ebc <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004eb4:	430b      	orrs	r3, r1
 8004eb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8004eb8:	e006      	b.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004eba:	bf00      	nop
 8004ebc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ec0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ec4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ed0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004ed4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ed8:	2300      	movs	r3, #0
 8004eda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ede:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	d055      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004ee8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004ef0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004ef4:	d033      	beq.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004ef6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004efa:	d82c      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004efc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f00:	d02f      	beq.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004f02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f06:	d826      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f08:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004f0c:	d02b      	beq.n	8004f66 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004f0e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004f12:	d820      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f18:	d012      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004f1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f1e:	d81a      	bhi.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d022      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004f24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f28:	d115      	bne.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f2e:	3308      	adds	r3, #8
 8004f30:	2100      	movs	r1, #0
 8004f32:	4618      	mov	r0, r3
 8004f34:	f001 fcc0 	bl	80068b8 <RCCEx_PLL2_Config>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004f3e:	e015      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f44:	3328      	adds	r3, #40	@ 0x28
 8004f46:	2102      	movs	r1, #2
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f001 fd67 	bl	8006a1c <RCCEx_PLL3_Config>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004f54:	e00a      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f5c:	e006      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f5e:	bf00      	nop
 8004f60:	e004      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f62:	bf00      	nop
 8004f64:	e002      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f66:	bf00      	nop
 8004f68:	e000      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004f6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d10b      	bne.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004f74:	4ba1      	ldr	r3, [pc, #644]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f78:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f80:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004f84:	4a9d      	ldr	r2, [pc, #628]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004f86:	430b      	orrs	r3, r1
 8004f88:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f8a:	e003      	b.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9c:	f002 0308 	and.w	r3, r2, #8
 8004fa0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004faa:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004fae:	460b      	mov	r3, r1
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	d01e      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004fb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fc0:	d10c      	bne.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc6:	3328      	adds	r3, #40	@ 0x28
 8004fc8:	2102      	movs	r1, #2
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f001 fd26 	bl	8006a1c <RCCEx_PLL3_Config>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d002      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004fdc:	4b87      	ldr	r3, [pc, #540]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fe0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004fec:	4a83      	ldr	r2, [pc, #524]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004fee:	430b      	orrs	r3, r1
 8004ff0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ffa:	f002 0310 	and.w	r3, r2, #16
 8004ffe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005002:	2300      	movs	r3, #0
 8005004:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005008:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800500c:	460b      	mov	r3, r1
 800500e:	4313      	orrs	r3, r2
 8005010:	d01e      	beq.n	8005050 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005016:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800501a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800501e:	d10c      	bne.n	800503a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005024:	3328      	adds	r3, #40	@ 0x28
 8005026:	2102      	movs	r1, #2
 8005028:	4618      	mov	r0, r3
 800502a:	f001 fcf7 	bl	8006a1c <RCCEx_PLL3_Config>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d002      	beq.n	800503a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005034:	2301      	movs	r3, #1
 8005036:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800503a:	4b70      	ldr	r3, [pc, #448]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800503c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800503e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005046:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800504a:	4a6c      	ldr	r2, [pc, #432]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800504c:	430b      	orrs	r3, r1
 800504e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005058:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800505c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005060:	2300      	movs	r3, #0
 8005062:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005066:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800506a:	460b      	mov	r3, r1
 800506c:	4313      	orrs	r3, r2
 800506e:	d03e      	beq.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005074:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005078:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800507c:	d022      	beq.n	80050c4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800507e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005082:	d81b      	bhi.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005084:	2b00      	cmp	r3, #0
 8005086:	d003      	beq.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800508c:	d00b      	beq.n	80050a6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800508e:	e015      	b.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005094:	3308      	adds	r3, #8
 8005096:	2100      	movs	r1, #0
 8005098:	4618      	mov	r0, r3
 800509a:	f001 fc0d 	bl	80068b8 <RCCEx_PLL2_Config>
 800509e:	4603      	mov	r3, r0
 80050a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80050a4:	e00f      	b.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80050a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050aa:	3328      	adds	r3, #40	@ 0x28
 80050ac:	2102      	movs	r1, #2
 80050ae:	4618      	mov	r0, r3
 80050b0:	f001 fcb4 	bl	8006a1c <RCCEx_PLL3_Config>
 80050b4:	4603      	mov	r3, r0
 80050b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80050ba:	e004      	b.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80050c2:	e000      	b.n	80050c6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80050c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d10b      	bne.n	80050e6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80050ce:	4b4b      	ldr	r3, [pc, #300]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80050d2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80050d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80050de:	4a47      	ldr	r2, [pc, #284]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80050e0:	430b      	orrs	r3, r1
 80050e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80050e4:	e003      	b.n	80050ee <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80050ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80050fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 80050fc:	2300      	movs	r3, #0
 80050fe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005100:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005104:	460b      	mov	r3, r1
 8005106:	4313      	orrs	r3, r2
 8005108:	d03b      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800510a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800510e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005112:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005116:	d01f      	beq.n	8005158 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8005118:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800511c:	d818      	bhi.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800511e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005122:	d003      	beq.n	800512c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005124:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005128:	d007      	beq.n	800513a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800512a:	e011      	b.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800512c:	4b33      	ldr	r3, [pc, #204]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800512e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005130:	4a32      	ldr	r2, [pc, #200]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005136:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005138:	e00f      	b.n	800515a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800513a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513e:	3328      	adds	r3, #40	@ 0x28
 8005140:	2101      	movs	r1, #1
 8005142:	4618      	mov	r0, r3
 8005144:	f001 fc6a 	bl	8006a1c <RCCEx_PLL3_Config>
 8005148:	4603      	mov	r3, r0
 800514a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800514e:	e004      	b.n	800515a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005156:	e000      	b.n	800515a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005158:	bf00      	nop
    }

    if (ret == HAL_OK)
 800515a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800515e:	2b00      	cmp	r3, #0
 8005160:	d10b      	bne.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005162:	4b26      	ldr	r3, [pc, #152]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005166:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800516a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800516e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005172:	4a22      	ldr	r2, [pc, #136]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005174:	430b      	orrs	r3, r1
 8005176:	6553      	str	r3, [r2, #84]	@ 0x54
 8005178:	e003      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800517a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800517e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800518a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800518e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005190:	2300      	movs	r3, #0
 8005192:	677b      	str	r3, [r7, #116]	@ 0x74
 8005194:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005198:	460b      	mov	r3, r1
 800519a:	4313      	orrs	r3, r2
 800519c:	d034      	beq.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800519e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d003      	beq.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80051a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051ac:	d007      	beq.n	80051be <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80051ae:	e011      	b.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80051b0:	4b12      	ldr	r3, [pc, #72]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b4:	4a11      	ldr	r2, [pc, #68]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80051bc:	e00e      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80051be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051c2:	3308      	adds	r3, #8
 80051c4:	2102      	movs	r1, #2
 80051c6:	4618      	mov	r0, r3
 80051c8:	f001 fb76 	bl	80068b8 <RCCEx_PLL2_Config>
 80051cc:	4603      	mov	r3, r0
 80051ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80051d2:	e003      	b.n	80051dc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80051d4:	2301      	movs	r3, #1
 80051d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80051da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d10d      	bne.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80051e4:	4b05      	ldr	r3, [pc, #20]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80051e8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80051ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051f2:	4a02      	ldr	r2, [pc, #8]	@ (80051fc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80051f4:	430b      	orrs	r3, r1
 80051f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80051f8:	e006      	b.n	8005208 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80051fa:	bf00      	nop
 80051fc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005200:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005204:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005210:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005214:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005216:	2300      	movs	r3, #0
 8005218:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800521a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800521e:	460b      	mov	r3, r1
 8005220:	4313      	orrs	r3, r2
 8005222:	d00c      	beq.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005228:	3328      	adds	r3, #40	@ 0x28
 800522a:	2102      	movs	r1, #2
 800522c:	4618      	mov	r0, r3
 800522e:	f001 fbf5 	bl	8006a1c <RCCEx_PLL3_Config>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d002      	beq.n	800523e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800523e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005246:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800524a:	663b      	str	r3, [r7, #96]	@ 0x60
 800524c:	2300      	movs	r3, #0
 800524e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005250:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005254:	460b      	mov	r3, r1
 8005256:	4313      	orrs	r3, r2
 8005258:	d038      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800525a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800525e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005262:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005266:	d018      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005268:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800526c:	d811      	bhi.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800526e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005272:	d014      	beq.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005278:	d80b      	bhi.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800527a:	2b00      	cmp	r3, #0
 800527c:	d011      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800527e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005282:	d106      	bne.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005284:	4bc3      	ldr	r3, [pc, #780]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005288:	4ac2      	ldr	r2, [pc, #776]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800528a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800528e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005290:	e008      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005298:	e004      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800529a:	bf00      	nop
 800529c:	e002      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800529e:	bf00      	nop
 80052a0:	e000      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80052a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d10b      	bne.n	80052c4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80052ac:	4bb9      	ldr	r3, [pc, #740]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052b0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80052b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052bc:	4ab5      	ldr	r2, [pc, #724]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052be:	430b      	orrs	r3, r1
 80052c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80052c2:	e003      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80052cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80052d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80052da:	2300      	movs	r3, #0
 80052dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80052de:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80052e2:	460b      	mov	r3, r1
 80052e4:	4313      	orrs	r3, r2
 80052e6:	d009      	beq.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80052e8:	4baa      	ldr	r3, [pc, #680]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052ec:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80052f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052f6:	4aa7      	ldr	r2, [pc, #668]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80052f8:	430b      	orrs	r3, r1
 80052fa:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80052fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005304:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005308:	653b      	str	r3, [r7, #80]	@ 0x50
 800530a:	2300      	movs	r3, #0
 800530c:	657b      	str	r3, [r7, #84]	@ 0x54
 800530e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005312:	460b      	mov	r3, r1
 8005314:	4313      	orrs	r3, r2
 8005316:	d00a      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005318:	4b9e      	ldr	r3, [pc, #632]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800531a:	691b      	ldr	r3, [r3, #16]
 800531c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005324:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005328:	4a9a      	ldr	r2, [pc, #616]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800532a:	430b      	orrs	r3, r1
 800532c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800532e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005336:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800533a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800533c:	2300      	movs	r3, #0
 800533e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005340:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005344:	460b      	mov	r3, r1
 8005346:	4313      	orrs	r3, r2
 8005348:	d009      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800534a:	4b92      	ldr	r3, [pc, #584]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800534c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800534e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005356:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005358:	4a8e      	ldr	r2, [pc, #568]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800535a:	430b      	orrs	r3, r1
 800535c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800535e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005366:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800536a:	643b      	str	r3, [r7, #64]	@ 0x40
 800536c:	2300      	movs	r3, #0
 800536e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005370:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005374:	460b      	mov	r3, r1
 8005376:	4313      	orrs	r3, r2
 8005378:	d00e      	beq.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800537a:	4b86      	ldr	r3, [pc, #536]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	4a85      	ldr	r2, [pc, #532]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005380:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005384:	6113      	str	r3, [r2, #16]
 8005386:	4b83      	ldr	r3, [pc, #524]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005388:	6919      	ldr	r1, [r3, #16]
 800538a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005392:	4a80      	ldr	r2, [pc, #512]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005394:	430b      	orrs	r3, r1
 8005396:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800539c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80053a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80053a6:	2300      	movs	r3, #0
 80053a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053aa:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80053ae:	460b      	mov	r3, r1
 80053b0:	4313      	orrs	r3, r2
 80053b2:	d009      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80053b4:	4b77      	ldr	r3, [pc, #476]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80053b8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80053bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c2:	4a74      	ldr	r2, [pc, #464]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053c4:	430b      	orrs	r3, r1
 80053c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80053c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80053d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80053d6:	2300      	movs	r3, #0
 80053d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80053da:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80053de:	460b      	mov	r3, r1
 80053e0:	4313      	orrs	r3, r2
 80053e2:	d00a      	beq.n	80053fa <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80053e4:	4b6b      	ldr	r3, [pc, #428]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053e8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80053ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053f4:	4a67      	ldr	r2, [pc, #412]	@ (8005594 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80053f6:	430b      	orrs	r3, r1
 80053f8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80053fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005402:	2100      	movs	r1, #0
 8005404:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800540c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005410:	460b      	mov	r3, r1
 8005412:	4313      	orrs	r3, r2
 8005414:	d011      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800541a:	3308      	adds	r3, #8
 800541c:	2100      	movs	r1, #0
 800541e:	4618      	mov	r0, r3
 8005420:	f001 fa4a 	bl	80068b8 <RCCEx_PLL2_Config>
 8005424:	4603      	mov	r3, r0
 8005426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800542a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800542e:	2b00      	cmp	r3, #0
 8005430:	d003      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005432:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005436:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800543a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800543e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005442:	2100      	movs	r1, #0
 8005444:	6239      	str	r1, [r7, #32]
 8005446:	f003 0302 	and.w	r3, r3, #2
 800544a:	627b      	str	r3, [r7, #36]	@ 0x24
 800544c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005450:	460b      	mov	r3, r1
 8005452:	4313      	orrs	r3, r2
 8005454:	d011      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005456:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800545a:	3308      	adds	r3, #8
 800545c:	2101      	movs	r1, #1
 800545e:	4618      	mov	r0, r3
 8005460:	f001 fa2a 	bl	80068b8 <RCCEx_PLL2_Config>
 8005464:	4603      	mov	r3, r0
 8005466:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800546a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005476:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800547a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800547e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005482:	2100      	movs	r1, #0
 8005484:	61b9      	str	r1, [r7, #24]
 8005486:	f003 0304 	and.w	r3, r3, #4
 800548a:	61fb      	str	r3, [r7, #28]
 800548c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005490:	460b      	mov	r3, r1
 8005492:	4313      	orrs	r3, r2
 8005494:	d011      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800549a:	3308      	adds	r3, #8
 800549c:	2102      	movs	r1, #2
 800549e:	4618      	mov	r0, r3
 80054a0:	f001 fa0a 	bl	80068b8 <RCCEx_PLL2_Config>
 80054a4:	4603      	mov	r3, r0
 80054a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80054aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d003      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80054ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c2:	2100      	movs	r1, #0
 80054c4:	6139      	str	r1, [r7, #16]
 80054c6:	f003 0308 	and.w	r3, r3, #8
 80054ca:	617b      	str	r3, [r7, #20]
 80054cc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80054d0:	460b      	mov	r3, r1
 80054d2:	4313      	orrs	r3, r2
 80054d4:	d011      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054da:	3328      	adds	r3, #40	@ 0x28
 80054dc:	2100      	movs	r1, #0
 80054de:	4618      	mov	r0, r3
 80054e0:	f001 fa9c 	bl	8006a1c <RCCEx_PLL3_Config>
 80054e4:	4603      	mov	r3, r0
 80054e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80054ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d003      	beq.n	80054fa <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80054fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005502:	2100      	movs	r1, #0
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	f003 0310 	and.w	r3, r3, #16
 800550a:	60fb      	str	r3, [r7, #12]
 800550c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005510:	460b      	mov	r3, r1
 8005512:	4313      	orrs	r3, r2
 8005514:	d011      	beq.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800551a:	3328      	adds	r3, #40	@ 0x28
 800551c:	2101      	movs	r1, #1
 800551e:	4618      	mov	r0, r3
 8005520:	f001 fa7c 	bl	8006a1c <RCCEx_PLL3_Config>
 8005524:	4603      	mov	r3, r0
 8005526:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800552a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800552e:	2b00      	cmp	r3, #0
 8005530:	d003      	beq.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005536:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800553a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005542:	2100      	movs	r1, #0
 8005544:	6039      	str	r1, [r7, #0]
 8005546:	f003 0320 	and.w	r3, r3, #32
 800554a:	607b      	str	r3, [r7, #4]
 800554c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005550:	460b      	mov	r3, r1
 8005552:	4313      	orrs	r3, r2
 8005554:	d011      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800555a:	3328      	adds	r3, #40	@ 0x28
 800555c:	2102      	movs	r1, #2
 800555e:	4618      	mov	r0, r3
 8005560:	f001 fa5c 	bl	8006a1c <RCCEx_PLL3_Config>
 8005564:	4603      	mov	r3, r0
 8005566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800556a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800556e:	2b00      	cmp	r3, #0
 8005570:	d003      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005576:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800557a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800557e:	2b00      	cmp	r3, #0
 8005580:	d101      	bne.n	8005586 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005582:	2300      	movs	r3, #0
 8005584:	e000      	b.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
}
 8005588:	4618      	mov	r0, r3
 800558a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800558e:	46bd      	mov	sp, r7
 8005590:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005594:	58024400 	.word	0x58024400

08005598 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b090      	sub	sp, #64	@ 0x40
 800559c:	af00      	add	r7, sp, #0
 800559e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80055a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055a6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80055aa:	430b      	orrs	r3, r1
 80055ac:	f040 8094 	bne.w	80056d8 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80055b0:	4b9e      	ldr	r3, [pc, #632]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055b4:	f003 0307 	and.w	r3, r3, #7
 80055b8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80055ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055bc:	2b04      	cmp	r3, #4
 80055be:	f200 8087 	bhi.w	80056d0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80055c2:	a201      	add	r2, pc, #4	@ (adr r2, 80055c8 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80055c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c8:	080055dd 	.word	0x080055dd
 80055cc:	08005605 	.word	0x08005605
 80055d0:	0800562d 	.word	0x0800562d
 80055d4:	080056c9 	.word	0x080056c9
 80055d8:	08005655 	.word	0x08005655
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80055dc:	4b93      	ldr	r3, [pc, #588]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80055e8:	d108      	bne.n	80055fc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80055ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80055ee:	4618      	mov	r0, r3
 80055f0:	f001 f810 	bl	8006614 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80055f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80055f8:	f000 bd45 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80055fc:	2300      	movs	r3, #0
 80055fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005600:	f000 bd41 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005604:	4b89      	ldr	r3, [pc, #548]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800560c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005610:	d108      	bne.n	8005624 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005612:	f107 0318 	add.w	r3, r7, #24
 8005616:	4618      	mov	r0, r3
 8005618:	f000 fd54 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800561c:	69bb      	ldr	r3, [r7, #24]
 800561e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005620:	f000 bd31 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005624:	2300      	movs	r3, #0
 8005626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005628:	f000 bd2d 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800562c:	4b7f      	ldr	r3, [pc, #508]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005634:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005638:	d108      	bne.n	800564c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800563a:	f107 030c 	add.w	r3, r7, #12
 800563e:	4618      	mov	r0, r3
 8005640:	f000 fe94 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005648:	f000 bd1d 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800564c:	2300      	movs	r3, #0
 800564e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005650:	f000 bd19 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005654:	4b75      	ldr	r3, [pc, #468]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005658:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800565c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800565e:	4b73      	ldr	r3, [pc, #460]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f003 0304 	and.w	r3, r3, #4
 8005666:	2b04      	cmp	r3, #4
 8005668:	d10c      	bne.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800566a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800566c:	2b00      	cmp	r3, #0
 800566e:	d109      	bne.n	8005684 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005670:	4b6e      	ldr	r3, [pc, #440]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	08db      	lsrs	r3, r3, #3
 8005676:	f003 0303 	and.w	r3, r3, #3
 800567a:	4a6d      	ldr	r2, [pc, #436]	@ (8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800567c:	fa22 f303 	lsr.w	r3, r2, r3
 8005680:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005682:	e01f      	b.n	80056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005684:	4b69      	ldr	r3, [pc, #420]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800568c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005690:	d106      	bne.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8005692:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005694:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005698:	d102      	bne.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800569a:	4b66      	ldr	r3, [pc, #408]	@ (8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800569c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800569e:	e011      	b.n	80056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80056a0:	4b62      	ldr	r3, [pc, #392]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80056ac:	d106      	bne.n	80056bc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80056ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056b4:	d102      	bne.n	80056bc <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80056b6:	4b60      	ldr	r3, [pc, #384]	@ (8005838 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80056b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80056ba:	e003      	b.n	80056c4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80056bc:	2300      	movs	r3, #0
 80056be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80056c0:	f000 bce1 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80056c4:	f000 bcdf 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80056c8:	4b5c      	ldr	r3, [pc, #368]	@ (800583c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80056ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056cc:	f000 bcdb 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80056d0:	2300      	movs	r3, #0
 80056d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056d4:	f000 bcd7 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80056d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056dc:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80056e0:	430b      	orrs	r3, r1
 80056e2:	f040 80ad 	bne.w	8005840 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80056e6:	4b51      	ldr	r3, [pc, #324]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80056e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056ea:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80056ee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80056f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056f6:	d056      	beq.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80056f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056fe:	f200 8090 	bhi.w	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005704:	2bc0      	cmp	r3, #192	@ 0xc0
 8005706:	f000 8088 	beq.w	800581a <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800570a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800570c:	2bc0      	cmp	r3, #192	@ 0xc0
 800570e:	f200 8088 	bhi.w	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005714:	2b80      	cmp	r3, #128	@ 0x80
 8005716:	d032      	beq.n	800577e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800571a:	2b80      	cmp	r3, #128	@ 0x80
 800571c:	f200 8081 	bhi.w	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8005720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005722:	2b00      	cmp	r3, #0
 8005724:	d003      	beq.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8005726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005728:	2b40      	cmp	r3, #64	@ 0x40
 800572a:	d014      	beq.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800572c:	e079      	b.n	8005822 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800572e:	4b3f      	ldr	r3, [pc, #252]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005736:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800573a:	d108      	bne.n	800574e <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800573c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005740:	4618      	mov	r0, r3
 8005742:	f000 ff67 	bl	8006614 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800574a:	f000 bc9c 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800574e:	2300      	movs	r3, #0
 8005750:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005752:	f000 bc98 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005756:	4b35      	ldr	r3, [pc, #212]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800575e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005762:	d108      	bne.n	8005776 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005764:	f107 0318 	add.w	r3, r7, #24
 8005768:	4618      	mov	r0, r3
 800576a:	f000 fcab 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005772:	f000 bc88 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005776:	2300      	movs	r3, #0
 8005778:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800577a:	f000 bc84 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800577e:	4b2b      	ldr	r3, [pc, #172]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005786:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800578a:	d108      	bne.n	800579e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800578c:	f107 030c 	add.w	r3, r7, #12
 8005790:	4618      	mov	r0, r3
 8005792:	f000 fdeb 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800579a:	f000 bc74 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800579e:	2300      	movs	r3, #0
 80057a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80057a2:	f000 bc70 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80057a6:	4b21      	ldr	r3, [pc, #132]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80057ae:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80057b0:	4b1e      	ldr	r3, [pc, #120]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0304 	and.w	r3, r3, #4
 80057b8:	2b04      	cmp	r3, #4
 80057ba:	d10c      	bne.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80057bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d109      	bne.n	80057d6 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80057c2:	4b1a      	ldr	r3, [pc, #104]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	08db      	lsrs	r3, r3, #3
 80057c8:	f003 0303 	and.w	r3, r3, #3
 80057cc:	4a18      	ldr	r2, [pc, #96]	@ (8005830 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80057ce:	fa22 f303 	lsr.w	r3, r2, r3
 80057d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057d4:	e01f      	b.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80057d6:	4b15      	ldr	r3, [pc, #84]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057e2:	d106      	bne.n	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80057e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80057ea:	d102      	bne.n	80057f2 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80057ec:	4b11      	ldr	r3, [pc, #68]	@ (8005834 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80057ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80057f0:	e011      	b.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80057f2:	4b0e      	ldr	r3, [pc, #56]	@ (800582c <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057fe:	d106      	bne.n	800580e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8005800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005802:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005806:	d102      	bne.n	800580e <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005808:	4b0b      	ldr	r3, [pc, #44]	@ (8005838 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800580a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800580c:	e003      	b.n	8005816 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800580e:	2300      	movs	r3, #0
 8005810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005812:	f000 bc38 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005816:	f000 bc36 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800581a:	4b08      	ldr	r3, [pc, #32]	@ (800583c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800581c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800581e:	f000 bc32 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005822:	2300      	movs	r3, #0
 8005824:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005826:	f000 bc2e 	b.w	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800582a:	bf00      	nop
 800582c:	58024400 	.word	0x58024400
 8005830:	03d09000 	.word	0x03d09000
 8005834:	003d0900 	.word	0x003d0900
 8005838:	017d7840 	.word	0x017d7840
 800583c:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005840:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005844:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005848:	430b      	orrs	r3, r1
 800584a:	f040 809c 	bne.w	8005986 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800584e:	4b9e      	ldr	r3, [pc, #632]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005850:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005852:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005856:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800585a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800585e:	d054      	beq.n	800590a <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8005860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005862:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005866:	f200 808b 	bhi.w	8005980 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800586a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005870:	f000 8083 	beq.w	800597a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8005874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005876:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800587a:	f200 8081 	bhi.w	8005980 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800587e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005880:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005884:	d02f      	beq.n	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8005886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005888:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800588c:	d878      	bhi.n	8005980 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800588e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005890:	2b00      	cmp	r3, #0
 8005892:	d004      	beq.n	800589e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8005894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005896:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800589a:	d012      	beq.n	80058c2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800589c:	e070      	b.n	8005980 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800589e:	4b8a      	ldr	r3, [pc, #552]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058a6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80058aa:	d107      	bne.n	80058bc <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80058ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80058b0:	4618      	mov	r0, r3
 80058b2:	f000 feaf 	bl	8006614 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80058b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80058ba:	e3e4      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80058bc:	2300      	movs	r3, #0
 80058be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058c0:	e3e1      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80058c2:	4b81      	ldr	r3, [pc, #516]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058ce:	d107      	bne.n	80058e0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80058d0:	f107 0318 	add.w	r3, r7, #24
 80058d4:	4618      	mov	r0, r3
 80058d6:	f000 fbf5 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80058de:	e3d2      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80058e0:	2300      	movs	r3, #0
 80058e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058e4:	e3cf      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80058e6:	4b78      	ldr	r3, [pc, #480]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80058ee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058f2:	d107      	bne.n	8005904 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80058f4:	f107 030c 	add.w	r3, r7, #12
 80058f8:	4618      	mov	r0, r3
 80058fa:	f000 fd37 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005902:	e3c0      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005904:	2300      	movs	r3, #0
 8005906:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005908:	e3bd      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800590a:	4b6f      	ldr	r3, [pc, #444]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800590c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800590e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005912:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005914:	4b6c      	ldr	r3, [pc, #432]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f003 0304 	and.w	r3, r3, #4
 800591c:	2b04      	cmp	r3, #4
 800591e:	d10c      	bne.n	800593a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8005920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005922:	2b00      	cmp	r3, #0
 8005924:	d109      	bne.n	800593a <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005926:	4b68      	ldr	r3, [pc, #416]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	08db      	lsrs	r3, r3, #3
 800592c:	f003 0303 	and.w	r3, r3, #3
 8005930:	4a66      	ldr	r2, [pc, #408]	@ (8005acc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005932:	fa22 f303 	lsr.w	r3, r2, r3
 8005936:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005938:	e01e      	b.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800593a:	4b63      	ldr	r3, [pc, #396]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005942:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005946:	d106      	bne.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8005948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800594a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800594e:	d102      	bne.n	8005956 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005950:	4b5f      	ldr	r3, [pc, #380]	@ (8005ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005952:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005954:	e010      	b.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005956:	4b5c      	ldr	r3, [pc, #368]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800595e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005962:	d106      	bne.n	8005972 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8005964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005966:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800596a:	d102      	bne.n	8005972 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800596c:	4b59      	ldr	r3, [pc, #356]	@ (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800596e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005970:	e002      	b.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005972:	2300      	movs	r3, #0
 8005974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005976:	e386      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005978:	e385      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800597a:	4b57      	ldr	r3, [pc, #348]	@ (8005ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800597c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800597e:	e382      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005980:	2300      	movs	r3, #0
 8005982:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005984:	e37f      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005986:	e9d7 2300 	ldrd	r2, r3, [r7]
 800598a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800598e:	430b      	orrs	r3, r1
 8005990:	f040 80a7 	bne.w	8005ae2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8005994:	4b4c      	ldr	r3, [pc, #304]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005998:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800599c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800599e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059a4:	d055      	beq.n	8005a52 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80059a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059ac:	f200 8096 	bhi.w	8005adc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80059b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80059b6:	f000 8084 	beq.w	8005ac2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80059ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059bc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80059c0:	f200 808c 	bhi.w	8005adc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80059c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059ca:	d030      	beq.n	8005a2e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80059cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059d2:	f200 8083 	bhi.w	8005adc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80059d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d004      	beq.n	80059e6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80059dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80059e2:	d012      	beq.n	8005a0a <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80059e4:	e07a      	b.n	8005adc <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80059e6:	4b38      	ldr	r3, [pc, #224]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80059f2:	d107      	bne.n	8005a04 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80059f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059f8:	4618      	mov	r0, r3
 80059fa:	f000 fe0b 	bl	8006614 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80059fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a02:	e340      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a04:	2300      	movs	r3, #0
 8005a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a08:	e33d      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005a12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a16:	d107      	bne.n	8005a28 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a18:	f107 0318 	add.w	r3, r7, #24
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f000 fb51 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a26:	e32e      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a2c:	e32b      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005a2e:	4b26      	ldr	r3, [pc, #152]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a3a:	d107      	bne.n	8005a4c <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a3c:	f107 030c 	add.w	r3, r7, #12
 8005a40:	4618      	mov	r0, r3
 8005a42:	f000 fc93 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005a4a:	e31c      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a50:	e319      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005a52:	4b1d      	ldr	r3, [pc, #116]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005a5a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f003 0304 	and.w	r3, r3, #4
 8005a64:	2b04      	cmp	r3, #4
 8005a66:	d10c      	bne.n	8005a82 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8005a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d109      	bne.n	8005a82 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005a6e:	4b16      	ldr	r3, [pc, #88]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	08db      	lsrs	r3, r3, #3
 8005a74:	f003 0303 	and.w	r3, r3, #3
 8005a78:	4a14      	ldr	r2, [pc, #80]	@ (8005acc <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8005a7a:	fa22 f303 	lsr.w	r3, r2, r3
 8005a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a80:	e01e      	b.n	8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005a82:	4b11      	ldr	r3, [pc, #68]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a8e:	d106      	bne.n	8005a9e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8005a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a96:	d102      	bne.n	8005a9e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005a98:	4b0d      	ldr	r3, [pc, #52]	@ (8005ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8005a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a9c:	e010      	b.n	8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8005ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aa6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005aaa:	d106      	bne.n	8005aba <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8005aac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ab2:	d102      	bne.n	8005aba <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005ab4:	4b07      	ldr	r3, [pc, #28]	@ (8005ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8005ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ab8:	e002      	b.n	8005ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005aba:	2300      	movs	r3, #0
 8005abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005abe:	e2e2      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005ac0:	e2e1      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005ac2:	4b05      	ldr	r3, [pc, #20]	@ (8005ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8005ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ac6:	e2de      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005ac8:	58024400 	.word	0x58024400
 8005acc:	03d09000 	.word	0x03d09000
 8005ad0:	003d0900 	.word	0x003d0900
 8005ad4:	017d7840 	.word	0x017d7840
 8005ad8:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8005adc:	2300      	movs	r3, #0
 8005ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ae0:	e2d1      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8005ae2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ae6:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8005aea:	430b      	orrs	r3, r1
 8005aec:	f040 809c 	bne.w	8005c28 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8005af0:	4b93      	ldr	r3, [pc, #588]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005af4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005af8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005afc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b00:	d054      	beq.n	8005bac <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8005b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b04:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005b08:	f200 808b 	bhi.w	8005c22 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b0e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b12:	f000 8083 	beq.w	8005c1c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8005b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b18:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005b1c:	f200 8081 	bhi.w	8005c22 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005b20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b26:	d02f      	beq.n	8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8005b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b2e:	d878      	bhi.n	8005c22 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8005b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d004      	beq.n	8005b40 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8005b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b3c:	d012      	beq.n	8005b64 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8005b3e:	e070      	b.n	8005c22 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005b40:	4b7f      	ldr	r3, [pc, #508]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b48:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b4c:	d107      	bne.n	8005b5e <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005b4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005b52:	4618      	mov	r0, r3
 8005b54:	f000 fd5e 	bl	8006614 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b5c:	e293      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b62:	e290      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005b64:	4b76      	ldr	r3, [pc, #472]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b6c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b70:	d107      	bne.n	8005b82 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005b72:	f107 0318 	add.w	r3, r7, #24
 8005b76:	4618      	mov	r0, r3
 8005b78:	f000 faa4 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005b80:	e281      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005b82:	2300      	movs	r3, #0
 8005b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b86:	e27e      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005b88:	4b6d      	ldr	r3, [pc, #436]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b94:	d107      	bne.n	8005ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005b96:	f107 030c 	add.w	r3, r7, #12
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f000 fbe6 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ba4:	e26f      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005baa:	e26c      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005bac:	4b64      	ldr	r3, [pc, #400]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bb0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005bb4:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005bb6:	4b62      	ldr	r3, [pc, #392]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f003 0304 	and.w	r3, r3, #4
 8005bbe:	2b04      	cmp	r3, #4
 8005bc0:	d10c      	bne.n	8005bdc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8005bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d109      	bne.n	8005bdc <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005bc8:	4b5d      	ldr	r3, [pc, #372]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	08db      	lsrs	r3, r3, #3
 8005bce:	f003 0303 	and.w	r3, r3, #3
 8005bd2:	4a5c      	ldr	r2, [pc, #368]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8005bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bda:	e01e      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005bdc:	4b58      	ldr	r3, [pc, #352]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005be4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005be8:	d106      	bne.n	8005bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005bf0:	d102      	bne.n	8005bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005bf2:	4b55      	ldr	r3, [pc, #340]	@ (8005d48 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bf6:	e010      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005bf8:	4b51      	ldr	r3, [pc, #324]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c04:	d106      	bne.n	8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8005c06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c0c:	d102      	bne.n	8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005c0e:	4b4f      	ldr	r3, [pc, #316]	@ (8005d4c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005c10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c12:	e002      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005c14:	2300      	movs	r3, #0
 8005c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005c18:	e235      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005c1a:	e234      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005c1c:	4b4c      	ldr	r3, [pc, #304]	@ (8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8005c1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c20:	e231      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005c22:	2300      	movs	r3, #0
 8005c24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c26:	e22e      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8005c28:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c2c:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8005c30:	430b      	orrs	r3, r1
 8005c32:	f040 808f 	bne.w	8005d54 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8005c36:	4b42      	ldr	r3, [pc, #264]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c3a:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005c3e:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8005c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c42:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c46:	d06b      	beq.n	8005d20 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8005c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c4a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c4e:	d874      	bhi.n	8005d3a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c56:	d056      	beq.n	8005d06 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8005c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c5e:	d86c      	bhi.n	8005d3a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c62:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c66:	d03b      	beq.n	8005ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8005c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c6a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c6e:	d864      	bhi.n	8005d3a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c72:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c76:	d021      	beq.n	8005cbc <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8005c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c7e:	d85c      	bhi.n	8005d3a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8005c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d004      	beq.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8005c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c8c:	d004      	beq.n	8005c98 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8005c8e:	e054      	b.n	8005d3a <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8005c90:	f7fe fa0a 	bl	80040a8 <HAL_RCC_GetPCLK1Freq>
 8005c94:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005c96:	e1f6      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005c98:	4b29      	ldr	r3, [pc, #164]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ca0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ca4:	d107      	bne.n	8005cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ca6:	f107 0318 	add.w	r3, r7, #24
 8005caa:	4618      	mov	r0, r3
 8005cac:	f000 fa0a 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005cb4:	e1e7      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cba:	e1e4      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005cbc:	4b20      	ldr	r3, [pc, #128]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005cc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cc8:	d107      	bne.n	8005cda <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005cca:	f107 030c 	add.w	r3, r7, #12
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f000 fb4c 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005cd8:	e1d5      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005cde:	e1d2      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005ce0:	4b17      	ldr	r3, [pc, #92]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 0304 	and.w	r3, r3, #4
 8005ce8:	2b04      	cmp	r3, #4
 8005cea:	d109      	bne.n	8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005cec:	4b14      	ldr	r3, [pc, #80]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	08db      	lsrs	r3, r3, #3
 8005cf2:	f003 0303 	and.w	r3, r3, #3
 8005cf6:	4a13      	ldr	r2, [pc, #76]	@ (8005d44 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8005cf8:	fa22 f303 	lsr.w	r3, r2, r3
 8005cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005cfe:	e1c2      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d00:	2300      	movs	r3, #0
 8005d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d04:	e1bf      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005d06:	4b0e      	ldr	r3, [pc, #56]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d0e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d12:	d102      	bne.n	8005d1a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8005d14:	4b0c      	ldr	r3, [pc, #48]	@ (8005d48 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8005d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d18:	e1b5      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d1e:	e1b2      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005d20:	4b07      	ldr	r3, [pc, #28]	@ (8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d28:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d2c:	d102      	bne.n	8005d34 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8005d2e:	4b07      	ldr	r3, [pc, #28]	@ (8005d4c <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8005d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005d32:	e1a8      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005d34:	2300      	movs	r3, #0
 8005d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d38:	e1a5      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d3e:	e1a2      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005d40:	58024400 	.word	0x58024400
 8005d44:	03d09000 	.word	0x03d09000
 8005d48:	003d0900 	.word	0x003d0900
 8005d4c:	017d7840 	.word	0x017d7840
 8005d50:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8005d54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d58:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8005d5c:	430b      	orrs	r3, r1
 8005d5e:	d173      	bne.n	8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005d60:	4b9c      	ldr	r3, [pc, #624]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005d68:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005d6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d6c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d70:	d02f      	beq.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8005d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d78:	d863      	bhi.n	8005e42 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8005d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d004      	beq.n	8005d8a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8005d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d86:	d012      	beq.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8005d88:	e05b      	b.n	8005e42 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005d8a:	4b92      	ldr	r3, [pc, #584]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005d96:	d107      	bne.n	8005da8 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d98:	f107 0318 	add.w	r3, r7, #24
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f000 f991 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005da6:	e16e      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005da8:	2300      	movs	r3, #0
 8005daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dac:	e16b      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005dae:	4b89      	ldr	r3, [pc, #548]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005db6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dba:	d107      	bne.n	8005dcc <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005dbc:	f107 030c 	add.w	r3, r7, #12
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f000 fad3 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005dca:	e15c      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005dcc:	2300      	movs	r3, #0
 8005dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dd0:	e159      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005dd2:	4b80      	ldr	r3, [pc, #512]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005dda:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005ddc:	4b7d      	ldr	r3, [pc, #500]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f003 0304 	and.w	r3, r3, #4
 8005de4:	2b04      	cmp	r3, #4
 8005de6:	d10c      	bne.n	8005e02 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8005de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d109      	bne.n	8005e02 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005dee:	4b79      	ldr	r3, [pc, #484]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	08db      	lsrs	r3, r3, #3
 8005df4:	f003 0303 	and.w	r3, r3, #3
 8005df8:	4a77      	ldr	r2, [pc, #476]	@ (8005fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8005dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e00:	e01e      	b.n	8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005e02:	4b74      	ldr	r3, [pc, #464]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e0e:	d106      	bne.n	8005e1e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8005e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e16:	d102      	bne.n	8005e1e <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005e18:	4b70      	ldr	r3, [pc, #448]	@ (8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e1c:	e010      	b.n	8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005e1e:	4b6d      	ldr	r3, [pc, #436]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e2a:	d106      	bne.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8005e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e32:	d102      	bne.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005e34:	4b6a      	ldr	r3, [pc, #424]	@ (8005fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e38:	e002      	b.n	8005e40 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005e3e:	e122      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005e40:	e121      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005e42:	2300      	movs	r3, #0
 8005e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e46:	e11e      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8005e48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e4c:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8005e50:	430b      	orrs	r3, r1
 8005e52:	d133      	bne.n	8005ebc <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8005e54:	4b5f      	ldr	r3, [pc, #380]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e5c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d004      	beq.n	8005e6e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8005e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e66:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e6a:	d012      	beq.n	8005e92 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8005e6c:	e023      	b.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005e6e:	4b59      	ldr	r3, [pc, #356]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e7a:	d107      	bne.n	8005e8c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005e7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e80:	4618      	mov	r0, r3
 8005e82:	f000 fbc7 	bl	8006614 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e8a:	e0fc      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e90:	e0f9      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005e92:	4b50      	ldr	r3, [pc, #320]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e9e:	d107      	bne.n	8005eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ea0:	f107 0318 	add.w	r3, r7, #24
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f000 f90d 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8005eaa:	6a3b      	ldr	r3, [r7, #32]
 8005eac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005eae:	e0ea      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eb4:	e0e7      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005eba:	e0e4      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8005ebc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ec0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8005ec4:	430b      	orrs	r3, r1
 8005ec6:	f040 808d 	bne.w	8005fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8005eca:	4b42      	ldr	r3, [pc, #264]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ece:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8005ed2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ed6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005eda:	d06b      	beq.n	8005fb4 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8005edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ede:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005ee2:	d874      	bhi.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005eea:	d056      	beq.n	8005f9a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8005eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ef2:	d86c      	bhi.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ef6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005efa:	d03b      	beq.n	8005f74 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8005efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005efe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005f02:	d864      	bhi.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f0a:	d021      	beq.n	8005f50 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8005f0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f0e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f12:	d85c      	bhi.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8005f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d004      	beq.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8005f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f20:	d004      	beq.n	8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8005f22:	e054      	b.n	8005fce <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8005f24:	f000 f8b8 	bl	8006098 <HAL_RCCEx_GetD3PCLK1Freq>
 8005f28:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005f2a:	e0ac      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005f2c:	4b29      	ldr	r3, [pc, #164]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f38:	d107      	bne.n	8005f4a <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f3a:	f107 0318 	add.w	r3, r7, #24
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f000 f8c0 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f48:	e09d      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f4e:	e09a      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005f50:	4b20      	ldr	r3, [pc, #128]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f5c:	d107      	bne.n	8005f6e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005f5e:	f107 030c 	add.w	r3, r7, #12
 8005f62:	4618      	mov	r0, r3
 8005f64:	f000 fa02 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f6c:	e08b      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f6e:	2300      	movs	r3, #0
 8005f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f72:	e088      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005f74:	4b17      	ldr	r3, [pc, #92]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 0304 	and.w	r3, r3, #4
 8005f7c:	2b04      	cmp	r3, #4
 8005f7e:	d109      	bne.n	8005f94 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f80:	4b14      	ldr	r3, [pc, #80]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	08db      	lsrs	r3, r3, #3
 8005f86:	f003 0303 	and.w	r3, r3, #3
 8005f8a:	4a13      	ldr	r2, [pc, #76]	@ (8005fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8005f8c:	fa22 f303 	lsr.w	r3, r2, r3
 8005f90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f92:	e078      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005f94:	2300      	movs	r3, #0
 8005f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f98:	e075      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8005f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fa6:	d102      	bne.n	8005fae <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8005fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8005fdc <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8005faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fac:	e06b      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fb2:	e068      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005fb4:	4b07      	ldr	r3, [pc, #28]	@ (8005fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fbc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005fc0:	d102      	bne.n	8005fc8 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8005fc2:	4b07      	ldr	r3, [pc, #28]	@ (8005fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8005fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005fc6:	e05e      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8005fc8:	2300      	movs	r3, #0
 8005fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fcc:	e05b      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8005fce:	2300      	movs	r3, #0
 8005fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fd2:	e058      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8005fd4:	58024400 	.word	0x58024400
 8005fd8:	03d09000 	.word	0x03d09000
 8005fdc:	003d0900 	.word	0x003d0900
 8005fe0:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8005fe4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fe8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8005fec:	430b      	orrs	r3, r1
 8005fee:	d148      	bne.n	8006082 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8005ff0:	4b27      	ldr	r3, [pc, #156]	@ (8006090 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8005ff2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ff4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005ff8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8005ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ffc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006000:	d02a      	beq.n	8006058 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8006002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006004:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006008:	d838      	bhi.n	800607c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800600a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800600c:	2b00      	cmp	r3, #0
 800600e:	d004      	beq.n	800601a <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8006010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006012:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006016:	d00d      	beq.n	8006034 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8006018:	e030      	b.n	800607c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800601a:	4b1d      	ldr	r3, [pc, #116]	@ (8006090 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006022:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006026:	d102      	bne.n	800602e <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8006028:	4b1a      	ldr	r3, [pc, #104]	@ (8006094 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800602a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800602c:	e02b      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800602e:	2300      	movs	r3, #0
 8006030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006032:	e028      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006034:	4b16      	ldr	r3, [pc, #88]	@ (8006090 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800603c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006040:	d107      	bne.n	8006052 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006042:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006046:	4618      	mov	r0, r3
 8006048:	f000 fae4 	bl	8006614 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800604c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800604e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006050:	e019      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006052:	2300      	movs	r3, #0
 8006054:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006056:	e016      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006058:	4b0d      	ldr	r3, [pc, #52]	@ (8006090 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006060:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006064:	d107      	bne.n	8006076 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006066:	f107 0318 	add.w	r3, r7, #24
 800606a:	4618      	mov	r0, r3
 800606c:	f000 f82a 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006074:	e007      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006076:	2300      	movs	r3, #0
 8006078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800607a:	e004      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800607c:	2300      	movs	r3, #0
 800607e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006080:	e001      	b.n	8006086 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8006082:	2300      	movs	r3, #0
 8006084:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8006086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006088:	4618      	mov	r0, r3
 800608a:	3740      	adds	r7, #64	@ 0x40
 800608c:	46bd      	mov	sp, r7
 800608e:	bd80      	pop	{r7, pc}
 8006090:	58024400 	.word	0x58024400
 8006094:	017d7840 	.word	0x017d7840

08006098 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800609c:	f7fd ffd4 	bl	8004048 <HAL_RCC_GetHCLKFreq>
 80060a0:	4602      	mov	r2, r0
 80060a2:	4b06      	ldr	r3, [pc, #24]	@ (80060bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80060a4:	6a1b      	ldr	r3, [r3, #32]
 80060a6:	091b      	lsrs	r3, r3, #4
 80060a8:	f003 0307 	and.w	r3, r3, #7
 80060ac:	4904      	ldr	r1, [pc, #16]	@ (80060c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80060ae:	5ccb      	ldrb	r3, [r1, r3]
 80060b0:	f003 031f 	and.w	r3, r3, #31
 80060b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	bd80      	pop	{r7, pc}
 80060bc:	58024400 	.word	0x58024400
 80060c0:	0800b11c 	.word	0x0800b11c

080060c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b089      	sub	sp, #36	@ 0x24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80060cc:	4ba1      	ldr	r3, [pc, #644]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060d0:	f003 0303 	and.w	r3, r3, #3
 80060d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80060d6:	4b9f      	ldr	r3, [pc, #636]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060da:	0b1b      	lsrs	r3, r3, #12
 80060dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80060e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80060e2:	4b9c      	ldr	r3, [pc, #624]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e6:	091b      	lsrs	r3, r3, #4
 80060e8:	f003 0301 	and.w	r3, r3, #1
 80060ec:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80060ee:	4b99      	ldr	r3, [pc, #612]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80060f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060f2:	08db      	lsrs	r3, r3, #3
 80060f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80060f8:	693a      	ldr	r2, [r7, #16]
 80060fa:	fb02 f303 	mul.w	r3, r2, r3
 80060fe:	ee07 3a90 	vmov	s15, r3
 8006102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006106:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	2b00      	cmp	r3, #0
 800610e:	f000 8111 	beq.w	8006334 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8006112:	69bb      	ldr	r3, [r7, #24]
 8006114:	2b02      	cmp	r3, #2
 8006116:	f000 8083 	beq.w	8006220 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800611a:	69bb      	ldr	r3, [r7, #24]
 800611c:	2b02      	cmp	r3, #2
 800611e:	f200 80a1 	bhi.w	8006264 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d003      	beq.n	8006130 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d056      	beq.n	80061dc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800612e:	e099      	b.n	8006264 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006130:	4b88      	ldr	r3, [pc, #544]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f003 0320 	and.w	r3, r3, #32
 8006138:	2b00      	cmp	r3, #0
 800613a:	d02d      	beq.n	8006198 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800613c:	4b85      	ldr	r3, [pc, #532]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	08db      	lsrs	r3, r3, #3
 8006142:	f003 0303 	and.w	r3, r3, #3
 8006146:	4a84      	ldr	r2, [pc, #528]	@ (8006358 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8006148:	fa22 f303 	lsr.w	r3, r2, r3
 800614c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	ee07 3a90 	vmov	s15, r3
 8006154:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	ee07 3a90 	vmov	s15, r3
 800615e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006162:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006166:	4b7b      	ldr	r3, [pc, #492]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006168:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800616a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800616e:	ee07 3a90 	vmov	s15, r3
 8006172:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006176:	ed97 6a03 	vldr	s12, [r7, #12]
 800617a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800635c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800617e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006182:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006186:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800618a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800618e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006192:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006196:	e087      	b.n	80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	ee07 3a90 	vmov	s15, r3
 800619e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061a2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006360 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80061a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061aa:	4b6a      	ldr	r3, [pc, #424]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061b2:	ee07 3a90 	vmov	s15, r3
 80061b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80061be:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800635c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80061c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80061c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80061ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80061d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061da:	e065      	b.n	80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80061dc:	697b      	ldr	r3, [r7, #20]
 80061de:	ee07 3a90 	vmov	s15, r3
 80061e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061e6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006364 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80061ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061ee:	4b59      	ldr	r3, [pc, #356]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80061f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061f6:	ee07 3a90 	vmov	s15, r3
 80061fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80061fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006202:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800635c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800620a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800620e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800621a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800621e:	e043      	b.n	80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	ee07 3a90 	vmov	s15, r3
 8006226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800622a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006368 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800622e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006232:	4b48      	ldr	r3, [pc, #288]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006234:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800623a:	ee07 3a90 	vmov	s15, r3
 800623e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006242:	ed97 6a03 	vldr	s12, [r7, #12]
 8006246:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800635c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800624a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800624e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006252:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800625a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800625e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006262:	e021      	b.n	80062a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	ee07 3a90 	vmov	s15, r3
 800626a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800626e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006364 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006276:	4b37      	ldr	r3, [pc, #220]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800627e:	ee07 3a90 	vmov	s15, r3
 8006282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006286:	ed97 6a03 	vldr	s12, [r7, #12]
 800628a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800635c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800628e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800629a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800629e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80062a6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80062a8:	4b2a      	ldr	r3, [pc, #168]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ac:	0a5b      	lsrs	r3, r3, #9
 80062ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062b2:	ee07 3a90 	vmov	s15, r3
 80062b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80062c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062ce:	ee17 2a90 	vmov	r2, s15
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80062d6:	4b1f      	ldr	r3, [pc, #124]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80062d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062da:	0c1b      	lsrs	r3, r3, #16
 80062dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062e0:	ee07 3a90 	vmov	s15, r3
 80062e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80062e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80062ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80062f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80062fc:	ee17 2a90 	vmov	r2, s15
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006304:	4b13      	ldr	r3, [pc, #76]	@ (8006354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006308:	0e1b      	lsrs	r3, r3, #24
 800630a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800630e:	ee07 3a90 	vmov	s15, r3
 8006312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006316:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800631a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800631e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006322:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006326:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800632a:	ee17 2a90 	vmov	r2, s15
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006332:	e008      	b.n	8006346 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2200      	movs	r2, #0
 8006338:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2200      	movs	r2, #0
 800633e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	609a      	str	r2, [r3, #8]
}
 8006346:	bf00      	nop
 8006348:	3724      	adds	r7, #36	@ 0x24
 800634a:	46bd      	mov	sp, r7
 800634c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006350:	4770      	bx	lr
 8006352:	bf00      	nop
 8006354:	58024400 	.word	0x58024400
 8006358:	03d09000 	.word	0x03d09000
 800635c:	46000000 	.word	0x46000000
 8006360:	4c742400 	.word	0x4c742400
 8006364:	4a742400 	.word	0x4a742400
 8006368:	4bbebc20 	.word	0x4bbebc20

0800636c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800636c:	b480      	push	{r7}
 800636e:	b089      	sub	sp, #36	@ 0x24
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006374:	4ba1      	ldr	r3, [pc, #644]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006378:	f003 0303 	and.w	r3, r3, #3
 800637c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800637e:	4b9f      	ldr	r3, [pc, #636]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006382:	0d1b      	lsrs	r3, r3, #20
 8006384:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006388:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800638a:	4b9c      	ldr	r3, [pc, #624]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800638c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800638e:	0a1b      	lsrs	r3, r3, #8
 8006390:	f003 0301 	and.w	r3, r3, #1
 8006394:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006396:	4b99      	ldr	r3, [pc, #612]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800639a:	08db      	lsrs	r3, r3, #3
 800639c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	fb02 f303 	mul.w	r3, r2, r3
 80063a6:	ee07 3a90 	vmov	s15, r3
 80063aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	f000 8111 	beq.w	80065dc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80063ba:	69bb      	ldr	r3, [r7, #24]
 80063bc:	2b02      	cmp	r3, #2
 80063be:	f000 8083 	beq.w	80064c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	2b02      	cmp	r3, #2
 80063c6:	f200 80a1 	bhi.w	800650c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80063ca:	69bb      	ldr	r3, [r7, #24]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80063d0:	69bb      	ldr	r3, [r7, #24]
 80063d2:	2b01      	cmp	r3, #1
 80063d4:	d056      	beq.n	8006484 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80063d6:	e099      	b.n	800650c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063d8:	4b88      	ldr	r3, [pc, #544]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f003 0320 	and.w	r3, r3, #32
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d02d      	beq.n	8006440 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80063e4:	4b85      	ldr	r3, [pc, #532]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	08db      	lsrs	r3, r3, #3
 80063ea:	f003 0303 	and.w	r3, r3, #3
 80063ee:	4a84      	ldr	r2, [pc, #528]	@ (8006600 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80063f0:	fa22 f303 	lsr.w	r3, r2, r3
 80063f4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	ee07 3a90 	vmov	s15, r3
 80063fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006400:	697b      	ldr	r3, [r7, #20]
 8006402:	ee07 3a90 	vmov	s15, r3
 8006406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800640a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800640e:	4b7b      	ldr	r3, [pc, #492]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006416:	ee07 3a90 	vmov	s15, r3
 800641a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800641e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006422:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006426:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800642a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800642e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006432:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800643a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800643e:	e087      	b.n	8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	ee07 3a90 	vmov	s15, r3
 8006446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800644a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006608 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800644e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006452:	4b6a      	ldr	r3, [pc, #424]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800645a:	ee07 3a90 	vmov	s15, r3
 800645e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006462:	ed97 6a03 	vldr	s12, [r7, #12]
 8006466:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800646a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800646e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006472:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800647a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800647e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006482:	e065      	b.n	8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800648e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800660c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006496:	4b59      	ldr	r3, [pc, #356]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800649a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800649e:	ee07 3a90 	vmov	s15, r3
 80064a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80064aa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80064ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80064be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80064c6:	e043      	b.n	8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	ee07 3a90 	vmov	s15, r3
 80064ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80064d2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006610 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80064d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80064da:	4b48      	ldr	r3, [pc, #288]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80064dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064e2:	ee07 3a90 	vmov	s15, r3
 80064e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80064ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80064ee:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80064f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80064f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80064fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006506:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800650a:	e021      	b.n	8006550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	ee07 3a90 	vmov	s15, r3
 8006512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006516:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800660c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800651a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800651e:	4b37      	ldr	r3, [pc, #220]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006526:	ee07 3a90 	vmov	s15, r3
 800652a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800652e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006532:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800653a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800653e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800654a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800654e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006550:	4b2a      	ldr	r3, [pc, #168]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006554:	0a5b      	lsrs	r3, r3, #9
 8006556:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800655a:	ee07 3a90 	vmov	s15, r3
 800655e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006562:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006566:	ee37 7a87 	vadd.f32	s14, s15, s14
 800656a:	edd7 6a07 	vldr	s13, [r7, #28]
 800656e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006572:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006576:	ee17 2a90 	vmov	r2, s15
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800657e:	4b1f      	ldr	r3, [pc, #124]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006582:	0c1b      	lsrs	r3, r3, #16
 8006584:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006588:	ee07 3a90 	vmov	s15, r3
 800658c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006590:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006594:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006598:	edd7 6a07 	vldr	s13, [r7, #28]
 800659c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065a4:	ee17 2a90 	vmov	r2, s15
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80065ac:	4b13      	ldr	r3, [pc, #76]	@ (80065fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80065ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065b0:	0e1b      	lsrs	r3, r3, #24
 80065b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065b6:	ee07 3a90 	vmov	s15, r3
 80065ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80065c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80065c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80065ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80065ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80065d2:	ee17 2a90 	vmov	r2, s15
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80065da:	e008      	b.n	80065ee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	609a      	str	r2, [r3, #8]
}
 80065ee:	bf00      	nop
 80065f0:	3724      	adds	r7, #36	@ 0x24
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
 80065fa:	bf00      	nop
 80065fc:	58024400 	.word	0x58024400
 8006600:	03d09000 	.word	0x03d09000
 8006604:	46000000 	.word	0x46000000
 8006608:	4c742400 	.word	0x4c742400
 800660c:	4a742400 	.word	0x4a742400
 8006610:	4bbebc20 	.word	0x4bbebc20

08006614 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006614:	b480      	push	{r7}
 8006616:	b089      	sub	sp, #36	@ 0x24
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800661c:	4ba0      	ldr	r3, [pc, #640]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800661e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006620:	f003 0303 	and.w	r3, r3, #3
 8006624:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006626:	4b9e      	ldr	r3, [pc, #632]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800662a:	091b      	lsrs	r3, r3, #4
 800662c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006630:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006632:	4b9b      	ldr	r3, [pc, #620]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006634:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800663c:	4b98      	ldr	r3, [pc, #608]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800663e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006640:	08db      	lsrs	r3, r3, #3
 8006642:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006646:	693a      	ldr	r2, [r7, #16]
 8006648:	fb02 f303 	mul.w	r3, r2, r3
 800664c:	ee07 3a90 	vmov	s15, r3
 8006650:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006654:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	2b00      	cmp	r3, #0
 800665c:	f000 8111 	beq.w	8006882 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	2b02      	cmp	r3, #2
 8006664:	f000 8083 	beq.w	800676e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	2b02      	cmp	r3, #2
 800666c:	f200 80a1 	bhi.w	80067b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006670:	69bb      	ldr	r3, [r7, #24]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d003      	beq.n	800667e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	2b01      	cmp	r3, #1
 800667a:	d056      	beq.n	800672a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800667c:	e099      	b.n	80067b2 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800667e:	4b88      	ldr	r3, [pc, #544]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 0320 	and.w	r3, r3, #32
 8006686:	2b00      	cmp	r3, #0
 8006688:	d02d      	beq.n	80066e6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800668a:	4b85      	ldr	r3, [pc, #532]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	08db      	lsrs	r3, r3, #3
 8006690:	f003 0303 	and.w	r3, r3, #3
 8006694:	4a83      	ldr	r2, [pc, #524]	@ (80068a4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006696:	fa22 f303 	lsr.w	r3, r2, r3
 800669a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	ee07 3a90 	vmov	s15, r3
 80066a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	ee07 3a90 	vmov	s15, r3
 80066ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066b4:	4b7a      	ldr	r3, [pc, #488]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80066bc:	ee07 3a90 	vmov	s15, r3
 80066c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80066c4:	ed97 6a03 	vldr	s12, [r7, #12]
 80066c8:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80068a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80066cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80066d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80066d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80066d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80066dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80066e0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80066e4:	e087      	b.n	80067f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	ee07 3a90 	vmov	s15, r3
 80066ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80066f0:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80068ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80066f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80066f8:	4b69      	ldr	r3, [pc, #420]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80066fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006700:	ee07 3a90 	vmov	s15, r3
 8006704:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006708:	ed97 6a03 	vldr	s12, [r7, #12]
 800670c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80068a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006710:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006714:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006718:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800671c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006720:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006724:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006728:	e065      	b.n	80067f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	ee07 3a90 	vmov	s15, r3
 8006730:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006734:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80068b0 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006738:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800673c:	4b58      	ldr	r3, [pc, #352]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800673e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006740:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006744:	ee07 3a90 	vmov	s15, r3
 8006748:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800674c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006750:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80068a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006754:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006758:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800675c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006760:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006764:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006768:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800676c:	e043      	b.n	80067f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	ee07 3a90 	vmov	s15, r3
 8006774:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006778:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80068b4 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800677c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006780:	4b47      	ldr	r3, [pc, #284]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006782:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006784:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006788:	ee07 3a90 	vmov	s15, r3
 800678c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006790:	ed97 6a03 	vldr	s12, [r7, #12]
 8006794:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80068a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006798:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800679c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067b0:	e021      	b.n	80067f6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	ee07 3a90 	vmov	s15, r3
 80067b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067bc:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80068ac <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80067c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067c4:	4b36      	ldr	r3, [pc, #216]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80067c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067cc:	ee07 3a90 	vmov	s15, r3
 80067d0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067d4:	ed97 6a03 	vldr	s12, [r7, #12]
 80067d8:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80068a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80067dc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067e0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067e4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067e8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067f0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80067f4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80067f6:	4b2a      	ldr	r3, [pc, #168]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80067f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067fa:	0a5b      	lsrs	r3, r3, #9
 80067fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006800:	ee07 3a90 	vmov	s15, r3
 8006804:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006808:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800680c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006810:	edd7 6a07 	vldr	s13, [r7, #28]
 8006814:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006818:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800681c:	ee17 2a90 	vmov	r2, s15
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006824:	4b1e      	ldr	r3, [pc, #120]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006828:	0c1b      	lsrs	r3, r3, #16
 800682a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800682e:	ee07 3a90 	vmov	s15, r3
 8006832:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006836:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800683a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800683e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006842:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006846:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800684a:	ee17 2a90 	vmov	r2, s15
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006852:	4b13      	ldr	r3, [pc, #76]	@ (80068a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006856:	0e1b      	lsrs	r3, r3, #24
 8006858:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800685c:	ee07 3a90 	vmov	s15, r3
 8006860:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006864:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006868:	ee37 7a87 	vadd.f32	s14, s15, s14
 800686c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006870:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006874:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006878:	ee17 2a90 	vmov	r2, s15
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006880:	e008      	b.n	8006894 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2200      	movs	r2, #0
 800688c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	609a      	str	r2, [r3, #8]
}
 8006894:	bf00      	nop
 8006896:	3724      	adds	r7, #36	@ 0x24
 8006898:	46bd      	mov	sp, r7
 800689a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689e:	4770      	bx	lr
 80068a0:	58024400 	.word	0x58024400
 80068a4:	03d09000 	.word	0x03d09000
 80068a8:	46000000 	.word	0x46000000
 80068ac:	4c742400 	.word	0x4c742400
 80068b0:	4a742400 	.word	0x4a742400
 80068b4:	4bbebc20 	.word	0x4bbebc20

080068b8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068c2:	2300      	movs	r3, #0
 80068c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80068c6:	4b53      	ldr	r3, [pc, #332]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80068c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ca:	f003 0303 	and.w	r3, r3, #3
 80068ce:	2b03      	cmp	r3, #3
 80068d0:	d101      	bne.n	80068d6 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80068d2:	2301      	movs	r3, #1
 80068d4:	e099      	b.n	8006a0a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80068d6:	4b4f      	ldr	r3, [pc, #316]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a4e      	ldr	r2, [pc, #312]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80068dc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80068e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068e2:	f7fa fd61 	bl	80013a8 <HAL_GetTick>
 80068e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80068e8:	e008      	b.n	80068fc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80068ea:	f7fa fd5d 	bl	80013a8 <HAL_GetTick>
 80068ee:	4602      	mov	r2, r0
 80068f0:	68bb      	ldr	r3, [r7, #8]
 80068f2:	1ad3      	subs	r3, r2, r3
 80068f4:	2b02      	cmp	r3, #2
 80068f6:	d901      	bls.n	80068fc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80068f8:	2303      	movs	r3, #3
 80068fa:	e086      	b.n	8006a0a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80068fc:	4b45      	ldr	r3, [pc, #276]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006904:	2b00      	cmp	r3, #0
 8006906:	d1f0      	bne.n	80068ea <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006908:	4b42      	ldr	r3, [pc, #264]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 800690a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800690c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	031b      	lsls	r3, r3, #12
 8006916:	493f      	ldr	r1, [pc, #252]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 8006918:	4313      	orrs	r3, r2
 800691a:	628b      	str	r3, [r1, #40]	@ 0x28
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	3b01      	subs	r3, #1
 8006922:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	3b01      	subs	r3, #1
 800692c:	025b      	lsls	r3, r3, #9
 800692e:	b29b      	uxth	r3, r3
 8006930:	431a      	orrs	r2, r3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	68db      	ldr	r3, [r3, #12]
 8006936:	3b01      	subs	r3, #1
 8006938:	041b      	lsls	r3, r3, #16
 800693a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800693e:	431a      	orrs	r2, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	691b      	ldr	r3, [r3, #16]
 8006944:	3b01      	subs	r3, #1
 8006946:	061b      	lsls	r3, r3, #24
 8006948:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800694c:	4931      	ldr	r1, [pc, #196]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 800694e:	4313      	orrs	r3, r2
 8006950:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006952:	4b30      	ldr	r3, [pc, #192]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 8006954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006956:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	695b      	ldr	r3, [r3, #20]
 800695e:	492d      	ldr	r1, [pc, #180]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 8006960:	4313      	orrs	r3, r2
 8006962:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006964:	4b2b      	ldr	r3, [pc, #172]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 8006966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006968:	f023 0220 	bic.w	r2, r3, #32
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	699b      	ldr	r3, [r3, #24]
 8006970:	4928      	ldr	r1, [pc, #160]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 8006972:	4313      	orrs	r3, r2
 8006974:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006976:	4b27      	ldr	r3, [pc, #156]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 8006978:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800697a:	4a26      	ldr	r2, [pc, #152]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 800697c:	f023 0310 	bic.w	r3, r3, #16
 8006980:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006982:	4b24      	ldr	r3, [pc, #144]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 8006984:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006986:	4b24      	ldr	r3, [pc, #144]	@ (8006a18 <RCCEx_PLL2_Config+0x160>)
 8006988:	4013      	ands	r3, r2
 800698a:	687a      	ldr	r2, [r7, #4]
 800698c:	69d2      	ldr	r2, [r2, #28]
 800698e:	00d2      	lsls	r2, r2, #3
 8006990:	4920      	ldr	r1, [pc, #128]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 8006992:	4313      	orrs	r3, r2
 8006994:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8006996:	4b1f      	ldr	r3, [pc, #124]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 8006998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699a:	4a1e      	ldr	r2, [pc, #120]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 800699c:	f043 0310 	orr.w	r3, r3, #16
 80069a0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d106      	bne.n	80069b6 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80069a8:	4b1a      	ldr	r3, [pc, #104]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80069aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ac:	4a19      	ldr	r2, [pc, #100]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80069ae:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80069b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80069b4:	e00f      	b.n	80069d6 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d106      	bne.n	80069ca <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80069bc:	4b15      	ldr	r3, [pc, #84]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80069be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c0:	4a14      	ldr	r2, [pc, #80]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80069c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80069c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80069c8:	e005      	b.n	80069d6 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80069ca:	4b12      	ldr	r3, [pc, #72]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80069cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ce:	4a11      	ldr	r2, [pc, #68]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80069d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80069d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80069d6:	4b0f      	ldr	r3, [pc, #60]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a0e      	ldr	r2, [pc, #56]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80069dc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80069e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069e2:	f7fa fce1 	bl	80013a8 <HAL_GetTick>
 80069e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80069e8:	e008      	b.n	80069fc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80069ea:	f7fa fcdd 	bl	80013a8 <HAL_GetTick>
 80069ee:	4602      	mov	r2, r0
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	1ad3      	subs	r3, r2, r3
 80069f4:	2b02      	cmp	r3, #2
 80069f6:	d901      	bls.n	80069fc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80069f8:	2303      	movs	r3, #3
 80069fa:	e006      	b.n	8006a0a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80069fc:	4b05      	ldr	r3, [pc, #20]	@ (8006a14 <RCCEx_PLL2_Config+0x15c>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d0f0      	beq.n	80069ea <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3710      	adds	r7, #16
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
 8006a12:	bf00      	nop
 8006a14:	58024400 	.word	0x58024400
 8006a18:	ffff0007 	.word	0xffff0007

08006a1c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006a26:	2300      	movs	r3, #0
 8006a28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006a2a:	4b53      	ldr	r3, [pc, #332]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a2e:	f003 0303 	and.w	r3, r3, #3
 8006a32:	2b03      	cmp	r3, #3
 8006a34:	d101      	bne.n	8006a3a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e099      	b.n	8006b6e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006a3a:	4b4f      	ldr	r3, [pc, #316]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a4e      	ldr	r2, [pc, #312]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006a40:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a46:	f7fa fcaf 	bl	80013a8 <HAL_GetTick>
 8006a4a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006a4c:	e008      	b.n	8006a60 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006a4e:	f7fa fcab 	bl	80013a8 <HAL_GetTick>
 8006a52:	4602      	mov	r2, r0
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	1ad3      	subs	r3, r2, r3
 8006a58:	2b02      	cmp	r3, #2
 8006a5a:	d901      	bls.n	8006a60 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006a5c:	2303      	movs	r3, #3
 8006a5e:	e086      	b.n	8006b6e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006a60:	4b45      	ldr	r3, [pc, #276]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	d1f0      	bne.n	8006a4e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8006a6c:	4b42      	ldr	r3, [pc, #264]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a70:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	051b      	lsls	r3, r3, #20
 8006a7a:	493f      	ldr	r1, [pc, #252]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	3b01      	subs	r3, #1
 8006a86:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	025b      	lsls	r3, r3, #9
 8006a92:	b29b      	uxth	r3, r3
 8006a94:	431a      	orrs	r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	3b01      	subs	r3, #1
 8006a9c:	041b      	lsls	r3, r3, #16
 8006a9e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006aa2:	431a      	orrs	r2, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	3b01      	subs	r3, #1
 8006aaa:	061b      	lsls	r3, r3, #24
 8006aac:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006ab0:	4931      	ldr	r1, [pc, #196]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8006ab6:	4b30      	ldr	r3, [pc, #192]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aba:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	695b      	ldr	r3, [r3, #20]
 8006ac2:	492d      	ldr	r1, [pc, #180]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006ac8:	4b2b      	ldr	r3, [pc, #172]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006acc:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	699b      	ldr	r3, [r3, #24]
 8006ad4:	4928      	ldr	r1, [pc, #160]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006ada:	4b27      	ldr	r3, [pc, #156]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ade:	4a26      	ldr	r2, [pc, #152]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006ae0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006ae4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006ae6:	4b24      	ldr	r3, [pc, #144]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006ae8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006aea:	4b24      	ldr	r3, [pc, #144]	@ (8006b7c <RCCEx_PLL3_Config+0x160>)
 8006aec:	4013      	ands	r3, r2
 8006aee:	687a      	ldr	r2, [r7, #4]
 8006af0:	69d2      	ldr	r2, [r2, #28]
 8006af2:	00d2      	lsls	r2, r2, #3
 8006af4:	4920      	ldr	r1, [pc, #128]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006af6:	4313      	orrs	r3, r2
 8006af8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006afa:	4b1f      	ldr	r3, [pc, #124]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006afe:	4a1e      	ldr	r2, [pc, #120]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006b00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b04:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d106      	bne.n	8006b1a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006b0c:	4b1a      	ldr	r3, [pc, #104]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b10:	4a19      	ldr	r2, [pc, #100]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006b12:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006b16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006b18:	e00f      	b.n	8006b3a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d106      	bne.n	8006b2e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006b20:	4b15      	ldr	r3, [pc, #84]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b24:	4a14      	ldr	r2, [pc, #80]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006b26:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006b2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006b2c:	e005      	b.n	8006b3a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006b2e:	4b12      	ldr	r3, [pc, #72]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b32:	4a11      	ldr	r2, [pc, #68]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006b34:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006b38:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a0e      	ldr	r2, [pc, #56]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006b40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b44:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b46:	f7fa fc2f 	bl	80013a8 <HAL_GetTick>
 8006b4a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006b4c:	e008      	b.n	8006b60 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006b4e:	f7fa fc2b 	bl	80013a8 <HAL_GetTick>
 8006b52:	4602      	mov	r2, r0
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	1ad3      	subs	r3, r2, r3
 8006b58:	2b02      	cmp	r3, #2
 8006b5a:	d901      	bls.n	8006b60 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006b5c:	2303      	movs	r3, #3
 8006b5e:	e006      	b.n	8006b6e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006b60:	4b05      	ldr	r3, [pc, #20]	@ (8006b78 <RCCEx_PLL3_Config+0x15c>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d0f0      	beq.n	8006b4e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8006b6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3710      	adds	r7, #16
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	58024400 	.word	0x58024400
 8006b7c:	ffff0007 	.word	0xffff0007

08006b80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b082      	sub	sp, #8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d101      	bne.n	8006b92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e049      	b.n	8006c26 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d106      	bne.n	8006bac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 f841 	bl	8006c2e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2202      	movs	r2, #2
 8006bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	3304      	adds	r3, #4
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	4610      	mov	r0, r2
 8006bc0:	f000 f9e8 	bl	8006f94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2201      	movs	r2, #1
 8006bc8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2201      	movs	r2, #1
 8006be0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	2201      	movs	r2, #1
 8006be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2201      	movs	r2, #1
 8006c08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2201      	movs	r2, #1
 8006c10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2201      	movs	r2, #1
 8006c18:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3708      	adds	r7, #8
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}

08006c2e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006c2e:	b480      	push	{r7}
 8006c30:	b083      	sub	sp, #12
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006c36:	bf00      	nop
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr
	...

08006c44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c52:	b2db      	uxtb	r3, r3
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	d001      	beq.n	8006c5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	e054      	b.n	8006d06 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2202      	movs	r2, #2
 8006c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68da      	ldr	r2, [r3, #12]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f042 0201 	orr.w	r2, r2, #1
 8006c72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a26      	ldr	r2, [pc, #152]	@ (8006d14 <HAL_TIM_Base_Start_IT+0xd0>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d022      	beq.n	8006cc4 <HAL_TIM_Base_Start_IT+0x80>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c86:	d01d      	beq.n	8006cc4 <HAL_TIM_Base_Start_IT+0x80>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a22      	ldr	r2, [pc, #136]	@ (8006d18 <HAL_TIM_Base_Start_IT+0xd4>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d018      	beq.n	8006cc4 <HAL_TIM_Base_Start_IT+0x80>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a21      	ldr	r2, [pc, #132]	@ (8006d1c <HAL_TIM_Base_Start_IT+0xd8>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d013      	beq.n	8006cc4 <HAL_TIM_Base_Start_IT+0x80>
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a1f      	ldr	r2, [pc, #124]	@ (8006d20 <HAL_TIM_Base_Start_IT+0xdc>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d00e      	beq.n	8006cc4 <HAL_TIM_Base_Start_IT+0x80>
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a1e      	ldr	r2, [pc, #120]	@ (8006d24 <HAL_TIM_Base_Start_IT+0xe0>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d009      	beq.n	8006cc4 <HAL_TIM_Base_Start_IT+0x80>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a1c      	ldr	r2, [pc, #112]	@ (8006d28 <HAL_TIM_Base_Start_IT+0xe4>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d004      	beq.n	8006cc4 <HAL_TIM_Base_Start_IT+0x80>
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	4a1b      	ldr	r2, [pc, #108]	@ (8006d2c <HAL_TIM_Base_Start_IT+0xe8>)
 8006cc0:	4293      	cmp	r3, r2
 8006cc2:	d115      	bne.n	8006cf0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	689a      	ldr	r2, [r3, #8]
 8006cca:	4b19      	ldr	r3, [pc, #100]	@ (8006d30 <HAL_TIM_Base_Start_IT+0xec>)
 8006ccc:	4013      	ands	r3, r2
 8006cce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2b06      	cmp	r3, #6
 8006cd4:	d015      	beq.n	8006d02 <HAL_TIM_Base_Start_IT+0xbe>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cdc:	d011      	beq.n	8006d02 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f042 0201 	orr.w	r2, r2, #1
 8006cec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006cee:	e008      	b.n	8006d02 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f042 0201 	orr.w	r2, r2, #1
 8006cfe:	601a      	str	r2, [r3, #0]
 8006d00:	e000      	b.n	8006d04 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d02:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d04:	2300      	movs	r3, #0
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3714      	adds	r7, #20
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr
 8006d12:	bf00      	nop
 8006d14:	40010000 	.word	0x40010000
 8006d18:	40000400 	.word	0x40000400
 8006d1c:	40000800 	.word	0x40000800
 8006d20:	40000c00 	.word	0x40000c00
 8006d24:	40010400 	.word	0x40010400
 8006d28:	40001800 	.word	0x40001800
 8006d2c:	40014000 	.word	0x40014000
 8006d30:	00010007 	.word	0x00010007

08006d34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	68db      	ldr	r3, [r3, #12]
 8006d42:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	691b      	ldr	r3, [r3, #16]
 8006d4a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	f003 0302 	and.w	r3, r3, #2
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d020      	beq.n	8006d98 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	f003 0302 	and.w	r3, r3, #2
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d01b      	beq.n	8006d98 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f06f 0202 	mvn.w	r2, #2
 8006d68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	f003 0303 	and.w	r3, r3, #3
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d003      	beq.n	8006d86 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f000 f8e9 	bl	8006f56 <HAL_TIM_IC_CaptureCallback>
 8006d84:	e005      	b.n	8006d92 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 f8db 	bl	8006f42 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f000 f8ec 	bl	8006f6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	f003 0304 	and.w	r3, r3, #4
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d020      	beq.n	8006de4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	f003 0304 	and.w	r3, r3, #4
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d01b      	beq.n	8006de4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f06f 0204 	mvn.w	r2, #4
 8006db4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2202      	movs	r2, #2
 8006dba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d003      	beq.n	8006dd2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f000 f8c3 	bl	8006f56 <HAL_TIM_IC_CaptureCallback>
 8006dd0:	e005      	b.n	8006dde <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 f8b5 	bl	8006f42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f000 f8c6 	bl	8006f6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2200      	movs	r2, #0
 8006de2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	f003 0308 	and.w	r3, r3, #8
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d020      	beq.n	8006e30 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f003 0308 	and.w	r3, r3, #8
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d01b      	beq.n	8006e30 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f06f 0208 	mvn.w	r2, #8
 8006e00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	2204      	movs	r2, #4
 8006e06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	69db      	ldr	r3, [r3, #28]
 8006e0e:	f003 0303 	and.w	r3, r3, #3
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d003      	beq.n	8006e1e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e16:	6878      	ldr	r0, [r7, #4]
 8006e18:	f000 f89d 	bl	8006f56 <HAL_TIM_IC_CaptureCallback>
 8006e1c:	e005      	b.n	8006e2a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 f88f 	bl	8006f42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f000 f8a0 	bl	8006f6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	f003 0310 	and.w	r3, r3, #16
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d020      	beq.n	8006e7c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	f003 0310 	and.w	r3, r3, #16
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d01b      	beq.n	8006e7c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f06f 0210 	mvn.w	r2, #16
 8006e4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2208      	movs	r2, #8
 8006e52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d003      	beq.n	8006e6a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f000 f877 	bl	8006f56 <HAL_TIM_IC_CaptureCallback>
 8006e68:	e005      	b.n	8006e76 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 f869 	bl	8006f42 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 f87a 	bl	8006f6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	f003 0301 	and.w	r3, r3, #1
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d00c      	beq.n	8006ea0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	f003 0301 	and.w	r3, r3, #1
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d007      	beq.n	8006ea0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	f06f 0201 	mvn.w	r2, #1
 8006e98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f7f9 ffee 	bl	8000e7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d104      	bne.n	8006eb4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d00c      	beq.n	8006ece <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d007      	beq.n	8006ece <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006ec6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ec8:	6878      	ldr	r0, [r7, #4]
 8006eca:	f000 f90d 	bl	80070e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d00c      	beq.n	8006ef2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d007      	beq.n	8006ef2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006eea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 f905 	bl	80070fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00c      	beq.n	8006f16 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d007      	beq.n	8006f16 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006f0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 f834 	bl	8006f7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	f003 0320 	and.w	r3, r3, #32
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00c      	beq.n	8006f3a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	f003 0320 	and.w	r3, r3, #32
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d007      	beq.n	8006f3a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f06f 0220 	mvn.w	r2, #32
 8006f32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f34:	6878      	ldr	r0, [r7, #4]
 8006f36:	f000 f8cd 	bl	80070d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f3a:	bf00      	nop
 8006f3c:	3710      	adds	r7, #16
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}

08006f42 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f42:	b480      	push	{r7}
 8006f44:	b083      	sub	sp, #12
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f4a:	bf00      	nop
 8006f4c:	370c      	adds	r7, #12
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr

08006f56 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f56:	b480      	push	{r7}
 8006f58:	b083      	sub	sp, #12
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f5e:	bf00      	nop
 8006f60:	370c      	adds	r7, #12
 8006f62:	46bd      	mov	sp, r7
 8006f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f68:	4770      	bx	lr

08006f6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f6a:	b480      	push	{r7}
 8006f6c:	b083      	sub	sp, #12
 8006f6e:	af00      	add	r7, sp, #0
 8006f70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f72:	bf00      	nop
 8006f74:	370c      	adds	r7, #12
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr

08006f7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f7e:	b480      	push	{r7}
 8006f80:	b083      	sub	sp, #12
 8006f82:	af00      	add	r7, sp, #0
 8006f84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f86:	bf00      	nop
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
	...

08006f94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a43      	ldr	r2, [pc, #268]	@ (80070b4 <TIM_Base_SetConfig+0x120>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d013      	beq.n	8006fd4 <TIM_Base_SetConfig+0x40>
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fb2:	d00f      	beq.n	8006fd4 <TIM_Base_SetConfig+0x40>
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	4a40      	ldr	r2, [pc, #256]	@ (80070b8 <TIM_Base_SetConfig+0x124>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d00b      	beq.n	8006fd4 <TIM_Base_SetConfig+0x40>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	4a3f      	ldr	r2, [pc, #252]	@ (80070bc <TIM_Base_SetConfig+0x128>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d007      	beq.n	8006fd4 <TIM_Base_SetConfig+0x40>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	4a3e      	ldr	r2, [pc, #248]	@ (80070c0 <TIM_Base_SetConfig+0x12c>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d003      	beq.n	8006fd4 <TIM_Base_SetConfig+0x40>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	4a3d      	ldr	r2, [pc, #244]	@ (80070c4 <TIM_Base_SetConfig+0x130>)
 8006fd0:	4293      	cmp	r3, r2
 8006fd2:	d108      	bne.n	8006fe6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	4a32      	ldr	r2, [pc, #200]	@ (80070b4 <TIM_Base_SetConfig+0x120>)
 8006fea:	4293      	cmp	r3, r2
 8006fec:	d01f      	beq.n	800702e <TIM_Base_SetConfig+0x9a>
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ff4:	d01b      	beq.n	800702e <TIM_Base_SetConfig+0x9a>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	4a2f      	ldr	r2, [pc, #188]	@ (80070b8 <TIM_Base_SetConfig+0x124>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d017      	beq.n	800702e <TIM_Base_SetConfig+0x9a>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	4a2e      	ldr	r2, [pc, #184]	@ (80070bc <TIM_Base_SetConfig+0x128>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d013      	beq.n	800702e <TIM_Base_SetConfig+0x9a>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	4a2d      	ldr	r2, [pc, #180]	@ (80070c0 <TIM_Base_SetConfig+0x12c>)
 800700a:	4293      	cmp	r3, r2
 800700c:	d00f      	beq.n	800702e <TIM_Base_SetConfig+0x9a>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	4a2c      	ldr	r2, [pc, #176]	@ (80070c4 <TIM_Base_SetConfig+0x130>)
 8007012:	4293      	cmp	r3, r2
 8007014:	d00b      	beq.n	800702e <TIM_Base_SetConfig+0x9a>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4a2b      	ldr	r2, [pc, #172]	@ (80070c8 <TIM_Base_SetConfig+0x134>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d007      	beq.n	800702e <TIM_Base_SetConfig+0x9a>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a2a      	ldr	r2, [pc, #168]	@ (80070cc <TIM_Base_SetConfig+0x138>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d003      	beq.n	800702e <TIM_Base_SetConfig+0x9a>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	4a29      	ldr	r2, [pc, #164]	@ (80070d0 <TIM_Base_SetConfig+0x13c>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d108      	bne.n	8007040 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007034:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007036:	683b      	ldr	r3, [r7, #0]
 8007038:	68db      	ldr	r3, [r3, #12]
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	4313      	orrs	r3, r2
 800703e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	695b      	ldr	r3, [r3, #20]
 800704a:	4313      	orrs	r3, r2
 800704c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800704e:	683b      	ldr	r3, [r7, #0]
 8007050:	689a      	ldr	r2, [r3, #8]
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a14      	ldr	r2, [pc, #80]	@ (80070b4 <TIM_Base_SetConfig+0x120>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d00f      	beq.n	8007086 <TIM_Base_SetConfig+0xf2>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a16      	ldr	r2, [pc, #88]	@ (80070c4 <TIM_Base_SetConfig+0x130>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d00b      	beq.n	8007086 <TIM_Base_SetConfig+0xf2>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a15      	ldr	r2, [pc, #84]	@ (80070c8 <TIM_Base_SetConfig+0x134>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d007      	beq.n	8007086 <TIM_Base_SetConfig+0xf2>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a14      	ldr	r2, [pc, #80]	@ (80070cc <TIM_Base_SetConfig+0x138>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d003      	beq.n	8007086 <TIM_Base_SetConfig+0xf2>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a13      	ldr	r2, [pc, #76]	@ (80070d0 <TIM_Base_SetConfig+0x13c>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d103      	bne.n	800708e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	691a      	ldr	r2, [r3, #16]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f043 0204 	orr.w	r2, r3, #4
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2201      	movs	r2, #1
 800709e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	68fa      	ldr	r2, [r7, #12]
 80070a4:	601a      	str	r2, [r3, #0]
}
 80070a6:	bf00      	nop
 80070a8:	3714      	adds	r7, #20
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	40010000 	.word	0x40010000
 80070b8:	40000400 	.word	0x40000400
 80070bc:	40000800 	.word	0x40000800
 80070c0:	40000c00 	.word	0x40000c00
 80070c4:	40010400 	.word	0x40010400
 80070c8:	40014000 	.word	0x40014000
 80070cc:	40014400 	.word	0x40014400
 80070d0:	40014800 	.word	0x40014800

080070d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b083      	sub	sp, #12
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070dc:	bf00      	nop
 80070de:	370c      	adds	r7, #12
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b083      	sub	sp, #12
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070f0:	bf00      	nop
 80070f2:	370c      	adds	r7, #12
 80070f4:	46bd      	mov	sp, r7
 80070f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fa:	4770      	bx	lr

080070fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80070fc:	b480      	push	{r7}
 80070fe:	b083      	sub	sp, #12
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007104:	bf00      	nop
 8007106:	370c      	adds	r7, #12
 8007108:	46bd      	mov	sp, r7
 800710a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710e:	4770      	bx	lr

08007110 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b082      	sub	sp, #8
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d101      	bne.n	8007122 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800711e:	2301      	movs	r3, #1
 8007120:	e042      	b.n	80071a8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007128:	2b00      	cmp	r3, #0
 800712a:	d106      	bne.n	800713a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	f7fa f801 	bl	800113c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2224      	movs	r2, #36	@ 0x24
 800713e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f022 0201 	bic.w	r2, r2, #1
 8007150:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007156:	2b00      	cmp	r3, #0
 8007158:	d002      	beq.n	8007160 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 fd90 	bl	8007c80 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007160:	6878      	ldr	r0, [r7, #4]
 8007162:	f000 f825 	bl	80071b0 <UART_SetConfig>
 8007166:	4603      	mov	r3, r0
 8007168:	2b01      	cmp	r3, #1
 800716a:	d101      	bne.n	8007170 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800716c:	2301      	movs	r3, #1
 800716e:	e01b      	b.n	80071a8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	685a      	ldr	r2, [r3, #4]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800717e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	689a      	ldr	r2, [r3, #8]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800718e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	681a      	ldr	r2, [r3, #0]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f042 0201 	orr.w	r2, r2, #1
 800719e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f000 fe0f 	bl	8007dc4 <UART_CheckIdleState>
 80071a6:	4603      	mov	r3, r0
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3708      	adds	r7, #8
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}

080071b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071b4:	b092      	sub	sp, #72	@ 0x48
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80071ba:	2300      	movs	r3, #0
 80071bc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	689a      	ldr	r2, [r3, #8]
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	431a      	orrs	r2, r3
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	431a      	orrs	r2, r3
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	69db      	ldr	r3, [r3, #28]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	681a      	ldr	r2, [r3, #0]
 80071de:	4bbe      	ldr	r3, [pc, #760]	@ (80074d8 <UART_SetConfig+0x328>)
 80071e0:	4013      	ands	r3, r2
 80071e2:	697a      	ldr	r2, [r7, #20]
 80071e4:	6812      	ldr	r2, [r2, #0]
 80071e6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80071e8:	430b      	orrs	r3, r1
 80071ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	68da      	ldr	r2, [r3, #12]
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	430a      	orrs	r2, r1
 8007200:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007202:	697b      	ldr	r3, [r7, #20]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4ab3      	ldr	r2, [pc, #716]	@ (80074dc <UART_SetConfig+0x32c>)
 800720e:	4293      	cmp	r3, r2
 8007210:	d004      	beq.n	800721c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	6a1b      	ldr	r3, [r3, #32]
 8007216:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007218:	4313      	orrs	r3, r2
 800721a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	689a      	ldr	r2, [r3, #8]
 8007222:	4baf      	ldr	r3, [pc, #700]	@ (80074e0 <UART_SetConfig+0x330>)
 8007224:	4013      	ands	r3, r2
 8007226:	697a      	ldr	r2, [r7, #20]
 8007228:	6812      	ldr	r2, [r2, #0]
 800722a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800722c:	430b      	orrs	r3, r1
 800722e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007236:	f023 010f 	bic.w	r1, r3, #15
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4aa6      	ldr	r2, [pc, #664]	@ (80074e4 <UART_SetConfig+0x334>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d177      	bne.n	8007340 <UART_SetConfig+0x190>
 8007250:	4ba5      	ldr	r3, [pc, #660]	@ (80074e8 <UART_SetConfig+0x338>)
 8007252:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007254:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007258:	2b28      	cmp	r3, #40	@ 0x28
 800725a:	d86d      	bhi.n	8007338 <UART_SetConfig+0x188>
 800725c:	a201      	add	r2, pc, #4	@ (adr r2, 8007264 <UART_SetConfig+0xb4>)
 800725e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007262:	bf00      	nop
 8007264:	08007309 	.word	0x08007309
 8007268:	08007339 	.word	0x08007339
 800726c:	08007339 	.word	0x08007339
 8007270:	08007339 	.word	0x08007339
 8007274:	08007339 	.word	0x08007339
 8007278:	08007339 	.word	0x08007339
 800727c:	08007339 	.word	0x08007339
 8007280:	08007339 	.word	0x08007339
 8007284:	08007311 	.word	0x08007311
 8007288:	08007339 	.word	0x08007339
 800728c:	08007339 	.word	0x08007339
 8007290:	08007339 	.word	0x08007339
 8007294:	08007339 	.word	0x08007339
 8007298:	08007339 	.word	0x08007339
 800729c:	08007339 	.word	0x08007339
 80072a0:	08007339 	.word	0x08007339
 80072a4:	08007319 	.word	0x08007319
 80072a8:	08007339 	.word	0x08007339
 80072ac:	08007339 	.word	0x08007339
 80072b0:	08007339 	.word	0x08007339
 80072b4:	08007339 	.word	0x08007339
 80072b8:	08007339 	.word	0x08007339
 80072bc:	08007339 	.word	0x08007339
 80072c0:	08007339 	.word	0x08007339
 80072c4:	08007321 	.word	0x08007321
 80072c8:	08007339 	.word	0x08007339
 80072cc:	08007339 	.word	0x08007339
 80072d0:	08007339 	.word	0x08007339
 80072d4:	08007339 	.word	0x08007339
 80072d8:	08007339 	.word	0x08007339
 80072dc:	08007339 	.word	0x08007339
 80072e0:	08007339 	.word	0x08007339
 80072e4:	08007329 	.word	0x08007329
 80072e8:	08007339 	.word	0x08007339
 80072ec:	08007339 	.word	0x08007339
 80072f0:	08007339 	.word	0x08007339
 80072f4:	08007339 	.word	0x08007339
 80072f8:	08007339 	.word	0x08007339
 80072fc:	08007339 	.word	0x08007339
 8007300:	08007339 	.word	0x08007339
 8007304:	08007331 	.word	0x08007331
 8007308:	2301      	movs	r3, #1
 800730a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800730e:	e222      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007310:	2304      	movs	r3, #4
 8007312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007316:	e21e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007318:	2308      	movs	r3, #8
 800731a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800731e:	e21a      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007320:	2310      	movs	r3, #16
 8007322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007326:	e216      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007328:	2320      	movs	r3, #32
 800732a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800732e:	e212      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007330:	2340      	movs	r3, #64	@ 0x40
 8007332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007336:	e20e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007338:	2380      	movs	r3, #128	@ 0x80
 800733a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800733e:	e20a      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a69      	ldr	r2, [pc, #420]	@ (80074ec <UART_SetConfig+0x33c>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d130      	bne.n	80073ac <UART_SetConfig+0x1fc>
 800734a:	4b67      	ldr	r3, [pc, #412]	@ (80074e8 <UART_SetConfig+0x338>)
 800734c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800734e:	f003 0307 	and.w	r3, r3, #7
 8007352:	2b05      	cmp	r3, #5
 8007354:	d826      	bhi.n	80073a4 <UART_SetConfig+0x1f4>
 8007356:	a201      	add	r2, pc, #4	@ (adr r2, 800735c <UART_SetConfig+0x1ac>)
 8007358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800735c:	08007375 	.word	0x08007375
 8007360:	0800737d 	.word	0x0800737d
 8007364:	08007385 	.word	0x08007385
 8007368:	0800738d 	.word	0x0800738d
 800736c:	08007395 	.word	0x08007395
 8007370:	0800739d 	.word	0x0800739d
 8007374:	2300      	movs	r3, #0
 8007376:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800737a:	e1ec      	b.n	8007756 <UART_SetConfig+0x5a6>
 800737c:	2304      	movs	r3, #4
 800737e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007382:	e1e8      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007384:	2308      	movs	r3, #8
 8007386:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800738a:	e1e4      	b.n	8007756 <UART_SetConfig+0x5a6>
 800738c:	2310      	movs	r3, #16
 800738e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007392:	e1e0      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007394:	2320      	movs	r3, #32
 8007396:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800739a:	e1dc      	b.n	8007756 <UART_SetConfig+0x5a6>
 800739c:	2340      	movs	r3, #64	@ 0x40
 800739e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073a2:	e1d8      	b.n	8007756 <UART_SetConfig+0x5a6>
 80073a4:	2380      	movs	r3, #128	@ 0x80
 80073a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073aa:	e1d4      	b.n	8007756 <UART_SetConfig+0x5a6>
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a4f      	ldr	r2, [pc, #316]	@ (80074f0 <UART_SetConfig+0x340>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d130      	bne.n	8007418 <UART_SetConfig+0x268>
 80073b6:	4b4c      	ldr	r3, [pc, #304]	@ (80074e8 <UART_SetConfig+0x338>)
 80073b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073ba:	f003 0307 	and.w	r3, r3, #7
 80073be:	2b05      	cmp	r3, #5
 80073c0:	d826      	bhi.n	8007410 <UART_SetConfig+0x260>
 80073c2:	a201      	add	r2, pc, #4	@ (adr r2, 80073c8 <UART_SetConfig+0x218>)
 80073c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c8:	080073e1 	.word	0x080073e1
 80073cc:	080073e9 	.word	0x080073e9
 80073d0:	080073f1 	.word	0x080073f1
 80073d4:	080073f9 	.word	0x080073f9
 80073d8:	08007401 	.word	0x08007401
 80073dc:	08007409 	.word	0x08007409
 80073e0:	2300      	movs	r3, #0
 80073e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073e6:	e1b6      	b.n	8007756 <UART_SetConfig+0x5a6>
 80073e8:	2304      	movs	r3, #4
 80073ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073ee:	e1b2      	b.n	8007756 <UART_SetConfig+0x5a6>
 80073f0:	2308      	movs	r3, #8
 80073f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073f6:	e1ae      	b.n	8007756 <UART_SetConfig+0x5a6>
 80073f8:	2310      	movs	r3, #16
 80073fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80073fe:	e1aa      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007400:	2320      	movs	r3, #32
 8007402:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007406:	e1a6      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007408:	2340      	movs	r3, #64	@ 0x40
 800740a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800740e:	e1a2      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007410:	2380      	movs	r3, #128	@ 0x80
 8007412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007416:	e19e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	4a35      	ldr	r2, [pc, #212]	@ (80074f4 <UART_SetConfig+0x344>)
 800741e:	4293      	cmp	r3, r2
 8007420:	d130      	bne.n	8007484 <UART_SetConfig+0x2d4>
 8007422:	4b31      	ldr	r3, [pc, #196]	@ (80074e8 <UART_SetConfig+0x338>)
 8007424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007426:	f003 0307 	and.w	r3, r3, #7
 800742a:	2b05      	cmp	r3, #5
 800742c:	d826      	bhi.n	800747c <UART_SetConfig+0x2cc>
 800742e:	a201      	add	r2, pc, #4	@ (adr r2, 8007434 <UART_SetConfig+0x284>)
 8007430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007434:	0800744d 	.word	0x0800744d
 8007438:	08007455 	.word	0x08007455
 800743c:	0800745d 	.word	0x0800745d
 8007440:	08007465 	.word	0x08007465
 8007444:	0800746d 	.word	0x0800746d
 8007448:	08007475 	.word	0x08007475
 800744c:	2300      	movs	r3, #0
 800744e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007452:	e180      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007454:	2304      	movs	r3, #4
 8007456:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800745a:	e17c      	b.n	8007756 <UART_SetConfig+0x5a6>
 800745c:	2308      	movs	r3, #8
 800745e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007462:	e178      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007464:	2310      	movs	r3, #16
 8007466:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800746a:	e174      	b.n	8007756 <UART_SetConfig+0x5a6>
 800746c:	2320      	movs	r3, #32
 800746e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007472:	e170      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007474:	2340      	movs	r3, #64	@ 0x40
 8007476:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800747a:	e16c      	b.n	8007756 <UART_SetConfig+0x5a6>
 800747c:	2380      	movs	r3, #128	@ 0x80
 800747e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007482:	e168      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007484:	697b      	ldr	r3, [r7, #20]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a1b      	ldr	r2, [pc, #108]	@ (80074f8 <UART_SetConfig+0x348>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d142      	bne.n	8007514 <UART_SetConfig+0x364>
 800748e:	4b16      	ldr	r3, [pc, #88]	@ (80074e8 <UART_SetConfig+0x338>)
 8007490:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007492:	f003 0307 	and.w	r3, r3, #7
 8007496:	2b05      	cmp	r3, #5
 8007498:	d838      	bhi.n	800750c <UART_SetConfig+0x35c>
 800749a:	a201      	add	r2, pc, #4	@ (adr r2, 80074a0 <UART_SetConfig+0x2f0>)
 800749c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074a0:	080074b9 	.word	0x080074b9
 80074a4:	080074c1 	.word	0x080074c1
 80074a8:	080074c9 	.word	0x080074c9
 80074ac:	080074d1 	.word	0x080074d1
 80074b0:	080074fd 	.word	0x080074fd
 80074b4:	08007505 	.word	0x08007505
 80074b8:	2300      	movs	r3, #0
 80074ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074be:	e14a      	b.n	8007756 <UART_SetConfig+0x5a6>
 80074c0:	2304      	movs	r3, #4
 80074c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074c6:	e146      	b.n	8007756 <UART_SetConfig+0x5a6>
 80074c8:	2308      	movs	r3, #8
 80074ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074ce:	e142      	b.n	8007756 <UART_SetConfig+0x5a6>
 80074d0:	2310      	movs	r3, #16
 80074d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80074d6:	e13e      	b.n	8007756 <UART_SetConfig+0x5a6>
 80074d8:	cfff69f3 	.word	0xcfff69f3
 80074dc:	58000c00 	.word	0x58000c00
 80074e0:	11fff4ff 	.word	0x11fff4ff
 80074e4:	40011000 	.word	0x40011000
 80074e8:	58024400 	.word	0x58024400
 80074ec:	40004400 	.word	0x40004400
 80074f0:	40004800 	.word	0x40004800
 80074f4:	40004c00 	.word	0x40004c00
 80074f8:	40005000 	.word	0x40005000
 80074fc:	2320      	movs	r3, #32
 80074fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007502:	e128      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007504:	2340      	movs	r3, #64	@ 0x40
 8007506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800750a:	e124      	b.n	8007756 <UART_SetConfig+0x5a6>
 800750c:	2380      	movs	r3, #128	@ 0x80
 800750e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007512:	e120      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007514:	697b      	ldr	r3, [r7, #20]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4acb      	ldr	r2, [pc, #812]	@ (8007848 <UART_SetConfig+0x698>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d176      	bne.n	800760c <UART_SetConfig+0x45c>
 800751e:	4bcb      	ldr	r3, [pc, #812]	@ (800784c <UART_SetConfig+0x69c>)
 8007520:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007522:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007526:	2b28      	cmp	r3, #40	@ 0x28
 8007528:	d86c      	bhi.n	8007604 <UART_SetConfig+0x454>
 800752a:	a201      	add	r2, pc, #4	@ (adr r2, 8007530 <UART_SetConfig+0x380>)
 800752c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007530:	080075d5 	.word	0x080075d5
 8007534:	08007605 	.word	0x08007605
 8007538:	08007605 	.word	0x08007605
 800753c:	08007605 	.word	0x08007605
 8007540:	08007605 	.word	0x08007605
 8007544:	08007605 	.word	0x08007605
 8007548:	08007605 	.word	0x08007605
 800754c:	08007605 	.word	0x08007605
 8007550:	080075dd 	.word	0x080075dd
 8007554:	08007605 	.word	0x08007605
 8007558:	08007605 	.word	0x08007605
 800755c:	08007605 	.word	0x08007605
 8007560:	08007605 	.word	0x08007605
 8007564:	08007605 	.word	0x08007605
 8007568:	08007605 	.word	0x08007605
 800756c:	08007605 	.word	0x08007605
 8007570:	080075e5 	.word	0x080075e5
 8007574:	08007605 	.word	0x08007605
 8007578:	08007605 	.word	0x08007605
 800757c:	08007605 	.word	0x08007605
 8007580:	08007605 	.word	0x08007605
 8007584:	08007605 	.word	0x08007605
 8007588:	08007605 	.word	0x08007605
 800758c:	08007605 	.word	0x08007605
 8007590:	080075ed 	.word	0x080075ed
 8007594:	08007605 	.word	0x08007605
 8007598:	08007605 	.word	0x08007605
 800759c:	08007605 	.word	0x08007605
 80075a0:	08007605 	.word	0x08007605
 80075a4:	08007605 	.word	0x08007605
 80075a8:	08007605 	.word	0x08007605
 80075ac:	08007605 	.word	0x08007605
 80075b0:	080075f5 	.word	0x080075f5
 80075b4:	08007605 	.word	0x08007605
 80075b8:	08007605 	.word	0x08007605
 80075bc:	08007605 	.word	0x08007605
 80075c0:	08007605 	.word	0x08007605
 80075c4:	08007605 	.word	0x08007605
 80075c8:	08007605 	.word	0x08007605
 80075cc:	08007605 	.word	0x08007605
 80075d0:	080075fd 	.word	0x080075fd
 80075d4:	2301      	movs	r3, #1
 80075d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075da:	e0bc      	b.n	8007756 <UART_SetConfig+0x5a6>
 80075dc:	2304      	movs	r3, #4
 80075de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075e2:	e0b8      	b.n	8007756 <UART_SetConfig+0x5a6>
 80075e4:	2308      	movs	r3, #8
 80075e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ea:	e0b4      	b.n	8007756 <UART_SetConfig+0x5a6>
 80075ec:	2310      	movs	r3, #16
 80075ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075f2:	e0b0      	b.n	8007756 <UART_SetConfig+0x5a6>
 80075f4:	2320      	movs	r3, #32
 80075f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075fa:	e0ac      	b.n	8007756 <UART_SetConfig+0x5a6>
 80075fc:	2340      	movs	r3, #64	@ 0x40
 80075fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007602:	e0a8      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007604:	2380      	movs	r3, #128	@ 0x80
 8007606:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800760a:	e0a4      	b.n	8007756 <UART_SetConfig+0x5a6>
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a8f      	ldr	r2, [pc, #572]	@ (8007850 <UART_SetConfig+0x6a0>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d130      	bne.n	8007678 <UART_SetConfig+0x4c8>
 8007616:	4b8d      	ldr	r3, [pc, #564]	@ (800784c <UART_SetConfig+0x69c>)
 8007618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800761a:	f003 0307 	and.w	r3, r3, #7
 800761e:	2b05      	cmp	r3, #5
 8007620:	d826      	bhi.n	8007670 <UART_SetConfig+0x4c0>
 8007622:	a201      	add	r2, pc, #4	@ (adr r2, 8007628 <UART_SetConfig+0x478>)
 8007624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007628:	08007641 	.word	0x08007641
 800762c:	08007649 	.word	0x08007649
 8007630:	08007651 	.word	0x08007651
 8007634:	08007659 	.word	0x08007659
 8007638:	08007661 	.word	0x08007661
 800763c:	08007669 	.word	0x08007669
 8007640:	2300      	movs	r3, #0
 8007642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007646:	e086      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007648:	2304      	movs	r3, #4
 800764a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800764e:	e082      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007650:	2308      	movs	r3, #8
 8007652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007656:	e07e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007658:	2310      	movs	r3, #16
 800765a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800765e:	e07a      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007660:	2320      	movs	r3, #32
 8007662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007666:	e076      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007668:	2340      	movs	r3, #64	@ 0x40
 800766a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800766e:	e072      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007670:	2380      	movs	r3, #128	@ 0x80
 8007672:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007676:	e06e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	4a75      	ldr	r2, [pc, #468]	@ (8007854 <UART_SetConfig+0x6a4>)
 800767e:	4293      	cmp	r3, r2
 8007680:	d130      	bne.n	80076e4 <UART_SetConfig+0x534>
 8007682:	4b72      	ldr	r3, [pc, #456]	@ (800784c <UART_SetConfig+0x69c>)
 8007684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007686:	f003 0307 	and.w	r3, r3, #7
 800768a:	2b05      	cmp	r3, #5
 800768c:	d826      	bhi.n	80076dc <UART_SetConfig+0x52c>
 800768e:	a201      	add	r2, pc, #4	@ (adr r2, 8007694 <UART_SetConfig+0x4e4>)
 8007690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007694:	080076ad 	.word	0x080076ad
 8007698:	080076b5 	.word	0x080076b5
 800769c:	080076bd 	.word	0x080076bd
 80076a0:	080076c5 	.word	0x080076c5
 80076a4:	080076cd 	.word	0x080076cd
 80076a8:	080076d5 	.word	0x080076d5
 80076ac:	2300      	movs	r3, #0
 80076ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076b2:	e050      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076b4:	2304      	movs	r3, #4
 80076b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ba:	e04c      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076bc:	2308      	movs	r3, #8
 80076be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076c2:	e048      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076c4:	2310      	movs	r3, #16
 80076c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ca:	e044      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076cc:	2320      	movs	r3, #32
 80076ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076d2:	e040      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076d4:	2340      	movs	r3, #64	@ 0x40
 80076d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076da:	e03c      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076dc:	2380      	movs	r3, #128	@ 0x80
 80076de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076e2:	e038      	b.n	8007756 <UART_SetConfig+0x5a6>
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	4a5b      	ldr	r2, [pc, #364]	@ (8007858 <UART_SetConfig+0x6a8>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d130      	bne.n	8007750 <UART_SetConfig+0x5a0>
 80076ee:	4b57      	ldr	r3, [pc, #348]	@ (800784c <UART_SetConfig+0x69c>)
 80076f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80076f2:	f003 0307 	and.w	r3, r3, #7
 80076f6:	2b05      	cmp	r3, #5
 80076f8:	d826      	bhi.n	8007748 <UART_SetConfig+0x598>
 80076fa:	a201      	add	r2, pc, #4	@ (adr r2, 8007700 <UART_SetConfig+0x550>)
 80076fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007700:	08007719 	.word	0x08007719
 8007704:	08007721 	.word	0x08007721
 8007708:	08007729 	.word	0x08007729
 800770c:	08007731 	.word	0x08007731
 8007710:	08007739 	.word	0x08007739
 8007714:	08007741 	.word	0x08007741
 8007718:	2302      	movs	r3, #2
 800771a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800771e:	e01a      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007720:	2304      	movs	r3, #4
 8007722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007726:	e016      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007728:	2308      	movs	r3, #8
 800772a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800772e:	e012      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007730:	2310      	movs	r3, #16
 8007732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007736:	e00e      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007738:	2320      	movs	r3, #32
 800773a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800773e:	e00a      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007740:	2340      	movs	r3, #64	@ 0x40
 8007742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007746:	e006      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007748:	2380      	movs	r3, #128	@ 0x80
 800774a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800774e:	e002      	b.n	8007756 <UART_SetConfig+0x5a6>
 8007750:	2380      	movs	r3, #128	@ 0x80
 8007752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4a3f      	ldr	r2, [pc, #252]	@ (8007858 <UART_SetConfig+0x6a8>)
 800775c:	4293      	cmp	r3, r2
 800775e:	f040 80f8 	bne.w	8007952 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007762:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007766:	2b20      	cmp	r3, #32
 8007768:	dc46      	bgt.n	80077f8 <UART_SetConfig+0x648>
 800776a:	2b02      	cmp	r3, #2
 800776c:	f2c0 8082 	blt.w	8007874 <UART_SetConfig+0x6c4>
 8007770:	3b02      	subs	r3, #2
 8007772:	2b1e      	cmp	r3, #30
 8007774:	d87e      	bhi.n	8007874 <UART_SetConfig+0x6c4>
 8007776:	a201      	add	r2, pc, #4	@ (adr r2, 800777c <UART_SetConfig+0x5cc>)
 8007778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800777c:	080077ff 	.word	0x080077ff
 8007780:	08007875 	.word	0x08007875
 8007784:	08007807 	.word	0x08007807
 8007788:	08007875 	.word	0x08007875
 800778c:	08007875 	.word	0x08007875
 8007790:	08007875 	.word	0x08007875
 8007794:	08007817 	.word	0x08007817
 8007798:	08007875 	.word	0x08007875
 800779c:	08007875 	.word	0x08007875
 80077a0:	08007875 	.word	0x08007875
 80077a4:	08007875 	.word	0x08007875
 80077a8:	08007875 	.word	0x08007875
 80077ac:	08007875 	.word	0x08007875
 80077b0:	08007875 	.word	0x08007875
 80077b4:	08007827 	.word	0x08007827
 80077b8:	08007875 	.word	0x08007875
 80077bc:	08007875 	.word	0x08007875
 80077c0:	08007875 	.word	0x08007875
 80077c4:	08007875 	.word	0x08007875
 80077c8:	08007875 	.word	0x08007875
 80077cc:	08007875 	.word	0x08007875
 80077d0:	08007875 	.word	0x08007875
 80077d4:	08007875 	.word	0x08007875
 80077d8:	08007875 	.word	0x08007875
 80077dc:	08007875 	.word	0x08007875
 80077e0:	08007875 	.word	0x08007875
 80077e4:	08007875 	.word	0x08007875
 80077e8:	08007875 	.word	0x08007875
 80077ec:	08007875 	.word	0x08007875
 80077f0:	08007875 	.word	0x08007875
 80077f4:	08007867 	.word	0x08007867
 80077f8:	2b40      	cmp	r3, #64	@ 0x40
 80077fa:	d037      	beq.n	800786c <UART_SetConfig+0x6bc>
 80077fc:	e03a      	b.n	8007874 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80077fe:	f7fe fc4b 	bl	8006098 <HAL_RCCEx_GetD3PCLK1Freq>
 8007802:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007804:	e03c      	b.n	8007880 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007806:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800780a:	4618      	mov	r0, r3
 800780c:	f7fe fc5a 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007812:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007814:	e034      	b.n	8007880 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007816:	f107 0318 	add.w	r3, r7, #24
 800781a:	4618      	mov	r0, r3
 800781c:	f7fe fda6 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007824:	e02c      	b.n	8007880 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007826:	4b09      	ldr	r3, [pc, #36]	@ (800784c <UART_SetConfig+0x69c>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f003 0320 	and.w	r3, r3, #32
 800782e:	2b00      	cmp	r3, #0
 8007830:	d016      	beq.n	8007860 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007832:	4b06      	ldr	r3, [pc, #24]	@ (800784c <UART_SetConfig+0x69c>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	08db      	lsrs	r3, r3, #3
 8007838:	f003 0303 	and.w	r3, r3, #3
 800783c:	4a07      	ldr	r2, [pc, #28]	@ (800785c <UART_SetConfig+0x6ac>)
 800783e:	fa22 f303 	lsr.w	r3, r2, r3
 8007842:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007844:	e01c      	b.n	8007880 <UART_SetConfig+0x6d0>
 8007846:	bf00      	nop
 8007848:	40011400 	.word	0x40011400
 800784c:	58024400 	.word	0x58024400
 8007850:	40007800 	.word	0x40007800
 8007854:	40007c00 	.word	0x40007c00
 8007858:	58000c00 	.word	0x58000c00
 800785c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8007860:	4b9d      	ldr	r3, [pc, #628]	@ (8007ad8 <UART_SetConfig+0x928>)
 8007862:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007864:	e00c      	b.n	8007880 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007866:	4b9d      	ldr	r3, [pc, #628]	@ (8007adc <UART_SetConfig+0x92c>)
 8007868:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800786a:	e009      	b.n	8007880 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800786c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007870:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007872:	e005      	b.n	8007880 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8007874:	2300      	movs	r3, #0
 8007876:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007878:	2301      	movs	r3, #1
 800787a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800787e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007880:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007882:	2b00      	cmp	r3, #0
 8007884:	f000 81de 	beq.w	8007c44 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800788c:	4a94      	ldr	r2, [pc, #592]	@ (8007ae0 <UART_SetConfig+0x930>)
 800788e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007892:	461a      	mov	r2, r3
 8007894:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007896:	fbb3 f3f2 	udiv	r3, r3, r2
 800789a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	685a      	ldr	r2, [r3, #4]
 80078a0:	4613      	mov	r3, r2
 80078a2:	005b      	lsls	r3, r3, #1
 80078a4:	4413      	add	r3, r2
 80078a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d305      	bcc.n	80078b8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80078ac:	697b      	ldr	r3, [r7, #20]
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80078b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078b4:	429a      	cmp	r2, r3
 80078b6:	d903      	bls.n	80078c0 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80078be:	e1c1      	b.n	8007c44 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078c2:	2200      	movs	r2, #0
 80078c4:	60bb      	str	r3, [r7, #8]
 80078c6:	60fa      	str	r2, [r7, #12]
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078cc:	4a84      	ldr	r2, [pc, #528]	@ (8007ae0 <UART_SetConfig+0x930>)
 80078ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	2200      	movs	r2, #0
 80078d6:	603b      	str	r3, [r7, #0]
 80078d8:	607a      	str	r2, [r7, #4]
 80078da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80078de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80078e2:	f7f8 fcfd 	bl	80002e0 <__aeabi_uldivmod>
 80078e6:	4602      	mov	r2, r0
 80078e8:	460b      	mov	r3, r1
 80078ea:	4610      	mov	r0, r2
 80078ec:	4619      	mov	r1, r3
 80078ee:	f04f 0200 	mov.w	r2, #0
 80078f2:	f04f 0300 	mov.w	r3, #0
 80078f6:	020b      	lsls	r3, r1, #8
 80078f8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80078fc:	0202      	lsls	r2, r0, #8
 80078fe:	6979      	ldr	r1, [r7, #20]
 8007900:	6849      	ldr	r1, [r1, #4]
 8007902:	0849      	lsrs	r1, r1, #1
 8007904:	2000      	movs	r0, #0
 8007906:	460c      	mov	r4, r1
 8007908:	4605      	mov	r5, r0
 800790a:	eb12 0804 	adds.w	r8, r2, r4
 800790e:	eb43 0905 	adc.w	r9, r3, r5
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	2200      	movs	r2, #0
 8007918:	469a      	mov	sl, r3
 800791a:	4693      	mov	fp, r2
 800791c:	4652      	mov	r2, sl
 800791e:	465b      	mov	r3, fp
 8007920:	4640      	mov	r0, r8
 8007922:	4649      	mov	r1, r9
 8007924:	f7f8 fcdc 	bl	80002e0 <__aeabi_uldivmod>
 8007928:	4602      	mov	r2, r0
 800792a:	460b      	mov	r3, r1
 800792c:	4613      	mov	r3, r2
 800792e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007932:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007936:	d308      	bcc.n	800794a <UART_SetConfig+0x79a>
 8007938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800793a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800793e:	d204      	bcs.n	800794a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8007940:	697b      	ldr	r3, [r7, #20]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007946:	60da      	str	r2, [r3, #12]
 8007948:	e17c      	b.n	8007c44 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007950:	e178      	b.n	8007c44 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	69db      	ldr	r3, [r3, #28]
 8007956:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800795a:	f040 80c5 	bne.w	8007ae8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800795e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007962:	2b20      	cmp	r3, #32
 8007964:	dc48      	bgt.n	80079f8 <UART_SetConfig+0x848>
 8007966:	2b00      	cmp	r3, #0
 8007968:	db7b      	blt.n	8007a62 <UART_SetConfig+0x8b2>
 800796a:	2b20      	cmp	r3, #32
 800796c:	d879      	bhi.n	8007a62 <UART_SetConfig+0x8b2>
 800796e:	a201      	add	r2, pc, #4	@ (adr r2, 8007974 <UART_SetConfig+0x7c4>)
 8007970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007974:	080079ff 	.word	0x080079ff
 8007978:	08007a07 	.word	0x08007a07
 800797c:	08007a63 	.word	0x08007a63
 8007980:	08007a63 	.word	0x08007a63
 8007984:	08007a0f 	.word	0x08007a0f
 8007988:	08007a63 	.word	0x08007a63
 800798c:	08007a63 	.word	0x08007a63
 8007990:	08007a63 	.word	0x08007a63
 8007994:	08007a1f 	.word	0x08007a1f
 8007998:	08007a63 	.word	0x08007a63
 800799c:	08007a63 	.word	0x08007a63
 80079a0:	08007a63 	.word	0x08007a63
 80079a4:	08007a63 	.word	0x08007a63
 80079a8:	08007a63 	.word	0x08007a63
 80079ac:	08007a63 	.word	0x08007a63
 80079b0:	08007a63 	.word	0x08007a63
 80079b4:	08007a2f 	.word	0x08007a2f
 80079b8:	08007a63 	.word	0x08007a63
 80079bc:	08007a63 	.word	0x08007a63
 80079c0:	08007a63 	.word	0x08007a63
 80079c4:	08007a63 	.word	0x08007a63
 80079c8:	08007a63 	.word	0x08007a63
 80079cc:	08007a63 	.word	0x08007a63
 80079d0:	08007a63 	.word	0x08007a63
 80079d4:	08007a63 	.word	0x08007a63
 80079d8:	08007a63 	.word	0x08007a63
 80079dc:	08007a63 	.word	0x08007a63
 80079e0:	08007a63 	.word	0x08007a63
 80079e4:	08007a63 	.word	0x08007a63
 80079e8:	08007a63 	.word	0x08007a63
 80079ec:	08007a63 	.word	0x08007a63
 80079f0:	08007a63 	.word	0x08007a63
 80079f4:	08007a55 	.word	0x08007a55
 80079f8:	2b40      	cmp	r3, #64	@ 0x40
 80079fa:	d02e      	beq.n	8007a5a <UART_SetConfig+0x8aa>
 80079fc:	e031      	b.n	8007a62 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079fe:	f7fc fb53 	bl	80040a8 <HAL_RCC_GetPCLK1Freq>
 8007a02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007a04:	e033      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007a06:	f7fc fb65 	bl	80040d4 <HAL_RCC_GetPCLK2Freq>
 8007a0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007a0c:	e02f      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007a0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a12:	4618      	mov	r0, r3
 8007a14:	f7fe fb56 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a1c:	e027      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007a1e:	f107 0318 	add.w	r3, r7, #24
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7fe fca2 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007a28:	69fb      	ldr	r3, [r7, #28]
 8007a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a2c:	e01f      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a2e:	4b2d      	ldr	r3, [pc, #180]	@ (8007ae4 <UART_SetConfig+0x934>)
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f003 0320 	and.w	r3, r3, #32
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d009      	beq.n	8007a4e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007a3a:	4b2a      	ldr	r3, [pc, #168]	@ (8007ae4 <UART_SetConfig+0x934>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	08db      	lsrs	r3, r3, #3
 8007a40:	f003 0303 	and.w	r3, r3, #3
 8007a44:	4a24      	ldr	r2, [pc, #144]	@ (8007ad8 <UART_SetConfig+0x928>)
 8007a46:	fa22 f303 	lsr.w	r3, r2, r3
 8007a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007a4c:	e00f      	b.n	8007a6e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007a4e:	4b22      	ldr	r3, [pc, #136]	@ (8007ad8 <UART_SetConfig+0x928>)
 8007a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a52:	e00c      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007a54:	4b21      	ldr	r3, [pc, #132]	@ (8007adc <UART_SetConfig+0x92c>)
 8007a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a58:	e009      	b.n	8007a6e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007a60:	e005      	b.n	8007a6e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007a62:	2300      	movs	r3, #0
 8007a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007a66:	2301      	movs	r3, #1
 8007a68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007a6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007a6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	f000 80e7 	beq.w	8007c44 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a76:	697b      	ldr	r3, [r7, #20]
 8007a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a7a:	4a19      	ldr	r2, [pc, #100]	@ (8007ae0 <UART_SetConfig+0x930>)
 8007a7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a80:	461a      	mov	r2, r3
 8007a82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a84:	fbb3 f3f2 	udiv	r3, r3, r2
 8007a88:	005a      	lsls	r2, r3, #1
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	685b      	ldr	r3, [r3, #4]
 8007a8e:	085b      	lsrs	r3, r3, #1
 8007a90:	441a      	add	r2, r3
 8007a92:	697b      	ldr	r3, [r7, #20]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a9e:	2b0f      	cmp	r3, #15
 8007aa0:	d916      	bls.n	8007ad0 <UART_SetConfig+0x920>
 8007aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aa4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007aa8:	d212      	bcs.n	8007ad0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007aaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007aac:	b29b      	uxth	r3, r3
 8007aae:	f023 030f 	bic.w	r3, r3, #15
 8007ab2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ab6:	085b      	lsrs	r3, r3, #1
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	f003 0307 	and.w	r3, r3, #7
 8007abe:	b29a      	uxth	r2, r3
 8007ac0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007acc:	60da      	str	r2, [r3, #12]
 8007ace:	e0b9      	b.n	8007c44 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007ad6:	e0b5      	b.n	8007c44 <UART_SetConfig+0xa94>
 8007ad8:	03d09000 	.word	0x03d09000
 8007adc:	003d0900 	.word	0x003d0900
 8007ae0:	0800b174 	.word	0x0800b174
 8007ae4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ae8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007aec:	2b20      	cmp	r3, #32
 8007aee:	dc49      	bgt.n	8007b84 <UART_SetConfig+0x9d4>
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	db7c      	blt.n	8007bee <UART_SetConfig+0xa3e>
 8007af4:	2b20      	cmp	r3, #32
 8007af6:	d87a      	bhi.n	8007bee <UART_SetConfig+0xa3e>
 8007af8:	a201      	add	r2, pc, #4	@ (adr r2, 8007b00 <UART_SetConfig+0x950>)
 8007afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007afe:	bf00      	nop
 8007b00:	08007b8b 	.word	0x08007b8b
 8007b04:	08007b93 	.word	0x08007b93
 8007b08:	08007bef 	.word	0x08007bef
 8007b0c:	08007bef 	.word	0x08007bef
 8007b10:	08007b9b 	.word	0x08007b9b
 8007b14:	08007bef 	.word	0x08007bef
 8007b18:	08007bef 	.word	0x08007bef
 8007b1c:	08007bef 	.word	0x08007bef
 8007b20:	08007bab 	.word	0x08007bab
 8007b24:	08007bef 	.word	0x08007bef
 8007b28:	08007bef 	.word	0x08007bef
 8007b2c:	08007bef 	.word	0x08007bef
 8007b30:	08007bef 	.word	0x08007bef
 8007b34:	08007bef 	.word	0x08007bef
 8007b38:	08007bef 	.word	0x08007bef
 8007b3c:	08007bef 	.word	0x08007bef
 8007b40:	08007bbb 	.word	0x08007bbb
 8007b44:	08007bef 	.word	0x08007bef
 8007b48:	08007bef 	.word	0x08007bef
 8007b4c:	08007bef 	.word	0x08007bef
 8007b50:	08007bef 	.word	0x08007bef
 8007b54:	08007bef 	.word	0x08007bef
 8007b58:	08007bef 	.word	0x08007bef
 8007b5c:	08007bef 	.word	0x08007bef
 8007b60:	08007bef 	.word	0x08007bef
 8007b64:	08007bef 	.word	0x08007bef
 8007b68:	08007bef 	.word	0x08007bef
 8007b6c:	08007bef 	.word	0x08007bef
 8007b70:	08007bef 	.word	0x08007bef
 8007b74:	08007bef 	.word	0x08007bef
 8007b78:	08007bef 	.word	0x08007bef
 8007b7c:	08007bef 	.word	0x08007bef
 8007b80:	08007be1 	.word	0x08007be1
 8007b84:	2b40      	cmp	r3, #64	@ 0x40
 8007b86:	d02e      	beq.n	8007be6 <UART_SetConfig+0xa36>
 8007b88:	e031      	b.n	8007bee <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007b8a:	f7fc fa8d 	bl	80040a8 <HAL_RCC_GetPCLK1Freq>
 8007b8e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b90:	e033      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007b92:	f7fc fa9f 	bl	80040d4 <HAL_RCC_GetPCLK2Freq>
 8007b96:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007b98:	e02f      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	f7fe fa90 	bl	80060c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ba8:	e027      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007baa:	f107 0318 	add.w	r3, r7, #24
 8007bae:	4618      	mov	r0, r3
 8007bb0:	f7fe fbdc 	bl	800636c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007bb4:	69fb      	ldr	r3, [r7, #28]
 8007bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bb8:	e01f      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007bba:	4b2d      	ldr	r3, [pc, #180]	@ (8007c70 <UART_SetConfig+0xac0>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f003 0320 	and.w	r3, r3, #32
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d009      	beq.n	8007bda <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007bc6:	4b2a      	ldr	r3, [pc, #168]	@ (8007c70 <UART_SetConfig+0xac0>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	08db      	lsrs	r3, r3, #3
 8007bcc:	f003 0303 	and.w	r3, r3, #3
 8007bd0:	4a28      	ldr	r2, [pc, #160]	@ (8007c74 <UART_SetConfig+0xac4>)
 8007bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8007bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007bd8:	e00f      	b.n	8007bfa <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8007bda:	4b26      	ldr	r3, [pc, #152]	@ (8007c74 <UART_SetConfig+0xac4>)
 8007bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bde:	e00c      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007be0:	4b25      	ldr	r3, [pc, #148]	@ (8007c78 <UART_SetConfig+0xac8>)
 8007be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007be4:	e009      	b.n	8007bfa <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007be6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007bec:	e005      	b.n	8007bfa <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007bf8:	bf00      	nop
    }

    if (pclk != 0U)
 8007bfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d021      	beq.n	8007c44 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c04:	4a1d      	ldr	r2, [pc, #116]	@ (8007c7c <UART_SetConfig+0xacc>)
 8007c06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c0e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	685b      	ldr	r3, [r3, #4]
 8007c16:	085b      	lsrs	r3, r3, #1
 8007c18:	441a      	add	r2, r3
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c22:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007c24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c26:	2b0f      	cmp	r3, #15
 8007c28:	d909      	bls.n	8007c3e <UART_SetConfig+0xa8e>
 8007c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007c30:	d205      	bcs.n	8007c3e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c34:	b29a      	uxth	r2, r3
 8007c36:	697b      	ldr	r3, [r7, #20]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	60da      	str	r2, [r3, #12]
 8007c3c:	e002      	b.n	8007c44 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8007c3e:	2301      	movs	r3, #1
 8007c40:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	2201      	movs	r2, #1
 8007c48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	2201      	movs	r2, #1
 8007c50:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	2200      	movs	r2, #0
 8007c58:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007c60:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007c64:	4618      	mov	r0, r3
 8007c66:	3748      	adds	r7, #72	@ 0x48
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c6e:	bf00      	nop
 8007c70:	58024400 	.word	0x58024400
 8007c74:	03d09000 	.word	0x03d09000
 8007c78:	003d0900 	.word	0x003d0900
 8007c7c:	0800b174 	.word	0x0800b174

08007c80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b083      	sub	sp, #12
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8c:	f003 0308 	and.w	r3, r3, #8
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d00a      	beq.n	8007caa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	430a      	orrs	r2, r1
 8007ca8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cae:	f003 0301 	and.w	r3, r3, #1
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d00a      	beq.n	8007ccc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	430a      	orrs	r2, r1
 8007cca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cd0:	f003 0302 	and.w	r3, r3, #2
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d00a      	beq.n	8007cee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	430a      	orrs	r2, r1
 8007cec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf2:	f003 0304 	and.w	r3, r3, #4
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d00a      	beq.n	8007d10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	430a      	orrs	r2, r1
 8007d0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d14:	f003 0310 	and.w	r3, r3, #16
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d00a      	beq.n	8007d32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689b      	ldr	r3, [r3, #8]
 8007d22:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	430a      	orrs	r2, r1
 8007d30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d36:	f003 0320 	and.w	r3, r3, #32
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d00a      	beq.n	8007d54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	689b      	ldr	r3, [r3, #8]
 8007d44:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	430a      	orrs	r2, r1
 8007d52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d01a      	beq.n	8007d96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	430a      	orrs	r2, r1
 8007d74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007d7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d7e:	d10a      	bne.n	8007d96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	430a      	orrs	r2, r1
 8007d94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d00a      	beq.n	8007db8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	430a      	orrs	r2, r1
 8007db6:	605a      	str	r2, [r3, #4]
  }
}
 8007db8:	bf00      	nop
 8007dba:	370c      	adds	r7, #12
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc2:	4770      	bx	lr

08007dc4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b098      	sub	sp, #96	@ 0x60
 8007dc8:	af02      	add	r7, sp, #8
 8007dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007dd4:	f7f9 fae8 	bl	80013a8 <HAL_GetTick>
 8007dd8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	f003 0308 	and.w	r3, r3, #8
 8007de4:	2b08      	cmp	r3, #8
 8007de6:	d12f      	bne.n	8007e48 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007de8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007df0:	2200      	movs	r2, #0
 8007df2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f000 f88e 	bl	8007f18 <UART_WaitOnFlagUntilTimeout>
 8007dfc:	4603      	mov	r3, r0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d022      	beq.n	8007e48 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e0a:	e853 3f00 	ldrex	r3, [r3]
 8007e0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e12:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e16:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	461a      	mov	r2, r3
 8007e1e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e20:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e22:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e24:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007e26:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007e28:	e841 2300 	strex	r3, r2, [r1]
 8007e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007e2e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d1e6      	bne.n	8007e02 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2220      	movs	r2, #32
 8007e38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2200      	movs	r2, #0
 8007e40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007e44:	2303      	movs	r3, #3
 8007e46:	e063      	b.n	8007f10 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 0304 	and.w	r3, r3, #4
 8007e52:	2b04      	cmp	r3, #4
 8007e54:	d149      	bne.n	8007eea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007e56:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007e5a:	9300      	str	r3, [sp, #0]
 8007e5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e5e:	2200      	movs	r2, #0
 8007e60:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 f857 	bl	8007f18 <UART_WaitOnFlagUntilTimeout>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d03c      	beq.n	8007eea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e78:	e853 3f00 	ldrex	r3, [r3]
 8007e7c:	623b      	str	r3, [r7, #32]
   return(result);
 8007e7e:	6a3b      	ldr	r3, [r7, #32]
 8007e80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007e84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e90:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007e94:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e96:	e841 2300 	strex	r3, r2, [r1]
 8007e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d1e6      	bne.n	8007e70 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	3308      	adds	r3, #8
 8007ea8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007eaa:	693b      	ldr	r3, [r7, #16]
 8007eac:	e853 3f00 	ldrex	r3, [r3]
 8007eb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	f023 0301 	bic.w	r3, r3, #1
 8007eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	3308      	adds	r3, #8
 8007ec0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ec2:	61fa      	str	r2, [r7, #28]
 8007ec4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec6:	69b9      	ldr	r1, [r7, #24]
 8007ec8:	69fa      	ldr	r2, [r7, #28]
 8007eca:	e841 2300 	strex	r3, r2, [r1]
 8007ece:	617b      	str	r3, [r7, #20]
   return(result);
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d1e5      	bne.n	8007ea2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2220      	movs	r2, #32
 8007eda:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007ee6:	2303      	movs	r3, #3
 8007ee8:	e012      	b.n	8007f10 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2220      	movs	r2, #32
 8007eee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2220      	movs	r2, #32
 8007ef6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2200      	movs	r2, #0
 8007efe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2200      	movs	r2, #0
 8007f04:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007f0e:	2300      	movs	r3, #0
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	3758      	adds	r7, #88	@ 0x58
 8007f14:	46bd      	mov	sp, r7
 8007f16:	bd80      	pop	{r7, pc}

08007f18 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	60f8      	str	r0, [r7, #12]
 8007f20:	60b9      	str	r1, [r7, #8]
 8007f22:	603b      	str	r3, [r7, #0]
 8007f24:	4613      	mov	r3, r2
 8007f26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007f28:	e04f      	b.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f30:	d04b      	beq.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f32:	f7f9 fa39 	bl	80013a8 <HAL_GetTick>
 8007f36:	4602      	mov	r2, r0
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	1ad3      	subs	r3, r2, r3
 8007f3c:	69ba      	ldr	r2, [r7, #24]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d302      	bcc.n	8007f48 <UART_WaitOnFlagUntilTimeout+0x30>
 8007f42:	69bb      	ldr	r3, [r7, #24]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d101      	bne.n	8007f4c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007f48:	2303      	movs	r3, #3
 8007f4a:	e04e      	b.n	8007fea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	f003 0304 	and.w	r3, r3, #4
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d037      	beq.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f5a:	68bb      	ldr	r3, [r7, #8]
 8007f5c:	2b80      	cmp	r3, #128	@ 0x80
 8007f5e:	d034      	beq.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
 8007f60:	68bb      	ldr	r3, [r7, #8]
 8007f62:	2b40      	cmp	r3, #64	@ 0x40
 8007f64:	d031      	beq.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	69db      	ldr	r3, [r3, #28]
 8007f6c:	f003 0308 	and.w	r3, r3, #8
 8007f70:	2b08      	cmp	r3, #8
 8007f72:	d110      	bne.n	8007f96 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	2208      	movs	r2, #8
 8007f7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007f7c:	68f8      	ldr	r0, [r7, #12]
 8007f7e:	f000 f839 	bl	8007ff4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2208      	movs	r2, #8
 8007f86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e029      	b.n	8007fea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	69db      	ldr	r3, [r3, #28]
 8007f9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007fa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007fa4:	d111      	bne.n	8007fca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007fae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007fb0:	68f8      	ldr	r0, [r7, #12]
 8007fb2:	f000 f81f 	bl	8007ff4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2220      	movs	r2, #32
 8007fba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007fc6:	2303      	movs	r3, #3
 8007fc8:	e00f      	b.n	8007fea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	69da      	ldr	r2, [r3, #28]
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	4013      	ands	r3, r2
 8007fd4:	68ba      	ldr	r2, [r7, #8]
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	bf0c      	ite	eq
 8007fda:	2301      	moveq	r3, #1
 8007fdc:	2300      	movne	r3, #0
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	79fb      	ldrb	r3, [r7, #7]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	d0a0      	beq.n	8007f2a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007fe8:	2300      	movs	r3, #0
}
 8007fea:	4618      	mov	r0, r3
 8007fec:	3710      	adds	r7, #16
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	bd80      	pop	{r7, pc}
	...

08007ff4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b095      	sub	sp, #84	@ 0x54
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008004:	e853 3f00 	ldrex	r3, [r3]
 8008008:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800800a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800800c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008010:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	461a      	mov	r2, r3
 8008018:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800801a:	643b      	str	r3, [r7, #64]	@ 0x40
 800801c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800801e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008020:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008022:	e841 2300 	strex	r3, r2, [r1]
 8008026:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802a:	2b00      	cmp	r3, #0
 800802c:	d1e6      	bne.n	8007ffc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	3308      	adds	r3, #8
 8008034:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008036:	6a3b      	ldr	r3, [r7, #32]
 8008038:	e853 3f00 	ldrex	r3, [r3]
 800803c:	61fb      	str	r3, [r7, #28]
   return(result);
 800803e:	69fa      	ldr	r2, [r7, #28]
 8008040:	4b1e      	ldr	r3, [pc, #120]	@ (80080bc <UART_EndRxTransfer+0xc8>)
 8008042:	4013      	ands	r3, r2
 8008044:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	3308      	adds	r3, #8
 800804c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800804e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008050:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008052:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008054:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008056:	e841 2300 	strex	r3, r2, [r1]
 800805a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800805c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800805e:	2b00      	cmp	r3, #0
 8008060:	d1e5      	bne.n	800802e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008066:	2b01      	cmp	r3, #1
 8008068:	d118      	bne.n	800809c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	e853 3f00 	ldrex	r3, [r3]
 8008076:	60bb      	str	r3, [r7, #8]
   return(result);
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	f023 0310 	bic.w	r3, r3, #16
 800807e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	461a      	mov	r2, r3
 8008086:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008088:	61bb      	str	r3, [r7, #24]
 800808a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800808c:	6979      	ldr	r1, [r7, #20]
 800808e:	69ba      	ldr	r2, [r7, #24]
 8008090:	e841 2300 	strex	r3, r2, [r1]
 8008094:	613b      	str	r3, [r7, #16]
   return(result);
 8008096:	693b      	ldr	r3, [r7, #16]
 8008098:	2b00      	cmp	r3, #0
 800809a:	d1e6      	bne.n	800806a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2220      	movs	r2, #32
 80080a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80080b0:	bf00      	nop
 80080b2:	3754      	adds	r7, #84	@ 0x54
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr
 80080bc:	effffffe 	.word	0xeffffffe

080080c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b085      	sub	sp, #20
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d101      	bne.n	80080d6 <HAL_UARTEx_DisableFifoMode+0x16>
 80080d2:	2302      	movs	r3, #2
 80080d4:	e027      	b.n	8008126 <HAL_UARTEx_DisableFifoMode+0x66>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2201      	movs	r2, #1
 80080da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2224      	movs	r2, #36	@ 0x24
 80080e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681a      	ldr	r2, [r3, #0]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f022 0201 	bic.w	r2, r2, #1
 80080fc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008104:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	68fa      	ldr	r2, [r7, #12]
 8008112:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2220      	movs	r2, #32
 8008118:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	2200      	movs	r2, #0
 8008120:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008124:	2300      	movs	r3, #0
}
 8008126:	4618      	mov	r0, r3
 8008128:	3714      	adds	r7, #20
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr

08008132 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008132:	b580      	push	{r7, lr}
 8008134:	b084      	sub	sp, #16
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
 800813a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008142:	2b01      	cmp	r3, #1
 8008144:	d101      	bne.n	800814a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008146:	2302      	movs	r3, #2
 8008148:	e02d      	b.n	80081a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	2201      	movs	r2, #1
 800814e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2224      	movs	r2, #36	@ 0x24
 8008156:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f022 0201 	bic.w	r2, r2, #1
 8008170:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	689b      	ldr	r3, [r3, #8]
 8008178:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	683a      	ldr	r2, [r7, #0]
 8008182:	430a      	orrs	r2, r1
 8008184:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008186:	6878      	ldr	r0, [r7, #4]
 8008188:	f000 f850 	bl	800822c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	68fa      	ldr	r2, [r7, #12]
 8008192:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2220      	movs	r2, #32
 8008198:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80081a4:	2300      	movs	r3, #0
}
 80081a6:	4618      	mov	r0, r3
 80081a8:	3710      	adds	r7, #16
 80081aa:	46bd      	mov	sp, r7
 80081ac:	bd80      	pop	{r7, pc}

080081ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b084      	sub	sp, #16
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
 80081b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80081be:	2b01      	cmp	r3, #1
 80081c0:	d101      	bne.n	80081c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80081c2:	2302      	movs	r3, #2
 80081c4:	e02d      	b.n	8008222 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2224      	movs	r2, #36	@ 0x24
 80081d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	681a      	ldr	r2, [r3, #0]
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f022 0201 	bic.w	r2, r2, #1
 80081ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	683a      	ldr	r2, [r7, #0]
 80081fe:	430a      	orrs	r2, r1
 8008200:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 f812 	bl	800822c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	68fa      	ldr	r2, [r7, #12]
 800820e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2220      	movs	r2, #32
 8008214:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008220:	2300      	movs	r3, #0
}
 8008222:	4618      	mov	r0, r3
 8008224:	3710      	adds	r7, #16
 8008226:	46bd      	mov	sp, r7
 8008228:	bd80      	pop	{r7, pc}
	...

0800822c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800822c:	b480      	push	{r7}
 800822e:	b085      	sub	sp, #20
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008238:	2b00      	cmp	r3, #0
 800823a:	d108      	bne.n	800824e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2201      	movs	r2, #1
 8008240:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2201      	movs	r2, #1
 8008248:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800824c:	e031      	b.n	80082b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800824e:	2310      	movs	r3, #16
 8008250:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008252:	2310      	movs	r3, #16
 8008254:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	689b      	ldr	r3, [r3, #8]
 800825c:	0e5b      	lsrs	r3, r3, #25
 800825e:	b2db      	uxtb	r3, r3
 8008260:	f003 0307 	and.w	r3, r3, #7
 8008264:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	689b      	ldr	r3, [r3, #8]
 800826c:	0f5b      	lsrs	r3, r3, #29
 800826e:	b2db      	uxtb	r3, r3
 8008270:	f003 0307 	and.w	r3, r3, #7
 8008274:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008276:	7bbb      	ldrb	r3, [r7, #14]
 8008278:	7b3a      	ldrb	r2, [r7, #12]
 800827a:	4911      	ldr	r1, [pc, #68]	@ (80082c0 <UARTEx_SetNbDataToProcess+0x94>)
 800827c:	5c8a      	ldrb	r2, [r1, r2]
 800827e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008282:	7b3a      	ldrb	r2, [r7, #12]
 8008284:	490f      	ldr	r1, [pc, #60]	@ (80082c4 <UARTEx_SetNbDataToProcess+0x98>)
 8008286:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008288:	fb93 f3f2 	sdiv	r3, r3, r2
 800828c:	b29a      	uxth	r2, r3
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008294:	7bfb      	ldrb	r3, [r7, #15]
 8008296:	7b7a      	ldrb	r2, [r7, #13]
 8008298:	4909      	ldr	r1, [pc, #36]	@ (80082c0 <UARTEx_SetNbDataToProcess+0x94>)
 800829a:	5c8a      	ldrb	r2, [r1, r2]
 800829c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80082a0:	7b7a      	ldrb	r2, [r7, #13]
 80082a2:	4908      	ldr	r1, [pc, #32]	@ (80082c4 <UARTEx_SetNbDataToProcess+0x98>)
 80082a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80082a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80082aa:	b29a      	uxth	r2, r3
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80082b2:	bf00      	nop
 80082b4:	3714      	adds	r7, #20
 80082b6:	46bd      	mov	sp, r7
 80082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082bc:	4770      	bx	lr
 80082be:	bf00      	nop
 80082c0:	0800b18c 	.word	0x0800b18c
 80082c4:	0800b194 	.word	0x0800b194

080082c8 <__NVIC_SetPriority>:
{
 80082c8:	b480      	push	{r7}
 80082ca:	b083      	sub	sp, #12
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	4603      	mov	r3, r0
 80082d0:	6039      	str	r1, [r7, #0]
 80082d2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80082d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	db0a      	blt.n	80082f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	b2da      	uxtb	r2, r3
 80082e0:	490c      	ldr	r1, [pc, #48]	@ (8008314 <__NVIC_SetPriority+0x4c>)
 80082e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80082e6:	0112      	lsls	r2, r2, #4
 80082e8:	b2d2      	uxtb	r2, r2
 80082ea:	440b      	add	r3, r1
 80082ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80082f0:	e00a      	b.n	8008308 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	b2da      	uxtb	r2, r3
 80082f6:	4908      	ldr	r1, [pc, #32]	@ (8008318 <__NVIC_SetPriority+0x50>)
 80082f8:	88fb      	ldrh	r3, [r7, #6]
 80082fa:	f003 030f 	and.w	r3, r3, #15
 80082fe:	3b04      	subs	r3, #4
 8008300:	0112      	lsls	r2, r2, #4
 8008302:	b2d2      	uxtb	r2, r2
 8008304:	440b      	add	r3, r1
 8008306:	761a      	strb	r2, [r3, #24]
}
 8008308:	bf00      	nop
 800830a:	370c      	adds	r7, #12
 800830c:	46bd      	mov	sp, r7
 800830e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008312:	4770      	bx	lr
 8008314:	e000e100 	.word	0xe000e100
 8008318:	e000ed00 	.word	0xe000ed00

0800831c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800831c:	b580      	push	{r7, lr}
 800831e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008320:	4b05      	ldr	r3, [pc, #20]	@ (8008338 <SysTick_Handler+0x1c>)
 8008322:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008324:	f002 f984 	bl	800a630 <xTaskGetSchedulerState>
 8008328:	4603      	mov	r3, r0
 800832a:	2b01      	cmp	r3, #1
 800832c:	d001      	beq.n	8008332 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800832e:	f000 fd9b 	bl	8008e68 <xPortSysTickHandler>
  }
}
 8008332:	bf00      	nop
 8008334:	bd80      	pop	{r7, pc}
 8008336:	bf00      	nop
 8008338:	e000e010 	.word	0xe000e010

0800833c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800833c:	b580      	push	{r7, lr}
 800833e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008340:	2100      	movs	r1, #0
 8008342:	f06f 0004 	mvn.w	r0, #4
 8008346:	f7ff ffbf 	bl	80082c8 <__NVIC_SetPriority>
#endif
}
 800834a:	bf00      	nop
 800834c:	bd80      	pop	{r7, pc}
	...

08008350 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008356:	f3ef 8305 	mrs	r3, IPSR
 800835a:	603b      	str	r3, [r7, #0]
  return(result);
 800835c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800835e:	2b00      	cmp	r3, #0
 8008360:	d003      	beq.n	800836a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008362:	f06f 0305 	mvn.w	r3, #5
 8008366:	607b      	str	r3, [r7, #4]
 8008368:	e00c      	b.n	8008384 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800836a:	4b0a      	ldr	r3, [pc, #40]	@ (8008394 <osKernelInitialize+0x44>)
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d105      	bne.n	800837e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008372:	4b08      	ldr	r3, [pc, #32]	@ (8008394 <osKernelInitialize+0x44>)
 8008374:	2201      	movs	r2, #1
 8008376:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008378:	2300      	movs	r3, #0
 800837a:	607b      	str	r3, [r7, #4]
 800837c:	e002      	b.n	8008384 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800837e:	f04f 33ff 	mov.w	r3, #4294967295
 8008382:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008384:	687b      	ldr	r3, [r7, #4]
}
 8008386:	4618      	mov	r0, r3
 8008388:	370c      	adds	r7, #12
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr
 8008392:	bf00      	nop
 8008394:	2400036c 	.word	0x2400036c

08008398 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800839e:	f3ef 8305 	mrs	r3, IPSR
 80083a2:	603b      	str	r3, [r7, #0]
  return(result);
 80083a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d003      	beq.n	80083b2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80083aa:	f06f 0305 	mvn.w	r3, #5
 80083ae:	607b      	str	r3, [r7, #4]
 80083b0:	e010      	b.n	80083d4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80083b2:	4b0b      	ldr	r3, [pc, #44]	@ (80083e0 <osKernelStart+0x48>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d109      	bne.n	80083ce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80083ba:	f7ff ffbf 	bl	800833c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80083be:	4b08      	ldr	r3, [pc, #32]	@ (80083e0 <osKernelStart+0x48>)
 80083c0:	2202      	movs	r2, #2
 80083c2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80083c4:	f001 fcd0 	bl	8009d68 <vTaskStartScheduler>
      stat = osOK;
 80083c8:	2300      	movs	r3, #0
 80083ca:	607b      	str	r3, [r7, #4]
 80083cc:	e002      	b.n	80083d4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80083ce:	f04f 33ff 	mov.w	r3, #4294967295
 80083d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80083d4:	687b      	ldr	r3, [r7, #4]
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3708      	adds	r7, #8
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}
 80083de:	bf00      	nop
 80083e0:	2400036c 	.word	0x2400036c

080083e4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b08e      	sub	sp, #56	@ 0x38
 80083e8:	af04      	add	r7, sp, #16
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	60b9      	str	r1, [r7, #8]
 80083ee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80083f0:	2300      	movs	r3, #0
 80083f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80083f4:	f3ef 8305 	mrs	r3, IPSR
 80083f8:	617b      	str	r3, [r7, #20]
  return(result);
 80083fa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d17e      	bne.n	80084fe <osThreadNew+0x11a>
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d07b      	beq.n	80084fe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008406:	2380      	movs	r3, #128	@ 0x80
 8008408:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800840a:	2318      	movs	r3, #24
 800840c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800840e:	2300      	movs	r3, #0
 8008410:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008412:	f04f 33ff 	mov.w	r3, #4294967295
 8008416:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d045      	beq.n	80084aa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	2b00      	cmp	r3, #0
 8008424:	d002      	beq.n	800842c <osThreadNew+0x48>
        name = attr->name;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	699b      	ldr	r3, [r3, #24]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d002      	beq.n	800843a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	699b      	ldr	r3, [r3, #24]
 8008438:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800843a:	69fb      	ldr	r3, [r7, #28]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d008      	beq.n	8008452 <osThreadNew+0x6e>
 8008440:	69fb      	ldr	r3, [r7, #28]
 8008442:	2b38      	cmp	r3, #56	@ 0x38
 8008444:	d805      	bhi.n	8008452 <osThreadNew+0x6e>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	f003 0301 	and.w	r3, r3, #1
 800844e:	2b00      	cmp	r3, #0
 8008450:	d001      	beq.n	8008456 <osThreadNew+0x72>
        return (NULL);
 8008452:	2300      	movs	r3, #0
 8008454:	e054      	b.n	8008500 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	695b      	ldr	r3, [r3, #20]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d003      	beq.n	8008466 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	695b      	ldr	r3, [r3, #20]
 8008462:	089b      	lsrs	r3, r3, #2
 8008464:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	689b      	ldr	r3, [r3, #8]
 800846a:	2b00      	cmp	r3, #0
 800846c:	d00e      	beq.n	800848c <osThreadNew+0xa8>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	68db      	ldr	r3, [r3, #12]
 8008472:	2ba7      	cmp	r3, #167	@ 0xa7
 8008474:	d90a      	bls.n	800848c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800847a:	2b00      	cmp	r3, #0
 800847c:	d006      	beq.n	800848c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	695b      	ldr	r3, [r3, #20]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d002      	beq.n	800848c <osThreadNew+0xa8>
        mem = 1;
 8008486:	2301      	movs	r3, #1
 8008488:	61bb      	str	r3, [r7, #24]
 800848a:	e010      	b.n	80084ae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	689b      	ldr	r3, [r3, #8]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d10c      	bne.n	80084ae <osThreadNew+0xca>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d108      	bne.n	80084ae <osThreadNew+0xca>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	691b      	ldr	r3, [r3, #16]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d104      	bne.n	80084ae <osThreadNew+0xca>
          mem = 0;
 80084a4:	2300      	movs	r3, #0
 80084a6:	61bb      	str	r3, [r7, #24]
 80084a8:	e001      	b.n	80084ae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80084aa:	2300      	movs	r3, #0
 80084ac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80084ae:	69bb      	ldr	r3, [r7, #24]
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d110      	bne.n	80084d6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80084bc:	9202      	str	r2, [sp, #8]
 80084be:	9301      	str	r3, [sp, #4]
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	9300      	str	r3, [sp, #0]
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	6a3a      	ldr	r2, [r7, #32]
 80084c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084ca:	68f8      	ldr	r0, [r7, #12]
 80084cc:	f001 fa58 	bl	8009980 <xTaskCreateStatic>
 80084d0:	4603      	mov	r3, r0
 80084d2:	613b      	str	r3, [r7, #16]
 80084d4:	e013      	b.n	80084fe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80084d6:	69bb      	ldr	r3, [r7, #24]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d110      	bne.n	80084fe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80084dc:	6a3b      	ldr	r3, [r7, #32]
 80084de:	b29a      	uxth	r2, r3
 80084e0:	f107 0310 	add.w	r3, r7, #16
 80084e4:	9301      	str	r3, [sp, #4]
 80084e6:	69fb      	ldr	r3, [r7, #28]
 80084e8:	9300      	str	r3, [sp, #0]
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80084ee:	68f8      	ldr	r0, [r7, #12]
 80084f0:	f001 faa6 	bl	8009a40 <xTaskCreate>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b01      	cmp	r3, #1
 80084f8:	d001      	beq.n	80084fe <osThreadNew+0x11a>
            hTask = NULL;
 80084fa:	2300      	movs	r3, #0
 80084fc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80084fe:	693b      	ldr	r3, [r7, #16]
}
 8008500:	4618      	mov	r0, r3
 8008502:	3728      	adds	r7, #40	@ 0x28
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008510:	f3ef 8305 	mrs	r3, IPSR
 8008514:	60bb      	str	r3, [r7, #8]
  return(result);
 8008516:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008518:	2b00      	cmp	r3, #0
 800851a:	d003      	beq.n	8008524 <osDelay+0x1c>
    stat = osErrorISR;
 800851c:	f06f 0305 	mvn.w	r3, #5
 8008520:	60fb      	str	r3, [r7, #12]
 8008522:	e007      	b.n	8008534 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008524:	2300      	movs	r3, #0
 8008526:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d002      	beq.n	8008534 <osDelay+0x2c>
      vTaskDelay(ticks);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f001 fbe4 	bl	8009cfc <vTaskDelay>
    }
  }

  return (stat);
 8008534:	68fb      	ldr	r3, [r7, #12]
}
 8008536:	4618      	mov	r0, r3
 8008538:	3710      	adds	r7, #16
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
	...

08008540 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008540:	b480      	push	{r7}
 8008542:	b085      	sub	sp, #20
 8008544:	af00      	add	r7, sp, #0
 8008546:	60f8      	str	r0, [r7, #12]
 8008548:	60b9      	str	r1, [r7, #8]
 800854a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	4a07      	ldr	r2, [pc, #28]	@ (800856c <vApplicationGetIdleTaskMemory+0x2c>)
 8008550:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	4a06      	ldr	r2, [pc, #24]	@ (8008570 <vApplicationGetIdleTaskMemory+0x30>)
 8008556:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2280      	movs	r2, #128	@ 0x80
 800855c:	601a      	str	r2, [r3, #0]
}
 800855e:	bf00      	nop
 8008560:	3714      	adds	r7, #20
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr
 800856a:	bf00      	nop
 800856c:	24000370 	.word	0x24000370
 8008570:	24000418 	.word	0x24000418

08008574 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008574:	b480      	push	{r7}
 8008576:	b085      	sub	sp, #20
 8008578:	af00      	add	r7, sp, #0
 800857a:	60f8      	str	r0, [r7, #12]
 800857c:	60b9      	str	r1, [r7, #8]
 800857e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	4a07      	ldr	r2, [pc, #28]	@ (80085a0 <vApplicationGetTimerTaskMemory+0x2c>)
 8008584:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	4a06      	ldr	r2, [pc, #24]	@ (80085a4 <vApplicationGetTimerTaskMemory+0x30>)
 800858a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008592:	601a      	str	r2, [r3, #0]
}
 8008594:	bf00      	nop
 8008596:	3714      	adds	r7, #20
 8008598:	46bd      	mov	sp, r7
 800859a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859e:	4770      	bx	lr
 80085a0:	24000618 	.word	0x24000618
 80085a4:	240006c0 	.word	0x240006c0

080085a8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b08a      	sub	sp, #40	@ 0x28
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80085b0:	2300      	movs	r3, #0
 80085b2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80085b4:	f001 fc48 	bl	8009e48 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80085b8:	4b5c      	ldr	r3, [pc, #368]	@ (800872c <pvPortMalloc+0x184>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d101      	bne.n	80085c4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80085c0:	f000 f924 	bl	800880c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80085c4:	4b5a      	ldr	r3, [pc, #360]	@ (8008730 <pvPortMalloc+0x188>)
 80085c6:	681a      	ldr	r2, [r3, #0]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	4013      	ands	r3, r2
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	f040 8095 	bne.w	80086fc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d01e      	beq.n	8008616 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80085d8:	2208      	movs	r2, #8
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	4413      	add	r3, r2
 80085de:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f003 0307 	and.w	r3, r3, #7
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d015      	beq.n	8008616 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	f023 0307 	bic.w	r3, r3, #7
 80085f0:	3308      	adds	r3, #8
 80085f2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	f003 0307 	and.w	r3, r3, #7
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d00b      	beq.n	8008616 <pvPortMalloc+0x6e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80085fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008602:	f383 8811 	msr	BASEPRI, r3
 8008606:	f3bf 8f6f 	isb	sy
 800860a:	f3bf 8f4f 	dsb	sy
 800860e:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008610:	bf00      	nop
 8008612:	bf00      	nop
 8008614:	e7fd      	b.n	8008612 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d06f      	beq.n	80086fc <pvPortMalloc+0x154>
 800861c:	4b45      	ldr	r3, [pc, #276]	@ (8008734 <pvPortMalloc+0x18c>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	687a      	ldr	r2, [r7, #4]
 8008622:	429a      	cmp	r2, r3
 8008624:	d86a      	bhi.n	80086fc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008626:	4b44      	ldr	r3, [pc, #272]	@ (8008738 <pvPortMalloc+0x190>)
 8008628:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800862a:	4b43      	ldr	r3, [pc, #268]	@ (8008738 <pvPortMalloc+0x190>)
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008630:	e004      	b.n	800863c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008634:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800863c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800863e:	685b      	ldr	r3, [r3, #4]
 8008640:	687a      	ldr	r2, [r7, #4]
 8008642:	429a      	cmp	r2, r3
 8008644:	d903      	bls.n	800864e <pvPortMalloc+0xa6>
 8008646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	2b00      	cmp	r3, #0
 800864c:	d1f1      	bne.n	8008632 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800864e:	4b37      	ldr	r3, [pc, #220]	@ (800872c <pvPortMalloc+0x184>)
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008654:	429a      	cmp	r2, r3
 8008656:	d051      	beq.n	80086fc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008658:	6a3b      	ldr	r3, [r7, #32]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	2208      	movs	r2, #8
 800865e:	4413      	add	r3, r2
 8008660:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	6a3b      	ldr	r3, [r7, #32]
 8008668:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800866a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800866c:	685a      	ldr	r2, [r3, #4]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	1ad2      	subs	r2, r2, r3
 8008672:	2308      	movs	r3, #8
 8008674:	005b      	lsls	r3, r3, #1
 8008676:	429a      	cmp	r2, r3
 8008678:	d920      	bls.n	80086bc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800867a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	4413      	add	r3, r2
 8008680:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008682:	69bb      	ldr	r3, [r7, #24]
 8008684:	f003 0307 	and.w	r3, r3, #7
 8008688:	2b00      	cmp	r3, #0
 800868a:	d00b      	beq.n	80086a4 <pvPortMalloc+0xfc>
	__asm volatile
 800868c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008690:	f383 8811 	msr	BASEPRI, r3
 8008694:	f3bf 8f6f 	isb	sy
 8008698:	f3bf 8f4f 	dsb	sy
 800869c:	613b      	str	r3, [r7, #16]
}
 800869e:	bf00      	nop
 80086a0:	bf00      	nop
 80086a2:	e7fd      	b.n	80086a0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80086a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a6:	685a      	ldr	r2, [r3, #4]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	1ad2      	subs	r2, r2, r3
 80086ac:	69bb      	ldr	r3, [r7, #24]
 80086ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80086b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086b2:	687a      	ldr	r2, [r7, #4]
 80086b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80086b6:	69b8      	ldr	r0, [r7, #24]
 80086b8:	f000 f90a 	bl	80088d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80086bc:	4b1d      	ldr	r3, [pc, #116]	@ (8008734 <pvPortMalloc+0x18c>)
 80086be:	681a      	ldr	r2, [r3, #0]
 80086c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	1ad3      	subs	r3, r2, r3
 80086c6:	4a1b      	ldr	r2, [pc, #108]	@ (8008734 <pvPortMalloc+0x18c>)
 80086c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80086ca:	4b1a      	ldr	r3, [pc, #104]	@ (8008734 <pvPortMalloc+0x18c>)
 80086cc:	681a      	ldr	r2, [r3, #0]
 80086ce:	4b1b      	ldr	r3, [pc, #108]	@ (800873c <pvPortMalloc+0x194>)
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d203      	bcs.n	80086de <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80086d6:	4b17      	ldr	r3, [pc, #92]	@ (8008734 <pvPortMalloc+0x18c>)
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	4a18      	ldr	r2, [pc, #96]	@ (800873c <pvPortMalloc+0x194>)
 80086dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80086de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086e0:	685a      	ldr	r2, [r3, #4]
 80086e2:	4b13      	ldr	r3, [pc, #76]	@ (8008730 <pvPortMalloc+0x188>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	431a      	orrs	r2, r3
 80086e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80086ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ee:	2200      	movs	r2, #0
 80086f0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80086f2:	4b13      	ldr	r3, [pc, #76]	@ (8008740 <pvPortMalloc+0x198>)
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	3301      	adds	r3, #1
 80086f8:	4a11      	ldr	r2, [pc, #68]	@ (8008740 <pvPortMalloc+0x198>)
 80086fa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80086fc:	f001 fbb2 	bl	8009e64 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008700:	69fb      	ldr	r3, [r7, #28]
 8008702:	f003 0307 	and.w	r3, r3, #7
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00b      	beq.n	8008722 <pvPortMalloc+0x17a>
	__asm volatile
 800870a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800870e:	f383 8811 	msr	BASEPRI, r3
 8008712:	f3bf 8f6f 	isb	sy
 8008716:	f3bf 8f4f 	dsb	sy
 800871a:	60fb      	str	r3, [r7, #12]
}
 800871c:	bf00      	nop
 800871e:	bf00      	nop
 8008720:	e7fd      	b.n	800871e <pvPortMalloc+0x176>
	return pvReturn;
 8008722:	69fb      	ldr	r3, [r7, #28]
}
 8008724:	4618      	mov	r0, r3
 8008726:	3728      	adds	r7, #40	@ 0x28
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}
 800872c:	240046c8 	.word	0x240046c8
 8008730:	240046dc 	.word	0x240046dc
 8008734:	240046cc 	.word	0x240046cc
 8008738:	240046c0 	.word	0x240046c0
 800873c:	240046d0 	.word	0x240046d0
 8008740:	240046d4 	.word	0x240046d4

08008744 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b086      	sub	sp, #24
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d04f      	beq.n	80087f6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008756:	2308      	movs	r3, #8
 8008758:	425b      	negs	r3, r3
 800875a:	697a      	ldr	r2, [r7, #20]
 800875c:	4413      	add	r3, r2
 800875e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008760:	697b      	ldr	r3, [r7, #20]
 8008762:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	685a      	ldr	r2, [r3, #4]
 8008768:	4b25      	ldr	r3, [pc, #148]	@ (8008800 <vPortFree+0xbc>)
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4013      	ands	r3, r2
 800876e:	2b00      	cmp	r3, #0
 8008770:	d10b      	bne.n	800878a <vPortFree+0x46>
	__asm volatile
 8008772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008776:	f383 8811 	msr	BASEPRI, r3
 800877a:	f3bf 8f6f 	isb	sy
 800877e:	f3bf 8f4f 	dsb	sy
 8008782:	60fb      	str	r3, [r7, #12]
}
 8008784:	bf00      	nop
 8008786:	bf00      	nop
 8008788:	e7fd      	b.n	8008786 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00b      	beq.n	80087aa <vPortFree+0x66>
	__asm volatile
 8008792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008796:	f383 8811 	msr	BASEPRI, r3
 800879a:	f3bf 8f6f 	isb	sy
 800879e:	f3bf 8f4f 	dsb	sy
 80087a2:	60bb      	str	r3, [r7, #8]
}
 80087a4:	bf00      	nop
 80087a6:	bf00      	nop
 80087a8:	e7fd      	b.n	80087a6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	685a      	ldr	r2, [r3, #4]
 80087ae:	4b14      	ldr	r3, [pc, #80]	@ (8008800 <vPortFree+0xbc>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4013      	ands	r3, r2
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d01e      	beq.n	80087f6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80087b8:	693b      	ldr	r3, [r7, #16]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d11a      	bne.n	80087f6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	685a      	ldr	r2, [r3, #4]
 80087c4:	4b0e      	ldr	r3, [pc, #56]	@ (8008800 <vPortFree+0xbc>)
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	43db      	mvns	r3, r3
 80087ca:	401a      	ands	r2, r3
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80087d0:	f001 fb3a 	bl	8009e48 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	685a      	ldr	r2, [r3, #4]
 80087d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008804 <vPortFree+0xc0>)
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	4413      	add	r3, r2
 80087de:	4a09      	ldr	r2, [pc, #36]	@ (8008804 <vPortFree+0xc0>)
 80087e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80087e2:	6938      	ldr	r0, [r7, #16]
 80087e4:	f000 f874 	bl	80088d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80087e8:	4b07      	ldr	r3, [pc, #28]	@ (8008808 <vPortFree+0xc4>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	3301      	adds	r3, #1
 80087ee:	4a06      	ldr	r2, [pc, #24]	@ (8008808 <vPortFree+0xc4>)
 80087f0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80087f2:	f001 fb37 	bl	8009e64 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80087f6:	bf00      	nop
 80087f8:	3718      	adds	r7, #24
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	240046dc 	.word	0x240046dc
 8008804:	240046cc 	.word	0x240046cc
 8008808:	240046d8 	.word	0x240046d8

0800880c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800880c:	b480      	push	{r7}
 800880e:	b085      	sub	sp, #20
 8008810:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008812:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008816:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008818:	4b27      	ldr	r3, [pc, #156]	@ (80088b8 <prvHeapInit+0xac>)
 800881a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	f003 0307 	and.w	r3, r3, #7
 8008822:	2b00      	cmp	r3, #0
 8008824:	d00c      	beq.n	8008840 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	3307      	adds	r3, #7
 800882a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	f023 0307 	bic.w	r3, r3, #7
 8008832:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008834:	68ba      	ldr	r2, [r7, #8]
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	1ad3      	subs	r3, r2, r3
 800883a:	4a1f      	ldr	r2, [pc, #124]	@ (80088b8 <prvHeapInit+0xac>)
 800883c:	4413      	add	r3, r2
 800883e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008844:	4a1d      	ldr	r2, [pc, #116]	@ (80088bc <prvHeapInit+0xb0>)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800884a:	4b1c      	ldr	r3, [pc, #112]	@ (80088bc <prvHeapInit+0xb0>)
 800884c:	2200      	movs	r2, #0
 800884e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	68ba      	ldr	r2, [r7, #8]
 8008854:	4413      	add	r3, r2
 8008856:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008858:	2208      	movs	r2, #8
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	1a9b      	subs	r3, r3, r2
 800885e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	f023 0307 	bic.w	r3, r3, #7
 8008866:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	4a15      	ldr	r2, [pc, #84]	@ (80088c0 <prvHeapInit+0xb4>)
 800886c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800886e:	4b14      	ldr	r3, [pc, #80]	@ (80088c0 <prvHeapInit+0xb4>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	2200      	movs	r2, #0
 8008874:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008876:	4b12      	ldr	r3, [pc, #72]	@ (80088c0 <prvHeapInit+0xb4>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	2200      	movs	r2, #0
 800887c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	68fa      	ldr	r2, [r7, #12]
 8008886:	1ad2      	subs	r2, r2, r3
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800888c:	4b0c      	ldr	r3, [pc, #48]	@ (80088c0 <prvHeapInit+0xb4>)
 800888e:	681a      	ldr	r2, [r3, #0]
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008894:	683b      	ldr	r3, [r7, #0]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	4a0a      	ldr	r2, [pc, #40]	@ (80088c4 <prvHeapInit+0xb8>)
 800889a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	685b      	ldr	r3, [r3, #4]
 80088a0:	4a09      	ldr	r2, [pc, #36]	@ (80088c8 <prvHeapInit+0xbc>)
 80088a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80088a4:	4b09      	ldr	r3, [pc, #36]	@ (80088cc <prvHeapInit+0xc0>)
 80088a6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80088aa:	601a      	str	r2, [r3, #0]
}
 80088ac:	bf00      	nop
 80088ae:	3714      	adds	r7, #20
 80088b0:	46bd      	mov	sp, r7
 80088b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b6:	4770      	bx	lr
 80088b8:	24000ac0 	.word	0x24000ac0
 80088bc:	240046c0 	.word	0x240046c0
 80088c0:	240046c8 	.word	0x240046c8
 80088c4:	240046d0 	.word	0x240046d0
 80088c8:	240046cc 	.word	0x240046cc
 80088cc:	240046dc 	.word	0x240046dc

080088d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80088d0:	b480      	push	{r7}
 80088d2:	b085      	sub	sp, #20
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80088d8:	4b28      	ldr	r3, [pc, #160]	@ (800897c <prvInsertBlockIntoFreeList+0xac>)
 80088da:	60fb      	str	r3, [r7, #12]
 80088dc:	e002      	b.n	80088e4 <prvInsertBlockIntoFreeList+0x14>
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	60fb      	str	r3, [r7, #12]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	687a      	ldr	r2, [r7, #4]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d8f7      	bhi.n	80088de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	68ba      	ldr	r2, [r7, #8]
 80088f8:	4413      	add	r3, r2
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	429a      	cmp	r2, r3
 80088fe:	d108      	bne.n	8008912 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	685a      	ldr	r2, [r3, #4]
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	441a      	add	r2, r3
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	68ba      	ldr	r2, [r7, #8]
 800891c:	441a      	add	r2, r3
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	429a      	cmp	r2, r3
 8008924:	d118      	bne.n	8008958 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	4b15      	ldr	r3, [pc, #84]	@ (8008980 <prvInsertBlockIntoFreeList+0xb0>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	429a      	cmp	r2, r3
 8008930:	d00d      	beq.n	800894e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	685a      	ldr	r2, [r3, #4]
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	441a      	add	r2, r3
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	601a      	str	r2, [r3, #0]
 800894c:	e008      	b.n	8008960 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800894e:	4b0c      	ldr	r3, [pc, #48]	@ (8008980 <prvInsertBlockIntoFreeList+0xb0>)
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	601a      	str	r2, [r3, #0]
 8008956:	e003      	b.n	8008960 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681a      	ldr	r2, [r3, #0]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	429a      	cmp	r2, r3
 8008966:	d002      	beq.n	800896e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800896e:	bf00      	nop
 8008970:	3714      	adds	r7, #20
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr
 800897a:	bf00      	nop
 800897c:	240046c0 	.word	0x240046c0
 8008980:	240046c8 	.word	0x240046c8

08008984 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f103 0208 	add.w	r2, r3, #8
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f04f 32ff 	mov.w	r2, #4294967295
 800899c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	f103 0208 	add.w	r2, r3, #8
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	f103 0208 	add.w	r2, r3, #8
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2200      	movs	r2, #0
 80089b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80089b8:	bf00      	nop
 80089ba:	370c      	adds	r7, #12
 80089bc:	46bd      	mov	sp, r7
 80089be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c2:	4770      	bx	lr

080089c4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80089c4:	b480      	push	{r7}
 80089c6:	b083      	sub	sp, #12
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2200      	movs	r2, #0
 80089d0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80089d2:	bf00      	nop
 80089d4:	370c      	adds	r7, #12
 80089d6:	46bd      	mov	sp, r7
 80089d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089dc:	4770      	bx	lr

080089de <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80089de:	b480      	push	{r7}
 80089e0:	b085      	sub	sp, #20
 80089e2:	af00      	add	r7, sp, #0
 80089e4:	6078      	str	r0, [r7, #4]
 80089e6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	68fa      	ldr	r2, [r7, #12]
 80089f2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	689a      	ldr	r2, [r3, #8]
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	689b      	ldr	r3, [r3, #8]
 8008a00:	683a      	ldr	r2, [r7, #0]
 8008a02:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	683a      	ldr	r2, [r7, #0]
 8008a08:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	1c5a      	adds	r2, r3, #1
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	601a      	str	r2, [r3, #0]
}
 8008a1a:	bf00      	nop
 8008a1c:	3714      	adds	r7, #20
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a24:	4770      	bx	lr

08008a26 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008a26:	b480      	push	{r7}
 8008a28:	b085      	sub	sp, #20
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	6078      	str	r0, [r7, #4]
 8008a2e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a3c:	d103      	bne.n	8008a46 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	691b      	ldr	r3, [r3, #16]
 8008a42:	60fb      	str	r3, [r7, #12]
 8008a44:	e00c      	b.n	8008a60 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	3308      	adds	r3, #8
 8008a4a:	60fb      	str	r3, [r7, #12]
 8008a4c:	e002      	b.n	8008a54 <vListInsert+0x2e>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	685b      	ldr	r3, [r3, #4]
 8008a52:	60fb      	str	r3, [r7, #12]
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	685b      	ldr	r3, [r3, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	68ba      	ldr	r2, [r7, #8]
 8008a5c:	429a      	cmp	r2, r3
 8008a5e:	d2f6      	bcs.n	8008a4e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	685a      	ldr	r2, [r3, #4]
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	683a      	ldr	r2, [r7, #0]
 8008a6e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	68fa      	ldr	r2, [r7, #12]
 8008a74:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	683a      	ldr	r2, [r7, #0]
 8008a7a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	1c5a      	adds	r2, r3, #1
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	601a      	str	r2, [r3, #0]
}
 8008a8c:	bf00      	nop
 8008a8e:	3714      	adds	r7, #20
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr

08008a98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	691b      	ldr	r3, [r3, #16]
 8008aa4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	687a      	ldr	r2, [r7, #4]
 8008aac:	6892      	ldr	r2, [r2, #8]
 8008aae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	689b      	ldr	r3, [r3, #8]
 8008ab4:	687a      	ldr	r2, [r7, #4]
 8008ab6:	6852      	ldr	r2, [r2, #4]
 8008ab8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	685b      	ldr	r3, [r3, #4]
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d103      	bne.n	8008acc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	689a      	ldr	r2, [r3, #8]
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	1e5a      	subs	r2, r3, #1
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	681b      	ldr	r3, [r3, #0]
}
 8008ae0:	4618      	mov	r0, r3
 8008ae2:	3714      	adds	r7, #20
 8008ae4:	46bd      	mov	sp, r7
 8008ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aea:	4770      	bx	lr

08008aec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008aec:	b480      	push	{r7}
 8008aee:	b085      	sub	sp, #20
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	3b04      	subs	r3, #4
 8008afc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008b04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	3b04      	subs	r3, #4
 8008b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008b0c:	68bb      	ldr	r3, [r7, #8]
 8008b0e:	f023 0201 	bic.w	r2, r3, #1
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	3b04      	subs	r3, #4
 8008b1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008b1c:	4a0c      	ldr	r2, [pc, #48]	@ (8008b50 <pxPortInitialiseStack+0x64>)
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	3b14      	subs	r3, #20
 8008b26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008b28:	687a      	ldr	r2, [r7, #4]
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	3b04      	subs	r3, #4
 8008b32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f06f 0202 	mvn.w	r2, #2
 8008b3a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	3b20      	subs	r3, #32
 8008b40:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008b42:	68fb      	ldr	r3, [r7, #12]
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3714      	adds	r7, #20
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr
 8008b50:	08008b55 	.word	0x08008b55

08008b54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008b54:	b480      	push	{r7}
 8008b56:	b085      	sub	sp, #20
 8008b58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008b5e:	4b13      	ldr	r3, [pc, #76]	@ (8008bac <prvTaskExitError+0x58>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b66:	d00b      	beq.n	8008b80 <prvTaskExitError+0x2c>
	__asm volatile
 8008b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6c:	f383 8811 	msr	BASEPRI, r3
 8008b70:	f3bf 8f6f 	isb	sy
 8008b74:	f3bf 8f4f 	dsb	sy
 8008b78:	60fb      	str	r3, [r7, #12]
}
 8008b7a:	bf00      	nop
 8008b7c:	bf00      	nop
 8008b7e:	e7fd      	b.n	8008b7c <prvTaskExitError+0x28>
	__asm volatile
 8008b80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b84:	f383 8811 	msr	BASEPRI, r3
 8008b88:	f3bf 8f6f 	isb	sy
 8008b8c:	f3bf 8f4f 	dsb	sy
 8008b90:	60bb      	str	r3, [r7, #8]
}
 8008b92:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008b94:	bf00      	nop
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d0fc      	beq.n	8008b96 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b9c:	bf00      	nop
 8008b9e:	bf00      	nop
 8008ba0:	3714      	adds	r7, #20
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr
 8008baa:	bf00      	nop
 8008bac:	24000010 	.word	0x24000010

08008bb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008bb0:	4b07      	ldr	r3, [pc, #28]	@ (8008bd0 <pxCurrentTCBConst2>)
 8008bb2:	6819      	ldr	r1, [r3, #0]
 8008bb4:	6808      	ldr	r0, [r1, #0]
 8008bb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bba:	f380 8809 	msr	PSP, r0
 8008bbe:	f3bf 8f6f 	isb	sy
 8008bc2:	f04f 0000 	mov.w	r0, #0
 8008bc6:	f380 8811 	msr	BASEPRI, r0
 8008bca:	4770      	bx	lr
 8008bcc:	f3af 8000 	nop.w

08008bd0 <pxCurrentTCBConst2>:
 8008bd0:	24004728 	.word	0x24004728
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008bd4:	bf00      	nop
 8008bd6:	bf00      	nop

08008bd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008bd8:	4808      	ldr	r0, [pc, #32]	@ (8008bfc <prvPortStartFirstTask+0x24>)
 8008bda:	6800      	ldr	r0, [r0, #0]
 8008bdc:	6800      	ldr	r0, [r0, #0]
 8008bde:	f380 8808 	msr	MSP, r0
 8008be2:	f04f 0000 	mov.w	r0, #0
 8008be6:	f380 8814 	msr	CONTROL, r0
 8008bea:	b662      	cpsie	i
 8008bec:	b661      	cpsie	f
 8008bee:	f3bf 8f4f 	dsb	sy
 8008bf2:	f3bf 8f6f 	isb	sy
 8008bf6:	df00      	svc	0
 8008bf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008bfa:	bf00      	nop
 8008bfc:	e000ed08 	.word	0xe000ed08

08008c00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008c00:	b580      	push	{r7, lr}
 8008c02:	b086      	sub	sp, #24
 8008c04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008c06:	4b47      	ldr	r3, [pc, #284]	@ (8008d24 <xPortStartScheduler+0x124>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	4a47      	ldr	r2, [pc, #284]	@ (8008d28 <xPortStartScheduler+0x128>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	d10b      	bne.n	8008c28 <xPortStartScheduler+0x28>
	__asm volatile
 8008c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c14:	f383 8811 	msr	BASEPRI, r3
 8008c18:	f3bf 8f6f 	isb	sy
 8008c1c:	f3bf 8f4f 	dsb	sy
 8008c20:	60fb      	str	r3, [r7, #12]
}
 8008c22:	bf00      	nop
 8008c24:	bf00      	nop
 8008c26:	e7fd      	b.n	8008c24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008c28:	4b3e      	ldr	r3, [pc, #248]	@ (8008d24 <xPortStartScheduler+0x124>)
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a3f      	ldr	r2, [pc, #252]	@ (8008d2c <xPortStartScheduler+0x12c>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d10b      	bne.n	8008c4a <xPortStartScheduler+0x4a>
	__asm volatile
 8008c32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c36:	f383 8811 	msr	BASEPRI, r3
 8008c3a:	f3bf 8f6f 	isb	sy
 8008c3e:	f3bf 8f4f 	dsb	sy
 8008c42:	613b      	str	r3, [r7, #16]
}
 8008c44:	bf00      	nop
 8008c46:	bf00      	nop
 8008c48:	e7fd      	b.n	8008c46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008c4a:	4b39      	ldr	r3, [pc, #228]	@ (8008d30 <xPortStartScheduler+0x130>)
 8008c4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	b2db      	uxtb	r3, r3
 8008c54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	22ff      	movs	r2, #255	@ 0xff
 8008c5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008c5c:	697b      	ldr	r3, [r7, #20]
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	b2db      	uxtb	r3, r3
 8008c62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008c64:	78fb      	ldrb	r3, [r7, #3]
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008c6c:	b2da      	uxtb	r2, r3
 8008c6e:	4b31      	ldr	r3, [pc, #196]	@ (8008d34 <xPortStartScheduler+0x134>)
 8008c70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008c72:	4b31      	ldr	r3, [pc, #196]	@ (8008d38 <xPortStartScheduler+0x138>)
 8008c74:	2207      	movs	r2, #7
 8008c76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c78:	e009      	b.n	8008c8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8008d38 <xPortStartScheduler+0x138>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	3b01      	subs	r3, #1
 8008c80:	4a2d      	ldr	r2, [pc, #180]	@ (8008d38 <xPortStartScheduler+0x138>)
 8008c82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008c84:	78fb      	ldrb	r3, [r7, #3]
 8008c86:	b2db      	uxtb	r3, r3
 8008c88:	005b      	lsls	r3, r3, #1
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c8e:	78fb      	ldrb	r3, [r7, #3]
 8008c90:	b2db      	uxtb	r3, r3
 8008c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c96:	2b80      	cmp	r3, #128	@ 0x80
 8008c98:	d0ef      	beq.n	8008c7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008c9a:	4b27      	ldr	r3, [pc, #156]	@ (8008d38 <xPortStartScheduler+0x138>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f1c3 0307 	rsb	r3, r3, #7
 8008ca2:	2b04      	cmp	r3, #4
 8008ca4:	d00b      	beq.n	8008cbe <xPortStartScheduler+0xbe>
	__asm volatile
 8008ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008caa:	f383 8811 	msr	BASEPRI, r3
 8008cae:	f3bf 8f6f 	isb	sy
 8008cb2:	f3bf 8f4f 	dsb	sy
 8008cb6:	60bb      	str	r3, [r7, #8]
}
 8008cb8:	bf00      	nop
 8008cba:	bf00      	nop
 8008cbc:	e7fd      	b.n	8008cba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8008d38 <xPortStartScheduler+0x138>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	021b      	lsls	r3, r3, #8
 8008cc4:	4a1c      	ldr	r2, [pc, #112]	@ (8008d38 <xPortStartScheduler+0x138>)
 8008cc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8008d38 <xPortStartScheduler+0x138>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008cd0:	4a19      	ldr	r2, [pc, #100]	@ (8008d38 <xPortStartScheduler+0x138>)
 8008cd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	b2da      	uxtb	r2, r3
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008cdc:	4b17      	ldr	r3, [pc, #92]	@ (8008d3c <xPortStartScheduler+0x13c>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a16      	ldr	r2, [pc, #88]	@ (8008d3c <xPortStartScheduler+0x13c>)
 8008ce2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008ce6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008ce8:	4b14      	ldr	r3, [pc, #80]	@ (8008d3c <xPortStartScheduler+0x13c>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a13      	ldr	r2, [pc, #76]	@ (8008d3c <xPortStartScheduler+0x13c>)
 8008cee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008cf2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008cf4:	f000 f8da 	bl	8008eac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008cf8:	4b11      	ldr	r3, [pc, #68]	@ (8008d40 <xPortStartScheduler+0x140>)
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008cfe:	f000 f8f9 	bl	8008ef4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008d02:	4b10      	ldr	r3, [pc, #64]	@ (8008d44 <xPortStartScheduler+0x144>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	4a0f      	ldr	r2, [pc, #60]	@ (8008d44 <xPortStartScheduler+0x144>)
 8008d08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008d0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008d0e:	f7ff ff63 	bl	8008bd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008d12:	f001 fa0f 	bl	800a134 <vTaskSwitchContext>
	prvTaskExitError();
 8008d16:	f7ff ff1d 	bl	8008b54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008d1a:	2300      	movs	r3, #0
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3718      	adds	r7, #24
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}
 8008d24:	e000ed00 	.word	0xe000ed00
 8008d28:	410fc271 	.word	0x410fc271
 8008d2c:	410fc270 	.word	0x410fc270
 8008d30:	e000e400 	.word	0xe000e400
 8008d34:	240046e0 	.word	0x240046e0
 8008d38:	240046e4 	.word	0x240046e4
 8008d3c:	e000ed20 	.word	0xe000ed20
 8008d40:	24000010 	.word	0x24000010
 8008d44:	e000ef34 	.word	0xe000ef34

08008d48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8008d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d52:	f383 8811 	msr	BASEPRI, r3
 8008d56:	f3bf 8f6f 	isb	sy
 8008d5a:	f3bf 8f4f 	dsb	sy
 8008d5e:	607b      	str	r3, [r7, #4]
}
 8008d60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008d62:	4b10      	ldr	r3, [pc, #64]	@ (8008da4 <vPortEnterCritical+0x5c>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	3301      	adds	r3, #1
 8008d68:	4a0e      	ldr	r2, [pc, #56]	@ (8008da4 <vPortEnterCritical+0x5c>)
 8008d6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008d6c:	4b0d      	ldr	r3, [pc, #52]	@ (8008da4 <vPortEnterCritical+0x5c>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2b01      	cmp	r3, #1
 8008d72:	d110      	bne.n	8008d96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008d74:	4b0c      	ldr	r3, [pc, #48]	@ (8008da8 <vPortEnterCritical+0x60>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d00b      	beq.n	8008d96 <vPortEnterCritical+0x4e>
	__asm volatile
 8008d7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d82:	f383 8811 	msr	BASEPRI, r3
 8008d86:	f3bf 8f6f 	isb	sy
 8008d8a:	f3bf 8f4f 	dsb	sy
 8008d8e:	603b      	str	r3, [r7, #0]
}
 8008d90:	bf00      	nop
 8008d92:	bf00      	nop
 8008d94:	e7fd      	b.n	8008d92 <vPortEnterCritical+0x4a>
	}
}
 8008d96:	bf00      	nop
 8008d98:	370c      	adds	r7, #12
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop
 8008da4:	24000010 	.word	0x24000010
 8008da8:	e000ed04 	.word	0xe000ed04

08008dac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008dac:	b480      	push	{r7}
 8008dae:	b083      	sub	sp, #12
 8008db0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008db2:	4b12      	ldr	r3, [pc, #72]	@ (8008dfc <vPortExitCritical+0x50>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d10b      	bne.n	8008dd2 <vPortExitCritical+0x26>
	__asm volatile
 8008dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dbe:	f383 8811 	msr	BASEPRI, r3
 8008dc2:	f3bf 8f6f 	isb	sy
 8008dc6:	f3bf 8f4f 	dsb	sy
 8008dca:	607b      	str	r3, [r7, #4]
}
 8008dcc:	bf00      	nop
 8008dce:	bf00      	nop
 8008dd0:	e7fd      	b.n	8008dce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8008dfc <vPortExitCritical+0x50>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	3b01      	subs	r3, #1
 8008dd8:	4a08      	ldr	r2, [pc, #32]	@ (8008dfc <vPortExitCritical+0x50>)
 8008dda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008ddc:	4b07      	ldr	r3, [pc, #28]	@ (8008dfc <vPortExitCritical+0x50>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d105      	bne.n	8008df0 <vPortExitCritical+0x44>
 8008de4:	2300      	movs	r3, #0
 8008de6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008dee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008df0:	bf00      	nop
 8008df2:	370c      	adds	r7, #12
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr
 8008dfc:	24000010 	.word	0x24000010

08008e00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008e00:	f3ef 8009 	mrs	r0, PSP
 8008e04:	f3bf 8f6f 	isb	sy
 8008e08:	4b15      	ldr	r3, [pc, #84]	@ (8008e60 <pxCurrentTCBConst>)
 8008e0a:	681a      	ldr	r2, [r3, #0]
 8008e0c:	f01e 0f10 	tst.w	lr, #16
 8008e10:	bf08      	it	eq
 8008e12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008e16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e1a:	6010      	str	r0, [r2, #0]
 8008e1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008e20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008e24:	f380 8811 	msr	BASEPRI, r0
 8008e28:	f3bf 8f4f 	dsb	sy
 8008e2c:	f3bf 8f6f 	isb	sy
 8008e30:	f001 f980 	bl	800a134 <vTaskSwitchContext>
 8008e34:	f04f 0000 	mov.w	r0, #0
 8008e38:	f380 8811 	msr	BASEPRI, r0
 8008e3c:	bc09      	pop	{r0, r3}
 8008e3e:	6819      	ldr	r1, [r3, #0]
 8008e40:	6808      	ldr	r0, [r1, #0]
 8008e42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e46:	f01e 0f10 	tst.w	lr, #16
 8008e4a:	bf08      	it	eq
 8008e4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008e50:	f380 8809 	msr	PSP, r0
 8008e54:	f3bf 8f6f 	isb	sy
 8008e58:	4770      	bx	lr
 8008e5a:	bf00      	nop
 8008e5c:	f3af 8000 	nop.w

08008e60 <pxCurrentTCBConst>:
 8008e60:	24004728 	.word	0x24004728
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008e64:	bf00      	nop
 8008e66:	bf00      	nop

08008e68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b082      	sub	sp, #8
 8008e6c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e72:	f383 8811 	msr	BASEPRI, r3
 8008e76:	f3bf 8f6f 	isb	sy
 8008e7a:	f3bf 8f4f 	dsb	sy
 8008e7e:	607b      	str	r3, [r7, #4]
}
 8008e80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008e82:	f001 f89d 	bl	8009fc0 <xTaskIncrementTick>
 8008e86:	4603      	mov	r3, r0
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d003      	beq.n	8008e94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008e8c:	4b06      	ldr	r3, [pc, #24]	@ (8008ea8 <xPortSysTickHandler+0x40>)
 8008e8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e92:	601a      	str	r2, [r3, #0]
 8008e94:	2300      	movs	r3, #0
 8008e96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e98:	683b      	ldr	r3, [r7, #0]
 8008e9a:	f383 8811 	msr	BASEPRI, r3
}
 8008e9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008ea0:	bf00      	nop
 8008ea2:	3708      	adds	r7, #8
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}
 8008ea8:	e000ed04 	.word	0xe000ed04

08008eac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008eac:	b480      	push	{r7}
 8008eae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8008ee0 <vPortSetupTimerInterrupt+0x34>)
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8008ee4 <vPortSetupTimerInterrupt+0x38>)
 8008eb8:	2200      	movs	r2, #0
 8008eba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8008ee8 <vPortSetupTimerInterrupt+0x3c>)
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a0a      	ldr	r2, [pc, #40]	@ (8008eec <vPortSetupTimerInterrupt+0x40>)
 8008ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ec6:	099b      	lsrs	r3, r3, #6
 8008ec8:	4a09      	ldr	r2, [pc, #36]	@ (8008ef0 <vPortSetupTimerInterrupt+0x44>)
 8008eca:	3b01      	subs	r3, #1
 8008ecc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008ece:	4b04      	ldr	r3, [pc, #16]	@ (8008ee0 <vPortSetupTimerInterrupt+0x34>)
 8008ed0:	2207      	movs	r2, #7
 8008ed2:	601a      	str	r2, [r3, #0]
}
 8008ed4:	bf00      	nop
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr
 8008ede:	bf00      	nop
 8008ee0:	e000e010 	.word	0xe000e010
 8008ee4:	e000e018 	.word	0xe000e018
 8008ee8:	24000000 	.word	0x24000000
 8008eec:	10624dd3 	.word	0x10624dd3
 8008ef0:	e000e014 	.word	0xe000e014

08008ef4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008ef4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008f04 <vPortEnableVFP+0x10>
 8008ef8:	6801      	ldr	r1, [r0, #0]
 8008efa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008efe:	6001      	str	r1, [r0, #0]
 8008f00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008f02:	bf00      	nop
 8008f04:	e000ed88 	.word	0xe000ed88

08008f08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008f08:	b480      	push	{r7}
 8008f0a:	b085      	sub	sp, #20
 8008f0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008f0e:	f3ef 8305 	mrs	r3, IPSR
 8008f12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2b0f      	cmp	r3, #15
 8008f18:	d915      	bls.n	8008f46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008f1a:	4a18      	ldr	r2, [pc, #96]	@ (8008f7c <vPortValidateInterruptPriority+0x74>)
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	4413      	add	r3, r2
 8008f20:	781b      	ldrb	r3, [r3, #0]
 8008f22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008f24:	4b16      	ldr	r3, [pc, #88]	@ (8008f80 <vPortValidateInterruptPriority+0x78>)
 8008f26:	781b      	ldrb	r3, [r3, #0]
 8008f28:	7afa      	ldrb	r2, [r7, #11]
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d20b      	bcs.n	8008f46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	607b      	str	r3, [r7, #4]
}
 8008f40:	bf00      	nop
 8008f42:	bf00      	nop
 8008f44:	e7fd      	b.n	8008f42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008f46:	4b0f      	ldr	r3, [pc, #60]	@ (8008f84 <vPortValidateInterruptPriority+0x7c>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8008f88 <vPortValidateInterruptPriority+0x80>)
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d90b      	bls.n	8008f6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f5a:	f383 8811 	msr	BASEPRI, r3
 8008f5e:	f3bf 8f6f 	isb	sy
 8008f62:	f3bf 8f4f 	dsb	sy
 8008f66:	603b      	str	r3, [r7, #0]
}
 8008f68:	bf00      	nop
 8008f6a:	bf00      	nop
 8008f6c:	e7fd      	b.n	8008f6a <vPortValidateInterruptPriority+0x62>
	}
 8008f6e:	bf00      	nop
 8008f70:	3714      	adds	r7, #20
 8008f72:	46bd      	mov	sp, r7
 8008f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	e000e3f0 	.word	0xe000e3f0
 8008f80:	240046e0 	.word	0x240046e0
 8008f84:	e000ed0c 	.word	0xe000ed0c
 8008f88:	240046e4 	.word	0x240046e4

08008f8c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b084      	sub	sp, #16
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d10b      	bne.n	8008fb8 <xQueueGenericReset+0x2c>
	__asm volatile
 8008fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa4:	f383 8811 	msr	BASEPRI, r3
 8008fa8:	f3bf 8f6f 	isb	sy
 8008fac:	f3bf 8f4f 	dsb	sy
 8008fb0:	60bb      	str	r3, [r7, #8]
}
 8008fb2:	bf00      	nop
 8008fb4:	bf00      	nop
 8008fb6:	e7fd      	b.n	8008fb4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008fb8:	f7ff fec6 	bl	8008d48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681a      	ldr	r2, [r3, #0]
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fc4:	68f9      	ldr	r1, [r7, #12]
 8008fc6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008fc8:	fb01 f303 	mul.w	r3, r1, r3
 8008fcc:	441a      	add	r2, r3
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681a      	ldr	r2, [r3, #0]
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681a      	ldr	r2, [r3, #0]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fe8:	3b01      	subs	r3, #1
 8008fea:	68f9      	ldr	r1, [r7, #12]
 8008fec:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008fee:	fb01 f303 	mul.w	r3, r1, r3
 8008ff2:	441a      	add	r2, r3
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	22ff      	movs	r2, #255	@ 0xff
 8008ffc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	22ff      	movs	r2, #255	@ 0xff
 8009004:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d114      	bne.n	8009038 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	691b      	ldr	r3, [r3, #16]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d01a      	beq.n	800904c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	3310      	adds	r3, #16
 800901a:	4618      	mov	r0, r3
 800901c:	f001 f942 	bl	800a2a4 <xTaskRemoveFromEventList>
 8009020:	4603      	mov	r3, r0
 8009022:	2b00      	cmp	r3, #0
 8009024:	d012      	beq.n	800904c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009026:	4b0d      	ldr	r3, [pc, #52]	@ (800905c <xQueueGenericReset+0xd0>)
 8009028:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800902c:	601a      	str	r2, [r3, #0]
 800902e:	f3bf 8f4f 	dsb	sy
 8009032:	f3bf 8f6f 	isb	sy
 8009036:	e009      	b.n	800904c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	3310      	adds	r3, #16
 800903c:	4618      	mov	r0, r3
 800903e:	f7ff fca1 	bl	8008984 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	3324      	adds	r3, #36	@ 0x24
 8009046:	4618      	mov	r0, r3
 8009048:	f7ff fc9c 	bl	8008984 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800904c:	f7ff feae 	bl	8008dac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009050:	2301      	movs	r3, #1
}
 8009052:	4618      	mov	r0, r3
 8009054:	3710      	adds	r7, #16
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
 800905a:	bf00      	nop
 800905c:	e000ed04 	.word	0xe000ed04

08009060 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009060:	b580      	push	{r7, lr}
 8009062:	b08e      	sub	sp, #56	@ 0x38
 8009064:	af02      	add	r7, sp, #8
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	607a      	str	r2, [r7, #4]
 800906c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d10b      	bne.n	800908c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009078:	f383 8811 	msr	BASEPRI, r3
 800907c:	f3bf 8f6f 	isb	sy
 8009080:	f3bf 8f4f 	dsb	sy
 8009084:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009086:	bf00      	nop
 8009088:	bf00      	nop
 800908a:	e7fd      	b.n	8009088 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800908c:	683b      	ldr	r3, [r7, #0]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d10b      	bne.n	80090aa <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009096:	f383 8811 	msr	BASEPRI, r3
 800909a:	f3bf 8f6f 	isb	sy
 800909e:	f3bf 8f4f 	dsb	sy
 80090a2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80090a4:	bf00      	nop
 80090a6:	bf00      	nop
 80090a8:	e7fd      	b.n	80090a6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d002      	beq.n	80090b6 <xQueueGenericCreateStatic+0x56>
 80090b0:	68bb      	ldr	r3, [r7, #8]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d001      	beq.n	80090ba <xQueueGenericCreateStatic+0x5a>
 80090b6:	2301      	movs	r3, #1
 80090b8:	e000      	b.n	80090bc <xQueueGenericCreateStatic+0x5c>
 80090ba:	2300      	movs	r3, #0
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d10b      	bne.n	80090d8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80090c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c4:	f383 8811 	msr	BASEPRI, r3
 80090c8:	f3bf 8f6f 	isb	sy
 80090cc:	f3bf 8f4f 	dsb	sy
 80090d0:	623b      	str	r3, [r7, #32]
}
 80090d2:	bf00      	nop
 80090d4:	bf00      	nop
 80090d6:	e7fd      	b.n	80090d4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d102      	bne.n	80090e4 <xQueueGenericCreateStatic+0x84>
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d101      	bne.n	80090e8 <xQueueGenericCreateStatic+0x88>
 80090e4:	2301      	movs	r3, #1
 80090e6:	e000      	b.n	80090ea <xQueueGenericCreateStatic+0x8a>
 80090e8:	2300      	movs	r3, #0
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d10b      	bne.n	8009106 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80090ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090f2:	f383 8811 	msr	BASEPRI, r3
 80090f6:	f3bf 8f6f 	isb	sy
 80090fa:	f3bf 8f4f 	dsb	sy
 80090fe:	61fb      	str	r3, [r7, #28]
}
 8009100:	bf00      	nop
 8009102:	bf00      	nop
 8009104:	e7fd      	b.n	8009102 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009106:	2350      	movs	r3, #80	@ 0x50
 8009108:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	2b50      	cmp	r3, #80	@ 0x50
 800910e:	d00b      	beq.n	8009128 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009114:	f383 8811 	msr	BASEPRI, r3
 8009118:	f3bf 8f6f 	isb	sy
 800911c:	f3bf 8f4f 	dsb	sy
 8009120:	61bb      	str	r3, [r7, #24]
}
 8009122:	bf00      	nop
 8009124:	bf00      	nop
 8009126:	e7fd      	b.n	8009124 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009128:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800912e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009130:	2b00      	cmp	r3, #0
 8009132:	d00d      	beq.n	8009150 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009136:	2201      	movs	r2, #1
 8009138:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800913c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8009140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009142:	9300      	str	r3, [sp, #0]
 8009144:	4613      	mov	r3, r2
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	68b9      	ldr	r1, [r7, #8]
 800914a:	68f8      	ldr	r0, [r7, #12]
 800914c:	f000 f805 	bl	800915a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009150:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8009152:	4618      	mov	r0, r3
 8009154:	3730      	adds	r7, #48	@ 0x30
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}

0800915a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800915a:	b580      	push	{r7, lr}
 800915c:	b084      	sub	sp, #16
 800915e:	af00      	add	r7, sp, #0
 8009160:	60f8      	str	r0, [r7, #12]
 8009162:	60b9      	str	r1, [r7, #8]
 8009164:	607a      	str	r2, [r7, #4]
 8009166:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d103      	bne.n	8009176 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800916e:	69bb      	ldr	r3, [r7, #24]
 8009170:	69ba      	ldr	r2, [r7, #24]
 8009172:	601a      	str	r2, [r3, #0]
 8009174:	e002      	b.n	800917c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009176:	69bb      	ldr	r3, [r7, #24]
 8009178:	687a      	ldr	r2, [r7, #4]
 800917a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800917c:	69bb      	ldr	r3, [r7, #24]
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009182:	69bb      	ldr	r3, [r7, #24]
 8009184:	68ba      	ldr	r2, [r7, #8]
 8009186:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009188:	2101      	movs	r1, #1
 800918a:	69b8      	ldr	r0, [r7, #24]
 800918c:	f7ff fefe 	bl	8008f8c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009190:	69bb      	ldr	r3, [r7, #24]
 8009192:	78fa      	ldrb	r2, [r7, #3]
 8009194:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009198:	bf00      	nop
 800919a:	3710      	adds	r7, #16
 800919c:	46bd      	mov	sp, r7
 800919e:	bd80      	pop	{r7, pc}

080091a0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80091a0:	b580      	push	{r7, lr}
 80091a2:	b08e      	sub	sp, #56	@ 0x38
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	60b9      	str	r1, [r7, #8]
 80091aa:	607a      	str	r2, [r7, #4]
 80091ac:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80091ae:	2300      	movs	r3, #0
 80091b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80091b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d10b      	bne.n	80091d4 <xQueueGenericSend+0x34>
	__asm volatile
 80091bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091c0:	f383 8811 	msr	BASEPRI, r3
 80091c4:	f3bf 8f6f 	isb	sy
 80091c8:	f3bf 8f4f 	dsb	sy
 80091cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80091ce:	bf00      	nop
 80091d0:	bf00      	nop
 80091d2:	e7fd      	b.n	80091d0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d103      	bne.n	80091e2 <xQueueGenericSend+0x42>
 80091da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d101      	bne.n	80091e6 <xQueueGenericSend+0x46>
 80091e2:	2301      	movs	r3, #1
 80091e4:	e000      	b.n	80091e8 <xQueueGenericSend+0x48>
 80091e6:	2300      	movs	r3, #0
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d10b      	bne.n	8009204 <xQueueGenericSend+0x64>
	__asm volatile
 80091ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f0:	f383 8811 	msr	BASEPRI, r3
 80091f4:	f3bf 8f6f 	isb	sy
 80091f8:	f3bf 8f4f 	dsb	sy
 80091fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80091fe:	bf00      	nop
 8009200:	bf00      	nop
 8009202:	e7fd      	b.n	8009200 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	2b02      	cmp	r3, #2
 8009208:	d103      	bne.n	8009212 <xQueueGenericSend+0x72>
 800920a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800920c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800920e:	2b01      	cmp	r3, #1
 8009210:	d101      	bne.n	8009216 <xQueueGenericSend+0x76>
 8009212:	2301      	movs	r3, #1
 8009214:	e000      	b.n	8009218 <xQueueGenericSend+0x78>
 8009216:	2300      	movs	r3, #0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d10b      	bne.n	8009234 <xQueueGenericSend+0x94>
	__asm volatile
 800921c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009220:	f383 8811 	msr	BASEPRI, r3
 8009224:	f3bf 8f6f 	isb	sy
 8009228:	f3bf 8f4f 	dsb	sy
 800922c:	623b      	str	r3, [r7, #32]
}
 800922e:	bf00      	nop
 8009230:	bf00      	nop
 8009232:	e7fd      	b.n	8009230 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009234:	f001 f9fc 	bl	800a630 <xTaskGetSchedulerState>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d102      	bne.n	8009244 <xQueueGenericSend+0xa4>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d101      	bne.n	8009248 <xQueueGenericSend+0xa8>
 8009244:	2301      	movs	r3, #1
 8009246:	e000      	b.n	800924a <xQueueGenericSend+0xaa>
 8009248:	2300      	movs	r3, #0
 800924a:	2b00      	cmp	r3, #0
 800924c:	d10b      	bne.n	8009266 <xQueueGenericSend+0xc6>
	__asm volatile
 800924e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009252:	f383 8811 	msr	BASEPRI, r3
 8009256:	f3bf 8f6f 	isb	sy
 800925a:	f3bf 8f4f 	dsb	sy
 800925e:	61fb      	str	r3, [r7, #28]
}
 8009260:	bf00      	nop
 8009262:	bf00      	nop
 8009264:	e7fd      	b.n	8009262 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009266:	f7ff fd6f 	bl	8008d48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800926a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800926e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009272:	429a      	cmp	r2, r3
 8009274:	d302      	bcc.n	800927c <xQueueGenericSend+0xdc>
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	2b02      	cmp	r3, #2
 800927a:	d129      	bne.n	80092d0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800927c:	683a      	ldr	r2, [r7, #0]
 800927e:	68b9      	ldr	r1, [r7, #8]
 8009280:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009282:	f000 fa0f 	bl	80096a4 <prvCopyDataToQueue>
 8009286:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800928c:	2b00      	cmp	r3, #0
 800928e:	d010      	beq.n	80092b2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009292:	3324      	adds	r3, #36	@ 0x24
 8009294:	4618      	mov	r0, r3
 8009296:	f001 f805 	bl	800a2a4 <xTaskRemoveFromEventList>
 800929a:	4603      	mov	r3, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	d013      	beq.n	80092c8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80092a0:	4b3f      	ldr	r3, [pc, #252]	@ (80093a0 <xQueueGenericSend+0x200>)
 80092a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092a6:	601a      	str	r2, [r3, #0]
 80092a8:	f3bf 8f4f 	dsb	sy
 80092ac:	f3bf 8f6f 	isb	sy
 80092b0:	e00a      	b.n	80092c8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80092b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d007      	beq.n	80092c8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80092b8:	4b39      	ldr	r3, [pc, #228]	@ (80093a0 <xQueueGenericSend+0x200>)
 80092ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092be:	601a      	str	r2, [r3, #0]
 80092c0:	f3bf 8f4f 	dsb	sy
 80092c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80092c8:	f7ff fd70 	bl	8008dac <vPortExitCritical>
				return pdPASS;
 80092cc:	2301      	movs	r3, #1
 80092ce:	e063      	b.n	8009398 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d103      	bne.n	80092de <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80092d6:	f7ff fd69 	bl	8008dac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80092da:	2300      	movs	r3, #0
 80092dc:	e05c      	b.n	8009398 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80092de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d106      	bne.n	80092f2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80092e4:	f107 0314 	add.w	r3, r7, #20
 80092e8:	4618      	mov	r0, r3
 80092ea:	f001 f83f 	bl	800a36c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80092ee:	2301      	movs	r3, #1
 80092f0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80092f2:	f7ff fd5b 	bl	8008dac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80092f6:	f000 fda7 	bl	8009e48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80092fa:	f7ff fd25 	bl	8008d48 <vPortEnterCritical>
 80092fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009300:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009304:	b25b      	sxtb	r3, r3
 8009306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800930a:	d103      	bne.n	8009314 <xQueueGenericSend+0x174>
 800930c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800930e:	2200      	movs	r2, #0
 8009310:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009316:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800931a:	b25b      	sxtb	r3, r3
 800931c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009320:	d103      	bne.n	800932a <xQueueGenericSend+0x18a>
 8009322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009324:	2200      	movs	r2, #0
 8009326:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800932a:	f7ff fd3f 	bl	8008dac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800932e:	1d3a      	adds	r2, r7, #4
 8009330:	f107 0314 	add.w	r3, r7, #20
 8009334:	4611      	mov	r1, r2
 8009336:	4618      	mov	r0, r3
 8009338:	f001 f82e 	bl	800a398 <xTaskCheckForTimeOut>
 800933c:	4603      	mov	r3, r0
 800933e:	2b00      	cmp	r3, #0
 8009340:	d124      	bne.n	800938c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009342:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009344:	f000 faa6 	bl	8009894 <prvIsQueueFull>
 8009348:	4603      	mov	r3, r0
 800934a:	2b00      	cmp	r3, #0
 800934c:	d018      	beq.n	8009380 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800934e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009350:	3310      	adds	r3, #16
 8009352:	687a      	ldr	r2, [r7, #4]
 8009354:	4611      	mov	r1, r2
 8009356:	4618      	mov	r0, r3
 8009358:	f000 ff52 	bl	800a200 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800935c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800935e:	f000 fa31 	bl	80097c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009362:	f000 fd7f 	bl	8009e64 <xTaskResumeAll>
 8009366:	4603      	mov	r3, r0
 8009368:	2b00      	cmp	r3, #0
 800936a:	f47f af7c 	bne.w	8009266 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800936e:	4b0c      	ldr	r3, [pc, #48]	@ (80093a0 <xQueueGenericSend+0x200>)
 8009370:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009374:	601a      	str	r2, [r3, #0]
 8009376:	f3bf 8f4f 	dsb	sy
 800937a:	f3bf 8f6f 	isb	sy
 800937e:	e772      	b.n	8009266 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009380:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009382:	f000 fa1f 	bl	80097c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009386:	f000 fd6d 	bl	8009e64 <xTaskResumeAll>
 800938a:	e76c      	b.n	8009266 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800938c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800938e:	f000 fa19 	bl	80097c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009392:	f000 fd67 	bl	8009e64 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009396:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009398:	4618      	mov	r0, r3
 800939a:	3738      	adds	r7, #56	@ 0x38
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}
 80093a0:	e000ed04 	.word	0xe000ed04

080093a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b090      	sub	sp, #64	@ 0x40
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	60b9      	str	r1, [r7, #8]
 80093ae:	607a      	str	r2, [r7, #4]
 80093b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80093b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10b      	bne.n	80093d4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80093bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c0:	f383 8811 	msr	BASEPRI, r3
 80093c4:	f3bf 8f6f 	isb	sy
 80093c8:	f3bf 8f4f 	dsb	sy
 80093cc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80093ce:	bf00      	nop
 80093d0:	bf00      	nop
 80093d2:	e7fd      	b.n	80093d0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d103      	bne.n	80093e2 <xQueueGenericSendFromISR+0x3e>
 80093da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d101      	bne.n	80093e6 <xQueueGenericSendFromISR+0x42>
 80093e2:	2301      	movs	r3, #1
 80093e4:	e000      	b.n	80093e8 <xQueueGenericSendFromISR+0x44>
 80093e6:	2300      	movs	r3, #0
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d10b      	bne.n	8009404 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80093ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f0:	f383 8811 	msr	BASEPRI, r3
 80093f4:	f3bf 8f6f 	isb	sy
 80093f8:	f3bf 8f4f 	dsb	sy
 80093fc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80093fe:	bf00      	nop
 8009400:	bf00      	nop
 8009402:	e7fd      	b.n	8009400 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	2b02      	cmp	r3, #2
 8009408:	d103      	bne.n	8009412 <xQueueGenericSendFromISR+0x6e>
 800940a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800940c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800940e:	2b01      	cmp	r3, #1
 8009410:	d101      	bne.n	8009416 <xQueueGenericSendFromISR+0x72>
 8009412:	2301      	movs	r3, #1
 8009414:	e000      	b.n	8009418 <xQueueGenericSendFromISR+0x74>
 8009416:	2300      	movs	r3, #0
 8009418:	2b00      	cmp	r3, #0
 800941a:	d10b      	bne.n	8009434 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800941c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009420:	f383 8811 	msr	BASEPRI, r3
 8009424:	f3bf 8f6f 	isb	sy
 8009428:	f3bf 8f4f 	dsb	sy
 800942c:	623b      	str	r3, [r7, #32]
}
 800942e:	bf00      	nop
 8009430:	bf00      	nop
 8009432:	e7fd      	b.n	8009430 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009434:	f7ff fd68 	bl	8008f08 <vPortValidateInterruptPriority>
	__asm volatile
 8009438:	f3ef 8211 	mrs	r2, BASEPRI
 800943c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009440:	f383 8811 	msr	BASEPRI, r3
 8009444:	f3bf 8f6f 	isb	sy
 8009448:	f3bf 8f4f 	dsb	sy
 800944c:	61fa      	str	r2, [r7, #28]
 800944e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8009450:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009452:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009456:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800945a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800945c:	429a      	cmp	r2, r3
 800945e:	d302      	bcc.n	8009466 <xQueueGenericSendFromISR+0xc2>
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	2b02      	cmp	r3, #2
 8009464:	d12f      	bne.n	80094c6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009468:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800946c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009474:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009476:	683a      	ldr	r2, [r7, #0]
 8009478:	68b9      	ldr	r1, [r7, #8]
 800947a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800947c:	f000 f912 	bl	80096a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009480:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009488:	d112      	bne.n	80094b0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800948a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800948c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800948e:	2b00      	cmp	r3, #0
 8009490:	d016      	beq.n	80094c0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009494:	3324      	adds	r3, #36	@ 0x24
 8009496:	4618      	mov	r0, r3
 8009498:	f000 ff04 	bl	800a2a4 <xTaskRemoveFromEventList>
 800949c:	4603      	mov	r3, r0
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00e      	beq.n	80094c0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d00b      	beq.n	80094c0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	2201      	movs	r2, #1
 80094ac:	601a      	str	r2, [r3, #0]
 80094ae:	e007      	b.n	80094c0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80094b0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80094b4:	3301      	adds	r3, #1
 80094b6:	b2db      	uxtb	r3, r3
 80094b8:	b25a      	sxtb	r2, r3
 80094ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80094c0:	2301      	movs	r3, #1
 80094c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80094c4:	e001      	b.n	80094ca <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80094c6:	2300      	movs	r3, #0
 80094c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80094ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80094cc:	617b      	str	r3, [r7, #20]
	__asm volatile
 80094ce:	697b      	ldr	r3, [r7, #20]
 80094d0:	f383 8811 	msr	BASEPRI, r3
}
 80094d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80094d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3740      	adds	r7, #64	@ 0x40
 80094dc:	46bd      	mov	sp, r7
 80094de:	bd80      	pop	{r7, pc}

080094e0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b08c      	sub	sp, #48	@ 0x30
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80094ec:	2300      	movs	r3, #0
 80094ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80094f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d10b      	bne.n	8009512 <xQueueReceive+0x32>
	__asm volatile
 80094fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094fe:	f383 8811 	msr	BASEPRI, r3
 8009502:	f3bf 8f6f 	isb	sy
 8009506:	f3bf 8f4f 	dsb	sy
 800950a:	623b      	str	r3, [r7, #32]
}
 800950c:	bf00      	nop
 800950e:	bf00      	nop
 8009510:	e7fd      	b.n	800950e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d103      	bne.n	8009520 <xQueueReceive+0x40>
 8009518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800951c:	2b00      	cmp	r3, #0
 800951e:	d101      	bne.n	8009524 <xQueueReceive+0x44>
 8009520:	2301      	movs	r3, #1
 8009522:	e000      	b.n	8009526 <xQueueReceive+0x46>
 8009524:	2300      	movs	r3, #0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d10b      	bne.n	8009542 <xQueueReceive+0x62>
	__asm volatile
 800952a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800952e:	f383 8811 	msr	BASEPRI, r3
 8009532:	f3bf 8f6f 	isb	sy
 8009536:	f3bf 8f4f 	dsb	sy
 800953a:	61fb      	str	r3, [r7, #28]
}
 800953c:	bf00      	nop
 800953e:	bf00      	nop
 8009540:	e7fd      	b.n	800953e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009542:	f001 f875 	bl	800a630 <xTaskGetSchedulerState>
 8009546:	4603      	mov	r3, r0
 8009548:	2b00      	cmp	r3, #0
 800954a:	d102      	bne.n	8009552 <xQueueReceive+0x72>
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d101      	bne.n	8009556 <xQueueReceive+0x76>
 8009552:	2301      	movs	r3, #1
 8009554:	e000      	b.n	8009558 <xQueueReceive+0x78>
 8009556:	2300      	movs	r3, #0
 8009558:	2b00      	cmp	r3, #0
 800955a:	d10b      	bne.n	8009574 <xQueueReceive+0x94>
	__asm volatile
 800955c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009560:	f383 8811 	msr	BASEPRI, r3
 8009564:	f3bf 8f6f 	isb	sy
 8009568:	f3bf 8f4f 	dsb	sy
 800956c:	61bb      	str	r3, [r7, #24]
}
 800956e:	bf00      	nop
 8009570:	bf00      	nop
 8009572:	e7fd      	b.n	8009570 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009574:	f7ff fbe8 	bl	8008d48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800957a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800957c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800957e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009580:	2b00      	cmp	r3, #0
 8009582:	d01f      	beq.n	80095c4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009584:	68b9      	ldr	r1, [r7, #8]
 8009586:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009588:	f000 f8f6 	bl	8009778 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800958c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800958e:	1e5a      	subs	r2, r3, #1
 8009590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009592:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009596:	691b      	ldr	r3, [r3, #16]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d00f      	beq.n	80095bc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800959c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800959e:	3310      	adds	r3, #16
 80095a0:	4618      	mov	r0, r3
 80095a2:	f000 fe7f 	bl	800a2a4 <xTaskRemoveFromEventList>
 80095a6:	4603      	mov	r3, r0
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d007      	beq.n	80095bc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80095ac:	4b3c      	ldr	r3, [pc, #240]	@ (80096a0 <xQueueReceive+0x1c0>)
 80095ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095b2:	601a      	str	r2, [r3, #0]
 80095b4:	f3bf 8f4f 	dsb	sy
 80095b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80095bc:	f7ff fbf6 	bl	8008dac <vPortExitCritical>
				return pdPASS;
 80095c0:	2301      	movs	r3, #1
 80095c2:	e069      	b.n	8009698 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d103      	bne.n	80095d2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80095ca:	f7ff fbef 	bl	8008dac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80095ce:	2300      	movs	r3, #0
 80095d0:	e062      	b.n	8009698 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80095d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d106      	bne.n	80095e6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80095d8:	f107 0310 	add.w	r3, r7, #16
 80095dc:	4618      	mov	r0, r3
 80095de:	f000 fec5 	bl	800a36c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80095e2:	2301      	movs	r3, #1
 80095e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80095e6:	f7ff fbe1 	bl	8008dac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80095ea:	f000 fc2d 	bl	8009e48 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80095ee:	f7ff fbab 	bl	8008d48 <vPortEnterCritical>
 80095f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80095f8:	b25b      	sxtb	r3, r3
 80095fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095fe:	d103      	bne.n	8009608 <xQueueReceive+0x128>
 8009600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009602:	2200      	movs	r2, #0
 8009604:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800960a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800960e:	b25b      	sxtb	r3, r3
 8009610:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009614:	d103      	bne.n	800961e <xQueueReceive+0x13e>
 8009616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009618:	2200      	movs	r2, #0
 800961a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800961e:	f7ff fbc5 	bl	8008dac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009622:	1d3a      	adds	r2, r7, #4
 8009624:	f107 0310 	add.w	r3, r7, #16
 8009628:	4611      	mov	r1, r2
 800962a:	4618      	mov	r0, r3
 800962c:	f000 feb4 	bl	800a398 <xTaskCheckForTimeOut>
 8009630:	4603      	mov	r3, r0
 8009632:	2b00      	cmp	r3, #0
 8009634:	d123      	bne.n	800967e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009636:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009638:	f000 f916 	bl	8009868 <prvIsQueueEmpty>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	d017      	beq.n	8009672 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009644:	3324      	adds	r3, #36	@ 0x24
 8009646:	687a      	ldr	r2, [r7, #4]
 8009648:	4611      	mov	r1, r2
 800964a:	4618      	mov	r0, r3
 800964c:	f000 fdd8 	bl	800a200 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009650:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009652:	f000 f8b7 	bl	80097c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009656:	f000 fc05 	bl	8009e64 <xTaskResumeAll>
 800965a:	4603      	mov	r3, r0
 800965c:	2b00      	cmp	r3, #0
 800965e:	d189      	bne.n	8009574 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009660:	4b0f      	ldr	r3, [pc, #60]	@ (80096a0 <xQueueReceive+0x1c0>)
 8009662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009666:	601a      	str	r2, [r3, #0]
 8009668:	f3bf 8f4f 	dsb	sy
 800966c:	f3bf 8f6f 	isb	sy
 8009670:	e780      	b.n	8009574 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009672:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009674:	f000 f8a6 	bl	80097c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009678:	f000 fbf4 	bl	8009e64 <xTaskResumeAll>
 800967c:	e77a      	b.n	8009574 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800967e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009680:	f000 f8a0 	bl	80097c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009684:	f000 fbee 	bl	8009e64 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009688:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800968a:	f000 f8ed 	bl	8009868 <prvIsQueueEmpty>
 800968e:	4603      	mov	r3, r0
 8009690:	2b00      	cmp	r3, #0
 8009692:	f43f af6f 	beq.w	8009574 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009696:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009698:	4618      	mov	r0, r3
 800969a:	3730      	adds	r7, #48	@ 0x30
 800969c:	46bd      	mov	sp, r7
 800969e:	bd80      	pop	{r7, pc}
 80096a0:	e000ed04 	.word	0xe000ed04

080096a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b086      	sub	sp, #24
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	60f8      	str	r0, [r7, #12]
 80096ac:	60b9      	str	r1, [r7, #8]
 80096ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80096b0:	2300      	movs	r3, #0
 80096b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d10d      	bne.n	80096de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d14d      	bne.n	8009766 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	689b      	ldr	r3, [r3, #8]
 80096ce:	4618      	mov	r0, r3
 80096d0:	f000 ffcc 	bl	800a66c <xTaskPriorityDisinherit>
 80096d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2200      	movs	r2, #0
 80096da:	609a      	str	r2, [r3, #8]
 80096dc:	e043      	b.n	8009766 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d119      	bne.n	8009718 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	6858      	ldr	r0, [r3, #4]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ec:	461a      	mov	r2, r3
 80096ee:	68b9      	ldr	r1, [r7, #8]
 80096f0:	f001 fc72 	bl	800afd8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	685a      	ldr	r2, [r3, #4]
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096fc:	441a      	add	r2, r3
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	685a      	ldr	r2, [r3, #4]
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	689b      	ldr	r3, [r3, #8]
 800970a:	429a      	cmp	r2, r3
 800970c:	d32b      	bcc.n	8009766 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	681a      	ldr	r2, [r3, #0]
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	605a      	str	r2, [r3, #4]
 8009716:	e026      	b.n	8009766 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	68d8      	ldr	r0, [r3, #12]
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009720:	461a      	mov	r2, r3
 8009722:	68b9      	ldr	r1, [r7, #8]
 8009724:	f001 fc58 	bl	800afd8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	68da      	ldr	r2, [r3, #12]
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009730:	425b      	negs	r3, r3
 8009732:	441a      	add	r2, r3
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	68da      	ldr	r2, [r3, #12]
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	429a      	cmp	r2, r3
 8009742:	d207      	bcs.n	8009754 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	689a      	ldr	r2, [r3, #8]
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800974c:	425b      	negs	r3, r3
 800974e:	441a      	add	r2, r3
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2b02      	cmp	r3, #2
 8009758:	d105      	bne.n	8009766 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800975a:	693b      	ldr	r3, [r7, #16]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d002      	beq.n	8009766 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	3b01      	subs	r3, #1
 8009764:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009766:	693b      	ldr	r3, [r7, #16]
 8009768:	1c5a      	adds	r2, r3, #1
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800976e:	697b      	ldr	r3, [r7, #20]
}
 8009770:	4618      	mov	r0, r3
 8009772:	3718      	adds	r7, #24
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}

08009778 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b082      	sub	sp, #8
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
 8009780:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009786:	2b00      	cmp	r3, #0
 8009788:	d018      	beq.n	80097bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	68da      	ldr	r2, [r3, #12]
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009792:	441a      	add	r2, r3
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	68da      	ldr	r2, [r3, #12]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	429a      	cmp	r2, r3
 80097a2:	d303      	bcc.n	80097ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681a      	ldr	r2, [r3, #0]
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	68d9      	ldr	r1, [r3, #12]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097b4:	461a      	mov	r2, r3
 80097b6:	6838      	ldr	r0, [r7, #0]
 80097b8:	f001 fc0e 	bl	800afd8 <memcpy>
	}
}
 80097bc:	bf00      	nop
 80097be:	3708      	adds	r7, #8
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b084      	sub	sp, #16
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80097cc:	f7ff fabc 	bl	8008d48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80097d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097d8:	e011      	b.n	80097fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d012      	beq.n	8009808 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	3324      	adds	r3, #36	@ 0x24
 80097e6:	4618      	mov	r0, r3
 80097e8:	f000 fd5c 	bl	800a2a4 <xTaskRemoveFromEventList>
 80097ec:	4603      	mov	r3, r0
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d001      	beq.n	80097f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80097f2:	f000 fe35 	bl	800a460 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80097f6:	7bfb      	ldrb	r3, [r7, #15]
 80097f8:	3b01      	subs	r3, #1
 80097fa:	b2db      	uxtb	r3, r3
 80097fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80097fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009802:	2b00      	cmp	r3, #0
 8009804:	dce9      	bgt.n	80097da <prvUnlockQueue+0x16>
 8009806:	e000      	b.n	800980a <prvUnlockQueue+0x46>
					break;
 8009808:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	22ff      	movs	r2, #255	@ 0xff
 800980e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009812:	f7ff facb 	bl	8008dac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009816:	f7ff fa97 	bl	8008d48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009820:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009822:	e011      	b.n	8009848 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d012      	beq.n	8009852 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	3310      	adds	r3, #16
 8009830:	4618      	mov	r0, r3
 8009832:	f000 fd37 	bl	800a2a4 <xTaskRemoveFromEventList>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d001      	beq.n	8009840 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800983c:	f000 fe10 	bl	800a460 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009840:	7bbb      	ldrb	r3, [r7, #14]
 8009842:	3b01      	subs	r3, #1
 8009844:	b2db      	uxtb	r3, r3
 8009846:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009848:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800984c:	2b00      	cmp	r3, #0
 800984e:	dce9      	bgt.n	8009824 <prvUnlockQueue+0x60>
 8009850:	e000      	b.n	8009854 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009852:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	22ff      	movs	r2, #255	@ 0xff
 8009858:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800985c:	f7ff faa6 	bl	8008dac <vPortExitCritical>
}
 8009860:	bf00      	nop
 8009862:	3710      	adds	r7, #16
 8009864:	46bd      	mov	sp, r7
 8009866:	bd80      	pop	{r7, pc}

08009868 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009868:	b580      	push	{r7, lr}
 800986a:	b084      	sub	sp, #16
 800986c:	af00      	add	r7, sp, #0
 800986e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009870:	f7ff fa6a 	bl	8008d48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009878:	2b00      	cmp	r3, #0
 800987a:	d102      	bne.n	8009882 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800987c:	2301      	movs	r3, #1
 800987e:	60fb      	str	r3, [r7, #12]
 8009880:	e001      	b.n	8009886 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009882:	2300      	movs	r3, #0
 8009884:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009886:	f7ff fa91 	bl	8008dac <vPortExitCritical>

	return xReturn;
 800988a:	68fb      	ldr	r3, [r7, #12]
}
 800988c:	4618      	mov	r0, r3
 800988e:	3710      	adds	r7, #16
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}

08009894 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b084      	sub	sp, #16
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800989c:	f7ff fa54 	bl	8008d48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80098a8:	429a      	cmp	r2, r3
 80098aa:	d102      	bne.n	80098b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80098ac:	2301      	movs	r3, #1
 80098ae:	60fb      	str	r3, [r7, #12]
 80098b0:	e001      	b.n	80098b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80098b2:	2300      	movs	r3, #0
 80098b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80098b6:	f7ff fa79 	bl	8008dac <vPortExitCritical>

	return xReturn;
 80098ba:	68fb      	ldr	r3, [r7, #12]
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3710      	adds	r7, #16
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}

080098c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80098c4:	b480      	push	{r7}
 80098c6:	b085      	sub	sp, #20
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80098ce:	2300      	movs	r3, #0
 80098d0:	60fb      	str	r3, [r7, #12]
 80098d2:	e014      	b.n	80098fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80098d4:	4a0f      	ldr	r2, [pc, #60]	@ (8009914 <vQueueAddToRegistry+0x50>)
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d10b      	bne.n	80098f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80098e0:	490c      	ldr	r1, [pc, #48]	@ (8009914 <vQueueAddToRegistry+0x50>)
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	683a      	ldr	r2, [r7, #0]
 80098e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80098ea:	4a0a      	ldr	r2, [pc, #40]	@ (8009914 <vQueueAddToRegistry+0x50>)
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	00db      	lsls	r3, r3, #3
 80098f0:	4413      	add	r3, r2
 80098f2:	687a      	ldr	r2, [r7, #4]
 80098f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80098f6:	e006      	b.n	8009906 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	3301      	adds	r3, #1
 80098fc:	60fb      	str	r3, [r7, #12]
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2b07      	cmp	r3, #7
 8009902:	d9e7      	bls.n	80098d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009904:	bf00      	nop
 8009906:	bf00      	nop
 8009908:	3714      	adds	r7, #20
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr
 8009912:	bf00      	nop
 8009914:	240046e8 	.word	0x240046e8

08009918 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009918:	b580      	push	{r7, lr}
 800991a:	b086      	sub	sp, #24
 800991c:	af00      	add	r7, sp, #0
 800991e:	60f8      	str	r0, [r7, #12]
 8009920:	60b9      	str	r1, [r7, #8]
 8009922:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009928:	f7ff fa0e 	bl	8008d48 <vPortEnterCritical>
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009932:	b25b      	sxtb	r3, r3
 8009934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009938:	d103      	bne.n	8009942 <vQueueWaitForMessageRestricted+0x2a>
 800993a:	697b      	ldr	r3, [r7, #20]
 800993c:	2200      	movs	r2, #0
 800993e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009948:	b25b      	sxtb	r3, r3
 800994a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800994e:	d103      	bne.n	8009958 <vQueueWaitForMessageRestricted+0x40>
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	2200      	movs	r2, #0
 8009954:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009958:	f7ff fa28 	bl	8008dac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009960:	2b00      	cmp	r3, #0
 8009962:	d106      	bne.n	8009972 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	3324      	adds	r3, #36	@ 0x24
 8009968:	687a      	ldr	r2, [r7, #4]
 800996a:	68b9      	ldr	r1, [r7, #8]
 800996c:	4618      	mov	r0, r3
 800996e:	f000 fc6d 	bl	800a24c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009972:	6978      	ldr	r0, [r7, #20]
 8009974:	f7ff ff26 	bl	80097c4 <prvUnlockQueue>
	}
 8009978:	bf00      	nop
 800997a:	3718      	adds	r7, #24
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}

08009980 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009980:	b580      	push	{r7, lr}
 8009982:	b08e      	sub	sp, #56	@ 0x38
 8009984:	af04      	add	r7, sp, #16
 8009986:	60f8      	str	r0, [r7, #12]
 8009988:	60b9      	str	r1, [r7, #8]
 800998a:	607a      	str	r2, [r7, #4]
 800998c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800998e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009990:	2b00      	cmp	r3, #0
 8009992:	d10b      	bne.n	80099ac <xTaskCreateStatic+0x2c>
	__asm volatile
 8009994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009998:	f383 8811 	msr	BASEPRI, r3
 800999c:	f3bf 8f6f 	isb	sy
 80099a0:	f3bf 8f4f 	dsb	sy
 80099a4:	623b      	str	r3, [r7, #32]
}
 80099a6:	bf00      	nop
 80099a8:	bf00      	nop
 80099aa:	e7fd      	b.n	80099a8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80099ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d10b      	bne.n	80099ca <xTaskCreateStatic+0x4a>
	__asm volatile
 80099b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099b6:	f383 8811 	msr	BASEPRI, r3
 80099ba:	f3bf 8f6f 	isb	sy
 80099be:	f3bf 8f4f 	dsb	sy
 80099c2:	61fb      	str	r3, [r7, #28]
}
 80099c4:	bf00      	nop
 80099c6:	bf00      	nop
 80099c8:	e7fd      	b.n	80099c6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80099ca:	23a8      	movs	r3, #168	@ 0xa8
 80099cc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80099ce:	693b      	ldr	r3, [r7, #16]
 80099d0:	2ba8      	cmp	r3, #168	@ 0xa8
 80099d2:	d00b      	beq.n	80099ec <xTaskCreateStatic+0x6c>
	__asm volatile
 80099d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d8:	f383 8811 	msr	BASEPRI, r3
 80099dc:	f3bf 8f6f 	isb	sy
 80099e0:	f3bf 8f4f 	dsb	sy
 80099e4:	61bb      	str	r3, [r7, #24]
}
 80099e6:	bf00      	nop
 80099e8:	bf00      	nop
 80099ea:	e7fd      	b.n	80099e8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80099ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80099ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d01e      	beq.n	8009a32 <xTaskCreateStatic+0xb2>
 80099f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d01b      	beq.n	8009a32 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80099fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099fc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80099fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a00:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009a02:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a06:	2202      	movs	r2, #2
 8009a08:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	9303      	str	r3, [sp, #12]
 8009a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a12:	9302      	str	r3, [sp, #8]
 8009a14:	f107 0314 	add.w	r3, r7, #20
 8009a18:	9301      	str	r3, [sp, #4]
 8009a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a1c:	9300      	str	r3, [sp, #0]
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	687a      	ldr	r2, [r7, #4]
 8009a22:	68b9      	ldr	r1, [r7, #8]
 8009a24:	68f8      	ldr	r0, [r7, #12]
 8009a26:	f000 f851 	bl	8009acc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a2a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009a2c:	f000 f8f6 	bl	8009c1c <prvAddNewTaskToReadyList>
 8009a30:	e001      	b.n	8009a36 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009a32:	2300      	movs	r3, #0
 8009a34:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009a36:	697b      	ldr	r3, [r7, #20]
	}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3728      	adds	r7, #40	@ 0x28
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}

08009a40 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b08c      	sub	sp, #48	@ 0x30
 8009a44:	af04      	add	r7, sp, #16
 8009a46:	60f8      	str	r0, [r7, #12]
 8009a48:	60b9      	str	r1, [r7, #8]
 8009a4a:	603b      	str	r3, [r7, #0]
 8009a4c:	4613      	mov	r3, r2
 8009a4e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009a50:	88fb      	ldrh	r3, [r7, #6]
 8009a52:	009b      	lsls	r3, r3, #2
 8009a54:	4618      	mov	r0, r3
 8009a56:	f7fe fda7 	bl	80085a8 <pvPortMalloc>
 8009a5a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009a5c:	697b      	ldr	r3, [r7, #20]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d00e      	beq.n	8009a80 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009a62:	20a8      	movs	r0, #168	@ 0xa8
 8009a64:	f7fe fda0 	bl	80085a8 <pvPortMalloc>
 8009a68:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009a6a:	69fb      	ldr	r3, [r7, #28]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d003      	beq.n	8009a78 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009a70:	69fb      	ldr	r3, [r7, #28]
 8009a72:	697a      	ldr	r2, [r7, #20]
 8009a74:	631a      	str	r2, [r3, #48]	@ 0x30
 8009a76:	e005      	b.n	8009a84 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009a78:	6978      	ldr	r0, [r7, #20]
 8009a7a:	f7fe fe63 	bl	8008744 <vPortFree>
 8009a7e:	e001      	b.n	8009a84 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009a80:	2300      	movs	r3, #0
 8009a82:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009a84:	69fb      	ldr	r3, [r7, #28]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d017      	beq.n	8009aba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009a8a:	69fb      	ldr	r3, [r7, #28]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009a92:	88fa      	ldrh	r2, [r7, #6]
 8009a94:	2300      	movs	r3, #0
 8009a96:	9303      	str	r3, [sp, #12]
 8009a98:	69fb      	ldr	r3, [r7, #28]
 8009a9a:	9302      	str	r3, [sp, #8]
 8009a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a9e:	9301      	str	r3, [sp, #4]
 8009aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009aa2:	9300      	str	r3, [sp, #0]
 8009aa4:	683b      	ldr	r3, [r7, #0]
 8009aa6:	68b9      	ldr	r1, [r7, #8]
 8009aa8:	68f8      	ldr	r0, [r7, #12]
 8009aaa:	f000 f80f 	bl	8009acc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009aae:	69f8      	ldr	r0, [r7, #28]
 8009ab0:	f000 f8b4 	bl	8009c1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009ab4:	2301      	movs	r3, #1
 8009ab6:	61bb      	str	r3, [r7, #24]
 8009ab8:	e002      	b.n	8009ac0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009aba:	f04f 33ff 	mov.w	r3, #4294967295
 8009abe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009ac0:	69bb      	ldr	r3, [r7, #24]
	}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3720      	adds	r7, #32
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
	...

08009acc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b088      	sub	sp, #32
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	607a      	str	r2, [r7, #4]
 8009ad8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009adc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	009b      	lsls	r3, r3, #2
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	21a5      	movs	r1, #165	@ 0xa5
 8009ae6:	f001 f9eb 	bl	800aec0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009aee:	6879      	ldr	r1, [r7, #4]
 8009af0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8009af4:	440b      	add	r3, r1
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	4413      	add	r3, r2
 8009afa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009afc:	69bb      	ldr	r3, [r7, #24]
 8009afe:	f023 0307 	bic.w	r3, r3, #7
 8009b02:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	f003 0307 	and.w	r3, r3, #7
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d00b      	beq.n	8009b26 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b12:	f383 8811 	msr	BASEPRI, r3
 8009b16:	f3bf 8f6f 	isb	sy
 8009b1a:	f3bf 8f4f 	dsb	sy
 8009b1e:	617b      	str	r3, [r7, #20]
}
 8009b20:	bf00      	nop
 8009b22:	bf00      	nop
 8009b24:	e7fd      	b.n	8009b22 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d01f      	beq.n	8009b6c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	61fb      	str	r3, [r7, #28]
 8009b30:	e012      	b.n	8009b58 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b32:	68ba      	ldr	r2, [r7, #8]
 8009b34:	69fb      	ldr	r3, [r7, #28]
 8009b36:	4413      	add	r3, r2
 8009b38:	7819      	ldrb	r1, [r3, #0]
 8009b3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b3c:	69fb      	ldr	r3, [r7, #28]
 8009b3e:	4413      	add	r3, r2
 8009b40:	3334      	adds	r3, #52	@ 0x34
 8009b42:	460a      	mov	r2, r1
 8009b44:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009b46:	68ba      	ldr	r2, [r7, #8]
 8009b48:	69fb      	ldr	r3, [r7, #28]
 8009b4a:	4413      	add	r3, r2
 8009b4c:	781b      	ldrb	r3, [r3, #0]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d006      	beq.n	8009b60 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b52:	69fb      	ldr	r3, [r7, #28]
 8009b54:	3301      	adds	r3, #1
 8009b56:	61fb      	str	r3, [r7, #28]
 8009b58:	69fb      	ldr	r3, [r7, #28]
 8009b5a:	2b0f      	cmp	r3, #15
 8009b5c:	d9e9      	bls.n	8009b32 <prvInitialiseNewTask+0x66>
 8009b5e:	e000      	b.n	8009b62 <prvInitialiseNewTask+0x96>
			{
				break;
 8009b60:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b64:	2200      	movs	r2, #0
 8009b66:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009b6a:	e003      	b.n	8009b74 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b6e:	2200      	movs	r2, #0
 8009b70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b76:	2b37      	cmp	r3, #55	@ 0x37
 8009b78:	d901      	bls.n	8009b7e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009b7a:	2337      	movs	r3, #55	@ 0x37
 8009b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b82:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b88:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009b90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b92:	3304      	adds	r3, #4
 8009b94:	4618      	mov	r0, r3
 8009b96:	f7fe ff15 	bl	80089c4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b9c:	3318      	adds	r3, #24
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7fe ff10 	bl	80089c4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009ba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ba6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ba8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bac:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bb8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bcc:	3354      	adds	r3, #84	@ 0x54
 8009bce:	224c      	movs	r2, #76	@ 0x4c
 8009bd0:	2100      	movs	r1, #0
 8009bd2:	4618      	mov	r0, r3
 8009bd4:	f001 f974 	bl	800aec0 <memset>
 8009bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bda:	4a0d      	ldr	r2, [pc, #52]	@ (8009c10 <prvInitialiseNewTask+0x144>)
 8009bdc:	659a      	str	r2, [r3, #88]	@ 0x58
 8009bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be0:	4a0c      	ldr	r2, [pc, #48]	@ (8009c14 <prvInitialiseNewTask+0x148>)
 8009be2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be6:	4a0c      	ldr	r2, [pc, #48]	@ (8009c18 <prvInitialiseNewTask+0x14c>)
 8009be8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009bea:	683a      	ldr	r2, [r7, #0]
 8009bec:	68f9      	ldr	r1, [r7, #12]
 8009bee:	69b8      	ldr	r0, [r7, #24]
 8009bf0:	f7fe ff7c 	bl	8008aec <pxPortInitialiseStack>
 8009bf4:	4602      	mov	r2, r0
 8009bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d002      	beq.n	8009c06 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c06:	bf00      	nop
 8009c08:	3720      	adds	r7, #32
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}
 8009c0e:	bf00      	nop
 8009c10:	24004d58 	.word	0x24004d58
 8009c14:	24004dc0 	.word	0x24004dc0
 8009c18:	24004e28 	.word	0x24004e28

08009c1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	b082      	sub	sp, #8
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009c24:	f7ff f890 	bl	8008d48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009c28:	4b2d      	ldr	r3, [pc, #180]	@ (8009ce0 <prvAddNewTaskToReadyList+0xc4>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	3301      	adds	r3, #1
 8009c2e:	4a2c      	ldr	r2, [pc, #176]	@ (8009ce0 <prvAddNewTaskToReadyList+0xc4>)
 8009c30:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009c32:	4b2c      	ldr	r3, [pc, #176]	@ (8009ce4 <prvAddNewTaskToReadyList+0xc8>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d109      	bne.n	8009c4e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009c3a:	4a2a      	ldr	r2, [pc, #168]	@ (8009ce4 <prvAddNewTaskToReadyList+0xc8>)
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009c40:	4b27      	ldr	r3, [pc, #156]	@ (8009ce0 <prvAddNewTaskToReadyList+0xc4>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	2b01      	cmp	r3, #1
 8009c46:	d110      	bne.n	8009c6a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009c48:	f000 fc2e 	bl	800a4a8 <prvInitialiseTaskLists>
 8009c4c:	e00d      	b.n	8009c6a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009c4e:	4b26      	ldr	r3, [pc, #152]	@ (8009ce8 <prvAddNewTaskToReadyList+0xcc>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d109      	bne.n	8009c6a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009c56:	4b23      	ldr	r3, [pc, #140]	@ (8009ce4 <prvAddNewTaskToReadyList+0xc8>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d802      	bhi.n	8009c6a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009c64:	4a1f      	ldr	r2, [pc, #124]	@ (8009ce4 <prvAddNewTaskToReadyList+0xc8>)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009c6a:	4b20      	ldr	r3, [pc, #128]	@ (8009cec <prvAddNewTaskToReadyList+0xd0>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	3301      	adds	r3, #1
 8009c70:	4a1e      	ldr	r2, [pc, #120]	@ (8009cec <prvAddNewTaskToReadyList+0xd0>)
 8009c72:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009c74:	4b1d      	ldr	r3, [pc, #116]	@ (8009cec <prvAddNewTaskToReadyList+0xd0>)
 8009c76:	681a      	ldr	r2, [r3, #0]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c80:	4b1b      	ldr	r3, [pc, #108]	@ (8009cf0 <prvAddNewTaskToReadyList+0xd4>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d903      	bls.n	8009c90 <prvAddNewTaskToReadyList+0x74>
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c8c:	4a18      	ldr	r2, [pc, #96]	@ (8009cf0 <prvAddNewTaskToReadyList+0xd4>)
 8009c8e:	6013      	str	r3, [r2, #0]
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c94:	4613      	mov	r3, r2
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	4413      	add	r3, r2
 8009c9a:	009b      	lsls	r3, r3, #2
 8009c9c:	4a15      	ldr	r2, [pc, #84]	@ (8009cf4 <prvAddNewTaskToReadyList+0xd8>)
 8009c9e:	441a      	add	r2, r3
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	3304      	adds	r3, #4
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	4610      	mov	r0, r2
 8009ca8:	f7fe fe99 	bl	80089de <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009cac:	f7ff f87e 	bl	8008dac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009cb0:	4b0d      	ldr	r3, [pc, #52]	@ (8009ce8 <prvAddNewTaskToReadyList+0xcc>)
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d00e      	beq.n	8009cd6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8009ce4 <prvAddNewTaskToReadyList+0xc8>)
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cc2:	429a      	cmp	r2, r3
 8009cc4:	d207      	bcs.n	8009cd6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8009cf8 <prvAddNewTaskToReadyList+0xdc>)
 8009cc8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ccc:	601a      	str	r2, [r3, #0]
 8009cce:	f3bf 8f4f 	dsb	sy
 8009cd2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cd6:	bf00      	nop
 8009cd8:	3708      	adds	r7, #8
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop
 8009ce0:	24004bfc 	.word	0x24004bfc
 8009ce4:	24004728 	.word	0x24004728
 8009ce8:	24004c08 	.word	0x24004c08
 8009cec:	24004c18 	.word	0x24004c18
 8009cf0:	24004c04 	.word	0x24004c04
 8009cf4:	2400472c 	.word	0x2400472c
 8009cf8:	e000ed04 	.word	0xe000ed04

08009cfc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b084      	sub	sp, #16
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009d04:	2300      	movs	r3, #0
 8009d06:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d018      	beq.n	8009d40 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009d0e:	4b14      	ldr	r3, [pc, #80]	@ (8009d60 <vTaskDelay+0x64>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d00b      	beq.n	8009d2e <vTaskDelay+0x32>
	__asm volatile
 8009d16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d1a:	f383 8811 	msr	BASEPRI, r3
 8009d1e:	f3bf 8f6f 	isb	sy
 8009d22:	f3bf 8f4f 	dsb	sy
 8009d26:	60bb      	str	r3, [r7, #8]
}
 8009d28:	bf00      	nop
 8009d2a:	bf00      	nop
 8009d2c:	e7fd      	b.n	8009d2a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009d2e:	f000 f88b 	bl	8009e48 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009d32:	2100      	movs	r1, #0
 8009d34:	6878      	ldr	r0, [r7, #4]
 8009d36:	f000 fd09 	bl	800a74c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009d3a:	f000 f893 	bl	8009e64 <xTaskResumeAll>
 8009d3e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d107      	bne.n	8009d56 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009d46:	4b07      	ldr	r3, [pc, #28]	@ (8009d64 <vTaskDelay+0x68>)
 8009d48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d4c:	601a      	str	r2, [r3, #0]
 8009d4e:	f3bf 8f4f 	dsb	sy
 8009d52:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009d56:	bf00      	nop
 8009d58:	3710      	adds	r7, #16
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}
 8009d5e:	bf00      	nop
 8009d60:	24004c24 	.word	0x24004c24
 8009d64:	e000ed04 	.word	0xe000ed04

08009d68 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b08a      	sub	sp, #40	@ 0x28
 8009d6c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009d72:	2300      	movs	r3, #0
 8009d74:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009d76:	463a      	mov	r2, r7
 8009d78:	1d39      	adds	r1, r7, #4
 8009d7a:	f107 0308 	add.w	r3, r7, #8
 8009d7e:	4618      	mov	r0, r3
 8009d80:	f7fe fbde 	bl	8008540 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009d84:	6839      	ldr	r1, [r7, #0]
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	68ba      	ldr	r2, [r7, #8]
 8009d8a:	9202      	str	r2, [sp, #8]
 8009d8c:	9301      	str	r3, [sp, #4]
 8009d8e:	2300      	movs	r3, #0
 8009d90:	9300      	str	r3, [sp, #0]
 8009d92:	2300      	movs	r3, #0
 8009d94:	460a      	mov	r2, r1
 8009d96:	4924      	ldr	r1, [pc, #144]	@ (8009e28 <vTaskStartScheduler+0xc0>)
 8009d98:	4824      	ldr	r0, [pc, #144]	@ (8009e2c <vTaskStartScheduler+0xc4>)
 8009d9a:	f7ff fdf1 	bl	8009980 <xTaskCreateStatic>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	4a23      	ldr	r2, [pc, #140]	@ (8009e30 <vTaskStartScheduler+0xc8>)
 8009da2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009da4:	4b22      	ldr	r3, [pc, #136]	@ (8009e30 <vTaskStartScheduler+0xc8>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d002      	beq.n	8009db2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009dac:	2301      	movs	r3, #1
 8009dae:	617b      	str	r3, [r7, #20]
 8009db0:	e001      	b.n	8009db6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009db2:	2300      	movs	r3, #0
 8009db4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009db6:	697b      	ldr	r3, [r7, #20]
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d102      	bne.n	8009dc2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009dbc:	f000 fd1a 	bl	800a7f4 <xTimerCreateTimerTask>
 8009dc0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009dc2:	697b      	ldr	r3, [r7, #20]
 8009dc4:	2b01      	cmp	r3, #1
 8009dc6:	d11b      	bne.n	8009e00 <vTaskStartScheduler+0x98>
	__asm volatile
 8009dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dcc:	f383 8811 	msr	BASEPRI, r3
 8009dd0:	f3bf 8f6f 	isb	sy
 8009dd4:	f3bf 8f4f 	dsb	sy
 8009dd8:	613b      	str	r3, [r7, #16]
}
 8009dda:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009ddc:	4b15      	ldr	r3, [pc, #84]	@ (8009e34 <vTaskStartScheduler+0xcc>)
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	3354      	adds	r3, #84	@ 0x54
 8009de2:	4a15      	ldr	r2, [pc, #84]	@ (8009e38 <vTaskStartScheduler+0xd0>)
 8009de4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009de6:	4b15      	ldr	r3, [pc, #84]	@ (8009e3c <vTaskStartScheduler+0xd4>)
 8009de8:	f04f 32ff 	mov.w	r2, #4294967295
 8009dec:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009dee:	4b14      	ldr	r3, [pc, #80]	@ (8009e40 <vTaskStartScheduler+0xd8>)
 8009df0:	2201      	movs	r2, #1
 8009df2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009df4:	4b13      	ldr	r3, [pc, #76]	@ (8009e44 <vTaskStartScheduler+0xdc>)
 8009df6:	2200      	movs	r2, #0
 8009df8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009dfa:	f7fe ff01 	bl	8008c00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009dfe:	e00f      	b.n	8009e20 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e06:	d10b      	bne.n	8009e20 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e0c:	f383 8811 	msr	BASEPRI, r3
 8009e10:	f3bf 8f6f 	isb	sy
 8009e14:	f3bf 8f4f 	dsb	sy
 8009e18:	60fb      	str	r3, [r7, #12]
}
 8009e1a:	bf00      	nop
 8009e1c:	bf00      	nop
 8009e1e:	e7fd      	b.n	8009e1c <vTaskStartScheduler+0xb4>
}
 8009e20:	bf00      	nop
 8009e22:	3718      	adds	r7, #24
 8009e24:	46bd      	mov	sp, r7
 8009e26:	bd80      	pop	{r7, pc}
 8009e28:	0800b104 	.word	0x0800b104
 8009e2c:	0800a479 	.word	0x0800a479
 8009e30:	24004c20 	.word	0x24004c20
 8009e34:	24004728 	.word	0x24004728
 8009e38:	24000014 	.word	0x24000014
 8009e3c:	24004c1c 	.word	0x24004c1c
 8009e40:	24004c08 	.word	0x24004c08
 8009e44:	24004c00 	.word	0x24004c00

08009e48 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009e48:	b480      	push	{r7}
 8009e4a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009e4c:	4b04      	ldr	r3, [pc, #16]	@ (8009e60 <vTaskSuspendAll+0x18>)
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	3301      	adds	r3, #1
 8009e52:	4a03      	ldr	r2, [pc, #12]	@ (8009e60 <vTaskSuspendAll+0x18>)
 8009e54:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009e56:	bf00      	nop
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr
 8009e60:	24004c24 	.word	0x24004c24

08009e64 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b084      	sub	sp, #16
 8009e68:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009e72:	4b42      	ldr	r3, [pc, #264]	@ (8009f7c <xTaskResumeAll+0x118>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d10b      	bne.n	8009e92 <xTaskResumeAll+0x2e>
	__asm volatile
 8009e7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e7e:	f383 8811 	msr	BASEPRI, r3
 8009e82:	f3bf 8f6f 	isb	sy
 8009e86:	f3bf 8f4f 	dsb	sy
 8009e8a:	603b      	str	r3, [r7, #0]
}
 8009e8c:	bf00      	nop
 8009e8e:	bf00      	nop
 8009e90:	e7fd      	b.n	8009e8e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009e92:	f7fe ff59 	bl	8008d48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009e96:	4b39      	ldr	r3, [pc, #228]	@ (8009f7c <xTaskResumeAll+0x118>)
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	3b01      	subs	r3, #1
 8009e9c:	4a37      	ldr	r2, [pc, #220]	@ (8009f7c <xTaskResumeAll+0x118>)
 8009e9e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ea0:	4b36      	ldr	r3, [pc, #216]	@ (8009f7c <xTaskResumeAll+0x118>)
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d162      	bne.n	8009f6e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009ea8:	4b35      	ldr	r3, [pc, #212]	@ (8009f80 <xTaskResumeAll+0x11c>)
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d05e      	beq.n	8009f6e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009eb0:	e02f      	b.n	8009f12 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009eb2:	4b34      	ldr	r3, [pc, #208]	@ (8009f84 <xTaskResumeAll+0x120>)
 8009eb4:	68db      	ldr	r3, [r3, #12]
 8009eb6:	68db      	ldr	r3, [r3, #12]
 8009eb8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	3318      	adds	r3, #24
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	f7fe fdea 	bl	8008a98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	3304      	adds	r3, #4
 8009ec8:	4618      	mov	r0, r3
 8009eca:	f7fe fde5 	bl	8008a98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8009f88 <xTaskResumeAll+0x124>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	429a      	cmp	r2, r3
 8009ed8:	d903      	bls.n	8009ee2 <xTaskResumeAll+0x7e>
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ede:	4a2a      	ldr	r2, [pc, #168]	@ (8009f88 <xTaskResumeAll+0x124>)
 8009ee0:	6013      	str	r3, [r2, #0]
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ee6:	4613      	mov	r3, r2
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	4413      	add	r3, r2
 8009eec:	009b      	lsls	r3, r3, #2
 8009eee:	4a27      	ldr	r2, [pc, #156]	@ (8009f8c <xTaskResumeAll+0x128>)
 8009ef0:	441a      	add	r2, r3
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	3304      	adds	r3, #4
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	4610      	mov	r0, r2
 8009efa:	f7fe fd70 	bl	80089de <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f02:	4b23      	ldr	r3, [pc, #140]	@ (8009f90 <xTaskResumeAll+0x12c>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f08:	429a      	cmp	r2, r3
 8009f0a:	d302      	bcc.n	8009f12 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009f0c:	4b21      	ldr	r3, [pc, #132]	@ (8009f94 <xTaskResumeAll+0x130>)
 8009f0e:	2201      	movs	r2, #1
 8009f10:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009f12:	4b1c      	ldr	r3, [pc, #112]	@ (8009f84 <xTaskResumeAll+0x120>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d1cb      	bne.n	8009eb2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d001      	beq.n	8009f24 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009f20:	f000 fb66 	bl	800a5f0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009f24:	4b1c      	ldr	r3, [pc, #112]	@ (8009f98 <xTaskResumeAll+0x134>)
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d010      	beq.n	8009f52 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009f30:	f000 f846 	bl	8009fc0 <xTaskIncrementTick>
 8009f34:	4603      	mov	r3, r0
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d002      	beq.n	8009f40 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009f3a:	4b16      	ldr	r3, [pc, #88]	@ (8009f94 <xTaskResumeAll+0x130>)
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	3b01      	subs	r3, #1
 8009f44:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d1f1      	bne.n	8009f30 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009f4c:	4b12      	ldr	r3, [pc, #72]	@ (8009f98 <xTaskResumeAll+0x134>)
 8009f4e:	2200      	movs	r2, #0
 8009f50:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009f52:	4b10      	ldr	r3, [pc, #64]	@ (8009f94 <xTaskResumeAll+0x130>)
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d009      	beq.n	8009f6e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8009f9c <xTaskResumeAll+0x138>)
 8009f60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f64:	601a      	str	r2, [r3, #0]
 8009f66:	f3bf 8f4f 	dsb	sy
 8009f6a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009f6e:	f7fe ff1d 	bl	8008dac <vPortExitCritical>

	return xAlreadyYielded;
 8009f72:	68bb      	ldr	r3, [r7, #8]
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	3710      	adds	r7, #16
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}
 8009f7c:	24004c24 	.word	0x24004c24
 8009f80:	24004bfc 	.word	0x24004bfc
 8009f84:	24004bbc 	.word	0x24004bbc
 8009f88:	24004c04 	.word	0x24004c04
 8009f8c:	2400472c 	.word	0x2400472c
 8009f90:	24004728 	.word	0x24004728
 8009f94:	24004c10 	.word	0x24004c10
 8009f98:	24004c0c 	.word	0x24004c0c
 8009f9c:	e000ed04 	.word	0xe000ed04

08009fa0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b083      	sub	sp, #12
 8009fa4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009fa6:	4b05      	ldr	r3, [pc, #20]	@ (8009fbc <xTaskGetTickCount+0x1c>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009fac:	687b      	ldr	r3, [r7, #4]
}
 8009fae:	4618      	mov	r0, r3
 8009fb0:	370c      	adds	r7, #12
 8009fb2:	46bd      	mov	sp, r7
 8009fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb8:	4770      	bx	lr
 8009fba:	bf00      	nop
 8009fbc:	24004c00 	.word	0x24004c00

08009fc0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b086      	sub	sp, #24
 8009fc4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009fca:	4b4f      	ldr	r3, [pc, #316]	@ (800a108 <xTaskIncrementTick+0x148>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	f040 8090 	bne.w	800a0f4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009fd4:	4b4d      	ldr	r3, [pc, #308]	@ (800a10c <xTaskIncrementTick+0x14c>)
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	3301      	adds	r3, #1
 8009fda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009fdc:	4a4b      	ldr	r2, [pc, #300]	@ (800a10c <xTaskIncrementTick+0x14c>)
 8009fde:	693b      	ldr	r3, [r7, #16]
 8009fe0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009fe2:	693b      	ldr	r3, [r7, #16]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d121      	bne.n	800a02c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009fe8:	4b49      	ldr	r3, [pc, #292]	@ (800a110 <xTaskIncrementTick+0x150>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d00b      	beq.n	800a00a <xTaskIncrementTick+0x4a>
	__asm volatile
 8009ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ff6:	f383 8811 	msr	BASEPRI, r3
 8009ffa:	f3bf 8f6f 	isb	sy
 8009ffe:	f3bf 8f4f 	dsb	sy
 800a002:	603b      	str	r3, [r7, #0]
}
 800a004:	bf00      	nop
 800a006:	bf00      	nop
 800a008:	e7fd      	b.n	800a006 <xTaskIncrementTick+0x46>
 800a00a:	4b41      	ldr	r3, [pc, #260]	@ (800a110 <xTaskIncrementTick+0x150>)
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	60fb      	str	r3, [r7, #12]
 800a010:	4b40      	ldr	r3, [pc, #256]	@ (800a114 <xTaskIncrementTick+0x154>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4a3e      	ldr	r2, [pc, #248]	@ (800a110 <xTaskIncrementTick+0x150>)
 800a016:	6013      	str	r3, [r2, #0]
 800a018:	4a3e      	ldr	r2, [pc, #248]	@ (800a114 <xTaskIncrementTick+0x154>)
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	6013      	str	r3, [r2, #0]
 800a01e:	4b3e      	ldr	r3, [pc, #248]	@ (800a118 <xTaskIncrementTick+0x158>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	3301      	adds	r3, #1
 800a024:	4a3c      	ldr	r2, [pc, #240]	@ (800a118 <xTaskIncrementTick+0x158>)
 800a026:	6013      	str	r3, [r2, #0]
 800a028:	f000 fae2 	bl	800a5f0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a02c:	4b3b      	ldr	r3, [pc, #236]	@ (800a11c <xTaskIncrementTick+0x15c>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	693a      	ldr	r2, [r7, #16]
 800a032:	429a      	cmp	r2, r3
 800a034:	d349      	bcc.n	800a0ca <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a036:	4b36      	ldr	r3, [pc, #216]	@ (800a110 <xTaskIncrementTick+0x150>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d104      	bne.n	800a04a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a040:	4b36      	ldr	r3, [pc, #216]	@ (800a11c <xTaskIncrementTick+0x15c>)
 800a042:	f04f 32ff 	mov.w	r2, #4294967295
 800a046:	601a      	str	r2, [r3, #0]
					break;
 800a048:	e03f      	b.n	800a0ca <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a04a:	4b31      	ldr	r3, [pc, #196]	@ (800a110 <xTaskIncrementTick+0x150>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	68db      	ldr	r3, [r3, #12]
 800a050:	68db      	ldr	r3, [r3, #12]
 800a052:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a054:	68bb      	ldr	r3, [r7, #8]
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a05a:	693a      	ldr	r2, [r7, #16]
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	429a      	cmp	r2, r3
 800a060:	d203      	bcs.n	800a06a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a062:	4a2e      	ldr	r2, [pc, #184]	@ (800a11c <xTaskIncrementTick+0x15c>)
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a068:	e02f      	b.n	800a0ca <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	3304      	adds	r3, #4
 800a06e:	4618      	mov	r0, r3
 800a070:	f7fe fd12 	bl	8008a98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d004      	beq.n	800a086 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	3318      	adds	r3, #24
 800a080:	4618      	mov	r0, r3
 800a082:	f7fe fd09 	bl	8008a98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a086:	68bb      	ldr	r3, [r7, #8]
 800a088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a08a:	4b25      	ldr	r3, [pc, #148]	@ (800a120 <xTaskIncrementTick+0x160>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	429a      	cmp	r2, r3
 800a090:	d903      	bls.n	800a09a <xTaskIncrementTick+0xda>
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a096:	4a22      	ldr	r2, [pc, #136]	@ (800a120 <xTaskIncrementTick+0x160>)
 800a098:	6013      	str	r3, [r2, #0]
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a09e:	4613      	mov	r3, r2
 800a0a0:	009b      	lsls	r3, r3, #2
 800a0a2:	4413      	add	r3, r2
 800a0a4:	009b      	lsls	r3, r3, #2
 800a0a6:	4a1f      	ldr	r2, [pc, #124]	@ (800a124 <xTaskIncrementTick+0x164>)
 800a0a8:	441a      	add	r2, r3
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	3304      	adds	r3, #4
 800a0ae:	4619      	mov	r1, r3
 800a0b0:	4610      	mov	r0, r2
 800a0b2:	f7fe fc94 	bl	80089de <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a0b6:	68bb      	ldr	r3, [r7, #8]
 800a0b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0ba:	4b1b      	ldr	r3, [pc, #108]	@ (800a128 <xTaskIncrementTick+0x168>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0c0:	429a      	cmp	r2, r3
 800a0c2:	d3b8      	bcc.n	800a036 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0c8:	e7b5      	b.n	800a036 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a0ca:	4b17      	ldr	r3, [pc, #92]	@ (800a128 <xTaskIncrementTick+0x168>)
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0d0:	4914      	ldr	r1, [pc, #80]	@ (800a124 <xTaskIncrementTick+0x164>)
 800a0d2:	4613      	mov	r3, r2
 800a0d4:	009b      	lsls	r3, r3, #2
 800a0d6:	4413      	add	r3, r2
 800a0d8:	009b      	lsls	r3, r3, #2
 800a0da:	440b      	add	r3, r1
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d901      	bls.n	800a0e6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a0e6:	4b11      	ldr	r3, [pc, #68]	@ (800a12c <xTaskIncrementTick+0x16c>)
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d007      	beq.n	800a0fe <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800a0ee:	2301      	movs	r3, #1
 800a0f0:	617b      	str	r3, [r7, #20]
 800a0f2:	e004      	b.n	800a0fe <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a0f4:	4b0e      	ldr	r3, [pc, #56]	@ (800a130 <xTaskIncrementTick+0x170>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	4a0d      	ldr	r2, [pc, #52]	@ (800a130 <xTaskIncrementTick+0x170>)
 800a0fc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a0fe:	697b      	ldr	r3, [r7, #20]
}
 800a100:	4618      	mov	r0, r3
 800a102:	3718      	adds	r7, #24
 800a104:	46bd      	mov	sp, r7
 800a106:	bd80      	pop	{r7, pc}
 800a108:	24004c24 	.word	0x24004c24
 800a10c:	24004c00 	.word	0x24004c00
 800a110:	24004bb4 	.word	0x24004bb4
 800a114:	24004bb8 	.word	0x24004bb8
 800a118:	24004c14 	.word	0x24004c14
 800a11c:	24004c1c 	.word	0x24004c1c
 800a120:	24004c04 	.word	0x24004c04
 800a124:	2400472c 	.word	0x2400472c
 800a128:	24004728 	.word	0x24004728
 800a12c:	24004c10 	.word	0x24004c10
 800a130:	24004c0c 	.word	0x24004c0c

0800a134 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a134:	b480      	push	{r7}
 800a136:	b085      	sub	sp, #20
 800a138:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a13a:	4b2b      	ldr	r3, [pc, #172]	@ (800a1e8 <vTaskSwitchContext+0xb4>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d003      	beq.n	800a14a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a142:	4b2a      	ldr	r3, [pc, #168]	@ (800a1ec <vTaskSwitchContext+0xb8>)
 800a144:	2201      	movs	r2, #1
 800a146:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a148:	e047      	b.n	800a1da <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800a14a:	4b28      	ldr	r3, [pc, #160]	@ (800a1ec <vTaskSwitchContext+0xb8>)
 800a14c:	2200      	movs	r2, #0
 800a14e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a150:	4b27      	ldr	r3, [pc, #156]	@ (800a1f0 <vTaskSwitchContext+0xbc>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	60fb      	str	r3, [r7, #12]
 800a156:	e011      	b.n	800a17c <vTaskSwitchContext+0x48>
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d10b      	bne.n	800a176 <vTaskSwitchContext+0x42>
	__asm volatile
 800a15e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a162:	f383 8811 	msr	BASEPRI, r3
 800a166:	f3bf 8f6f 	isb	sy
 800a16a:	f3bf 8f4f 	dsb	sy
 800a16e:	607b      	str	r3, [r7, #4]
}
 800a170:	bf00      	nop
 800a172:	bf00      	nop
 800a174:	e7fd      	b.n	800a172 <vTaskSwitchContext+0x3e>
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	3b01      	subs	r3, #1
 800a17a:	60fb      	str	r3, [r7, #12]
 800a17c:	491d      	ldr	r1, [pc, #116]	@ (800a1f4 <vTaskSwitchContext+0xc0>)
 800a17e:	68fa      	ldr	r2, [r7, #12]
 800a180:	4613      	mov	r3, r2
 800a182:	009b      	lsls	r3, r3, #2
 800a184:	4413      	add	r3, r2
 800a186:	009b      	lsls	r3, r3, #2
 800a188:	440b      	add	r3, r1
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d0e3      	beq.n	800a158 <vTaskSwitchContext+0x24>
 800a190:	68fa      	ldr	r2, [r7, #12]
 800a192:	4613      	mov	r3, r2
 800a194:	009b      	lsls	r3, r3, #2
 800a196:	4413      	add	r3, r2
 800a198:	009b      	lsls	r3, r3, #2
 800a19a:	4a16      	ldr	r2, [pc, #88]	@ (800a1f4 <vTaskSwitchContext+0xc0>)
 800a19c:	4413      	add	r3, r2
 800a19e:	60bb      	str	r3, [r7, #8]
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	685a      	ldr	r2, [r3, #4]
 800a1a6:	68bb      	ldr	r3, [r7, #8]
 800a1a8:	605a      	str	r2, [r3, #4]
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	685a      	ldr	r2, [r3, #4]
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	3308      	adds	r3, #8
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d104      	bne.n	800a1c0 <vTaskSwitchContext+0x8c>
 800a1b6:	68bb      	ldr	r3, [r7, #8]
 800a1b8:	685b      	ldr	r3, [r3, #4]
 800a1ba:	685a      	ldr	r2, [r3, #4]
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	605a      	str	r2, [r3, #4]
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	685b      	ldr	r3, [r3, #4]
 800a1c4:	68db      	ldr	r3, [r3, #12]
 800a1c6:	4a0c      	ldr	r2, [pc, #48]	@ (800a1f8 <vTaskSwitchContext+0xc4>)
 800a1c8:	6013      	str	r3, [r2, #0]
 800a1ca:	4a09      	ldr	r2, [pc, #36]	@ (800a1f0 <vTaskSwitchContext+0xbc>)
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a1d0:	4b09      	ldr	r3, [pc, #36]	@ (800a1f8 <vTaskSwitchContext+0xc4>)
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	3354      	adds	r3, #84	@ 0x54
 800a1d6:	4a09      	ldr	r2, [pc, #36]	@ (800a1fc <vTaskSwitchContext+0xc8>)
 800a1d8:	6013      	str	r3, [r2, #0]
}
 800a1da:	bf00      	nop
 800a1dc:	3714      	adds	r7, #20
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e4:	4770      	bx	lr
 800a1e6:	bf00      	nop
 800a1e8:	24004c24 	.word	0x24004c24
 800a1ec:	24004c10 	.word	0x24004c10
 800a1f0:	24004c04 	.word	0x24004c04
 800a1f4:	2400472c 	.word	0x2400472c
 800a1f8:	24004728 	.word	0x24004728
 800a1fc:	24000014 	.word	0x24000014

0800a200 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b084      	sub	sp, #16
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
 800a208:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d10b      	bne.n	800a228 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a214:	f383 8811 	msr	BASEPRI, r3
 800a218:	f3bf 8f6f 	isb	sy
 800a21c:	f3bf 8f4f 	dsb	sy
 800a220:	60fb      	str	r3, [r7, #12]
}
 800a222:	bf00      	nop
 800a224:	bf00      	nop
 800a226:	e7fd      	b.n	800a224 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a228:	4b07      	ldr	r3, [pc, #28]	@ (800a248 <vTaskPlaceOnEventList+0x48>)
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	3318      	adds	r3, #24
 800a22e:	4619      	mov	r1, r3
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f7fe fbf8 	bl	8008a26 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a236:	2101      	movs	r1, #1
 800a238:	6838      	ldr	r0, [r7, #0]
 800a23a:	f000 fa87 	bl	800a74c <prvAddCurrentTaskToDelayedList>
}
 800a23e:	bf00      	nop
 800a240:	3710      	adds	r7, #16
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}
 800a246:	bf00      	nop
 800a248:	24004728 	.word	0x24004728

0800a24c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b086      	sub	sp, #24
 800a250:	af00      	add	r7, sp, #0
 800a252:	60f8      	str	r0, [r7, #12]
 800a254:	60b9      	str	r1, [r7, #8]
 800a256:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d10b      	bne.n	800a276 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a25e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a262:	f383 8811 	msr	BASEPRI, r3
 800a266:	f3bf 8f6f 	isb	sy
 800a26a:	f3bf 8f4f 	dsb	sy
 800a26e:	617b      	str	r3, [r7, #20]
}
 800a270:	bf00      	nop
 800a272:	bf00      	nop
 800a274:	e7fd      	b.n	800a272 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a276:	4b0a      	ldr	r3, [pc, #40]	@ (800a2a0 <vTaskPlaceOnEventListRestricted+0x54>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3318      	adds	r3, #24
 800a27c:	4619      	mov	r1, r3
 800a27e:	68f8      	ldr	r0, [r7, #12]
 800a280:	f7fe fbad 	bl	80089de <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d002      	beq.n	800a290 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a28a:	f04f 33ff 	mov.w	r3, #4294967295
 800a28e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a290:	6879      	ldr	r1, [r7, #4]
 800a292:	68b8      	ldr	r0, [r7, #8]
 800a294:	f000 fa5a 	bl	800a74c <prvAddCurrentTaskToDelayedList>
	}
 800a298:	bf00      	nop
 800a29a:	3718      	adds	r7, #24
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}
 800a2a0:	24004728 	.word	0x24004728

0800a2a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b086      	sub	sp, #24
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	68db      	ldr	r3, [r3, #12]
 800a2b0:	68db      	ldr	r3, [r3, #12]
 800a2b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a2b4:	693b      	ldr	r3, [r7, #16]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d10b      	bne.n	800a2d2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a2ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2be:	f383 8811 	msr	BASEPRI, r3
 800a2c2:	f3bf 8f6f 	isb	sy
 800a2c6:	f3bf 8f4f 	dsb	sy
 800a2ca:	60fb      	str	r3, [r7, #12]
}
 800a2cc:	bf00      	nop
 800a2ce:	bf00      	nop
 800a2d0:	e7fd      	b.n	800a2ce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a2d2:	693b      	ldr	r3, [r7, #16]
 800a2d4:	3318      	adds	r3, #24
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f7fe fbde 	bl	8008a98 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a2dc:	4b1d      	ldr	r3, [pc, #116]	@ (800a354 <xTaskRemoveFromEventList+0xb0>)
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d11d      	bne.n	800a320 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	3304      	adds	r3, #4
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	f7fe fbd5 	bl	8008a98 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2f2:	4b19      	ldr	r3, [pc, #100]	@ (800a358 <xTaskRemoveFromEventList+0xb4>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d903      	bls.n	800a302 <xTaskRemoveFromEventList+0x5e>
 800a2fa:	693b      	ldr	r3, [r7, #16]
 800a2fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2fe:	4a16      	ldr	r2, [pc, #88]	@ (800a358 <xTaskRemoveFromEventList+0xb4>)
 800a300:	6013      	str	r3, [r2, #0]
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a306:	4613      	mov	r3, r2
 800a308:	009b      	lsls	r3, r3, #2
 800a30a:	4413      	add	r3, r2
 800a30c:	009b      	lsls	r3, r3, #2
 800a30e:	4a13      	ldr	r2, [pc, #76]	@ (800a35c <xTaskRemoveFromEventList+0xb8>)
 800a310:	441a      	add	r2, r3
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	3304      	adds	r3, #4
 800a316:	4619      	mov	r1, r3
 800a318:	4610      	mov	r0, r2
 800a31a:	f7fe fb60 	bl	80089de <vListInsertEnd>
 800a31e:	e005      	b.n	800a32c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	3318      	adds	r3, #24
 800a324:	4619      	mov	r1, r3
 800a326:	480e      	ldr	r0, [pc, #56]	@ (800a360 <xTaskRemoveFromEventList+0xbc>)
 800a328:	f7fe fb59 	bl	80089de <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a330:	4b0c      	ldr	r3, [pc, #48]	@ (800a364 <xTaskRemoveFromEventList+0xc0>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a336:	429a      	cmp	r2, r3
 800a338:	d905      	bls.n	800a346 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a33a:	2301      	movs	r3, #1
 800a33c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a33e:	4b0a      	ldr	r3, [pc, #40]	@ (800a368 <xTaskRemoveFromEventList+0xc4>)
 800a340:	2201      	movs	r2, #1
 800a342:	601a      	str	r2, [r3, #0]
 800a344:	e001      	b.n	800a34a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800a346:	2300      	movs	r3, #0
 800a348:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a34a:	697b      	ldr	r3, [r7, #20]
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3718      	adds	r7, #24
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}
 800a354:	24004c24 	.word	0x24004c24
 800a358:	24004c04 	.word	0x24004c04
 800a35c:	2400472c 	.word	0x2400472c
 800a360:	24004bbc 	.word	0x24004bbc
 800a364:	24004728 	.word	0x24004728
 800a368:	24004c10 	.word	0x24004c10

0800a36c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a36c:	b480      	push	{r7}
 800a36e:	b083      	sub	sp, #12
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a374:	4b06      	ldr	r3, [pc, #24]	@ (800a390 <vTaskInternalSetTimeOutState+0x24>)
 800a376:	681a      	ldr	r2, [r3, #0]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a37c:	4b05      	ldr	r3, [pc, #20]	@ (800a394 <vTaskInternalSetTimeOutState+0x28>)
 800a37e:	681a      	ldr	r2, [r3, #0]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	605a      	str	r2, [r3, #4]
}
 800a384:	bf00      	nop
 800a386:	370c      	adds	r7, #12
 800a388:	46bd      	mov	sp, r7
 800a38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a38e:	4770      	bx	lr
 800a390:	24004c14 	.word	0x24004c14
 800a394:	24004c00 	.word	0x24004c00

0800a398 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b088      	sub	sp, #32
 800a39c:	af00      	add	r7, sp, #0
 800a39e:	6078      	str	r0, [r7, #4]
 800a3a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d10b      	bne.n	800a3c0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a3a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ac:	f383 8811 	msr	BASEPRI, r3
 800a3b0:	f3bf 8f6f 	isb	sy
 800a3b4:	f3bf 8f4f 	dsb	sy
 800a3b8:	613b      	str	r3, [r7, #16]
}
 800a3ba:	bf00      	nop
 800a3bc:	bf00      	nop
 800a3be:	e7fd      	b.n	800a3bc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d10b      	bne.n	800a3de <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a3c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ca:	f383 8811 	msr	BASEPRI, r3
 800a3ce:	f3bf 8f6f 	isb	sy
 800a3d2:	f3bf 8f4f 	dsb	sy
 800a3d6:	60fb      	str	r3, [r7, #12]
}
 800a3d8:	bf00      	nop
 800a3da:	bf00      	nop
 800a3dc:	e7fd      	b.n	800a3da <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a3de:	f7fe fcb3 	bl	8008d48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a3e2:	4b1d      	ldr	r3, [pc, #116]	@ (800a458 <xTaskCheckForTimeOut+0xc0>)
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	685b      	ldr	r3, [r3, #4]
 800a3ec:	69ba      	ldr	r2, [r7, #24]
 800a3ee:	1ad3      	subs	r3, r2, r3
 800a3f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3fa:	d102      	bne.n	800a402 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	61fb      	str	r3, [r7, #28]
 800a400:	e023      	b.n	800a44a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681a      	ldr	r2, [r3, #0]
 800a406:	4b15      	ldr	r3, [pc, #84]	@ (800a45c <xTaskCheckForTimeOut+0xc4>)
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d007      	beq.n	800a41e <xTaskCheckForTimeOut+0x86>
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	685b      	ldr	r3, [r3, #4]
 800a412:	69ba      	ldr	r2, [r7, #24]
 800a414:	429a      	cmp	r2, r3
 800a416:	d302      	bcc.n	800a41e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a418:	2301      	movs	r3, #1
 800a41a:	61fb      	str	r3, [r7, #28]
 800a41c:	e015      	b.n	800a44a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	697a      	ldr	r2, [r7, #20]
 800a424:	429a      	cmp	r2, r3
 800a426:	d20b      	bcs.n	800a440 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a428:	683b      	ldr	r3, [r7, #0]
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	697b      	ldr	r3, [r7, #20]
 800a42e:	1ad2      	subs	r2, r2, r3
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f7ff ff99 	bl	800a36c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a43a:	2300      	movs	r3, #0
 800a43c:	61fb      	str	r3, [r7, #28]
 800a43e:	e004      	b.n	800a44a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800a440:	683b      	ldr	r3, [r7, #0]
 800a442:	2200      	movs	r2, #0
 800a444:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a446:	2301      	movs	r3, #1
 800a448:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a44a:	f7fe fcaf 	bl	8008dac <vPortExitCritical>

	return xReturn;
 800a44e:	69fb      	ldr	r3, [r7, #28]
}
 800a450:	4618      	mov	r0, r3
 800a452:	3720      	adds	r7, #32
 800a454:	46bd      	mov	sp, r7
 800a456:	bd80      	pop	{r7, pc}
 800a458:	24004c00 	.word	0x24004c00
 800a45c:	24004c14 	.word	0x24004c14

0800a460 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a460:	b480      	push	{r7}
 800a462:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a464:	4b03      	ldr	r3, [pc, #12]	@ (800a474 <vTaskMissedYield+0x14>)
 800a466:	2201      	movs	r2, #1
 800a468:	601a      	str	r2, [r3, #0]
}
 800a46a:	bf00      	nop
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr
 800a474:	24004c10 	.word	0x24004c10

0800a478 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b082      	sub	sp, #8
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a480:	f000 f852 	bl	800a528 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a484:	4b06      	ldr	r3, [pc, #24]	@ (800a4a0 <prvIdleTask+0x28>)
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	2b01      	cmp	r3, #1
 800a48a:	d9f9      	bls.n	800a480 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a48c:	4b05      	ldr	r3, [pc, #20]	@ (800a4a4 <prvIdleTask+0x2c>)
 800a48e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a492:	601a      	str	r2, [r3, #0]
 800a494:	f3bf 8f4f 	dsb	sy
 800a498:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a49c:	e7f0      	b.n	800a480 <prvIdleTask+0x8>
 800a49e:	bf00      	nop
 800a4a0:	2400472c 	.word	0x2400472c
 800a4a4:	e000ed04 	.word	0xe000ed04

0800a4a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b082      	sub	sp, #8
 800a4ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	607b      	str	r3, [r7, #4]
 800a4b2:	e00c      	b.n	800a4ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a4b4:	687a      	ldr	r2, [r7, #4]
 800a4b6:	4613      	mov	r3, r2
 800a4b8:	009b      	lsls	r3, r3, #2
 800a4ba:	4413      	add	r3, r2
 800a4bc:	009b      	lsls	r3, r3, #2
 800a4be:	4a12      	ldr	r2, [pc, #72]	@ (800a508 <prvInitialiseTaskLists+0x60>)
 800a4c0:	4413      	add	r3, r2
 800a4c2:	4618      	mov	r0, r3
 800a4c4:	f7fe fa5e 	bl	8008984 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	3301      	adds	r3, #1
 800a4cc:	607b      	str	r3, [r7, #4]
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2b37      	cmp	r3, #55	@ 0x37
 800a4d2:	d9ef      	bls.n	800a4b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a4d4:	480d      	ldr	r0, [pc, #52]	@ (800a50c <prvInitialiseTaskLists+0x64>)
 800a4d6:	f7fe fa55 	bl	8008984 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a4da:	480d      	ldr	r0, [pc, #52]	@ (800a510 <prvInitialiseTaskLists+0x68>)
 800a4dc:	f7fe fa52 	bl	8008984 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a4e0:	480c      	ldr	r0, [pc, #48]	@ (800a514 <prvInitialiseTaskLists+0x6c>)
 800a4e2:	f7fe fa4f 	bl	8008984 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a4e6:	480c      	ldr	r0, [pc, #48]	@ (800a518 <prvInitialiseTaskLists+0x70>)
 800a4e8:	f7fe fa4c 	bl	8008984 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a4ec:	480b      	ldr	r0, [pc, #44]	@ (800a51c <prvInitialiseTaskLists+0x74>)
 800a4ee:	f7fe fa49 	bl	8008984 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a4f2:	4b0b      	ldr	r3, [pc, #44]	@ (800a520 <prvInitialiseTaskLists+0x78>)
 800a4f4:	4a05      	ldr	r2, [pc, #20]	@ (800a50c <prvInitialiseTaskLists+0x64>)
 800a4f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a4f8:	4b0a      	ldr	r3, [pc, #40]	@ (800a524 <prvInitialiseTaskLists+0x7c>)
 800a4fa:	4a05      	ldr	r2, [pc, #20]	@ (800a510 <prvInitialiseTaskLists+0x68>)
 800a4fc:	601a      	str	r2, [r3, #0]
}
 800a4fe:	bf00      	nop
 800a500:	3708      	adds	r7, #8
 800a502:	46bd      	mov	sp, r7
 800a504:	bd80      	pop	{r7, pc}
 800a506:	bf00      	nop
 800a508:	2400472c 	.word	0x2400472c
 800a50c:	24004b8c 	.word	0x24004b8c
 800a510:	24004ba0 	.word	0x24004ba0
 800a514:	24004bbc 	.word	0x24004bbc
 800a518:	24004bd0 	.word	0x24004bd0
 800a51c:	24004be8 	.word	0x24004be8
 800a520:	24004bb4 	.word	0x24004bb4
 800a524:	24004bb8 	.word	0x24004bb8

0800a528 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b082      	sub	sp, #8
 800a52c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a52e:	e019      	b.n	800a564 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a530:	f7fe fc0a 	bl	8008d48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a534:	4b10      	ldr	r3, [pc, #64]	@ (800a578 <prvCheckTasksWaitingTermination+0x50>)
 800a536:	68db      	ldr	r3, [r3, #12]
 800a538:	68db      	ldr	r3, [r3, #12]
 800a53a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	3304      	adds	r3, #4
 800a540:	4618      	mov	r0, r3
 800a542:	f7fe faa9 	bl	8008a98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a546:	4b0d      	ldr	r3, [pc, #52]	@ (800a57c <prvCheckTasksWaitingTermination+0x54>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	3b01      	subs	r3, #1
 800a54c:	4a0b      	ldr	r2, [pc, #44]	@ (800a57c <prvCheckTasksWaitingTermination+0x54>)
 800a54e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a550:	4b0b      	ldr	r3, [pc, #44]	@ (800a580 <prvCheckTasksWaitingTermination+0x58>)
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	3b01      	subs	r3, #1
 800a556:	4a0a      	ldr	r2, [pc, #40]	@ (800a580 <prvCheckTasksWaitingTermination+0x58>)
 800a558:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a55a:	f7fe fc27 	bl	8008dac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a55e:	6878      	ldr	r0, [r7, #4]
 800a560:	f000 f810 	bl	800a584 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a564:	4b06      	ldr	r3, [pc, #24]	@ (800a580 <prvCheckTasksWaitingTermination+0x58>)
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d1e1      	bne.n	800a530 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a56c:	bf00      	nop
 800a56e:	bf00      	nop
 800a570:	3708      	adds	r7, #8
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}
 800a576:	bf00      	nop
 800a578:	24004bd0 	.word	0x24004bd0
 800a57c:	24004bfc 	.word	0x24004bfc
 800a580:	24004be4 	.word	0x24004be4

0800a584 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a584:	b580      	push	{r7, lr}
 800a586:	b084      	sub	sp, #16
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	3354      	adds	r3, #84	@ 0x54
 800a590:	4618      	mov	r0, r3
 800a592:	f000 fc9d 	bl	800aed0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d108      	bne.n	800a5b2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f7fe f8cd 	bl	8008744 <vPortFree>
				vPortFree( pxTCB );
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f7fe f8ca 	bl	8008744 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a5b0:	e019      	b.n	800a5e6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	d103      	bne.n	800a5c4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a5bc:	6878      	ldr	r0, [r7, #4]
 800a5be:	f7fe f8c1 	bl	8008744 <vPortFree>
	}
 800a5c2:	e010      	b.n	800a5e6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a5ca:	2b02      	cmp	r3, #2
 800a5cc:	d00b      	beq.n	800a5e6 <prvDeleteTCB+0x62>
	__asm volatile
 800a5ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5d2:	f383 8811 	msr	BASEPRI, r3
 800a5d6:	f3bf 8f6f 	isb	sy
 800a5da:	f3bf 8f4f 	dsb	sy
 800a5de:	60fb      	str	r3, [r7, #12]
}
 800a5e0:	bf00      	nop
 800a5e2:	bf00      	nop
 800a5e4:	e7fd      	b.n	800a5e2 <prvDeleteTCB+0x5e>
	}
 800a5e6:	bf00      	nop
 800a5e8:	3710      	adds	r7, #16
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	bd80      	pop	{r7, pc}
	...

0800a5f0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5f6:	4b0c      	ldr	r3, [pc, #48]	@ (800a628 <prvResetNextTaskUnblockTime+0x38>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	681b      	ldr	r3, [r3, #0]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d104      	bne.n	800a60a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a600:	4b0a      	ldr	r3, [pc, #40]	@ (800a62c <prvResetNextTaskUnblockTime+0x3c>)
 800a602:	f04f 32ff 	mov.w	r2, #4294967295
 800a606:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a608:	e008      	b.n	800a61c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a60a:	4b07      	ldr	r3, [pc, #28]	@ (800a628 <prvResetNextTaskUnblockTime+0x38>)
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	68db      	ldr	r3, [r3, #12]
 800a610:	68db      	ldr	r3, [r3, #12]
 800a612:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	685b      	ldr	r3, [r3, #4]
 800a618:	4a04      	ldr	r2, [pc, #16]	@ (800a62c <prvResetNextTaskUnblockTime+0x3c>)
 800a61a:	6013      	str	r3, [r2, #0]
}
 800a61c:	bf00      	nop
 800a61e:	370c      	adds	r7, #12
 800a620:	46bd      	mov	sp, r7
 800a622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a626:	4770      	bx	lr
 800a628:	24004bb4 	.word	0x24004bb4
 800a62c:	24004c1c 	.word	0x24004c1c

0800a630 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a630:	b480      	push	{r7}
 800a632:	b083      	sub	sp, #12
 800a634:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a636:	4b0b      	ldr	r3, [pc, #44]	@ (800a664 <xTaskGetSchedulerState+0x34>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d102      	bne.n	800a644 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a63e:	2301      	movs	r3, #1
 800a640:	607b      	str	r3, [r7, #4]
 800a642:	e008      	b.n	800a656 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a644:	4b08      	ldr	r3, [pc, #32]	@ (800a668 <xTaskGetSchedulerState+0x38>)
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d102      	bne.n	800a652 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a64c:	2302      	movs	r3, #2
 800a64e:	607b      	str	r3, [r7, #4]
 800a650:	e001      	b.n	800a656 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a652:	2300      	movs	r3, #0
 800a654:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a656:	687b      	ldr	r3, [r7, #4]
	}
 800a658:	4618      	mov	r0, r3
 800a65a:	370c      	adds	r7, #12
 800a65c:	46bd      	mov	sp, r7
 800a65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a662:	4770      	bx	lr
 800a664:	24004c08 	.word	0x24004c08
 800a668:	24004c24 	.word	0x24004c24

0800a66c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b086      	sub	sp, #24
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a678:	2300      	movs	r3, #0
 800a67a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d058      	beq.n	800a734 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a682:	4b2f      	ldr	r3, [pc, #188]	@ (800a740 <xTaskPriorityDisinherit+0xd4>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	693a      	ldr	r2, [r7, #16]
 800a688:	429a      	cmp	r2, r3
 800a68a:	d00b      	beq.n	800a6a4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a68c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a690:	f383 8811 	msr	BASEPRI, r3
 800a694:	f3bf 8f6f 	isb	sy
 800a698:	f3bf 8f4f 	dsb	sy
 800a69c:	60fb      	str	r3, [r7, #12]
}
 800a69e:	bf00      	nop
 800a6a0:	bf00      	nop
 800a6a2:	e7fd      	b.n	800a6a0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d10b      	bne.n	800a6c4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a6ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6b0:	f383 8811 	msr	BASEPRI, r3
 800a6b4:	f3bf 8f6f 	isb	sy
 800a6b8:	f3bf 8f4f 	dsb	sy
 800a6bc:	60bb      	str	r3, [r7, #8]
}
 800a6be:	bf00      	nop
 800a6c0:	bf00      	nop
 800a6c2:	e7fd      	b.n	800a6c0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a6c4:	693b      	ldr	r3, [r7, #16]
 800a6c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6c8:	1e5a      	subs	r2, r3, #1
 800a6ca:	693b      	ldr	r3, [r7, #16]
 800a6cc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a6d2:	693b      	ldr	r3, [r7, #16]
 800a6d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6d6:	429a      	cmp	r2, r3
 800a6d8:	d02c      	beq.n	800a734 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a6da:	693b      	ldr	r3, [r7, #16]
 800a6dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d128      	bne.n	800a734 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6e2:	693b      	ldr	r3, [r7, #16]
 800a6e4:	3304      	adds	r3, #4
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe f9d6 	bl	8008a98 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a6f0:	693b      	ldr	r3, [r7, #16]
 800a6f2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a6f4:	693b      	ldr	r3, [r7, #16]
 800a6f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6f8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a704:	4b0f      	ldr	r3, [pc, #60]	@ (800a744 <xTaskPriorityDisinherit+0xd8>)
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	429a      	cmp	r2, r3
 800a70a:	d903      	bls.n	800a714 <xTaskPriorityDisinherit+0xa8>
 800a70c:	693b      	ldr	r3, [r7, #16]
 800a70e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a710:	4a0c      	ldr	r2, [pc, #48]	@ (800a744 <xTaskPriorityDisinherit+0xd8>)
 800a712:	6013      	str	r3, [r2, #0]
 800a714:	693b      	ldr	r3, [r7, #16]
 800a716:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a718:	4613      	mov	r3, r2
 800a71a:	009b      	lsls	r3, r3, #2
 800a71c:	4413      	add	r3, r2
 800a71e:	009b      	lsls	r3, r3, #2
 800a720:	4a09      	ldr	r2, [pc, #36]	@ (800a748 <xTaskPriorityDisinherit+0xdc>)
 800a722:	441a      	add	r2, r3
 800a724:	693b      	ldr	r3, [r7, #16]
 800a726:	3304      	adds	r3, #4
 800a728:	4619      	mov	r1, r3
 800a72a:	4610      	mov	r0, r2
 800a72c:	f7fe f957 	bl	80089de <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a730:	2301      	movs	r3, #1
 800a732:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a734:	697b      	ldr	r3, [r7, #20]
	}
 800a736:	4618      	mov	r0, r3
 800a738:	3718      	adds	r7, #24
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
 800a73e:	bf00      	nop
 800a740:	24004728 	.word	0x24004728
 800a744:	24004c04 	.word	0x24004c04
 800a748:	2400472c 	.word	0x2400472c

0800a74c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a74c:	b580      	push	{r7, lr}
 800a74e:	b084      	sub	sp, #16
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]
 800a754:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a756:	4b21      	ldr	r3, [pc, #132]	@ (800a7dc <prvAddCurrentTaskToDelayedList+0x90>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a75c:	4b20      	ldr	r3, [pc, #128]	@ (800a7e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	3304      	adds	r3, #4
 800a762:	4618      	mov	r0, r3
 800a764:	f7fe f998 	bl	8008a98 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a76e:	d10a      	bne.n	800a786 <prvAddCurrentTaskToDelayedList+0x3a>
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d007      	beq.n	800a786 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a776:	4b1a      	ldr	r3, [pc, #104]	@ (800a7e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	3304      	adds	r3, #4
 800a77c:	4619      	mov	r1, r3
 800a77e:	4819      	ldr	r0, [pc, #100]	@ (800a7e4 <prvAddCurrentTaskToDelayedList+0x98>)
 800a780:	f7fe f92d 	bl	80089de <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a784:	e026      	b.n	800a7d4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a786:	68fa      	ldr	r2, [r7, #12]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	4413      	add	r3, r2
 800a78c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a78e:	4b14      	ldr	r3, [pc, #80]	@ (800a7e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	68ba      	ldr	r2, [r7, #8]
 800a794:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a796:	68ba      	ldr	r2, [r7, #8]
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	429a      	cmp	r2, r3
 800a79c:	d209      	bcs.n	800a7b2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a79e:	4b12      	ldr	r3, [pc, #72]	@ (800a7e8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a7a0:	681a      	ldr	r2, [r3, #0]
 800a7a2:	4b0f      	ldr	r3, [pc, #60]	@ (800a7e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	3304      	adds	r3, #4
 800a7a8:	4619      	mov	r1, r3
 800a7aa:	4610      	mov	r0, r2
 800a7ac:	f7fe f93b 	bl	8008a26 <vListInsert>
}
 800a7b0:	e010      	b.n	800a7d4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a7b2:	4b0e      	ldr	r3, [pc, #56]	@ (800a7ec <prvAddCurrentTaskToDelayedList+0xa0>)
 800a7b4:	681a      	ldr	r2, [r3, #0]
 800a7b6:	4b0a      	ldr	r3, [pc, #40]	@ (800a7e0 <prvAddCurrentTaskToDelayedList+0x94>)
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	3304      	adds	r3, #4
 800a7bc:	4619      	mov	r1, r3
 800a7be:	4610      	mov	r0, r2
 800a7c0:	f7fe f931 	bl	8008a26 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a7c4:	4b0a      	ldr	r3, [pc, #40]	@ (800a7f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	68ba      	ldr	r2, [r7, #8]
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	d202      	bcs.n	800a7d4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a7ce:	4a08      	ldr	r2, [pc, #32]	@ (800a7f0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a7d0:	68bb      	ldr	r3, [r7, #8]
 800a7d2:	6013      	str	r3, [r2, #0]
}
 800a7d4:	bf00      	nop
 800a7d6:	3710      	adds	r7, #16
 800a7d8:	46bd      	mov	sp, r7
 800a7da:	bd80      	pop	{r7, pc}
 800a7dc:	24004c00 	.word	0x24004c00
 800a7e0:	24004728 	.word	0x24004728
 800a7e4:	24004be8 	.word	0x24004be8
 800a7e8:	24004bb8 	.word	0x24004bb8
 800a7ec:	24004bb4 	.word	0x24004bb4
 800a7f0:	24004c1c 	.word	0x24004c1c

0800a7f4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b08a      	sub	sp, #40	@ 0x28
 800a7f8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a7fe:	f000 fb13 	bl	800ae28 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a802:	4b1d      	ldr	r3, [pc, #116]	@ (800a878 <xTimerCreateTimerTask+0x84>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d021      	beq.n	800a84e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a80a:	2300      	movs	r3, #0
 800a80c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a80e:	2300      	movs	r3, #0
 800a810:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a812:	1d3a      	adds	r2, r7, #4
 800a814:	f107 0108 	add.w	r1, r7, #8
 800a818:	f107 030c 	add.w	r3, r7, #12
 800a81c:	4618      	mov	r0, r3
 800a81e:	f7fd fea9 	bl	8008574 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a822:	6879      	ldr	r1, [r7, #4]
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	68fa      	ldr	r2, [r7, #12]
 800a828:	9202      	str	r2, [sp, #8]
 800a82a:	9301      	str	r3, [sp, #4]
 800a82c:	2302      	movs	r3, #2
 800a82e:	9300      	str	r3, [sp, #0]
 800a830:	2300      	movs	r3, #0
 800a832:	460a      	mov	r2, r1
 800a834:	4911      	ldr	r1, [pc, #68]	@ (800a87c <xTimerCreateTimerTask+0x88>)
 800a836:	4812      	ldr	r0, [pc, #72]	@ (800a880 <xTimerCreateTimerTask+0x8c>)
 800a838:	f7ff f8a2 	bl	8009980 <xTaskCreateStatic>
 800a83c:	4603      	mov	r3, r0
 800a83e:	4a11      	ldr	r2, [pc, #68]	@ (800a884 <xTimerCreateTimerTask+0x90>)
 800a840:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a842:	4b10      	ldr	r3, [pc, #64]	@ (800a884 <xTimerCreateTimerTask+0x90>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d001      	beq.n	800a84e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a84a:	2301      	movs	r3, #1
 800a84c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d10b      	bne.n	800a86c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a858:	f383 8811 	msr	BASEPRI, r3
 800a85c:	f3bf 8f6f 	isb	sy
 800a860:	f3bf 8f4f 	dsb	sy
 800a864:	613b      	str	r3, [r7, #16]
}
 800a866:	bf00      	nop
 800a868:	bf00      	nop
 800a86a:	e7fd      	b.n	800a868 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a86c:	697b      	ldr	r3, [r7, #20]
}
 800a86e:	4618      	mov	r0, r3
 800a870:	3718      	adds	r7, #24
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}
 800a876:	bf00      	nop
 800a878:	24004c58 	.word	0x24004c58
 800a87c:	0800b10c 	.word	0x0800b10c
 800a880:	0800a9c1 	.word	0x0800a9c1
 800a884:	24004c5c 	.word	0x24004c5c

0800a888 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b08a      	sub	sp, #40	@ 0x28
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	60f8      	str	r0, [r7, #12]
 800a890:	60b9      	str	r1, [r7, #8]
 800a892:	607a      	str	r2, [r7, #4]
 800a894:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a896:	2300      	movs	r3, #0
 800a898:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d10b      	bne.n	800a8b8 <xTimerGenericCommand+0x30>
	__asm volatile
 800a8a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8a4:	f383 8811 	msr	BASEPRI, r3
 800a8a8:	f3bf 8f6f 	isb	sy
 800a8ac:	f3bf 8f4f 	dsb	sy
 800a8b0:	623b      	str	r3, [r7, #32]
}
 800a8b2:	bf00      	nop
 800a8b4:	bf00      	nop
 800a8b6:	e7fd      	b.n	800a8b4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a8b8:	4b19      	ldr	r3, [pc, #100]	@ (800a920 <xTimerGenericCommand+0x98>)
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d02a      	beq.n	800a916 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	2b05      	cmp	r3, #5
 800a8d0:	dc18      	bgt.n	800a904 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a8d2:	f7ff fead 	bl	800a630 <xTaskGetSchedulerState>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	2b02      	cmp	r3, #2
 800a8da:	d109      	bne.n	800a8f0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a8dc:	4b10      	ldr	r3, [pc, #64]	@ (800a920 <xTimerGenericCommand+0x98>)
 800a8de:	6818      	ldr	r0, [r3, #0]
 800a8e0:	f107 0110 	add.w	r1, r7, #16
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8e8:	f7fe fc5a 	bl	80091a0 <xQueueGenericSend>
 800a8ec:	6278      	str	r0, [r7, #36]	@ 0x24
 800a8ee:	e012      	b.n	800a916 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a8f0:	4b0b      	ldr	r3, [pc, #44]	@ (800a920 <xTimerGenericCommand+0x98>)
 800a8f2:	6818      	ldr	r0, [r3, #0]
 800a8f4:	f107 0110 	add.w	r1, r7, #16
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f7fe fc50 	bl	80091a0 <xQueueGenericSend>
 800a900:	6278      	str	r0, [r7, #36]	@ 0x24
 800a902:	e008      	b.n	800a916 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a904:	4b06      	ldr	r3, [pc, #24]	@ (800a920 <xTimerGenericCommand+0x98>)
 800a906:	6818      	ldr	r0, [r3, #0]
 800a908:	f107 0110 	add.w	r1, r7, #16
 800a90c:	2300      	movs	r3, #0
 800a90e:	683a      	ldr	r2, [r7, #0]
 800a910:	f7fe fd48 	bl	80093a4 <xQueueGenericSendFromISR>
 800a914:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3728      	adds	r7, #40	@ 0x28
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	24004c58 	.word	0x24004c58

0800a924 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b088      	sub	sp, #32
 800a928:	af02      	add	r7, sp, #8
 800a92a:	6078      	str	r0, [r7, #4]
 800a92c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a92e:	4b23      	ldr	r3, [pc, #140]	@ (800a9bc <prvProcessExpiredTimer+0x98>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	68db      	ldr	r3, [r3, #12]
 800a934:	68db      	ldr	r3, [r3, #12]
 800a936:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a938:	697b      	ldr	r3, [r7, #20]
 800a93a:	3304      	adds	r3, #4
 800a93c:	4618      	mov	r0, r3
 800a93e:	f7fe f8ab 	bl	8008a98 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a942:	697b      	ldr	r3, [r7, #20]
 800a944:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a948:	f003 0304 	and.w	r3, r3, #4
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d023      	beq.n	800a998 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a950:	697b      	ldr	r3, [r7, #20]
 800a952:	699a      	ldr	r2, [r3, #24]
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	18d1      	adds	r1, r2, r3
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	683a      	ldr	r2, [r7, #0]
 800a95c:	6978      	ldr	r0, [r7, #20]
 800a95e:	f000 f8d5 	bl	800ab0c <prvInsertTimerInActiveList>
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d020      	beq.n	800a9aa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a968:	2300      	movs	r3, #0
 800a96a:	9300      	str	r3, [sp, #0]
 800a96c:	2300      	movs	r3, #0
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	2100      	movs	r1, #0
 800a972:	6978      	ldr	r0, [r7, #20]
 800a974:	f7ff ff88 	bl	800a888 <xTimerGenericCommand>
 800a978:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d114      	bne.n	800a9aa <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a984:	f383 8811 	msr	BASEPRI, r3
 800a988:	f3bf 8f6f 	isb	sy
 800a98c:	f3bf 8f4f 	dsb	sy
 800a990:	60fb      	str	r3, [r7, #12]
}
 800a992:	bf00      	nop
 800a994:	bf00      	nop
 800a996:	e7fd      	b.n	800a994 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a998:	697b      	ldr	r3, [r7, #20]
 800a99a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a99e:	f023 0301 	bic.w	r3, r3, #1
 800a9a2:	b2da      	uxtb	r2, r3
 800a9a4:	697b      	ldr	r3, [r7, #20]
 800a9a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	6a1b      	ldr	r3, [r3, #32]
 800a9ae:	6978      	ldr	r0, [r7, #20]
 800a9b0:	4798      	blx	r3
}
 800a9b2:	bf00      	nop
 800a9b4:	3718      	adds	r7, #24
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}
 800a9ba:	bf00      	nop
 800a9bc:	24004c50 	.word	0x24004c50

0800a9c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b084      	sub	sp, #16
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a9c8:	f107 0308 	add.w	r3, r7, #8
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	f000 f859 	bl	800aa84 <prvGetNextExpireTime>
 800a9d2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	4619      	mov	r1, r3
 800a9d8:	68f8      	ldr	r0, [r7, #12]
 800a9da:	f000 f805 	bl	800a9e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a9de:	f000 f8d7 	bl	800ab90 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a9e2:	bf00      	nop
 800a9e4:	e7f0      	b.n	800a9c8 <prvTimerTask+0x8>
	...

0800a9e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
 800a9f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a9f2:	f7ff fa29 	bl	8009e48 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a9f6:	f107 0308 	add.w	r3, r7, #8
 800a9fa:	4618      	mov	r0, r3
 800a9fc:	f000 f866 	bl	800aacc <prvSampleTimeNow>
 800aa00:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800aa02:	68bb      	ldr	r3, [r7, #8]
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d130      	bne.n	800aa6a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d10a      	bne.n	800aa24 <prvProcessTimerOrBlockTask+0x3c>
 800aa0e:	687a      	ldr	r2, [r7, #4]
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	d806      	bhi.n	800aa24 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800aa16:	f7ff fa25 	bl	8009e64 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800aa1a:	68f9      	ldr	r1, [r7, #12]
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f7ff ff81 	bl	800a924 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800aa22:	e024      	b.n	800aa6e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d008      	beq.n	800aa3c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800aa2a:	4b13      	ldr	r3, [pc, #76]	@ (800aa78 <prvProcessTimerOrBlockTask+0x90>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d101      	bne.n	800aa38 <prvProcessTimerOrBlockTask+0x50>
 800aa34:	2301      	movs	r3, #1
 800aa36:	e000      	b.n	800aa3a <prvProcessTimerOrBlockTask+0x52>
 800aa38:	2300      	movs	r3, #0
 800aa3a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800aa3c:	4b0f      	ldr	r3, [pc, #60]	@ (800aa7c <prvProcessTimerOrBlockTask+0x94>)
 800aa3e:	6818      	ldr	r0, [r3, #0]
 800aa40:	687a      	ldr	r2, [r7, #4]
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	1ad3      	subs	r3, r2, r3
 800aa46:	683a      	ldr	r2, [r7, #0]
 800aa48:	4619      	mov	r1, r3
 800aa4a:	f7fe ff65 	bl	8009918 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800aa4e:	f7ff fa09 	bl	8009e64 <xTaskResumeAll>
 800aa52:	4603      	mov	r3, r0
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d10a      	bne.n	800aa6e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800aa58:	4b09      	ldr	r3, [pc, #36]	@ (800aa80 <prvProcessTimerOrBlockTask+0x98>)
 800aa5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa5e:	601a      	str	r2, [r3, #0]
 800aa60:	f3bf 8f4f 	dsb	sy
 800aa64:	f3bf 8f6f 	isb	sy
}
 800aa68:	e001      	b.n	800aa6e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800aa6a:	f7ff f9fb 	bl	8009e64 <xTaskResumeAll>
}
 800aa6e:	bf00      	nop
 800aa70:	3710      	adds	r7, #16
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}
 800aa76:	bf00      	nop
 800aa78:	24004c54 	.word	0x24004c54
 800aa7c:	24004c58 	.word	0x24004c58
 800aa80:	e000ed04 	.word	0xe000ed04

0800aa84 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800aa84:	b480      	push	{r7}
 800aa86:	b085      	sub	sp, #20
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800aa8c:	4b0e      	ldr	r3, [pc, #56]	@ (800aac8 <prvGetNextExpireTime+0x44>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d101      	bne.n	800aa9a <prvGetNextExpireTime+0x16>
 800aa96:	2201      	movs	r2, #1
 800aa98:	e000      	b.n	800aa9c <prvGetNextExpireTime+0x18>
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d105      	bne.n	800aab4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aaa8:	4b07      	ldr	r3, [pc, #28]	@ (800aac8 <prvGetNextExpireTime+0x44>)
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	68db      	ldr	r3, [r3, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	60fb      	str	r3, [r7, #12]
 800aab2:	e001      	b.n	800aab8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800aab4:	2300      	movs	r3, #0
 800aab6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800aab8:	68fb      	ldr	r3, [r7, #12]
}
 800aaba:	4618      	mov	r0, r3
 800aabc:	3714      	adds	r7, #20
 800aabe:	46bd      	mov	sp, r7
 800aac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac4:	4770      	bx	lr
 800aac6:	bf00      	nop
 800aac8:	24004c50 	.word	0x24004c50

0800aacc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800aacc:	b580      	push	{r7, lr}
 800aace:	b084      	sub	sp, #16
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800aad4:	f7ff fa64 	bl	8009fa0 <xTaskGetTickCount>
 800aad8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800aada:	4b0b      	ldr	r3, [pc, #44]	@ (800ab08 <prvSampleTimeNow+0x3c>)
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	68fa      	ldr	r2, [r7, #12]
 800aae0:	429a      	cmp	r2, r3
 800aae2:	d205      	bcs.n	800aaf0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800aae4:	f000 f93a 	bl	800ad5c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2201      	movs	r2, #1
 800aaec:	601a      	str	r2, [r3, #0]
 800aaee:	e002      	b.n	800aaf6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800aaf6:	4a04      	ldr	r2, [pc, #16]	@ (800ab08 <prvSampleTimeNow+0x3c>)
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800aafc:	68fb      	ldr	r3, [r7, #12]
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3710      	adds	r7, #16
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}
 800ab06:	bf00      	nop
 800ab08:	24004c60 	.word	0x24004c60

0800ab0c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b086      	sub	sp, #24
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	60f8      	str	r0, [r7, #12]
 800ab14:	60b9      	str	r1, [r7, #8]
 800ab16:	607a      	str	r2, [r7, #4]
 800ab18:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	68ba      	ldr	r2, [r7, #8]
 800ab22:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	68fa      	ldr	r2, [r7, #12]
 800ab28:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ab2a:	68ba      	ldr	r2, [r7, #8]
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	429a      	cmp	r2, r3
 800ab30:	d812      	bhi.n	800ab58 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ab32:	687a      	ldr	r2, [r7, #4]
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	1ad2      	subs	r2, r2, r3
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	699b      	ldr	r3, [r3, #24]
 800ab3c:	429a      	cmp	r2, r3
 800ab3e:	d302      	bcc.n	800ab46 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ab40:	2301      	movs	r3, #1
 800ab42:	617b      	str	r3, [r7, #20]
 800ab44:	e01b      	b.n	800ab7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ab46:	4b10      	ldr	r3, [pc, #64]	@ (800ab88 <prvInsertTimerInActiveList+0x7c>)
 800ab48:	681a      	ldr	r2, [r3, #0]
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	3304      	adds	r3, #4
 800ab4e:	4619      	mov	r1, r3
 800ab50:	4610      	mov	r0, r2
 800ab52:	f7fd ff68 	bl	8008a26 <vListInsert>
 800ab56:	e012      	b.n	800ab7e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ab58:	687a      	ldr	r2, [r7, #4]
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d206      	bcs.n	800ab6e <prvInsertTimerInActiveList+0x62>
 800ab60:	68ba      	ldr	r2, [r7, #8]
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	429a      	cmp	r2, r3
 800ab66:	d302      	bcc.n	800ab6e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	617b      	str	r3, [r7, #20]
 800ab6c:	e007      	b.n	800ab7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ab6e:	4b07      	ldr	r3, [pc, #28]	@ (800ab8c <prvInsertTimerInActiveList+0x80>)
 800ab70:	681a      	ldr	r2, [r3, #0]
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	3304      	adds	r3, #4
 800ab76:	4619      	mov	r1, r3
 800ab78:	4610      	mov	r0, r2
 800ab7a:	f7fd ff54 	bl	8008a26 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ab7e:	697b      	ldr	r3, [r7, #20]
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	3718      	adds	r7, #24
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}
 800ab88:	24004c54 	.word	0x24004c54
 800ab8c:	24004c50 	.word	0x24004c50

0800ab90 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b08e      	sub	sp, #56	@ 0x38
 800ab94:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ab96:	e0ce      	b.n	800ad36 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	da19      	bge.n	800abd2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ab9e:	1d3b      	adds	r3, r7, #4
 800aba0:	3304      	adds	r3, #4
 800aba2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800aba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d10b      	bne.n	800abc2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800abaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abae:	f383 8811 	msr	BASEPRI, r3
 800abb2:	f3bf 8f6f 	isb	sy
 800abb6:	f3bf 8f4f 	dsb	sy
 800abba:	61fb      	str	r3, [r7, #28]
}
 800abbc:	bf00      	nop
 800abbe:	bf00      	nop
 800abc0:	e7fd      	b.n	800abbe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800abc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abc8:	6850      	ldr	r0, [r2, #4]
 800abca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abcc:	6892      	ldr	r2, [r2, #8]
 800abce:	4611      	mov	r1, r2
 800abd0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	f2c0 80ae 	blt.w	800ad36 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800abde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe0:	695b      	ldr	r3, [r3, #20]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d004      	beq.n	800abf0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800abe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe8:	3304      	adds	r3, #4
 800abea:	4618      	mov	r0, r3
 800abec:	f7fd ff54 	bl	8008a98 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800abf0:	463b      	mov	r3, r7
 800abf2:	4618      	mov	r0, r3
 800abf4:	f7ff ff6a 	bl	800aacc <prvSampleTimeNow>
 800abf8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	2b09      	cmp	r3, #9
 800abfe:	f200 8097 	bhi.w	800ad30 <prvProcessReceivedCommands+0x1a0>
 800ac02:	a201      	add	r2, pc, #4	@ (adr r2, 800ac08 <prvProcessReceivedCommands+0x78>)
 800ac04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac08:	0800ac31 	.word	0x0800ac31
 800ac0c:	0800ac31 	.word	0x0800ac31
 800ac10:	0800ac31 	.word	0x0800ac31
 800ac14:	0800aca7 	.word	0x0800aca7
 800ac18:	0800acbb 	.word	0x0800acbb
 800ac1c:	0800ad07 	.word	0x0800ad07
 800ac20:	0800ac31 	.word	0x0800ac31
 800ac24:	0800ac31 	.word	0x0800ac31
 800ac28:	0800aca7 	.word	0x0800aca7
 800ac2c:	0800acbb 	.word	0x0800acbb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800ac30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac36:	f043 0301 	orr.w	r3, r3, #1
 800ac3a:	b2da      	uxtb	r2, r3
 800ac3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac3e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ac42:	68ba      	ldr	r2, [r7, #8]
 800ac44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac46:	699b      	ldr	r3, [r3, #24]
 800ac48:	18d1      	adds	r1, r2, r3
 800ac4a:	68bb      	ldr	r3, [r7, #8]
 800ac4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac50:	f7ff ff5c 	bl	800ab0c <prvInsertTimerInActiveList>
 800ac54:	4603      	mov	r3, r0
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d06c      	beq.n	800ad34 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ac5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac5c:	6a1b      	ldr	r3, [r3, #32]
 800ac5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac60:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ac62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ac68:	f003 0304 	and.w	r3, r3, #4
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d061      	beq.n	800ad34 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ac70:	68ba      	ldr	r2, [r7, #8]
 800ac72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac74:	699b      	ldr	r3, [r3, #24]
 800ac76:	441a      	add	r2, r3
 800ac78:	2300      	movs	r3, #0
 800ac7a:	9300      	str	r3, [sp, #0]
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	2100      	movs	r1, #0
 800ac80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac82:	f7ff fe01 	bl	800a888 <xTimerGenericCommand>
 800ac86:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800ac88:	6a3b      	ldr	r3, [r7, #32]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d152      	bne.n	800ad34 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800ac8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac92:	f383 8811 	msr	BASEPRI, r3
 800ac96:	f3bf 8f6f 	isb	sy
 800ac9a:	f3bf 8f4f 	dsb	sy
 800ac9e:	61bb      	str	r3, [r7, #24]
}
 800aca0:	bf00      	nop
 800aca2:	bf00      	nop
 800aca4:	e7fd      	b.n	800aca2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aca8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acac:	f023 0301 	bic.w	r3, r3, #1
 800acb0:	b2da      	uxtb	r2, r3
 800acb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800acb8:	e03d      	b.n	800ad36 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800acba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800acc0:	f043 0301 	orr.w	r3, r3, #1
 800acc4:	b2da      	uxtb	r2, r3
 800acc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acc8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800accc:	68ba      	ldr	r2, [r7, #8]
 800acce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acd0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800acd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acd4:	699b      	ldr	r3, [r3, #24]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d10b      	bne.n	800acf2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800acda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acde:	f383 8811 	msr	BASEPRI, r3
 800ace2:	f3bf 8f6f 	isb	sy
 800ace6:	f3bf 8f4f 	dsb	sy
 800acea:	617b      	str	r3, [r7, #20]
}
 800acec:	bf00      	nop
 800acee:	bf00      	nop
 800acf0:	e7fd      	b.n	800acee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800acf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acf4:	699a      	ldr	r2, [r3, #24]
 800acf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf8:	18d1      	adds	r1, r2, r3
 800acfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acfc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad00:	f7ff ff04 	bl	800ab0c <prvInsertTimerInActiveList>
					break;
 800ad04:	e017      	b.n	800ad36 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800ad06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad08:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad0c:	f003 0302 	and.w	r3, r3, #2
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d103      	bne.n	800ad1c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800ad14:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ad16:	f7fd fd15 	bl	8008744 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800ad1a:	e00c      	b.n	800ad36 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ad1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad1e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad22:	f023 0301 	bic.w	r3, r3, #1
 800ad26:	b2da      	uxtb	r2, r3
 800ad28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800ad2e:	e002      	b.n	800ad36 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800ad30:	bf00      	nop
 800ad32:	e000      	b.n	800ad36 <prvProcessReceivedCommands+0x1a6>
					break;
 800ad34:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ad36:	4b08      	ldr	r3, [pc, #32]	@ (800ad58 <prvProcessReceivedCommands+0x1c8>)
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	1d39      	adds	r1, r7, #4
 800ad3c:	2200      	movs	r2, #0
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f7fe fbce 	bl	80094e0 <xQueueReceive>
 800ad44:	4603      	mov	r3, r0
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	f47f af26 	bne.w	800ab98 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800ad4c:	bf00      	nop
 800ad4e:	bf00      	nop
 800ad50:	3730      	adds	r7, #48	@ 0x30
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}
 800ad56:	bf00      	nop
 800ad58:	24004c58 	.word	0x24004c58

0800ad5c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b088      	sub	sp, #32
 800ad60:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ad62:	e049      	b.n	800adf8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ad64:	4b2e      	ldr	r3, [pc, #184]	@ (800ae20 <prvSwitchTimerLists+0xc4>)
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	68db      	ldr	r3, [r3, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad6e:	4b2c      	ldr	r3, [pc, #176]	@ (800ae20 <prvSwitchTimerLists+0xc4>)
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	68db      	ldr	r3, [r3, #12]
 800ad74:	68db      	ldr	r3, [r3, #12]
 800ad76:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	3304      	adds	r3, #4
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	f7fd fe8b 	bl	8008a98 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	6a1b      	ldr	r3, [r3, #32]
 800ad86:	68f8      	ldr	r0, [r7, #12]
 800ad88:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ad90:	f003 0304 	and.w	r3, r3, #4
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d02f      	beq.n	800adf8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	699b      	ldr	r3, [r3, #24]
 800ad9c:	693a      	ldr	r2, [r7, #16]
 800ad9e:	4413      	add	r3, r2
 800ada0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800ada2:	68ba      	ldr	r2, [r7, #8]
 800ada4:	693b      	ldr	r3, [r7, #16]
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d90e      	bls.n	800adc8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	68ba      	ldr	r2, [r7, #8]
 800adae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	68fa      	ldr	r2, [r7, #12]
 800adb4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800adb6:	4b1a      	ldr	r3, [pc, #104]	@ (800ae20 <prvSwitchTimerLists+0xc4>)
 800adb8:	681a      	ldr	r2, [r3, #0]
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	3304      	adds	r3, #4
 800adbe:	4619      	mov	r1, r3
 800adc0:	4610      	mov	r0, r2
 800adc2:	f7fd fe30 	bl	8008a26 <vListInsert>
 800adc6:	e017      	b.n	800adf8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800adc8:	2300      	movs	r3, #0
 800adca:	9300      	str	r3, [sp, #0]
 800adcc:	2300      	movs	r3, #0
 800adce:	693a      	ldr	r2, [r7, #16]
 800add0:	2100      	movs	r1, #0
 800add2:	68f8      	ldr	r0, [r7, #12]
 800add4:	f7ff fd58 	bl	800a888 <xTimerGenericCommand>
 800add8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d10b      	bne.n	800adf8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ade0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ade4:	f383 8811 	msr	BASEPRI, r3
 800ade8:	f3bf 8f6f 	isb	sy
 800adec:	f3bf 8f4f 	dsb	sy
 800adf0:	603b      	str	r3, [r7, #0]
}
 800adf2:	bf00      	nop
 800adf4:	bf00      	nop
 800adf6:	e7fd      	b.n	800adf4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800adf8:	4b09      	ldr	r3, [pc, #36]	@ (800ae20 <prvSwitchTimerLists+0xc4>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d1b0      	bne.n	800ad64 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ae02:	4b07      	ldr	r3, [pc, #28]	@ (800ae20 <prvSwitchTimerLists+0xc4>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ae08:	4b06      	ldr	r3, [pc, #24]	@ (800ae24 <prvSwitchTimerLists+0xc8>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	4a04      	ldr	r2, [pc, #16]	@ (800ae20 <prvSwitchTimerLists+0xc4>)
 800ae0e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ae10:	4a04      	ldr	r2, [pc, #16]	@ (800ae24 <prvSwitchTimerLists+0xc8>)
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	6013      	str	r3, [r2, #0]
}
 800ae16:	bf00      	nop
 800ae18:	3718      	adds	r7, #24
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}
 800ae1e:	bf00      	nop
 800ae20:	24004c50 	.word	0x24004c50
 800ae24:	24004c54 	.word	0x24004c54

0800ae28 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b082      	sub	sp, #8
 800ae2c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ae2e:	f7fd ff8b 	bl	8008d48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ae32:	4b15      	ldr	r3, [pc, #84]	@ (800ae88 <prvCheckForValidListAndQueue+0x60>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d120      	bne.n	800ae7c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ae3a:	4814      	ldr	r0, [pc, #80]	@ (800ae8c <prvCheckForValidListAndQueue+0x64>)
 800ae3c:	f7fd fda2 	bl	8008984 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ae40:	4813      	ldr	r0, [pc, #76]	@ (800ae90 <prvCheckForValidListAndQueue+0x68>)
 800ae42:	f7fd fd9f 	bl	8008984 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ae46:	4b13      	ldr	r3, [pc, #76]	@ (800ae94 <prvCheckForValidListAndQueue+0x6c>)
 800ae48:	4a10      	ldr	r2, [pc, #64]	@ (800ae8c <prvCheckForValidListAndQueue+0x64>)
 800ae4a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ae4c:	4b12      	ldr	r3, [pc, #72]	@ (800ae98 <prvCheckForValidListAndQueue+0x70>)
 800ae4e:	4a10      	ldr	r2, [pc, #64]	@ (800ae90 <prvCheckForValidListAndQueue+0x68>)
 800ae50:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ae52:	2300      	movs	r3, #0
 800ae54:	9300      	str	r3, [sp, #0]
 800ae56:	4b11      	ldr	r3, [pc, #68]	@ (800ae9c <prvCheckForValidListAndQueue+0x74>)
 800ae58:	4a11      	ldr	r2, [pc, #68]	@ (800aea0 <prvCheckForValidListAndQueue+0x78>)
 800ae5a:	2110      	movs	r1, #16
 800ae5c:	200a      	movs	r0, #10
 800ae5e:	f7fe f8ff 	bl	8009060 <xQueueGenericCreateStatic>
 800ae62:	4603      	mov	r3, r0
 800ae64:	4a08      	ldr	r2, [pc, #32]	@ (800ae88 <prvCheckForValidListAndQueue+0x60>)
 800ae66:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ae68:	4b07      	ldr	r3, [pc, #28]	@ (800ae88 <prvCheckForValidListAndQueue+0x60>)
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d005      	beq.n	800ae7c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ae70:	4b05      	ldr	r3, [pc, #20]	@ (800ae88 <prvCheckForValidListAndQueue+0x60>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	490b      	ldr	r1, [pc, #44]	@ (800aea4 <prvCheckForValidListAndQueue+0x7c>)
 800ae76:	4618      	mov	r0, r3
 800ae78:	f7fe fd24 	bl	80098c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae7c:	f7fd ff96 	bl	8008dac <vPortExitCritical>
}
 800ae80:	bf00      	nop
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}
 800ae86:	bf00      	nop
 800ae88:	24004c58 	.word	0x24004c58
 800ae8c:	24004c28 	.word	0x24004c28
 800ae90:	24004c3c 	.word	0x24004c3c
 800ae94:	24004c50 	.word	0x24004c50
 800ae98:	24004c54 	.word	0x24004c54
 800ae9c:	24004d04 	.word	0x24004d04
 800aea0:	24004c64 	.word	0x24004c64
 800aea4:	0800b114 	.word	0x0800b114

0800aea8 <__malloc_lock>:
 800aea8:	4801      	ldr	r0, [pc, #4]	@ (800aeb0 <__malloc_lock+0x8>)
 800aeaa:	f000 b893 	b.w	800afd4 <__retarget_lock_acquire_recursive>
 800aeae:	bf00      	nop
 800aeb0:	24004e90 	.word	0x24004e90

0800aeb4 <__malloc_unlock>:
 800aeb4:	4801      	ldr	r0, [pc, #4]	@ (800aebc <__malloc_unlock+0x8>)
 800aeb6:	f000 b88e 	b.w	800afd6 <__retarget_lock_release_recursive>
 800aeba:	bf00      	nop
 800aebc:	24004e90 	.word	0x24004e90

0800aec0 <memset>:
 800aec0:	4402      	add	r2, r0
 800aec2:	4603      	mov	r3, r0
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d100      	bne.n	800aeca <memset+0xa>
 800aec8:	4770      	bx	lr
 800aeca:	f803 1b01 	strb.w	r1, [r3], #1
 800aece:	e7f9      	b.n	800aec4 <memset+0x4>

0800aed0 <_reclaim_reent>:
 800aed0:	4b2d      	ldr	r3, [pc, #180]	@ (800af88 <_reclaim_reent+0xb8>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	4283      	cmp	r3, r0
 800aed6:	b570      	push	{r4, r5, r6, lr}
 800aed8:	4604      	mov	r4, r0
 800aeda:	d053      	beq.n	800af84 <_reclaim_reent+0xb4>
 800aedc:	69c3      	ldr	r3, [r0, #28]
 800aede:	b31b      	cbz	r3, 800af28 <_reclaim_reent+0x58>
 800aee0:	68db      	ldr	r3, [r3, #12]
 800aee2:	b163      	cbz	r3, 800aefe <_reclaim_reent+0x2e>
 800aee4:	2500      	movs	r5, #0
 800aee6:	69e3      	ldr	r3, [r4, #28]
 800aee8:	68db      	ldr	r3, [r3, #12]
 800aeea:	5959      	ldr	r1, [r3, r5]
 800aeec:	b9b1      	cbnz	r1, 800af1c <_reclaim_reent+0x4c>
 800aeee:	3504      	adds	r5, #4
 800aef0:	2d80      	cmp	r5, #128	@ 0x80
 800aef2:	d1f8      	bne.n	800aee6 <_reclaim_reent+0x16>
 800aef4:	69e3      	ldr	r3, [r4, #28]
 800aef6:	4620      	mov	r0, r4
 800aef8:	68d9      	ldr	r1, [r3, #12]
 800aefa:	f000 f87b 	bl	800aff4 <_free_r>
 800aefe:	69e3      	ldr	r3, [r4, #28]
 800af00:	6819      	ldr	r1, [r3, #0]
 800af02:	b111      	cbz	r1, 800af0a <_reclaim_reent+0x3a>
 800af04:	4620      	mov	r0, r4
 800af06:	f000 f875 	bl	800aff4 <_free_r>
 800af0a:	69e3      	ldr	r3, [r4, #28]
 800af0c:	689d      	ldr	r5, [r3, #8]
 800af0e:	b15d      	cbz	r5, 800af28 <_reclaim_reent+0x58>
 800af10:	4629      	mov	r1, r5
 800af12:	4620      	mov	r0, r4
 800af14:	682d      	ldr	r5, [r5, #0]
 800af16:	f000 f86d 	bl	800aff4 <_free_r>
 800af1a:	e7f8      	b.n	800af0e <_reclaim_reent+0x3e>
 800af1c:	680e      	ldr	r6, [r1, #0]
 800af1e:	4620      	mov	r0, r4
 800af20:	f000 f868 	bl	800aff4 <_free_r>
 800af24:	4631      	mov	r1, r6
 800af26:	e7e1      	b.n	800aeec <_reclaim_reent+0x1c>
 800af28:	6961      	ldr	r1, [r4, #20]
 800af2a:	b111      	cbz	r1, 800af32 <_reclaim_reent+0x62>
 800af2c:	4620      	mov	r0, r4
 800af2e:	f000 f861 	bl	800aff4 <_free_r>
 800af32:	69e1      	ldr	r1, [r4, #28]
 800af34:	b111      	cbz	r1, 800af3c <_reclaim_reent+0x6c>
 800af36:	4620      	mov	r0, r4
 800af38:	f000 f85c 	bl	800aff4 <_free_r>
 800af3c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800af3e:	b111      	cbz	r1, 800af46 <_reclaim_reent+0x76>
 800af40:	4620      	mov	r0, r4
 800af42:	f000 f857 	bl	800aff4 <_free_r>
 800af46:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800af48:	b111      	cbz	r1, 800af50 <_reclaim_reent+0x80>
 800af4a:	4620      	mov	r0, r4
 800af4c:	f000 f852 	bl	800aff4 <_free_r>
 800af50:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800af52:	b111      	cbz	r1, 800af5a <_reclaim_reent+0x8a>
 800af54:	4620      	mov	r0, r4
 800af56:	f000 f84d 	bl	800aff4 <_free_r>
 800af5a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800af5c:	b111      	cbz	r1, 800af64 <_reclaim_reent+0x94>
 800af5e:	4620      	mov	r0, r4
 800af60:	f000 f848 	bl	800aff4 <_free_r>
 800af64:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800af66:	b111      	cbz	r1, 800af6e <_reclaim_reent+0x9e>
 800af68:	4620      	mov	r0, r4
 800af6a:	f000 f843 	bl	800aff4 <_free_r>
 800af6e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800af70:	b111      	cbz	r1, 800af78 <_reclaim_reent+0xa8>
 800af72:	4620      	mov	r0, r4
 800af74:	f000 f83e 	bl	800aff4 <_free_r>
 800af78:	6a23      	ldr	r3, [r4, #32]
 800af7a:	b11b      	cbz	r3, 800af84 <_reclaim_reent+0xb4>
 800af7c:	4620      	mov	r0, r4
 800af7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800af82:	4718      	bx	r3
 800af84:	bd70      	pop	{r4, r5, r6, pc}
 800af86:	bf00      	nop
 800af88:	24000014 	.word	0x24000014

0800af8c <__libc_init_array>:
 800af8c:	b570      	push	{r4, r5, r6, lr}
 800af8e:	4d0d      	ldr	r5, [pc, #52]	@ (800afc4 <__libc_init_array+0x38>)
 800af90:	4c0d      	ldr	r4, [pc, #52]	@ (800afc8 <__libc_init_array+0x3c>)
 800af92:	1b64      	subs	r4, r4, r5
 800af94:	10a4      	asrs	r4, r4, #2
 800af96:	2600      	movs	r6, #0
 800af98:	42a6      	cmp	r6, r4
 800af9a:	d109      	bne.n	800afb0 <__libc_init_array+0x24>
 800af9c:	4d0b      	ldr	r5, [pc, #44]	@ (800afcc <__libc_init_array+0x40>)
 800af9e:	4c0c      	ldr	r4, [pc, #48]	@ (800afd0 <__libc_init_array+0x44>)
 800afa0:	f000 f872 	bl	800b088 <_init>
 800afa4:	1b64      	subs	r4, r4, r5
 800afa6:	10a4      	asrs	r4, r4, #2
 800afa8:	2600      	movs	r6, #0
 800afaa:	42a6      	cmp	r6, r4
 800afac:	d105      	bne.n	800afba <__libc_init_array+0x2e>
 800afae:	bd70      	pop	{r4, r5, r6, pc}
 800afb0:	f855 3b04 	ldr.w	r3, [r5], #4
 800afb4:	4798      	blx	r3
 800afb6:	3601      	adds	r6, #1
 800afb8:	e7ee      	b.n	800af98 <__libc_init_array+0xc>
 800afba:	f855 3b04 	ldr.w	r3, [r5], #4
 800afbe:	4798      	blx	r3
 800afc0:	3601      	adds	r6, #1
 800afc2:	e7f2      	b.n	800afaa <__libc_init_array+0x1e>
 800afc4:	0800b1a4 	.word	0x0800b1a4
 800afc8:	0800b1a4 	.word	0x0800b1a4
 800afcc:	0800b1a4 	.word	0x0800b1a4
 800afd0:	0800b1a8 	.word	0x0800b1a8

0800afd4 <__retarget_lock_acquire_recursive>:
 800afd4:	4770      	bx	lr

0800afd6 <__retarget_lock_release_recursive>:
 800afd6:	4770      	bx	lr

0800afd8 <memcpy>:
 800afd8:	440a      	add	r2, r1
 800afda:	4291      	cmp	r1, r2
 800afdc:	f100 33ff 	add.w	r3, r0, #4294967295
 800afe0:	d100      	bne.n	800afe4 <memcpy+0xc>
 800afe2:	4770      	bx	lr
 800afe4:	b510      	push	{r4, lr}
 800afe6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800afea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800afee:	4291      	cmp	r1, r2
 800aff0:	d1f9      	bne.n	800afe6 <memcpy+0xe>
 800aff2:	bd10      	pop	{r4, pc}

0800aff4 <_free_r>:
 800aff4:	b538      	push	{r3, r4, r5, lr}
 800aff6:	4605      	mov	r5, r0
 800aff8:	2900      	cmp	r1, #0
 800affa:	d041      	beq.n	800b080 <_free_r+0x8c>
 800affc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b000:	1f0c      	subs	r4, r1, #4
 800b002:	2b00      	cmp	r3, #0
 800b004:	bfb8      	it	lt
 800b006:	18e4      	addlt	r4, r4, r3
 800b008:	f7ff ff4e 	bl	800aea8 <__malloc_lock>
 800b00c:	4a1d      	ldr	r2, [pc, #116]	@ (800b084 <_free_r+0x90>)
 800b00e:	6813      	ldr	r3, [r2, #0]
 800b010:	b933      	cbnz	r3, 800b020 <_free_r+0x2c>
 800b012:	6063      	str	r3, [r4, #4]
 800b014:	6014      	str	r4, [r2, #0]
 800b016:	4628      	mov	r0, r5
 800b018:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b01c:	f7ff bf4a 	b.w	800aeb4 <__malloc_unlock>
 800b020:	42a3      	cmp	r3, r4
 800b022:	d908      	bls.n	800b036 <_free_r+0x42>
 800b024:	6820      	ldr	r0, [r4, #0]
 800b026:	1821      	adds	r1, r4, r0
 800b028:	428b      	cmp	r3, r1
 800b02a:	bf01      	itttt	eq
 800b02c:	6819      	ldreq	r1, [r3, #0]
 800b02e:	685b      	ldreq	r3, [r3, #4]
 800b030:	1809      	addeq	r1, r1, r0
 800b032:	6021      	streq	r1, [r4, #0]
 800b034:	e7ed      	b.n	800b012 <_free_r+0x1e>
 800b036:	461a      	mov	r2, r3
 800b038:	685b      	ldr	r3, [r3, #4]
 800b03a:	b10b      	cbz	r3, 800b040 <_free_r+0x4c>
 800b03c:	42a3      	cmp	r3, r4
 800b03e:	d9fa      	bls.n	800b036 <_free_r+0x42>
 800b040:	6811      	ldr	r1, [r2, #0]
 800b042:	1850      	adds	r0, r2, r1
 800b044:	42a0      	cmp	r0, r4
 800b046:	d10b      	bne.n	800b060 <_free_r+0x6c>
 800b048:	6820      	ldr	r0, [r4, #0]
 800b04a:	4401      	add	r1, r0
 800b04c:	1850      	adds	r0, r2, r1
 800b04e:	4283      	cmp	r3, r0
 800b050:	6011      	str	r1, [r2, #0]
 800b052:	d1e0      	bne.n	800b016 <_free_r+0x22>
 800b054:	6818      	ldr	r0, [r3, #0]
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	6053      	str	r3, [r2, #4]
 800b05a:	4408      	add	r0, r1
 800b05c:	6010      	str	r0, [r2, #0]
 800b05e:	e7da      	b.n	800b016 <_free_r+0x22>
 800b060:	d902      	bls.n	800b068 <_free_r+0x74>
 800b062:	230c      	movs	r3, #12
 800b064:	602b      	str	r3, [r5, #0]
 800b066:	e7d6      	b.n	800b016 <_free_r+0x22>
 800b068:	6820      	ldr	r0, [r4, #0]
 800b06a:	1821      	adds	r1, r4, r0
 800b06c:	428b      	cmp	r3, r1
 800b06e:	bf04      	itt	eq
 800b070:	6819      	ldreq	r1, [r3, #0]
 800b072:	685b      	ldreq	r3, [r3, #4]
 800b074:	6063      	str	r3, [r4, #4]
 800b076:	bf04      	itt	eq
 800b078:	1809      	addeq	r1, r1, r0
 800b07a:	6021      	streq	r1, [r4, #0]
 800b07c:	6054      	str	r4, [r2, #4]
 800b07e:	e7ca      	b.n	800b016 <_free_r+0x22>
 800b080:	bd38      	pop	{r3, r4, r5, pc}
 800b082:	bf00      	nop
 800b084:	24004d54 	.word	0x24004d54

0800b088 <_init>:
 800b088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b08a:	bf00      	nop
 800b08c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b08e:	bc08      	pop	{r3}
 800b090:	469e      	mov	lr, r3
 800b092:	4770      	bx	lr

0800b094 <_fini>:
 800b094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b096:	bf00      	nop
 800b098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b09a:	bc08      	pop	{r3}
 800b09c:	469e      	mov	lr, r3
 800b09e:	4770      	bx	lr
