LIBRARY ieee;
use ieee.std_logic_1164.all;

entity revised_register is
port(
		BAout : in std_logic;
		outputQ: in std_logic_vector(31 downto 0);
		BusMuxIn_R: out std_logic_vector(31 downto 0);
		)
end entity revised_register;

architecture behaviour of revised_register is
begin	
	 BusMuxIn_R <= (not(BAout)) and outputQ;
end architecture;

