$date
	Thu Sep 15 14:54:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dfa_tb $end
$var wire 1 ! s $end
$var wire 1 " c_out $end
$var reg 1 # c_in $end
$var reg 1 $ x $end
$var reg 1 % y $end
$scope module uut $end
$var wire 1 # c_in $end
$var wire 1 " c_out $end
$var wire 1 $ x $end
$var wire 1 % y $end
$var wire 1 & s0 $end
$var wire 1 ! s $end
$var wire 1 ' c1 $end
$var wire 1 ( c0 $end
$scope module stage0 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ( c $end
$var wire 1 & s $end
$upscope $end
$scope module stage1 $end
$var wire 1 & a $end
$var wire 1 # b $end
$var wire 1 ' c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1#
#40
1&
0#
1%
#60
1"
0!
1'
1#
#80
0"
1!
0'
0#
0%
1$
#100
1"
0!
1'
1#
#120
0'
0&
1(
0#
1%
#140
1!
1#
#160
