{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683879782365 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "centery_clock EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"centery_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683879782369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683879782421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683879782421 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683879782709 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683879782713 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683879782753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683879782753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683879782753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683879782753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683879782753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683879782753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683879782753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683879782753 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683879782753 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683879782753 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683879782756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683879782756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683879782756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683879782756 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683879782756 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683879782756 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683879782757 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1683879783538 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "centery_clock.sdc " "Synopsys Design Constraints File file not found: 'centery_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683879783538 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683879783539 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dom\|rst_day\[0\]\|combout " "Node \"dom\|rst_day\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879783542 ""} { "Warning" "WSTA_SCC_NODE" "dom\|rst_day\[0\]~33\|datac " "Node \"dom\|rst_day\[0\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879783542 ""} { "Warning" "WSTA_SCC_NODE" "dom\|rst_day\[0\]~33\|combout " "Node \"dom\|rst_day\[0\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879783542 ""} { "Warning" "WSTA_SCC_NODE" "dom\|rst_day\[0\]\|datab " "Node \"dom\|rst_day\[0\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879783542 ""}  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1683879783542 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "dom\|rst_day\[1\]\|combout " "Node \"dom\|rst_day\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879783542 ""} { "Warning" "WSTA_SCC_NODE" "dom\|rst_day\[1\]~32\|datac " "Node \"dom\|rst_day\[1\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879783542 ""} { "Warning" "WSTA_SCC_NODE" "dom\|rst_day\[1\]~32\|combout " "Node \"dom\|rst_day\[1\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879783542 ""} { "Warning" "WSTA_SCC_NODE" "dom\|rst_day\[1\]\|datab " "Node \"dom\|rst_day\[1\]\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1683879783542 ""}  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1683879783542 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dom\|rst_day\[0\]~29  from: datac  to: combout " "Cell: dom\|rst_day\[0\]~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683879783543 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dom\|rst_day\[0\]~29  from: datad  to: combout " "Cell: dom\|rst_day\[0\]~29  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683879783543 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dom\|rst_day\[2\]~18  from: datab  to: combout " "Cell: dom\|rst_day\[2\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1683879783543 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683879783543 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1683879783544 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1683879783545 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683879783545 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_5:block_1\|q3 " "Destination node convert_freq:conv_freq\|div_by_5:block_1\|q3" {  } { { "div_by_5.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_5.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783576 ""}  } { { "centery_clock.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convert_freq:conv_freq\|div_by_10:block_8\|div_by_2:div5\|clk_out  " "Automatically promoted node convert_freq:conv_freq\|div_by_10:block_8\|div_by_2:div5\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_8\|div_by_2:div5\|clk_out~0 " "Destination node convert_freq:conv_freq\|div_by_10:block_8\|div_by_2:div5\|clk_out~0" {  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783576 ""}  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_hour:cnt_hour\|inc_day  " "Automatically promoted node counter_hour:cnt_hour\|inc_day " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783576 ""}  } { { "counter_hour.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_hour.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_min:cnt_min\|inc_hour  " "Automatically promoted node counter_min:cnt_min\|inc_hour " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783576 ""}  } { { "counter_min.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_min.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_sec:cnt_sec\|inc_min  " "Automatically promoted node counter_sec:cnt_sec\|inc_min " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783576 ""}  } { { "counter_sec.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_sec.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_mon:cnt_mon\|inc_year  " "Automatically promoted node counter_mon:cnt_mon\|inc_year " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783576 ""}  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convert_freq:conv_freq\|div_by_10:block_2\|div_by_2:div5\|clk_out  " "Automatically promoted node convert_freq:conv_freq\|div_by_10:block_2\|div_by_2:div5\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_3\|div_by_5:div2\|q3 " "Destination node convert_freq:conv_freq\|div_by_10:block_3\|div_by_5:div2\|q3" {  } { { "div_by_5.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_5.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_2\|div_by_2:div5\|clk_out~0 " "Destination node convert_freq:conv_freq\|div_by_10:block_2\|div_by_2:div5\|clk_out~0" {  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783576 ""}  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convert_freq:conv_freq\|div_by_10:block_3\|div_by_2:div5\|clk_out  " "Automatically promoted node convert_freq:conv_freq\|div_by_10:block_3\|div_by_2:div5\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_4\|div_by_5:div2\|q3 " "Destination node convert_freq:conv_freq\|div_by_10:block_4\|div_by_5:div2\|q3" {  } { { "div_by_5.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_5.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_3\|div_by_2:div5\|clk_out~0 " "Destination node convert_freq:conv_freq\|div_by_10:block_3\|div_by_2:div5\|clk_out~0" {  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783576 ""}  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convert_freq:conv_freq\|div_by_10:block_4\|div_by_2:div5\|clk_out  " "Automatically promoted node convert_freq:conv_freq\|div_by_10:block_4\|div_by_2:div5\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_5\|div_by_5:div2\|q3 " "Destination node convert_freq:conv_freq\|div_by_10:block_5\|div_by_5:div2\|q3" {  } { { "div_by_5.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_5.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783576 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_4\|div_by_2:div5\|clk_out~0 " "Destination node convert_freq:conv_freq\|div_by_10:block_4\|div_by_2:div5\|clk_out~0" {  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783576 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783576 ""}  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convert_freq:conv_freq\|div_by_10:block_5\|div_by_2:div5\|clk_out  " "Automatically promoted node convert_freq:conv_freq\|div_by_10:block_5\|div_by_2:div5\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_6\|div_by_5:div2\|q3 " "Destination node convert_freq:conv_freq\|div_by_10:block_6\|div_by_5:div2\|q3" {  } { { "div_by_5.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_5.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_5\|div_by_2:div5\|clk_out~0 " "Destination node convert_freq:conv_freq\|div_by_10:block_5\|div_by_2:div5\|clk_out~0" {  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783577 ""}  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convert_freq:conv_freq\|div_by_10:block_6\|div_by_2:div5\|clk_out  " "Automatically promoted node convert_freq:conv_freq\|div_by_10:block_6\|div_by_2:div5\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_7\|div_by_5:div2\|q3 " "Destination node convert_freq:conv_freq\|div_by_10:block_7\|div_by_5:div2\|q3" {  } { { "div_by_5.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_5.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_6\|div_by_2:div5\|clk_out~0 " "Destination node convert_freq:conv_freq\|div_by_10:block_6\|div_by_2:div5\|clk_out~0" {  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783577 ""}  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convert_freq:conv_freq\|div_by_10:block_7\|div_by_2:div5\|clk_out  " "Automatically promoted node convert_freq:conv_freq\|div_by_10:block_7\|div_by_2:div5\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_8\|div_by_5:div2\|q3 " "Destination node convert_freq:conv_freq\|div_by_10:block_8\|div_by_5:div2\|q3" {  } { { "div_by_5.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_5.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_7\|div_by_2:div5\|clk_out~0 " "Destination node convert_freq:conv_freq\|div_by_10:block_7\|div_by_2:div5\|clk_out~0" {  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783577 ""}  } { { "div_by_2.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_2.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "convert_freq:conv_freq\|div_by_5:block_1\|clk_out  " "Automatically promoted node convert_freq:conv_freq\|div_by_5:block_1\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "convert_freq:conv_freq\|div_by_10:block_2\|div_by_5:div2\|q3 " "Destination node convert_freq:conv_freq\|div_by_10:block_2\|div_by_5:div2\|q3" {  } { { "div_by_5.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_5.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783577 ""}  } { { "div_by_5.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/div_by_5.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "counter_day:cnt_day\|inc_mon  " "Automatically promoted node counter_day:cnt_day\|inc_mon " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_mon:cnt_mon\|out_mon\[1\] " "Destination node counter_mon:cnt_mon\|out_mon\[1\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_mon:cnt_mon\|out_mon\[2\] " "Destination node counter_mon:cnt_mon\|out_mon\[2\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_mon:cnt_mon\|out_mon\[3\] " "Destination node counter_mon:cnt_mon\|out_mon\[3\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_mon:cnt_mon\|out_mon\[4\] " "Destination node counter_mon:cnt_mon\|out_mon\[4\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter_mon:cnt_mon\|out_mon\[5\] " "Destination node counter_mon:cnt_mon\|out_mon\[5\]" {  } { { "counter_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_mon.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783577 ""}  } { { "counter_day.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_day.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "day_of_mon:dom\|rst_day\[5\]~22  " "Automatically promoted node day_of_mon:dom\|rst_day\[5\]~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1683879783577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "day_of_mon:dom\|rst_day\[5\]~26 " "Destination node day_of_mon:dom\|rst_day\[5\]~26" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1683879783577 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1683879783577 ""}  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683879783577 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683879783757 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683879783757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683879783757 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683879783758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683879783759 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1683879783760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1683879783760 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683879783760 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683879783760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1683879783761 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683879783761 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_ten\[0\] " "Node \"abcdefg_day_ten\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_ten\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_ten\[1\] " "Node \"abcdefg_day_ten\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_ten\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_ten\[2\] " "Node \"abcdefg_day_ten\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_ten\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_ten\[3\] " "Node \"abcdefg_day_ten\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_ten\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_ten\[4\] " "Node \"abcdefg_day_ten\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_ten\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_ten\[5\] " "Node \"abcdefg_day_ten\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_ten\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_ten\[6\] " "Node \"abcdefg_day_ten\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_ten\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_unit\[0\] " "Node \"abcdefg_day_unit\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_unit\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_unit\[1\] " "Node \"abcdefg_day_unit\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_unit\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_unit\[2\] " "Node \"abcdefg_day_unit\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_unit\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_unit\[3\] " "Node \"abcdefg_day_unit\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_unit\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_unit\[4\] " "Node \"abcdefg_day_unit\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_unit\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_unit\[5\] " "Node \"abcdefg_day_unit\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_unit\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abcdefg_day_unit\[6\] " "Node \"abcdefg_day_unit\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/edabk/Quartus/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "abcdefg_day_unit\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1683879783848 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1683879783848 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683879783848 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1683879783851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683879785370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683879785521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683879785557 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683879788245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683879788245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683879788465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1683879791691 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683879791691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1683879792795 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683879792795 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683879792797 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1683879792891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683879792900 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683879793143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683879793143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683879793356 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683879793715 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683879794011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/output_files/centery_clock.fit.smsg " "Generated suppressed messages file /home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/output_files/centery_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683879794062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1496 " "Peak virtual memory: 1496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683879794257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 15:23:14 2023 " "Processing ended: Fri May 12 15:23:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683879794257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683879794257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683879794257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683879794257 ""}
