# ExploreMIPS

### Introduction

ExploreMIPS is a simple 5-stage pipelined **MIPS** CPU  implemented by Verilog. The architecture of CPU solved simple hazard problems.

The below instructions are implemented.

![](doc\instructions.png)

### References

[1] [lvyufeng/step_into_mips](https://github.com/lvyufeng/step_into_mips)

[2] Computer Organization and Design, The Hardware/Software Interface