$date
	Tue Feb 27 01:17:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module userlogic_test $end
$var wire 32 ! data_out [31:0] $end
$var wire 15 " input_buffer_addr [14:0] $end
$var wire 15 # output_buffer_addr [14:0] $end
$var wire 32 $ ul_instr [31:0] $end
$var wire 32 % ul_instr_addr [31:0] $end
$var wire 32 & ul_read_addr [31:0] $end
$var wire 32 ' ul_read_data [31:0] $end
$var wire 32 ( ul_status [31:0] $end
$var wire 32 ) ul_test [31:0] $end
$var wire 32 * ul_write_addr [31:0] $end
$var wire 32 + ul_write_data [31:0] $end
$var wire 16 , ul_write_data_hi [15:0] $end
$var wire 16 - ul_write_data_lo [15:0] $end
$var wire 2 . ul_write_en_hi [1:0] $end
$var wire 2 / ul_write_en_lo [1:0] $end
$var reg 1 0 clk $end
$var reg 32 1 cycle_count [32:1] $end
$var integer 32 2 dump_vars [31:0] $end
$var reg 8192 3 dump_vars_filename [8192:1] $end
$var integer 32 4 i [31:0] $end
$var reg 10 5 image_n_columns [9:0] $end
$var reg 10 6 image_n_rows [9:0] $end
$var reg 8192 7 input_buffer_filename [8192:1] $end
$var reg 8192 8 instr_mem_filename [8192:1] $end
$var reg 32 9 num_cycles [32:1] $end
$var reg 33 : out_end_addr [32:0] $end
$var reg 33 ; out_start_addr [32:0] $end
$var integer 32 < outfile [31:0] $end
$var reg 8192 = output_buffer_filename [8192:1] $end
$var reg 15 > read_addr [14:0] $end
$var integer 32 ? read_input_buffer [31:0] $end
$var integer 32 @ read_instr_mem [31:0] $end
$var integer 32 A result [31:0] $end
$var reg 1 B rst_n $end
$var reg 8192 C test_result_filename [8192:1] $end
$var reg 32 D ul_command [31:0] $end
$var integer 32 E write_output_buffer [31:0] $end
$var integer 32 F write_test_result [31:0] $end
$scope module instr_mem $end
$var wire 14 G addr [13:0] $end
$var wire 1 H clk $end
$var wire 32 I din [31:0] $end
$var wire 1 J we $end
$var reg 32 K dout [31:0] $end
$upscope $end
$scope module input_buffer $end
$var wire 15 L addr [14:0] $end
$var wire 1 H clk $end
$var wire 32 M din [31:0] $end
$var wire 1 N we $end
$var reg 32 O dout [31:0] $end
$upscope $end
$scope module output_buffer $end
$var wire 15 P addr [14:0] $end
$var wire 1 H clk $end
$var wire 32 Q din [31:0] $end
$var wire 4 R we [3:0] $end
$var reg 32 S dout [31:0] $end
$scope begin column[0] $end
$upscope $end
$scope begin column[1] $end
$upscope $end
$scope begin column[2] $end
$upscope $end
$scope begin column[3] $end
$upscope $end
$upscope $end
$scope module ul $end
$var wire 1 T addr_cmd $end
$var wire 1 U addr_iobuf $end
$var wire 1 V addr_local $end
$var wire 1 W addr_status $end
$var wire 1 X addr_test $end
$var wire 1 H clk $end
$var wire 32 Y command [31:0] $end
$var wire 32 Z instr [31:0] $end
$var wire 32 [ instr_addr [31:0] $end
$var wire 32 \ mips_addr [31:0] $end
$var wire 32 ] mips_local_read_data [31:0] $end
$var wire 32 ^ mips_pc [31:0] $end
$var wire 32 _ mips_read_data [31:0] $end
$var wire 1 ` mips_read_en $end
$var wire 4 a mips_write_en [3:0] $end
$var wire 32 b read_addr_hi [31:0] $end
$var wire 32 c read_addr_lo [31:0] $end
$var wire 32 d read_data [31:0] $end
$var wire 16 e read_data_hi [15:0] $end
$var wire 16 f read_data_lo [15:0] $end
$var wire 1 g rst_n $end
$var wire 32 h status [31:0] $end
$var wire 32 i test [31:0] $end
$var wire 32 j write_addr_hi [31:0] $end
$var wire 32 k write_addr_lo [31:0] $end
$var wire 32 l write_data [31:0] $end
$var wire 16 m write_data_hi [15:0] $end
$var wire 16 n write_data_lo [15:0] $end
$var wire 2 o write_en_hi [1:0] $end
$var wire 2 p write_en_lo [1:0] $end
$var reg 32 q cmd_d [31:0] $end
$var reg 1 r read_cmd_d $end
$var reg 1 s read_iobuf_d $end
$var reg 32 t status_reg [31:0] $end
$var reg 32 u test_reg [31:0] $end
$scope module cpu $end
$var wire 32 v alu_op_x_ex [31:0] $end
$var wire 32 w alu_op_x_id [31:0] $end
$var wire 32 x alu_op_y_ex [31:0] $end
$var wire 32 y alu_op_y_id [31:0] $end
$var wire 1 z alu_op_y_zero_ex $end
$var wire 4 { alu_opcode_ex [3:0] $end
$var wire 4 | alu_opcode_id [3:0] $end
$var wire 1 } alu_overflow $end
$var wire 32 ~ alu_result_ex [31:0] $end
$var wire 32 !" alu_result_mem [31:0] $end
$var wire 32 "" alu_sc_result_ex [31:0] $end
$var wire 1 #" atomic_en $end
$var wire 1 H clk $end
$var wire 1 $" en $end
$var wire 1 %" en_if $end
$var wire 32 &" instr [31:0] $end
$var wire 32 '" instr_id [31:0] $end
$var wire 30 (" instr_number_id [29:0] $end
$var wire 32 )" instr_sav [31:0] $end
$var wire 32 *" jr_pc_id [31:0] $end
$var wire 1 +" jump_branch_id $end
$var wire 1 ," jump_reg_id $end
$var wire 1 -" jump_target_id $end
$var wire 32 ." mem_addr [31:0] $end
$var wire 1 /" mem_atomic_ex $end
$var wire 1 0" mem_atomic_id $end
$var wire 1 1" mem_byte_ex $end
$var wire 1 2" mem_byte_id $end
$var wire 1 3" mem_byte_mem $end
$var wire 32 4" mem_out [31:0] $end
$var wire 32 5" mem_read_data [31:0] $end
$var wire 32 6" mem_read_data_byte_extend [31:0] $end
$var wire 8 7" mem_read_data_byte_select [7:0] $end
$var wire 1 ` mem_read_en $end
$var wire 1 8" mem_read_ex $end
$var wire 1 9" mem_read_id $end
$var wire 1 :" mem_read_mem $end
$var wire 1 ;" mem_sc_ex $end
$var wire 1 <" mem_sc_id $end
$var wire 1 =" mem_sc_mask_id $end
$var wire 1 >" mem_signextend_ex $end
$var wire 1 ?" mem_signextend_id $end
$var wire 1 @" mem_signextend_mem $end
$var wire 1 A" mem_we_ex $end
$var wire 1 B" mem_we_id $end
$var wire 32 C" mem_write_data [31:0] $end
$var wire 32 D" mem_write_data_ex [31:0] $end
$var wire 32 E" mem_write_data_id [31:0] $end
$var wire 4 F" mem_write_en [3:0] $end
$var wire 1 G" movn_ex $end
$var wire 1 H" movn_id $end
$var wire 1 I" movz_ex $end
$var wire 1 J" movz_id $end
$var wire 32 K" pc [31:0] $end
$var wire 32 L" pc_id [31:0] $end
$var wire 32 M" pc_if [31:0] $end
$var wire 1 N" reg_we_cond_ex $end
$var wire 1 O" reg_we_ex $end
$var wire 1 P" reg_we_id $end
$var wire 1 Q" reg_we_mem $end
$var wire 1 R" reg_we_wb $end
$var wire 5 S" reg_write_addr_ex [4:0] $end
$var wire 5 T" reg_write_addr_id [4:0] $end
$var wire 5 U" reg_write_addr_mem [4:0] $end
$var wire 5 V" reg_write_addr_wb [4:0] $end
$var wire 32 W" reg_write_data_mem [31:0] $end
$var wire 32 X" reg_write_data_wb [31:0] $end
$var wire 5 Y" rs_addr_id [4:0] $end
$var wire 32 Z" rs_data_id [31:0] $end
$var wire 1 [" rst $end
$var wire 1 \" rst_id $end
$var wire 5 ]" rt_addr_id [4:0] $end
$var wire 32 ^" rt_data_id [31:0] $end
$var wire 32 _" sc_result [31:0] $end
$var wire 1 `" stall $end
$var wire 1 a" stall_r $end
$scope module if_stage $end
$var wire 1 H clk $end
$var wire 1 %" en $end
$var wire 26 b" instr_id [25:0] $end
$var wire 32 c" j_addr [31:0] $end
$var wire 1 -" jump_target $end
$var wire 32 d" pc [31:0] $end
$var wire 32 e" pc_id [31:0] $end
$var wire 32 f" pc_id_p4 [31:0] $end
$var wire 32 g" pc_next [31:0] $end
$var wire 1 [" rst $end
$scope module pc_reg $end
$var wire 1 H clk $end
$var wire 32 h" d [31:0] $end
$var wire 1 %" en $end
$var wire 1 [" r $end
$var reg 32 i" q [31:0] $end
$upscope $end
$upscope $end
$scope module pc_if2id $end
$var wire 1 H clk $end
$var wire 32 j" d [31:0] $end
$var wire 1 %" en $end
$var wire 1 [" r $end
$var reg 32 k" q [31:0] $end
$upscope $end
$scope module instr_sav_dff $end
$var wire 1 H clk $end
$var wire 32 l" d [31:0] $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 32 m" q [31:0] $end
$upscope $end
$scope module stall_f_dff $end
$var wire 1 H clk $end
$var wire 1 `" d $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 1 n" q $end
$upscope $end
$scope module d_stage $end
$var wire 32 o" alu_op_x [31:0] $end
$var wire 32 p" alu_op_y [31:0] $end
$var wire 32 q" alu_result_ex [31:0] $end
$var wire 1 /" atomic_ex $end
$var wire 1 0" atomic_id $end
$var wire 1 r" forward_rs_mem $end
$var wire 6 s" funct [5:0] $end
$var wire 32 t" imm [31:0] $end
$var wire 32 u" imm_sign_extend [31:0] $end
$var wire 32 v" imm_upper [31:0] $end
$var wire 32 w" imm_zero_extend [31:0] $end
$var wire 16 x" immediate [15:0] $end
$var wire 32 y" instr [31:0] $end
$var wire 1 z" isALUImm $end
$var wire 1 {" isBEQ $end
$var wire 1 |" isBGEZAL $end
$var wire 1 }" isBGEZNL $end
$var wire 1 ~" isBGTZ $end
$var wire 1 !# isBLEZ $end
$var wire 1 "# isBLTZAL $end
$var wire 1 ## isBLTZNL $end
$var wire 1 $# isBNE $end
$var wire 1 %# isBranchLink $end
$var wire 1 &# isEqual $end
$var wire 1 '# isJ $end
$var wire 1 (# isLUI $end
$var wire 1 )# isSLL $end
$var wire 1 *# isSLLV $end
$var wire 1 +# isSRA $end
$var wire 1 ,# isSRAV $end
$var wire 1 -# isSRL $end
$var wire 1 .# isSRLV $end
$var wire 1 /# isShift $end
$var wire 1 0# isShiftImm $end
$var wire 32 1# jr_pc [31:0] $end
$var wire 1 +" jump_branch $end
$var wire 1 ," jump_reg $end
$var wire 1 -" jump_target $end
$var wire 1 2" mem_byte $end
$var wire 1 9" mem_read $end
$var wire 1 8" mem_read_ex $end
$var wire 1 <" mem_sc_id $end
$var wire 1 =" mem_sc_mask_id $end
$var wire 1 ?" mem_signextend $end
$var wire 1 B" mem_we $end
$var wire 32 2# mem_write_data [31:0] $end
$var wire 1 H" movn $end
$var wire 1 J" movz $end
$var wire 6 3# op [5:0] $end
$var wire 32 4# pc [31:0] $end
$var wire 5 5# rd_addr [4:0] $end
$var wire 1 6# read_from_rs $end
$var wire 1 7# read_from_rt $end
$var wire 1 P" reg_we $end
$var wire 1 O" reg_we_ex $end
$var wire 1 Q" reg_we_mem $end
$var wire 5 8# reg_write_addr [4:0] $end
$var wire 5 9# reg_write_addr_ex [4:0] $end
$var wire 5 :# reg_write_addr_mem [4:0] $end
$var wire 32 ;# reg_write_data_mem [31:0] $end
$var wire 5 <# rs_addr [4:0] $end
$var wire 32 =# rs_data [31:0] $end
$var wire 32 ># rs_data_in [31:0] $end
$var wire 1 ?# rs_mem_dependency $end
$var wire 5 @# rt_addr [4:0] $end
$var wire 32 A# rt_data [31:0] $end
$var wire 32 B# rt_data_in [31:0] $end
$var wire 5 C# shamt [4:0] $end
$var wire 32 D# shift_amount [31:0] $end
$var wire 1 `" stall $end
$var wire 1 E# use_imm $end
$var reg 4 F# alu_opcode [3:0] $end
$upscope $end
$scope module atomic $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 1 0" d $end
$var wire 1 #" en $end
$var wire 1 \" r $end
$var reg 1 G# q $end
$upscope $end
$scope module sc $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 1 <" d $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 1 H# q $end
$upscope $end
$scope module alu_op_x_id2ex $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 32 I# d [31:0] $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 32 J# q [31:0] $end
$upscope $end
$scope module alu_op_y_id2ex $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 32 K# d [31:0] $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 32 L# q [31:0] $end
$upscope $end
$scope module alu_opcode_id2ex $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 4 M# d [3:0] $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 4 N# q [3:0] $end
$upscope $end
$scope module movn $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 1 H" d $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 1 O# q $end
$upscope $end
$scope module movz $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 1 J" d $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 1 P# q $end
$upscope $end
$scope module mem_write_data_id2ex $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 32 Q# d [31:0] $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 32 R# q [31:0] $end
$upscope $end
$scope module mem_we_id2ex $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 1 S# d $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 1 T# q $end
$upscope $end
$scope module mem_read_id2ex $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 1 U# d $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 1 V# q $end
$upscope $end
$scope module mem_byte_id2ex $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 1 2" d $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 1 W# q $end
$upscope $end
$scope module mem_signextend_id2ex $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 1 ?" d $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 1 X# q $end
$upscope $end
$scope module reg_write_addr_id2ex $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 5 Y# d [4:0] $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 5 Z# q [4:0] $end
$upscope $end
$scope module reg_we_id2ex $end
$var wire 1 [" ar $end
$var wire 1 H clk $end
$var wire 1 P" d $end
$var wire 1 $" en $end
$var wire 1 \" r $end
$var reg 1 [# q $end
$upscope $end
$scope module x_stage $end
$var wire 1 \# add_check $end
$var wire 1 ]# add_neg_over $end
$var wire 1 ^# add_pos_over $end
$var wire 1 _# alu_neg $end
$var wire 32 `# alu_op_x [31:0] $end
$var wire 32 a# alu_op_x_signed [31:0] $end
$var wire 32 b# alu_op_y [31:0] $end
$var wire 32 c# alu_op_y_signed [31:0] $end
$var wire 1 z alu_op_y_zero $end
$var wire 4 d# alu_opcode [3:0] $end
$var wire 1 } alu_overflow $end
$var wire 1 e# sub_check $end
$var wire 1 f# sub_neg_over $end
$var wire 1 g# sub_pos_over $end
$var wire 1 h# x_neg $end
$var wire 1 i# y_neg $end
$var reg 32 j# alu_result [31:0] $end
$upscope $end
$scope module alu_result_ex2mem $end
$var wire 1 H clk $end
$var wire 32 k# d [31:0] $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 32 l# q [31:0] $end
$upscope $end
$scope module mem_read_ex2mem $end
$var wire 1 H clk $end
$var wire 1 m# d $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 1 n# q $end
$upscope $end
$scope module mem_byte_ex2mem $end
$var wire 1 H clk $end
$var wire 1 1" d $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 1 o# q $end
$upscope $end
$scope module mem_signextend_ex2mem $end
$var wire 1 H clk $end
$var wire 1 >" d $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 1 p# q $end
$upscope $end
$scope module reg_write_addr_ex2mem $end
$var wire 1 H clk $end
$var wire 5 q# d [4:0] $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 5 r# q [4:0] $end
$upscope $end
$scope module reg_we_ex2mem $end
$var wire 1 H clk $end
$var wire 1 O" d $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 1 s# q $end
$upscope $end
$scope module reg_write_data_mem2wb $end
$var wire 1 H clk $end
$var wire 32 t# d [31:0] $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 32 u# q [31:0] $end
$upscope $end
$scope module reg_write_addr_mem2wb $end
$var wire 1 H clk $end
$var wire 5 v# d [4:0] $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 5 w# q [4:0] $end
$upscope $end
$scope module reg_we_mem2wb $end
$var wire 1 H clk $end
$var wire 1 Q" d $end
$var wire 1 $" en $end
$var wire 1 [" r $end
$var reg 1 x# q $end
$upscope $end
$scope module w_stage $end
$var wire 1 H clk $end
$var wire 1 $" en $end
$var wire 1 R" reg_we $end
$var wire 5 y# reg_write_addr [4:0] $end
$var wire 32 z# reg_write_data [31:0] $end
$var wire 5 {# rs_addr [4:0] $end
$var wire 32 |# rs_data [31:0] $end
$var wire 5 }# rt_addr [4:0] $end
$var wire 32 ~# rt_data [31:0] $end
$upscope $end
$upscope $end
$scope module mips_local_store $end
$var wire 12 !$ addr [11:0] $end
$var wire 1 H clk $end
$var wire 32 "$ din [31:0] $end
$var wire 4 #$ we [3:0] $end
$var reg 32 $$ dout [31:0] $end
$scope begin column[0] $end
$upscope $end
$scope begin column[1] $end
$upscope $end
$scope begin column[2] $end
$upscope $end
$scope begin column[3] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $$
b0 #$
b0 "$
b0 !$
bx ~#
bx }#
bx |#
bx {#
b0 z#
b0 y#
0x#
b0 w#
b0 v#
b0 u#
b0 t#
0s#
b0 r#
b0 q#
0p#
0o#
0n#
0m#
b0 l#
b0 k#
b0 j#
0i#
0h#
0g#
0f#
0e#
b0 d#
b0 c#
b0 b#
b0 a#
b0 `#
0_#
0^#
0]#
0\#
0[#
b0 Z#
bx Y#
0X#
0W#
0V#
0U#
0T#
xS#
b0 R#
bx Q#
0P#
0O#
b0 N#
b1101 M#
b0 L#
bx K#
b0 J#
bx I#
0H#
0G#
b1101 F#
xE#
b0xxxxx D#
bx C#
bx B#
bx A#
bx @#
0?#
bx >#
bx =#
bx <#
b0 ;#
b0 :#
b0 9#
bx 8#
x7#
x6#
bx 5#
b0 4#
bx 3#
bx 2#
bx 1#
x0#
x/#
x.#
x-#
x,#
x+#
x*#
x)#
x(#
x'#
x&#
x%#
x$#
x##
x"#
x!#
x~"
x}"
x|"
x{"
xz"
bx y"
bx x"
b0xxxxxxxxxxxxxxxx w"
bx0000000000000000 v"
bx u"
bx t"
bx s"
0r"
b0 q"
bx p"
bx o"
0n"
b0 m"
bx l"
b0 k"
b0 j"
b0 i"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 h"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 g"
b100 f"
b0 e"
b0 d"
b0xxxxxxxxxxxxxxxxxxxxxxxxxx00 c"
bx b"
0a"
0`"
b0 _"
bx ^"
bx ]"
0\"
0["
bx Z"
bx Y"
b0 X"
b0 W"
b0 V"
b0 U"
bx T"
b0 S"
0R"
0Q"
xP"
0O"
0N"
b0 M"
b0 L"
b0 K"
xJ"
0I"
xH"
0G"
b0 F"
bx E"
b0 D"
b0 C"
xB"
0A"
0@"
x?"
0>"
0="
x<"
0;"
0:"
09"
08"
bx 7"
b0xxxxxxxx 6"
bx 5"
bx 4"
03"
x2"
01"
00"
0/"
b0 ."
x-"
0,"
x+"
bx *"
b0 )"
b0 ("
bx '"
bx &"
1%"
1$"
0#"
b0 ""
b0 !"
b0 ~
0}
b1101 |
b0 {
1z
bx y
b0 x
bx w
b0 v
bx u
bx t
xs
xr
bx q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
bx i
bx h
0g
bx f
bx e
bx d
b0 c
b0 b
b0 a
0`
bx _
b0 ^
bx ]
b0 \
b0 [
bx Z
b0xxxxxxxxxxxxxxxxxxxx10 Y
0X
0W
1V
0U
0T
bx S
b0 R
b0 Q
b0 P
bx O
0N
b0 M
b0 L
bx K
0J
b0 I
0H
b0 G
b1 F
b0 E
b0xxxxxxxxxxxxxxxxxxxx10 D
b1110100011001010111001101110100011100110010111101100010011001110110010101111010001011110111010001100101011100110111010000101110011100100110010101110011011101010110110001110100 C
0B
b1 A
b1 @
b0 ?
b0 >
bx =
bx <
b0 ;
b100000000000000000 :
b1111101000 9
b11101000110010101110011011101000111001100101111011000100110011101100101011110100010111101100010011101010110100101101100011001000010111101100001011100000111000000101110011010000110010101111000 8
bx 7
bx 6
bx 5
bx 4
b1110100011001010111001101110100011100110010111101100010011001110110010101111010001011110111001101110100011100100110010101100001011011010111011101100001011101100110010100101110011101100110001101100100 3
b1 2
b0 1
00
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
bx )
bx (
bx '
b0 &
b0 %
bx $
b0 #
b0 "
bx !
$end
#5000
0/#
b0 D#
b0 w
b0 o"
b0 I#
00#
b0 =#
b0 *"
b0 1#
0%#
0+"
b10000000000000100000000000000000 y
b10000000000000100000000000000000 p"
b10000000000000100000000000000000 K#
1P"
0S#
b0 Z"
b0 >#
b0 |#
0}"
0|"
0~"
0!#
0##
0"#
b10000 T"
b10000 8#
b10000 Y#
0)#
0-#
0+#
0*#
0.#
0,#
b1100 F#
b1100 |
b1100 M#
b10000000000000100000000000000000 t"
b100 g"
b100 h"
0{"
0$#
0'#
0-"
1E#
06#
07#
1(#
0z"
0B"
02"
1?"
0<"
b1111 3#
b0 Y"
b0 <#
b0 {#
b10000 ]"
b10000 @#
b10000 }#
b10000 5#
b0 C#
0H"
0J"
b10 s"
b11111111111111111000000000000010 u"
b10000000000000100000000000000000 v"
b1000000000000010 w"
b1000000000000010 x"
b100001000000000000010 b"
b10000100000000000001000 c"
b111100000100001000000000000010 '"
b111100000100001000000000000010 y"
b111100000100001000000000000010 K
b111100000100001000000000000010 $
b111100000100001000000000000010 Z
b111100000100001000000000000010 &"
b111100000100001000000000000010 l"
bx S
bx $$
b0 u
b0 )
b0 i
b0 t
b0 (
b0 h
0s
0r
b0 q
10
1H
#10000
00
0H
#15000
bx $$
bx S
10
1H
#20000
1["
00
0H
b0xxxxxxxxxxxxxxxxxxxx00 D
b0xxxxxxxxxxxxxxxxxxxx00 Y
1B
1g
#25000
0V
bx ,
bx m
bx +
bx Q
bx -
bx n
0^#
1g#
1_#
b1 G
1O"
bx l
bx C"
bx "$
1i#
b10000000000000100000000000000000 j#
b10000000000000100000000000000000 ~
b10000000000000100000000000000000 q"
1W
b10000000000000100000000000000000 \
b10000000000000100000000000000000 ."
b10000000000000100000000000000000 ""
b10000000000000100000000000000000 k#
b1000 g"
b1000 h"
b1 %
b1 [
bx S
bx $$
1[#
1N"
b10000 Z#
b10000 S"
b10000 9#
b10000 q#
1X#
1>"
bx R#
bx D"
b1100 N#
b1100 {
b1100 d#
b10000000000000100000000000000000 L#
b10000000000000100000000000000000 c#
0z
b10000000000000100000000000000000 x
b10000000000000100000000000000000 b#
b111100000100001000000000000010 m"
b111100000100001000000000000010 )"
b100 i"
b100 M"
b100 d"
b100 j"
b100 ^
b100 K"
10
1H
#30000
00
0H
b1111100111 1
b0xxxxxxxxxxxxxxxxxxxx01 D
b0xxxxxxxxxxxxxxxxxxxx01 Y
#35000
b1 y
b1 p"
b1 K#
b10001 T"
b10001 8#
b10001 Y#
b11 F#
b11 |
b11 M#
b1 t"
16#
0(#
1z"
b1101 3#
b10001 ]"
b10001 @#
b10001 }#
b0 5#
b1 s"
b1 u"
b10000000000000000 v"
b1 w"
b1 x"
b100010000000000000001 b"
b10001000000000000000100 c"
b10 G
b110100000100010000000000000001 '"
b110100000100010000000000000001 y"
b1100 g"
b1100 h"
b10 %
b10 [
b1 ("
bx 6"
bx $$
bx S
b110100000100010000000000000001 K
b110100000100010000000000000001 $
b110100000100010000000000000001 Z
b110100000100010000000000000001 &"
b110100000100010000000000000001 l"
b1000 i"
b1000 M"
b1000 d"
b1000 j"
b1000 ^
b1000 K"
b100 k"
b1000 f"
b100 L"
b100 e"
b100 4#
b10000000000000100000000000000000 l#
b10000000000000100000000000000000 !"
b10000000000000100000000000000000 W"
b10000000000000100000000000000000 ;#
b10000000000000100000000000000000 t#
1p#
1@"
b10000 r#
b10000 U"
b10000 :#
b10000 v#
1s#
1Q"
10
1H
#40000
00
0H
b1111100110 1
#45000
b1111111111111111 y
b1111111111111111 p"
b1111111111111111 K#
b1111111111111111 t"
b1000 T"
b1000 8#
b1000 Y#
1V
b1000 ]"
b1000 @#
b1000 }#
b11111 5#
b11111 C#
b111111 s"
b11111111111111111111111111111111 u"
b11111111111111110000000000000000 v"
b1111111111111111 w"
b1111111111111111 x"
b10001111111111111111 b"
b1000111111111111111100 c"
0_#
b11 G
b110100000010001111111111111111 '"
b110100000010001111111111111111 y"
0g#
0i#
b1 j#
b1 ~
b1 q"
0U
0W
b1 \
b1 ."
b1 ""
b1 k#
b10 ("
b10000 g"
b10000 h"
b11 %
b11 [
b110100000010001111111111111111 K
b110100000010001111111111111111 $
b110100000010001111111111111111 Z
b110100000010001111111111111111 &"
b110100000010001111111111111111 l"
bx S
bx $$
1x#
1R"
b10000 w#
b10000 V"
b10000 y#
b10000000000000100000000000000000 u#
b10000000000000100000000000000000 X"
b10000000000000100000000000000000 z#
b10001 Z#
b10001 S"
b10001 9#
b10001 q#
b11 N#
b11 {
b11 d#
b1 L#
b1 c#
b1 x
b1 b#
b110100000100010000000000000001 m"
b110100000100010000000000000001 )"
b1000 k"
b1100 f"
b1000 L"
b1000 e"
b1000 4#
b1100 i"
b1100 M"
b1100 d"
b1100 j"
b1100 ^
b1100 K"
10
1H
#50000
00
0H
b1111100101 1
#55000
b0xxxxx D#
bx w
bx o"
bx I#
b101 y
b101 p"
b101 K#
bx =#
bx *"
bx 1#
b101 t"
bx Z"
bx >#
bx |#
1}"
0P"
b1 T"
b1 8#
b1 Y#
b1011 F#
b1011 |
b1011 M#
b11111111111111 "
b11111111111111 L
17#
0z"
b1 3#
b1000 Y"
b1000 <#
b1000 {#
b1 ]"
b1 @#
b1 }#
b0 5#
b0 C#
b101 s"
b101 u"
b1010000000000000000 v"
b101 w"
b101 x"
b1000000010000000000000101 b"
b100000001000000000000010100 c"
b100 G
b111111111111 !$
b11111111111111 j
b11111111111111 *
b11111111111111 k
b11111111111111 b
b11111111111111 &
b11111111111111 c
b101000000010000000000000101 '"
b101000000010000000000000101 y"
b10100 g"
b10100 h"
b100 %
b100 [
b11 ("
b1111111111111111 j#
b1111111111111111 ~
b1111111111111111 q"
b1111111111111111 \
b1111111111111111 ."
b1111111111111111 ""
b1111111111111111 k#
bx $$
bx S
b101000000010000000000000101 K
b101000000010000000000000101 $
b101000000010000000000000101 Z
b101000000010000000000000101 &"
b101000000010000000000000101 l"
b10000 i"
b10000 M"
b10000 d"
b10000 j"
b10000 ^
b10000 K"
b1100 k"
b10000 f"
b1100 L"
b1100 e"
b1100 4#
b110100000010001111111111111111 m"
b110100000010001111111111111111 )"
b1111111111111111 L#
b1111111111111111 c#
b1111111111111111 x
b1111111111111111 b#
b1000 Z#
b1000 S"
b1000 9#
b1000 q#
b1 l#
b1 !"
b1 W"
b1 ;#
b1 t#
b10001 r#
b10001 U"
b10001 :#
b10001 v#
10
1H
#60000
00
0H
b1111100100 1
#65000
b0 y
b0 p"
b0 K#
b0 t"
b0 Z"
b0 >#
b0 |#
0}"
1P"
b10 T"
b10 8#
b10 Y#
b11 F#
b11 |
b11 M#
b0 D#
xV
xU
bx "
bx L
07#
1z"
b1101 3#
b0 Y"
b0 <#
b0 {#
b10 ]"
b10 @#
b10 }#
b0 s"
b0 u"
b0 v"
b0 w"
b0 x"
b100000000000000000 b"
b10000000000000000000 c"
b0 w
b0 o"
b0 I#
x^#
x_#
bx !$
b0xxxxxxxxxxxxxxx j
b0xxxxxxxxxxxxxxx *
b0xxxxxxxxxxxxxxx k
b0xxxxxxxxxxxxxxx b
b0xxxxxxxxxxxxxxx &
b0xxxxxxxxxxxxxxx c
b101 G
b110100000000100000000000000000 '"
b110100000000100000000000000000 y"
b0 =#
b0 *"
b0 1#
0O"
xf#
xh#
bx j#
bx ~
bx q"
xT
xX
xW
bx \
bx ."
bx ""
bx k#
b100 ("
b11000 g"
b11000 h"
b101 %
b101 [
b110100000000100000000000000000 K
b110100000000100000000000000000 $
b110100000000100000000000000000 Z
b110100000000100000000000000000 &"
b110100000000100000000000000000 l"
bx S
bx $$
b10001 w#
b10001 V"
b10001 y#
b1 u#
b1 X"
b1 z#
b1000 r#
0r"
b1000 U"
b1000 :#
b1000 v#
b1111111111111111 l#
b1111111111111111 !"
b1111111111111111 W"
b1111111111111111 ;#
b1111111111111111 t#
0[#
0N"
b1 Z#
b1 S"
b1 9#
b1 q#
b1011 N#
b1011 {
b1011 d#
b101 L#
b101 c#
b101 x
b101 b#
bx J#
bx a#
bx v
bx `#
b101000000010000000000000101 m"
b101000000010000000000000101 )"
b10000 k"
b10100 f"
b10000 L"
b10000 e"
b10000 4#
b10100 i"
b10100 M"
b10100 d"
b10100 j"
b10100 ^
b10100 K"
10
1H
#70000
00
0H
b1111100011 1
#75000
b10000000000000100000000000000000 w
b10000000000000100000000000000000 o"
b10000000000000100000000000000000 I#
b100 y
b100 p"
b100 K#
b10000000000000100000000000000000 =#
b10000000000000100000000000000000 *"
b10000000000000100000000000000000 1#
b100 t"
0P"
1S#
b10000000000000100000000000000000 Z"
b10000000000000100000000000000000 >#
b10000000000000100000000000000000 |#
b1101 F#
b1101 |
b1101 M#
1V
0U
b0 "
b0 L
17#
0z"
1B"
b101011 3#
b10000 Y"
b10000 <#
b10000 {#
b100 s"
b100 u"
b1000000000000000000 v"
b100 w"
b100 x"
b10000000100000000000000100 b"
b1000000010000000000000010000 c"
b110 G
0^#
0_#
b0 !$
b0 j
b0 *
b0 k
b0 b
b0 &
b0 c
b10101110000000100000000000000100 '"
b10101110000000100000000000000100 y"
b11100 g"
b11100 h"
b110 %
b110 [
b101 ("
0f#
0h#
b0 j#
b0 ~
b0 q"
0T
0X
0W
b0 \
b0 ."
b0 ""
b0 k#
1O"
bx $$
bx S
b10101110000000100000000000000100 K
b10101110000000100000000000000100 $
b10101110000000100000000000000100 Z
b10101110000000100000000000000100 &"
b10101110000000100000000000000100 l"
b11000 i"
b11000 M"
b11000 d"
b11000 j"
b11000 ^
b11000 K"
b10100 k"
b11000 f"
b10100 L"
b10100 e"
b10100 4#
b110100000000100000000000000000 m"
b110100000000100000000000000000 )"
b0 J#
b0 a#
b0 v
b0 `#
b0 L#
b0 c#
1z
b0 x
b0 b#
b11 N#
b11 {
b11 d#
b10 Z#
b10 S"
b10 9#
b10 q#
1[#
1N"
bx l#
bx !"
bx W"
bx ;#
bx t#
b1 r#
b1 U"
b1 :#
b1 v#
0s#
0Q"
b1111111111111111 u#
b1111111111111111 X"
b1111111111111111 z#
b1000 w#
b1000 V"
b1000 y#
10
1H
#80000
00
0H
b1111100010 1
#85000
b0 y
b0 p"
b0 K#
b1 E"
b1 2#
b1 Q#
b1 A#
0&#
b1 ^"
b1 B#
b1 ~#
b0 t"
b10001 T"
b10001 8#
b10001 Y#
0V
b1 "
b1 L
b10001 ]"
b10001 @#
b10001 }#
b0 s"
b0 u"
b0 v"
b0 w"
b0 x"
b10000100010000000000000000 b"
b1000010001000000000000000000 c"
b0 #$
0^#
1_#
b1 !$
b1 j
b1 *
b1 k
b1 b
b1 &
b1 c
b111 G
b10101110000100010000000000000000 '"
b10101110000100010000000000000000 y"
0O"
b1111 a
b1111 F"
0f#
1h#
b10000000000000100000000000000100 j#
b10000000000000100000000000000100 ~
b10000000000000100000000000000100 q"
1X
b10000000000000100000000000000100 \
b10000000000000100000000000000100 ."
b10000000000000100000000000000100 ""
b10000000000000100000000000000100 k#
b110 ("
b100000 g"
b100000 h"
b111 %
b111 [
b10101110000100010000000000000000 K
b10101110000100010000000000000000 $
b10101110000100010000000000000000 Z
b10101110000100010000000000000000 &"
b10101110000100010000000000000000 l"
bx S
bx $$
0x#
0R"
b1 w#
b1 V"
b1 y#
bx u#
bx X"
bx z#
1s#
1Q"
b10 r#
b10 U"
b10 :#
b10 v#
b0 l#
b0 !"
b0 W"
b0 ;#
b0 t#
0[#
0N"
1T#
1A"
b1101 N#
1\#
b1101 {
b1101 d#
b100 L#
b100 c#
0z
b100 x
b100 b#
b10000000000000100000000000000000 J#
b10000000000000100000000000000000 a#
b10000000000000100000000000000000 v
b10000000000000100000000000000000 `#
b10101110000000100000000000000100 m"
b10101110000000100000000000000100 )"
b11000 k"
b11100 f"
b11000 L"
b11000 e"
b11000 4#
b11100 i"
b11100 M"
b11100 d"
b11100 j"
b11100 ^
b11100 K"
10
1H
#90000
00
0H
b1111100001 1
#95000
b0 w
b0 o"
b0 I#
b111 y
b111 p"
b111 K#
1&#
b0 =#
b0 *"
b0 1#
b111 t"
0S#
b0 Z"
b0 >#
b0 |#
b0 T"
b0 8#
b0 Y#
b0 E"
b0 2#
b0 Q#
b0 A#
b0 ^"
b0 B#
b0 ~#
b1011 F#
b1011 |
b1011 M#
b0 "
b0 L
1'#
06#
07#
1-"
0B"
b10 3#
b0 Y"
b0 <#
b0 {#
b0 ]"
b0 @#
b0 }#
b111 s"
b111 u"
b1110000000000000000 v"
b111 w"
b111 x"
b111 b"
b11100 c"
b1000 G
b0 !$
b0 j
b0 *
b0 k
b0 b
b0 &
b0 c
b0 ,
b0 m
b1 +
b1 Q
b1 -
b1 n
b1000000000000000000000000111 '"
b1000000000000000000000000111 y"
b11100 g"
b11100 h"
b1000 %
b1000 [
b111 ("
b10000000000000100000000000000000 j#
b10000000000000100000000000000000 ~
b10000000000000100000000000000000 q"
0X
1W
b10000000000000100000000000000000 \
b10000000000000100000000000000000 ."
b10000000000000100000000000000000 ""
b10000000000000100000000000000000 k#
b1 l
b1 C"
b1 "$
bx u
bx )
bx i
bx $$
bx S
b1000000000000000000000000111 K
b1000000000000000000000000111 $
b1000000000000000000000000111 Z
b1000000000000000000000000111 &"
b1000000000000000000000000111 l"
b100000 i"
b100000 M"
b100000 d"
b100000 j"
b100000 ^
b100000 K"
b11100 k"
b100000 f"
b11100 L"
b11100 e"
b11100 4#
b10101110000100010000000000000000 m"
b10101110000100010000000000000000 )"
b0 L#
b0 c#
1z
b0 x
b0 b#
b1 R#
b1 D"
b10001 Z#
b10001 S"
b10001 9#
b10001 q#
b10000000000000100000000000000100 l#
b10000000000000100000000000000100 !"
b10000000000000100000000000000100 W"
b10000000000000100000000000000100 ;#
b10000000000000100000000000000100 t#
0s#
0Q"
b0 u#
b0 X"
b0 z#
b10 w#
b10 V"
b10 y#
1x#
1R"
10
1H
#100000
00
0H
b1111100000 1
#105000
1/#
10#
b0 t"
b0 y
b0 p"
b0 K#
1)#
b1010 F#
b1010 |
b1010 M#
b100000 g"
b100000 h"
1V
1P"
0'#
06#
17#
0-"
0E#
b0 3#
b0 s"
b0 u"
b0 v"
b0 w"
b0 x"
b0 b"
b0 c"
b0 +
b0 Q
b0 -
b0 n
0_#
b0 .
b0 o
b0 R
b0 /
b0 p
b111 G
b0 '"
b0 y"
b0 a
b0 F"
b0 l
b0 C"
b0 "$
0h#
b0 j#
b0 ~
b0 q"
0U
0W
b0 \
b0 ."
b0 ""
b0 k#
b1000 ("
b111 %
b111 [
b0 K
b0 $
b0 Z
b0 &"
b0 l"
bx S
bx $$
b1 t
b1 (
b1 h
0x#
0R"
b10000000000000100000000000000100 u#
b10000000000000100000000000000100 X"
b10000000000000100000000000000100 z#
b10001 r#
b10001 U"
b10001 :#
b10001 v#
b10000000000000100000000000000000 l#
b10000000000000100000000000000000 !"
b10000000000000100000000000000000 W"
b10000000000000100000000000000000 ;#
b10000000000000100000000000000000 t#
b0 Z#
b0 S"
b0 9#
b0 q#
0T#
0A"
b0 R#
b0 D"
b1011 N#
0\#
b1011 {
b1011 d#
b111 L#
b111 c#
0z
b111 x
b111 b#
b0 J#
b0 a#
b0 v
b0 `#
b1000000000000000000000000111 m"
b1000000000000000000000000111 )"
b100000 k"
b100100 f"
b100000 L"
b100000 e"
b100000 4#
b11100 i"
b11100 M"
b11100 d"
b11100 j"
b11100 ^
b11100 K"
10
1H
#110000
00
0H
b10000000000000000000000000000011 4
b0xxxxxxxxxxxxxxxxxxxx00 D
b0xxxxxxxxxxxxxxxxxxxx00 Y
