# HDL-Bits-Solution
This repository contains my solutions to various HDLBits exercises to strengthen Verilog skills and understanding of digital design concepts. 

# üìå About HDL- Bits 
https://hdlbits.01xz.net/wiki/Main_Page
A platform that provides hands-on exercises for learning Verilog and digital logic design with problems ranging from fundamental gates to more complex state machines and sequential logic.

# üìÅ Repository Structure
Each folder contains solutions categorized by problem type:

|- Verilog Language
    |_ Basics
    |_ Vectors 
    |_ Modules
    |_ Procedures
    |_ More Verilog features
    
|- Circuits
    |_ Combinational Logic
      |_ Basic Gates
      |_ Multiplexers 
      |_ Arithmetic Circuits
      |_ Karnaugh Map to Circuit
    |_ Sequential Logic
      |_ Latches and Flip-Flops
      |_ Counters 
      |_ Shift Registers
      |_ More Circuits
      |_ Finite State Machines
    |_ Building Larger Circuits
    
