Keyword: DAC
Occurrences: 130
================================================================================

Page    3: 3.20     Digital-to-analog converters (DAC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Page    5: 6.3.21     DAC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173
Page    7: 7.3.21      DAC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 285
Page    9: Table 89.   DAC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 173
Page    9: Table 90.   DAC accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 174
Page   11: Table 187.   DAC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 285
Page   11: Table 188.   DAC accuracy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 287
Page   13: Figure 44.   12-bit buffered /non-buffered DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 176
Page   14: Figure 96.   12-bit buffered /non-buffered DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 288
Page   17: All the devices offer three ADCs, two DACs, two ultra-low power comparators, a low-power
Page   21: 12-bit DAC                                                                                                                                                                                                   Yes
Page   23: DAC                              DAC_OUT1, DAC_OUT2 as AF
Page   24: DAC                              DAC_OUT1, DAC_OUT2 as AF
Page   27: •   VDDA = 1.62 to 3.6 V: external analog power supplies for ADC, DAC, COMP and
Page   38: 3.20       Digital-to-analog converters (DAC)
Page   38: The two 12-bit buffered DAC channels can be used to convert two digital signals into two
Page   38: •    two DAC converters: one for each output channel
Page   38: •    dual DAC channel independent or simultaneous conversions
Page   38: The DAC channels are triggered through the timer update outputs that are also connected
Page   38: •    A DAC output channel
Page   38: •    One positive input connected to DAC
Page   43: PWM-emulated DAC.
Page   45: These timers are mainly used for DAC trigger and waveform generation. They can also be
Page   49: external DAC/CODEC at 256 times the sampling frequency. All I2S interfaces support 16x 8-
Page   69: OTG_HS_SOF,          DAC1_OUT1
Page   69: SPI6_SCK,          DAC1_OUT2
Page  103: REF_BUF                       ADC, DAC
Page  106: DAC used                1.8
Page  106: ADC, DAC, OPAMP,
Page  120: DAC1/2              1.4           1.1            0.9
Page  173: 6.3.21         DAC electrical characteristics
Page  173: Table 89. DAC characteristics(1)
Page  173: DAC output          VSSA
Page  173: RO(2)      Output Impedance                 DAC output buffer OFF         10.3      13         16
Page  173: DAC output
Page  173: DAC output
Page  173: CL(2)                                       DAC output buffer OFF          -         -         50      pF
Page  173: Voltage on DAC_OUT               DAC output buffer ON          0.2        -
Page  173: VDAC_OUT                                                                                         −0.2     V
Page  173: DAC output buffer OFF          0         -       VREF+
Page  173: the highest input codes        Normal mode, DAC output buffer
Page  173: when DAC_OUT reaches               OFF, ±1LSB CL=10 pF
Page  173: state (setting the Enx bit in Normal mode, DAC output buffer
Page  173: the DAC Control register)       ON, CL ≤ 50 pF, RL = 5 ㏀
Page  174: Table 89. DAC characteristics(1) (continued)
Page  174: DAC output       code (0x800)
Page  174: DAC quiescent
Page  174: IDDA(DAC)                                                           No load,
Page  174: consumption from VDDA                  DAC output
Page  174: DAC output       code (0x800)
Page  174: DAC consumption from                DAC output
Page  174: IDDV(DAC)                                                          middle/worst            -       160              -
Page  174: Table 90. DAC accuracy(1)
Page  174: Differential non                 DAC output buffer ON                -          ±2            -
Page  174: linearity(2)                 DAC output buffer OFF                -          ±2            -
Page  174: DAC output buffer ON, CL ≤ 50 pF,
Page  174: DAC output buffer OFF,
Page  174: DAC output       VREF+ = 3.6 V          -           -          ±12
Page  174: DAC output buffer OFF,
Page  175: Table 90. DAC accuracy(1) (continued)
Page  175: Offset error at code           DAC output buffer OFF,
Page  175: DAC output       VREF+ = 3.6 V          -           -           ±5
Page  175: DAC output buffer ON,CL ≤ 50 pF,
Page  175: DAC output buffer OFF,
Page  175: DAC output buffer OFF,
Page  175: DAC output buffer ON,CL ≤ 50 pF,
Page  175: Signal-to-noise and       DAC output buffer ON, CL ≤ 50 pF,
Page  175: Effective number of            DAC output buffer ON,
Page  176: Figure 44. 12-bit buffered /non-buffered DAC
Page  176: Buffered/Non-buffered DAC
Page  176: 12-bit                                  DAC_OUTx
Page  176: 1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
Page  176: DAC_CR register.
Page  209: REF_BUF                       ADC, DAC
Page  212: DAC used                 1.8       -
Page  212: ADC, DAC, OPAMP,                                           V
Page  227: DAC12               3.6            1.3         1.2         1.0
Page  285: 7.3.21       DAC characteristics
Page  285: Table 187. DAC characteristics(1)(2)
Page  285: DAC output buffer     to VSSA
Page  285: RO          Output Impedance              DAC output buffer OFF        10.3       13        16
Page  285: DAC output buffer      2.7 V
Page  285: DAC output buffer      2.7 V
Page  285: CL                                        DAC output buffer OFF          -        -         50      pF
Page  285: Voltage on DAC_OUT              DAC output buffer ON          0.2       -
Page  285: VDAC_OUT                                                                                       −0.2     V
Page  285: DAC output buffer OFF         0         -       VREF+
Page  285: for a 12-bit code transition   Normal mode, DAC      ±1 LSB       -       1.97        -
Page  285: when DAC_OUT reaches
Page  285: ±8LSB)              Normal mode, DAC output buffer
Page  285: Wakeup time from off      Normal mode, DAC output buffer
Page  285: tWAKEUP(3)      in the DAC Control                                                                      µs
Page  285: register) until the final Normal mode, DAC output buffer
Page  285: DC VDDA supply rejection     Normal mode, DAC output buffer
Page  286: Table 187. DAC characteristics(1)(2) (continued)
Page  286: when DAC_OUT reaches                                               -       0.3       0.6    µs
Page  286: DAC output buffer        (0x800)
Page  286: DAC quiescent                                   (0xF1C)
Page  286: IDDA(DAC)
Page  286: DAC output buffer     middle/wor
Page  286: DAC output buffer        (0x800)
Page  286: DAC consumption from
Page  286: IDDV(DAC)                                   DAC output buffer     middle/wor
Page  287: Table 188. DAC accuracy(1)
Page  287: Differential non              DAC output buffer ON                 −2            -           2
Page  287: linearity(2)              DAC output buffer OFF                 −2            -           2
Page  287: DAC output buffer ON, CL ≤ 50 pF,
Page  287: DAC output buffer OFF,
Page  287: DAC output         VREF+ = 3.6 V          -            -          ±15
Page  287: DAC output buffer OFF,
Page  287: Offset error at code           DAC output buffer OFF,
Page  287: DAC output         VREF+ = 3.6 V          -            -           ±6
Page  287: DAC output buffer ON,CL ≤ 50 pF,
Page  287: DAC output buffer OFF,
Page  287: DAC output buffer ON,CL ≤ 50 pF,
Page  287: SNR        Signal-to-noise ratio(6)         DAC output buffer OFF,                                                       dB
Page  287: DAC output buffer ON, CL ≤ 50 pF,
Page  287: distortion(6)               DAC output buffer OFF,
Page  287: DAC output buffer ON, CL ≤ 50 pF,
Page  287: distortion ratio(6)           DAC output buffer OFF,
Page  288: Table 188. DAC accuracy(1) (continued)
Page  288: DAC output buffer ON,
Page  288: bits                    DAC output buffer OFF,
Page  288: Figure 96. 12-bit buffered /non-buffered DAC
Page  288: Buffered/Non-buffered DAC
Page  288: 12-bit                                 DAC_OUTx
Page  288: 1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly
Page  288: DAC_CR register.
Page  351: Added note in Table 89: DAC characteristics, Table 97: Voltage booster for analog
Page  355: – Changed VDAC_OUT maximum value to VREF+ −0.2 in Table 188: DAC accuracy.
