# Bridging the Gap
## Ryan Silva 



# Another
```vhdl
a <= b + c;
process(a, b, c)
begin
b <= c + d;
end process;
```

# Another
