
LCD2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008248  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  080083d8  080083d8  000183d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800883c  0800883c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800883c  0800883c  0001883c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008844  08008844  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008844  08008844  00018844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008848  08008848  00018848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800884c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000194  200001dc  08008a28  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000370  08008a28  00020370  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015942  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002be4  00000000  00000000  00035b4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c0  00000000  00000000  00038738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001178  00000000  00000000  000399f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028db0  00000000  00000000  0003ab70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017e72  00000000  00000000  00063920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f6df1  00000000  00000000  0007b792  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00172583  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fc8  00000000  00000000  001725d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080083c0 	.word	0x080083c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	080083c0 	.word	0x080083c0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <delay>:
//#include "timer.h"
#include "stm32l4xx_hal.h"
#include "tim.h"

void delay (uint16_t delay)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER (&htim3, 0);
 8000eb6:	4b09      	ldr	r3, [pc, #36]	; (8000edc <delay+0x30>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim3)) < delay);
 8000ebe:	bf00      	nop
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <delay+0x30>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ec6:	88fb      	ldrh	r3, [r7, #6]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	d3f9      	bcc.n	8000ec0 <delay+0x14>

}
 8000ecc:	bf00      	nop
 8000ece:	bf00      	nop
 8000ed0:	370c      	adds	r7, #12
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop
 8000edc:	2000028c 	.word	0x2000028c

08000ee0 <Data_Output>:

void Data_Output (GPIO_TypeDef *PORT, uint16_t PIN) //direction vers le capteur
  {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b088      	sub	sp, #32
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	460b      	mov	r3, r1
 8000eea:	807b      	strh	r3, [r7, #2]
  	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	f107 030c 	add.w	r3, r7, #12
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]

  	GPIO_InitStruct.Pin = PIN;
 8000efc:	887b      	ldrh	r3, [r7, #2]
 8000efe:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; //pushpull
 8000f00:	2301      	movs	r3, #1
 8000f02:	613b      	str	r3, [r7, #16]
  	HAL_GPIO_Init(PORT, &GPIO_InitStruct);
 8000f04:	f107 030c 	add.w	r3, r7, #12
 8000f08:	4619      	mov	r1, r3
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f001 f898 	bl	8002040 <HAL_GPIO_Init>
  }
 8000f10:	bf00      	nop
 8000f12:	3720      	adds	r7, #32
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <Data_Input>:

void Data_Input (GPIO_TypeDef *PORT, uint16_t PIN) //direction vers le microcontroleur
  {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b088      	sub	sp, #32
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	460b      	mov	r3, r1
 8000f22:	807b      	strh	r3, [r7, #2]
  	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f24:	f107 030c 	add.w	r3, r7, #12
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]

  	GPIO_InitStruct.Pin = PIN;
 8000f34:	887b      	ldrh	r3, [r7, #2]
 8000f36:	60fb      	str	r3, [r7, #12]
  	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	613b      	str	r3, [r7, #16]
  	HAL_GPIO_Init(PORT, &GPIO_InitStruct);
 8000f3c:	f107 030c 	add.w	r3, r7, #12
 8000f40:	4619      	mov	r1, r3
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f001 f87c 	bl	8002040 <HAL_GPIO_Init>
  }
 8000f48:	bf00      	nop
 8000f4a:	3720      	adds	r7, #32
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <Read_data>:

void Read_data (uint8_t *data)
  {
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  	int i, k;
  	for (i=0;i<8;i++)
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	e05b      	b.n	8001016 <Read_data+0xc6>
  	{
  		if (HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_8) == GPIO_PIN_RESET)
 8000f5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f66:	f001 fa15 	bl	8002394 <HAL_GPIO_ReadPin>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d11e      	bne.n	8000fae <Read_data+0x5e>
  		{
  			(*data)&= ~(1<<(7-i)); //data bit is 0
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	b25a      	sxtb	r2, r3
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	f1c3 0307 	rsb	r3, r3, #7
 8000f7c:	2101      	movs	r1, #1
 8000f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f82:	b25b      	sxtb	r3, r3
 8000f84:	43db      	mvns	r3, r3
 8000f86:	b25b      	sxtb	r3, r3
 8000f88:	4013      	ands	r3, r2
 8000f8a:	b25b      	sxtb	r3, r3
 8000f8c:	b2da      	uxtb	r2, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	701a      	strb	r2, [r3, #0]
  			while(!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)));
 8000f92:	bf00      	nop
 8000f94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9c:	f001 f9fa 	bl	8002394 <HAL_GPIO_ReadPin>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d0f6      	beq.n	8000f94 <Read_data+0x44>
  			delay(40);
 8000fa6:	2028      	movs	r0, #40	; 0x28
 8000fa8:	f7ff ff80 	bl	8000eac <delay>
 8000fac:	e030      	b.n	8001010 <Read_data+0xc0>
  		}
  		else                       //data bit is 1
  		{
  			(*data)|= (1<<(7-i));
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	b25a      	sxtb	r2, r3
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	f1c3 0307 	rsb	r3, r3, #7
 8000fba:	2101      	movs	r1, #1
 8000fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fc0:	b25b      	sxtb	r3, r3
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	b25b      	sxtb	r3, r3
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	701a      	strb	r2, [r3, #0]
  			for (k=0;k<1000;k++)
 8000fcc:	2300      	movs	r3, #0
 8000fce:	60bb      	str	r3, [r7, #8]
 8000fd0:	e00b      	b.n	8000fea <Read_data+0x9a>
  			{
  				if (HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_8) == GPIO_PIN_RESET)
 8000fd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fda:	f001 f9db 	bl	8002394 <HAL_GPIO_ReadPin>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d007      	beq.n	8000ff4 <Read_data+0xa4>
  			for (k=0;k<1000;k++)
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	60bb      	str	r3, [r7, #8]
 8000fea:	68bb      	ldr	r3, [r7, #8]
 8000fec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ff0:	dbef      	blt.n	8000fd2 <Read_data+0x82>
 8000ff2:	e000      	b.n	8000ff6 <Read_data+0xa6>
  				  {
  				  	break;
 8000ff4:	bf00      	nop
  				  }
  			}
  			while(!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)));
 8000ff6:	bf00      	nop
 8000ff8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ffc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001000:	f001 f9c8 	bl	8002394 <HAL_GPIO_ReadPin>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d0f6      	beq.n	8000ff8 <Read_data+0xa8>
  			delay(40);
 800100a:	2028      	movs	r0, #40	; 0x28
 800100c:	f7ff ff4e 	bl	8000eac <delay>
  	for (i=0;i<8;i++)
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	3301      	adds	r3, #1
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	2b07      	cmp	r3, #7
 800101a:	dda0      	ble.n	8000f5e <Read_data+0xe>
  		}
  	 }
  }
 800101c:	bf00      	nop
 800101e:	bf00      	nop
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
	...

08001028 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b08a      	sub	sp, #40	; 0x28
 800102c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102e:	f107 0314 	add.w	r3, r7, #20
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]
 800103c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800103e:	4b3c      	ldr	r3, [pc, #240]	; (8001130 <MX_GPIO_Init+0x108>)
 8001040:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001042:	4a3b      	ldr	r2, [pc, #236]	; (8001130 <MX_GPIO_Init+0x108>)
 8001044:	f043 0304 	orr.w	r3, r3, #4
 8001048:	64d3      	str	r3, [r2, #76]	; 0x4c
 800104a:	4b39      	ldr	r3, [pc, #228]	; (8001130 <MX_GPIO_Init+0x108>)
 800104c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800104e:	f003 0304 	and.w	r3, r3, #4
 8001052:	613b      	str	r3, [r7, #16]
 8001054:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001056:	4b36      	ldr	r3, [pc, #216]	; (8001130 <MX_GPIO_Init+0x108>)
 8001058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800105a:	4a35      	ldr	r2, [pc, #212]	; (8001130 <MX_GPIO_Init+0x108>)
 800105c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001060:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001062:	4b33      	ldr	r3, [pc, #204]	; (8001130 <MX_GPIO_Init+0x108>)
 8001064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106e:	4b30      	ldr	r3, [pc, #192]	; (8001130 <MX_GPIO_Init+0x108>)
 8001070:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001072:	4a2f      	ldr	r2, [pc, #188]	; (8001130 <MX_GPIO_Init+0x108>)
 8001074:	f043 0301 	orr.w	r3, r3, #1
 8001078:	64d3      	str	r3, [r2, #76]	; 0x4c
 800107a:	4b2d      	ldr	r3, [pc, #180]	; (8001130 <MX_GPIO_Init+0x108>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800107e:	f003 0301 	and.w	r3, r3, #1
 8001082:	60bb      	str	r3, [r7, #8]
 8001084:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001086:	4b2a      	ldr	r3, [pc, #168]	; (8001130 <MX_GPIO_Init+0x108>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108a:	4a29      	ldr	r2, [pc, #164]	; (8001130 <MX_GPIO_Init+0x108>)
 800108c:	f043 0302 	orr.w	r3, r3, #2
 8001090:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001092:	4b27      	ldr	r3, [pc, #156]	; (8001130 <MX_GPIO_Init+0x108>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	607b      	str	r3, [r7, #4]
 800109c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DHT22_Pin, GPIO_PIN_RESET);
 800109e:	2200      	movs	r2, #0
 80010a0:	f44f 7190 	mov.w	r1, #288	; 0x120
 80010a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010a8:	f001 f98c 	bl	80023c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 80010ac:	2200      	movs	r2, #0
 80010ae:	2180      	movs	r1, #128	; 0x80
 80010b0:	4820      	ldr	r0, [pc, #128]	; (8001134 <MX_GPIO_Init+0x10c>)
 80010b2:	f001 f987 	bl	80023c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80010b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010bc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	481a      	ldr	r0, [pc, #104]	; (8001138 <MX_GPIO_Init+0x110>)
 80010ce:	f000 ffb7 	bl	8002040 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|DHT22_Pin;
 80010d2:	f44f 7390 	mov.w	r3, #288	; 0x120
 80010d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d8:	2301      	movs	r3, #1
 80010da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2300      	movs	r3, #0
 80010e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e4:	f107 0314 	add.w	r3, r7, #20
 80010e8:	4619      	mov	r1, r3
 80010ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010ee:	f000 ffa7 	bl	8002040 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80010f2:	2340      	movs	r3, #64	; 0x40
 80010f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fe:	f107 0314 	add.w	r3, r7, #20
 8001102:	4619      	mov	r1, r3
 8001104:	480b      	ldr	r0, [pc, #44]	; (8001134 <MX_GPIO_Init+0x10c>)
 8001106:	f000 ff9b 	bl	8002040 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800110a:	2380      	movs	r3, #128	; 0x80
 800110c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800110e:	2301      	movs	r3, #1
 8001110:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001112:	2300      	movs	r3, #0
 8001114:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001116:	2300      	movs	r3, #0
 8001118:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800111a:	f107 0314 	add.w	r3, r7, #20
 800111e:	4619      	mov	r1, r3
 8001120:	4804      	ldr	r0, [pc, #16]	; (8001134 <MX_GPIO_Init+0x10c>)
 8001122:	f000 ff8d 	bl	8002040 <HAL_GPIO_Init>

}
 8001126:	bf00      	nop
 8001128:	3728      	adds	r7, #40	; 0x28
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40021000 	.word	0x40021000
 8001134:	48000400 	.word	0x48000400
 8001138:	48000800 	.word	0x48000800

0800113c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001140:	4b1b      	ldr	r3, [pc, #108]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001142:	4a1c      	ldr	r2, [pc, #112]	; (80011b4 <MX_I2C1_Init+0x78>)
 8001144:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8001146:	4b1a      	ldr	r3, [pc, #104]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001148:	4a1b      	ldr	r2, [pc, #108]	; (80011b8 <MX_I2C1_Init+0x7c>)
 800114a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800114c:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <MX_I2C1_Init+0x74>)
 800114e:	2200      	movs	r2, #0
 8001150:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001152:	4b17      	ldr	r3, [pc, #92]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001154:	2201      	movs	r2, #1
 8001156:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001158:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <MX_I2C1_Init+0x74>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800115e:	4b14      	ldr	r3, [pc, #80]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001160:	2200      	movs	r2, #0
 8001162:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001166:	2200      	movs	r2, #0
 8001168:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <MX_I2C1_Init+0x74>)
 800116c:	2200      	movs	r2, #0
 800116e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001172:	2200      	movs	r2, #0
 8001174:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001176:	480e      	ldr	r0, [pc, #56]	; (80011b0 <MX_I2C1_Init+0x74>)
 8001178:	f001 f93c 	bl	80023f4 <HAL_I2C_Init>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001182:	f000 fb88 	bl	8001896 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001186:	2100      	movs	r1, #0
 8001188:	4809      	ldr	r0, [pc, #36]	; (80011b0 <MX_I2C1_Init+0x74>)
 800118a:	f001 fdbd 	bl	8002d08 <HAL_I2CEx_ConfigAnalogFilter>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001194:	f000 fb7f 	bl	8001896 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001198:	2100      	movs	r1, #0
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <MX_I2C1_Init+0x74>)
 800119c:	f001 fdff 	bl	8002d9e <HAL_I2CEx_ConfigDigitalFilter>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011a6:	f000 fb76 	bl	8001896 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200001f8 	.word	0x200001f8
 80011b4:	40005400 	.word	0x40005400
 80011b8:	10909cec 	.word	0x10909cec

080011bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b0ac      	sub	sp, #176	; 0xb0
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011d4:	f107 0314 	add.w	r3, r7, #20
 80011d8:	2288      	movs	r2, #136	; 0x88
 80011da:	2100      	movs	r1, #0
 80011dc:	4618      	mov	r0, r3
 80011de:	f004 fa05 	bl	80055ec <memset>
  if(i2cHandle->Instance==I2C1)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4a21      	ldr	r2, [pc, #132]	; (800126c <HAL_I2C_MspInit+0xb0>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d13b      	bne.n	8001264 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80011ec:	2340      	movs	r3, #64	; 0x40
 80011ee:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80011f0:	2300      	movs	r3, #0
 80011f2:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011f4:	f107 0314 	add.w	r3, r7, #20
 80011f8:	4618      	mov	r0, r3
 80011fa:	f002 fc81 	bl	8003b00 <HAL_RCCEx_PeriphCLKConfig>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001204:	f000 fb47 	bl	8001896 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001208:	4b19      	ldr	r3, [pc, #100]	; (8001270 <HAL_I2C_MspInit+0xb4>)
 800120a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120c:	4a18      	ldr	r2, [pc, #96]	; (8001270 <HAL_I2C_MspInit+0xb4>)
 800120e:	f043 0302 	orr.w	r3, r3, #2
 8001212:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001214:	4b16      	ldr	r3, [pc, #88]	; (8001270 <HAL_I2C_MspInit+0xb4>)
 8001216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001218:	f003 0302 	and.w	r3, r3, #2
 800121c:	613b      	str	r3, [r7, #16]
 800121e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001220:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001224:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001228:	2312      	movs	r3, #18
 800122a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122e:	2300      	movs	r3, #0
 8001230:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001234:	2303      	movs	r3, #3
 8001236:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800123a:	2304      	movs	r3, #4
 800123c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001240:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001244:	4619      	mov	r1, r3
 8001246:	480b      	ldr	r0, [pc, #44]	; (8001274 <HAL_I2C_MspInit+0xb8>)
 8001248:	f000 fefa 	bl	8002040 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800124c:	4b08      	ldr	r3, [pc, #32]	; (8001270 <HAL_I2C_MspInit+0xb4>)
 800124e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001250:	4a07      	ldr	r2, [pc, #28]	; (8001270 <HAL_I2C_MspInit+0xb4>)
 8001252:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001256:	6593      	str	r3, [r2, #88]	; 0x58
 8001258:	4b05      	ldr	r3, [pc, #20]	; (8001270 <HAL_I2C_MspInit+0xb4>)
 800125a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800125c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001260:	60fb      	str	r3, [r7, #12]
 8001262:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001264:	bf00      	nop
 8001266:	37b0      	adds	r7, #176	; 0xb0
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40005400 	.word	0x40005400
 8001270:	40021000 	.word	0x40021000
 8001274:	48000400 	.word	0x48000400

08001278 <lcd_init>:
#include "i2c.h"



void lcd_init(I2C_HandleTypeDef* I2Cx, rgb_lcd* DataStruct)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	; 0x28
 800127c:	af02      	add	r7, sp, #8
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	61fb      	str	r3, [r7, #28]
	DataStruct->_displayfunction |= LCD_2LINE | LCD_5x10DOTS; // MODE 2 LIGNES
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	f043 030c 	orr.w	r3, r3, #12
 800128e:	b2da      	uxtb	r2, r3
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = 0x80;
 8001294:	2380      	movs	r3, #128	; 0x80
 8001296:	763b      	strb	r3, [r7, #24]
	data[1] = LCD_FUNCTIONSET | DataStruct->_displayfunction;
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	f043 0320 	orr.w	r3, r3, #32
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	767b      	strb	r3, [r7, #25]

	HAL_UART_Transmit(&huart2,(uint8_t *)data,2,10);
 80012a4:	f107 0118 	add.w	r1, r7, #24
 80012a8:	230a      	movs	r3, #10
 80012aa:	2202      	movs	r2, #2
 80012ac:	486c      	ldr	r0, [pc, #432]	; (8001460 <lcd_init+0x1e8>)
 80012ae:	f003 fc77 	bl	8004ba0 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80012b2:	f640 230d 	movw	r3, #2573	; 0xa0d
 80012b6:	82bb      	strh	r3, [r7, #20]
	HAL_UART_Transmit(&huart2, (uint8_t *) newline, 2, 10);
 80012b8:	f107 0114 	add.w	r1, r7, #20
 80012bc:	230a      	movs	r3, #10
 80012be:	2202      	movs	r2, #2
 80012c0:	4867      	ldr	r0, [pc, #412]	; (8001460 <lcd_init+0x1e8>)
 80012c2:	f003 fc6d 	bl	8004ba0 <HAL_UART_Transmit>

	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(Handle,LCD_ADDRESS,5,100);
 80012c6:	2364      	movs	r3, #100	; 0x64
 80012c8:	2205      	movs	r2, #5
 80012ca:	217c      	movs	r1, #124	; 0x7c
 80012cc:	69f8      	ldr	r0, [r7, #28]
 80012ce:	f001 fa15 	bl	80026fc <HAL_I2C_IsDeviceReady>
 80012d2:	4603      	mov	r3, r0
 80012d4:	74fb      	strb	r3, [r7, #19]
	HAL_UART_Transmit(&huart2,&status,1,10);
 80012d6:	f107 0113 	add.w	r1, r7, #19
 80012da:	230a      	movs	r3, #10
 80012dc:	2201      	movs	r2, #1
 80012de:	4860      	ldr	r0, [pc, #384]	; (8001460 <lcd_init+0x1e8>)
 80012e0:	f003 fc5e 	bl	8004ba0 <HAL_UART_Transmit>
	HAL_Delay(50);
 80012e4:	2032      	movs	r0, #50	; 0x32
 80012e6:	f000 fda1 	bl	8001e2c <HAL_Delay>

	HAL_StatusTypeDef status2 = HAL_I2C_Master_Transmit(Handle, LCD_ADDRESS, data,2,5000);
 80012ea:	f107 0218 	add.w	r2, r7, #24
 80012ee:	f241 3388 	movw	r3, #5000	; 0x1388
 80012f2:	9300      	str	r3, [sp, #0]
 80012f4:	2302      	movs	r3, #2
 80012f6:	217c      	movs	r1, #124	; 0x7c
 80012f8:	69f8      	ldr	r0, [r7, #28]
 80012fa:	f001 f90b 	bl	8002514 <HAL_I2C_Master_Transmit>
 80012fe:	4603      	mov	r3, r0
 8001300:	74bb      	strb	r3, [r7, #18]
	HAL_UART_Transmit(&huart2,&status2,1,10);
 8001302:	f107 0112 	add.w	r1, r7, #18
 8001306:	230a      	movs	r3, #10
 8001308:	2201      	movs	r2, #1
 800130a:	4855      	ldr	r0, [pc, #340]	; (8001460 <lcd_init+0x1e8>)
 800130c:	f003 fc48 	bl	8004ba0 <HAL_UART_Transmit>
	HAL_Delay(50);
 8001310:	2032      	movs	r0, #50	; 0x32
 8001312:	f000 fd8b 	bl	8001e2c <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8001316:	f107 0218 	add.w	r2, r7, #24
 800131a:	f241 3388 	movw	r3, #5000	; 0x1388
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	2302      	movs	r3, #2
 8001322:	217c      	movs	r1, #124	; 0x7c
 8001324:	69f8      	ldr	r0, [r7, #28]
 8001326:	f001 f8f5 	bl	8002514 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 800132a:	2005      	movs	r0, #5
 800132c:	f000 fd7e 	bl	8001e2c <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8001330:	f107 0218 	add.w	r2, r7, #24
 8001334:	f241 3388 	movw	r3, #5000	; 0x1388
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	2302      	movs	r3, #2
 800133c:	217c      	movs	r1, #124	; 0x7c
 800133e:	69f8      	ldr	r0, [r7, #28]
 8001340:	f001 f8e8 	bl	8002514 <HAL_I2C_Master_Transmit>

	// CONTROL
	DataStruct->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	2204      	movs	r2, #4
 8001348:	705a      	strb	r2, [r3, #1]

	data[1] = LCD_DISPLAYCONTROL | DataStruct->_displaycontrol;
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	785b      	ldrb	r3, [r3, #1]
 800134e:	f043 0308 	orr.w	r3, r3, #8
 8001352:	b2db      	uxtb	r3, r3
 8001354:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
 8001356:	f107 0218 	add.w	r2, r7, #24
 800135a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800135e:	9300      	str	r3, [sp, #0]
 8001360:	2302      	movs	r3, #2
 8001362:	217c      	movs	r1, #124	; 0x7c
 8001364:	69f8      	ldr	r0, [r7, #28]
 8001366:	f001 f8d5 	bl	8002514 <HAL_I2C_Master_Transmit>

	data[1] = LCD_CLEARDISPLAY;
 800136a:	2301      	movs	r3, #1
 800136c:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 800136e:	f107 0218 	add.w	r2, r7, #24
 8001372:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001376:	9300      	str	r3, [sp, #0]
 8001378:	2302      	movs	r3, #2
 800137a:	217c      	movs	r1, #124	; 0x7c
 800137c:	69f8      	ldr	r0, [r7, #28]
 800137e:	f001 f8c9 	bl	8002514 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 8001382:	2002      	movs	r0, #2
 8001384:	f000 fd52 	bl	8001e2c <HAL_Delay>

	// MODE
	DataStruct->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	2202      	movs	r2, #2
 800138c:	709a      	strb	r2, [r3, #2]
	data[1] = LCD_ENTRYMODESET | DataStruct->_displaymode;
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	789b      	ldrb	r3, [r3, #2]
 8001392:	f043 0304 	orr.w	r3, r3, #4
 8001396:	b2db      	uxtb	r3, r3
 8001398:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 800139a:	f107 0218 	add.w	r2, r7, #24
 800139e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013a2:	9300      	str	r3, [sp, #0]
 80013a4:	2302      	movs	r3, #2
 80013a6:	217c      	movs	r1, #124	; 0x7c
 80013a8:	69f8      	ldr	r0, [r7, #28]
 80013aa:	f001 f8b3 	bl	8002514 <HAL_I2C_Master_Transmit>

	// initialisation du lcd_rgb_Backight
		uint8_t data_backlight[2];
		data_backlight[0] = REG_MODE1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0;
 80013b2:	2300      	movs	r3, #0
 80013b4:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80013b6:	f107 0210 	add.w	r2, r7, #16
 80013ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	2302      	movs	r3, #2
 80013c2:	21c4      	movs	r1, #196	; 0xc4
 80013c4:	69f8      	ldr	r0, [r7, #28]
 80013c6:	f001 f8a5 	bl	8002514 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_OUTPUT;
 80013ca:	2308      	movs	r3, #8
 80013cc:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0xFF;
 80013ce:	23ff      	movs	r3, #255	; 0xff
 80013d0:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80013d2:	f107 0210 	add.w	r2, r7, #16
 80013d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	2302      	movs	r3, #2
 80013de:	21c4      	movs	r1, #196	; 0xc4
 80013e0:	69f8      	ldr	r0, [r7, #28]
 80013e2:	f001 f897 	bl	8002514 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_MODE2;
 80013e6:	2301      	movs	r3, #1
 80013e8:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0x20;
 80013ea:	2320      	movs	r3, #32
 80013ec:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80013ee:	f107 0210 	add.w	r2, r7, #16
 80013f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	2302      	movs	r3, #2
 80013fa:	21c4      	movs	r1, #196	; 0xc4
 80013fc:	69f8      	ldr	r0, [r7, #28]
 80013fe:	f001 f889 	bl	8002514 <HAL_I2C_Master_Transmit>

		//couleur du LCD en Blanc
		uint8_t data_rgb[2];
		data_rgb[0] = REG_RED;
 8001402:	2304      	movs	r3, #4
 8001404:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8001406:	23ff      	movs	r3, #255	; 0xff
 8001408:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 800140a:	f107 020c 	add.w	r2, r7, #12
 800140e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	2302      	movs	r3, #2
 8001416:	21c4      	movs	r1, #196	; 0xc4
 8001418:	69f8      	ldr	r0, [r7, #28]
 800141a:	f001 f87b 	bl	8002514 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_GREEN;
 800141e:	2303      	movs	r3, #3
 8001420:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8001422:	23ff      	movs	r3, #255	; 0xff
 8001424:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 8001426:	f107 020c 	add.w	r2, r7, #12
 800142a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	2302      	movs	r3, #2
 8001432:	21c4      	movs	r1, #196	; 0xc4
 8001434:	69f8      	ldr	r0, [r7, #28]
 8001436:	f001 f86d 	bl	8002514 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_BLUE;
 800143a:	2302      	movs	r3, #2
 800143c:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 800143e:	23ff      	movs	r3, #255	; 0xff
 8001440:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 8001442:	f107 020c 	add.w	r2, r7, #12
 8001446:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	2302      	movs	r3, #2
 800144e:	21c4      	movs	r1, #196	; 0xc4
 8001450:	69f8      	ldr	r0, [r7, #28]
 8001452:	f001 f85f 	bl	8002514 <HAL_I2C_Master_Transmit>


}
 8001456:	bf00      	nop
 8001458:	3720      	adds	r7, #32
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	200002d8 	.word	0x200002d8

08001464 <clearlcd>:



void clearlcd(void) // permet d'effacer tout ce qui s'affiche sur le lcd
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	lcd_position(&hi2c1,0,0);
 8001468:	2200      	movs	r2, #0
 800146a:	2100      	movs	r1, #0
 800146c:	4808      	ldr	r0, [pc, #32]	; (8001490 <clearlcd+0x2c>)
 800146e:	f000 f83c 	bl	80014ea <lcd_position>
	lcd_print(&hi2c1,"                ");
 8001472:	4908      	ldr	r1, [pc, #32]	; (8001494 <clearlcd+0x30>)
 8001474:	4806      	ldr	r0, [pc, #24]	; (8001490 <clearlcd+0x2c>)
 8001476:	f000 f80f 	bl	8001498 <lcd_print>
	lcd_position(&hi2c1,0,1);
 800147a:	2201      	movs	r2, #1
 800147c:	2100      	movs	r1, #0
 800147e:	4804      	ldr	r0, [pc, #16]	; (8001490 <clearlcd+0x2c>)
 8001480:	f000 f833 	bl	80014ea <lcd_position>
	lcd_print(&hi2c1,"                ");
 8001484:	4903      	ldr	r1, [pc, #12]	; (8001494 <clearlcd+0x30>)
 8001486:	4802      	ldr	r0, [pc, #8]	; (8001490 <clearlcd+0x2c>)
 8001488:	f000 f806 	bl	8001498 <lcd_print>
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	200001f8 	.word	0x200001f8
 8001494:	080083d8 	.word	0x080083d8

08001498 <lcd_print>:
    unsigned char data[2] = {0x40, value};
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
}

void lcd_print(I2C_HandleTypeDef* I2Cx, char *str)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b088      	sub	sp, #32
 800149c:	af02      	add	r7, sp, #8
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	613b      	str	r3, [r7, #16]
    char data[2];
    data[0] = 0x40;
 80014a6:	2340      	movs	r3, #64	; 0x40
 80014a8:	733b      	strb	r3, [r7, #12]
    int i=0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 80014ae:	e011      	b.n	80014d4 <lcd_print+0x3c>
    {
            data[1] = str[i];
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	683a      	ldr	r2, [r7, #0]
 80014b4:	4413      	add	r3, r2
 80014b6:	781b      	ldrb	r3, [r3, #0]
 80014b8:	737b      	strb	r3, [r7, #13]
            HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 80014ba:	f107 020c 	add.w	r2, r7, #12
 80014be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	2302      	movs	r3, #2
 80014c6:	217c      	movs	r1, #124	; 0x7c
 80014c8:	6938      	ldr	r0, [r7, #16]
 80014ca:	f001 f823 	bl	8002514 <HAL_I2C_Master_Transmit>
            i++;
 80014ce:	697b      	ldr	r3, [r7, #20]
 80014d0:	3301      	adds	r3, #1
 80014d2:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	683a      	ldr	r2, [r7, #0]
 80014d8:	4413      	add	r3, r2
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d1e7      	bne.n	80014b0 <lcd_print+0x18>
   }
}
 80014e0:	bf00      	nop
 80014e2:	bf00      	nop
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <lcd_position>:

void lcd_position(I2C_HandleTypeDef* I2Cx,char col, char row) // position du curseur le lcd
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b086      	sub	sp, #24
 80014ee:	af02      	add	r7, sp, #8
 80014f0:	6078      	str	r0, [r7, #4]
 80014f2:	460b      	mov	r3, r1
 80014f4:	70fb      	strb	r3, [r7, #3]
 80014f6:	4613      	mov	r3, r2
 80014f8:	70bb      	strb	r3, [r7, #2]
	I2C_HandleTypeDef* Handle = I2Cx;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	60fb      	str	r3, [r7, #12]
    if(row == 0)
 80014fe:	78bb      	ldrb	r3, [r7, #2]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d104      	bne.n	800150e <lcd_position+0x24>
    {
        col = col | 0x80;
 8001504:	78fb      	ldrb	r3, [r7, #3]
 8001506:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800150a:	70fb      	strb	r3, [r7, #3]
 800150c:	e003      	b.n	8001516 <lcd_position+0x2c>
    }
    else
    {
        col = col | 0xc0;
 800150e:	78fb      	ldrb	r3, [r7, #3]
 8001510:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001514:	70fb      	strb	r3, [r7, #3]
    }

    char data[2];
    data[0] = 0x80;
 8001516:	2380      	movs	r3, #128	; 0x80
 8001518:	723b      	strb	r3, [r7, #8]
    data[1] = col;
 800151a:	78fb      	ldrb	r3, [r7, #3]
 800151c:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 800151e:	f107 0208 	add.w	r2, r7, #8
 8001522:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	2302      	movs	r3, #2
 800152a:	217c      	movs	r1, #124	; 0x7c
 800152c:	68f8      	ldr	r0, [r7, #12]
 800152e:	f000 fff1 	bl	8002514 <HAL_I2C_Master_Transmit>
}
 8001532:	bf00      	nop
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
	...

0800153c <reglagecouleur>:

void reglagecouleur(uint8_t R,uint8_t G,uint8_t B)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b088      	sub	sp, #32
 8001540:	af02      	add	r7, sp, #8
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
 8001546:	460b      	mov	r3, r1
 8001548:	71bb      	strb	r3, [r7, #6]
 800154a:	4613      	mov	r3, r2
 800154c:	717b      	strb	r3, [r7, #5]
	I2C_HandleTypeDef* Handle = &hi2c1;
 800154e:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <reglagecouleur+0x74>)
 8001550:	617b      	str	r3, [r7, #20]
	uint8_t data_r[2];
	uint8_t data_g[2];
	uint8_t data_b[2];
	data_r[0] = REG_RED;
 8001552:	2304      	movs	r3, #4
 8001554:	743b      	strb	r3, [r7, #16]
	data_r[1] = R;
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_r,2,1000);
 800155a:	f107 0210 	add.w	r2, r7, #16
 800155e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001562:	9300      	str	r3, [sp, #0]
 8001564:	2302      	movs	r3, #2
 8001566:	21c4      	movs	r1, #196	; 0xc4
 8001568:	6978      	ldr	r0, [r7, #20]
 800156a:	f000 ffd3 	bl	8002514 <HAL_I2C_Master_Transmit>

	data_g[0] = REG_GREEN;
 800156e:	2303      	movs	r3, #3
 8001570:	733b      	strb	r3, [r7, #12]
	data_g[1] = G;
 8001572:	79bb      	ldrb	r3, [r7, #6]
 8001574:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_g,2,1000);
 8001576:	f107 020c 	add.w	r2, r7, #12
 800157a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800157e:	9300      	str	r3, [sp, #0]
 8001580:	2302      	movs	r3, #2
 8001582:	21c4      	movs	r1, #196	; 0xc4
 8001584:	6978      	ldr	r0, [r7, #20]
 8001586:	f000 ffc5 	bl	8002514 <HAL_I2C_Master_Transmit>

	data_b[0] = REG_BLUE;
 800158a:	2302      	movs	r3, #2
 800158c:	723b      	strb	r3, [r7, #8]
	data_b[1] = B;
 800158e:	797b      	ldrb	r3, [r7, #5]
 8001590:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_b,2,1000);
 8001592:	f107 0208 	add.w	r2, r7, #8
 8001596:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800159a:	9300      	str	r3, [sp, #0]
 800159c:	2302      	movs	r3, #2
 800159e:	21c4      	movs	r1, #196	; 0xc4
 80015a0:	6978      	ldr	r0, [r7, #20]
 80015a2:	f000 ffb7 	bl	8002514 <HAL_I2C_Master_Transmit>
}
 80015a6:	bf00      	nop
 80015a8:	3718      	adds	r7, #24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	200001f8 	.word	0x200001f8

080015b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
int k = 0; //variable de boucle
 80015ba:	2300      	movs	r3, #0
 80015bc:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015be:	f000 fbb9 	bl	8001d34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015c2:	f000 f917 	bl	80017f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015c6:	f7ff fd2f 	bl	8001028 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80015ca:	f000 fafd 	bl	8001bc8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80015ce:	f7ff fdb5 	bl	800113c <MX_I2C1_Init>
  MX_TIM3_Init();
 80015d2:	f000 fa8b 	bl	8001aec <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim3);
 80015d6:	4876      	ldr	r0, [pc, #472]	; (80017b0 <main+0x1fc>)
 80015d8:	f002 ffa6 	bl	8004528 <HAL_TIM_Base_Start>
lcd_init(&hi2c1, &lcdData);
 80015dc:	4975      	ldr	r1, [pc, #468]	; (80017b4 <main+0x200>)
 80015de:	4876      	ldr	r0, [pc, #472]	; (80017b8 <main+0x204>)
 80015e0:	f7ff fe4a 	bl	8001278 <lcd_init>
lcd_position(&hi2c1,0,0);
 80015e4:	2200      	movs	r2, #0
 80015e6:	2100      	movs	r1, #0
 80015e8:	4873      	ldr	r0, [pc, #460]	; (80017b8 <main+0x204>)
 80015ea:	f7ff ff7e 	bl	80014ea <lcd_position>
lcd_print(&hi2c1, "Bienvenue");
 80015ee:	4973      	ldr	r1, [pc, #460]	; (80017bc <main+0x208>)
 80015f0:	4871      	ldr	r0, [pc, #452]	; (80017b8 <main+0x204>)
 80015f2:	f7ff ff51 	bl	8001498 <lcd_print>
//lcd_send_string("Initialisation"); // on renvoie une chaine de caractères en attendant l'initialisation
HAL_Delay(2000);//attente
 80015f6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80015fa:	f000 fc17 	bl	8001e2c <HAL_Delay>
clearlcd(); //on efface
 80015fe:	f7ff ff31 	bl	8001464 <clearlcd>

	 	  while(!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)));
	 	  delay(40);
*/

	  	  Data_Output(GPIOA, GPIO_PIN_8); //info vers le capteur
 8001602:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001606:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800160a:	f7ff fc69 	bl	8000ee0 <Data_Output>
	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800160e:	2200      	movs	r2, #0
 8001610:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001614:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001618:	f000 fed4 	bl	80023c4 <HAL_GPIO_WritePin>
	  	  delay(1200); //signal de commande
 800161c:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8001620:	f7ff fc44 	bl	8000eac <delay>
	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001624:	2201      	movs	r2, #1
 8001626:	f44f 7180 	mov.w	r1, #256	; 0x100
 800162a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800162e:	f000 fec9 	bl	80023c4 <HAL_GPIO_WritePin>
	  	  delay(30); //signal de commande
 8001632:	201e      	movs	r0, #30
 8001634:	f7ff fc3a 	bl	8000eac <delay>
	  	  Data_Input(GPIOA, GPIO_PIN_8); //info vers le microcontroleur
 8001638:	f44f 7180 	mov.w	r1, #256	; 0x100
 800163c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001640:	f7ff fc6a 	bl	8000f18 <Data_Input>

	  	  /*commence la reception de donnees*/

	  	  while(!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)));
 8001644:	bf00      	nop
 8001646:	f44f 7180 	mov.w	r1, #256	; 0x100
 800164a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800164e:	f000 fea1 	bl	8002394 <HAL_GPIO_ReadPin>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0f6      	beq.n	8001646 <main+0x92>

	  	  for (k=0;k<1000;k++)
 8001658:	2300      	movs	r3, #0
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	e00b      	b.n	8001676 <main+0xc2>
	  	  {
	  		  if (HAL_GPIO_ReadPin (GPIOA, GPIO_PIN_8) == GPIO_PIN_RESET)
 800165e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001662:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001666:	f000 fe95 	bl	8002394 <HAL_GPIO_ReadPin>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d007      	beq.n	8001680 <main+0xcc>
	  	  for (k=0;k<1000;k++)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3301      	adds	r3, #1
 8001674:	607b      	str	r3, [r7, #4]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800167c:	dbef      	blt.n	800165e <main+0xaa>
 800167e:	e000      	b.n	8001682 <main+0xce>
	  		  {
	  	  	  	break;
 8001680:	bf00      	nop
	  	  	  }
	  	  }

	  	  while(!(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8)));
 8001682:	bf00      	nop
 8001684:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001688:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800168c:	f000 fe82 	bl	8002394 <HAL_GPIO_ReadPin>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0f6      	beq.n	8001684 <main+0xd0>
	  	  delay(40);
 8001696:	2028      	movs	r0, #40	; 0x28
 8001698:	f7ff fc08 	bl	8000eac <delay>

	  	  Read_data(&dataH1); //dans la library HT.c
 800169c:	4848      	ldr	r0, [pc, #288]	; (80017c0 <main+0x20c>)
 800169e:	f7ff fc57 	bl	8000f50 <Read_data>
	  	  Read_data(&dataH2);
 80016a2:	4848      	ldr	r0, [pc, #288]	; (80017c4 <main+0x210>)
 80016a4:	f7ff fc54 	bl	8000f50 <Read_data>
	  	  Read_data(&dataT1);
 80016a8:	4847      	ldr	r0, [pc, #284]	; (80017c8 <main+0x214>)
 80016aa:	f7ff fc51 	bl	8000f50 <Read_data>
	  	  Read_data(&dataT2);
 80016ae:	4847      	ldr	r0, [pc, #284]	; (80017cc <main+0x218>)
 80016b0:	f7ff fc4e 	bl	8000f50 <Read_data>
	  	  Read_data(&SUM);
 80016b4:	4846      	ldr	r0, [pc, #280]	; (80017d0 <main+0x21c>)
 80016b6:	f7ff fc4b 	bl	8000f50 <Read_data>

	  	  check = dataH1 + dataH2 + dataT1 + dataT2; //pour verifier la lecture dans le IDE
 80016ba:	4b41      	ldr	r3, [pc, #260]	; (80017c0 <main+0x20c>)
 80016bc:	781a      	ldrb	r2, [r3, #0]
 80016be:	4b41      	ldr	r3, [pc, #260]	; (80017c4 <main+0x210>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	4413      	add	r3, r2
 80016c4:	b2da      	uxtb	r2, r3
 80016c6:	4b40      	ldr	r3, [pc, #256]	; (80017c8 <main+0x214>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	4413      	add	r3, r2
 80016cc:	b2da      	uxtb	r2, r3
 80016ce:	4b3f      	ldr	r3, [pc, #252]	; (80017cc <main+0x218>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	4413      	add	r3, r2
 80016d4:	b2da      	uxtb	r2, r3
 80016d6:	4b3f      	ldr	r3, [pc, #252]	; (80017d4 <main+0x220>)
 80016d8:	701a      	strb	r2, [r3, #0]
	  	  if (SUM==((dataH1+dataH2+dataT1+dataT2) & 0x00FF))
 80016da:	4b3d      	ldr	r3, [pc, #244]	; (80017d0 <main+0x21c>)
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	4619      	mov	r1, r3
 80016e0:	4b37      	ldr	r3, [pc, #220]	; (80017c0 <main+0x20c>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	461a      	mov	r2, r3
 80016e6:	4b37      	ldr	r3, [pc, #220]	; (80017c4 <main+0x210>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	4413      	add	r3, r2
 80016ec:	4a36      	ldr	r2, [pc, #216]	; (80017c8 <main+0x214>)
 80016ee:	7812      	ldrb	r2, [r2, #0]
 80016f0:	4413      	add	r3, r2
 80016f2:	4a36      	ldr	r2, [pc, #216]	; (80017cc <main+0x218>)
 80016f4:	7812      	ldrb	r2, [r2, #0]
 80016f6:	4413      	add	r3, r2
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	4299      	cmp	r1, r3
 80016fc:	d121      	bne.n	8001742 <main+0x18e>
	  	  {
	  	 Humidite = (((dataH1<<8) | dataH2)*0.1f);
 80016fe:	4b30      	ldr	r3, [pc, #192]	; (80017c0 <main+0x20c>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	021b      	lsls	r3, r3, #8
 8001704:	4a2f      	ldr	r2, [pc, #188]	; (80017c4 <main+0x210>)
 8001706:	7812      	ldrb	r2, [r2, #0]
 8001708:	4313      	orrs	r3, r2
 800170a:	ee07 3a90 	vmov	s15, r3
 800170e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001712:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80017d8 <main+0x224>
 8001716:	ee67 7a87 	vmul.f32	s15, s15, s14
 800171a:	4b30      	ldr	r3, [pc, #192]	; (80017dc <main+0x228>)
 800171c:	edc3 7a00 	vstr	s15, [r3]
	  	 Temperature = (((dataT1<<8) | dataT2)*0.1f);
 8001720:	4b29      	ldr	r3, [pc, #164]	; (80017c8 <main+0x214>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	021b      	lsls	r3, r3, #8
 8001726:	4a29      	ldr	r2, [pc, #164]	; (80017cc <main+0x218>)
 8001728:	7812      	ldrb	r2, [r2, #0]
 800172a:	4313      	orrs	r3, r2
 800172c:	ee07 3a90 	vmov	s15, r3
 8001730:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001734:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80017d8 <main+0x224>
 8001738:	ee67 7a87 	vmul.f32	s15, s15, s14
 800173c:	4b28      	ldr	r3, [pc, #160]	; (80017e0 <main+0x22c>)
 800173e:	edc3 7a00 	vstr	s15, [r3]
	  	  }



	  	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); //pour la prochaine lecture
 8001742:	2201      	movs	r2, #1
 8001744:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001748:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800174c:	f000 fe3a 	bl	80023c4 <HAL_GPIO_WritePin>

	  	  /*commence transmission vers LCD*/
	  	  clearlcd();
 8001750:	f7ff fe88 	bl	8001464 <clearlcd>
	  	  sprintf(bufRH,"Humidite: %.1f %", Humidite);
 8001754:	4b21      	ldr	r3, [pc, #132]	; (80017dc <main+0x228>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe fef5 	bl	8000548 <__aeabi_f2d>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	4920      	ldr	r1, [pc, #128]	; (80017e4 <main+0x230>)
 8001764:	4820      	ldr	r0, [pc, #128]	; (80017e8 <main+0x234>)
 8001766:	f004 fbb3 	bl	8005ed0 <siprintf>
	  	  sprintf(bufT, "Temp.: %.1f C", Temperature);
 800176a:	4b1d      	ldr	r3, [pc, #116]	; (80017e0 <main+0x22c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe feea 	bl	8000548 <__aeabi_f2d>
 8001774:	4602      	mov	r2, r0
 8001776:	460b      	mov	r3, r1
 8001778:	491c      	ldr	r1, [pc, #112]	; (80017ec <main+0x238>)
 800177a:	481d      	ldr	r0, [pc, #116]	; (80017f0 <main+0x23c>)
 800177c:	f004 fba8 	bl	8005ed0 <siprintf>
	  	  lcd_position(&hi2c1,0,0);
 8001780:	2200      	movs	r2, #0
 8001782:	2100      	movs	r1, #0
 8001784:	480c      	ldr	r0, [pc, #48]	; (80017b8 <main+0x204>)
 8001786:	f7ff feb0 	bl	80014ea <lcd_position>
	  	  lcd_print(&hi2c1,bufRH);
 800178a:	4917      	ldr	r1, [pc, #92]	; (80017e8 <main+0x234>)
 800178c:	480a      	ldr	r0, [pc, #40]	; (80017b8 <main+0x204>)
 800178e:	f7ff fe83 	bl	8001498 <lcd_print>
	  	  //lcd_print(&hi2c1,"%");
	  	  lcd_position(&hi2c1,0,1);
 8001792:	2201      	movs	r2, #1
 8001794:	2100      	movs	r1, #0
 8001796:	4808      	ldr	r0, [pc, #32]	; (80017b8 <main+0x204>)
 8001798:	f7ff fea7 	bl	80014ea <lcd_position>
	  	  lcd_print(&hi2c1,bufT);
 800179c:	4914      	ldr	r1, [pc, #80]	; (80017f0 <main+0x23c>)
 800179e:	4806      	ldr	r0, [pc, #24]	; (80017b8 <main+0x204>)
 80017a0:	f7ff fe7a 	bl	8001498 <lcd_print>
	  	  reglagecouleur(0,0,255);
 80017a4:	22ff      	movs	r2, #255	; 0xff
 80017a6:	2100      	movs	r1, #0
 80017a8:	2000      	movs	r0, #0
 80017aa:	f7ff fec7 	bl	800153c <reglagecouleur>
	  	  Data_Output(GPIOA, GPIO_PIN_8); //info vers le capteur
 80017ae:	e728      	b.n	8001602 <main+0x4e>
 80017b0:	2000028c 	.word	0x2000028c
 80017b4:	2000024c 	.word	0x2000024c
 80017b8:	200001f8 	.word	0x200001f8
 80017bc:	080083ec 	.word	0x080083ec
 80017c0:	20000258 	.word	0x20000258
 80017c4:	20000259 	.word	0x20000259
 80017c8:	2000025a 	.word	0x2000025a
 80017cc:	2000025b 	.word	0x2000025b
 80017d0:	2000025c 	.word	0x2000025c
 80017d4:	2000025d 	.word	0x2000025d
 80017d8:	3dcccccd 	.word	0x3dcccccd
 80017dc:	20000254 	.word	0x20000254
 80017e0:	20000250 	.word	0x20000250
 80017e4:	080083f8 	.word	0x080083f8
 80017e8:	20000260 	.word	0x20000260
 80017ec:	0800840c 	.word	0x0800840c
 80017f0:	20000274 	.word	0x20000274

080017f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b096      	sub	sp, #88	; 0x58
 80017f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	2244      	movs	r2, #68	; 0x44
 8001800:	2100      	movs	r1, #0
 8001802:	4618      	mov	r0, r3
 8001804:	f003 fef2 	bl	80055ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001808:	463b      	mov	r3, r7
 800180a:	2200      	movs	r2, #0
 800180c:	601a      	str	r2, [r3, #0]
 800180e:	605a      	str	r2, [r3, #4]
 8001810:	609a      	str	r2, [r3, #8]
 8001812:	60da      	str	r2, [r3, #12]
 8001814:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001816:	f44f 7000 	mov.w	r0, #512	; 0x200
 800181a:	f001 fb1b 	bl	8002e54 <HAL_PWREx_ControlVoltageScaling>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001824:	f000 f837 	bl	8001896 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001828:	2302      	movs	r3, #2
 800182a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800182c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001830:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001832:	2310      	movs	r3, #16
 8001834:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001836:	2302      	movs	r3, #2
 8001838:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800183a:	2302      	movs	r3, #2
 800183c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800183e:	2301      	movs	r3, #1
 8001840:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001842:	230a      	movs	r3, #10
 8001844:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001846:	2307      	movs	r3, #7
 8001848:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800184a:	2302      	movs	r3, #2
 800184c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800184e:	2302      	movs	r3, #2
 8001850:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001852:	f107 0314 	add.w	r3, r7, #20
 8001856:	4618      	mov	r0, r3
 8001858:	f001 fb52 	bl	8002f00 <HAL_RCC_OscConfig>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d001      	beq.n	8001866 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001862:	f000 f818 	bl	8001896 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001866:	230f      	movs	r3, #15
 8001868:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800186a:	2303      	movs	r3, #3
 800186c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800186e:	2300      	movs	r3, #0
 8001870:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001872:	2300      	movs	r3, #0
 8001874:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001876:	2300      	movs	r3, #0
 8001878:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800187a:	463b      	mov	r3, r7
 800187c:	2104      	movs	r1, #4
 800187e:	4618      	mov	r0, r3
 8001880:	f001 ff1a 	bl	80036b8 <HAL_RCC_ClockConfig>
 8001884:	4603      	mov	r3, r0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800188a:	f000 f804 	bl	8001896 <Error_Handler>
  }
}
 800188e:	bf00      	nop
 8001890:	3758      	adds	r7, #88	; 0x58
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}

08001896 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800189a:	b672      	cpsid	i
}
 800189c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800189e:	e7fe      	b.n	800189e <Error_Handler+0x8>

080018a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b083      	sub	sp, #12
 80018a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a6:	4b0f      	ldr	r3, [pc, #60]	; (80018e4 <HAL_MspInit+0x44>)
 80018a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018aa:	4a0e      	ldr	r2, [pc, #56]	; (80018e4 <HAL_MspInit+0x44>)
 80018ac:	f043 0301 	orr.w	r3, r3, #1
 80018b0:	6613      	str	r3, [r2, #96]	; 0x60
 80018b2:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <HAL_MspInit+0x44>)
 80018b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018b6:	f003 0301 	and.w	r3, r3, #1
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018be:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <HAL_MspInit+0x44>)
 80018c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018c2:	4a08      	ldr	r2, [pc, #32]	; (80018e4 <HAL_MspInit+0x44>)
 80018c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018c8:	6593      	str	r3, [r2, #88]	; 0x58
 80018ca:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <HAL_MspInit+0x44>)
 80018cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018d2:	603b      	str	r3, [r7, #0]
 80018d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018d6:	bf00      	nop
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	40021000 	.word	0x40021000

080018e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018ec:	e7fe      	b.n	80018ec <NMI_Handler+0x4>

080018ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018ee:	b480      	push	{r7}
 80018f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018f2:	e7fe      	b.n	80018f2 <HardFault_Handler+0x4>

080018f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f8:	e7fe      	b.n	80018f8 <MemManage_Handler+0x4>

080018fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018fa:	b480      	push	{r7}
 80018fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018fe:	e7fe      	b.n	80018fe <BusFault_Handler+0x4>

08001900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001900:	b480      	push	{r7}
 8001902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001904:	e7fe      	b.n	8001904 <UsageFault_Handler+0x4>

08001906 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001906:	b480      	push	{r7}
 8001908:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800190a:	bf00      	nop
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192e:	4770      	bx	lr

08001930 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001934:	f000 fa5a 	bl	8001dec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001938:	bf00      	nop
 800193a:	bd80      	pop	{r7, pc}

0800193c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  return 1;
 8001940:	2301      	movs	r3, #1
}
 8001942:	4618      	mov	r0, r3
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <_kill>:

int _kill(int pid, int sig)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
 8001954:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001956:	f003 fe1f 	bl	8005598 <__errno>
 800195a:	4603      	mov	r3, r0
 800195c:	2216      	movs	r2, #22
 800195e:	601a      	str	r2, [r3, #0]
  return -1;
 8001960:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001964:	4618      	mov	r0, r3
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <_exit>:

void _exit (int status)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001974:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f7ff ffe7 	bl	800194c <_kill>
  while (1) {}    /* Make sure we hang here */
 800197e:	e7fe      	b.n	800197e <_exit+0x12>

08001980 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b086      	sub	sp, #24
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
 8001990:	e00a      	b.n	80019a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001992:	f3af 8000 	nop.w
 8001996:	4601      	mov	r1, r0
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	1c5a      	adds	r2, r3, #1
 800199c:	60ba      	str	r2, [r7, #8]
 800199e:	b2ca      	uxtb	r2, r1
 80019a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019a2:	697b      	ldr	r3, [r7, #20]
 80019a4:	3301      	adds	r3, #1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	dbf0      	blt.n	8001992 <_read+0x12>
  }

  return len;
 80019b0:	687b      	ldr	r3, [r7, #4]
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b086      	sub	sp, #24
 80019be:	af00      	add	r7, sp, #0
 80019c0:	60f8      	str	r0, [r7, #12]
 80019c2:	60b9      	str	r1, [r7, #8]
 80019c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019c6:	2300      	movs	r3, #0
 80019c8:	617b      	str	r3, [r7, #20]
 80019ca:	e009      	b.n	80019e0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019cc:	68bb      	ldr	r3, [r7, #8]
 80019ce:	1c5a      	adds	r2, r3, #1
 80019d0:	60ba      	str	r2, [r7, #8]
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	3301      	adds	r3, #1
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697a      	ldr	r2, [r7, #20]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	429a      	cmp	r2, r3
 80019e6:	dbf1      	blt.n	80019cc <_write+0x12>
  }
  return len;
 80019e8:	687b      	ldr	r3, [r7, #4]
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3718      	adds	r7, #24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <_close>:

int _close(int file)
{
 80019f2:	b480      	push	{r7}
 80019f4:	b083      	sub	sp, #12
 80019f6:	af00      	add	r7, sp, #0
 80019f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019fe:	4618      	mov	r0, r3
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr

08001a0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	b083      	sub	sp, #12
 8001a0e:	af00      	add	r7, sp, #0
 8001a10:	6078      	str	r0, [r7, #4]
 8001a12:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a1a:	605a      	str	r2, [r3, #4]
  return 0;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	370c      	adds	r7, #12
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <_isatty>:

int _isatty(int file)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b083      	sub	sp, #12
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a32:	2301      	movs	r3, #1
}
 8001a34:	4618      	mov	r0, r3
 8001a36:	370c      	adds	r7, #12
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	60f8      	str	r0, [r7, #12]
 8001a48:	60b9      	str	r1, [r7, #8]
 8001a4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3714      	adds	r7, #20
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
	...

08001a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a64:	4a14      	ldr	r2, [pc, #80]	; (8001ab8 <_sbrk+0x5c>)
 8001a66:	4b15      	ldr	r3, [pc, #84]	; (8001abc <_sbrk+0x60>)
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a70:	4b13      	ldr	r3, [pc, #76]	; (8001ac0 <_sbrk+0x64>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d102      	bne.n	8001a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a78:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <_sbrk+0x64>)
 8001a7a:	4a12      	ldr	r2, [pc, #72]	; (8001ac4 <_sbrk+0x68>)
 8001a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a7e:	4b10      	ldr	r3, [pc, #64]	; (8001ac0 <_sbrk+0x64>)
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	693a      	ldr	r2, [r7, #16]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d207      	bcs.n	8001a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a8c:	f003 fd84 	bl	8005598 <__errno>
 8001a90:	4603      	mov	r3, r0
 8001a92:	220c      	movs	r2, #12
 8001a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a9a:	e009      	b.n	8001ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a9c:	4b08      	ldr	r3, [pc, #32]	; (8001ac0 <_sbrk+0x64>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aa2:	4b07      	ldr	r3, [pc, #28]	; (8001ac0 <_sbrk+0x64>)
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	4a05      	ldr	r2, [pc, #20]	; (8001ac0 <_sbrk+0x64>)
 8001aac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aae:	68fb      	ldr	r3, [r7, #12]
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20018000 	.word	0x20018000
 8001abc:	00000400 	.word	0x00000400
 8001ac0:	20000288 	.word	0x20000288
 8001ac4:	20000370 	.word	0x20000370

08001ac8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001acc:	4b06      	ldr	r3, [pc, #24]	; (8001ae8 <SystemInit+0x20>)
 8001ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ad2:	4a05      	ldr	r2, [pc, #20]	; (8001ae8 <SystemInit+0x20>)
 8001ad4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ad8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	e000ed00 	.word	0xe000ed00

08001aec <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b088      	sub	sp, #32
 8001af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001af2:	f107 0310 	add.w	r3, r7, #16
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
 8001afa:	605a      	str	r2, [r3, #4]
 8001afc:	609a      	str	r2, [r3, #8]
 8001afe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b00:	1d3b      	adds	r3, r7, #4
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b0a:	4b1d      	ldr	r3, [pc, #116]	; (8001b80 <MX_TIM3_Init+0x94>)
 8001b0c:	4a1d      	ldr	r2, [pc, #116]	; (8001b84 <MX_TIM3_Init+0x98>)
 8001b0e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8001b10:	4b1b      	ldr	r3, [pc, #108]	; (8001b80 <MX_TIM3_Init+0x94>)
 8001b12:	224f      	movs	r2, #79	; 0x4f
 8001b14:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b16:	4b1a      	ldr	r3, [pc, #104]	; (8001b80 <MX_TIM3_Init+0x94>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b1c:	4b18      	ldr	r3, [pc, #96]	; (8001b80 <MX_TIM3_Init+0x94>)
 8001b1e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b22:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b24:	4b16      	ldr	r3, [pc, #88]	; (8001b80 <MX_TIM3_Init+0x94>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <MX_TIM3_Init+0x94>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b30:	4813      	ldr	r0, [pc, #76]	; (8001b80 <MX_TIM3_Init+0x94>)
 8001b32:	f002 fca1 	bl	8004478 <HAL_TIM_Base_Init>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001b3c:	f7ff feab 	bl	8001896 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b44:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b46:	f107 0310 	add.w	r3, r7, #16
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	480c      	ldr	r0, [pc, #48]	; (8001b80 <MX_TIM3_Init+0x94>)
 8001b4e:	f002 fd53 	bl	80045f8 <HAL_TIM_ConfigClockSource>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001b58:	f7ff fe9d 	bl	8001896 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b60:	2300      	movs	r3, #0
 8001b62:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b64:	1d3b      	adds	r3, r7, #4
 8001b66:	4619      	mov	r1, r3
 8001b68:	4805      	ldr	r0, [pc, #20]	; (8001b80 <MX_TIM3_Init+0x94>)
 8001b6a:	f002 ff43 	bl	80049f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001b74:	f7ff fe8f 	bl	8001896 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001b78:	bf00      	nop
 8001b7a:	3720      	adds	r7, #32
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	2000028c 	.word	0x2000028c
 8001b84:	40000400 	.word	0x40000400

08001b88 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a0a      	ldr	r2, [pc, #40]	; (8001bc0 <HAL_TIM_Base_MspInit+0x38>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d10b      	bne.n	8001bb2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b9a:	4b0a      	ldr	r3, [pc, #40]	; (8001bc4 <HAL_TIM_Base_MspInit+0x3c>)
 8001b9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b9e:	4a09      	ldr	r2, [pc, #36]	; (8001bc4 <HAL_TIM_Base_MspInit+0x3c>)
 8001ba0:	f043 0302 	orr.w	r3, r3, #2
 8001ba4:	6593      	str	r3, [r2, #88]	; 0x58
 8001ba6:	4b07      	ldr	r3, [pc, #28]	; (8001bc4 <HAL_TIM_Base_MspInit+0x3c>)
 8001ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001baa:	f003 0302 	and.w	r3, r3, #2
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001bb2:	bf00      	nop
 8001bb4:	3714      	adds	r7, #20
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	40000400 	.word	0x40000400
 8001bc4:	40021000 	.word	0x40021000

08001bc8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bcc:	4b14      	ldr	r3, [pc, #80]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bce:	4a15      	ldr	r2, [pc, #84]	; (8001c24 <MX_USART2_UART_Init+0x5c>)
 8001bd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bd2:	4b13      	ldr	r3, [pc, #76]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bda:	4b11      	ldr	r3, [pc, #68]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001be0:	4b0f      	ldr	r3, [pc, #60]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bec:	4b0c      	ldr	r3, [pc, #48]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bee:	220c      	movs	r2, #12
 8001bf0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bf2:	4b0b      	ldr	r3, [pc, #44]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c04:	4b06      	ldr	r3, [pc, #24]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001c0a:	4805      	ldr	r0, [pc, #20]	; (8001c20 <MX_USART2_UART_Init+0x58>)
 8001c0c:	f002 ff7a 	bl	8004b04 <HAL_UART_Init>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001c16:	f7ff fe3e 	bl	8001896 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200002d8 	.word	0x200002d8
 8001c24:	40004400 	.word	0x40004400

08001c28 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b0ac      	sub	sp, #176	; 0xb0
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c30:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]
 8001c3c:	60da      	str	r2, [r3, #12]
 8001c3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c40:	f107 0314 	add.w	r3, r7, #20
 8001c44:	2288      	movs	r2, #136	; 0x88
 8001c46:	2100      	movs	r1, #0
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f003 fccf 	bl	80055ec <memset>
  if(uartHandle->Instance==USART2)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a21      	ldr	r2, [pc, #132]	; (8001cd8 <HAL_UART_MspInit+0xb0>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d13b      	bne.n	8001cd0 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c60:	f107 0314 	add.w	r3, r7, #20
 8001c64:	4618      	mov	r0, r3
 8001c66:	f001 ff4b 	bl	8003b00 <HAL_RCCEx_PeriphCLKConfig>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c70:	f7ff fe11 	bl	8001896 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c74:	4b19      	ldr	r3, [pc, #100]	; (8001cdc <HAL_UART_MspInit+0xb4>)
 8001c76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c78:	4a18      	ldr	r2, [pc, #96]	; (8001cdc <HAL_UART_MspInit+0xb4>)
 8001c7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c7e:	6593      	str	r3, [r2, #88]	; 0x58
 8001c80:	4b16      	ldr	r3, [pc, #88]	; (8001cdc <HAL_UART_MspInit+0xb4>)
 8001c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8c:	4b13      	ldr	r3, [pc, #76]	; (8001cdc <HAL_UART_MspInit+0xb4>)
 8001c8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c90:	4a12      	ldr	r2, [pc, #72]	; (8001cdc <HAL_UART_MspInit+0xb4>)
 8001c92:	f043 0301 	orr.w	r3, r3, #1
 8001c96:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c98:	4b10      	ldr	r3, [pc, #64]	; (8001cdc <HAL_UART_MspInit+0xb4>)
 8001c9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	60fb      	str	r3, [r7, #12]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001ca4:	230c      	movs	r3, #12
 8001ca6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	2302      	movs	r3, #2
 8001cac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001cbc:	2307      	movs	r3, #7
 8001cbe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc2:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ccc:	f000 f9b8 	bl	8002040 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	37b0      	adds	r7, #176	; 0xb0
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40004400 	.word	0x40004400
 8001cdc:	40021000 	.word	0x40021000

08001ce0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001ce0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d18 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ce4:	f7ff fef0 	bl	8001ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ce8:	480c      	ldr	r0, [pc, #48]	; (8001d1c <LoopForever+0x6>)
  ldr r1, =_edata
 8001cea:	490d      	ldr	r1, [pc, #52]	; (8001d20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cec:	4a0d      	ldr	r2, [pc, #52]	; (8001d24 <LoopForever+0xe>)
  movs r3, #0
 8001cee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cf0:	e002      	b.n	8001cf8 <LoopCopyDataInit>

08001cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf6:	3304      	adds	r3, #4

08001cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cfc:	d3f9      	bcc.n	8001cf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfe:	4a0a      	ldr	r2, [pc, #40]	; (8001d28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d00:	4c0a      	ldr	r4, [pc, #40]	; (8001d2c <LoopForever+0x16>)
  movs r3, #0
 8001d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d04:	e001      	b.n	8001d0a <LoopFillZerobss>

08001d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d08:	3204      	adds	r2, #4

08001d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d0c:	d3fb      	bcc.n	8001d06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d0e:	f003 fc49 	bl	80055a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d12:	f7ff fc4f 	bl	80015b4 <main>

08001d16 <LoopForever>:

LoopForever:
    b LoopForever
 8001d16:	e7fe      	b.n	8001d16 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d18:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d20:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001d24:	0800884c 	.word	0x0800884c
  ldr r2, =_sbss
 8001d28:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001d2c:	20000370 	.word	0x20000370

08001d30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d30:	e7fe      	b.n	8001d30 <ADC1_2_IRQHandler>
	...

08001d34 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d3e:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <HAL_Init+0x3c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a0b      	ldr	r2, [pc, #44]	; (8001d70 <HAL_Init+0x3c>)
 8001d44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d48:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d4a:	2003      	movs	r0, #3
 8001d4c:	f000 f944 	bl	8001fd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d50:	2000      	movs	r0, #0
 8001d52:	f000 f80f 	bl	8001d74 <HAL_InitTick>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d002      	beq.n	8001d62 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	71fb      	strb	r3, [r7, #7]
 8001d60:	e001      	b.n	8001d66 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d62:	f7ff fd9d 	bl	80018a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d66:	79fb      	ldrb	r3, [r7, #7]
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40022000 	.word	0x40022000

08001d74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b084      	sub	sp, #16
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d80:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <HAL_InitTick+0x6c>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d023      	beq.n	8001dd0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d88:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <HAL_InitTick+0x70>)
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	4b14      	ldr	r3, [pc, #80]	; (8001de0 <HAL_InitTick+0x6c>)
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	4619      	mov	r1, r3
 8001d92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d96:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f000 f941 	bl	8002026 <HAL_SYSTICK_Config>
 8001da4:	4603      	mov	r3, r0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d10f      	bne.n	8001dca <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b0f      	cmp	r3, #15
 8001dae:	d809      	bhi.n	8001dc4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001db0:	2200      	movs	r2, #0
 8001db2:	6879      	ldr	r1, [r7, #4]
 8001db4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001db8:	f000 f919 	bl	8001fee <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dbc:	4a0a      	ldr	r2, [pc, #40]	; (8001de8 <HAL_InitTick+0x74>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6013      	str	r3, [r2, #0]
 8001dc2:	e007      	b.n	8001dd4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	73fb      	strb	r3, [r7, #15]
 8001dc8:	e004      	b.n	8001dd4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	73fb      	strb	r3, [r7, #15]
 8001dce:	e001      	b.n	8001dd4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000008 	.word	0x20000008
 8001de4:	20000000 	.word	0x20000000
 8001de8:	20000004 	.word	0x20000004

08001dec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001df0:	4b06      	ldr	r3, [pc, #24]	; (8001e0c <HAL_IncTick+0x20>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	461a      	mov	r2, r3
 8001df6:	4b06      	ldr	r3, [pc, #24]	; (8001e10 <HAL_IncTick+0x24>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	4a04      	ldr	r2, [pc, #16]	; (8001e10 <HAL_IncTick+0x24>)
 8001dfe:	6013      	str	r3, [r2, #0]
}
 8001e00:	bf00      	nop
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr
 8001e0a:	bf00      	nop
 8001e0c:	20000008 	.word	0x20000008
 8001e10:	2000035c 	.word	0x2000035c

08001e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  return uwTick;
 8001e18:	4b03      	ldr	r3, [pc, #12]	; (8001e28 <HAL_GetTick+0x14>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	2000035c 	.word	0x2000035c

08001e2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e34:	f7ff ffee 	bl	8001e14 <HAL_GetTick>
 8001e38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e44:	d005      	beq.n	8001e52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e46:	4b0a      	ldr	r3, [pc, #40]	; (8001e70 <HAL_Delay+0x44>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	4413      	add	r3, r2
 8001e50:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e52:	bf00      	nop
 8001e54:	f7ff ffde 	bl	8001e14 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d8f7      	bhi.n	8001e54 <HAL_Delay+0x28>
  {
  }
}
 8001e64:	bf00      	nop
 8001e66:	bf00      	nop
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000008 	.word	0x20000008

08001e74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f003 0307 	and.w	r3, r3, #7
 8001e82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e84:	4b0c      	ldr	r3, [pc, #48]	; (8001eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e8a:	68ba      	ldr	r2, [r7, #8]
 8001e8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e90:	4013      	ands	r3, r2
 8001e92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ea4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ea6:	4a04      	ldr	r2, [pc, #16]	; (8001eb8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	60d3      	str	r3, [r2, #12]
}
 8001eac:	bf00      	nop
 8001eae:	3714      	adds	r7, #20
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr
 8001eb8:	e000ed00 	.word	0xe000ed00

08001ebc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ec0:	4b04      	ldr	r3, [pc, #16]	; (8001ed4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	0a1b      	lsrs	r3, r3, #8
 8001ec6:	f003 0307 	and.w	r3, r3, #7
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	e000ed00 	.word	0xe000ed00

08001ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	4603      	mov	r3, r0
 8001ee0:	6039      	str	r1, [r7, #0]
 8001ee2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ee4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	db0a      	blt.n	8001f02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	490c      	ldr	r1, [pc, #48]	; (8001f24 <__NVIC_SetPriority+0x4c>)
 8001ef2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef6:	0112      	lsls	r2, r2, #4
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	440b      	add	r3, r1
 8001efc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f00:	e00a      	b.n	8001f18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	b2da      	uxtb	r2, r3
 8001f06:	4908      	ldr	r1, [pc, #32]	; (8001f28 <__NVIC_SetPriority+0x50>)
 8001f08:	79fb      	ldrb	r3, [r7, #7]
 8001f0a:	f003 030f 	and.w	r3, r3, #15
 8001f0e:	3b04      	subs	r3, #4
 8001f10:	0112      	lsls	r2, r2, #4
 8001f12:	b2d2      	uxtb	r2, r2
 8001f14:	440b      	add	r3, r1
 8001f16:	761a      	strb	r2, [r3, #24]
}
 8001f18:	bf00      	nop
 8001f1a:	370c      	adds	r7, #12
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f22:	4770      	bx	lr
 8001f24:	e000e100 	.word	0xe000e100
 8001f28:	e000ed00 	.word	0xe000ed00

08001f2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b089      	sub	sp, #36	; 0x24
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	60f8      	str	r0, [r7, #12]
 8001f34:	60b9      	str	r1, [r7, #8]
 8001f36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	f003 0307 	and.w	r3, r3, #7
 8001f3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	f1c3 0307 	rsb	r3, r3, #7
 8001f46:	2b04      	cmp	r3, #4
 8001f48:	bf28      	it	cs
 8001f4a:	2304      	movcs	r3, #4
 8001f4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	3304      	adds	r3, #4
 8001f52:	2b06      	cmp	r3, #6
 8001f54:	d902      	bls.n	8001f5c <NVIC_EncodePriority+0x30>
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	3b03      	subs	r3, #3
 8001f5a:	e000      	b.n	8001f5e <NVIC_EncodePriority+0x32>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	fa02 f303 	lsl.w	r3, r2, r3
 8001f6a:	43da      	mvns	r2, r3
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	401a      	ands	r2, r3
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f74:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001f78:	697b      	ldr	r3, [r7, #20]
 8001f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7e:	43d9      	mvns	r1, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f84:	4313      	orrs	r3, r2
         );
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3724      	adds	r7, #36	; 0x24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f90:	4770      	bx	lr
	...

08001f94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001fa4:	d301      	bcc.n	8001faa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e00f      	b.n	8001fca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001faa:	4a0a      	ldr	r2, [pc, #40]	; (8001fd4 <SysTick_Config+0x40>)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001fb2:	210f      	movs	r1, #15
 8001fb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001fb8:	f7ff ff8e 	bl	8001ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fbc:	4b05      	ldr	r3, [pc, #20]	; (8001fd4 <SysTick_Config+0x40>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fc2:	4b04      	ldr	r3, [pc, #16]	; (8001fd4 <SysTick_Config+0x40>)
 8001fc4:	2207      	movs	r2, #7
 8001fc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	e000e010 	.word	0xe000e010

08001fd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff ff47 	bl	8001e74 <__NVIC_SetPriorityGrouping>
}
 8001fe6:	bf00      	nop
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b086      	sub	sp, #24
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	60b9      	str	r1, [r7, #8]
 8001ff8:	607a      	str	r2, [r7, #4]
 8001ffa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002000:	f7ff ff5c 	bl	8001ebc <__NVIC_GetPriorityGrouping>
 8002004:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	68b9      	ldr	r1, [r7, #8]
 800200a:	6978      	ldr	r0, [r7, #20]
 800200c:	f7ff ff8e 	bl	8001f2c <NVIC_EncodePriority>
 8002010:	4602      	mov	r2, r0
 8002012:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002016:	4611      	mov	r1, r2
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff ff5d 	bl	8001ed8 <__NVIC_SetPriority>
}
 800201e:	bf00      	nop
 8002020:	3718      	adds	r7, #24
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}

08002026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	b082      	sub	sp, #8
 800202a:	af00      	add	r7, sp, #0
 800202c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f7ff ffb0 	bl	8001f94 <SysTick_Config>
 8002034:	4603      	mov	r3, r0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3708      	adds	r7, #8
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
	...

08002040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002040:	b480      	push	{r7}
 8002042:	b087      	sub	sp, #28
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800204a:	2300      	movs	r3, #0
 800204c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800204e:	e17f      	b.n	8002350 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	2101      	movs	r1, #1
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	fa01 f303 	lsl.w	r3, r1, r3
 800205c:	4013      	ands	r3, r2
 800205e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2b00      	cmp	r3, #0
 8002064:	f000 8171 	beq.w	800234a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f003 0303 	and.w	r3, r3, #3
 8002070:	2b01      	cmp	r3, #1
 8002072:	d005      	beq.n	8002080 <HAL_GPIO_Init+0x40>
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 0303 	and.w	r3, r3, #3
 800207c:	2b02      	cmp	r3, #2
 800207e:	d130      	bne.n	80020e2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	005b      	lsls	r3, r3, #1
 800208a:	2203      	movs	r2, #3
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	693a      	ldr	r2, [r7, #16]
 8002094:	4013      	ands	r3, r2
 8002096:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	fa02 f303 	lsl.w	r3, r2, r3
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	693a      	ldr	r2, [r7, #16]
 80020ae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80020b6:	2201      	movs	r2, #1
 80020b8:	697b      	ldr	r3, [r7, #20]
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	43db      	mvns	r3, r3
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	4013      	ands	r3, r2
 80020c4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	091b      	lsrs	r3, r3, #4
 80020cc:	f003 0201 	and.w	r2, r3, #1
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	fa02 f303 	lsl.w	r3, r2, r3
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	4313      	orrs	r3, r2
 80020da:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	693a      	ldr	r2, [r7, #16]
 80020e0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f003 0303 	and.w	r3, r3, #3
 80020ea:	2b03      	cmp	r3, #3
 80020ec:	d118      	bne.n	8002120 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020f2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80020f4:	2201      	movs	r2, #1
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	fa02 f303 	lsl.w	r3, r2, r3
 80020fc:	43db      	mvns	r3, r3
 80020fe:	693a      	ldr	r2, [r7, #16]
 8002100:	4013      	ands	r3, r2
 8002102:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	08db      	lsrs	r3, r3, #3
 800210a:	f003 0201 	and.w	r2, r3, #1
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	4313      	orrs	r3, r2
 8002118:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	693a      	ldr	r2, [r7, #16]
 800211e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f003 0303 	and.w	r3, r3, #3
 8002128:	2b03      	cmp	r3, #3
 800212a:	d017      	beq.n	800215c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	2203      	movs	r2, #3
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	43db      	mvns	r3, r3
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	4013      	ands	r3, r2
 8002142:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	4313      	orrs	r3, r2
 8002154:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	693a      	ldr	r2, [r7, #16]
 800215a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f003 0303 	and.w	r3, r3, #3
 8002164:	2b02      	cmp	r3, #2
 8002166:	d123      	bne.n	80021b0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	08da      	lsrs	r2, r3, #3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	3208      	adds	r2, #8
 8002170:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002174:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	f003 0307 	and.w	r3, r3, #7
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	220f      	movs	r2, #15
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	43db      	mvns	r3, r3
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	4013      	ands	r3, r2
 800218a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	691a      	ldr	r2, [r3, #16]
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	f003 0307 	and.w	r3, r3, #7
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	4313      	orrs	r3, r2
 80021a0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	08da      	lsrs	r2, r3, #3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	3208      	adds	r2, #8
 80021aa:	6939      	ldr	r1, [r7, #16]
 80021ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	2203      	movs	r2, #3
 80021bc:	fa02 f303 	lsl.w	r3, r2, r3
 80021c0:	43db      	mvns	r3, r3
 80021c2:	693a      	ldr	r2, [r7, #16]
 80021c4:	4013      	ands	r3, r2
 80021c6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f003 0203 	and.w	r2, r3, #3
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	4313      	orrs	r3, r2
 80021dc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	f000 80ac 	beq.w	800234a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021f2:	4b5f      	ldr	r3, [pc, #380]	; (8002370 <HAL_GPIO_Init+0x330>)
 80021f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021f6:	4a5e      	ldr	r2, [pc, #376]	; (8002370 <HAL_GPIO_Init+0x330>)
 80021f8:	f043 0301 	orr.w	r3, r3, #1
 80021fc:	6613      	str	r3, [r2, #96]	; 0x60
 80021fe:	4b5c      	ldr	r3, [pc, #368]	; (8002370 <HAL_GPIO_Init+0x330>)
 8002200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	60bb      	str	r3, [r7, #8]
 8002208:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800220a:	4a5a      	ldr	r2, [pc, #360]	; (8002374 <HAL_GPIO_Init+0x334>)
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	089b      	lsrs	r3, r3, #2
 8002210:	3302      	adds	r3, #2
 8002212:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002216:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	f003 0303 	and.w	r3, r3, #3
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	220f      	movs	r2, #15
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	4013      	ands	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002234:	d025      	beq.n	8002282 <HAL_GPIO_Init+0x242>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a4f      	ldr	r2, [pc, #316]	; (8002378 <HAL_GPIO_Init+0x338>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d01f      	beq.n	800227e <HAL_GPIO_Init+0x23e>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a4e      	ldr	r2, [pc, #312]	; (800237c <HAL_GPIO_Init+0x33c>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d019      	beq.n	800227a <HAL_GPIO_Init+0x23a>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a4d      	ldr	r2, [pc, #308]	; (8002380 <HAL_GPIO_Init+0x340>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d013      	beq.n	8002276 <HAL_GPIO_Init+0x236>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a4c      	ldr	r2, [pc, #304]	; (8002384 <HAL_GPIO_Init+0x344>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d00d      	beq.n	8002272 <HAL_GPIO_Init+0x232>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a4b      	ldr	r2, [pc, #300]	; (8002388 <HAL_GPIO_Init+0x348>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d007      	beq.n	800226e <HAL_GPIO_Init+0x22e>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a4a      	ldr	r2, [pc, #296]	; (800238c <HAL_GPIO_Init+0x34c>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d101      	bne.n	800226a <HAL_GPIO_Init+0x22a>
 8002266:	2306      	movs	r3, #6
 8002268:	e00c      	b.n	8002284 <HAL_GPIO_Init+0x244>
 800226a:	2307      	movs	r3, #7
 800226c:	e00a      	b.n	8002284 <HAL_GPIO_Init+0x244>
 800226e:	2305      	movs	r3, #5
 8002270:	e008      	b.n	8002284 <HAL_GPIO_Init+0x244>
 8002272:	2304      	movs	r3, #4
 8002274:	e006      	b.n	8002284 <HAL_GPIO_Init+0x244>
 8002276:	2303      	movs	r3, #3
 8002278:	e004      	b.n	8002284 <HAL_GPIO_Init+0x244>
 800227a:	2302      	movs	r3, #2
 800227c:	e002      	b.n	8002284 <HAL_GPIO_Init+0x244>
 800227e:	2301      	movs	r3, #1
 8002280:	e000      	b.n	8002284 <HAL_GPIO_Init+0x244>
 8002282:	2300      	movs	r3, #0
 8002284:	697a      	ldr	r2, [r7, #20]
 8002286:	f002 0203 	and.w	r2, r2, #3
 800228a:	0092      	lsls	r2, r2, #2
 800228c:	4093      	lsls	r3, r2
 800228e:	693a      	ldr	r2, [r7, #16]
 8002290:	4313      	orrs	r3, r2
 8002292:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002294:	4937      	ldr	r1, [pc, #220]	; (8002374 <HAL_GPIO_Init+0x334>)
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	089b      	lsrs	r3, r3, #2
 800229a:	3302      	adds	r3, #2
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80022a2:	4b3b      	ldr	r3, [pc, #236]	; (8002390 <HAL_GPIO_Init+0x350>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	43db      	mvns	r3, r3
 80022ac:	693a      	ldr	r2, [r7, #16]
 80022ae:	4013      	ands	r3, r2
 80022b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d003      	beq.n	80022c6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80022be:	693a      	ldr	r2, [r7, #16]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80022c6:	4a32      	ldr	r2, [pc, #200]	; (8002390 <HAL_GPIO_Init+0x350>)
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80022cc:	4b30      	ldr	r3, [pc, #192]	; (8002390 <HAL_GPIO_Init+0x350>)
 80022ce:	68db      	ldr	r3, [r3, #12]
 80022d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	43db      	mvns	r3, r3
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	4013      	ands	r3, r2
 80022da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d003      	beq.n	80022f0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80022f0:	4a27      	ldr	r2, [pc, #156]	; (8002390 <HAL_GPIO_Init+0x350>)
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80022f6:	4b26      	ldr	r3, [pc, #152]	; (8002390 <HAL_GPIO_Init+0x350>)
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	43db      	mvns	r3, r3
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	4013      	ands	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800230e:	2b00      	cmp	r3, #0
 8002310:	d003      	beq.n	800231a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4313      	orrs	r3, r2
 8002318:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800231a:	4a1d      	ldr	r2, [pc, #116]	; (8002390 <HAL_GPIO_Init+0x350>)
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002320:	4b1b      	ldr	r3, [pc, #108]	; (8002390 <HAL_GPIO_Init+0x350>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	43db      	mvns	r3, r3
 800232a:	693a      	ldr	r2, [r7, #16]
 800232c:	4013      	ands	r3, r2
 800232e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002338:	2b00      	cmp	r3, #0
 800233a:	d003      	beq.n	8002344 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800233c:	693a      	ldr	r2, [r7, #16]
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	4313      	orrs	r3, r2
 8002342:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002344:	4a12      	ldr	r2, [pc, #72]	; (8002390 <HAL_GPIO_Init+0x350>)
 8002346:	693b      	ldr	r3, [r7, #16]
 8002348:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	3301      	adds	r3, #1
 800234e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	fa22 f303 	lsr.w	r3, r2, r3
 800235a:	2b00      	cmp	r3, #0
 800235c:	f47f ae78 	bne.w	8002050 <HAL_GPIO_Init+0x10>
  }
}
 8002360:	bf00      	nop
 8002362:	bf00      	nop
 8002364:	371c      	adds	r7, #28
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
 800236e:	bf00      	nop
 8002370:	40021000 	.word	0x40021000
 8002374:	40010000 	.word	0x40010000
 8002378:	48000400 	.word	0x48000400
 800237c:	48000800 	.word	0x48000800
 8002380:	48000c00 	.word	0x48000c00
 8002384:	48001000 	.word	0x48001000
 8002388:	48001400 	.word	0x48001400
 800238c:	48001800 	.word	0x48001800
 8002390:	40010400 	.word	0x40010400

08002394 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	460b      	mov	r3, r1
 800239e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	691a      	ldr	r2, [r3, #16]
 80023a4:	887b      	ldrh	r3, [r7, #2]
 80023a6:	4013      	ands	r3, r2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d002      	beq.n	80023b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023ac:	2301      	movs	r3, #1
 80023ae:	73fb      	strb	r3, [r7, #15]
 80023b0:	e001      	b.n	80023b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023b2:	2300      	movs	r3, #0
 80023b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3714      	adds	r7, #20
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	460b      	mov	r3, r1
 80023ce:	807b      	strh	r3, [r7, #2]
 80023d0:	4613      	mov	r3, r2
 80023d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023d4:	787b      	ldrb	r3, [r7, #1]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d003      	beq.n	80023e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023da:	887a      	ldrh	r2, [r7, #2]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023e0:	e002      	b.n	80023e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023e2:	887a      	ldrh	r2, [r7, #2]
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr

080023f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d101      	bne.n	8002406 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e081      	b.n	800250a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d106      	bne.n	8002420 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f7fe fece 	bl	80011bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2224      	movs	r2, #36	; 0x24
 8002424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f022 0201 	bic.w	r2, r2, #1
 8002436:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002444:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002454:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d107      	bne.n	800246e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	689a      	ldr	r2, [r3, #8]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800246a:	609a      	str	r2, [r3, #8]
 800246c:	e006      	b.n	800247c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800247a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	68db      	ldr	r3, [r3, #12]
 8002480:	2b02      	cmp	r3, #2
 8002482:	d104      	bne.n	800248e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800248c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800249c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	68da      	ldr	r2, [r3, #12]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	691a      	ldr	r2, [r3, #16]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	695b      	ldr	r3, [r3, #20]
 80024ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	69d9      	ldr	r1, [r3, #28]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6a1a      	ldr	r2, [r3, #32]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	430a      	orrs	r2, r1
 80024da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f042 0201 	orr.w	r2, r2, #1
 80024ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2220      	movs	r2, #32
 80024f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
	...

08002514 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b088      	sub	sp, #32
 8002518:	af02      	add	r7, sp, #8
 800251a:	60f8      	str	r0, [r7, #12]
 800251c:	607a      	str	r2, [r7, #4]
 800251e:	461a      	mov	r2, r3
 8002520:	460b      	mov	r3, r1
 8002522:	817b      	strh	r3, [r7, #10]
 8002524:	4613      	mov	r3, r2
 8002526:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800252e:	b2db      	uxtb	r3, r3
 8002530:	2b20      	cmp	r3, #32
 8002532:	f040 80da 	bne.w	80026ea <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800253c:	2b01      	cmp	r3, #1
 800253e:	d101      	bne.n	8002544 <HAL_I2C_Master_Transmit+0x30>
 8002540:	2302      	movs	r3, #2
 8002542:	e0d3      	b.n	80026ec <HAL_I2C_Master_Transmit+0x1d8>
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2201      	movs	r2, #1
 8002548:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800254c:	f7ff fc62 	bl	8001e14 <HAL_GetTick>
 8002550:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	2319      	movs	r3, #25
 8002558:	2201      	movs	r2, #1
 800255a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800255e:	68f8      	ldr	r0, [r7, #12]
 8002560:	f000 f9f7 	bl	8002952 <I2C_WaitOnFlagUntilTimeout>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d001      	beq.n	800256e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e0be      	b.n	80026ec <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2221      	movs	r2, #33	; 0x21
 8002572:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2210      	movs	r2, #16
 800257a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	2200      	movs	r2, #0
 8002582:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	893a      	ldrh	r2, [r7, #8]
 800258e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2200      	movs	r2, #0
 8002594:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800259a:	b29b      	uxth	r3, r3
 800259c:	2bff      	cmp	r3, #255	; 0xff
 800259e:	d90e      	bls.n	80025be <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	22ff      	movs	r2, #255	; 0xff
 80025a4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025aa:	b2da      	uxtb	r2, r3
 80025ac:	8979      	ldrh	r1, [r7, #10]
 80025ae:	4b51      	ldr	r3, [pc, #324]	; (80026f4 <HAL_I2C_Master_Transmit+0x1e0>)
 80025b0:	9300      	str	r3, [sp, #0]
 80025b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 fb74 	bl	8002ca4 <I2C_TransferConfig>
 80025bc:	e06c      	b.n	8002698 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025cc:	b2da      	uxtb	r2, r3
 80025ce:	8979      	ldrh	r1, [r7, #10]
 80025d0:	4b48      	ldr	r3, [pc, #288]	; (80026f4 <HAL_I2C_Master_Transmit+0x1e0>)
 80025d2:	9300      	str	r3, [sp, #0]
 80025d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f000 fb63 	bl	8002ca4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80025de:	e05b      	b.n	8002698 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025e0:	697a      	ldr	r2, [r7, #20]
 80025e2:	6a39      	ldr	r1, [r7, #32]
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	f000 f9f4 	bl	80029d2 <I2C_WaitOnTXISFlagUntilTimeout>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e07b      	b.n	80026ec <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f8:	781a      	ldrb	r2, [r3, #0]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002604:	1c5a      	adds	r2, r3, #1
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800260e:	b29b      	uxth	r3, r3
 8002610:	3b01      	subs	r3, #1
 8002612:	b29a      	uxth	r2, r3
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800261c:	3b01      	subs	r3, #1
 800261e:	b29a      	uxth	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002628:	b29b      	uxth	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d034      	beq.n	8002698 <HAL_I2C_Master_Transmit+0x184>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002632:	2b00      	cmp	r3, #0
 8002634:	d130      	bne.n	8002698 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	6a3b      	ldr	r3, [r7, #32]
 800263c:	2200      	movs	r2, #0
 800263e:	2180      	movs	r1, #128	; 0x80
 8002640:	68f8      	ldr	r0, [r7, #12]
 8002642:	f000 f986 	bl	8002952 <I2C_WaitOnFlagUntilTimeout>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e04d      	b.n	80026ec <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002654:	b29b      	uxth	r3, r3
 8002656:	2bff      	cmp	r3, #255	; 0xff
 8002658:	d90e      	bls.n	8002678 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	22ff      	movs	r2, #255	; 0xff
 800265e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002664:	b2da      	uxtb	r2, r3
 8002666:	8979      	ldrh	r1, [r7, #10]
 8002668:	2300      	movs	r3, #0
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002670:	68f8      	ldr	r0, [r7, #12]
 8002672:	f000 fb17 	bl	8002ca4 <I2C_TransferConfig>
 8002676:	e00f      	b.n	8002698 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800267c:	b29a      	uxth	r2, r3
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002686:	b2da      	uxtb	r2, r3
 8002688:	8979      	ldrh	r1, [r7, #10]
 800268a:	2300      	movs	r3, #0
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002692:	68f8      	ldr	r0, [r7, #12]
 8002694:	f000 fb06 	bl	8002ca4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800269c:	b29b      	uxth	r3, r3
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d19e      	bne.n	80025e0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026a2:	697a      	ldr	r2, [r7, #20]
 80026a4:	6a39      	ldr	r1, [r7, #32]
 80026a6:	68f8      	ldr	r0, [r7, #12]
 80026a8:	f000 f9d3 	bl	8002a52 <I2C_WaitOnSTOPFlagUntilTimeout>
 80026ac:	4603      	mov	r3, r0
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d001      	beq.n	80026b6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e01a      	b.n	80026ec <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2220      	movs	r2, #32
 80026bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	6859      	ldr	r1, [r3, #4]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	4b0b      	ldr	r3, [pc, #44]	; (80026f8 <HAL_I2C_Master_Transmit+0x1e4>)
 80026ca:	400b      	ands	r3, r1
 80026cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2220      	movs	r2, #32
 80026d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80026e6:	2300      	movs	r3, #0
 80026e8:	e000      	b.n	80026ec <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80026ea:	2302      	movs	r3, #2
  }
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3718      	adds	r7, #24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	80002000 	.word	0x80002000
 80026f8:	fe00e800 	.word	0xfe00e800

080026fc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b08a      	sub	sp, #40	; 0x28
 8002700:	af02      	add	r7, sp, #8
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	607a      	str	r2, [r7, #4]
 8002706:	603b      	str	r3, [r7, #0]
 8002708:	460b      	mov	r3, r1
 800270a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800270c:	2300      	movs	r3, #0
 800270e:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002716:	b2db      	uxtb	r3, r3
 8002718:	2b20      	cmp	r3, #32
 800271a:	f040 80f1 	bne.w	8002900 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	699b      	ldr	r3, [r3, #24]
 8002724:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002728:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800272c:	d101      	bne.n	8002732 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 800272e:	2302      	movs	r3, #2
 8002730:	e0e7      	b.n	8002902 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002738:	2b01      	cmp	r3, #1
 800273a:	d101      	bne.n	8002740 <HAL_I2C_IsDeviceReady+0x44>
 800273c:	2302      	movs	r3, #2
 800273e:	e0e0      	b.n	8002902 <HAL_I2C_IsDeviceReady+0x206>
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2224      	movs	r2, #36	; 0x24
 800274c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d107      	bne.n	800276e <HAL_I2C_IsDeviceReady+0x72>
 800275e:	897b      	ldrh	r3, [r7, #10]
 8002760:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002764:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002768:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800276c:	e004      	b.n	8002778 <HAL_I2C_IsDeviceReady+0x7c>
 800276e:	897b      	ldrh	r3, [r7, #10]
 8002770:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002774:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8002778:	68fa      	ldr	r2, [r7, #12]
 800277a:	6812      	ldr	r2, [r2, #0]
 800277c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800277e:	f7ff fb49 	bl	8001e14 <HAL_GetTick>
 8002782:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	f003 0320 	and.w	r3, r3, #32
 800278e:	2b20      	cmp	r3, #32
 8002790:	bf0c      	ite	eq
 8002792:	2301      	moveq	r3, #1
 8002794:	2300      	movne	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	f003 0310 	and.w	r3, r3, #16
 80027a4:	2b10      	cmp	r3, #16
 80027a6:	bf0c      	ite	eq
 80027a8:	2301      	moveq	r3, #1
 80027aa:	2300      	movne	r3, #0
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80027b0:	e034      	b.n	800281c <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027b8:	d01a      	beq.n	80027f0 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80027ba:	f7ff fb2b 	bl	8001e14 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	683a      	ldr	r2, [r7, #0]
 80027c6:	429a      	cmp	r2, r3
 80027c8:	d302      	bcc.n	80027d0 <HAL_I2C_IsDeviceReady+0xd4>
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d10f      	bne.n	80027f0 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2220      	movs	r2, #32
 80027d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027dc:	f043 0220 	orr.w	r2, r3, #32
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e088      	b.n	8002902 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	f003 0320 	and.w	r3, r3, #32
 80027fa:	2b20      	cmp	r3, #32
 80027fc:	bf0c      	ite	eq
 80027fe:	2301      	moveq	r3, #1
 8002800:	2300      	movne	r3, #0
 8002802:	b2db      	uxtb	r3, r3
 8002804:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	699b      	ldr	r3, [r3, #24]
 800280c:	f003 0310 	and.w	r3, r3, #16
 8002810:	2b10      	cmp	r3, #16
 8002812:	bf0c      	ite	eq
 8002814:	2301      	moveq	r3, #1
 8002816:	2300      	movne	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 800281c:	7ffb      	ldrb	r3, [r7, #31]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d102      	bne.n	8002828 <HAL_I2C_IsDeviceReady+0x12c>
 8002822:	7fbb      	ldrb	r3, [r7, #30]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d0c4      	beq.n	80027b2 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	f003 0310 	and.w	r3, r3, #16
 8002832:	2b10      	cmp	r3, #16
 8002834:	d01a      	beq.n	800286c <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	2200      	movs	r2, #0
 800283e:	2120      	movs	r1, #32
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 f886 	bl	8002952 <I2C_WaitOnFlagUntilTimeout>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e058      	b.n	8002902 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2220      	movs	r2, #32
 8002856:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2220      	movs	r2, #32
 800285c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8002868:	2300      	movs	r3, #0
 800286a:	e04a      	b.n	8002902 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800286c:	69bb      	ldr	r3, [r7, #24]
 800286e:	9300      	str	r3, [sp, #0]
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	2200      	movs	r2, #0
 8002874:	2120      	movs	r1, #32
 8002876:	68f8      	ldr	r0, [r7, #12]
 8002878:	f000 f86b 	bl	8002952 <I2C_WaitOnFlagUntilTimeout>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e03d      	b.n	8002902 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	2210      	movs	r2, #16
 800288c:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2220      	movs	r2, #32
 8002894:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	429a      	cmp	r2, r3
 800289c:	d118      	bne.n	80028d0 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028ac:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	9300      	str	r3, [sp, #0]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	2200      	movs	r2, #0
 80028b6:	2120      	movs	r1, #32
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f000 f84a 	bl	8002952 <I2C_WaitOnFlagUntilTimeout>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e01c      	b.n	8002902 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2220      	movs	r2, #32
 80028ce:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	3301      	adds	r3, #1
 80028d4:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	429a      	cmp	r2, r3
 80028dc:	f63f af3b 	bhi.w	8002756 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2220      	movs	r2, #32
 80028e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ec:	f043 0220 	orr.w	r2, r3, #32
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e000      	b.n	8002902 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002900:	2302      	movs	r3, #2
  }
}
 8002902:	4618      	mov	r0, r3
 8002904:	3720      	adds	r7, #32
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	f003 0302 	and.w	r3, r3, #2
 800291c:	2b02      	cmp	r3, #2
 800291e:	d103      	bne.n	8002928 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2200      	movs	r2, #0
 8002926:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	699b      	ldr	r3, [r3, #24]
 800292e:	f003 0301 	and.w	r3, r3, #1
 8002932:	2b01      	cmp	r3, #1
 8002934:	d007      	beq.n	8002946 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	699a      	ldr	r2, [r3, #24]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f042 0201 	orr.w	r2, r2, #1
 8002944:	619a      	str	r2, [r3, #24]
  }
}
 8002946:	bf00      	nop
 8002948:	370c      	adds	r7, #12
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr

08002952 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002952:	b580      	push	{r7, lr}
 8002954:	b084      	sub	sp, #16
 8002956:	af00      	add	r7, sp, #0
 8002958:	60f8      	str	r0, [r7, #12]
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	603b      	str	r3, [r7, #0]
 800295e:	4613      	mov	r3, r2
 8002960:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002962:	e022      	b.n	80029aa <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800296a:	d01e      	beq.n	80029aa <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800296c:	f7ff fa52 	bl	8001e14 <HAL_GetTick>
 8002970:	4602      	mov	r2, r0
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	429a      	cmp	r2, r3
 800297a:	d302      	bcc.n	8002982 <I2C_WaitOnFlagUntilTimeout+0x30>
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d113      	bne.n	80029aa <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002986:	f043 0220 	orr.w	r2, r3, #32
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2220      	movs	r2, #32
 8002992:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e00f      	b.n	80029ca <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	699a      	ldr	r2, [r3, #24]
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	4013      	ands	r3, r2
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	bf0c      	ite	eq
 80029ba:	2301      	moveq	r3, #1
 80029bc:	2300      	movne	r3, #0
 80029be:	b2db      	uxtb	r3, r3
 80029c0:	461a      	mov	r2, r3
 80029c2:	79fb      	ldrb	r3, [r7, #7]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d0cd      	beq.n	8002964 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80029c8:	2300      	movs	r3, #0
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b084      	sub	sp, #16
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029de:	e02c      	b.n	8002a3a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	68b9      	ldr	r1, [r7, #8]
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f000 f871 	bl	8002acc <I2C_IsErrorOccurred>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d001      	beq.n	80029f4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e02a      	b.n	8002a4a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80029fa:	d01e      	beq.n	8002a3a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80029fc:	f7ff fa0a 	bl	8001e14 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	68ba      	ldr	r2, [r7, #8]
 8002a08:	429a      	cmp	r2, r3
 8002a0a:	d302      	bcc.n	8002a12 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d113      	bne.n	8002a3a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a16:	f043 0220 	orr.w	r2, r3, #32
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2220      	movs	r2, #32
 8002a22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002a36:	2301      	movs	r3, #1
 8002a38:	e007      	b.n	8002a4a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	699b      	ldr	r3, [r3, #24]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b02      	cmp	r3, #2
 8002a46:	d1cb      	bne.n	80029e0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}

08002a52 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a52:	b580      	push	{r7, lr}
 8002a54:	b084      	sub	sp, #16
 8002a56:	af00      	add	r7, sp, #0
 8002a58:	60f8      	str	r0, [r7, #12]
 8002a5a:	60b9      	str	r1, [r7, #8]
 8002a5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a5e:	e028      	b.n	8002ab2 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	68b9      	ldr	r1, [r7, #8]
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	f000 f831 	bl	8002acc <I2C_IsErrorOccurred>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e026      	b.n	8002ac2 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a74:	f7ff f9ce 	bl	8001e14 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d302      	bcc.n	8002a8a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d113      	bne.n	8002ab2 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a8e:	f043 0220 	orr.w	r2, r3, #32
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2220      	movs	r2, #32
 8002a9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	e007      	b.n	8002ac2 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f003 0320 	and.w	r3, r3, #32
 8002abc:	2b20      	cmp	r3, #32
 8002abe:	d1cf      	bne.n	8002a60 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3710      	adds	r7, #16
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
	...

08002acc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b08a      	sub	sp, #40	; 0x28
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	60f8      	str	r0, [r7, #12]
 8002ad4:	60b9      	str	r1, [r7, #8]
 8002ad6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002aee:	69bb      	ldr	r3, [r7, #24]
 8002af0:	f003 0310 	and.w	r3, r3, #16
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d075      	beq.n	8002be4 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2210      	movs	r2, #16
 8002afe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002b00:	e056      	b.n	8002bb0 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b08:	d052      	beq.n	8002bb0 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002b0a:	f7ff f983 	bl	8001e14 <HAL_GetTick>
 8002b0e:	4602      	mov	r2, r0
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	1ad3      	subs	r3, r2, r3
 8002b14:	68ba      	ldr	r2, [r7, #8]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d302      	bcc.n	8002b20 <I2C_IsErrorOccurred+0x54>
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d147      	bne.n	8002bb0 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b2a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002b32:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002b3e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b42:	d12e      	bne.n	8002ba2 <I2C_IsErrorOccurred+0xd6>
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b4a:	d02a      	beq.n	8002ba2 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8002b4c:	7cfb      	ldrb	r3, [r7, #19]
 8002b4e:	2b20      	cmp	r3, #32
 8002b50:	d027      	beq.n	8002ba2 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	685a      	ldr	r2, [r3, #4]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b60:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002b62:	f7ff f957 	bl	8001e14 <HAL_GetTick>
 8002b66:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b68:	e01b      	b.n	8002ba2 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002b6a:	f7ff f953 	bl	8001e14 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	69fb      	ldr	r3, [r7, #28]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b19      	cmp	r3, #25
 8002b76:	d914      	bls.n	8002ba2 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b7c:	f043 0220 	orr.w	r2, r3, #32
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2220      	movs	r2, #32
 8002b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	699b      	ldr	r3, [r3, #24]
 8002ba8:	f003 0320 	and.w	r3, r3, #32
 8002bac:	2b20      	cmp	r3, #32
 8002bae:	d1dc      	bne.n	8002b6a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	2b20      	cmp	r3, #32
 8002bbc:	d003      	beq.n	8002bc6 <I2C_IsErrorOccurred+0xfa>
 8002bbe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d09d      	beq.n	8002b02 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002bc6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d103      	bne.n	8002bd6 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002bd6:	6a3b      	ldr	r3, [r7, #32]
 8002bd8:	f043 0304 	orr.w	r3, r3, #4
 8002bdc:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	699b      	ldr	r3, [r3, #24]
 8002bea:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00b      	beq.n	8002c0e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002bf6:	6a3b      	ldr	r3, [r7, #32]
 8002bf8:	f043 0301 	orr.w	r3, r3, #1
 8002bfc:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c06:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002c0e:	69bb      	ldr	r3, [r7, #24]
 8002c10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00b      	beq.n	8002c30 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002c18:	6a3b      	ldr	r3, [r7, #32]
 8002c1a:	f043 0308 	orr.w	r3, r3, #8
 8002c1e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c28:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d00b      	beq.n	8002c52 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002c3a:	6a3b      	ldr	r3, [r7, #32]
 8002c3c:	f043 0302 	orr.w	r3, r3, #2
 8002c40:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c4a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002c52:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d01c      	beq.n	8002c94 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002c5a:	68f8      	ldr	r0, [r7, #12]
 8002c5c:	f7ff fe55 	bl	800290a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6859      	ldr	r1, [r3, #4]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	4b0d      	ldr	r3, [pc, #52]	; (8002ca0 <I2C_IsErrorOccurred+0x1d4>)
 8002c6c:	400b      	ands	r3, r1
 8002c6e:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c74:	6a3b      	ldr	r3, [r7, #32]
 8002c76:	431a      	orrs	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2220      	movs	r2, #32
 8002c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002c94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3728      	adds	r7, #40	; 0x28
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	fe00e800 	.word	0xfe00e800

08002ca4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b087      	sub	sp, #28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	607b      	str	r3, [r7, #4]
 8002cae:	460b      	mov	r3, r1
 8002cb0:	817b      	strh	r3, [r7, #10]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cb6:	897b      	ldrh	r3, [r7, #10]
 8002cb8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002cbc:	7a7b      	ldrb	r3, [r7, #9]
 8002cbe:	041b      	lsls	r3, r3, #16
 8002cc0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cc4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cca:	6a3b      	ldr	r3, [r7, #32]
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cd2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	685a      	ldr	r2, [r3, #4]
 8002cda:	6a3b      	ldr	r3, [r7, #32]
 8002cdc:	0d5b      	lsrs	r3, r3, #21
 8002cde:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002ce2:	4b08      	ldr	r3, [pc, #32]	; (8002d04 <I2C_TransferConfig+0x60>)
 8002ce4:	430b      	orrs	r3, r1
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	ea02 0103 	and.w	r1, r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	697a      	ldr	r2, [r7, #20]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002cf6:	bf00      	nop
 8002cf8:	371c      	adds	r7, #28
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	03ff63ff 	.word	0x03ff63ff

08002d08 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b20      	cmp	r3, #32
 8002d1c:	d138      	bne.n	8002d90 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002d24:	2b01      	cmp	r3, #1
 8002d26:	d101      	bne.n	8002d2c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002d28:	2302      	movs	r3, #2
 8002d2a:	e032      	b.n	8002d92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2224      	movs	r2, #36	; 0x24
 8002d38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f022 0201 	bic.w	r2, r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002d5a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6819      	ldr	r1, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	683a      	ldr	r2, [r7, #0]
 8002d68:	430a      	orrs	r2, r1
 8002d6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f042 0201 	orr.w	r2, r2, #1
 8002d7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2220      	movs	r2, #32
 8002d80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	e000      	b.n	8002d92 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002d90:	2302      	movs	r3, #2
  }
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b085      	sub	sp, #20
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
 8002da6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b20      	cmp	r3, #32
 8002db2:	d139      	bne.n	8002e28 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002dba:	2b01      	cmp	r3, #1
 8002dbc:	d101      	bne.n	8002dc2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	e033      	b.n	8002e2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2224      	movs	r2, #36	; 0x24
 8002dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 0201 	bic.w	r2, r2, #1
 8002de0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002df0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	021b      	lsls	r3, r3, #8
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	68fa      	ldr	r2, [r7, #12]
 8002e02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f042 0201 	orr.w	r2, r2, #1
 8002e12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2220      	movs	r2, #32
 8002e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002e24:	2300      	movs	r3, #0
 8002e26:	e000      	b.n	8002e2a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002e28:	2302      	movs	r3, #2
  }
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3714      	adds	r7, #20
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
	...

08002e38 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002e3c:	4b04      	ldr	r3, [pc, #16]	; (8002e50 <HAL_PWREx_GetVoltageRange+0x18>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002e44:	4618      	mov	r0, r3
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
 8002e4e:	bf00      	nop
 8002e50:	40007000 	.word	0x40007000

08002e54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e62:	d130      	bne.n	8002ec6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002e64:	4b23      	ldr	r3, [pc, #140]	; (8002ef4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002e6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e70:	d038      	beq.n	8002ee4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e72:	4b20      	ldr	r3, [pc, #128]	; (8002ef4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002e7a:	4a1e      	ldr	r2, [pc, #120]	; (8002ef4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002e7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e80:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e82:	4b1d      	ldr	r3, [pc, #116]	; (8002ef8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	2232      	movs	r2, #50	; 0x32
 8002e88:	fb02 f303 	mul.w	r3, r2, r3
 8002e8c:	4a1b      	ldr	r2, [pc, #108]	; (8002efc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e92:	0c9b      	lsrs	r3, r3, #18
 8002e94:	3301      	adds	r3, #1
 8002e96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e98:	e002      	b.n	8002ea0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ea0:	4b14      	ldr	r3, [pc, #80]	; (8002ef4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ea2:	695b      	ldr	r3, [r3, #20]
 8002ea4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ea8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002eac:	d102      	bne.n	8002eb4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d1f2      	bne.n	8002e9a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002eb4:	4b0f      	ldr	r3, [pc, #60]	; (8002ef4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ebc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ec0:	d110      	bne.n	8002ee4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e00f      	b.n	8002ee6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ec6:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ece:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ed2:	d007      	beq.n	8002ee4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002ed4:	4b07      	ldr	r3, [pc, #28]	; (8002ef4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002edc:	4a05      	ldr	r2, [pc, #20]	; (8002ef4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ede:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ee2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3714      	adds	r7, #20
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	40007000 	.word	0x40007000
 8002ef8:	20000000 	.word	0x20000000
 8002efc:	431bde83 	.word	0x431bde83

08002f00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b088      	sub	sp, #32
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d101      	bne.n	8002f12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e3ca      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f12:	4b97      	ldr	r3, [pc, #604]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f003 030c 	and.w	r3, r3, #12
 8002f1a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f1c:	4b94      	ldr	r3, [pc, #592]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0310 	and.w	r3, r3, #16
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	f000 80e4 	beq.w	80030fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d007      	beq.n	8002f4a <HAL_RCC_OscConfig+0x4a>
 8002f3a:	69bb      	ldr	r3, [r7, #24]
 8002f3c:	2b0c      	cmp	r3, #12
 8002f3e:	f040 808b 	bne.w	8003058 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	f040 8087 	bne.w	8003058 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f4a:	4b89      	ldr	r3, [pc, #548]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d005      	beq.n	8002f62 <HAL_RCC_OscConfig+0x62>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	699b      	ldr	r3, [r3, #24]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e3a2      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a1a      	ldr	r2, [r3, #32]
 8002f66:	4b82      	ldr	r3, [pc, #520]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0308 	and.w	r3, r3, #8
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d004      	beq.n	8002f7c <HAL_RCC_OscConfig+0x7c>
 8002f72:	4b7f      	ldr	r3, [pc, #508]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f7a:	e005      	b.n	8002f88 <HAL_RCC_OscConfig+0x88>
 8002f7c:	4b7c      	ldr	r3, [pc, #496]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002f7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f82:	091b      	lsrs	r3, r3, #4
 8002f84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d223      	bcs.n	8002fd4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a1b      	ldr	r3, [r3, #32]
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 fd55 	bl	8003a40 <RCC_SetFlashLatencyFromMSIRange>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d001      	beq.n	8002fa0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e383      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fa0:	4b73      	ldr	r3, [pc, #460]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a72      	ldr	r2, [pc, #456]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002fa6:	f043 0308 	orr.w	r3, r3, #8
 8002faa:	6013      	str	r3, [r2, #0]
 8002fac:	4b70      	ldr	r3, [pc, #448]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	496d      	ldr	r1, [pc, #436]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fbe:	4b6c      	ldr	r3, [pc, #432]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	021b      	lsls	r3, r3, #8
 8002fcc:	4968      	ldr	r1, [pc, #416]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	604b      	str	r3, [r1, #4]
 8002fd2:	e025      	b.n	8003020 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fd4:	4b66      	ldr	r3, [pc, #408]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a65      	ldr	r2, [pc, #404]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002fda:	f043 0308 	orr.w	r3, r3, #8
 8002fde:	6013      	str	r3, [r2, #0]
 8002fe0:	4b63      	ldr	r3, [pc, #396]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	4960      	ldr	r1, [pc, #384]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ff2:	4b5f      	ldr	r3, [pc, #380]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	69db      	ldr	r3, [r3, #28]
 8002ffe:	021b      	lsls	r3, r3, #8
 8003000:	495b      	ldr	r1, [pc, #364]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003002:	4313      	orrs	r3, r2
 8003004:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d109      	bne.n	8003020 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6a1b      	ldr	r3, [r3, #32]
 8003010:	4618      	mov	r0, r3
 8003012:	f000 fd15 	bl	8003a40 <RCC_SetFlashLatencyFromMSIRange>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d001      	beq.n	8003020 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e343      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003020:	f000 fc4a 	bl	80038b8 <HAL_RCC_GetSysClockFreq>
 8003024:	4602      	mov	r2, r0
 8003026:	4b52      	ldr	r3, [pc, #328]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	091b      	lsrs	r3, r3, #4
 800302c:	f003 030f 	and.w	r3, r3, #15
 8003030:	4950      	ldr	r1, [pc, #320]	; (8003174 <HAL_RCC_OscConfig+0x274>)
 8003032:	5ccb      	ldrb	r3, [r1, r3]
 8003034:	f003 031f 	and.w	r3, r3, #31
 8003038:	fa22 f303 	lsr.w	r3, r2, r3
 800303c:	4a4e      	ldr	r2, [pc, #312]	; (8003178 <HAL_RCC_OscConfig+0x278>)
 800303e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003040:	4b4e      	ldr	r3, [pc, #312]	; (800317c <HAL_RCC_OscConfig+0x27c>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4618      	mov	r0, r3
 8003046:	f7fe fe95 	bl	8001d74 <HAL_InitTick>
 800304a:	4603      	mov	r3, r0
 800304c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800304e:	7bfb      	ldrb	r3, [r7, #15]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d052      	beq.n	80030fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003054:	7bfb      	ldrb	r3, [r7, #15]
 8003056:	e327      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d032      	beq.n	80030c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003060:	4b43      	ldr	r3, [pc, #268]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a42      	ldr	r2, [pc, #264]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003066:	f043 0301 	orr.w	r3, r3, #1
 800306a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800306c:	f7fe fed2 	bl	8001e14 <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003074:	f7fe fece 	bl	8001e14 <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b02      	cmp	r3, #2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e310      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003086:	4b3a      	ldr	r3, [pc, #232]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d0f0      	beq.n	8003074 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003092:	4b37      	ldr	r3, [pc, #220]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a36      	ldr	r2, [pc, #216]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003098:	f043 0308 	orr.w	r3, r3, #8
 800309c:	6013      	str	r3, [r2, #0]
 800309e:	4b34      	ldr	r3, [pc, #208]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a1b      	ldr	r3, [r3, #32]
 80030aa:	4931      	ldr	r1, [pc, #196]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 80030ac:	4313      	orrs	r3, r2
 80030ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030b0:	4b2f      	ldr	r3, [pc, #188]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	69db      	ldr	r3, [r3, #28]
 80030bc:	021b      	lsls	r3, r3, #8
 80030be:	492c      	ldr	r1, [pc, #176]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	604b      	str	r3, [r1, #4]
 80030c4:	e01a      	b.n	80030fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030c6:	4b2a      	ldr	r3, [pc, #168]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a29      	ldr	r2, [pc, #164]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 80030cc:	f023 0301 	bic.w	r3, r3, #1
 80030d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80030d2:	f7fe fe9f 	bl	8001e14 <HAL_GetTick>
 80030d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030d8:	e008      	b.n	80030ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030da:	f7fe fe9b 	bl	8001e14 <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d901      	bls.n	80030ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e2dd      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80030ec:	4b20      	ldr	r3, [pc, #128]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1f0      	bne.n	80030da <HAL_RCC_OscConfig+0x1da>
 80030f8:	e000      	b.n	80030fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80030fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b00      	cmp	r3, #0
 8003106:	d074      	beq.n	80031f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	2b08      	cmp	r3, #8
 800310c:	d005      	beq.n	800311a <HAL_RCC_OscConfig+0x21a>
 800310e:	69bb      	ldr	r3, [r7, #24]
 8003110:	2b0c      	cmp	r3, #12
 8003112:	d10e      	bne.n	8003132 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	2b03      	cmp	r3, #3
 8003118:	d10b      	bne.n	8003132 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800311a:	4b15      	ldr	r3, [pc, #84]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d064      	beq.n	80031f0 <HAL_RCC_OscConfig+0x2f0>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	685b      	ldr	r3, [r3, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d160      	bne.n	80031f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e2ba      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800313a:	d106      	bne.n	800314a <HAL_RCC_OscConfig+0x24a>
 800313c:	4b0c      	ldr	r3, [pc, #48]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a0b      	ldr	r2, [pc, #44]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003142:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003146:	6013      	str	r3, [r2, #0]
 8003148:	e026      	b.n	8003198 <HAL_RCC_OscConfig+0x298>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003152:	d115      	bne.n	8003180 <HAL_RCC_OscConfig+0x280>
 8003154:	4b06      	ldr	r3, [pc, #24]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a05      	ldr	r2, [pc, #20]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 800315a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800315e:	6013      	str	r3, [r2, #0]
 8003160:	4b03      	ldr	r3, [pc, #12]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a02      	ldr	r2, [pc, #8]	; (8003170 <HAL_RCC_OscConfig+0x270>)
 8003166:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800316a:	6013      	str	r3, [r2, #0]
 800316c:	e014      	b.n	8003198 <HAL_RCC_OscConfig+0x298>
 800316e:	bf00      	nop
 8003170:	40021000 	.word	0x40021000
 8003174:	0800841c 	.word	0x0800841c
 8003178:	20000000 	.word	0x20000000
 800317c:	20000004 	.word	0x20000004
 8003180:	4ba0      	ldr	r3, [pc, #640]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a9f      	ldr	r2, [pc, #636]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003186:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800318a:	6013      	str	r3, [r2, #0]
 800318c:	4b9d      	ldr	r3, [pc, #628]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a9c      	ldr	r2, [pc, #624]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003192:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003196:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d013      	beq.n	80031c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a0:	f7fe fe38 	bl	8001e14 <HAL_GetTick>
 80031a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031a8:	f7fe fe34 	bl	8001e14 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b64      	cmp	r3, #100	; 0x64
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e276      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031ba:	4b92      	ldr	r3, [pc, #584]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d0f0      	beq.n	80031a8 <HAL_RCC_OscConfig+0x2a8>
 80031c6:	e014      	b.n	80031f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031c8:	f7fe fe24 	bl	8001e14 <HAL_GetTick>
 80031cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031ce:	e008      	b.n	80031e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031d0:	f7fe fe20 	bl	8001e14 <HAL_GetTick>
 80031d4:	4602      	mov	r2, r0
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	2b64      	cmp	r3, #100	; 0x64
 80031dc:	d901      	bls.n	80031e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80031de:	2303      	movs	r3, #3
 80031e0:	e262      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031e2:	4b88      	ldr	r3, [pc, #544]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1f0      	bne.n	80031d0 <HAL_RCC_OscConfig+0x2d0>
 80031ee:	e000      	b.n	80031f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d060      	beq.n	80032c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	2b04      	cmp	r3, #4
 8003202:	d005      	beq.n	8003210 <HAL_RCC_OscConfig+0x310>
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	2b0c      	cmp	r3, #12
 8003208:	d119      	bne.n	800323e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	2b02      	cmp	r3, #2
 800320e:	d116      	bne.n	800323e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003210:	4b7c      	ldr	r3, [pc, #496]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003218:	2b00      	cmp	r3, #0
 800321a:	d005      	beq.n	8003228 <HAL_RCC_OscConfig+0x328>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	2b00      	cmp	r3, #0
 8003222:	d101      	bne.n	8003228 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e23f      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003228:	4b76      	ldr	r3, [pc, #472]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	061b      	lsls	r3, r3, #24
 8003236:	4973      	ldr	r1, [pc, #460]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003238:	4313      	orrs	r3, r2
 800323a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800323c:	e040      	b.n	80032c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d023      	beq.n	800328e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003246:	4b6f      	ldr	r3, [pc, #444]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a6e      	ldr	r2, [pc, #440]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 800324c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003250:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003252:	f7fe fddf 	bl	8001e14 <HAL_GetTick>
 8003256:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003258:	e008      	b.n	800326c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800325a:	f7fe fddb 	bl	8001e14 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	2b02      	cmp	r3, #2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e21d      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800326c:	4b65      	ldr	r3, [pc, #404]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003274:	2b00      	cmp	r3, #0
 8003276:	d0f0      	beq.n	800325a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003278:	4b62      	ldr	r3, [pc, #392]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	061b      	lsls	r3, r3, #24
 8003286:	495f      	ldr	r1, [pc, #380]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003288:	4313      	orrs	r3, r2
 800328a:	604b      	str	r3, [r1, #4]
 800328c:	e018      	b.n	80032c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800328e:	4b5d      	ldr	r3, [pc, #372]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a5c      	ldr	r2, [pc, #368]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003298:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329a:	f7fe fdbb 	bl	8001e14 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032a2:	f7fe fdb7 	bl	8001e14 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e1f9      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80032b4:	4b53      	ldr	r3, [pc, #332]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1f0      	bne.n	80032a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0308 	and.w	r3, r3, #8
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d03c      	beq.n	8003346 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d01c      	beq.n	800330e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d4:	4b4b      	ldr	r3, [pc, #300]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80032d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80032da:	4a4a      	ldr	r2, [pc, #296]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80032dc:	f043 0301 	orr.w	r3, r3, #1
 80032e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e4:	f7fe fd96 	bl	8001e14 <HAL_GetTick>
 80032e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032ea:	e008      	b.n	80032fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032ec:	f7fe fd92 	bl	8001e14 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e1d4      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80032fe:	4b41      	ldr	r3, [pc, #260]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003300:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003304:	f003 0302 	and.w	r3, r3, #2
 8003308:	2b00      	cmp	r3, #0
 800330a:	d0ef      	beq.n	80032ec <HAL_RCC_OscConfig+0x3ec>
 800330c:	e01b      	b.n	8003346 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800330e:	4b3d      	ldr	r3, [pc, #244]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003310:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003314:	4a3b      	ldr	r2, [pc, #236]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003316:	f023 0301 	bic.w	r3, r3, #1
 800331a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800331e:	f7fe fd79 	bl	8001e14 <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003324:	e008      	b.n	8003338 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003326:	f7fe fd75 	bl	8001e14 <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e1b7      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003338:	4b32      	ldr	r3, [pc, #200]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 800333a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1ef      	bne.n	8003326 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f003 0304 	and.w	r3, r3, #4
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 80a6 	beq.w	80034a0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003354:	2300      	movs	r3, #0
 8003356:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003358:	4b2a      	ldr	r3, [pc, #168]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 800335a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800335c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10d      	bne.n	8003380 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003364:	4b27      	ldr	r3, [pc, #156]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003366:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003368:	4a26      	ldr	r2, [pc, #152]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 800336a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800336e:	6593      	str	r3, [r2, #88]	; 0x58
 8003370:	4b24      	ldr	r3, [pc, #144]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 8003372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003374:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003378:	60bb      	str	r3, [r7, #8]
 800337a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800337c:	2301      	movs	r3, #1
 800337e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003380:	4b21      	ldr	r3, [pc, #132]	; (8003408 <HAL_RCC_OscConfig+0x508>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003388:	2b00      	cmp	r3, #0
 800338a:	d118      	bne.n	80033be <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800338c:	4b1e      	ldr	r3, [pc, #120]	; (8003408 <HAL_RCC_OscConfig+0x508>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a1d      	ldr	r2, [pc, #116]	; (8003408 <HAL_RCC_OscConfig+0x508>)
 8003392:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003396:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003398:	f7fe fd3c 	bl	8001e14 <HAL_GetTick>
 800339c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800339e:	e008      	b.n	80033b2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033a0:	f7fe fd38 	bl	8001e14 <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b02      	cmp	r3, #2
 80033ac:	d901      	bls.n	80033b2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80033ae:	2303      	movs	r3, #3
 80033b0:	e17a      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80033b2:	4b15      	ldr	r3, [pc, #84]	; (8003408 <HAL_RCC_OscConfig+0x508>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d0f0      	beq.n	80033a0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d108      	bne.n	80033d8 <HAL_RCC_OscConfig+0x4d8>
 80033c6:	4b0f      	ldr	r3, [pc, #60]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80033c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033cc:	4a0d      	ldr	r2, [pc, #52]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80033ce:	f043 0301 	orr.w	r3, r3, #1
 80033d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033d6:	e029      	b.n	800342c <HAL_RCC_OscConfig+0x52c>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	2b05      	cmp	r3, #5
 80033de:	d115      	bne.n	800340c <HAL_RCC_OscConfig+0x50c>
 80033e0:	4b08      	ldr	r3, [pc, #32]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80033e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033e6:	4a07      	ldr	r2, [pc, #28]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80033e8:	f043 0304 	orr.w	r3, r3, #4
 80033ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80033f0:	4b04      	ldr	r3, [pc, #16]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80033f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80033f6:	4a03      	ldr	r2, [pc, #12]	; (8003404 <HAL_RCC_OscConfig+0x504>)
 80033f8:	f043 0301 	orr.w	r3, r3, #1
 80033fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003400:	e014      	b.n	800342c <HAL_RCC_OscConfig+0x52c>
 8003402:	bf00      	nop
 8003404:	40021000 	.word	0x40021000
 8003408:	40007000 	.word	0x40007000
 800340c:	4b9c      	ldr	r3, [pc, #624]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 800340e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003412:	4a9b      	ldr	r2, [pc, #620]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003414:	f023 0301 	bic.w	r3, r3, #1
 8003418:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800341c:	4b98      	ldr	r3, [pc, #608]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 800341e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003422:	4a97      	ldr	r2, [pc, #604]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003424:	f023 0304 	bic.w	r3, r3, #4
 8003428:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d016      	beq.n	8003462 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003434:	f7fe fcee 	bl	8001e14 <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800343a:	e00a      	b.n	8003452 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800343c:	f7fe fcea 	bl	8001e14 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	f241 3288 	movw	r2, #5000	; 0x1388
 800344a:	4293      	cmp	r3, r2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e12a      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003452:	4b8b      	ldr	r3, [pc, #556]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003454:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d0ed      	beq.n	800343c <HAL_RCC_OscConfig+0x53c>
 8003460:	e015      	b.n	800348e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003462:	f7fe fcd7 	bl	8001e14 <HAL_GetTick>
 8003466:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003468:	e00a      	b.n	8003480 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800346a:	f7fe fcd3 	bl	8001e14 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	f241 3288 	movw	r2, #5000	; 0x1388
 8003478:	4293      	cmp	r3, r2
 800347a:	d901      	bls.n	8003480 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	e113      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003480:	4b7f      	ldr	r3, [pc, #508]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003482:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003486:	f003 0302 	and.w	r3, r3, #2
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1ed      	bne.n	800346a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800348e:	7ffb      	ldrb	r3, [r7, #31]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d105      	bne.n	80034a0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003494:	4b7a      	ldr	r3, [pc, #488]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003498:	4a79      	ldr	r2, [pc, #484]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 800349a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800349e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	f000 80fe 	beq.w	80036a6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	f040 80d0 	bne.w	8003654 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80034b4:	4b72      	ldr	r3, [pc, #456]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ba:	697b      	ldr	r3, [r7, #20]
 80034bc:	f003 0203 	and.w	r2, r3, #3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d130      	bne.n	800352a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d2:	3b01      	subs	r3, #1
 80034d4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d6:	429a      	cmp	r2, r3
 80034d8:	d127      	bne.n	800352a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034e4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d11f      	bne.n	800352a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034f4:	2a07      	cmp	r2, #7
 80034f6:	bf14      	ite	ne
 80034f8:	2201      	movne	r2, #1
 80034fa:	2200      	moveq	r2, #0
 80034fc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034fe:	4293      	cmp	r3, r2
 8003500:	d113      	bne.n	800352a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800350c:	085b      	lsrs	r3, r3, #1
 800350e:	3b01      	subs	r3, #1
 8003510:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003512:	429a      	cmp	r2, r3
 8003514:	d109      	bne.n	800352a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003520:	085b      	lsrs	r3, r3, #1
 8003522:	3b01      	subs	r3, #1
 8003524:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003526:	429a      	cmp	r2, r3
 8003528:	d06e      	beq.n	8003608 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800352a:	69bb      	ldr	r3, [r7, #24]
 800352c:	2b0c      	cmp	r3, #12
 800352e:	d069      	beq.n	8003604 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003530:	4b53      	ldr	r3, [pc, #332]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d105      	bne.n	8003548 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800353c:	4b50      	ldr	r3, [pc, #320]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d001      	beq.n	800354c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e0ad      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800354c:	4b4c      	ldr	r3, [pc, #304]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a4b      	ldr	r2, [pc, #300]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003552:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003556:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003558:	f7fe fc5c 	bl	8001e14 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003560:	f7fe fc58 	bl	8001e14 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e09a      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003572:	4b43      	ldr	r3, [pc, #268]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d1f0      	bne.n	8003560 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800357e:	4b40      	ldr	r3, [pc, #256]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003580:	68da      	ldr	r2, [r3, #12]
 8003582:	4b40      	ldr	r3, [pc, #256]	; (8003684 <HAL_RCC_OscConfig+0x784>)
 8003584:	4013      	ands	r3, r2
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800358e:	3a01      	subs	r2, #1
 8003590:	0112      	lsls	r2, r2, #4
 8003592:	4311      	orrs	r1, r2
 8003594:	687a      	ldr	r2, [r7, #4]
 8003596:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003598:	0212      	lsls	r2, r2, #8
 800359a:	4311      	orrs	r1, r2
 800359c:	687a      	ldr	r2, [r7, #4]
 800359e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80035a0:	0852      	lsrs	r2, r2, #1
 80035a2:	3a01      	subs	r2, #1
 80035a4:	0552      	lsls	r2, r2, #21
 80035a6:	4311      	orrs	r1, r2
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80035ac:	0852      	lsrs	r2, r2, #1
 80035ae:	3a01      	subs	r2, #1
 80035b0:	0652      	lsls	r2, r2, #25
 80035b2:	4311      	orrs	r1, r2
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80035b8:	0912      	lsrs	r2, r2, #4
 80035ba:	0452      	lsls	r2, r2, #17
 80035bc:	430a      	orrs	r2, r1
 80035be:	4930      	ldr	r1, [pc, #192]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80035c4:	4b2e      	ldr	r3, [pc, #184]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a2d      	ldr	r2, [pc, #180]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 80035ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80035d0:	4b2b      	ldr	r3, [pc, #172]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	4a2a      	ldr	r2, [pc, #168]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 80035d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80035da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80035dc:	f7fe fc1a 	bl	8001e14 <HAL_GetTick>
 80035e0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035e2:	e008      	b.n	80035f6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035e4:	f7fe fc16 	bl	8001e14 <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d901      	bls.n	80035f6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80035f2:	2303      	movs	r3, #3
 80035f4:	e058      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035f6:	4b22      	ldr	r3, [pc, #136]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d0f0      	beq.n	80035e4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003602:	e050      	b.n	80036a6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003604:	2301      	movs	r3, #1
 8003606:	e04f      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003608:	4b1d      	ldr	r3, [pc, #116]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d148      	bne.n	80036a6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003614:	4b1a      	ldr	r3, [pc, #104]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a19      	ldr	r2, [pc, #100]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 800361a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800361e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003620:	4b17      	ldr	r3, [pc, #92]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	4a16      	ldr	r2, [pc, #88]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003626:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800362a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800362c:	f7fe fbf2 	bl	8001e14 <HAL_GetTick>
 8003630:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003632:	e008      	b.n	8003646 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003634:	f7fe fbee 	bl	8001e14 <HAL_GetTick>
 8003638:	4602      	mov	r2, r0
 800363a:	693b      	ldr	r3, [r7, #16]
 800363c:	1ad3      	subs	r3, r2, r3
 800363e:	2b02      	cmp	r3, #2
 8003640:	d901      	bls.n	8003646 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003642:	2303      	movs	r3, #3
 8003644:	e030      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003646:	4b0e      	ldr	r3, [pc, #56]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800364e:	2b00      	cmp	r3, #0
 8003650:	d0f0      	beq.n	8003634 <HAL_RCC_OscConfig+0x734>
 8003652:	e028      	b.n	80036a6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	2b0c      	cmp	r3, #12
 8003658:	d023      	beq.n	80036a2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800365a:	4b09      	ldr	r3, [pc, #36]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a08      	ldr	r2, [pc, #32]	; (8003680 <HAL_RCC_OscConfig+0x780>)
 8003660:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003664:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003666:	f7fe fbd5 	bl	8001e14 <HAL_GetTick>
 800366a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800366c:	e00c      	b.n	8003688 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800366e:	f7fe fbd1 	bl	8001e14 <HAL_GetTick>
 8003672:	4602      	mov	r2, r0
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	1ad3      	subs	r3, r2, r3
 8003678:	2b02      	cmp	r3, #2
 800367a:	d905      	bls.n	8003688 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 800367c:	2303      	movs	r3, #3
 800367e:	e013      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
 8003680:	40021000 	.word	0x40021000
 8003684:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003688:	4b09      	ldr	r3, [pc, #36]	; (80036b0 <HAL_RCC_OscConfig+0x7b0>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003690:	2b00      	cmp	r3, #0
 8003692:	d1ec      	bne.n	800366e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003694:	4b06      	ldr	r3, [pc, #24]	; (80036b0 <HAL_RCC_OscConfig+0x7b0>)
 8003696:	68da      	ldr	r2, [r3, #12]
 8003698:	4905      	ldr	r1, [pc, #20]	; (80036b0 <HAL_RCC_OscConfig+0x7b0>)
 800369a:	4b06      	ldr	r3, [pc, #24]	; (80036b4 <HAL_RCC_OscConfig+0x7b4>)
 800369c:	4013      	ands	r3, r2
 800369e:	60cb      	str	r3, [r1, #12]
 80036a0:	e001      	b.n	80036a6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e000      	b.n	80036a8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80036a6:	2300      	movs	r3, #0
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3720      	adds	r7, #32
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40021000 	.word	0x40021000
 80036b4:	feeefffc 	.word	0xfeeefffc

080036b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
 80036c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d101      	bne.n	80036cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e0e7      	b.n	800389c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036cc:	4b75      	ldr	r3, [pc, #468]	; (80038a4 <HAL_RCC_ClockConfig+0x1ec>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0307 	and.w	r3, r3, #7
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d910      	bls.n	80036fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036da:	4b72      	ldr	r3, [pc, #456]	; (80038a4 <HAL_RCC_ClockConfig+0x1ec>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f023 0207 	bic.w	r2, r3, #7
 80036e2:	4970      	ldr	r1, [pc, #448]	; (80038a4 <HAL_RCC_ClockConfig+0x1ec>)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036ea:	4b6e      	ldr	r3, [pc, #440]	; (80038a4 <HAL_RCC_ClockConfig+0x1ec>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0307 	and.w	r3, r3, #7
 80036f2:	683a      	ldr	r2, [r7, #0]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d001      	beq.n	80036fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e0cf      	b.n	800389c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d010      	beq.n	800372a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	689a      	ldr	r2, [r3, #8]
 800370c:	4b66      	ldr	r3, [pc, #408]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003714:	429a      	cmp	r2, r3
 8003716:	d908      	bls.n	800372a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003718:	4b63      	ldr	r3, [pc, #396]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 800371a:	689b      	ldr	r3, [r3, #8]
 800371c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	689b      	ldr	r3, [r3, #8]
 8003724:	4960      	ldr	r1, [pc, #384]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003726:	4313      	orrs	r3, r2
 8003728:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b00      	cmp	r3, #0
 8003734:	d04c      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	2b03      	cmp	r3, #3
 800373c:	d107      	bne.n	800374e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800373e:	4b5a      	ldr	r3, [pc, #360]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003746:	2b00      	cmp	r3, #0
 8003748:	d121      	bne.n	800378e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800374a:	2301      	movs	r3, #1
 800374c:	e0a6      	b.n	800389c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685b      	ldr	r3, [r3, #4]
 8003752:	2b02      	cmp	r3, #2
 8003754:	d107      	bne.n	8003766 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003756:	4b54      	ldr	r3, [pc, #336]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d115      	bne.n	800378e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e09a      	b.n	800389c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d107      	bne.n	800377e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800376e:	4b4e      	ldr	r3, [pc, #312]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0302 	and.w	r3, r3, #2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d109      	bne.n	800378e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e08e      	b.n	800389c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800377e:	4b4a      	ldr	r3, [pc, #296]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e086      	b.n	800389c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800378e:	4b46      	ldr	r3, [pc, #280]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f023 0203 	bic.w	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	4943      	ldr	r1, [pc, #268]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 800379c:	4313      	orrs	r3, r2
 800379e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037a0:	f7fe fb38 	bl	8001e14 <HAL_GetTick>
 80037a4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a6:	e00a      	b.n	80037be <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037a8:	f7fe fb34 	bl	8001e14 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e06e      	b.n	800389c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037be:	4b3a      	ldr	r3, [pc, #232]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 020c 	and.w	r2, r3, #12
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d1eb      	bne.n	80037a8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0302 	and.w	r3, r3, #2
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d010      	beq.n	80037fe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689a      	ldr	r2, [r3, #8]
 80037e0:	4b31      	ldr	r3, [pc, #196]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d208      	bcs.n	80037fe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037ec:	4b2e      	ldr	r3, [pc, #184]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	492b      	ldr	r1, [pc, #172]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037fe:	4b29      	ldr	r3, [pc, #164]	; (80038a4 <HAL_RCC_ClockConfig+0x1ec>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0307 	and.w	r3, r3, #7
 8003806:	683a      	ldr	r2, [r7, #0]
 8003808:	429a      	cmp	r2, r3
 800380a:	d210      	bcs.n	800382e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800380c:	4b25      	ldr	r3, [pc, #148]	; (80038a4 <HAL_RCC_ClockConfig+0x1ec>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f023 0207 	bic.w	r2, r3, #7
 8003814:	4923      	ldr	r1, [pc, #140]	; (80038a4 <HAL_RCC_ClockConfig+0x1ec>)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	4313      	orrs	r3, r2
 800381a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800381c:	4b21      	ldr	r3, [pc, #132]	; (80038a4 <HAL_RCC_ClockConfig+0x1ec>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f003 0307 	and.w	r3, r3, #7
 8003824:	683a      	ldr	r2, [r7, #0]
 8003826:	429a      	cmp	r2, r3
 8003828:	d001      	beq.n	800382e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e036      	b.n	800389c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0304 	and.w	r3, r3, #4
 8003836:	2b00      	cmp	r3, #0
 8003838:	d008      	beq.n	800384c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800383a:	4b1b      	ldr	r3, [pc, #108]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 800383c:	689b      	ldr	r3, [r3, #8]
 800383e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	68db      	ldr	r3, [r3, #12]
 8003846:	4918      	ldr	r1, [pc, #96]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003848:	4313      	orrs	r3, r2
 800384a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0308 	and.w	r3, r3, #8
 8003854:	2b00      	cmp	r3, #0
 8003856:	d009      	beq.n	800386c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003858:	4b13      	ldr	r3, [pc, #76]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	691b      	ldr	r3, [r3, #16]
 8003864:	00db      	lsls	r3, r3, #3
 8003866:	4910      	ldr	r1, [pc, #64]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003868:	4313      	orrs	r3, r2
 800386a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800386c:	f000 f824 	bl	80038b8 <HAL_RCC_GetSysClockFreq>
 8003870:	4602      	mov	r2, r0
 8003872:	4b0d      	ldr	r3, [pc, #52]	; (80038a8 <HAL_RCC_ClockConfig+0x1f0>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	091b      	lsrs	r3, r3, #4
 8003878:	f003 030f 	and.w	r3, r3, #15
 800387c:	490b      	ldr	r1, [pc, #44]	; (80038ac <HAL_RCC_ClockConfig+0x1f4>)
 800387e:	5ccb      	ldrb	r3, [r1, r3]
 8003880:	f003 031f 	and.w	r3, r3, #31
 8003884:	fa22 f303 	lsr.w	r3, r2, r3
 8003888:	4a09      	ldr	r2, [pc, #36]	; (80038b0 <HAL_RCC_ClockConfig+0x1f8>)
 800388a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800388c:	4b09      	ldr	r3, [pc, #36]	; (80038b4 <HAL_RCC_ClockConfig+0x1fc>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4618      	mov	r0, r3
 8003892:	f7fe fa6f 	bl	8001d74 <HAL_InitTick>
 8003896:	4603      	mov	r3, r0
 8003898:	72fb      	strb	r3, [r7, #11]

  return status;
 800389a:	7afb      	ldrb	r3, [r7, #11]
}
 800389c:	4618      	mov	r0, r3
 800389e:	3710      	adds	r7, #16
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40022000 	.word	0x40022000
 80038a8:	40021000 	.word	0x40021000
 80038ac:	0800841c 	.word	0x0800841c
 80038b0:	20000000 	.word	0x20000000
 80038b4:	20000004 	.word	0x20000004

080038b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b089      	sub	sp, #36	; 0x24
 80038bc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80038be:	2300      	movs	r3, #0
 80038c0:	61fb      	str	r3, [r7, #28]
 80038c2:	2300      	movs	r3, #0
 80038c4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038c6:	4b3e      	ldr	r3, [pc, #248]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 030c 	and.w	r3, r3, #12
 80038ce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038d0:	4b3b      	ldr	r3, [pc, #236]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	f003 0303 	and.w	r3, r3, #3
 80038d8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d005      	beq.n	80038ec <HAL_RCC_GetSysClockFreq+0x34>
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	2b0c      	cmp	r3, #12
 80038e4:	d121      	bne.n	800392a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d11e      	bne.n	800392a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80038ec:	4b34      	ldr	r3, [pc, #208]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0308 	and.w	r3, r3, #8
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d107      	bne.n	8003908 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80038f8:	4b31      	ldr	r3, [pc, #196]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x108>)
 80038fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038fe:	0a1b      	lsrs	r3, r3, #8
 8003900:	f003 030f 	and.w	r3, r3, #15
 8003904:	61fb      	str	r3, [r7, #28]
 8003906:	e005      	b.n	8003914 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003908:	4b2d      	ldr	r3, [pc, #180]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	091b      	lsrs	r3, r3, #4
 800390e:	f003 030f 	and.w	r3, r3, #15
 8003912:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003914:	4a2b      	ldr	r2, [pc, #172]	; (80039c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800391c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d10d      	bne.n	8003940 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003928:	e00a      	b.n	8003940 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	2b04      	cmp	r3, #4
 800392e:	d102      	bne.n	8003936 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003930:	4b25      	ldr	r3, [pc, #148]	; (80039c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003932:	61bb      	str	r3, [r7, #24]
 8003934:	e004      	b.n	8003940 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	2b08      	cmp	r3, #8
 800393a:	d101      	bne.n	8003940 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800393c:	4b23      	ldr	r3, [pc, #140]	; (80039cc <HAL_RCC_GetSysClockFreq+0x114>)
 800393e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	2b0c      	cmp	r3, #12
 8003944:	d134      	bne.n	80039b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003946:	4b1e      	ldr	r3, [pc, #120]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	f003 0303 	and.w	r3, r3, #3
 800394e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	2b02      	cmp	r3, #2
 8003954:	d003      	beq.n	800395e <HAL_RCC_GetSysClockFreq+0xa6>
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	2b03      	cmp	r3, #3
 800395a:	d003      	beq.n	8003964 <HAL_RCC_GetSysClockFreq+0xac>
 800395c:	e005      	b.n	800396a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800395e:	4b1a      	ldr	r3, [pc, #104]	; (80039c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003960:	617b      	str	r3, [r7, #20]
      break;
 8003962:	e005      	b.n	8003970 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003964:	4b19      	ldr	r3, [pc, #100]	; (80039cc <HAL_RCC_GetSysClockFreq+0x114>)
 8003966:	617b      	str	r3, [r7, #20]
      break;
 8003968:	e002      	b.n	8003970 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	617b      	str	r3, [r7, #20]
      break;
 800396e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003970:	4b13      	ldr	r3, [pc, #76]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	091b      	lsrs	r3, r3, #4
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	3301      	adds	r3, #1
 800397c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800397e:	4b10      	ldr	r3, [pc, #64]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003980:	68db      	ldr	r3, [r3, #12]
 8003982:	0a1b      	lsrs	r3, r3, #8
 8003984:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003988:	697a      	ldr	r2, [r7, #20]
 800398a:	fb03 f202 	mul.w	r2, r3, r2
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	fbb2 f3f3 	udiv	r3, r2, r3
 8003994:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003996:	4b0a      	ldr	r3, [pc, #40]	; (80039c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	0e5b      	lsrs	r3, r3, #25
 800399c:	f003 0303 	and.w	r3, r3, #3
 80039a0:	3301      	adds	r3, #1
 80039a2:	005b      	lsls	r3, r3, #1
 80039a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80039b0:	69bb      	ldr	r3, [r7, #24]
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3724      	adds	r7, #36	; 0x24
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	40021000 	.word	0x40021000
 80039c4:	08008434 	.word	0x08008434
 80039c8:	00f42400 	.word	0x00f42400
 80039cc:	007a1200 	.word	0x007a1200

080039d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039d4:	4b03      	ldr	r3, [pc, #12]	; (80039e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80039d6:	681b      	ldr	r3, [r3, #0]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	20000000 	.word	0x20000000

080039e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80039ec:	f7ff fff0 	bl	80039d0 <HAL_RCC_GetHCLKFreq>
 80039f0:	4602      	mov	r2, r0
 80039f2:	4b06      	ldr	r3, [pc, #24]	; (8003a0c <HAL_RCC_GetPCLK1Freq+0x24>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	0a1b      	lsrs	r3, r3, #8
 80039f8:	f003 0307 	and.w	r3, r3, #7
 80039fc:	4904      	ldr	r1, [pc, #16]	; (8003a10 <HAL_RCC_GetPCLK1Freq+0x28>)
 80039fe:	5ccb      	ldrb	r3, [r1, r3]
 8003a00:	f003 031f 	and.w	r3, r3, #31
 8003a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	40021000 	.word	0x40021000
 8003a10:	0800842c 	.word	0x0800842c

08003a14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003a18:	f7ff ffda 	bl	80039d0 <HAL_RCC_GetHCLKFreq>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	4b06      	ldr	r3, [pc, #24]	; (8003a38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	0adb      	lsrs	r3, r3, #11
 8003a24:	f003 0307 	and.w	r3, r3, #7
 8003a28:	4904      	ldr	r1, [pc, #16]	; (8003a3c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003a2a:	5ccb      	ldrb	r3, [r1, r3]
 8003a2c:	f003 031f 	and.w	r3, r3, #31
 8003a30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	0800842c 	.word	0x0800842c

08003a40 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003a48:	2300      	movs	r3, #0
 8003a4a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a4c:	4b2a      	ldr	r3, [pc, #168]	; (8003af8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003a58:	f7ff f9ee 	bl	8002e38 <HAL_PWREx_GetVoltageRange>
 8003a5c:	6178      	str	r0, [r7, #20]
 8003a5e:	e014      	b.n	8003a8a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a60:	4b25      	ldr	r3, [pc, #148]	; (8003af8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a64:	4a24      	ldr	r2, [pc, #144]	; (8003af8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a6a:	6593      	str	r3, [r2, #88]	; 0x58
 8003a6c:	4b22      	ldr	r3, [pc, #136]	; (8003af8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a74:	60fb      	str	r3, [r7, #12]
 8003a76:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003a78:	f7ff f9de 	bl	8002e38 <HAL_PWREx_GetVoltageRange>
 8003a7c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003a7e:	4b1e      	ldr	r3, [pc, #120]	; (8003af8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a82:	4a1d      	ldr	r2, [pc, #116]	; (8003af8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003a84:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a88:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a90:	d10b      	bne.n	8003aaa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2b80      	cmp	r3, #128	; 0x80
 8003a96:	d919      	bls.n	8003acc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2ba0      	cmp	r3, #160	; 0xa0
 8003a9c:	d902      	bls.n	8003aa4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	613b      	str	r3, [r7, #16]
 8003aa2:	e013      	b.n	8003acc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	613b      	str	r3, [r7, #16]
 8003aa8:	e010      	b.n	8003acc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b80      	cmp	r3, #128	; 0x80
 8003aae:	d902      	bls.n	8003ab6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	613b      	str	r3, [r7, #16]
 8003ab4:	e00a      	b.n	8003acc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2b80      	cmp	r3, #128	; 0x80
 8003aba:	d102      	bne.n	8003ac2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003abc:	2302      	movs	r3, #2
 8003abe:	613b      	str	r3, [r7, #16]
 8003ac0:	e004      	b.n	8003acc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2b70      	cmp	r3, #112	; 0x70
 8003ac6:	d101      	bne.n	8003acc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003ac8:	2301      	movs	r3, #1
 8003aca:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003acc:	4b0b      	ldr	r3, [pc, #44]	; (8003afc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f023 0207 	bic.w	r2, r3, #7
 8003ad4:	4909      	ldr	r1, [pc, #36]	; (8003afc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003adc:	4b07      	ldr	r3, [pc, #28]	; (8003afc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0307 	and.w	r3, r3, #7
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	429a      	cmp	r2, r3
 8003ae8:	d001      	beq.n	8003aee <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e000      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003aee:	2300      	movs	r3, #0
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3718      	adds	r7, #24
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40021000 	.word	0x40021000
 8003afc:	40022000 	.word	0x40022000

08003b00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b086      	sub	sp, #24
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b08:	2300      	movs	r3, #0
 8003b0a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d041      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b20:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b24:	d02a      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003b26:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003b2a:	d824      	bhi.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b2c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b30:	d008      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003b32:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003b36:	d81e      	bhi.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d00a      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003b3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b40:	d010      	beq.n	8003b64 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003b42:	e018      	b.n	8003b76 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003b44:	4b86      	ldr	r3, [pc, #536]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b46:	68db      	ldr	r3, [r3, #12]
 8003b48:	4a85      	ldr	r2, [pc, #532]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b4e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b50:	e015      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	3304      	adds	r3, #4
 8003b56:	2100      	movs	r1, #0
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f000 fabb 	bl	80040d4 <RCCEx_PLLSAI1_Config>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b62:	e00c      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3320      	adds	r3, #32
 8003b68:	2100      	movs	r1, #0
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	f000 fba6 	bl	80042bc <RCCEx_PLLSAI2_Config>
 8003b70:	4603      	mov	r3, r0
 8003b72:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003b74:	e003      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	74fb      	strb	r3, [r7, #19]
      break;
 8003b7a:	e000      	b.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003b7c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b7e:	7cfb      	ldrb	r3, [r7, #19]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d10b      	bne.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b84:	4b76      	ldr	r3, [pc, #472]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b8a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b92:	4973      	ldr	r1, [pc, #460]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b94:	4313      	orrs	r3, r2
 8003b96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003b9a:	e001      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b9c:	7cfb      	ldrb	r3, [r7, #19]
 8003b9e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d041      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bb0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003bb4:	d02a      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003bb6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003bba:	d824      	bhi.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bbc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003bc0:	d008      	beq.n	8003bd4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003bc2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003bc6:	d81e      	bhi.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00a      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003bcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bd0:	d010      	beq.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003bd2:	e018      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003bd4:	4b62      	ldr	r3, [pc, #392]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	4a61      	ldr	r2, [pc, #388]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bde:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003be0:	e015      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	3304      	adds	r3, #4
 8003be6:	2100      	movs	r1, #0
 8003be8:	4618      	mov	r0, r3
 8003bea:	f000 fa73 	bl	80040d4 <RCCEx_PLLSAI1_Config>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003bf2:	e00c      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	3320      	adds	r3, #32
 8003bf8:	2100      	movs	r1, #0
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f000 fb5e 	bl	80042bc <RCCEx_PLLSAI2_Config>
 8003c00:	4603      	mov	r3, r0
 8003c02:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c04:	e003      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	74fb      	strb	r3, [r7, #19]
      break;
 8003c0a:	e000      	b.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003c0c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c0e:	7cfb      	ldrb	r3, [r7, #19]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10b      	bne.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003c14:	4b52      	ldr	r3, [pc, #328]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c1a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c22:	494f      	ldr	r1, [pc, #316]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003c2a:	e001      	b.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c2c:	7cfb      	ldrb	r3, [r7, #19]
 8003c2e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f000 80a0 	beq.w	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c3e:	2300      	movs	r3, #0
 8003c40:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003c42:	4b47      	ldr	r3, [pc, #284]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e000      	b.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003c52:	2300      	movs	r3, #0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00d      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c58:	4b41      	ldr	r3, [pc, #260]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c5c:	4a40      	ldr	r2, [pc, #256]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c62:	6593      	str	r3, [r2, #88]	; 0x58
 8003c64:	4b3e      	ldr	r3, [pc, #248]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c6c:	60bb      	str	r3, [r7, #8]
 8003c6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c70:	2301      	movs	r3, #1
 8003c72:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003c74:	4b3b      	ldr	r3, [pc, #236]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a3a      	ldr	r2, [pc, #232]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c7e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003c80:	f7fe f8c8 	bl	8001e14 <HAL_GetTick>
 8003c84:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c86:	e009      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c88:	f7fe f8c4 	bl	8001e14 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d902      	bls.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	74fb      	strb	r3, [r7, #19]
        break;
 8003c9a:	e005      	b.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003c9c:	4b31      	ldr	r3, [pc, #196]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d0ef      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003ca8:	7cfb      	ldrb	r3, [r7, #19]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d15c      	bne.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003cae:	4b2c      	ldr	r3, [pc, #176]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cb4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cb8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d01f      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cc6:	697a      	ldr	r2, [r7, #20]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d019      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ccc:	4b24      	ldr	r3, [pc, #144]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cd6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003cd8:	4b21      	ldr	r3, [pc, #132]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cde:	4a20      	ldr	r2, [pc, #128]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ce4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ce8:	4b1d      	ldr	r3, [pc, #116]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cee:	4a1c      	ldr	r2, [pc, #112]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cf0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cf4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003cf8:	4a19      	ldr	r2, [pc, #100]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	f003 0301 	and.w	r3, r3, #1
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d016      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0a:	f7fe f883 	bl	8001e14 <HAL_GetTick>
 8003d0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d10:	e00b      	b.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d12:	f7fe f87f 	bl	8001e14 <HAL_GetTick>
 8003d16:	4602      	mov	r2, r0
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	1ad3      	subs	r3, r2, r3
 8003d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d902      	bls.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	74fb      	strb	r3, [r7, #19]
            break;
 8003d28:	e006      	b.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003d2a:	4b0d      	ldr	r3, [pc, #52]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d30:	f003 0302 	and.w	r3, r3, #2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d0ec      	beq.n	8003d12 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003d38:	7cfb      	ldrb	r3, [r7, #19]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10c      	bne.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d3e:	4b08      	ldr	r3, [pc, #32]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d4e:	4904      	ldr	r1, [pc, #16]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003d56:	e009      	b.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003d58:	7cfb      	ldrb	r3, [r7, #19]
 8003d5a:	74bb      	strb	r3, [r7, #18]
 8003d5c:	e006      	b.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003d5e:	bf00      	nop
 8003d60:	40021000 	.word	0x40021000
 8003d64:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d68:	7cfb      	ldrb	r3, [r7, #19]
 8003d6a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d6c:	7c7b      	ldrb	r3, [r7, #17]
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d105      	bne.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d72:	4b9e      	ldr	r3, [pc, #632]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d76:	4a9d      	ldr	r2, [pc, #628]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d78:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d7c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d8a:	4b98      	ldr	r3, [pc, #608]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d90:	f023 0203 	bic.w	r2, r3, #3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d98:	4994      	ldr	r1, [pc, #592]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00a      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003dac:	4b8f      	ldr	r3, [pc, #572]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003db2:	f023 020c 	bic.w	r2, r3, #12
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dba:	498c      	ldr	r1, [pc, #560]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00a      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003dce:	4b87      	ldr	r3, [pc, #540]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dd4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ddc:	4983      	ldr	r1, [pc, #524]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dde:	4313      	orrs	r3, r2
 8003de0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0308 	and.w	r3, r3, #8
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00a      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003df0:	4b7e      	ldr	r3, [pc, #504]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003df6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003dfe:	497b      	ldr	r1, [pc, #492]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e00:	4313      	orrs	r3, r2
 8003e02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0310 	and.w	r3, r3, #16
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00a      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003e12:	4b76      	ldr	r3, [pc, #472]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e18:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e20:	4972      	ldr	r1, [pc, #456]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e22:	4313      	orrs	r3, r2
 8003e24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0320 	and.w	r3, r3, #32
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00a      	beq.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003e34:	4b6d      	ldr	r3, [pc, #436]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e3a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e42:	496a      	ldr	r1, [pc, #424]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e44:	4313      	orrs	r3, r2
 8003e46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00a      	beq.n	8003e6c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e56:	4b65      	ldr	r3, [pc, #404]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e5c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e64:	4961      	ldr	r1, [pc, #388]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e66:	4313      	orrs	r3, r2
 8003e68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d00a      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003e78:	4b5c      	ldr	r3, [pc, #368]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e86:	4959      	ldr	r1, [pc, #356]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00a      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003e9a:	4b54      	ldr	r3, [pc, #336]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ea8:	4950      	ldr	r1, [pc, #320]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00a      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ebc:	4b4b      	ldr	r3, [pc, #300]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ec2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eca:	4948      	ldr	r1, [pc, #288]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00a      	beq.n	8003ef4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ede:	4b43      	ldr	r3, [pc, #268]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ee4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eec:	493f      	ldr	r1, [pc, #252]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d028      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f00:	4b3a      	ldr	r3, [pc, #232]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f0e:	4937      	ldr	r1, [pc, #220]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f1e:	d106      	bne.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f20:	4b32      	ldr	r3, [pc, #200]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	4a31      	ldr	r2, [pc, #196]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f2a:	60d3      	str	r3, [r2, #12]
 8003f2c:	e011      	b.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f32:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f36:	d10c      	bne.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3304      	adds	r3, #4
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f000 f8c8 	bl	80040d4 <RCCEx_PLLSAI1_Config>
 8003f44:	4603      	mov	r3, r0
 8003f46:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003f48:	7cfb      	ldrb	r3, [r7, #19]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d001      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003f4e:	7cfb      	ldrb	r3, [r7, #19]
 8003f50:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d028      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003f5e:	4b23      	ldr	r3, [pc, #140]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f64:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f6c:	491f      	ldr	r1, [pc, #124]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f78:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f7c:	d106      	bne.n	8003f8c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f7e:	4b1b      	ldr	r3, [pc, #108]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	4a1a      	ldr	r2, [pc, #104]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f84:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f88:	60d3      	str	r3, [r2, #12]
 8003f8a:	e011      	b.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f90:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f94:	d10c      	bne.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	3304      	adds	r3, #4
 8003f9a:	2101      	movs	r1, #1
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f000 f899 	bl	80040d4 <RCCEx_PLLSAI1_Config>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003fa6:	7cfb      	ldrb	r3, [r7, #19]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003fac:	7cfb      	ldrb	r3, [r7, #19]
 8003fae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d02b      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003fbc:	4b0b      	ldr	r3, [pc, #44]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fc2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fca:	4908      	ldr	r1, [pc, #32]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fd6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003fda:	d109      	bne.n	8003ff0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fdc:	4b03      	ldr	r3, [pc, #12]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	4a02      	ldr	r2, [pc, #8]	; (8003fec <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fe2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fe6:	60d3      	str	r3, [r2, #12]
 8003fe8:	e014      	b.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003fea:	bf00      	nop
 8003fec:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ff4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ff8:	d10c      	bne.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	3304      	adds	r3, #4
 8003ffe:	2101      	movs	r1, #1
 8004000:	4618      	mov	r0, r3
 8004002:	f000 f867 	bl	80040d4 <RCCEx_PLLSAI1_Config>
 8004006:	4603      	mov	r3, r0
 8004008:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800400a:	7cfb      	ldrb	r3, [r7, #19]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d001      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004010:	7cfb      	ldrb	r3, [r7, #19]
 8004012:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d02f      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004020:	4b2b      	ldr	r3, [pc, #172]	; (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004026:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800402e:	4928      	ldr	r1, [pc, #160]	; (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004030:	4313      	orrs	r3, r2
 8004032:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800403a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800403e:	d10d      	bne.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	3304      	adds	r3, #4
 8004044:	2102      	movs	r1, #2
 8004046:	4618      	mov	r0, r3
 8004048:	f000 f844 	bl	80040d4 <RCCEx_PLLSAI1_Config>
 800404c:	4603      	mov	r3, r0
 800404e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004050:	7cfb      	ldrb	r3, [r7, #19]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d014      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004056:	7cfb      	ldrb	r3, [r7, #19]
 8004058:	74bb      	strb	r3, [r7, #18]
 800405a:	e011      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004060:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004064:	d10c      	bne.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	3320      	adds	r3, #32
 800406a:	2102      	movs	r1, #2
 800406c:	4618      	mov	r0, r3
 800406e:	f000 f925 	bl	80042bc <RCCEx_PLLSAI2_Config>
 8004072:	4603      	mov	r3, r0
 8004074:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004076:	7cfb      	ldrb	r3, [r7, #19]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d001      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800407c:	7cfb      	ldrb	r3, [r7, #19]
 800407e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d00a      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800408c:	4b10      	ldr	r3, [pc, #64]	; (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800408e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004092:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800409a:	490d      	ldr	r1, [pc, #52]	; (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00b      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80040ae:	4b08      	ldr	r3, [pc, #32]	; (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80040b4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80040be:	4904      	ldr	r1, [pc, #16]	; (80040d0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80040c6:	7cbb      	ldrb	r3, [r7, #18]
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3718      	adds	r7, #24
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}
 80040d0:	40021000 	.word	0x40021000

080040d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80040de:	2300      	movs	r3, #0
 80040e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80040e2:	4b75      	ldr	r3, [pc, #468]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e4:	68db      	ldr	r3, [r3, #12]
 80040e6:	f003 0303 	and.w	r3, r3, #3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d018      	beq.n	8004120 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80040ee:	4b72      	ldr	r3, [pc, #456]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040f0:	68db      	ldr	r3, [r3, #12]
 80040f2:	f003 0203 	and.w	r2, r3, #3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d10d      	bne.n	800411a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
       ||
 8004102:	2b00      	cmp	r3, #0
 8004104:	d009      	beq.n	800411a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004106:	4b6c      	ldr	r3, [pc, #432]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	091b      	lsrs	r3, r3, #4
 800410c:	f003 0307 	and.w	r3, r3, #7
 8004110:	1c5a      	adds	r2, r3, #1
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
       ||
 8004116:	429a      	cmp	r2, r3
 8004118:	d047      	beq.n	80041aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	73fb      	strb	r3, [r7, #15]
 800411e:	e044      	b.n	80041aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	2b03      	cmp	r3, #3
 8004126:	d018      	beq.n	800415a <RCCEx_PLLSAI1_Config+0x86>
 8004128:	2b03      	cmp	r3, #3
 800412a:	d825      	bhi.n	8004178 <RCCEx_PLLSAI1_Config+0xa4>
 800412c:	2b01      	cmp	r3, #1
 800412e:	d002      	beq.n	8004136 <RCCEx_PLLSAI1_Config+0x62>
 8004130:	2b02      	cmp	r3, #2
 8004132:	d009      	beq.n	8004148 <RCCEx_PLLSAI1_Config+0x74>
 8004134:	e020      	b.n	8004178 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004136:	4b60      	ldr	r3, [pc, #384]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d11d      	bne.n	800417e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004146:	e01a      	b.n	800417e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004148:	4b5b      	ldr	r3, [pc, #364]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004150:	2b00      	cmp	r3, #0
 8004152:	d116      	bne.n	8004182 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004158:	e013      	b.n	8004182 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800415a:	4b57      	ldr	r3, [pc, #348]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d10f      	bne.n	8004186 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004166:	4b54      	ldr	r3, [pc, #336]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d109      	bne.n	8004186 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004176:	e006      	b.n	8004186 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	73fb      	strb	r3, [r7, #15]
      break;
 800417c:	e004      	b.n	8004188 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800417e:	bf00      	nop
 8004180:	e002      	b.n	8004188 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004182:	bf00      	nop
 8004184:	e000      	b.n	8004188 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004186:	bf00      	nop
    }

    if(status == HAL_OK)
 8004188:	7bfb      	ldrb	r3, [r7, #15]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d10d      	bne.n	80041aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800418e:	4b4a      	ldr	r3, [pc, #296]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6819      	ldr	r1, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	3b01      	subs	r3, #1
 80041a0:	011b      	lsls	r3, r3, #4
 80041a2:	430b      	orrs	r3, r1
 80041a4:	4944      	ldr	r1, [pc, #272]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041aa:	7bfb      	ldrb	r3, [r7, #15]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d17d      	bne.n	80042ac <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80041b0:	4b41      	ldr	r3, [pc, #260]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a40      	ldr	r2, [pc, #256]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041b6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80041ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041bc:	f7fd fe2a 	bl	8001e14 <HAL_GetTick>
 80041c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041c2:	e009      	b.n	80041d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041c4:	f7fd fe26 	bl	8001e14 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d902      	bls.n	80041d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	73fb      	strb	r3, [r7, #15]
        break;
 80041d6:	e005      	b.n	80041e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80041d8:	4b37      	ldr	r3, [pc, #220]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d1ef      	bne.n	80041c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80041e4:	7bfb      	ldrb	r3, [r7, #15]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d160      	bne.n	80042ac <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d111      	bne.n	8004214 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80041f0:	4b31      	ldr	r3, [pc, #196]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80041f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	6892      	ldr	r2, [r2, #8]
 8004200:	0211      	lsls	r1, r2, #8
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	68d2      	ldr	r2, [r2, #12]
 8004206:	0912      	lsrs	r2, r2, #4
 8004208:	0452      	lsls	r2, r2, #17
 800420a:	430a      	orrs	r2, r1
 800420c:	492a      	ldr	r1, [pc, #168]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800420e:	4313      	orrs	r3, r2
 8004210:	610b      	str	r3, [r1, #16]
 8004212:	e027      	b.n	8004264 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	2b01      	cmp	r3, #1
 8004218:	d112      	bne.n	8004240 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800421a:	4b27      	ldr	r3, [pc, #156]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004222:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	6892      	ldr	r2, [r2, #8]
 800422a:	0211      	lsls	r1, r2, #8
 800422c:	687a      	ldr	r2, [r7, #4]
 800422e:	6912      	ldr	r2, [r2, #16]
 8004230:	0852      	lsrs	r2, r2, #1
 8004232:	3a01      	subs	r2, #1
 8004234:	0552      	lsls	r2, r2, #21
 8004236:	430a      	orrs	r2, r1
 8004238:	491f      	ldr	r1, [pc, #124]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800423a:	4313      	orrs	r3, r2
 800423c:	610b      	str	r3, [r1, #16]
 800423e:	e011      	b.n	8004264 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004240:	4b1d      	ldr	r3, [pc, #116]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004248:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	6892      	ldr	r2, [r2, #8]
 8004250:	0211      	lsls	r1, r2, #8
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	6952      	ldr	r2, [r2, #20]
 8004256:	0852      	lsrs	r2, r2, #1
 8004258:	3a01      	subs	r2, #1
 800425a:	0652      	lsls	r2, r2, #25
 800425c:	430a      	orrs	r2, r1
 800425e:	4916      	ldr	r1, [pc, #88]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004260:	4313      	orrs	r3, r2
 8004262:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004264:	4b14      	ldr	r3, [pc, #80]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a13      	ldr	r2, [pc, #76]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800426a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800426e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004270:	f7fd fdd0 	bl	8001e14 <HAL_GetTick>
 8004274:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004276:	e009      	b.n	800428c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004278:	f7fd fdcc 	bl	8001e14 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	2b02      	cmp	r3, #2
 8004284:	d902      	bls.n	800428c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	73fb      	strb	r3, [r7, #15]
          break;
 800428a:	e005      	b.n	8004298 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800428c:	4b0a      	ldr	r3, [pc, #40]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d0ef      	beq.n	8004278 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004298:	7bfb      	ldrb	r3, [r7, #15]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d106      	bne.n	80042ac <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800429e:	4b06      	ldr	r3, [pc, #24]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042a0:	691a      	ldr	r2, [r3, #16]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	4904      	ldr	r1, [pc, #16]	; (80042b8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80042a8:	4313      	orrs	r3, r2
 80042aa:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80042ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3710      	adds	r7, #16
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}
 80042b6:	bf00      	nop
 80042b8:	40021000 	.word	0x40021000

080042bc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042c6:	2300      	movs	r3, #0
 80042c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80042ca:	4b6a      	ldr	r3, [pc, #424]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	f003 0303 	and.w	r3, r3, #3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d018      	beq.n	8004308 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80042d6:	4b67      	ldr	r3, [pc, #412]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	f003 0203 	and.w	r2, r3, #3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	429a      	cmp	r2, r3
 80042e4:	d10d      	bne.n	8004302 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
       ||
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d009      	beq.n	8004302 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80042ee:	4b61      	ldr	r3, [pc, #388]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	091b      	lsrs	r3, r3, #4
 80042f4:	f003 0307 	and.w	r3, r3, #7
 80042f8:	1c5a      	adds	r2, r3, #1
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
       ||
 80042fe:	429a      	cmp	r2, r3
 8004300:	d047      	beq.n	8004392 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	73fb      	strb	r3, [r7, #15]
 8004306:	e044      	b.n	8004392 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2b03      	cmp	r3, #3
 800430e:	d018      	beq.n	8004342 <RCCEx_PLLSAI2_Config+0x86>
 8004310:	2b03      	cmp	r3, #3
 8004312:	d825      	bhi.n	8004360 <RCCEx_PLLSAI2_Config+0xa4>
 8004314:	2b01      	cmp	r3, #1
 8004316:	d002      	beq.n	800431e <RCCEx_PLLSAI2_Config+0x62>
 8004318:	2b02      	cmp	r3, #2
 800431a:	d009      	beq.n	8004330 <RCCEx_PLLSAI2_Config+0x74>
 800431c:	e020      	b.n	8004360 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800431e:	4b55      	ldr	r3, [pc, #340]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	2b00      	cmp	r3, #0
 8004328:	d11d      	bne.n	8004366 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800432e:	e01a      	b.n	8004366 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004330:	4b50      	ldr	r3, [pc, #320]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004338:	2b00      	cmp	r3, #0
 800433a:	d116      	bne.n	800436a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004340:	e013      	b.n	800436a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004342:	4b4c      	ldr	r3, [pc, #304]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800434a:	2b00      	cmp	r3, #0
 800434c:	d10f      	bne.n	800436e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800434e:	4b49      	ldr	r3, [pc, #292]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d109      	bne.n	800436e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800435e:	e006      	b.n	800436e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	73fb      	strb	r3, [r7, #15]
      break;
 8004364:	e004      	b.n	8004370 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004366:	bf00      	nop
 8004368:	e002      	b.n	8004370 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800436a:	bf00      	nop
 800436c:	e000      	b.n	8004370 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800436e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004370:	7bfb      	ldrb	r3, [r7, #15]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10d      	bne.n	8004392 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004376:	4b3f      	ldr	r3, [pc, #252]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6819      	ldr	r1, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	3b01      	subs	r3, #1
 8004388:	011b      	lsls	r3, r3, #4
 800438a:	430b      	orrs	r3, r1
 800438c:	4939      	ldr	r1, [pc, #228]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 800438e:	4313      	orrs	r3, r2
 8004390:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004392:	7bfb      	ldrb	r3, [r7, #15]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d167      	bne.n	8004468 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004398:	4b36      	ldr	r3, [pc, #216]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a35      	ldr	r2, [pc, #212]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 800439e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043a4:	f7fd fd36 	bl	8001e14 <HAL_GetTick>
 80043a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043aa:	e009      	b.n	80043c0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043ac:	f7fd fd32 	bl	8001e14 <HAL_GetTick>
 80043b0:	4602      	mov	r2, r0
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	1ad3      	subs	r3, r2, r3
 80043b6:	2b02      	cmp	r3, #2
 80043b8:	d902      	bls.n	80043c0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	73fb      	strb	r3, [r7, #15]
        break;
 80043be:	e005      	b.n	80043cc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80043c0:	4b2c      	ldr	r3, [pc, #176]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1ef      	bne.n	80043ac <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80043cc:	7bfb      	ldrb	r3, [r7, #15]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d14a      	bne.n	8004468 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d111      	bne.n	80043fc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80043d8:	4b26      	ldr	r3, [pc, #152]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80043e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043e4:	687a      	ldr	r2, [r7, #4]
 80043e6:	6892      	ldr	r2, [r2, #8]
 80043e8:	0211      	lsls	r1, r2, #8
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	68d2      	ldr	r2, [r2, #12]
 80043ee:	0912      	lsrs	r2, r2, #4
 80043f0:	0452      	lsls	r2, r2, #17
 80043f2:	430a      	orrs	r2, r1
 80043f4:	491f      	ldr	r1, [pc, #124]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043f6:	4313      	orrs	r3, r2
 80043f8:	614b      	str	r3, [r1, #20]
 80043fa:	e011      	b.n	8004420 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80043fc:	4b1d      	ldr	r3, [pc, #116]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004404:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	6892      	ldr	r2, [r2, #8]
 800440c:	0211      	lsls	r1, r2, #8
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	6912      	ldr	r2, [r2, #16]
 8004412:	0852      	lsrs	r2, r2, #1
 8004414:	3a01      	subs	r2, #1
 8004416:	0652      	lsls	r2, r2, #25
 8004418:	430a      	orrs	r2, r1
 800441a:	4916      	ldr	r1, [pc, #88]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 800441c:	4313      	orrs	r3, r2
 800441e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004420:	4b14      	ldr	r3, [pc, #80]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a13      	ldr	r2, [pc, #76]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004426:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800442a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800442c:	f7fd fcf2 	bl	8001e14 <HAL_GetTick>
 8004430:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004432:	e009      	b.n	8004448 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004434:	f7fd fcee 	bl	8001e14 <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b02      	cmp	r3, #2
 8004440:	d902      	bls.n	8004448 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	73fb      	strb	r3, [r7, #15]
          break;
 8004446:	e005      	b.n	8004454 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004448:	4b0a      	ldr	r3, [pc, #40]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004450:	2b00      	cmp	r3, #0
 8004452:	d0ef      	beq.n	8004434 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004454:	7bfb      	ldrb	r3, [r7, #15]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d106      	bne.n	8004468 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800445a:	4b06      	ldr	r3, [pc, #24]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 800445c:	695a      	ldr	r2, [r3, #20]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	695b      	ldr	r3, [r3, #20]
 8004462:	4904      	ldr	r1, [pc, #16]	; (8004474 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004464:	4313      	orrs	r3, r2
 8004466:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004468:	7bfb      	ldrb	r3, [r7, #15]
}
 800446a:	4618      	mov	r0, r3
 800446c:	3710      	adds	r7, #16
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	40021000 	.word	0x40021000

08004478 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e049      	b.n	800451e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	d106      	bne.n	80044a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7fd fb72 	bl	8001b88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2202      	movs	r2, #2
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	3304      	adds	r3, #4
 80044b4:	4619      	mov	r1, r3
 80044b6:	4610      	mov	r0, r2
 80044b8:	f000 f968 	bl	800478c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2201      	movs	r2, #1
 80044c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2201      	movs	r2, #1
 80044c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2201      	movs	r2, #1
 80044d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2201      	movs	r2, #1
 80044f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2201      	movs	r2, #1
 8004500:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3708      	adds	r7, #8
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
	...

08004528 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004528:	b480      	push	{r7}
 800452a:	b085      	sub	sp, #20
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004536:	b2db      	uxtb	r3, r3
 8004538:	2b01      	cmp	r3, #1
 800453a:	d001      	beq.n	8004540 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800453c:	2301      	movs	r3, #1
 800453e:	e047      	b.n	80045d0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a23      	ldr	r2, [pc, #140]	; (80045dc <HAL_TIM_Base_Start+0xb4>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d01d      	beq.n	800458e <HAL_TIM_Base_Start+0x66>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800455a:	d018      	beq.n	800458e <HAL_TIM_Base_Start+0x66>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a1f      	ldr	r2, [pc, #124]	; (80045e0 <HAL_TIM_Base_Start+0xb8>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d013      	beq.n	800458e <HAL_TIM_Base_Start+0x66>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a1e      	ldr	r2, [pc, #120]	; (80045e4 <HAL_TIM_Base_Start+0xbc>)
 800456c:	4293      	cmp	r3, r2
 800456e:	d00e      	beq.n	800458e <HAL_TIM_Base_Start+0x66>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a1c      	ldr	r2, [pc, #112]	; (80045e8 <HAL_TIM_Base_Start+0xc0>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d009      	beq.n	800458e <HAL_TIM_Base_Start+0x66>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a1b      	ldr	r2, [pc, #108]	; (80045ec <HAL_TIM_Base_Start+0xc4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d004      	beq.n	800458e <HAL_TIM_Base_Start+0x66>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a19      	ldr	r2, [pc, #100]	; (80045f0 <HAL_TIM_Base_Start+0xc8>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d115      	bne.n	80045ba <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	689a      	ldr	r2, [r3, #8]
 8004594:	4b17      	ldr	r3, [pc, #92]	; (80045f4 <HAL_TIM_Base_Start+0xcc>)
 8004596:	4013      	ands	r3, r2
 8004598:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2b06      	cmp	r3, #6
 800459e:	d015      	beq.n	80045cc <HAL_TIM_Base_Start+0xa4>
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045a6:	d011      	beq.n	80045cc <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f042 0201 	orr.w	r2, r2, #1
 80045b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045b8:	e008      	b.n	80045cc <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f042 0201 	orr.w	r2, r2, #1
 80045c8:	601a      	str	r2, [r3, #0]
 80045ca:	e000      	b.n	80045ce <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3714      	adds	r7, #20
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr
 80045dc:	40012c00 	.word	0x40012c00
 80045e0:	40000400 	.word	0x40000400
 80045e4:	40000800 	.word	0x40000800
 80045e8:	40000c00 	.word	0x40000c00
 80045ec:	40013400 	.word	0x40013400
 80045f0:	40014000 	.word	0x40014000
 80045f4:	00010007 	.word	0x00010007

080045f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004602:	2300      	movs	r3, #0
 8004604:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800460c:	2b01      	cmp	r3, #1
 800460e:	d101      	bne.n	8004614 <HAL_TIM_ConfigClockSource+0x1c>
 8004610:	2302      	movs	r3, #2
 8004612:	e0b6      	b.n	8004782 <HAL_TIM_ConfigClockSource+0x18a>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2202      	movs	r2, #2
 8004620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004632:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004636:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800463e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004650:	d03e      	beq.n	80046d0 <HAL_TIM_ConfigClockSource+0xd8>
 8004652:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004656:	f200 8087 	bhi.w	8004768 <HAL_TIM_ConfigClockSource+0x170>
 800465a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800465e:	f000 8086 	beq.w	800476e <HAL_TIM_ConfigClockSource+0x176>
 8004662:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004666:	d87f      	bhi.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
 8004668:	2b70      	cmp	r3, #112	; 0x70
 800466a:	d01a      	beq.n	80046a2 <HAL_TIM_ConfigClockSource+0xaa>
 800466c:	2b70      	cmp	r3, #112	; 0x70
 800466e:	d87b      	bhi.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
 8004670:	2b60      	cmp	r3, #96	; 0x60
 8004672:	d050      	beq.n	8004716 <HAL_TIM_ConfigClockSource+0x11e>
 8004674:	2b60      	cmp	r3, #96	; 0x60
 8004676:	d877      	bhi.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
 8004678:	2b50      	cmp	r3, #80	; 0x50
 800467a:	d03c      	beq.n	80046f6 <HAL_TIM_ConfigClockSource+0xfe>
 800467c:	2b50      	cmp	r3, #80	; 0x50
 800467e:	d873      	bhi.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
 8004680:	2b40      	cmp	r3, #64	; 0x40
 8004682:	d058      	beq.n	8004736 <HAL_TIM_ConfigClockSource+0x13e>
 8004684:	2b40      	cmp	r3, #64	; 0x40
 8004686:	d86f      	bhi.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
 8004688:	2b30      	cmp	r3, #48	; 0x30
 800468a:	d064      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x15e>
 800468c:	2b30      	cmp	r3, #48	; 0x30
 800468e:	d86b      	bhi.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
 8004690:	2b20      	cmp	r3, #32
 8004692:	d060      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x15e>
 8004694:	2b20      	cmp	r3, #32
 8004696:	d867      	bhi.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
 8004698:	2b00      	cmp	r3, #0
 800469a:	d05c      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x15e>
 800469c:	2b10      	cmp	r3, #16
 800469e:	d05a      	beq.n	8004756 <HAL_TIM_ConfigClockSource+0x15e>
 80046a0:	e062      	b.n	8004768 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6818      	ldr	r0, [r3, #0]
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	6899      	ldr	r1, [r3, #8]
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	f000 f97f 	bl	80049b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80046c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68ba      	ldr	r2, [r7, #8]
 80046cc:	609a      	str	r2, [r3, #8]
      break;
 80046ce:	e04f      	b.n	8004770 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6818      	ldr	r0, [r3, #0]
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	6899      	ldr	r1, [r3, #8]
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	685a      	ldr	r2, [r3, #4]
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	f000 f968 	bl	80049b4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046f2:	609a      	str	r2, [r3, #8]
      break;
 80046f4:	e03c      	b.n	8004770 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6818      	ldr	r0, [r3, #0]
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	6859      	ldr	r1, [r3, #4]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	68db      	ldr	r3, [r3, #12]
 8004702:	461a      	mov	r2, r3
 8004704:	f000 f8dc 	bl	80048c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2150      	movs	r1, #80	; 0x50
 800470e:	4618      	mov	r0, r3
 8004710:	f000 f935 	bl	800497e <TIM_ITRx_SetConfig>
      break;
 8004714:	e02c      	b.n	8004770 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6818      	ldr	r0, [r3, #0]
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	6859      	ldr	r1, [r3, #4]
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	461a      	mov	r2, r3
 8004724:	f000 f8fb 	bl	800491e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2160      	movs	r1, #96	; 0x60
 800472e:	4618      	mov	r0, r3
 8004730:	f000 f925 	bl	800497e <TIM_ITRx_SetConfig>
      break;
 8004734:	e01c      	b.n	8004770 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6818      	ldr	r0, [r3, #0]
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	6859      	ldr	r1, [r3, #4]
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	461a      	mov	r2, r3
 8004744:	f000 f8bc 	bl	80048c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2140      	movs	r1, #64	; 0x40
 800474e:	4618      	mov	r0, r3
 8004750:	f000 f915 	bl	800497e <TIM_ITRx_SetConfig>
      break;
 8004754:	e00c      	b.n	8004770 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	4619      	mov	r1, r3
 8004760:	4610      	mov	r0, r2
 8004762:	f000 f90c 	bl	800497e <TIM_ITRx_SetConfig>
      break;
 8004766:	e003      	b.n	8004770 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	73fb      	strb	r3, [r7, #15]
      break;
 800476c:	e000      	b.n	8004770 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800476e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004780:	7bfb      	ldrb	r3, [r7, #15]
}
 8004782:	4618      	mov	r0, r3
 8004784:	3710      	adds	r7, #16
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
	...

0800478c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800478c:	b480      	push	{r7}
 800478e:	b085      	sub	sp, #20
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
 8004794:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a40      	ldr	r2, [pc, #256]	; (80048a0 <TIM_Base_SetConfig+0x114>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d013      	beq.n	80047cc <TIM_Base_SetConfig+0x40>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047aa:	d00f      	beq.n	80047cc <TIM_Base_SetConfig+0x40>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a3d      	ldr	r2, [pc, #244]	; (80048a4 <TIM_Base_SetConfig+0x118>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d00b      	beq.n	80047cc <TIM_Base_SetConfig+0x40>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a3c      	ldr	r2, [pc, #240]	; (80048a8 <TIM_Base_SetConfig+0x11c>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d007      	beq.n	80047cc <TIM_Base_SetConfig+0x40>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a3b      	ldr	r2, [pc, #236]	; (80048ac <TIM_Base_SetConfig+0x120>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d003      	beq.n	80047cc <TIM_Base_SetConfig+0x40>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a3a      	ldr	r2, [pc, #232]	; (80048b0 <TIM_Base_SetConfig+0x124>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d108      	bne.n	80047de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	4313      	orrs	r3, r2
 80047dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a2f      	ldr	r2, [pc, #188]	; (80048a0 <TIM_Base_SetConfig+0x114>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d01f      	beq.n	8004826 <TIM_Base_SetConfig+0x9a>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ec:	d01b      	beq.n	8004826 <TIM_Base_SetConfig+0x9a>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a2c      	ldr	r2, [pc, #176]	; (80048a4 <TIM_Base_SetConfig+0x118>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d017      	beq.n	8004826 <TIM_Base_SetConfig+0x9a>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a2b      	ldr	r2, [pc, #172]	; (80048a8 <TIM_Base_SetConfig+0x11c>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d013      	beq.n	8004826 <TIM_Base_SetConfig+0x9a>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a2a      	ldr	r2, [pc, #168]	; (80048ac <TIM_Base_SetConfig+0x120>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d00f      	beq.n	8004826 <TIM_Base_SetConfig+0x9a>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a29      	ldr	r2, [pc, #164]	; (80048b0 <TIM_Base_SetConfig+0x124>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d00b      	beq.n	8004826 <TIM_Base_SetConfig+0x9a>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a28      	ldr	r2, [pc, #160]	; (80048b4 <TIM_Base_SetConfig+0x128>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d007      	beq.n	8004826 <TIM_Base_SetConfig+0x9a>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a27      	ldr	r2, [pc, #156]	; (80048b8 <TIM_Base_SetConfig+0x12c>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d003      	beq.n	8004826 <TIM_Base_SetConfig+0x9a>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a26      	ldr	r2, [pc, #152]	; (80048bc <TIM_Base_SetConfig+0x130>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d108      	bne.n	8004838 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800482c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	68fa      	ldr	r2, [r7, #12]
 8004834:	4313      	orrs	r3, r2
 8004836:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	695b      	ldr	r3, [r3, #20]
 8004842:	4313      	orrs	r3, r2
 8004844:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	68fa      	ldr	r2, [r7, #12]
 800484a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	689a      	ldr	r2, [r3, #8]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	4a10      	ldr	r2, [pc, #64]	; (80048a0 <TIM_Base_SetConfig+0x114>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d00f      	beq.n	8004884 <TIM_Base_SetConfig+0xf8>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	4a12      	ldr	r2, [pc, #72]	; (80048b0 <TIM_Base_SetConfig+0x124>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d00b      	beq.n	8004884 <TIM_Base_SetConfig+0xf8>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	4a11      	ldr	r2, [pc, #68]	; (80048b4 <TIM_Base_SetConfig+0x128>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d007      	beq.n	8004884 <TIM_Base_SetConfig+0xf8>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	4a10      	ldr	r2, [pc, #64]	; (80048b8 <TIM_Base_SetConfig+0x12c>)
 8004878:	4293      	cmp	r3, r2
 800487a:	d003      	beq.n	8004884 <TIM_Base_SetConfig+0xf8>
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	4a0f      	ldr	r2, [pc, #60]	; (80048bc <TIM_Base_SetConfig+0x130>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d103      	bne.n	800488c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	691a      	ldr	r2, [r3, #16]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	615a      	str	r2, [r3, #20]
}
 8004892:	bf00      	nop
 8004894:	3714      	adds	r7, #20
 8004896:	46bd      	mov	sp, r7
 8004898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489c:	4770      	bx	lr
 800489e:	bf00      	nop
 80048a0:	40012c00 	.word	0x40012c00
 80048a4:	40000400 	.word	0x40000400
 80048a8:	40000800 	.word	0x40000800
 80048ac:	40000c00 	.word	0x40000c00
 80048b0:	40013400 	.word	0x40013400
 80048b4:	40014000 	.word	0x40014000
 80048b8:	40014400 	.word	0x40014400
 80048bc:	40014800 	.word	0x40014800

080048c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b087      	sub	sp, #28
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	f023 0201 	bic.w	r2, r3, #1
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	699b      	ldr	r3, [r3, #24]
 80048e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80048ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	011b      	lsls	r3, r3, #4
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	f023 030a 	bic.w	r3, r3, #10
 80048fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	4313      	orrs	r3, r2
 8004904:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	697a      	ldr	r2, [r7, #20]
 8004910:	621a      	str	r2, [r3, #32]
}
 8004912:	bf00      	nop
 8004914:	371c      	adds	r7, #28
 8004916:	46bd      	mov	sp, r7
 8004918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491c:	4770      	bx	lr

0800491e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800491e:	b480      	push	{r7}
 8004920:	b087      	sub	sp, #28
 8004922:	af00      	add	r7, sp, #0
 8004924:	60f8      	str	r0, [r7, #12]
 8004926:	60b9      	str	r1, [r7, #8]
 8004928:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	f023 0210 	bic.w	r2, r3, #16
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6a1b      	ldr	r3, [r3, #32]
 8004940:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004948:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	031b      	lsls	r3, r3, #12
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	4313      	orrs	r3, r2
 8004952:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800495a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	011b      	lsls	r3, r3, #4
 8004960:	693a      	ldr	r2, [r7, #16]
 8004962:	4313      	orrs	r3, r2
 8004964:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	697a      	ldr	r2, [r7, #20]
 800496a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	693a      	ldr	r2, [r7, #16]
 8004970:	621a      	str	r2, [r3, #32]
}
 8004972:	bf00      	nop
 8004974:	371c      	adds	r7, #28
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr

0800497e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800497e:	b480      	push	{r7}
 8004980:	b085      	sub	sp, #20
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
 8004986:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004994:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004996:	683a      	ldr	r2, [r7, #0]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	4313      	orrs	r3, r2
 800499c:	f043 0307 	orr.w	r3, r3, #7
 80049a0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	609a      	str	r2, [r3, #8]
}
 80049a8:	bf00      	nop
 80049aa:	3714      	adds	r7, #20
 80049ac:	46bd      	mov	sp, r7
 80049ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b2:	4770      	bx	lr

080049b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b087      	sub	sp, #28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
 80049c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80049ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	021a      	lsls	r2, r3, #8
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	431a      	orrs	r2, r3
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	4313      	orrs	r3, r2
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	4313      	orrs	r3, r2
 80049e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	609a      	str	r2, [r3, #8]
}
 80049e8:	bf00      	nop
 80049ea:	371c      	adds	r7, #28
 80049ec:	46bd      	mov	sp, r7
 80049ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f2:	4770      	bx	lr

080049f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d101      	bne.n	8004a0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	e068      	b.n	8004ade <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2202      	movs	r2, #2
 8004a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a2e      	ldr	r2, [pc, #184]	; (8004aec <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d004      	beq.n	8004a40 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a2d      	ldr	r2, [pc, #180]	; (8004af0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d108      	bne.n	8004a52 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004a46:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	68fa      	ldr	r2, [r7, #12]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a58:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4a1e      	ldr	r2, [pc, #120]	; (8004aec <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d01d      	beq.n	8004ab2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a7e:	d018      	beq.n	8004ab2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a1b      	ldr	r2, [pc, #108]	; (8004af4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d013      	beq.n	8004ab2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a1a      	ldr	r2, [pc, #104]	; (8004af8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d00e      	beq.n	8004ab2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a18      	ldr	r2, [pc, #96]	; (8004afc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d009      	beq.n	8004ab2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a13      	ldr	r2, [pc, #76]	; (8004af0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d004      	beq.n	8004ab2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a14      	ldr	r2, [pc, #80]	; (8004b00 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d10c      	bne.n	8004acc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ab2:	68bb      	ldr	r3, [r7, #8]
 8004ab4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ab8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	68ba      	ldr	r2, [r7, #8]
 8004ac0:	4313      	orrs	r3, r2
 8004ac2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68ba      	ldr	r2, [r7, #8]
 8004aca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3714      	adds	r7, #20
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	40012c00 	.word	0x40012c00
 8004af0:	40013400 	.word	0x40013400
 8004af4:	40000400 	.word	0x40000400
 8004af8:	40000800 	.word	0x40000800
 8004afc:	40000c00 	.word	0x40000c00
 8004b00:	40014000 	.word	0x40014000

08004b04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d101      	bne.n	8004b16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e040      	b.n	8004b98 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d106      	bne.n	8004b2c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f7fd f87e 	bl	8001c28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2224      	movs	r2, #36	; 0x24
 8004b30:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f022 0201 	bic.w	r2, r2, #1
 8004b40:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f000 f8c0 	bl	8004cc8 <UART_SetConfig>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d101      	bne.n	8004b52 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e022      	b.n	8004b98 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d002      	beq.n	8004b60 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f000 fb6c 	bl	8005238 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	685a      	ldr	r2, [r3, #4]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689a      	ldr	r2, [r3, #8]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f042 0201 	orr.w	r2, r2, #1
 8004b8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 fbf3 	bl	800537c <UART_CheckIdleState>
 8004b96:	4603      	mov	r3, r0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3708      	adds	r7, #8
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b08a      	sub	sp, #40	; 0x28
 8004ba4:	af02      	add	r7, sp, #8
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	603b      	str	r3, [r7, #0]
 8004bac:	4613      	mov	r3, r2
 8004bae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004bb4:	2b20      	cmp	r3, #32
 8004bb6:	f040 8082 	bne.w	8004cbe <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d002      	beq.n	8004bc6 <HAL_UART_Transmit+0x26>
 8004bc0:	88fb      	ldrh	r3, [r7, #6]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d101      	bne.n	8004bca <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e07a      	b.n	8004cc0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d101      	bne.n	8004bd8 <HAL_UART_Transmit+0x38>
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	e073      	b.n	8004cc0 <HAL_UART_Transmit+0x120>
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	2221      	movs	r2, #33	; 0x21
 8004bec:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004bee:	f7fd f911 	bl	8001e14 <HAL_GetTick>
 8004bf2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	88fa      	ldrh	r2, [r7, #6]
 8004bf8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	88fa      	ldrh	r2, [r7, #6]
 8004c00:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c0c:	d108      	bne.n	8004c20 <HAL_UART_Transmit+0x80>
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	691b      	ldr	r3, [r3, #16]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d104      	bne.n	8004c20 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004c16:	2300      	movs	r3, #0
 8004c18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	61bb      	str	r3, [r7, #24]
 8004c1e:	e003      	b.n	8004c28 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004c24:	2300      	movs	r3, #0
 8004c26:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004c30:	e02d      	b.n	8004c8e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	9300      	str	r3, [sp, #0]
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	2180      	movs	r1, #128	; 0x80
 8004c3c:	68f8      	ldr	r0, [r7, #12]
 8004c3e:	f000 fbe6 	bl	800540e <UART_WaitOnFlagUntilTimeout>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d001      	beq.n	8004c4c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e039      	b.n	8004cc0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004c4c:	69fb      	ldr	r3, [r7, #28]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10b      	bne.n	8004c6a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	881a      	ldrh	r2, [r3, #0]
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c5e:	b292      	uxth	r2, r2
 8004c60:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	3302      	adds	r3, #2
 8004c66:	61bb      	str	r3, [r7, #24]
 8004c68:	e008      	b.n	8004c7c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	781a      	ldrb	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	b292      	uxth	r2, r2
 8004c74:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004c76:	69fb      	ldr	r3, [r7, #28]
 8004c78:	3301      	adds	r3, #1
 8004c7a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	3b01      	subs	r3, #1
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1cb      	bne.n	8004c32 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	9300      	str	r3, [sp, #0]
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	2140      	movs	r1, #64	; 0x40
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 fbb2 	bl	800540e <UART_WaitOnFlagUntilTimeout>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d001      	beq.n	8004cb4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004cb0:	2303      	movs	r3, #3
 8004cb2:	e005      	b.n	8004cc0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	e000      	b.n	8004cc0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004cbe:	2302      	movs	r3, #2
  }
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3720      	adds	r7, #32
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ccc:	b08a      	sub	sp, #40	; 0x28
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	689a      	ldr	r2, [r3, #8]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	431a      	orrs	r2, r3
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	4313      	orrs	r3, r2
 8004cee:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	4ba4      	ldr	r3, [pc, #656]	; (8004f88 <UART_SetConfig+0x2c0>)
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	6812      	ldr	r2, [r2, #0]
 8004cfe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004d00:	430b      	orrs	r3, r1
 8004d02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	68da      	ldr	r2, [r3, #12]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	430a      	orrs	r2, r1
 8004d18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	699b      	ldr	r3, [r3, #24]
 8004d1e:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a99      	ldr	r2, [pc, #612]	; (8004f8c <UART_SetConfig+0x2c4>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d004      	beq.n	8004d34 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a1b      	ldr	r3, [r3, #32]
 8004d2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d30:	4313      	orrs	r3, r2
 8004d32:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d44:	430a      	orrs	r2, r1
 8004d46:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4a90      	ldr	r2, [pc, #576]	; (8004f90 <UART_SetConfig+0x2c8>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d126      	bne.n	8004da0 <UART_SetConfig+0xd8>
 8004d52:	4b90      	ldr	r3, [pc, #576]	; (8004f94 <UART_SetConfig+0x2cc>)
 8004d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d58:	f003 0303 	and.w	r3, r3, #3
 8004d5c:	2b03      	cmp	r3, #3
 8004d5e:	d81b      	bhi.n	8004d98 <UART_SetConfig+0xd0>
 8004d60:	a201      	add	r2, pc, #4	; (adr r2, 8004d68 <UART_SetConfig+0xa0>)
 8004d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d66:	bf00      	nop
 8004d68:	08004d79 	.word	0x08004d79
 8004d6c:	08004d89 	.word	0x08004d89
 8004d70:	08004d81 	.word	0x08004d81
 8004d74:	08004d91 	.word	0x08004d91
 8004d78:	2301      	movs	r3, #1
 8004d7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d7e:	e116      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004d80:	2302      	movs	r3, #2
 8004d82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d86:	e112      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004d88:	2304      	movs	r3, #4
 8004d8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d8e:	e10e      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004d90:	2308      	movs	r3, #8
 8004d92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d96:	e10a      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004d98:	2310      	movs	r3, #16
 8004d9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004d9e:	e106      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a7c      	ldr	r2, [pc, #496]	; (8004f98 <UART_SetConfig+0x2d0>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d138      	bne.n	8004e1c <UART_SetConfig+0x154>
 8004daa:	4b7a      	ldr	r3, [pc, #488]	; (8004f94 <UART_SetConfig+0x2cc>)
 8004dac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004db0:	f003 030c 	and.w	r3, r3, #12
 8004db4:	2b0c      	cmp	r3, #12
 8004db6:	d82d      	bhi.n	8004e14 <UART_SetConfig+0x14c>
 8004db8:	a201      	add	r2, pc, #4	; (adr r2, 8004dc0 <UART_SetConfig+0xf8>)
 8004dba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dbe:	bf00      	nop
 8004dc0:	08004df5 	.word	0x08004df5
 8004dc4:	08004e15 	.word	0x08004e15
 8004dc8:	08004e15 	.word	0x08004e15
 8004dcc:	08004e15 	.word	0x08004e15
 8004dd0:	08004e05 	.word	0x08004e05
 8004dd4:	08004e15 	.word	0x08004e15
 8004dd8:	08004e15 	.word	0x08004e15
 8004ddc:	08004e15 	.word	0x08004e15
 8004de0:	08004dfd 	.word	0x08004dfd
 8004de4:	08004e15 	.word	0x08004e15
 8004de8:	08004e15 	.word	0x08004e15
 8004dec:	08004e15 	.word	0x08004e15
 8004df0:	08004e0d 	.word	0x08004e0d
 8004df4:	2300      	movs	r3, #0
 8004df6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004dfa:	e0d8      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e02:	e0d4      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004e04:	2304      	movs	r3, #4
 8004e06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e0a:	e0d0      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004e0c:	2308      	movs	r3, #8
 8004e0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e12:	e0cc      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004e14:	2310      	movs	r3, #16
 8004e16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e1a:	e0c8      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a5e      	ldr	r2, [pc, #376]	; (8004f9c <UART_SetConfig+0x2d4>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d125      	bne.n	8004e72 <UART_SetConfig+0x1aa>
 8004e26:	4b5b      	ldr	r3, [pc, #364]	; (8004f94 <UART_SetConfig+0x2cc>)
 8004e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e2c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004e30:	2b30      	cmp	r3, #48	; 0x30
 8004e32:	d016      	beq.n	8004e62 <UART_SetConfig+0x19a>
 8004e34:	2b30      	cmp	r3, #48	; 0x30
 8004e36:	d818      	bhi.n	8004e6a <UART_SetConfig+0x1a2>
 8004e38:	2b20      	cmp	r3, #32
 8004e3a:	d00a      	beq.n	8004e52 <UART_SetConfig+0x18a>
 8004e3c:	2b20      	cmp	r3, #32
 8004e3e:	d814      	bhi.n	8004e6a <UART_SetConfig+0x1a2>
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d002      	beq.n	8004e4a <UART_SetConfig+0x182>
 8004e44:	2b10      	cmp	r3, #16
 8004e46:	d008      	beq.n	8004e5a <UART_SetConfig+0x192>
 8004e48:	e00f      	b.n	8004e6a <UART_SetConfig+0x1a2>
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e50:	e0ad      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004e52:	2302      	movs	r3, #2
 8004e54:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e58:	e0a9      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004e5a:	2304      	movs	r3, #4
 8004e5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e60:	e0a5      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004e62:	2308      	movs	r3, #8
 8004e64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e68:	e0a1      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004e6a:	2310      	movs	r3, #16
 8004e6c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004e70:	e09d      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a4a      	ldr	r2, [pc, #296]	; (8004fa0 <UART_SetConfig+0x2d8>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d125      	bne.n	8004ec8 <UART_SetConfig+0x200>
 8004e7c:	4b45      	ldr	r3, [pc, #276]	; (8004f94 <UART_SetConfig+0x2cc>)
 8004e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e82:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004e86:	2bc0      	cmp	r3, #192	; 0xc0
 8004e88:	d016      	beq.n	8004eb8 <UART_SetConfig+0x1f0>
 8004e8a:	2bc0      	cmp	r3, #192	; 0xc0
 8004e8c:	d818      	bhi.n	8004ec0 <UART_SetConfig+0x1f8>
 8004e8e:	2b80      	cmp	r3, #128	; 0x80
 8004e90:	d00a      	beq.n	8004ea8 <UART_SetConfig+0x1e0>
 8004e92:	2b80      	cmp	r3, #128	; 0x80
 8004e94:	d814      	bhi.n	8004ec0 <UART_SetConfig+0x1f8>
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d002      	beq.n	8004ea0 <UART_SetConfig+0x1d8>
 8004e9a:	2b40      	cmp	r3, #64	; 0x40
 8004e9c:	d008      	beq.n	8004eb0 <UART_SetConfig+0x1e8>
 8004e9e:	e00f      	b.n	8004ec0 <UART_SetConfig+0x1f8>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ea6:	e082      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eae:	e07e      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004eb0:	2304      	movs	r3, #4
 8004eb2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004eb6:	e07a      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004eb8:	2308      	movs	r3, #8
 8004eba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ebe:	e076      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004ec0:	2310      	movs	r3, #16
 8004ec2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004ec6:	e072      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a35      	ldr	r2, [pc, #212]	; (8004fa4 <UART_SetConfig+0x2dc>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d12a      	bne.n	8004f28 <UART_SetConfig+0x260>
 8004ed2:	4b30      	ldr	r3, [pc, #192]	; (8004f94 <UART_SetConfig+0x2cc>)
 8004ed4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ed8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004edc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ee0:	d01a      	beq.n	8004f18 <UART_SetConfig+0x250>
 8004ee2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ee6:	d81b      	bhi.n	8004f20 <UART_SetConfig+0x258>
 8004ee8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004eec:	d00c      	beq.n	8004f08 <UART_SetConfig+0x240>
 8004eee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ef2:	d815      	bhi.n	8004f20 <UART_SetConfig+0x258>
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d003      	beq.n	8004f00 <UART_SetConfig+0x238>
 8004ef8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004efc:	d008      	beq.n	8004f10 <UART_SetConfig+0x248>
 8004efe:	e00f      	b.n	8004f20 <UART_SetConfig+0x258>
 8004f00:	2300      	movs	r3, #0
 8004f02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f06:	e052      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004f08:	2302      	movs	r3, #2
 8004f0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f0e:	e04e      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004f10:	2304      	movs	r3, #4
 8004f12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f16:	e04a      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004f18:	2308      	movs	r3, #8
 8004f1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f1e:	e046      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004f20:	2310      	movs	r3, #16
 8004f22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f26:	e042      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a17      	ldr	r2, [pc, #92]	; (8004f8c <UART_SetConfig+0x2c4>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d13a      	bne.n	8004fa8 <UART_SetConfig+0x2e0>
 8004f32:	4b18      	ldr	r3, [pc, #96]	; (8004f94 <UART_SetConfig+0x2cc>)
 8004f34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f38:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004f3c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f40:	d01a      	beq.n	8004f78 <UART_SetConfig+0x2b0>
 8004f42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004f46:	d81b      	bhi.n	8004f80 <UART_SetConfig+0x2b8>
 8004f48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f4c:	d00c      	beq.n	8004f68 <UART_SetConfig+0x2a0>
 8004f4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f52:	d815      	bhi.n	8004f80 <UART_SetConfig+0x2b8>
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d003      	beq.n	8004f60 <UART_SetConfig+0x298>
 8004f58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f5c:	d008      	beq.n	8004f70 <UART_SetConfig+0x2a8>
 8004f5e:	e00f      	b.n	8004f80 <UART_SetConfig+0x2b8>
 8004f60:	2300      	movs	r3, #0
 8004f62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f66:	e022      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004f68:	2302      	movs	r3, #2
 8004f6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f6e:	e01e      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004f70:	2304      	movs	r3, #4
 8004f72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f76:	e01a      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004f78:	2308      	movs	r3, #8
 8004f7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f7e:	e016      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004f80:	2310      	movs	r3, #16
 8004f82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004f86:	e012      	b.n	8004fae <UART_SetConfig+0x2e6>
 8004f88:	efff69f3 	.word	0xefff69f3
 8004f8c:	40008000 	.word	0x40008000
 8004f90:	40013800 	.word	0x40013800
 8004f94:	40021000 	.word	0x40021000
 8004f98:	40004400 	.word	0x40004400
 8004f9c:	40004800 	.word	0x40004800
 8004fa0:	40004c00 	.word	0x40004c00
 8004fa4:	40005000 	.word	0x40005000
 8004fa8:	2310      	movs	r3, #16
 8004faa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4a9f      	ldr	r2, [pc, #636]	; (8005230 <UART_SetConfig+0x568>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d17a      	bne.n	80050ae <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004fb8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004fbc:	2b08      	cmp	r3, #8
 8004fbe:	d824      	bhi.n	800500a <UART_SetConfig+0x342>
 8004fc0:	a201      	add	r2, pc, #4	; (adr r2, 8004fc8 <UART_SetConfig+0x300>)
 8004fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc6:	bf00      	nop
 8004fc8:	08004fed 	.word	0x08004fed
 8004fcc:	0800500b 	.word	0x0800500b
 8004fd0:	08004ff5 	.word	0x08004ff5
 8004fd4:	0800500b 	.word	0x0800500b
 8004fd8:	08004ffb 	.word	0x08004ffb
 8004fdc:	0800500b 	.word	0x0800500b
 8004fe0:	0800500b 	.word	0x0800500b
 8004fe4:	0800500b 	.word	0x0800500b
 8004fe8:	08005003 	.word	0x08005003
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fec:	f7fe fcfc 	bl	80039e8 <HAL_RCC_GetPCLK1Freq>
 8004ff0:	61f8      	str	r0, [r7, #28]
        break;
 8004ff2:	e010      	b.n	8005016 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ff4:	4b8f      	ldr	r3, [pc, #572]	; (8005234 <UART_SetConfig+0x56c>)
 8004ff6:	61fb      	str	r3, [r7, #28]
        break;
 8004ff8:	e00d      	b.n	8005016 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ffa:	f7fe fc5d 	bl	80038b8 <HAL_RCC_GetSysClockFreq>
 8004ffe:	61f8      	str	r0, [r7, #28]
        break;
 8005000:	e009      	b.n	8005016 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005002:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005006:	61fb      	str	r3, [r7, #28]
        break;
 8005008:	e005      	b.n	8005016 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800500a:	2300      	movs	r3, #0
 800500c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800500e:	2301      	movs	r3, #1
 8005010:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005014:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	2b00      	cmp	r3, #0
 800501a:	f000 80fb 	beq.w	8005214 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	4613      	mov	r3, r2
 8005024:	005b      	lsls	r3, r3, #1
 8005026:	4413      	add	r3, r2
 8005028:	69fa      	ldr	r2, [r7, #28]
 800502a:	429a      	cmp	r2, r3
 800502c:	d305      	bcc.n	800503a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005034:	69fa      	ldr	r2, [r7, #28]
 8005036:	429a      	cmp	r2, r3
 8005038:	d903      	bls.n	8005042 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005040:	e0e8      	b.n	8005214 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	2200      	movs	r2, #0
 8005046:	461c      	mov	r4, r3
 8005048:	4615      	mov	r5, r2
 800504a:	f04f 0200 	mov.w	r2, #0
 800504e:	f04f 0300 	mov.w	r3, #0
 8005052:	022b      	lsls	r3, r5, #8
 8005054:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005058:	0222      	lsls	r2, r4, #8
 800505a:	68f9      	ldr	r1, [r7, #12]
 800505c:	6849      	ldr	r1, [r1, #4]
 800505e:	0849      	lsrs	r1, r1, #1
 8005060:	2000      	movs	r0, #0
 8005062:	4688      	mov	r8, r1
 8005064:	4681      	mov	r9, r0
 8005066:	eb12 0a08 	adds.w	sl, r2, r8
 800506a:	eb43 0b09 	adc.w	fp, r3, r9
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	603b      	str	r3, [r7, #0]
 8005076:	607a      	str	r2, [r7, #4]
 8005078:	e9d7 2300 	ldrd	r2, r3, [r7]
 800507c:	4650      	mov	r0, sl
 800507e:	4659      	mov	r1, fp
 8005080:	f7fb fd92 	bl	8000ba8 <__aeabi_uldivmod>
 8005084:	4602      	mov	r2, r0
 8005086:	460b      	mov	r3, r1
 8005088:	4613      	mov	r3, r2
 800508a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005092:	d308      	bcc.n	80050a6 <UART_SetConfig+0x3de>
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800509a:	d204      	bcs.n	80050a6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	69ba      	ldr	r2, [r7, #24]
 80050a2:	60da      	str	r2, [r3, #12]
 80050a4:	e0b6      	b.n	8005214 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80050ac:	e0b2      	b.n	8005214 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	69db      	ldr	r3, [r3, #28]
 80050b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050b6:	d15e      	bne.n	8005176 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80050b8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80050bc:	2b08      	cmp	r3, #8
 80050be:	d828      	bhi.n	8005112 <UART_SetConfig+0x44a>
 80050c0:	a201      	add	r2, pc, #4	; (adr r2, 80050c8 <UART_SetConfig+0x400>)
 80050c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050c6:	bf00      	nop
 80050c8:	080050ed 	.word	0x080050ed
 80050cc:	080050f5 	.word	0x080050f5
 80050d0:	080050fd 	.word	0x080050fd
 80050d4:	08005113 	.word	0x08005113
 80050d8:	08005103 	.word	0x08005103
 80050dc:	08005113 	.word	0x08005113
 80050e0:	08005113 	.word	0x08005113
 80050e4:	08005113 	.word	0x08005113
 80050e8:	0800510b 	.word	0x0800510b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050ec:	f7fe fc7c 	bl	80039e8 <HAL_RCC_GetPCLK1Freq>
 80050f0:	61f8      	str	r0, [r7, #28]
        break;
 80050f2:	e014      	b.n	800511e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050f4:	f7fe fc8e 	bl	8003a14 <HAL_RCC_GetPCLK2Freq>
 80050f8:	61f8      	str	r0, [r7, #28]
        break;
 80050fa:	e010      	b.n	800511e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050fc:	4b4d      	ldr	r3, [pc, #308]	; (8005234 <UART_SetConfig+0x56c>)
 80050fe:	61fb      	str	r3, [r7, #28]
        break;
 8005100:	e00d      	b.n	800511e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005102:	f7fe fbd9 	bl	80038b8 <HAL_RCC_GetSysClockFreq>
 8005106:	61f8      	str	r0, [r7, #28]
        break;
 8005108:	e009      	b.n	800511e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800510a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800510e:	61fb      	str	r3, [r7, #28]
        break;
 8005110:	e005      	b.n	800511e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005112:	2300      	movs	r3, #0
 8005114:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800511c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	2b00      	cmp	r3, #0
 8005122:	d077      	beq.n	8005214 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	005a      	lsls	r2, r3, #1
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	085b      	lsrs	r3, r3, #1
 800512e:	441a      	add	r2, r3
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	fbb2 f3f3 	udiv	r3, r2, r3
 8005138:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	2b0f      	cmp	r3, #15
 800513e:	d916      	bls.n	800516e <UART_SetConfig+0x4a6>
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005146:	d212      	bcs.n	800516e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005148:	69bb      	ldr	r3, [r7, #24]
 800514a:	b29b      	uxth	r3, r3
 800514c:	f023 030f 	bic.w	r3, r3, #15
 8005150:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	085b      	lsrs	r3, r3, #1
 8005156:	b29b      	uxth	r3, r3
 8005158:	f003 0307 	and.w	r3, r3, #7
 800515c:	b29a      	uxth	r2, r3
 800515e:	8afb      	ldrh	r3, [r7, #22]
 8005160:	4313      	orrs	r3, r2
 8005162:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	8afa      	ldrh	r2, [r7, #22]
 800516a:	60da      	str	r2, [r3, #12]
 800516c:	e052      	b.n	8005214 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800516e:	2301      	movs	r3, #1
 8005170:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005174:	e04e      	b.n	8005214 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005176:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800517a:	2b08      	cmp	r3, #8
 800517c:	d827      	bhi.n	80051ce <UART_SetConfig+0x506>
 800517e:	a201      	add	r2, pc, #4	; (adr r2, 8005184 <UART_SetConfig+0x4bc>)
 8005180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005184:	080051a9 	.word	0x080051a9
 8005188:	080051b1 	.word	0x080051b1
 800518c:	080051b9 	.word	0x080051b9
 8005190:	080051cf 	.word	0x080051cf
 8005194:	080051bf 	.word	0x080051bf
 8005198:	080051cf 	.word	0x080051cf
 800519c:	080051cf 	.word	0x080051cf
 80051a0:	080051cf 	.word	0x080051cf
 80051a4:	080051c7 	.word	0x080051c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051a8:	f7fe fc1e 	bl	80039e8 <HAL_RCC_GetPCLK1Freq>
 80051ac:	61f8      	str	r0, [r7, #28]
        break;
 80051ae:	e014      	b.n	80051da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051b0:	f7fe fc30 	bl	8003a14 <HAL_RCC_GetPCLK2Freq>
 80051b4:	61f8      	str	r0, [r7, #28]
        break;
 80051b6:	e010      	b.n	80051da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051b8:	4b1e      	ldr	r3, [pc, #120]	; (8005234 <UART_SetConfig+0x56c>)
 80051ba:	61fb      	str	r3, [r7, #28]
        break;
 80051bc:	e00d      	b.n	80051da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051be:	f7fe fb7b 	bl	80038b8 <HAL_RCC_GetSysClockFreq>
 80051c2:	61f8      	str	r0, [r7, #28]
        break;
 80051c4:	e009      	b.n	80051da <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051ca:	61fb      	str	r3, [r7, #28]
        break;
 80051cc:	e005      	b.n	80051da <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80051ce:	2300      	movs	r3, #0
 80051d0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80051d8:	bf00      	nop
    }

    if (pclk != 0U)
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d019      	beq.n	8005214 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	085a      	lsrs	r2, r3, #1
 80051e6:	69fb      	ldr	r3, [r7, #28]
 80051e8:	441a      	add	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80051f2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051f4:	69bb      	ldr	r3, [r7, #24]
 80051f6:	2b0f      	cmp	r3, #15
 80051f8:	d909      	bls.n	800520e <UART_SetConfig+0x546>
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005200:	d205      	bcs.n	800520e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	b29a      	uxth	r2, r3
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	60da      	str	r2, [r3, #12]
 800520c:	e002      	b.n	8005214 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2200      	movs	r2, #0
 8005218:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2200      	movs	r2, #0
 800521e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005220:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005224:	4618      	mov	r0, r3
 8005226:	3728      	adds	r7, #40	; 0x28
 8005228:	46bd      	mov	sp, r7
 800522a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800522e:	bf00      	nop
 8005230:	40008000 	.word	0x40008000
 8005234:	00f42400 	.word	0x00f42400

08005238 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005244:	f003 0301 	and.w	r3, r3, #1
 8005248:	2b00      	cmp	r3, #0
 800524a:	d00a      	beq.n	8005262 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005266:	f003 0302 	and.w	r3, r3, #2
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00a      	beq.n	8005284 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	430a      	orrs	r2, r1
 8005282:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005288:	f003 0304 	and.w	r3, r3, #4
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00a      	beq.n	80052a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	430a      	orrs	r2, r1
 80052a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052aa:	f003 0308 	and.w	r3, r3, #8
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d00a      	beq.n	80052c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	430a      	orrs	r2, r1
 80052c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052cc:	f003 0310 	and.w	r3, r3, #16
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d00a      	beq.n	80052ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	430a      	orrs	r2, r1
 80052e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ee:	f003 0320 	and.w	r3, r3, #32
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d00a      	beq.n	800530c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	430a      	orrs	r2, r1
 800530a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005314:	2b00      	cmp	r3, #0
 8005316:	d01a      	beq.n	800534e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	430a      	orrs	r2, r1
 800532c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005336:	d10a      	bne.n	800534e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	430a      	orrs	r2, r1
 800534c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005356:	2b00      	cmp	r3, #0
 8005358:	d00a      	beq.n	8005370 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	430a      	orrs	r2, r1
 800536e:	605a      	str	r2, [r3, #4]
  }
}
 8005370:	bf00      	nop
 8005372:	370c      	adds	r7, #12
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b086      	sub	sp, #24
 8005380:	af02      	add	r7, sp, #8
 8005382:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800538c:	f7fc fd42 	bl	8001e14 <HAL_GetTick>
 8005390:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 0308 	and.w	r3, r3, #8
 800539c:	2b08      	cmp	r3, #8
 800539e:	d10e      	bne.n	80053be <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053a4:	9300      	str	r3, [sp, #0]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2200      	movs	r2, #0
 80053aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 f82d 	bl	800540e <UART_WaitOnFlagUntilTimeout>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d001      	beq.n	80053be <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e023      	b.n	8005406 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f003 0304 	and.w	r3, r3, #4
 80053c8:	2b04      	cmp	r3, #4
 80053ca:	d10e      	bne.n	80053ea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80053d0:	9300      	str	r3, [sp, #0]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 f817 	bl	800540e <UART_WaitOnFlagUntilTimeout>
 80053e0:	4603      	mov	r3, r0
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d001      	beq.n	80053ea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053e6:	2303      	movs	r3, #3
 80053e8:	e00d      	b.n	8005406 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2220      	movs	r2, #32
 80053ee:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2220      	movs	r2, #32
 80053f4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005404:	2300      	movs	r3, #0
}
 8005406:	4618      	mov	r0, r3
 8005408:	3710      	adds	r7, #16
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b09c      	sub	sp, #112	; 0x70
 8005412:	af00      	add	r7, sp, #0
 8005414:	60f8      	str	r0, [r7, #12]
 8005416:	60b9      	str	r1, [r7, #8]
 8005418:	603b      	str	r3, [r7, #0]
 800541a:	4613      	mov	r3, r2
 800541c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800541e:	e0a5      	b.n	800556c <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005420:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005422:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005426:	f000 80a1 	beq.w	800556c <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800542a:	f7fc fcf3 	bl	8001e14 <HAL_GetTick>
 800542e:	4602      	mov	r2, r0
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	1ad3      	subs	r3, r2, r3
 8005434:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005436:	429a      	cmp	r2, r3
 8005438:	d302      	bcc.n	8005440 <UART_WaitOnFlagUntilTimeout+0x32>
 800543a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800543c:	2b00      	cmp	r3, #0
 800543e:	d13e      	bne.n	80054be <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005446:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005448:	e853 3f00 	ldrex	r3, [r3]
 800544c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800544e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005450:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005454:	667b      	str	r3, [r7, #100]	; 0x64
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	461a      	mov	r2, r3
 800545c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800545e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005460:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005462:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005464:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005466:	e841 2300 	strex	r3, r2, [r1]
 800546a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800546c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800546e:	2b00      	cmp	r3, #0
 8005470:	d1e6      	bne.n	8005440 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	3308      	adds	r3, #8
 8005478:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800547a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800547c:	e853 3f00 	ldrex	r3, [r3]
 8005480:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005484:	f023 0301 	bic.w	r3, r3, #1
 8005488:	663b      	str	r3, [r7, #96]	; 0x60
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	3308      	adds	r3, #8
 8005490:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005492:	64ba      	str	r2, [r7, #72]	; 0x48
 8005494:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005496:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005498:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800549a:	e841 2300 	strex	r3, r2, [r1]
 800549e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80054a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d1e5      	bne.n	8005472 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2220      	movs	r2, #32
 80054aa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2220      	movs	r2, #32
 80054b0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e067      	b.n	800558e <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0304 	and.w	r3, r3, #4
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d04f      	beq.n	800556c <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	69db      	ldr	r3, [r3, #28]
 80054d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80054da:	d147      	bne.n	800556c <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80054e4:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ee:	e853 3f00 	ldrex	r3, [r3]
 80054f2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80054fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	461a      	mov	r2, r3
 8005502:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005504:	637b      	str	r3, [r7, #52]	; 0x34
 8005506:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005508:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800550a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800550c:	e841 2300 	strex	r3, r2, [r1]
 8005510:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005514:	2b00      	cmp	r3, #0
 8005516:	d1e6      	bne.n	80054e6 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	3308      	adds	r3, #8
 800551e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	e853 3f00 	ldrex	r3, [r3]
 8005526:	613b      	str	r3, [r7, #16]
   return(result);
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	f023 0301 	bic.w	r3, r3, #1
 800552e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3308      	adds	r3, #8
 8005536:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005538:	623a      	str	r2, [r7, #32]
 800553a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800553c:	69f9      	ldr	r1, [r7, #28]
 800553e:	6a3a      	ldr	r2, [r7, #32]
 8005540:	e841 2300 	strex	r3, r2, [r1]
 8005544:	61bb      	str	r3, [r7, #24]
   return(result);
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d1e5      	bne.n	8005518 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2220      	movs	r2, #32
 8005550:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2220      	movs	r2, #32
 8005556:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2220      	movs	r2, #32
 800555c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005568:	2303      	movs	r3, #3
 800556a:	e010      	b.n	800558e <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	69da      	ldr	r2, [r3, #28]
 8005572:	68bb      	ldr	r3, [r7, #8]
 8005574:	4013      	ands	r3, r2
 8005576:	68ba      	ldr	r2, [r7, #8]
 8005578:	429a      	cmp	r2, r3
 800557a:	bf0c      	ite	eq
 800557c:	2301      	moveq	r3, #1
 800557e:	2300      	movne	r3, #0
 8005580:	b2db      	uxtb	r3, r3
 8005582:	461a      	mov	r2, r3
 8005584:	79fb      	ldrb	r3, [r7, #7]
 8005586:	429a      	cmp	r2, r3
 8005588:	f43f af4a 	beq.w	8005420 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800558c:	2300      	movs	r3, #0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3770      	adds	r7, #112	; 0x70
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
	...

08005598 <__errno>:
 8005598:	4b01      	ldr	r3, [pc, #4]	; (80055a0 <__errno+0x8>)
 800559a:	6818      	ldr	r0, [r3, #0]
 800559c:	4770      	bx	lr
 800559e:	bf00      	nop
 80055a0:	2000000c 	.word	0x2000000c

080055a4 <__libc_init_array>:
 80055a4:	b570      	push	{r4, r5, r6, lr}
 80055a6:	4d0d      	ldr	r5, [pc, #52]	; (80055dc <__libc_init_array+0x38>)
 80055a8:	4c0d      	ldr	r4, [pc, #52]	; (80055e0 <__libc_init_array+0x3c>)
 80055aa:	1b64      	subs	r4, r4, r5
 80055ac:	10a4      	asrs	r4, r4, #2
 80055ae:	2600      	movs	r6, #0
 80055b0:	42a6      	cmp	r6, r4
 80055b2:	d109      	bne.n	80055c8 <__libc_init_array+0x24>
 80055b4:	4d0b      	ldr	r5, [pc, #44]	; (80055e4 <__libc_init_array+0x40>)
 80055b6:	4c0c      	ldr	r4, [pc, #48]	; (80055e8 <__libc_init_array+0x44>)
 80055b8:	f002 ff02 	bl	80083c0 <_init>
 80055bc:	1b64      	subs	r4, r4, r5
 80055be:	10a4      	asrs	r4, r4, #2
 80055c0:	2600      	movs	r6, #0
 80055c2:	42a6      	cmp	r6, r4
 80055c4:	d105      	bne.n	80055d2 <__libc_init_array+0x2e>
 80055c6:	bd70      	pop	{r4, r5, r6, pc}
 80055c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80055cc:	4798      	blx	r3
 80055ce:	3601      	adds	r6, #1
 80055d0:	e7ee      	b.n	80055b0 <__libc_init_array+0xc>
 80055d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80055d6:	4798      	blx	r3
 80055d8:	3601      	adds	r6, #1
 80055da:	e7f2      	b.n	80055c2 <__libc_init_array+0x1e>
 80055dc:	08008844 	.word	0x08008844
 80055e0:	08008844 	.word	0x08008844
 80055e4:	08008844 	.word	0x08008844
 80055e8:	08008848 	.word	0x08008848

080055ec <memset>:
 80055ec:	4402      	add	r2, r0
 80055ee:	4603      	mov	r3, r0
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d100      	bne.n	80055f6 <memset+0xa>
 80055f4:	4770      	bx	lr
 80055f6:	f803 1b01 	strb.w	r1, [r3], #1
 80055fa:	e7f9      	b.n	80055f0 <memset+0x4>

080055fc <__cvt>:
 80055fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005600:	ec55 4b10 	vmov	r4, r5, d0
 8005604:	2d00      	cmp	r5, #0
 8005606:	460e      	mov	r6, r1
 8005608:	4619      	mov	r1, r3
 800560a:	462b      	mov	r3, r5
 800560c:	bfbb      	ittet	lt
 800560e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005612:	461d      	movlt	r5, r3
 8005614:	2300      	movge	r3, #0
 8005616:	232d      	movlt	r3, #45	; 0x2d
 8005618:	700b      	strb	r3, [r1, #0]
 800561a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800561c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005620:	4691      	mov	r9, r2
 8005622:	f023 0820 	bic.w	r8, r3, #32
 8005626:	bfbc      	itt	lt
 8005628:	4622      	movlt	r2, r4
 800562a:	4614      	movlt	r4, r2
 800562c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005630:	d005      	beq.n	800563e <__cvt+0x42>
 8005632:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005636:	d100      	bne.n	800563a <__cvt+0x3e>
 8005638:	3601      	adds	r6, #1
 800563a:	2102      	movs	r1, #2
 800563c:	e000      	b.n	8005640 <__cvt+0x44>
 800563e:	2103      	movs	r1, #3
 8005640:	ab03      	add	r3, sp, #12
 8005642:	9301      	str	r3, [sp, #4]
 8005644:	ab02      	add	r3, sp, #8
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	ec45 4b10 	vmov	d0, r4, r5
 800564c:	4653      	mov	r3, sl
 800564e:	4632      	mov	r2, r6
 8005650:	f000 fcea 	bl	8006028 <_dtoa_r>
 8005654:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005658:	4607      	mov	r7, r0
 800565a:	d102      	bne.n	8005662 <__cvt+0x66>
 800565c:	f019 0f01 	tst.w	r9, #1
 8005660:	d022      	beq.n	80056a8 <__cvt+0xac>
 8005662:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005666:	eb07 0906 	add.w	r9, r7, r6
 800566a:	d110      	bne.n	800568e <__cvt+0x92>
 800566c:	783b      	ldrb	r3, [r7, #0]
 800566e:	2b30      	cmp	r3, #48	; 0x30
 8005670:	d10a      	bne.n	8005688 <__cvt+0x8c>
 8005672:	2200      	movs	r2, #0
 8005674:	2300      	movs	r3, #0
 8005676:	4620      	mov	r0, r4
 8005678:	4629      	mov	r1, r5
 800567a:	f7fb fa25 	bl	8000ac8 <__aeabi_dcmpeq>
 800567e:	b918      	cbnz	r0, 8005688 <__cvt+0x8c>
 8005680:	f1c6 0601 	rsb	r6, r6, #1
 8005684:	f8ca 6000 	str.w	r6, [sl]
 8005688:	f8da 3000 	ldr.w	r3, [sl]
 800568c:	4499      	add	r9, r3
 800568e:	2200      	movs	r2, #0
 8005690:	2300      	movs	r3, #0
 8005692:	4620      	mov	r0, r4
 8005694:	4629      	mov	r1, r5
 8005696:	f7fb fa17 	bl	8000ac8 <__aeabi_dcmpeq>
 800569a:	b108      	cbz	r0, 80056a0 <__cvt+0xa4>
 800569c:	f8cd 900c 	str.w	r9, [sp, #12]
 80056a0:	2230      	movs	r2, #48	; 0x30
 80056a2:	9b03      	ldr	r3, [sp, #12]
 80056a4:	454b      	cmp	r3, r9
 80056a6:	d307      	bcc.n	80056b8 <__cvt+0xbc>
 80056a8:	9b03      	ldr	r3, [sp, #12]
 80056aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80056ac:	1bdb      	subs	r3, r3, r7
 80056ae:	4638      	mov	r0, r7
 80056b0:	6013      	str	r3, [r2, #0]
 80056b2:	b004      	add	sp, #16
 80056b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056b8:	1c59      	adds	r1, r3, #1
 80056ba:	9103      	str	r1, [sp, #12]
 80056bc:	701a      	strb	r2, [r3, #0]
 80056be:	e7f0      	b.n	80056a2 <__cvt+0xa6>

080056c0 <__exponent>:
 80056c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056c2:	4603      	mov	r3, r0
 80056c4:	2900      	cmp	r1, #0
 80056c6:	bfb8      	it	lt
 80056c8:	4249      	neglt	r1, r1
 80056ca:	f803 2b02 	strb.w	r2, [r3], #2
 80056ce:	bfb4      	ite	lt
 80056d0:	222d      	movlt	r2, #45	; 0x2d
 80056d2:	222b      	movge	r2, #43	; 0x2b
 80056d4:	2909      	cmp	r1, #9
 80056d6:	7042      	strb	r2, [r0, #1]
 80056d8:	dd2a      	ble.n	8005730 <__exponent+0x70>
 80056da:	f10d 0407 	add.w	r4, sp, #7
 80056de:	46a4      	mov	ip, r4
 80056e0:	270a      	movs	r7, #10
 80056e2:	46a6      	mov	lr, r4
 80056e4:	460a      	mov	r2, r1
 80056e6:	fb91 f6f7 	sdiv	r6, r1, r7
 80056ea:	fb07 1516 	mls	r5, r7, r6, r1
 80056ee:	3530      	adds	r5, #48	; 0x30
 80056f0:	2a63      	cmp	r2, #99	; 0x63
 80056f2:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80056f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80056fa:	4631      	mov	r1, r6
 80056fc:	dcf1      	bgt.n	80056e2 <__exponent+0x22>
 80056fe:	3130      	adds	r1, #48	; 0x30
 8005700:	f1ae 0502 	sub.w	r5, lr, #2
 8005704:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005708:	1c44      	adds	r4, r0, #1
 800570a:	4629      	mov	r1, r5
 800570c:	4561      	cmp	r1, ip
 800570e:	d30a      	bcc.n	8005726 <__exponent+0x66>
 8005710:	f10d 0209 	add.w	r2, sp, #9
 8005714:	eba2 020e 	sub.w	r2, r2, lr
 8005718:	4565      	cmp	r5, ip
 800571a:	bf88      	it	hi
 800571c:	2200      	movhi	r2, #0
 800571e:	4413      	add	r3, r2
 8005720:	1a18      	subs	r0, r3, r0
 8005722:	b003      	add	sp, #12
 8005724:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005726:	f811 2b01 	ldrb.w	r2, [r1], #1
 800572a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800572e:	e7ed      	b.n	800570c <__exponent+0x4c>
 8005730:	2330      	movs	r3, #48	; 0x30
 8005732:	3130      	adds	r1, #48	; 0x30
 8005734:	7083      	strb	r3, [r0, #2]
 8005736:	70c1      	strb	r1, [r0, #3]
 8005738:	1d03      	adds	r3, r0, #4
 800573a:	e7f1      	b.n	8005720 <__exponent+0x60>

0800573c <_printf_float>:
 800573c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005740:	ed2d 8b02 	vpush	{d8}
 8005744:	b08d      	sub	sp, #52	; 0x34
 8005746:	460c      	mov	r4, r1
 8005748:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800574c:	4616      	mov	r6, r2
 800574e:	461f      	mov	r7, r3
 8005750:	4605      	mov	r5, r0
 8005752:	f001 fa57 	bl	8006c04 <_localeconv_r>
 8005756:	f8d0 a000 	ldr.w	sl, [r0]
 800575a:	4650      	mov	r0, sl
 800575c:	f7fa fd38 	bl	80001d0 <strlen>
 8005760:	2300      	movs	r3, #0
 8005762:	930a      	str	r3, [sp, #40]	; 0x28
 8005764:	6823      	ldr	r3, [r4, #0]
 8005766:	9305      	str	r3, [sp, #20]
 8005768:	f8d8 3000 	ldr.w	r3, [r8]
 800576c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005770:	3307      	adds	r3, #7
 8005772:	f023 0307 	bic.w	r3, r3, #7
 8005776:	f103 0208 	add.w	r2, r3, #8
 800577a:	f8c8 2000 	str.w	r2, [r8]
 800577e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005782:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005786:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800578a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800578e:	9307      	str	r3, [sp, #28]
 8005790:	f8cd 8018 	str.w	r8, [sp, #24]
 8005794:	ee08 0a10 	vmov	s16, r0
 8005798:	4b9f      	ldr	r3, [pc, #636]	; (8005a18 <_printf_float+0x2dc>)
 800579a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800579e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80057a2:	f7fb f9c3 	bl	8000b2c <__aeabi_dcmpun>
 80057a6:	bb88      	cbnz	r0, 800580c <_printf_float+0xd0>
 80057a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057ac:	4b9a      	ldr	r3, [pc, #616]	; (8005a18 <_printf_float+0x2dc>)
 80057ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80057b2:	f7fb f99d 	bl	8000af0 <__aeabi_dcmple>
 80057b6:	bb48      	cbnz	r0, 800580c <_printf_float+0xd0>
 80057b8:	2200      	movs	r2, #0
 80057ba:	2300      	movs	r3, #0
 80057bc:	4640      	mov	r0, r8
 80057be:	4649      	mov	r1, r9
 80057c0:	f7fb f98c 	bl	8000adc <__aeabi_dcmplt>
 80057c4:	b110      	cbz	r0, 80057cc <_printf_float+0x90>
 80057c6:	232d      	movs	r3, #45	; 0x2d
 80057c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057cc:	4b93      	ldr	r3, [pc, #588]	; (8005a1c <_printf_float+0x2e0>)
 80057ce:	4894      	ldr	r0, [pc, #592]	; (8005a20 <_printf_float+0x2e4>)
 80057d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80057d4:	bf94      	ite	ls
 80057d6:	4698      	movls	r8, r3
 80057d8:	4680      	movhi	r8, r0
 80057da:	2303      	movs	r3, #3
 80057dc:	6123      	str	r3, [r4, #16]
 80057de:	9b05      	ldr	r3, [sp, #20]
 80057e0:	f023 0204 	bic.w	r2, r3, #4
 80057e4:	6022      	str	r2, [r4, #0]
 80057e6:	f04f 0900 	mov.w	r9, #0
 80057ea:	9700      	str	r7, [sp, #0]
 80057ec:	4633      	mov	r3, r6
 80057ee:	aa0b      	add	r2, sp, #44	; 0x2c
 80057f0:	4621      	mov	r1, r4
 80057f2:	4628      	mov	r0, r5
 80057f4:	f000 f9d8 	bl	8005ba8 <_printf_common>
 80057f8:	3001      	adds	r0, #1
 80057fa:	f040 8090 	bne.w	800591e <_printf_float+0x1e2>
 80057fe:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005802:	b00d      	add	sp, #52	; 0x34
 8005804:	ecbd 8b02 	vpop	{d8}
 8005808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800580c:	4642      	mov	r2, r8
 800580e:	464b      	mov	r3, r9
 8005810:	4640      	mov	r0, r8
 8005812:	4649      	mov	r1, r9
 8005814:	f7fb f98a 	bl	8000b2c <__aeabi_dcmpun>
 8005818:	b140      	cbz	r0, 800582c <_printf_float+0xf0>
 800581a:	464b      	mov	r3, r9
 800581c:	2b00      	cmp	r3, #0
 800581e:	bfbc      	itt	lt
 8005820:	232d      	movlt	r3, #45	; 0x2d
 8005822:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005826:	487f      	ldr	r0, [pc, #508]	; (8005a24 <_printf_float+0x2e8>)
 8005828:	4b7f      	ldr	r3, [pc, #508]	; (8005a28 <_printf_float+0x2ec>)
 800582a:	e7d1      	b.n	80057d0 <_printf_float+0x94>
 800582c:	6863      	ldr	r3, [r4, #4]
 800582e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005832:	9206      	str	r2, [sp, #24]
 8005834:	1c5a      	adds	r2, r3, #1
 8005836:	d13f      	bne.n	80058b8 <_printf_float+0x17c>
 8005838:	2306      	movs	r3, #6
 800583a:	6063      	str	r3, [r4, #4]
 800583c:	9b05      	ldr	r3, [sp, #20]
 800583e:	6861      	ldr	r1, [r4, #4]
 8005840:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005844:	2300      	movs	r3, #0
 8005846:	9303      	str	r3, [sp, #12]
 8005848:	ab0a      	add	r3, sp, #40	; 0x28
 800584a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800584e:	ab09      	add	r3, sp, #36	; 0x24
 8005850:	ec49 8b10 	vmov	d0, r8, r9
 8005854:	9300      	str	r3, [sp, #0]
 8005856:	6022      	str	r2, [r4, #0]
 8005858:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800585c:	4628      	mov	r0, r5
 800585e:	f7ff fecd 	bl	80055fc <__cvt>
 8005862:	9b06      	ldr	r3, [sp, #24]
 8005864:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005866:	2b47      	cmp	r3, #71	; 0x47
 8005868:	4680      	mov	r8, r0
 800586a:	d108      	bne.n	800587e <_printf_float+0x142>
 800586c:	1cc8      	adds	r0, r1, #3
 800586e:	db02      	blt.n	8005876 <_printf_float+0x13a>
 8005870:	6863      	ldr	r3, [r4, #4]
 8005872:	4299      	cmp	r1, r3
 8005874:	dd41      	ble.n	80058fa <_printf_float+0x1be>
 8005876:	f1ab 0b02 	sub.w	fp, fp, #2
 800587a:	fa5f fb8b 	uxtb.w	fp, fp
 800587e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005882:	d820      	bhi.n	80058c6 <_printf_float+0x18a>
 8005884:	3901      	subs	r1, #1
 8005886:	465a      	mov	r2, fp
 8005888:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800588c:	9109      	str	r1, [sp, #36]	; 0x24
 800588e:	f7ff ff17 	bl	80056c0 <__exponent>
 8005892:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005894:	1813      	adds	r3, r2, r0
 8005896:	2a01      	cmp	r2, #1
 8005898:	4681      	mov	r9, r0
 800589a:	6123      	str	r3, [r4, #16]
 800589c:	dc02      	bgt.n	80058a4 <_printf_float+0x168>
 800589e:	6822      	ldr	r2, [r4, #0]
 80058a0:	07d2      	lsls	r2, r2, #31
 80058a2:	d501      	bpl.n	80058a8 <_printf_float+0x16c>
 80058a4:	3301      	adds	r3, #1
 80058a6:	6123      	str	r3, [r4, #16]
 80058a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d09c      	beq.n	80057ea <_printf_float+0xae>
 80058b0:	232d      	movs	r3, #45	; 0x2d
 80058b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058b6:	e798      	b.n	80057ea <_printf_float+0xae>
 80058b8:	9a06      	ldr	r2, [sp, #24]
 80058ba:	2a47      	cmp	r2, #71	; 0x47
 80058bc:	d1be      	bne.n	800583c <_printf_float+0x100>
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d1bc      	bne.n	800583c <_printf_float+0x100>
 80058c2:	2301      	movs	r3, #1
 80058c4:	e7b9      	b.n	800583a <_printf_float+0xfe>
 80058c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80058ca:	d118      	bne.n	80058fe <_printf_float+0x1c2>
 80058cc:	2900      	cmp	r1, #0
 80058ce:	6863      	ldr	r3, [r4, #4]
 80058d0:	dd0b      	ble.n	80058ea <_printf_float+0x1ae>
 80058d2:	6121      	str	r1, [r4, #16]
 80058d4:	b913      	cbnz	r3, 80058dc <_printf_float+0x1a0>
 80058d6:	6822      	ldr	r2, [r4, #0]
 80058d8:	07d0      	lsls	r0, r2, #31
 80058da:	d502      	bpl.n	80058e2 <_printf_float+0x1a6>
 80058dc:	3301      	adds	r3, #1
 80058de:	440b      	add	r3, r1
 80058e0:	6123      	str	r3, [r4, #16]
 80058e2:	65a1      	str	r1, [r4, #88]	; 0x58
 80058e4:	f04f 0900 	mov.w	r9, #0
 80058e8:	e7de      	b.n	80058a8 <_printf_float+0x16c>
 80058ea:	b913      	cbnz	r3, 80058f2 <_printf_float+0x1b6>
 80058ec:	6822      	ldr	r2, [r4, #0]
 80058ee:	07d2      	lsls	r2, r2, #31
 80058f0:	d501      	bpl.n	80058f6 <_printf_float+0x1ba>
 80058f2:	3302      	adds	r3, #2
 80058f4:	e7f4      	b.n	80058e0 <_printf_float+0x1a4>
 80058f6:	2301      	movs	r3, #1
 80058f8:	e7f2      	b.n	80058e0 <_printf_float+0x1a4>
 80058fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80058fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005900:	4299      	cmp	r1, r3
 8005902:	db05      	blt.n	8005910 <_printf_float+0x1d4>
 8005904:	6823      	ldr	r3, [r4, #0]
 8005906:	6121      	str	r1, [r4, #16]
 8005908:	07d8      	lsls	r0, r3, #31
 800590a:	d5ea      	bpl.n	80058e2 <_printf_float+0x1a6>
 800590c:	1c4b      	adds	r3, r1, #1
 800590e:	e7e7      	b.n	80058e0 <_printf_float+0x1a4>
 8005910:	2900      	cmp	r1, #0
 8005912:	bfd4      	ite	le
 8005914:	f1c1 0202 	rsble	r2, r1, #2
 8005918:	2201      	movgt	r2, #1
 800591a:	4413      	add	r3, r2
 800591c:	e7e0      	b.n	80058e0 <_printf_float+0x1a4>
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	055a      	lsls	r2, r3, #21
 8005922:	d407      	bmi.n	8005934 <_printf_float+0x1f8>
 8005924:	6923      	ldr	r3, [r4, #16]
 8005926:	4642      	mov	r2, r8
 8005928:	4631      	mov	r1, r6
 800592a:	4628      	mov	r0, r5
 800592c:	47b8      	blx	r7
 800592e:	3001      	adds	r0, #1
 8005930:	d12c      	bne.n	800598c <_printf_float+0x250>
 8005932:	e764      	b.n	80057fe <_printf_float+0xc2>
 8005934:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005938:	f240 80e0 	bls.w	8005afc <_printf_float+0x3c0>
 800593c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005940:	2200      	movs	r2, #0
 8005942:	2300      	movs	r3, #0
 8005944:	f7fb f8c0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005948:	2800      	cmp	r0, #0
 800594a:	d034      	beq.n	80059b6 <_printf_float+0x27a>
 800594c:	4a37      	ldr	r2, [pc, #220]	; (8005a2c <_printf_float+0x2f0>)
 800594e:	2301      	movs	r3, #1
 8005950:	4631      	mov	r1, r6
 8005952:	4628      	mov	r0, r5
 8005954:	47b8      	blx	r7
 8005956:	3001      	adds	r0, #1
 8005958:	f43f af51 	beq.w	80057fe <_printf_float+0xc2>
 800595c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005960:	429a      	cmp	r2, r3
 8005962:	db02      	blt.n	800596a <_printf_float+0x22e>
 8005964:	6823      	ldr	r3, [r4, #0]
 8005966:	07d8      	lsls	r0, r3, #31
 8005968:	d510      	bpl.n	800598c <_printf_float+0x250>
 800596a:	ee18 3a10 	vmov	r3, s16
 800596e:	4652      	mov	r2, sl
 8005970:	4631      	mov	r1, r6
 8005972:	4628      	mov	r0, r5
 8005974:	47b8      	blx	r7
 8005976:	3001      	adds	r0, #1
 8005978:	f43f af41 	beq.w	80057fe <_printf_float+0xc2>
 800597c:	f04f 0800 	mov.w	r8, #0
 8005980:	f104 091a 	add.w	r9, r4, #26
 8005984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005986:	3b01      	subs	r3, #1
 8005988:	4543      	cmp	r3, r8
 800598a:	dc09      	bgt.n	80059a0 <_printf_float+0x264>
 800598c:	6823      	ldr	r3, [r4, #0]
 800598e:	079b      	lsls	r3, r3, #30
 8005990:	f100 8105 	bmi.w	8005b9e <_printf_float+0x462>
 8005994:	68e0      	ldr	r0, [r4, #12]
 8005996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005998:	4298      	cmp	r0, r3
 800599a:	bfb8      	it	lt
 800599c:	4618      	movlt	r0, r3
 800599e:	e730      	b.n	8005802 <_printf_float+0xc6>
 80059a0:	2301      	movs	r3, #1
 80059a2:	464a      	mov	r2, r9
 80059a4:	4631      	mov	r1, r6
 80059a6:	4628      	mov	r0, r5
 80059a8:	47b8      	blx	r7
 80059aa:	3001      	adds	r0, #1
 80059ac:	f43f af27 	beq.w	80057fe <_printf_float+0xc2>
 80059b0:	f108 0801 	add.w	r8, r8, #1
 80059b4:	e7e6      	b.n	8005984 <_printf_float+0x248>
 80059b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	dc39      	bgt.n	8005a30 <_printf_float+0x2f4>
 80059bc:	4a1b      	ldr	r2, [pc, #108]	; (8005a2c <_printf_float+0x2f0>)
 80059be:	2301      	movs	r3, #1
 80059c0:	4631      	mov	r1, r6
 80059c2:	4628      	mov	r0, r5
 80059c4:	47b8      	blx	r7
 80059c6:	3001      	adds	r0, #1
 80059c8:	f43f af19 	beq.w	80057fe <_printf_float+0xc2>
 80059cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80059d0:	4313      	orrs	r3, r2
 80059d2:	d102      	bne.n	80059da <_printf_float+0x29e>
 80059d4:	6823      	ldr	r3, [r4, #0]
 80059d6:	07d9      	lsls	r1, r3, #31
 80059d8:	d5d8      	bpl.n	800598c <_printf_float+0x250>
 80059da:	ee18 3a10 	vmov	r3, s16
 80059de:	4652      	mov	r2, sl
 80059e0:	4631      	mov	r1, r6
 80059e2:	4628      	mov	r0, r5
 80059e4:	47b8      	blx	r7
 80059e6:	3001      	adds	r0, #1
 80059e8:	f43f af09 	beq.w	80057fe <_printf_float+0xc2>
 80059ec:	f04f 0900 	mov.w	r9, #0
 80059f0:	f104 0a1a 	add.w	sl, r4, #26
 80059f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059f6:	425b      	negs	r3, r3
 80059f8:	454b      	cmp	r3, r9
 80059fa:	dc01      	bgt.n	8005a00 <_printf_float+0x2c4>
 80059fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059fe:	e792      	b.n	8005926 <_printf_float+0x1ea>
 8005a00:	2301      	movs	r3, #1
 8005a02:	4652      	mov	r2, sl
 8005a04:	4631      	mov	r1, r6
 8005a06:	4628      	mov	r0, r5
 8005a08:	47b8      	blx	r7
 8005a0a:	3001      	adds	r0, #1
 8005a0c:	f43f aef7 	beq.w	80057fe <_printf_float+0xc2>
 8005a10:	f109 0901 	add.w	r9, r9, #1
 8005a14:	e7ee      	b.n	80059f4 <_printf_float+0x2b8>
 8005a16:	bf00      	nop
 8005a18:	7fefffff 	.word	0x7fefffff
 8005a1c:	08008468 	.word	0x08008468
 8005a20:	0800846c 	.word	0x0800846c
 8005a24:	08008474 	.word	0x08008474
 8005a28:	08008470 	.word	0x08008470
 8005a2c:	08008478 	.word	0x08008478
 8005a30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a32:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005a34:	429a      	cmp	r2, r3
 8005a36:	bfa8      	it	ge
 8005a38:	461a      	movge	r2, r3
 8005a3a:	2a00      	cmp	r2, #0
 8005a3c:	4691      	mov	r9, r2
 8005a3e:	dc37      	bgt.n	8005ab0 <_printf_float+0x374>
 8005a40:	f04f 0b00 	mov.w	fp, #0
 8005a44:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a48:	f104 021a 	add.w	r2, r4, #26
 8005a4c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005a4e:	9305      	str	r3, [sp, #20]
 8005a50:	eba3 0309 	sub.w	r3, r3, r9
 8005a54:	455b      	cmp	r3, fp
 8005a56:	dc33      	bgt.n	8005ac0 <_printf_float+0x384>
 8005a58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	db3b      	blt.n	8005ad8 <_printf_float+0x39c>
 8005a60:	6823      	ldr	r3, [r4, #0]
 8005a62:	07da      	lsls	r2, r3, #31
 8005a64:	d438      	bmi.n	8005ad8 <_printf_float+0x39c>
 8005a66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a68:	9a05      	ldr	r2, [sp, #20]
 8005a6a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a6c:	1a9a      	subs	r2, r3, r2
 8005a6e:	eba3 0901 	sub.w	r9, r3, r1
 8005a72:	4591      	cmp	r9, r2
 8005a74:	bfa8      	it	ge
 8005a76:	4691      	movge	r9, r2
 8005a78:	f1b9 0f00 	cmp.w	r9, #0
 8005a7c:	dc35      	bgt.n	8005aea <_printf_float+0x3ae>
 8005a7e:	f04f 0800 	mov.w	r8, #0
 8005a82:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a86:	f104 0a1a 	add.w	sl, r4, #26
 8005a8a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a8e:	1a9b      	subs	r3, r3, r2
 8005a90:	eba3 0309 	sub.w	r3, r3, r9
 8005a94:	4543      	cmp	r3, r8
 8005a96:	f77f af79 	ble.w	800598c <_printf_float+0x250>
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	4652      	mov	r2, sl
 8005a9e:	4631      	mov	r1, r6
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	47b8      	blx	r7
 8005aa4:	3001      	adds	r0, #1
 8005aa6:	f43f aeaa 	beq.w	80057fe <_printf_float+0xc2>
 8005aaa:	f108 0801 	add.w	r8, r8, #1
 8005aae:	e7ec      	b.n	8005a8a <_printf_float+0x34e>
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	4631      	mov	r1, r6
 8005ab4:	4642      	mov	r2, r8
 8005ab6:	4628      	mov	r0, r5
 8005ab8:	47b8      	blx	r7
 8005aba:	3001      	adds	r0, #1
 8005abc:	d1c0      	bne.n	8005a40 <_printf_float+0x304>
 8005abe:	e69e      	b.n	80057fe <_printf_float+0xc2>
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	4631      	mov	r1, r6
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	9205      	str	r2, [sp, #20]
 8005ac8:	47b8      	blx	r7
 8005aca:	3001      	adds	r0, #1
 8005acc:	f43f ae97 	beq.w	80057fe <_printf_float+0xc2>
 8005ad0:	9a05      	ldr	r2, [sp, #20]
 8005ad2:	f10b 0b01 	add.w	fp, fp, #1
 8005ad6:	e7b9      	b.n	8005a4c <_printf_float+0x310>
 8005ad8:	ee18 3a10 	vmov	r3, s16
 8005adc:	4652      	mov	r2, sl
 8005ade:	4631      	mov	r1, r6
 8005ae0:	4628      	mov	r0, r5
 8005ae2:	47b8      	blx	r7
 8005ae4:	3001      	adds	r0, #1
 8005ae6:	d1be      	bne.n	8005a66 <_printf_float+0x32a>
 8005ae8:	e689      	b.n	80057fe <_printf_float+0xc2>
 8005aea:	9a05      	ldr	r2, [sp, #20]
 8005aec:	464b      	mov	r3, r9
 8005aee:	4442      	add	r2, r8
 8005af0:	4631      	mov	r1, r6
 8005af2:	4628      	mov	r0, r5
 8005af4:	47b8      	blx	r7
 8005af6:	3001      	adds	r0, #1
 8005af8:	d1c1      	bne.n	8005a7e <_printf_float+0x342>
 8005afa:	e680      	b.n	80057fe <_printf_float+0xc2>
 8005afc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005afe:	2a01      	cmp	r2, #1
 8005b00:	dc01      	bgt.n	8005b06 <_printf_float+0x3ca>
 8005b02:	07db      	lsls	r3, r3, #31
 8005b04:	d538      	bpl.n	8005b78 <_printf_float+0x43c>
 8005b06:	2301      	movs	r3, #1
 8005b08:	4642      	mov	r2, r8
 8005b0a:	4631      	mov	r1, r6
 8005b0c:	4628      	mov	r0, r5
 8005b0e:	47b8      	blx	r7
 8005b10:	3001      	adds	r0, #1
 8005b12:	f43f ae74 	beq.w	80057fe <_printf_float+0xc2>
 8005b16:	ee18 3a10 	vmov	r3, s16
 8005b1a:	4652      	mov	r2, sl
 8005b1c:	4631      	mov	r1, r6
 8005b1e:	4628      	mov	r0, r5
 8005b20:	47b8      	blx	r7
 8005b22:	3001      	adds	r0, #1
 8005b24:	f43f ae6b 	beq.w	80057fe <_printf_float+0xc2>
 8005b28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	2300      	movs	r3, #0
 8005b30:	f7fa ffca 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b34:	b9d8      	cbnz	r0, 8005b6e <_printf_float+0x432>
 8005b36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b38:	f108 0201 	add.w	r2, r8, #1
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	4631      	mov	r1, r6
 8005b40:	4628      	mov	r0, r5
 8005b42:	47b8      	blx	r7
 8005b44:	3001      	adds	r0, #1
 8005b46:	d10e      	bne.n	8005b66 <_printf_float+0x42a>
 8005b48:	e659      	b.n	80057fe <_printf_float+0xc2>
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	4652      	mov	r2, sl
 8005b4e:	4631      	mov	r1, r6
 8005b50:	4628      	mov	r0, r5
 8005b52:	47b8      	blx	r7
 8005b54:	3001      	adds	r0, #1
 8005b56:	f43f ae52 	beq.w	80057fe <_printf_float+0xc2>
 8005b5a:	f108 0801 	add.w	r8, r8, #1
 8005b5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b60:	3b01      	subs	r3, #1
 8005b62:	4543      	cmp	r3, r8
 8005b64:	dcf1      	bgt.n	8005b4a <_printf_float+0x40e>
 8005b66:	464b      	mov	r3, r9
 8005b68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005b6c:	e6dc      	b.n	8005928 <_printf_float+0x1ec>
 8005b6e:	f04f 0800 	mov.w	r8, #0
 8005b72:	f104 0a1a 	add.w	sl, r4, #26
 8005b76:	e7f2      	b.n	8005b5e <_printf_float+0x422>
 8005b78:	2301      	movs	r3, #1
 8005b7a:	4642      	mov	r2, r8
 8005b7c:	e7df      	b.n	8005b3e <_printf_float+0x402>
 8005b7e:	2301      	movs	r3, #1
 8005b80:	464a      	mov	r2, r9
 8005b82:	4631      	mov	r1, r6
 8005b84:	4628      	mov	r0, r5
 8005b86:	47b8      	blx	r7
 8005b88:	3001      	adds	r0, #1
 8005b8a:	f43f ae38 	beq.w	80057fe <_printf_float+0xc2>
 8005b8e:	f108 0801 	add.w	r8, r8, #1
 8005b92:	68e3      	ldr	r3, [r4, #12]
 8005b94:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b96:	1a5b      	subs	r3, r3, r1
 8005b98:	4543      	cmp	r3, r8
 8005b9a:	dcf0      	bgt.n	8005b7e <_printf_float+0x442>
 8005b9c:	e6fa      	b.n	8005994 <_printf_float+0x258>
 8005b9e:	f04f 0800 	mov.w	r8, #0
 8005ba2:	f104 0919 	add.w	r9, r4, #25
 8005ba6:	e7f4      	b.n	8005b92 <_printf_float+0x456>

08005ba8 <_printf_common>:
 8005ba8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bac:	4616      	mov	r6, r2
 8005bae:	4699      	mov	r9, r3
 8005bb0:	688a      	ldr	r2, [r1, #8]
 8005bb2:	690b      	ldr	r3, [r1, #16]
 8005bb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	bfb8      	it	lt
 8005bbc:	4613      	movlt	r3, r2
 8005bbe:	6033      	str	r3, [r6, #0]
 8005bc0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bc4:	4607      	mov	r7, r0
 8005bc6:	460c      	mov	r4, r1
 8005bc8:	b10a      	cbz	r2, 8005bce <_printf_common+0x26>
 8005bca:	3301      	adds	r3, #1
 8005bcc:	6033      	str	r3, [r6, #0]
 8005bce:	6823      	ldr	r3, [r4, #0]
 8005bd0:	0699      	lsls	r1, r3, #26
 8005bd2:	bf42      	ittt	mi
 8005bd4:	6833      	ldrmi	r3, [r6, #0]
 8005bd6:	3302      	addmi	r3, #2
 8005bd8:	6033      	strmi	r3, [r6, #0]
 8005bda:	6825      	ldr	r5, [r4, #0]
 8005bdc:	f015 0506 	ands.w	r5, r5, #6
 8005be0:	d106      	bne.n	8005bf0 <_printf_common+0x48>
 8005be2:	f104 0a19 	add.w	sl, r4, #25
 8005be6:	68e3      	ldr	r3, [r4, #12]
 8005be8:	6832      	ldr	r2, [r6, #0]
 8005bea:	1a9b      	subs	r3, r3, r2
 8005bec:	42ab      	cmp	r3, r5
 8005bee:	dc26      	bgt.n	8005c3e <_printf_common+0x96>
 8005bf0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005bf4:	1e13      	subs	r3, r2, #0
 8005bf6:	6822      	ldr	r2, [r4, #0]
 8005bf8:	bf18      	it	ne
 8005bfa:	2301      	movne	r3, #1
 8005bfc:	0692      	lsls	r2, r2, #26
 8005bfe:	d42b      	bmi.n	8005c58 <_printf_common+0xb0>
 8005c00:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c04:	4649      	mov	r1, r9
 8005c06:	4638      	mov	r0, r7
 8005c08:	47c0      	blx	r8
 8005c0a:	3001      	adds	r0, #1
 8005c0c:	d01e      	beq.n	8005c4c <_printf_common+0xa4>
 8005c0e:	6823      	ldr	r3, [r4, #0]
 8005c10:	68e5      	ldr	r5, [r4, #12]
 8005c12:	6832      	ldr	r2, [r6, #0]
 8005c14:	f003 0306 	and.w	r3, r3, #6
 8005c18:	2b04      	cmp	r3, #4
 8005c1a:	bf08      	it	eq
 8005c1c:	1aad      	subeq	r5, r5, r2
 8005c1e:	68a3      	ldr	r3, [r4, #8]
 8005c20:	6922      	ldr	r2, [r4, #16]
 8005c22:	bf0c      	ite	eq
 8005c24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c28:	2500      	movne	r5, #0
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	bfc4      	itt	gt
 8005c2e:	1a9b      	subgt	r3, r3, r2
 8005c30:	18ed      	addgt	r5, r5, r3
 8005c32:	2600      	movs	r6, #0
 8005c34:	341a      	adds	r4, #26
 8005c36:	42b5      	cmp	r5, r6
 8005c38:	d11a      	bne.n	8005c70 <_printf_common+0xc8>
 8005c3a:	2000      	movs	r0, #0
 8005c3c:	e008      	b.n	8005c50 <_printf_common+0xa8>
 8005c3e:	2301      	movs	r3, #1
 8005c40:	4652      	mov	r2, sl
 8005c42:	4649      	mov	r1, r9
 8005c44:	4638      	mov	r0, r7
 8005c46:	47c0      	blx	r8
 8005c48:	3001      	adds	r0, #1
 8005c4a:	d103      	bne.n	8005c54 <_printf_common+0xac>
 8005c4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c54:	3501      	adds	r5, #1
 8005c56:	e7c6      	b.n	8005be6 <_printf_common+0x3e>
 8005c58:	18e1      	adds	r1, r4, r3
 8005c5a:	1c5a      	adds	r2, r3, #1
 8005c5c:	2030      	movs	r0, #48	; 0x30
 8005c5e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c62:	4422      	add	r2, r4
 8005c64:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c68:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c6c:	3302      	adds	r3, #2
 8005c6e:	e7c7      	b.n	8005c00 <_printf_common+0x58>
 8005c70:	2301      	movs	r3, #1
 8005c72:	4622      	mov	r2, r4
 8005c74:	4649      	mov	r1, r9
 8005c76:	4638      	mov	r0, r7
 8005c78:	47c0      	blx	r8
 8005c7a:	3001      	adds	r0, #1
 8005c7c:	d0e6      	beq.n	8005c4c <_printf_common+0xa4>
 8005c7e:	3601      	adds	r6, #1
 8005c80:	e7d9      	b.n	8005c36 <_printf_common+0x8e>
	...

08005c84 <_printf_i>:
 8005c84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c88:	7e0f      	ldrb	r7, [r1, #24]
 8005c8a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c8c:	2f78      	cmp	r7, #120	; 0x78
 8005c8e:	4691      	mov	r9, r2
 8005c90:	4680      	mov	r8, r0
 8005c92:	460c      	mov	r4, r1
 8005c94:	469a      	mov	sl, r3
 8005c96:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c9a:	d807      	bhi.n	8005cac <_printf_i+0x28>
 8005c9c:	2f62      	cmp	r7, #98	; 0x62
 8005c9e:	d80a      	bhi.n	8005cb6 <_printf_i+0x32>
 8005ca0:	2f00      	cmp	r7, #0
 8005ca2:	f000 80d8 	beq.w	8005e56 <_printf_i+0x1d2>
 8005ca6:	2f58      	cmp	r7, #88	; 0x58
 8005ca8:	f000 80a3 	beq.w	8005df2 <_printf_i+0x16e>
 8005cac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cb0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005cb4:	e03a      	b.n	8005d2c <_printf_i+0xa8>
 8005cb6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005cba:	2b15      	cmp	r3, #21
 8005cbc:	d8f6      	bhi.n	8005cac <_printf_i+0x28>
 8005cbe:	a101      	add	r1, pc, #4	; (adr r1, 8005cc4 <_printf_i+0x40>)
 8005cc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005cc4:	08005d1d 	.word	0x08005d1d
 8005cc8:	08005d31 	.word	0x08005d31
 8005ccc:	08005cad 	.word	0x08005cad
 8005cd0:	08005cad 	.word	0x08005cad
 8005cd4:	08005cad 	.word	0x08005cad
 8005cd8:	08005cad 	.word	0x08005cad
 8005cdc:	08005d31 	.word	0x08005d31
 8005ce0:	08005cad 	.word	0x08005cad
 8005ce4:	08005cad 	.word	0x08005cad
 8005ce8:	08005cad 	.word	0x08005cad
 8005cec:	08005cad 	.word	0x08005cad
 8005cf0:	08005e3d 	.word	0x08005e3d
 8005cf4:	08005d61 	.word	0x08005d61
 8005cf8:	08005e1f 	.word	0x08005e1f
 8005cfc:	08005cad 	.word	0x08005cad
 8005d00:	08005cad 	.word	0x08005cad
 8005d04:	08005e5f 	.word	0x08005e5f
 8005d08:	08005cad 	.word	0x08005cad
 8005d0c:	08005d61 	.word	0x08005d61
 8005d10:	08005cad 	.word	0x08005cad
 8005d14:	08005cad 	.word	0x08005cad
 8005d18:	08005e27 	.word	0x08005e27
 8005d1c:	682b      	ldr	r3, [r5, #0]
 8005d1e:	1d1a      	adds	r2, r3, #4
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	602a      	str	r2, [r5, #0]
 8005d24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	e0a3      	b.n	8005e78 <_printf_i+0x1f4>
 8005d30:	6820      	ldr	r0, [r4, #0]
 8005d32:	6829      	ldr	r1, [r5, #0]
 8005d34:	0606      	lsls	r6, r0, #24
 8005d36:	f101 0304 	add.w	r3, r1, #4
 8005d3a:	d50a      	bpl.n	8005d52 <_printf_i+0xce>
 8005d3c:	680e      	ldr	r6, [r1, #0]
 8005d3e:	602b      	str	r3, [r5, #0]
 8005d40:	2e00      	cmp	r6, #0
 8005d42:	da03      	bge.n	8005d4c <_printf_i+0xc8>
 8005d44:	232d      	movs	r3, #45	; 0x2d
 8005d46:	4276      	negs	r6, r6
 8005d48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d4c:	485e      	ldr	r0, [pc, #376]	; (8005ec8 <_printf_i+0x244>)
 8005d4e:	230a      	movs	r3, #10
 8005d50:	e019      	b.n	8005d86 <_printf_i+0x102>
 8005d52:	680e      	ldr	r6, [r1, #0]
 8005d54:	602b      	str	r3, [r5, #0]
 8005d56:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d5a:	bf18      	it	ne
 8005d5c:	b236      	sxthne	r6, r6
 8005d5e:	e7ef      	b.n	8005d40 <_printf_i+0xbc>
 8005d60:	682b      	ldr	r3, [r5, #0]
 8005d62:	6820      	ldr	r0, [r4, #0]
 8005d64:	1d19      	adds	r1, r3, #4
 8005d66:	6029      	str	r1, [r5, #0]
 8005d68:	0601      	lsls	r1, r0, #24
 8005d6a:	d501      	bpl.n	8005d70 <_printf_i+0xec>
 8005d6c:	681e      	ldr	r6, [r3, #0]
 8005d6e:	e002      	b.n	8005d76 <_printf_i+0xf2>
 8005d70:	0646      	lsls	r6, r0, #25
 8005d72:	d5fb      	bpl.n	8005d6c <_printf_i+0xe8>
 8005d74:	881e      	ldrh	r6, [r3, #0]
 8005d76:	4854      	ldr	r0, [pc, #336]	; (8005ec8 <_printf_i+0x244>)
 8005d78:	2f6f      	cmp	r7, #111	; 0x6f
 8005d7a:	bf0c      	ite	eq
 8005d7c:	2308      	moveq	r3, #8
 8005d7e:	230a      	movne	r3, #10
 8005d80:	2100      	movs	r1, #0
 8005d82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d86:	6865      	ldr	r5, [r4, #4]
 8005d88:	60a5      	str	r5, [r4, #8]
 8005d8a:	2d00      	cmp	r5, #0
 8005d8c:	bfa2      	ittt	ge
 8005d8e:	6821      	ldrge	r1, [r4, #0]
 8005d90:	f021 0104 	bicge.w	r1, r1, #4
 8005d94:	6021      	strge	r1, [r4, #0]
 8005d96:	b90e      	cbnz	r6, 8005d9c <_printf_i+0x118>
 8005d98:	2d00      	cmp	r5, #0
 8005d9a:	d04d      	beq.n	8005e38 <_printf_i+0x1b4>
 8005d9c:	4615      	mov	r5, r2
 8005d9e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005da2:	fb03 6711 	mls	r7, r3, r1, r6
 8005da6:	5dc7      	ldrb	r7, [r0, r7]
 8005da8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005dac:	4637      	mov	r7, r6
 8005dae:	42bb      	cmp	r3, r7
 8005db0:	460e      	mov	r6, r1
 8005db2:	d9f4      	bls.n	8005d9e <_printf_i+0x11a>
 8005db4:	2b08      	cmp	r3, #8
 8005db6:	d10b      	bne.n	8005dd0 <_printf_i+0x14c>
 8005db8:	6823      	ldr	r3, [r4, #0]
 8005dba:	07de      	lsls	r6, r3, #31
 8005dbc:	d508      	bpl.n	8005dd0 <_printf_i+0x14c>
 8005dbe:	6923      	ldr	r3, [r4, #16]
 8005dc0:	6861      	ldr	r1, [r4, #4]
 8005dc2:	4299      	cmp	r1, r3
 8005dc4:	bfde      	ittt	le
 8005dc6:	2330      	movle	r3, #48	; 0x30
 8005dc8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005dcc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005dd0:	1b52      	subs	r2, r2, r5
 8005dd2:	6122      	str	r2, [r4, #16]
 8005dd4:	f8cd a000 	str.w	sl, [sp]
 8005dd8:	464b      	mov	r3, r9
 8005dda:	aa03      	add	r2, sp, #12
 8005ddc:	4621      	mov	r1, r4
 8005dde:	4640      	mov	r0, r8
 8005de0:	f7ff fee2 	bl	8005ba8 <_printf_common>
 8005de4:	3001      	adds	r0, #1
 8005de6:	d14c      	bne.n	8005e82 <_printf_i+0x1fe>
 8005de8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005dec:	b004      	add	sp, #16
 8005dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005df2:	4835      	ldr	r0, [pc, #212]	; (8005ec8 <_printf_i+0x244>)
 8005df4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005df8:	6829      	ldr	r1, [r5, #0]
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	f851 6b04 	ldr.w	r6, [r1], #4
 8005e00:	6029      	str	r1, [r5, #0]
 8005e02:	061d      	lsls	r5, r3, #24
 8005e04:	d514      	bpl.n	8005e30 <_printf_i+0x1ac>
 8005e06:	07df      	lsls	r7, r3, #31
 8005e08:	bf44      	itt	mi
 8005e0a:	f043 0320 	orrmi.w	r3, r3, #32
 8005e0e:	6023      	strmi	r3, [r4, #0]
 8005e10:	b91e      	cbnz	r6, 8005e1a <_printf_i+0x196>
 8005e12:	6823      	ldr	r3, [r4, #0]
 8005e14:	f023 0320 	bic.w	r3, r3, #32
 8005e18:	6023      	str	r3, [r4, #0]
 8005e1a:	2310      	movs	r3, #16
 8005e1c:	e7b0      	b.n	8005d80 <_printf_i+0xfc>
 8005e1e:	6823      	ldr	r3, [r4, #0]
 8005e20:	f043 0320 	orr.w	r3, r3, #32
 8005e24:	6023      	str	r3, [r4, #0]
 8005e26:	2378      	movs	r3, #120	; 0x78
 8005e28:	4828      	ldr	r0, [pc, #160]	; (8005ecc <_printf_i+0x248>)
 8005e2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e2e:	e7e3      	b.n	8005df8 <_printf_i+0x174>
 8005e30:	0659      	lsls	r1, r3, #25
 8005e32:	bf48      	it	mi
 8005e34:	b2b6      	uxthmi	r6, r6
 8005e36:	e7e6      	b.n	8005e06 <_printf_i+0x182>
 8005e38:	4615      	mov	r5, r2
 8005e3a:	e7bb      	b.n	8005db4 <_printf_i+0x130>
 8005e3c:	682b      	ldr	r3, [r5, #0]
 8005e3e:	6826      	ldr	r6, [r4, #0]
 8005e40:	6961      	ldr	r1, [r4, #20]
 8005e42:	1d18      	adds	r0, r3, #4
 8005e44:	6028      	str	r0, [r5, #0]
 8005e46:	0635      	lsls	r5, r6, #24
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	d501      	bpl.n	8005e50 <_printf_i+0x1cc>
 8005e4c:	6019      	str	r1, [r3, #0]
 8005e4e:	e002      	b.n	8005e56 <_printf_i+0x1d2>
 8005e50:	0670      	lsls	r0, r6, #25
 8005e52:	d5fb      	bpl.n	8005e4c <_printf_i+0x1c8>
 8005e54:	8019      	strh	r1, [r3, #0]
 8005e56:	2300      	movs	r3, #0
 8005e58:	6123      	str	r3, [r4, #16]
 8005e5a:	4615      	mov	r5, r2
 8005e5c:	e7ba      	b.n	8005dd4 <_printf_i+0x150>
 8005e5e:	682b      	ldr	r3, [r5, #0]
 8005e60:	1d1a      	adds	r2, r3, #4
 8005e62:	602a      	str	r2, [r5, #0]
 8005e64:	681d      	ldr	r5, [r3, #0]
 8005e66:	6862      	ldr	r2, [r4, #4]
 8005e68:	2100      	movs	r1, #0
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	f7fa f9b8 	bl	80001e0 <memchr>
 8005e70:	b108      	cbz	r0, 8005e76 <_printf_i+0x1f2>
 8005e72:	1b40      	subs	r0, r0, r5
 8005e74:	6060      	str	r0, [r4, #4]
 8005e76:	6863      	ldr	r3, [r4, #4]
 8005e78:	6123      	str	r3, [r4, #16]
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e80:	e7a8      	b.n	8005dd4 <_printf_i+0x150>
 8005e82:	6923      	ldr	r3, [r4, #16]
 8005e84:	462a      	mov	r2, r5
 8005e86:	4649      	mov	r1, r9
 8005e88:	4640      	mov	r0, r8
 8005e8a:	47d0      	blx	sl
 8005e8c:	3001      	adds	r0, #1
 8005e8e:	d0ab      	beq.n	8005de8 <_printf_i+0x164>
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	079b      	lsls	r3, r3, #30
 8005e94:	d413      	bmi.n	8005ebe <_printf_i+0x23a>
 8005e96:	68e0      	ldr	r0, [r4, #12]
 8005e98:	9b03      	ldr	r3, [sp, #12]
 8005e9a:	4298      	cmp	r0, r3
 8005e9c:	bfb8      	it	lt
 8005e9e:	4618      	movlt	r0, r3
 8005ea0:	e7a4      	b.n	8005dec <_printf_i+0x168>
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	4632      	mov	r2, r6
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	4640      	mov	r0, r8
 8005eaa:	47d0      	blx	sl
 8005eac:	3001      	adds	r0, #1
 8005eae:	d09b      	beq.n	8005de8 <_printf_i+0x164>
 8005eb0:	3501      	adds	r5, #1
 8005eb2:	68e3      	ldr	r3, [r4, #12]
 8005eb4:	9903      	ldr	r1, [sp, #12]
 8005eb6:	1a5b      	subs	r3, r3, r1
 8005eb8:	42ab      	cmp	r3, r5
 8005eba:	dcf2      	bgt.n	8005ea2 <_printf_i+0x21e>
 8005ebc:	e7eb      	b.n	8005e96 <_printf_i+0x212>
 8005ebe:	2500      	movs	r5, #0
 8005ec0:	f104 0619 	add.w	r6, r4, #25
 8005ec4:	e7f5      	b.n	8005eb2 <_printf_i+0x22e>
 8005ec6:	bf00      	nop
 8005ec8:	0800847a 	.word	0x0800847a
 8005ecc:	0800848b 	.word	0x0800848b

08005ed0 <siprintf>:
 8005ed0:	b40e      	push	{r1, r2, r3}
 8005ed2:	b500      	push	{lr}
 8005ed4:	b09c      	sub	sp, #112	; 0x70
 8005ed6:	ab1d      	add	r3, sp, #116	; 0x74
 8005ed8:	9002      	str	r0, [sp, #8]
 8005eda:	9006      	str	r0, [sp, #24]
 8005edc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005ee0:	4809      	ldr	r0, [pc, #36]	; (8005f08 <siprintf+0x38>)
 8005ee2:	9107      	str	r1, [sp, #28]
 8005ee4:	9104      	str	r1, [sp, #16]
 8005ee6:	4909      	ldr	r1, [pc, #36]	; (8005f0c <siprintf+0x3c>)
 8005ee8:	f853 2b04 	ldr.w	r2, [r3], #4
 8005eec:	9105      	str	r1, [sp, #20]
 8005eee:	6800      	ldr	r0, [r0, #0]
 8005ef0:	9301      	str	r3, [sp, #4]
 8005ef2:	a902      	add	r1, sp, #8
 8005ef4:	f001 fb76 	bl	80075e4 <_svfiprintf_r>
 8005ef8:	9b02      	ldr	r3, [sp, #8]
 8005efa:	2200      	movs	r2, #0
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	b01c      	add	sp, #112	; 0x70
 8005f00:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f04:	b003      	add	sp, #12
 8005f06:	4770      	bx	lr
 8005f08:	2000000c 	.word	0x2000000c
 8005f0c:	ffff0208 	.word	0xffff0208

08005f10 <quorem>:
 8005f10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f14:	6903      	ldr	r3, [r0, #16]
 8005f16:	690c      	ldr	r4, [r1, #16]
 8005f18:	42a3      	cmp	r3, r4
 8005f1a:	4607      	mov	r7, r0
 8005f1c:	f2c0 8081 	blt.w	8006022 <quorem+0x112>
 8005f20:	3c01      	subs	r4, #1
 8005f22:	f101 0814 	add.w	r8, r1, #20
 8005f26:	f100 0514 	add.w	r5, r0, #20
 8005f2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f2e:	9301      	str	r3, [sp, #4]
 8005f30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f38:	3301      	adds	r3, #1
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005f40:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f44:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f48:	d331      	bcc.n	8005fae <quorem+0x9e>
 8005f4a:	f04f 0e00 	mov.w	lr, #0
 8005f4e:	4640      	mov	r0, r8
 8005f50:	46ac      	mov	ip, r5
 8005f52:	46f2      	mov	sl, lr
 8005f54:	f850 2b04 	ldr.w	r2, [r0], #4
 8005f58:	b293      	uxth	r3, r2
 8005f5a:	fb06 e303 	mla	r3, r6, r3, lr
 8005f5e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	ebaa 0303 	sub.w	r3, sl, r3
 8005f68:	f8dc a000 	ldr.w	sl, [ip]
 8005f6c:	0c12      	lsrs	r2, r2, #16
 8005f6e:	fa13 f38a 	uxtah	r3, r3, sl
 8005f72:	fb06 e202 	mla	r2, r6, r2, lr
 8005f76:	9300      	str	r3, [sp, #0]
 8005f78:	9b00      	ldr	r3, [sp, #0]
 8005f7a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005f7e:	b292      	uxth	r2, r2
 8005f80:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005f84:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f88:	f8bd 3000 	ldrh.w	r3, [sp]
 8005f8c:	4581      	cmp	r9, r0
 8005f8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f92:	f84c 3b04 	str.w	r3, [ip], #4
 8005f96:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005f9a:	d2db      	bcs.n	8005f54 <quorem+0x44>
 8005f9c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005fa0:	b92b      	cbnz	r3, 8005fae <quorem+0x9e>
 8005fa2:	9b01      	ldr	r3, [sp, #4]
 8005fa4:	3b04      	subs	r3, #4
 8005fa6:	429d      	cmp	r5, r3
 8005fa8:	461a      	mov	r2, r3
 8005faa:	d32e      	bcc.n	800600a <quorem+0xfa>
 8005fac:	613c      	str	r4, [r7, #16]
 8005fae:	4638      	mov	r0, r7
 8005fb0:	f001 f8c4 	bl	800713c <__mcmp>
 8005fb4:	2800      	cmp	r0, #0
 8005fb6:	db24      	blt.n	8006002 <quorem+0xf2>
 8005fb8:	3601      	adds	r6, #1
 8005fba:	4628      	mov	r0, r5
 8005fbc:	f04f 0c00 	mov.w	ip, #0
 8005fc0:	f858 2b04 	ldr.w	r2, [r8], #4
 8005fc4:	f8d0 e000 	ldr.w	lr, [r0]
 8005fc8:	b293      	uxth	r3, r2
 8005fca:	ebac 0303 	sub.w	r3, ip, r3
 8005fce:	0c12      	lsrs	r2, r2, #16
 8005fd0:	fa13 f38e 	uxtah	r3, r3, lr
 8005fd4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005fd8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005fdc:	b29b      	uxth	r3, r3
 8005fde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fe2:	45c1      	cmp	r9, r8
 8005fe4:	f840 3b04 	str.w	r3, [r0], #4
 8005fe8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005fec:	d2e8      	bcs.n	8005fc0 <quorem+0xb0>
 8005fee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005ff2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ff6:	b922      	cbnz	r2, 8006002 <quorem+0xf2>
 8005ff8:	3b04      	subs	r3, #4
 8005ffa:	429d      	cmp	r5, r3
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	d30a      	bcc.n	8006016 <quorem+0x106>
 8006000:	613c      	str	r4, [r7, #16]
 8006002:	4630      	mov	r0, r6
 8006004:	b003      	add	sp, #12
 8006006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800600a:	6812      	ldr	r2, [r2, #0]
 800600c:	3b04      	subs	r3, #4
 800600e:	2a00      	cmp	r2, #0
 8006010:	d1cc      	bne.n	8005fac <quorem+0x9c>
 8006012:	3c01      	subs	r4, #1
 8006014:	e7c7      	b.n	8005fa6 <quorem+0x96>
 8006016:	6812      	ldr	r2, [r2, #0]
 8006018:	3b04      	subs	r3, #4
 800601a:	2a00      	cmp	r2, #0
 800601c:	d1f0      	bne.n	8006000 <quorem+0xf0>
 800601e:	3c01      	subs	r4, #1
 8006020:	e7eb      	b.n	8005ffa <quorem+0xea>
 8006022:	2000      	movs	r0, #0
 8006024:	e7ee      	b.n	8006004 <quorem+0xf4>
	...

08006028 <_dtoa_r>:
 8006028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800602c:	ed2d 8b04 	vpush	{d8-d9}
 8006030:	ec57 6b10 	vmov	r6, r7, d0
 8006034:	b093      	sub	sp, #76	; 0x4c
 8006036:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006038:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800603c:	9106      	str	r1, [sp, #24]
 800603e:	ee10 aa10 	vmov	sl, s0
 8006042:	4604      	mov	r4, r0
 8006044:	9209      	str	r2, [sp, #36]	; 0x24
 8006046:	930c      	str	r3, [sp, #48]	; 0x30
 8006048:	46bb      	mov	fp, r7
 800604a:	b975      	cbnz	r5, 800606a <_dtoa_r+0x42>
 800604c:	2010      	movs	r0, #16
 800604e:	f000 fddd 	bl	8006c0c <malloc>
 8006052:	4602      	mov	r2, r0
 8006054:	6260      	str	r0, [r4, #36]	; 0x24
 8006056:	b920      	cbnz	r0, 8006062 <_dtoa_r+0x3a>
 8006058:	4ba7      	ldr	r3, [pc, #668]	; (80062f8 <_dtoa_r+0x2d0>)
 800605a:	21ea      	movs	r1, #234	; 0xea
 800605c:	48a7      	ldr	r0, [pc, #668]	; (80062fc <_dtoa_r+0x2d4>)
 800605e:	f001 fbd1 	bl	8007804 <__assert_func>
 8006062:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006066:	6005      	str	r5, [r0, #0]
 8006068:	60c5      	str	r5, [r0, #12]
 800606a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800606c:	6819      	ldr	r1, [r3, #0]
 800606e:	b151      	cbz	r1, 8006086 <_dtoa_r+0x5e>
 8006070:	685a      	ldr	r2, [r3, #4]
 8006072:	604a      	str	r2, [r1, #4]
 8006074:	2301      	movs	r3, #1
 8006076:	4093      	lsls	r3, r2
 8006078:	608b      	str	r3, [r1, #8]
 800607a:	4620      	mov	r0, r4
 800607c:	f000 fe1c 	bl	8006cb8 <_Bfree>
 8006080:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006082:	2200      	movs	r2, #0
 8006084:	601a      	str	r2, [r3, #0]
 8006086:	1e3b      	subs	r3, r7, #0
 8006088:	bfaa      	itet	ge
 800608a:	2300      	movge	r3, #0
 800608c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006090:	f8c8 3000 	strge.w	r3, [r8]
 8006094:	4b9a      	ldr	r3, [pc, #616]	; (8006300 <_dtoa_r+0x2d8>)
 8006096:	bfbc      	itt	lt
 8006098:	2201      	movlt	r2, #1
 800609a:	f8c8 2000 	strlt.w	r2, [r8]
 800609e:	ea33 030b 	bics.w	r3, r3, fp
 80060a2:	d11b      	bne.n	80060dc <_dtoa_r+0xb4>
 80060a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060a6:	f242 730f 	movw	r3, #9999	; 0x270f
 80060aa:	6013      	str	r3, [r2, #0]
 80060ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80060b0:	4333      	orrs	r3, r6
 80060b2:	f000 8592 	beq.w	8006bda <_dtoa_r+0xbb2>
 80060b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060b8:	b963      	cbnz	r3, 80060d4 <_dtoa_r+0xac>
 80060ba:	4b92      	ldr	r3, [pc, #584]	; (8006304 <_dtoa_r+0x2dc>)
 80060bc:	e022      	b.n	8006104 <_dtoa_r+0xdc>
 80060be:	4b92      	ldr	r3, [pc, #584]	; (8006308 <_dtoa_r+0x2e0>)
 80060c0:	9301      	str	r3, [sp, #4]
 80060c2:	3308      	adds	r3, #8
 80060c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80060c6:	6013      	str	r3, [r2, #0]
 80060c8:	9801      	ldr	r0, [sp, #4]
 80060ca:	b013      	add	sp, #76	; 0x4c
 80060cc:	ecbd 8b04 	vpop	{d8-d9}
 80060d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060d4:	4b8b      	ldr	r3, [pc, #556]	; (8006304 <_dtoa_r+0x2dc>)
 80060d6:	9301      	str	r3, [sp, #4]
 80060d8:	3303      	adds	r3, #3
 80060da:	e7f3      	b.n	80060c4 <_dtoa_r+0x9c>
 80060dc:	2200      	movs	r2, #0
 80060de:	2300      	movs	r3, #0
 80060e0:	4650      	mov	r0, sl
 80060e2:	4659      	mov	r1, fp
 80060e4:	f7fa fcf0 	bl	8000ac8 <__aeabi_dcmpeq>
 80060e8:	ec4b ab19 	vmov	d9, sl, fp
 80060ec:	4680      	mov	r8, r0
 80060ee:	b158      	cbz	r0, 8006108 <_dtoa_r+0xe0>
 80060f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80060f2:	2301      	movs	r3, #1
 80060f4:	6013      	str	r3, [r2, #0]
 80060f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	f000 856b 	beq.w	8006bd4 <_dtoa_r+0xbac>
 80060fe:	4883      	ldr	r0, [pc, #524]	; (800630c <_dtoa_r+0x2e4>)
 8006100:	6018      	str	r0, [r3, #0]
 8006102:	1e43      	subs	r3, r0, #1
 8006104:	9301      	str	r3, [sp, #4]
 8006106:	e7df      	b.n	80060c8 <_dtoa_r+0xa0>
 8006108:	ec4b ab10 	vmov	d0, sl, fp
 800610c:	aa10      	add	r2, sp, #64	; 0x40
 800610e:	a911      	add	r1, sp, #68	; 0x44
 8006110:	4620      	mov	r0, r4
 8006112:	f001 f8b9 	bl	8007288 <__d2b>
 8006116:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800611a:	ee08 0a10 	vmov	s16, r0
 800611e:	2d00      	cmp	r5, #0
 8006120:	f000 8084 	beq.w	800622c <_dtoa_r+0x204>
 8006124:	ee19 3a90 	vmov	r3, s19
 8006128:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800612c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006130:	4656      	mov	r6, sl
 8006132:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006136:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800613a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800613e:	4b74      	ldr	r3, [pc, #464]	; (8006310 <_dtoa_r+0x2e8>)
 8006140:	2200      	movs	r2, #0
 8006142:	4630      	mov	r0, r6
 8006144:	4639      	mov	r1, r7
 8006146:	f7fa f89f 	bl	8000288 <__aeabi_dsub>
 800614a:	a365      	add	r3, pc, #404	; (adr r3, 80062e0 <_dtoa_r+0x2b8>)
 800614c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006150:	f7fa fa52 	bl	80005f8 <__aeabi_dmul>
 8006154:	a364      	add	r3, pc, #400	; (adr r3, 80062e8 <_dtoa_r+0x2c0>)
 8006156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615a:	f7fa f897 	bl	800028c <__adddf3>
 800615e:	4606      	mov	r6, r0
 8006160:	4628      	mov	r0, r5
 8006162:	460f      	mov	r7, r1
 8006164:	f7fa f9de 	bl	8000524 <__aeabi_i2d>
 8006168:	a361      	add	r3, pc, #388	; (adr r3, 80062f0 <_dtoa_r+0x2c8>)
 800616a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800616e:	f7fa fa43 	bl	80005f8 <__aeabi_dmul>
 8006172:	4602      	mov	r2, r0
 8006174:	460b      	mov	r3, r1
 8006176:	4630      	mov	r0, r6
 8006178:	4639      	mov	r1, r7
 800617a:	f7fa f887 	bl	800028c <__adddf3>
 800617e:	4606      	mov	r6, r0
 8006180:	460f      	mov	r7, r1
 8006182:	f7fa fce9 	bl	8000b58 <__aeabi_d2iz>
 8006186:	2200      	movs	r2, #0
 8006188:	9000      	str	r0, [sp, #0]
 800618a:	2300      	movs	r3, #0
 800618c:	4630      	mov	r0, r6
 800618e:	4639      	mov	r1, r7
 8006190:	f7fa fca4 	bl	8000adc <__aeabi_dcmplt>
 8006194:	b150      	cbz	r0, 80061ac <_dtoa_r+0x184>
 8006196:	9800      	ldr	r0, [sp, #0]
 8006198:	f7fa f9c4 	bl	8000524 <__aeabi_i2d>
 800619c:	4632      	mov	r2, r6
 800619e:	463b      	mov	r3, r7
 80061a0:	f7fa fc92 	bl	8000ac8 <__aeabi_dcmpeq>
 80061a4:	b910      	cbnz	r0, 80061ac <_dtoa_r+0x184>
 80061a6:	9b00      	ldr	r3, [sp, #0]
 80061a8:	3b01      	subs	r3, #1
 80061aa:	9300      	str	r3, [sp, #0]
 80061ac:	9b00      	ldr	r3, [sp, #0]
 80061ae:	2b16      	cmp	r3, #22
 80061b0:	d85a      	bhi.n	8006268 <_dtoa_r+0x240>
 80061b2:	9a00      	ldr	r2, [sp, #0]
 80061b4:	4b57      	ldr	r3, [pc, #348]	; (8006314 <_dtoa_r+0x2ec>)
 80061b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061be:	ec51 0b19 	vmov	r0, r1, d9
 80061c2:	f7fa fc8b 	bl	8000adc <__aeabi_dcmplt>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	d050      	beq.n	800626c <_dtoa_r+0x244>
 80061ca:	9b00      	ldr	r3, [sp, #0]
 80061cc:	3b01      	subs	r3, #1
 80061ce:	9300      	str	r3, [sp, #0]
 80061d0:	2300      	movs	r3, #0
 80061d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80061d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80061d6:	1b5d      	subs	r5, r3, r5
 80061d8:	1e6b      	subs	r3, r5, #1
 80061da:	9305      	str	r3, [sp, #20]
 80061dc:	bf45      	ittet	mi
 80061de:	f1c5 0301 	rsbmi	r3, r5, #1
 80061e2:	9304      	strmi	r3, [sp, #16]
 80061e4:	2300      	movpl	r3, #0
 80061e6:	2300      	movmi	r3, #0
 80061e8:	bf4c      	ite	mi
 80061ea:	9305      	strmi	r3, [sp, #20]
 80061ec:	9304      	strpl	r3, [sp, #16]
 80061ee:	9b00      	ldr	r3, [sp, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	db3d      	blt.n	8006270 <_dtoa_r+0x248>
 80061f4:	9b05      	ldr	r3, [sp, #20]
 80061f6:	9a00      	ldr	r2, [sp, #0]
 80061f8:	920a      	str	r2, [sp, #40]	; 0x28
 80061fa:	4413      	add	r3, r2
 80061fc:	9305      	str	r3, [sp, #20]
 80061fe:	2300      	movs	r3, #0
 8006200:	9307      	str	r3, [sp, #28]
 8006202:	9b06      	ldr	r3, [sp, #24]
 8006204:	2b09      	cmp	r3, #9
 8006206:	f200 8089 	bhi.w	800631c <_dtoa_r+0x2f4>
 800620a:	2b05      	cmp	r3, #5
 800620c:	bfc4      	itt	gt
 800620e:	3b04      	subgt	r3, #4
 8006210:	9306      	strgt	r3, [sp, #24]
 8006212:	9b06      	ldr	r3, [sp, #24]
 8006214:	f1a3 0302 	sub.w	r3, r3, #2
 8006218:	bfcc      	ite	gt
 800621a:	2500      	movgt	r5, #0
 800621c:	2501      	movle	r5, #1
 800621e:	2b03      	cmp	r3, #3
 8006220:	f200 8087 	bhi.w	8006332 <_dtoa_r+0x30a>
 8006224:	e8df f003 	tbb	[pc, r3]
 8006228:	59383a2d 	.word	0x59383a2d
 800622c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006230:	441d      	add	r5, r3
 8006232:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006236:	2b20      	cmp	r3, #32
 8006238:	bfc1      	itttt	gt
 800623a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800623e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006242:	fa0b f303 	lslgt.w	r3, fp, r3
 8006246:	fa26 f000 	lsrgt.w	r0, r6, r0
 800624a:	bfda      	itte	le
 800624c:	f1c3 0320 	rsble	r3, r3, #32
 8006250:	fa06 f003 	lslle.w	r0, r6, r3
 8006254:	4318      	orrgt	r0, r3
 8006256:	f7fa f955 	bl	8000504 <__aeabi_ui2d>
 800625a:	2301      	movs	r3, #1
 800625c:	4606      	mov	r6, r0
 800625e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006262:	3d01      	subs	r5, #1
 8006264:	930e      	str	r3, [sp, #56]	; 0x38
 8006266:	e76a      	b.n	800613e <_dtoa_r+0x116>
 8006268:	2301      	movs	r3, #1
 800626a:	e7b2      	b.n	80061d2 <_dtoa_r+0x1aa>
 800626c:	900b      	str	r0, [sp, #44]	; 0x2c
 800626e:	e7b1      	b.n	80061d4 <_dtoa_r+0x1ac>
 8006270:	9b04      	ldr	r3, [sp, #16]
 8006272:	9a00      	ldr	r2, [sp, #0]
 8006274:	1a9b      	subs	r3, r3, r2
 8006276:	9304      	str	r3, [sp, #16]
 8006278:	4253      	negs	r3, r2
 800627a:	9307      	str	r3, [sp, #28]
 800627c:	2300      	movs	r3, #0
 800627e:	930a      	str	r3, [sp, #40]	; 0x28
 8006280:	e7bf      	b.n	8006202 <_dtoa_r+0x1da>
 8006282:	2300      	movs	r3, #0
 8006284:	9308      	str	r3, [sp, #32]
 8006286:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006288:	2b00      	cmp	r3, #0
 800628a:	dc55      	bgt.n	8006338 <_dtoa_r+0x310>
 800628c:	2301      	movs	r3, #1
 800628e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006292:	461a      	mov	r2, r3
 8006294:	9209      	str	r2, [sp, #36]	; 0x24
 8006296:	e00c      	b.n	80062b2 <_dtoa_r+0x28a>
 8006298:	2301      	movs	r3, #1
 800629a:	e7f3      	b.n	8006284 <_dtoa_r+0x25c>
 800629c:	2300      	movs	r3, #0
 800629e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062a0:	9308      	str	r3, [sp, #32]
 80062a2:	9b00      	ldr	r3, [sp, #0]
 80062a4:	4413      	add	r3, r2
 80062a6:	9302      	str	r3, [sp, #8]
 80062a8:	3301      	adds	r3, #1
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	9303      	str	r3, [sp, #12]
 80062ae:	bfb8      	it	lt
 80062b0:	2301      	movlt	r3, #1
 80062b2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80062b4:	2200      	movs	r2, #0
 80062b6:	6042      	str	r2, [r0, #4]
 80062b8:	2204      	movs	r2, #4
 80062ba:	f102 0614 	add.w	r6, r2, #20
 80062be:	429e      	cmp	r6, r3
 80062c0:	6841      	ldr	r1, [r0, #4]
 80062c2:	d93d      	bls.n	8006340 <_dtoa_r+0x318>
 80062c4:	4620      	mov	r0, r4
 80062c6:	f000 fcb7 	bl	8006c38 <_Balloc>
 80062ca:	9001      	str	r0, [sp, #4]
 80062cc:	2800      	cmp	r0, #0
 80062ce:	d13b      	bne.n	8006348 <_dtoa_r+0x320>
 80062d0:	4b11      	ldr	r3, [pc, #68]	; (8006318 <_dtoa_r+0x2f0>)
 80062d2:	4602      	mov	r2, r0
 80062d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80062d8:	e6c0      	b.n	800605c <_dtoa_r+0x34>
 80062da:	2301      	movs	r3, #1
 80062dc:	e7df      	b.n	800629e <_dtoa_r+0x276>
 80062de:	bf00      	nop
 80062e0:	636f4361 	.word	0x636f4361
 80062e4:	3fd287a7 	.word	0x3fd287a7
 80062e8:	8b60c8b3 	.word	0x8b60c8b3
 80062ec:	3fc68a28 	.word	0x3fc68a28
 80062f0:	509f79fb 	.word	0x509f79fb
 80062f4:	3fd34413 	.word	0x3fd34413
 80062f8:	080084a9 	.word	0x080084a9
 80062fc:	080084c0 	.word	0x080084c0
 8006300:	7ff00000 	.word	0x7ff00000
 8006304:	080084a5 	.word	0x080084a5
 8006308:	0800849c 	.word	0x0800849c
 800630c:	08008479 	.word	0x08008479
 8006310:	3ff80000 	.word	0x3ff80000
 8006314:	080085b0 	.word	0x080085b0
 8006318:	0800851b 	.word	0x0800851b
 800631c:	2501      	movs	r5, #1
 800631e:	2300      	movs	r3, #0
 8006320:	9306      	str	r3, [sp, #24]
 8006322:	9508      	str	r5, [sp, #32]
 8006324:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006328:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800632c:	2200      	movs	r2, #0
 800632e:	2312      	movs	r3, #18
 8006330:	e7b0      	b.n	8006294 <_dtoa_r+0x26c>
 8006332:	2301      	movs	r3, #1
 8006334:	9308      	str	r3, [sp, #32]
 8006336:	e7f5      	b.n	8006324 <_dtoa_r+0x2fc>
 8006338:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800633a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800633e:	e7b8      	b.n	80062b2 <_dtoa_r+0x28a>
 8006340:	3101      	adds	r1, #1
 8006342:	6041      	str	r1, [r0, #4]
 8006344:	0052      	lsls	r2, r2, #1
 8006346:	e7b8      	b.n	80062ba <_dtoa_r+0x292>
 8006348:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800634a:	9a01      	ldr	r2, [sp, #4]
 800634c:	601a      	str	r2, [r3, #0]
 800634e:	9b03      	ldr	r3, [sp, #12]
 8006350:	2b0e      	cmp	r3, #14
 8006352:	f200 809d 	bhi.w	8006490 <_dtoa_r+0x468>
 8006356:	2d00      	cmp	r5, #0
 8006358:	f000 809a 	beq.w	8006490 <_dtoa_r+0x468>
 800635c:	9b00      	ldr	r3, [sp, #0]
 800635e:	2b00      	cmp	r3, #0
 8006360:	dd32      	ble.n	80063c8 <_dtoa_r+0x3a0>
 8006362:	4ab7      	ldr	r2, [pc, #732]	; (8006640 <_dtoa_r+0x618>)
 8006364:	f003 030f 	and.w	r3, r3, #15
 8006368:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800636c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006370:	9b00      	ldr	r3, [sp, #0]
 8006372:	05d8      	lsls	r0, r3, #23
 8006374:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006378:	d516      	bpl.n	80063a8 <_dtoa_r+0x380>
 800637a:	4bb2      	ldr	r3, [pc, #712]	; (8006644 <_dtoa_r+0x61c>)
 800637c:	ec51 0b19 	vmov	r0, r1, d9
 8006380:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006384:	f7fa fa62 	bl	800084c <__aeabi_ddiv>
 8006388:	f007 070f 	and.w	r7, r7, #15
 800638c:	4682      	mov	sl, r0
 800638e:	468b      	mov	fp, r1
 8006390:	2503      	movs	r5, #3
 8006392:	4eac      	ldr	r6, [pc, #688]	; (8006644 <_dtoa_r+0x61c>)
 8006394:	b957      	cbnz	r7, 80063ac <_dtoa_r+0x384>
 8006396:	4642      	mov	r2, r8
 8006398:	464b      	mov	r3, r9
 800639a:	4650      	mov	r0, sl
 800639c:	4659      	mov	r1, fp
 800639e:	f7fa fa55 	bl	800084c <__aeabi_ddiv>
 80063a2:	4682      	mov	sl, r0
 80063a4:	468b      	mov	fp, r1
 80063a6:	e028      	b.n	80063fa <_dtoa_r+0x3d2>
 80063a8:	2502      	movs	r5, #2
 80063aa:	e7f2      	b.n	8006392 <_dtoa_r+0x36a>
 80063ac:	07f9      	lsls	r1, r7, #31
 80063ae:	d508      	bpl.n	80063c2 <_dtoa_r+0x39a>
 80063b0:	4640      	mov	r0, r8
 80063b2:	4649      	mov	r1, r9
 80063b4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80063b8:	f7fa f91e 	bl	80005f8 <__aeabi_dmul>
 80063bc:	3501      	adds	r5, #1
 80063be:	4680      	mov	r8, r0
 80063c0:	4689      	mov	r9, r1
 80063c2:	107f      	asrs	r7, r7, #1
 80063c4:	3608      	adds	r6, #8
 80063c6:	e7e5      	b.n	8006394 <_dtoa_r+0x36c>
 80063c8:	f000 809b 	beq.w	8006502 <_dtoa_r+0x4da>
 80063cc:	9b00      	ldr	r3, [sp, #0]
 80063ce:	4f9d      	ldr	r7, [pc, #628]	; (8006644 <_dtoa_r+0x61c>)
 80063d0:	425e      	negs	r6, r3
 80063d2:	4b9b      	ldr	r3, [pc, #620]	; (8006640 <_dtoa_r+0x618>)
 80063d4:	f006 020f 	and.w	r2, r6, #15
 80063d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80063dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e0:	ec51 0b19 	vmov	r0, r1, d9
 80063e4:	f7fa f908 	bl	80005f8 <__aeabi_dmul>
 80063e8:	1136      	asrs	r6, r6, #4
 80063ea:	4682      	mov	sl, r0
 80063ec:	468b      	mov	fp, r1
 80063ee:	2300      	movs	r3, #0
 80063f0:	2502      	movs	r5, #2
 80063f2:	2e00      	cmp	r6, #0
 80063f4:	d17a      	bne.n	80064ec <_dtoa_r+0x4c4>
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1d3      	bne.n	80063a2 <_dtoa_r+0x37a>
 80063fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	f000 8082 	beq.w	8006506 <_dtoa_r+0x4de>
 8006402:	4b91      	ldr	r3, [pc, #580]	; (8006648 <_dtoa_r+0x620>)
 8006404:	2200      	movs	r2, #0
 8006406:	4650      	mov	r0, sl
 8006408:	4659      	mov	r1, fp
 800640a:	f7fa fb67 	bl	8000adc <__aeabi_dcmplt>
 800640e:	2800      	cmp	r0, #0
 8006410:	d079      	beq.n	8006506 <_dtoa_r+0x4de>
 8006412:	9b03      	ldr	r3, [sp, #12]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d076      	beq.n	8006506 <_dtoa_r+0x4de>
 8006418:	9b02      	ldr	r3, [sp, #8]
 800641a:	2b00      	cmp	r3, #0
 800641c:	dd36      	ble.n	800648c <_dtoa_r+0x464>
 800641e:	9b00      	ldr	r3, [sp, #0]
 8006420:	4650      	mov	r0, sl
 8006422:	4659      	mov	r1, fp
 8006424:	1e5f      	subs	r7, r3, #1
 8006426:	2200      	movs	r2, #0
 8006428:	4b88      	ldr	r3, [pc, #544]	; (800664c <_dtoa_r+0x624>)
 800642a:	f7fa f8e5 	bl	80005f8 <__aeabi_dmul>
 800642e:	9e02      	ldr	r6, [sp, #8]
 8006430:	4682      	mov	sl, r0
 8006432:	468b      	mov	fp, r1
 8006434:	3501      	adds	r5, #1
 8006436:	4628      	mov	r0, r5
 8006438:	f7fa f874 	bl	8000524 <__aeabi_i2d>
 800643c:	4652      	mov	r2, sl
 800643e:	465b      	mov	r3, fp
 8006440:	f7fa f8da 	bl	80005f8 <__aeabi_dmul>
 8006444:	4b82      	ldr	r3, [pc, #520]	; (8006650 <_dtoa_r+0x628>)
 8006446:	2200      	movs	r2, #0
 8006448:	f7f9 ff20 	bl	800028c <__adddf3>
 800644c:	46d0      	mov	r8, sl
 800644e:	46d9      	mov	r9, fp
 8006450:	4682      	mov	sl, r0
 8006452:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006456:	2e00      	cmp	r6, #0
 8006458:	d158      	bne.n	800650c <_dtoa_r+0x4e4>
 800645a:	4b7e      	ldr	r3, [pc, #504]	; (8006654 <_dtoa_r+0x62c>)
 800645c:	2200      	movs	r2, #0
 800645e:	4640      	mov	r0, r8
 8006460:	4649      	mov	r1, r9
 8006462:	f7f9 ff11 	bl	8000288 <__aeabi_dsub>
 8006466:	4652      	mov	r2, sl
 8006468:	465b      	mov	r3, fp
 800646a:	4680      	mov	r8, r0
 800646c:	4689      	mov	r9, r1
 800646e:	f7fa fb53 	bl	8000b18 <__aeabi_dcmpgt>
 8006472:	2800      	cmp	r0, #0
 8006474:	f040 8295 	bne.w	80069a2 <_dtoa_r+0x97a>
 8006478:	4652      	mov	r2, sl
 800647a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800647e:	4640      	mov	r0, r8
 8006480:	4649      	mov	r1, r9
 8006482:	f7fa fb2b 	bl	8000adc <__aeabi_dcmplt>
 8006486:	2800      	cmp	r0, #0
 8006488:	f040 8289 	bne.w	800699e <_dtoa_r+0x976>
 800648c:	ec5b ab19 	vmov	sl, fp, d9
 8006490:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006492:	2b00      	cmp	r3, #0
 8006494:	f2c0 8148 	blt.w	8006728 <_dtoa_r+0x700>
 8006498:	9a00      	ldr	r2, [sp, #0]
 800649a:	2a0e      	cmp	r2, #14
 800649c:	f300 8144 	bgt.w	8006728 <_dtoa_r+0x700>
 80064a0:	4b67      	ldr	r3, [pc, #412]	; (8006640 <_dtoa_r+0x618>)
 80064a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80064a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	f280 80d5 	bge.w	800665c <_dtoa_r+0x634>
 80064b2:	9b03      	ldr	r3, [sp, #12]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f300 80d1 	bgt.w	800665c <_dtoa_r+0x634>
 80064ba:	f040 826f 	bne.w	800699c <_dtoa_r+0x974>
 80064be:	4b65      	ldr	r3, [pc, #404]	; (8006654 <_dtoa_r+0x62c>)
 80064c0:	2200      	movs	r2, #0
 80064c2:	4640      	mov	r0, r8
 80064c4:	4649      	mov	r1, r9
 80064c6:	f7fa f897 	bl	80005f8 <__aeabi_dmul>
 80064ca:	4652      	mov	r2, sl
 80064cc:	465b      	mov	r3, fp
 80064ce:	f7fa fb19 	bl	8000b04 <__aeabi_dcmpge>
 80064d2:	9e03      	ldr	r6, [sp, #12]
 80064d4:	4637      	mov	r7, r6
 80064d6:	2800      	cmp	r0, #0
 80064d8:	f040 8245 	bne.w	8006966 <_dtoa_r+0x93e>
 80064dc:	9d01      	ldr	r5, [sp, #4]
 80064de:	2331      	movs	r3, #49	; 0x31
 80064e0:	f805 3b01 	strb.w	r3, [r5], #1
 80064e4:	9b00      	ldr	r3, [sp, #0]
 80064e6:	3301      	adds	r3, #1
 80064e8:	9300      	str	r3, [sp, #0]
 80064ea:	e240      	b.n	800696e <_dtoa_r+0x946>
 80064ec:	07f2      	lsls	r2, r6, #31
 80064ee:	d505      	bpl.n	80064fc <_dtoa_r+0x4d4>
 80064f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064f4:	f7fa f880 	bl	80005f8 <__aeabi_dmul>
 80064f8:	3501      	adds	r5, #1
 80064fa:	2301      	movs	r3, #1
 80064fc:	1076      	asrs	r6, r6, #1
 80064fe:	3708      	adds	r7, #8
 8006500:	e777      	b.n	80063f2 <_dtoa_r+0x3ca>
 8006502:	2502      	movs	r5, #2
 8006504:	e779      	b.n	80063fa <_dtoa_r+0x3d2>
 8006506:	9f00      	ldr	r7, [sp, #0]
 8006508:	9e03      	ldr	r6, [sp, #12]
 800650a:	e794      	b.n	8006436 <_dtoa_r+0x40e>
 800650c:	9901      	ldr	r1, [sp, #4]
 800650e:	4b4c      	ldr	r3, [pc, #304]	; (8006640 <_dtoa_r+0x618>)
 8006510:	4431      	add	r1, r6
 8006512:	910d      	str	r1, [sp, #52]	; 0x34
 8006514:	9908      	ldr	r1, [sp, #32]
 8006516:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800651a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800651e:	2900      	cmp	r1, #0
 8006520:	d043      	beq.n	80065aa <_dtoa_r+0x582>
 8006522:	494d      	ldr	r1, [pc, #308]	; (8006658 <_dtoa_r+0x630>)
 8006524:	2000      	movs	r0, #0
 8006526:	f7fa f991 	bl	800084c <__aeabi_ddiv>
 800652a:	4652      	mov	r2, sl
 800652c:	465b      	mov	r3, fp
 800652e:	f7f9 feab 	bl	8000288 <__aeabi_dsub>
 8006532:	9d01      	ldr	r5, [sp, #4]
 8006534:	4682      	mov	sl, r0
 8006536:	468b      	mov	fp, r1
 8006538:	4649      	mov	r1, r9
 800653a:	4640      	mov	r0, r8
 800653c:	f7fa fb0c 	bl	8000b58 <__aeabi_d2iz>
 8006540:	4606      	mov	r6, r0
 8006542:	f7f9 ffef 	bl	8000524 <__aeabi_i2d>
 8006546:	4602      	mov	r2, r0
 8006548:	460b      	mov	r3, r1
 800654a:	4640      	mov	r0, r8
 800654c:	4649      	mov	r1, r9
 800654e:	f7f9 fe9b 	bl	8000288 <__aeabi_dsub>
 8006552:	3630      	adds	r6, #48	; 0x30
 8006554:	f805 6b01 	strb.w	r6, [r5], #1
 8006558:	4652      	mov	r2, sl
 800655a:	465b      	mov	r3, fp
 800655c:	4680      	mov	r8, r0
 800655e:	4689      	mov	r9, r1
 8006560:	f7fa fabc 	bl	8000adc <__aeabi_dcmplt>
 8006564:	2800      	cmp	r0, #0
 8006566:	d163      	bne.n	8006630 <_dtoa_r+0x608>
 8006568:	4642      	mov	r2, r8
 800656a:	464b      	mov	r3, r9
 800656c:	4936      	ldr	r1, [pc, #216]	; (8006648 <_dtoa_r+0x620>)
 800656e:	2000      	movs	r0, #0
 8006570:	f7f9 fe8a 	bl	8000288 <__aeabi_dsub>
 8006574:	4652      	mov	r2, sl
 8006576:	465b      	mov	r3, fp
 8006578:	f7fa fab0 	bl	8000adc <__aeabi_dcmplt>
 800657c:	2800      	cmp	r0, #0
 800657e:	f040 80b5 	bne.w	80066ec <_dtoa_r+0x6c4>
 8006582:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006584:	429d      	cmp	r5, r3
 8006586:	d081      	beq.n	800648c <_dtoa_r+0x464>
 8006588:	4b30      	ldr	r3, [pc, #192]	; (800664c <_dtoa_r+0x624>)
 800658a:	2200      	movs	r2, #0
 800658c:	4650      	mov	r0, sl
 800658e:	4659      	mov	r1, fp
 8006590:	f7fa f832 	bl	80005f8 <__aeabi_dmul>
 8006594:	4b2d      	ldr	r3, [pc, #180]	; (800664c <_dtoa_r+0x624>)
 8006596:	4682      	mov	sl, r0
 8006598:	468b      	mov	fp, r1
 800659a:	4640      	mov	r0, r8
 800659c:	4649      	mov	r1, r9
 800659e:	2200      	movs	r2, #0
 80065a0:	f7fa f82a 	bl	80005f8 <__aeabi_dmul>
 80065a4:	4680      	mov	r8, r0
 80065a6:	4689      	mov	r9, r1
 80065a8:	e7c6      	b.n	8006538 <_dtoa_r+0x510>
 80065aa:	4650      	mov	r0, sl
 80065ac:	4659      	mov	r1, fp
 80065ae:	f7fa f823 	bl	80005f8 <__aeabi_dmul>
 80065b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065b4:	9d01      	ldr	r5, [sp, #4]
 80065b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80065b8:	4682      	mov	sl, r0
 80065ba:	468b      	mov	fp, r1
 80065bc:	4649      	mov	r1, r9
 80065be:	4640      	mov	r0, r8
 80065c0:	f7fa faca 	bl	8000b58 <__aeabi_d2iz>
 80065c4:	4606      	mov	r6, r0
 80065c6:	f7f9 ffad 	bl	8000524 <__aeabi_i2d>
 80065ca:	3630      	adds	r6, #48	; 0x30
 80065cc:	4602      	mov	r2, r0
 80065ce:	460b      	mov	r3, r1
 80065d0:	4640      	mov	r0, r8
 80065d2:	4649      	mov	r1, r9
 80065d4:	f7f9 fe58 	bl	8000288 <__aeabi_dsub>
 80065d8:	f805 6b01 	strb.w	r6, [r5], #1
 80065dc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065de:	429d      	cmp	r5, r3
 80065e0:	4680      	mov	r8, r0
 80065e2:	4689      	mov	r9, r1
 80065e4:	f04f 0200 	mov.w	r2, #0
 80065e8:	d124      	bne.n	8006634 <_dtoa_r+0x60c>
 80065ea:	4b1b      	ldr	r3, [pc, #108]	; (8006658 <_dtoa_r+0x630>)
 80065ec:	4650      	mov	r0, sl
 80065ee:	4659      	mov	r1, fp
 80065f0:	f7f9 fe4c 	bl	800028c <__adddf3>
 80065f4:	4602      	mov	r2, r0
 80065f6:	460b      	mov	r3, r1
 80065f8:	4640      	mov	r0, r8
 80065fa:	4649      	mov	r1, r9
 80065fc:	f7fa fa8c 	bl	8000b18 <__aeabi_dcmpgt>
 8006600:	2800      	cmp	r0, #0
 8006602:	d173      	bne.n	80066ec <_dtoa_r+0x6c4>
 8006604:	4652      	mov	r2, sl
 8006606:	465b      	mov	r3, fp
 8006608:	4913      	ldr	r1, [pc, #76]	; (8006658 <_dtoa_r+0x630>)
 800660a:	2000      	movs	r0, #0
 800660c:	f7f9 fe3c 	bl	8000288 <__aeabi_dsub>
 8006610:	4602      	mov	r2, r0
 8006612:	460b      	mov	r3, r1
 8006614:	4640      	mov	r0, r8
 8006616:	4649      	mov	r1, r9
 8006618:	f7fa fa60 	bl	8000adc <__aeabi_dcmplt>
 800661c:	2800      	cmp	r0, #0
 800661e:	f43f af35 	beq.w	800648c <_dtoa_r+0x464>
 8006622:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006624:	1e6b      	subs	r3, r5, #1
 8006626:	930f      	str	r3, [sp, #60]	; 0x3c
 8006628:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800662c:	2b30      	cmp	r3, #48	; 0x30
 800662e:	d0f8      	beq.n	8006622 <_dtoa_r+0x5fa>
 8006630:	9700      	str	r7, [sp, #0]
 8006632:	e049      	b.n	80066c8 <_dtoa_r+0x6a0>
 8006634:	4b05      	ldr	r3, [pc, #20]	; (800664c <_dtoa_r+0x624>)
 8006636:	f7f9 ffdf 	bl	80005f8 <__aeabi_dmul>
 800663a:	4680      	mov	r8, r0
 800663c:	4689      	mov	r9, r1
 800663e:	e7bd      	b.n	80065bc <_dtoa_r+0x594>
 8006640:	080085b0 	.word	0x080085b0
 8006644:	08008588 	.word	0x08008588
 8006648:	3ff00000 	.word	0x3ff00000
 800664c:	40240000 	.word	0x40240000
 8006650:	401c0000 	.word	0x401c0000
 8006654:	40140000 	.word	0x40140000
 8006658:	3fe00000 	.word	0x3fe00000
 800665c:	9d01      	ldr	r5, [sp, #4]
 800665e:	4656      	mov	r6, sl
 8006660:	465f      	mov	r7, fp
 8006662:	4642      	mov	r2, r8
 8006664:	464b      	mov	r3, r9
 8006666:	4630      	mov	r0, r6
 8006668:	4639      	mov	r1, r7
 800666a:	f7fa f8ef 	bl	800084c <__aeabi_ddiv>
 800666e:	f7fa fa73 	bl	8000b58 <__aeabi_d2iz>
 8006672:	4682      	mov	sl, r0
 8006674:	f7f9 ff56 	bl	8000524 <__aeabi_i2d>
 8006678:	4642      	mov	r2, r8
 800667a:	464b      	mov	r3, r9
 800667c:	f7f9 ffbc 	bl	80005f8 <__aeabi_dmul>
 8006680:	4602      	mov	r2, r0
 8006682:	460b      	mov	r3, r1
 8006684:	4630      	mov	r0, r6
 8006686:	4639      	mov	r1, r7
 8006688:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800668c:	f7f9 fdfc 	bl	8000288 <__aeabi_dsub>
 8006690:	f805 6b01 	strb.w	r6, [r5], #1
 8006694:	9e01      	ldr	r6, [sp, #4]
 8006696:	9f03      	ldr	r7, [sp, #12]
 8006698:	1bae      	subs	r6, r5, r6
 800669a:	42b7      	cmp	r7, r6
 800669c:	4602      	mov	r2, r0
 800669e:	460b      	mov	r3, r1
 80066a0:	d135      	bne.n	800670e <_dtoa_r+0x6e6>
 80066a2:	f7f9 fdf3 	bl	800028c <__adddf3>
 80066a6:	4642      	mov	r2, r8
 80066a8:	464b      	mov	r3, r9
 80066aa:	4606      	mov	r6, r0
 80066ac:	460f      	mov	r7, r1
 80066ae:	f7fa fa33 	bl	8000b18 <__aeabi_dcmpgt>
 80066b2:	b9d0      	cbnz	r0, 80066ea <_dtoa_r+0x6c2>
 80066b4:	4642      	mov	r2, r8
 80066b6:	464b      	mov	r3, r9
 80066b8:	4630      	mov	r0, r6
 80066ba:	4639      	mov	r1, r7
 80066bc:	f7fa fa04 	bl	8000ac8 <__aeabi_dcmpeq>
 80066c0:	b110      	cbz	r0, 80066c8 <_dtoa_r+0x6a0>
 80066c2:	f01a 0f01 	tst.w	sl, #1
 80066c6:	d110      	bne.n	80066ea <_dtoa_r+0x6c2>
 80066c8:	4620      	mov	r0, r4
 80066ca:	ee18 1a10 	vmov	r1, s16
 80066ce:	f000 faf3 	bl	8006cb8 <_Bfree>
 80066d2:	2300      	movs	r3, #0
 80066d4:	9800      	ldr	r0, [sp, #0]
 80066d6:	702b      	strb	r3, [r5, #0]
 80066d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066da:	3001      	adds	r0, #1
 80066dc:	6018      	str	r0, [r3, #0]
 80066de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	f43f acf1 	beq.w	80060c8 <_dtoa_r+0xa0>
 80066e6:	601d      	str	r5, [r3, #0]
 80066e8:	e4ee      	b.n	80060c8 <_dtoa_r+0xa0>
 80066ea:	9f00      	ldr	r7, [sp, #0]
 80066ec:	462b      	mov	r3, r5
 80066ee:	461d      	mov	r5, r3
 80066f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066f4:	2a39      	cmp	r2, #57	; 0x39
 80066f6:	d106      	bne.n	8006706 <_dtoa_r+0x6de>
 80066f8:	9a01      	ldr	r2, [sp, #4]
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d1f7      	bne.n	80066ee <_dtoa_r+0x6c6>
 80066fe:	9901      	ldr	r1, [sp, #4]
 8006700:	2230      	movs	r2, #48	; 0x30
 8006702:	3701      	adds	r7, #1
 8006704:	700a      	strb	r2, [r1, #0]
 8006706:	781a      	ldrb	r2, [r3, #0]
 8006708:	3201      	adds	r2, #1
 800670a:	701a      	strb	r2, [r3, #0]
 800670c:	e790      	b.n	8006630 <_dtoa_r+0x608>
 800670e:	4ba6      	ldr	r3, [pc, #664]	; (80069a8 <_dtoa_r+0x980>)
 8006710:	2200      	movs	r2, #0
 8006712:	f7f9 ff71 	bl	80005f8 <__aeabi_dmul>
 8006716:	2200      	movs	r2, #0
 8006718:	2300      	movs	r3, #0
 800671a:	4606      	mov	r6, r0
 800671c:	460f      	mov	r7, r1
 800671e:	f7fa f9d3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006722:	2800      	cmp	r0, #0
 8006724:	d09d      	beq.n	8006662 <_dtoa_r+0x63a>
 8006726:	e7cf      	b.n	80066c8 <_dtoa_r+0x6a0>
 8006728:	9a08      	ldr	r2, [sp, #32]
 800672a:	2a00      	cmp	r2, #0
 800672c:	f000 80d7 	beq.w	80068de <_dtoa_r+0x8b6>
 8006730:	9a06      	ldr	r2, [sp, #24]
 8006732:	2a01      	cmp	r2, #1
 8006734:	f300 80ba 	bgt.w	80068ac <_dtoa_r+0x884>
 8006738:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800673a:	2a00      	cmp	r2, #0
 800673c:	f000 80b2 	beq.w	80068a4 <_dtoa_r+0x87c>
 8006740:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006744:	9e07      	ldr	r6, [sp, #28]
 8006746:	9d04      	ldr	r5, [sp, #16]
 8006748:	9a04      	ldr	r2, [sp, #16]
 800674a:	441a      	add	r2, r3
 800674c:	9204      	str	r2, [sp, #16]
 800674e:	9a05      	ldr	r2, [sp, #20]
 8006750:	2101      	movs	r1, #1
 8006752:	441a      	add	r2, r3
 8006754:	4620      	mov	r0, r4
 8006756:	9205      	str	r2, [sp, #20]
 8006758:	f000 fb66 	bl	8006e28 <__i2b>
 800675c:	4607      	mov	r7, r0
 800675e:	2d00      	cmp	r5, #0
 8006760:	dd0c      	ble.n	800677c <_dtoa_r+0x754>
 8006762:	9b05      	ldr	r3, [sp, #20]
 8006764:	2b00      	cmp	r3, #0
 8006766:	dd09      	ble.n	800677c <_dtoa_r+0x754>
 8006768:	42ab      	cmp	r3, r5
 800676a:	9a04      	ldr	r2, [sp, #16]
 800676c:	bfa8      	it	ge
 800676e:	462b      	movge	r3, r5
 8006770:	1ad2      	subs	r2, r2, r3
 8006772:	9204      	str	r2, [sp, #16]
 8006774:	9a05      	ldr	r2, [sp, #20]
 8006776:	1aed      	subs	r5, r5, r3
 8006778:	1ad3      	subs	r3, r2, r3
 800677a:	9305      	str	r3, [sp, #20]
 800677c:	9b07      	ldr	r3, [sp, #28]
 800677e:	b31b      	cbz	r3, 80067c8 <_dtoa_r+0x7a0>
 8006780:	9b08      	ldr	r3, [sp, #32]
 8006782:	2b00      	cmp	r3, #0
 8006784:	f000 80af 	beq.w	80068e6 <_dtoa_r+0x8be>
 8006788:	2e00      	cmp	r6, #0
 800678a:	dd13      	ble.n	80067b4 <_dtoa_r+0x78c>
 800678c:	4639      	mov	r1, r7
 800678e:	4632      	mov	r2, r6
 8006790:	4620      	mov	r0, r4
 8006792:	f000 fc09 	bl	8006fa8 <__pow5mult>
 8006796:	ee18 2a10 	vmov	r2, s16
 800679a:	4601      	mov	r1, r0
 800679c:	4607      	mov	r7, r0
 800679e:	4620      	mov	r0, r4
 80067a0:	f000 fb58 	bl	8006e54 <__multiply>
 80067a4:	ee18 1a10 	vmov	r1, s16
 80067a8:	4680      	mov	r8, r0
 80067aa:	4620      	mov	r0, r4
 80067ac:	f000 fa84 	bl	8006cb8 <_Bfree>
 80067b0:	ee08 8a10 	vmov	s16, r8
 80067b4:	9b07      	ldr	r3, [sp, #28]
 80067b6:	1b9a      	subs	r2, r3, r6
 80067b8:	d006      	beq.n	80067c8 <_dtoa_r+0x7a0>
 80067ba:	ee18 1a10 	vmov	r1, s16
 80067be:	4620      	mov	r0, r4
 80067c0:	f000 fbf2 	bl	8006fa8 <__pow5mult>
 80067c4:	ee08 0a10 	vmov	s16, r0
 80067c8:	2101      	movs	r1, #1
 80067ca:	4620      	mov	r0, r4
 80067cc:	f000 fb2c 	bl	8006e28 <__i2b>
 80067d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	4606      	mov	r6, r0
 80067d6:	f340 8088 	ble.w	80068ea <_dtoa_r+0x8c2>
 80067da:	461a      	mov	r2, r3
 80067dc:	4601      	mov	r1, r0
 80067de:	4620      	mov	r0, r4
 80067e0:	f000 fbe2 	bl	8006fa8 <__pow5mult>
 80067e4:	9b06      	ldr	r3, [sp, #24]
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	4606      	mov	r6, r0
 80067ea:	f340 8081 	ble.w	80068f0 <_dtoa_r+0x8c8>
 80067ee:	f04f 0800 	mov.w	r8, #0
 80067f2:	6933      	ldr	r3, [r6, #16]
 80067f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80067f8:	6918      	ldr	r0, [r3, #16]
 80067fa:	f000 fac5 	bl	8006d88 <__hi0bits>
 80067fe:	f1c0 0020 	rsb	r0, r0, #32
 8006802:	9b05      	ldr	r3, [sp, #20]
 8006804:	4418      	add	r0, r3
 8006806:	f010 001f 	ands.w	r0, r0, #31
 800680a:	f000 8092 	beq.w	8006932 <_dtoa_r+0x90a>
 800680e:	f1c0 0320 	rsb	r3, r0, #32
 8006812:	2b04      	cmp	r3, #4
 8006814:	f340 808a 	ble.w	800692c <_dtoa_r+0x904>
 8006818:	f1c0 001c 	rsb	r0, r0, #28
 800681c:	9b04      	ldr	r3, [sp, #16]
 800681e:	4403      	add	r3, r0
 8006820:	9304      	str	r3, [sp, #16]
 8006822:	9b05      	ldr	r3, [sp, #20]
 8006824:	4403      	add	r3, r0
 8006826:	4405      	add	r5, r0
 8006828:	9305      	str	r3, [sp, #20]
 800682a:	9b04      	ldr	r3, [sp, #16]
 800682c:	2b00      	cmp	r3, #0
 800682e:	dd07      	ble.n	8006840 <_dtoa_r+0x818>
 8006830:	ee18 1a10 	vmov	r1, s16
 8006834:	461a      	mov	r2, r3
 8006836:	4620      	mov	r0, r4
 8006838:	f000 fc10 	bl	800705c <__lshift>
 800683c:	ee08 0a10 	vmov	s16, r0
 8006840:	9b05      	ldr	r3, [sp, #20]
 8006842:	2b00      	cmp	r3, #0
 8006844:	dd05      	ble.n	8006852 <_dtoa_r+0x82a>
 8006846:	4631      	mov	r1, r6
 8006848:	461a      	mov	r2, r3
 800684a:	4620      	mov	r0, r4
 800684c:	f000 fc06 	bl	800705c <__lshift>
 8006850:	4606      	mov	r6, r0
 8006852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006854:	2b00      	cmp	r3, #0
 8006856:	d06e      	beq.n	8006936 <_dtoa_r+0x90e>
 8006858:	ee18 0a10 	vmov	r0, s16
 800685c:	4631      	mov	r1, r6
 800685e:	f000 fc6d 	bl	800713c <__mcmp>
 8006862:	2800      	cmp	r0, #0
 8006864:	da67      	bge.n	8006936 <_dtoa_r+0x90e>
 8006866:	9b00      	ldr	r3, [sp, #0]
 8006868:	3b01      	subs	r3, #1
 800686a:	ee18 1a10 	vmov	r1, s16
 800686e:	9300      	str	r3, [sp, #0]
 8006870:	220a      	movs	r2, #10
 8006872:	2300      	movs	r3, #0
 8006874:	4620      	mov	r0, r4
 8006876:	f000 fa41 	bl	8006cfc <__multadd>
 800687a:	9b08      	ldr	r3, [sp, #32]
 800687c:	ee08 0a10 	vmov	s16, r0
 8006880:	2b00      	cmp	r3, #0
 8006882:	f000 81b1 	beq.w	8006be8 <_dtoa_r+0xbc0>
 8006886:	2300      	movs	r3, #0
 8006888:	4639      	mov	r1, r7
 800688a:	220a      	movs	r2, #10
 800688c:	4620      	mov	r0, r4
 800688e:	f000 fa35 	bl	8006cfc <__multadd>
 8006892:	9b02      	ldr	r3, [sp, #8]
 8006894:	2b00      	cmp	r3, #0
 8006896:	4607      	mov	r7, r0
 8006898:	f300 808e 	bgt.w	80069b8 <_dtoa_r+0x990>
 800689c:	9b06      	ldr	r3, [sp, #24]
 800689e:	2b02      	cmp	r3, #2
 80068a0:	dc51      	bgt.n	8006946 <_dtoa_r+0x91e>
 80068a2:	e089      	b.n	80069b8 <_dtoa_r+0x990>
 80068a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80068a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80068aa:	e74b      	b.n	8006744 <_dtoa_r+0x71c>
 80068ac:	9b03      	ldr	r3, [sp, #12]
 80068ae:	1e5e      	subs	r6, r3, #1
 80068b0:	9b07      	ldr	r3, [sp, #28]
 80068b2:	42b3      	cmp	r3, r6
 80068b4:	bfbf      	itttt	lt
 80068b6:	9b07      	ldrlt	r3, [sp, #28]
 80068b8:	9607      	strlt	r6, [sp, #28]
 80068ba:	1af2      	sublt	r2, r6, r3
 80068bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80068be:	bfb6      	itet	lt
 80068c0:	189b      	addlt	r3, r3, r2
 80068c2:	1b9e      	subge	r6, r3, r6
 80068c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80068c6:	9b03      	ldr	r3, [sp, #12]
 80068c8:	bfb8      	it	lt
 80068ca:	2600      	movlt	r6, #0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	bfb7      	itett	lt
 80068d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80068d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80068d8:	1a9d      	sublt	r5, r3, r2
 80068da:	2300      	movlt	r3, #0
 80068dc:	e734      	b.n	8006748 <_dtoa_r+0x720>
 80068de:	9e07      	ldr	r6, [sp, #28]
 80068e0:	9d04      	ldr	r5, [sp, #16]
 80068e2:	9f08      	ldr	r7, [sp, #32]
 80068e4:	e73b      	b.n	800675e <_dtoa_r+0x736>
 80068e6:	9a07      	ldr	r2, [sp, #28]
 80068e8:	e767      	b.n	80067ba <_dtoa_r+0x792>
 80068ea:	9b06      	ldr	r3, [sp, #24]
 80068ec:	2b01      	cmp	r3, #1
 80068ee:	dc18      	bgt.n	8006922 <_dtoa_r+0x8fa>
 80068f0:	f1ba 0f00 	cmp.w	sl, #0
 80068f4:	d115      	bne.n	8006922 <_dtoa_r+0x8fa>
 80068f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80068fa:	b993      	cbnz	r3, 8006922 <_dtoa_r+0x8fa>
 80068fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006900:	0d1b      	lsrs	r3, r3, #20
 8006902:	051b      	lsls	r3, r3, #20
 8006904:	b183      	cbz	r3, 8006928 <_dtoa_r+0x900>
 8006906:	9b04      	ldr	r3, [sp, #16]
 8006908:	3301      	adds	r3, #1
 800690a:	9304      	str	r3, [sp, #16]
 800690c:	9b05      	ldr	r3, [sp, #20]
 800690e:	3301      	adds	r3, #1
 8006910:	9305      	str	r3, [sp, #20]
 8006912:	f04f 0801 	mov.w	r8, #1
 8006916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006918:	2b00      	cmp	r3, #0
 800691a:	f47f af6a 	bne.w	80067f2 <_dtoa_r+0x7ca>
 800691e:	2001      	movs	r0, #1
 8006920:	e76f      	b.n	8006802 <_dtoa_r+0x7da>
 8006922:	f04f 0800 	mov.w	r8, #0
 8006926:	e7f6      	b.n	8006916 <_dtoa_r+0x8ee>
 8006928:	4698      	mov	r8, r3
 800692a:	e7f4      	b.n	8006916 <_dtoa_r+0x8ee>
 800692c:	f43f af7d 	beq.w	800682a <_dtoa_r+0x802>
 8006930:	4618      	mov	r0, r3
 8006932:	301c      	adds	r0, #28
 8006934:	e772      	b.n	800681c <_dtoa_r+0x7f4>
 8006936:	9b03      	ldr	r3, [sp, #12]
 8006938:	2b00      	cmp	r3, #0
 800693a:	dc37      	bgt.n	80069ac <_dtoa_r+0x984>
 800693c:	9b06      	ldr	r3, [sp, #24]
 800693e:	2b02      	cmp	r3, #2
 8006940:	dd34      	ble.n	80069ac <_dtoa_r+0x984>
 8006942:	9b03      	ldr	r3, [sp, #12]
 8006944:	9302      	str	r3, [sp, #8]
 8006946:	9b02      	ldr	r3, [sp, #8]
 8006948:	b96b      	cbnz	r3, 8006966 <_dtoa_r+0x93e>
 800694a:	4631      	mov	r1, r6
 800694c:	2205      	movs	r2, #5
 800694e:	4620      	mov	r0, r4
 8006950:	f000 f9d4 	bl	8006cfc <__multadd>
 8006954:	4601      	mov	r1, r0
 8006956:	4606      	mov	r6, r0
 8006958:	ee18 0a10 	vmov	r0, s16
 800695c:	f000 fbee 	bl	800713c <__mcmp>
 8006960:	2800      	cmp	r0, #0
 8006962:	f73f adbb 	bgt.w	80064dc <_dtoa_r+0x4b4>
 8006966:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006968:	9d01      	ldr	r5, [sp, #4]
 800696a:	43db      	mvns	r3, r3
 800696c:	9300      	str	r3, [sp, #0]
 800696e:	f04f 0800 	mov.w	r8, #0
 8006972:	4631      	mov	r1, r6
 8006974:	4620      	mov	r0, r4
 8006976:	f000 f99f 	bl	8006cb8 <_Bfree>
 800697a:	2f00      	cmp	r7, #0
 800697c:	f43f aea4 	beq.w	80066c8 <_dtoa_r+0x6a0>
 8006980:	f1b8 0f00 	cmp.w	r8, #0
 8006984:	d005      	beq.n	8006992 <_dtoa_r+0x96a>
 8006986:	45b8      	cmp	r8, r7
 8006988:	d003      	beq.n	8006992 <_dtoa_r+0x96a>
 800698a:	4641      	mov	r1, r8
 800698c:	4620      	mov	r0, r4
 800698e:	f000 f993 	bl	8006cb8 <_Bfree>
 8006992:	4639      	mov	r1, r7
 8006994:	4620      	mov	r0, r4
 8006996:	f000 f98f 	bl	8006cb8 <_Bfree>
 800699a:	e695      	b.n	80066c8 <_dtoa_r+0x6a0>
 800699c:	2600      	movs	r6, #0
 800699e:	4637      	mov	r7, r6
 80069a0:	e7e1      	b.n	8006966 <_dtoa_r+0x93e>
 80069a2:	9700      	str	r7, [sp, #0]
 80069a4:	4637      	mov	r7, r6
 80069a6:	e599      	b.n	80064dc <_dtoa_r+0x4b4>
 80069a8:	40240000 	.word	0x40240000
 80069ac:	9b08      	ldr	r3, [sp, #32]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	f000 80ca 	beq.w	8006b48 <_dtoa_r+0xb20>
 80069b4:	9b03      	ldr	r3, [sp, #12]
 80069b6:	9302      	str	r3, [sp, #8]
 80069b8:	2d00      	cmp	r5, #0
 80069ba:	dd05      	ble.n	80069c8 <_dtoa_r+0x9a0>
 80069bc:	4639      	mov	r1, r7
 80069be:	462a      	mov	r2, r5
 80069c0:	4620      	mov	r0, r4
 80069c2:	f000 fb4b 	bl	800705c <__lshift>
 80069c6:	4607      	mov	r7, r0
 80069c8:	f1b8 0f00 	cmp.w	r8, #0
 80069cc:	d05b      	beq.n	8006a86 <_dtoa_r+0xa5e>
 80069ce:	6879      	ldr	r1, [r7, #4]
 80069d0:	4620      	mov	r0, r4
 80069d2:	f000 f931 	bl	8006c38 <_Balloc>
 80069d6:	4605      	mov	r5, r0
 80069d8:	b928      	cbnz	r0, 80069e6 <_dtoa_r+0x9be>
 80069da:	4b87      	ldr	r3, [pc, #540]	; (8006bf8 <_dtoa_r+0xbd0>)
 80069dc:	4602      	mov	r2, r0
 80069de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80069e2:	f7ff bb3b 	b.w	800605c <_dtoa_r+0x34>
 80069e6:	693a      	ldr	r2, [r7, #16]
 80069e8:	3202      	adds	r2, #2
 80069ea:	0092      	lsls	r2, r2, #2
 80069ec:	f107 010c 	add.w	r1, r7, #12
 80069f0:	300c      	adds	r0, #12
 80069f2:	f000 f913 	bl	8006c1c <memcpy>
 80069f6:	2201      	movs	r2, #1
 80069f8:	4629      	mov	r1, r5
 80069fa:	4620      	mov	r0, r4
 80069fc:	f000 fb2e 	bl	800705c <__lshift>
 8006a00:	9b01      	ldr	r3, [sp, #4]
 8006a02:	f103 0901 	add.w	r9, r3, #1
 8006a06:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	9305      	str	r3, [sp, #20]
 8006a0e:	f00a 0301 	and.w	r3, sl, #1
 8006a12:	46b8      	mov	r8, r7
 8006a14:	9304      	str	r3, [sp, #16]
 8006a16:	4607      	mov	r7, r0
 8006a18:	4631      	mov	r1, r6
 8006a1a:	ee18 0a10 	vmov	r0, s16
 8006a1e:	f7ff fa77 	bl	8005f10 <quorem>
 8006a22:	4641      	mov	r1, r8
 8006a24:	9002      	str	r0, [sp, #8]
 8006a26:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006a2a:	ee18 0a10 	vmov	r0, s16
 8006a2e:	f000 fb85 	bl	800713c <__mcmp>
 8006a32:	463a      	mov	r2, r7
 8006a34:	9003      	str	r0, [sp, #12]
 8006a36:	4631      	mov	r1, r6
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f000 fb9b 	bl	8007174 <__mdiff>
 8006a3e:	68c2      	ldr	r2, [r0, #12]
 8006a40:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8006a44:	4605      	mov	r5, r0
 8006a46:	bb02      	cbnz	r2, 8006a8a <_dtoa_r+0xa62>
 8006a48:	4601      	mov	r1, r0
 8006a4a:	ee18 0a10 	vmov	r0, s16
 8006a4e:	f000 fb75 	bl	800713c <__mcmp>
 8006a52:	4602      	mov	r2, r0
 8006a54:	4629      	mov	r1, r5
 8006a56:	4620      	mov	r0, r4
 8006a58:	9207      	str	r2, [sp, #28]
 8006a5a:	f000 f92d 	bl	8006cb8 <_Bfree>
 8006a5e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006a62:	ea43 0102 	orr.w	r1, r3, r2
 8006a66:	9b04      	ldr	r3, [sp, #16]
 8006a68:	430b      	orrs	r3, r1
 8006a6a:	464d      	mov	r5, r9
 8006a6c:	d10f      	bne.n	8006a8e <_dtoa_r+0xa66>
 8006a6e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006a72:	d02a      	beq.n	8006aca <_dtoa_r+0xaa2>
 8006a74:	9b03      	ldr	r3, [sp, #12]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	dd02      	ble.n	8006a80 <_dtoa_r+0xa58>
 8006a7a:	9b02      	ldr	r3, [sp, #8]
 8006a7c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006a80:	f88b a000 	strb.w	sl, [fp]
 8006a84:	e775      	b.n	8006972 <_dtoa_r+0x94a>
 8006a86:	4638      	mov	r0, r7
 8006a88:	e7ba      	b.n	8006a00 <_dtoa_r+0x9d8>
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	e7e2      	b.n	8006a54 <_dtoa_r+0xa2c>
 8006a8e:	9b03      	ldr	r3, [sp, #12]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	db04      	blt.n	8006a9e <_dtoa_r+0xa76>
 8006a94:	9906      	ldr	r1, [sp, #24]
 8006a96:	430b      	orrs	r3, r1
 8006a98:	9904      	ldr	r1, [sp, #16]
 8006a9a:	430b      	orrs	r3, r1
 8006a9c:	d122      	bne.n	8006ae4 <_dtoa_r+0xabc>
 8006a9e:	2a00      	cmp	r2, #0
 8006aa0:	ddee      	ble.n	8006a80 <_dtoa_r+0xa58>
 8006aa2:	ee18 1a10 	vmov	r1, s16
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	f000 fad7 	bl	800705c <__lshift>
 8006aae:	4631      	mov	r1, r6
 8006ab0:	ee08 0a10 	vmov	s16, r0
 8006ab4:	f000 fb42 	bl	800713c <__mcmp>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	dc03      	bgt.n	8006ac4 <_dtoa_r+0xa9c>
 8006abc:	d1e0      	bne.n	8006a80 <_dtoa_r+0xa58>
 8006abe:	f01a 0f01 	tst.w	sl, #1
 8006ac2:	d0dd      	beq.n	8006a80 <_dtoa_r+0xa58>
 8006ac4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006ac8:	d1d7      	bne.n	8006a7a <_dtoa_r+0xa52>
 8006aca:	2339      	movs	r3, #57	; 0x39
 8006acc:	f88b 3000 	strb.w	r3, [fp]
 8006ad0:	462b      	mov	r3, r5
 8006ad2:	461d      	mov	r5, r3
 8006ad4:	3b01      	subs	r3, #1
 8006ad6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006ada:	2a39      	cmp	r2, #57	; 0x39
 8006adc:	d071      	beq.n	8006bc2 <_dtoa_r+0xb9a>
 8006ade:	3201      	adds	r2, #1
 8006ae0:	701a      	strb	r2, [r3, #0]
 8006ae2:	e746      	b.n	8006972 <_dtoa_r+0x94a>
 8006ae4:	2a00      	cmp	r2, #0
 8006ae6:	dd07      	ble.n	8006af8 <_dtoa_r+0xad0>
 8006ae8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006aec:	d0ed      	beq.n	8006aca <_dtoa_r+0xaa2>
 8006aee:	f10a 0301 	add.w	r3, sl, #1
 8006af2:	f88b 3000 	strb.w	r3, [fp]
 8006af6:	e73c      	b.n	8006972 <_dtoa_r+0x94a>
 8006af8:	9b05      	ldr	r3, [sp, #20]
 8006afa:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006afe:	4599      	cmp	r9, r3
 8006b00:	d047      	beq.n	8006b92 <_dtoa_r+0xb6a>
 8006b02:	ee18 1a10 	vmov	r1, s16
 8006b06:	2300      	movs	r3, #0
 8006b08:	220a      	movs	r2, #10
 8006b0a:	4620      	mov	r0, r4
 8006b0c:	f000 f8f6 	bl	8006cfc <__multadd>
 8006b10:	45b8      	cmp	r8, r7
 8006b12:	ee08 0a10 	vmov	s16, r0
 8006b16:	f04f 0300 	mov.w	r3, #0
 8006b1a:	f04f 020a 	mov.w	r2, #10
 8006b1e:	4641      	mov	r1, r8
 8006b20:	4620      	mov	r0, r4
 8006b22:	d106      	bne.n	8006b32 <_dtoa_r+0xb0a>
 8006b24:	f000 f8ea 	bl	8006cfc <__multadd>
 8006b28:	4680      	mov	r8, r0
 8006b2a:	4607      	mov	r7, r0
 8006b2c:	f109 0901 	add.w	r9, r9, #1
 8006b30:	e772      	b.n	8006a18 <_dtoa_r+0x9f0>
 8006b32:	f000 f8e3 	bl	8006cfc <__multadd>
 8006b36:	4639      	mov	r1, r7
 8006b38:	4680      	mov	r8, r0
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	220a      	movs	r2, #10
 8006b3e:	4620      	mov	r0, r4
 8006b40:	f000 f8dc 	bl	8006cfc <__multadd>
 8006b44:	4607      	mov	r7, r0
 8006b46:	e7f1      	b.n	8006b2c <_dtoa_r+0xb04>
 8006b48:	9b03      	ldr	r3, [sp, #12]
 8006b4a:	9302      	str	r3, [sp, #8]
 8006b4c:	9d01      	ldr	r5, [sp, #4]
 8006b4e:	ee18 0a10 	vmov	r0, s16
 8006b52:	4631      	mov	r1, r6
 8006b54:	f7ff f9dc 	bl	8005f10 <quorem>
 8006b58:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006b5c:	9b01      	ldr	r3, [sp, #4]
 8006b5e:	f805 ab01 	strb.w	sl, [r5], #1
 8006b62:	1aea      	subs	r2, r5, r3
 8006b64:	9b02      	ldr	r3, [sp, #8]
 8006b66:	4293      	cmp	r3, r2
 8006b68:	dd09      	ble.n	8006b7e <_dtoa_r+0xb56>
 8006b6a:	ee18 1a10 	vmov	r1, s16
 8006b6e:	2300      	movs	r3, #0
 8006b70:	220a      	movs	r2, #10
 8006b72:	4620      	mov	r0, r4
 8006b74:	f000 f8c2 	bl	8006cfc <__multadd>
 8006b78:	ee08 0a10 	vmov	s16, r0
 8006b7c:	e7e7      	b.n	8006b4e <_dtoa_r+0xb26>
 8006b7e:	9b02      	ldr	r3, [sp, #8]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	bfc8      	it	gt
 8006b84:	461d      	movgt	r5, r3
 8006b86:	9b01      	ldr	r3, [sp, #4]
 8006b88:	bfd8      	it	le
 8006b8a:	2501      	movle	r5, #1
 8006b8c:	441d      	add	r5, r3
 8006b8e:	f04f 0800 	mov.w	r8, #0
 8006b92:	ee18 1a10 	vmov	r1, s16
 8006b96:	2201      	movs	r2, #1
 8006b98:	4620      	mov	r0, r4
 8006b9a:	f000 fa5f 	bl	800705c <__lshift>
 8006b9e:	4631      	mov	r1, r6
 8006ba0:	ee08 0a10 	vmov	s16, r0
 8006ba4:	f000 faca 	bl	800713c <__mcmp>
 8006ba8:	2800      	cmp	r0, #0
 8006baa:	dc91      	bgt.n	8006ad0 <_dtoa_r+0xaa8>
 8006bac:	d102      	bne.n	8006bb4 <_dtoa_r+0xb8c>
 8006bae:	f01a 0f01 	tst.w	sl, #1
 8006bb2:	d18d      	bne.n	8006ad0 <_dtoa_r+0xaa8>
 8006bb4:	462b      	mov	r3, r5
 8006bb6:	461d      	mov	r5, r3
 8006bb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bbc:	2a30      	cmp	r2, #48	; 0x30
 8006bbe:	d0fa      	beq.n	8006bb6 <_dtoa_r+0xb8e>
 8006bc0:	e6d7      	b.n	8006972 <_dtoa_r+0x94a>
 8006bc2:	9a01      	ldr	r2, [sp, #4]
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d184      	bne.n	8006ad2 <_dtoa_r+0xaaa>
 8006bc8:	9b00      	ldr	r3, [sp, #0]
 8006bca:	3301      	adds	r3, #1
 8006bcc:	9300      	str	r3, [sp, #0]
 8006bce:	2331      	movs	r3, #49	; 0x31
 8006bd0:	7013      	strb	r3, [r2, #0]
 8006bd2:	e6ce      	b.n	8006972 <_dtoa_r+0x94a>
 8006bd4:	4b09      	ldr	r3, [pc, #36]	; (8006bfc <_dtoa_r+0xbd4>)
 8006bd6:	f7ff ba95 	b.w	8006104 <_dtoa_r+0xdc>
 8006bda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	f47f aa6e 	bne.w	80060be <_dtoa_r+0x96>
 8006be2:	4b07      	ldr	r3, [pc, #28]	; (8006c00 <_dtoa_r+0xbd8>)
 8006be4:	f7ff ba8e 	b.w	8006104 <_dtoa_r+0xdc>
 8006be8:	9b02      	ldr	r3, [sp, #8]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	dcae      	bgt.n	8006b4c <_dtoa_r+0xb24>
 8006bee:	9b06      	ldr	r3, [sp, #24]
 8006bf0:	2b02      	cmp	r3, #2
 8006bf2:	f73f aea8 	bgt.w	8006946 <_dtoa_r+0x91e>
 8006bf6:	e7a9      	b.n	8006b4c <_dtoa_r+0xb24>
 8006bf8:	0800851b 	.word	0x0800851b
 8006bfc:	08008478 	.word	0x08008478
 8006c00:	0800849c 	.word	0x0800849c

08006c04 <_localeconv_r>:
 8006c04:	4800      	ldr	r0, [pc, #0]	; (8006c08 <_localeconv_r+0x4>)
 8006c06:	4770      	bx	lr
 8006c08:	20000160 	.word	0x20000160

08006c0c <malloc>:
 8006c0c:	4b02      	ldr	r3, [pc, #8]	; (8006c18 <malloc+0xc>)
 8006c0e:	4601      	mov	r1, r0
 8006c10:	6818      	ldr	r0, [r3, #0]
 8006c12:	f000 bc17 	b.w	8007444 <_malloc_r>
 8006c16:	bf00      	nop
 8006c18:	2000000c 	.word	0x2000000c

08006c1c <memcpy>:
 8006c1c:	440a      	add	r2, r1
 8006c1e:	4291      	cmp	r1, r2
 8006c20:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006c24:	d100      	bne.n	8006c28 <memcpy+0xc>
 8006c26:	4770      	bx	lr
 8006c28:	b510      	push	{r4, lr}
 8006c2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c32:	4291      	cmp	r1, r2
 8006c34:	d1f9      	bne.n	8006c2a <memcpy+0xe>
 8006c36:	bd10      	pop	{r4, pc}

08006c38 <_Balloc>:
 8006c38:	b570      	push	{r4, r5, r6, lr}
 8006c3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006c3c:	4604      	mov	r4, r0
 8006c3e:	460d      	mov	r5, r1
 8006c40:	b976      	cbnz	r6, 8006c60 <_Balloc+0x28>
 8006c42:	2010      	movs	r0, #16
 8006c44:	f7ff ffe2 	bl	8006c0c <malloc>
 8006c48:	4602      	mov	r2, r0
 8006c4a:	6260      	str	r0, [r4, #36]	; 0x24
 8006c4c:	b920      	cbnz	r0, 8006c58 <_Balloc+0x20>
 8006c4e:	4b18      	ldr	r3, [pc, #96]	; (8006cb0 <_Balloc+0x78>)
 8006c50:	4818      	ldr	r0, [pc, #96]	; (8006cb4 <_Balloc+0x7c>)
 8006c52:	2166      	movs	r1, #102	; 0x66
 8006c54:	f000 fdd6 	bl	8007804 <__assert_func>
 8006c58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c5c:	6006      	str	r6, [r0, #0]
 8006c5e:	60c6      	str	r6, [r0, #12]
 8006c60:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006c62:	68f3      	ldr	r3, [r6, #12]
 8006c64:	b183      	cbz	r3, 8006c88 <_Balloc+0x50>
 8006c66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c68:	68db      	ldr	r3, [r3, #12]
 8006c6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c6e:	b9b8      	cbnz	r0, 8006ca0 <_Balloc+0x68>
 8006c70:	2101      	movs	r1, #1
 8006c72:	fa01 f605 	lsl.w	r6, r1, r5
 8006c76:	1d72      	adds	r2, r6, #5
 8006c78:	0092      	lsls	r2, r2, #2
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	f000 fb60 	bl	8007340 <_calloc_r>
 8006c80:	b160      	cbz	r0, 8006c9c <_Balloc+0x64>
 8006c82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c86:	e00e      	b.n	8006ca6 <_Balloc+0x6e>
 8006c88:	2221      	movs	r2, #33	; 0x21
 8006c8a:	2104      	movs	r1, #4
 8006c8c:	4620      	mov	r0, r4
 8006c8e:	f000 fb57 	bl	8007340 <_calloc_r>
 8006c92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c94:	60f0      	str	r0, [r6, #12]
 8006c96:	68db      	ldr	r3, [r3, #12]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d1e4      	bne.n	8006c66 <_Balloc+0x2e>
 8006c9c:	2000      	movs	r0, #0
 8006c9e:	bd70      	pop	{r4, r5, r6, pc}
 8006ca0:	6802      	ldr	r2, [r0, #0]
 8006ca2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006cac:	e7f7      	b.n	8006c9e <_Balloc+0x66>
 8006cae:	bf00      	nop
 8006cb0:	080084a9 	.word	0x080084a9
 8006cb4:	0800852c 	.word	0x0800852c

08006cb8 <_Bfree>:
 8006cb8:	b570      	push	{r4, r5, r6, lr}
 8006cba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006cbc:	4605      	mov	r5, r0
 8006cbe:	460c      	mov	r4, r1
 8006cc0:	b976      	cbnz	r6, 8006ce0 <_Bfree+0x28>
 8006cc2:	2010      	movs	r0, #16
 8006cc4:	f7ff ffa2 	bl	8006c0c <malloc>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	6268      	str	r0, [r5, #36]	; 0x24
 8006ccc:	b920      	cbnz	r0, 8006cd8 <_Bfree+0x20>
 8006cce:	4b09      	ldr	r3, [pc, #36]	; (8006cf4 <_Bfree+0x3c>)
 8006cd0:	4809      	ldr	r0, [pc, #36]	; (8006cf8 <_Bfree+0x40>)
 8006cd2:	218a      	movs	r1, #138	; 0x8a
 8006cd4:	f000 fd96 	bl	8007804 <__assert_func>
 8006cd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006cdc:	6006      	str	r6, [r0, #0]
 8006cde:	60c6      	str	r6, [r0, #12]
 8006ce0:	b13c      	cbz	r4, 8006cf2 <_Bfree+0x3a>
 8006ce2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ce4:	6862      	ldr	r2, [r4, #4]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006cec:	6021      	str	r1, [r4, #0]
 8006cee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006cf2:	bd70      	pop	{r4, r5, r6, pc}
 8006cf4:	080084a9 	.word	0x080084a9
 8006cf8:	0800852c 	.word	0x0800852c

08006cfc <__multadd>:
 8006cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d00:	690d      	ldr	r5, [r1, #16]
 8006d02:	4607      	mov	r7, r0
 8006d04:	460c      	mov	r4, r1
 8006d06:	461e      	mov	r6, r3
 8006d08:	f101 0c14 	add.w	ip, r1, #20
 8006d0c:	2000      	movs	r0, #0
 8006d0e:	f8dc 3000 	ldr.w	r3, [ip]
 8006d12:	b299      	uxth	r1, r3
 8006d14:	fb02 6101 	mla	r1, r2, r1, r6
 8006d18:	0c1e      	lsrs	r6, r3, #16
 8006d1a:	0c0b      	lsrs	r3, r1, #16
 8006d1c:	fb02 3306 	mla	r3, r2, r6, r3
 8006d20:	b289      	uxth	r1, r1
 8006d22:	3001      	adds	r0, #1
 8006d24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006d28:	4285      	cmp	r5, r0
 8006d2a:	f84c 1b04 	str.w	r1, [ip], #4
 8006d2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006d32:	dcec      	bgt.n	8006d0e <__multadd+0x12>
 8006d34:	b30e      	cbz	r6, 8006d7a <__multadd+0x7e>
 8006d36:	68a3      	ldr	r3, [r4, #8]
 8006d38:	42ab      	cmp	r3, r5
 8006d3a:	dc19      	bgt.n	8006d70 <__multadd+0x74>
 8006d3c:	6861      	ldr	r1, [r4, #4]
 8006d3e:	4638      	mov	r0, r7
 8006d40:	3101      	adds	r1, #1
 8006d42:	f7ff ff79 	bl	8006c38 <_Balloc>
 8006d46:	4680      	mov	r8, r0
 8006d48:	b928      	cbnz	r0, 8006d56 <__multadd+0x5a>
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	4b0c      	ldr	r3, [pc, #48]	; (8006d80 <__multadd+0x84>)
 8006d4e:	480d      	ldr	r0, [pc, #52]	; (8006d84 <__multadd+0x88>)
 8006d50:	21b5      	movs	r1, #181	; 0xb5
 8006d52:	f000 fd57 	bl	8007804 <__assert_func>
 8006d56:	6922      	ldr	r2, [r4, #16]
 8006d58:	3202      	adds	r2, #2
 8006d5a:	f104 010c 	add.w	r1, r4, #12
 8006d5e:	0092      	lsls	r2, r2, #2
 8006d60:	300c      	adds	r0, #12
 8006d62:	f7ff ff5b 	bl	8006c1c <memcpy>
 8006d66:	4621      	mov	r1, r4
 8006d68:	4638      	mov	r0, r7
 8006d6a:	f7ff ffa5 	bl	8006cb8 <_Bfree>
 8006d6e:	4644      	mov	r4, r8
 8006d70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d74:	3501      	adds	r5, #1
 8006d76:	615e      	str	r6, [r3, #20]
 8006d78:	6125      	str	r5, [r4, #16]
 8006d7a:	4620      	mov	r0, r4
 8006d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d80:	0800851b 	.word	0x0800851b
 8006d84:	0800852c 	.word	0x0800852c

08006d88 <__hi0bits>:
 8006d88:	0c03      	lsrs	r3, r0, #16
 8006d8a:	041b      	lsls	r3, r3, #16
 8006d8c:	b9d3      	cbnz	r3, 8006dc4 <__hi0bits+0x3c>
 8006d8e:	0400      	lsls	r0, r0, #16
 8006d90:	2310      	movs	r3, #16
 8006d92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006d96:	bf04      	itt	eq
 8006d98:	0200      	lsleq	r0, r0, #8
 8006d9a:	3308      	addeq	r3, #8
 8006d9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006da0:	bf04      	itt	eq
 8006da2:	0100      	lsleq	r0, r0, #4
 8006da4:	3304      	addeq	r3, #4
 8006da6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006daa:	bf04      	itt	eq
 8006dac:	0080      	lsleq	r0, r0, #2
 8006dae:	3302      	addeq	r3, #2
 8006db0:	2800      	cmp	r0, #0
 8006db2:	db05      	blt.n	8006dc0 <__hi0bits+0x38>
 8006db4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006db8:	f103 0301 	add.w	r3, r3, #1
 8006dbc:	bf08      	it	eq
 8006dbe:	2320      	moveq	r3, #32
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	4770      	bx	lr
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	e7e4      	b.n	8006d92 <__hi0bits+0xa>

08006dc8 <__lo0bits>:
 8006dc8:	6803      	ldr	r3, [r0, #0]
 8006dca:	f013 0207 	ands.w	r2, r3, #7
 8006dce:	4601      	mov	r1, r0
 8006dd0:	d00b      	beq.n	8006dea <__lo0bits+0x22>
 8006dd2:	07da      	lsls	r2, r3, #31
 8006dd4:	d423      	bmi.n	8006e1e <__lo0bits+0x56>
 8006dd6:	0798      	lsls	r0, r3, #30
 8006dd8:	bf49      	itett	mi
 8006dda:	085b      	lsrmi	r3, r3, #1
 8006ddc:	089b      	lsrpl	r3, r3, #2
 8006dde:	2001      	movmi	r0, #1
 8006de0:	600b      	strmi	r3, [r1, #0]
 8006de2:	bf5c      	itt	pl
 8006de4:	600b      	strpl	r3, [r1, #0]
 8006de6:	2002      	movpl	r0, #2
 8006de8:	4770      	bx	lr
 8006dea:	b298      	uxth	r0, r3
 8006dec:	b9a8      	cbnz	r0, 8006e1a <__lo0bits+0x52>
 8006dee:	0c1b      	lsrs	r3, r3, #16
 8006df0:	2010      	movs	r0, #16
 8006df2:	b2da      	uxtb	r2, r3
 8006df4:	b90a      	cbnz	r2, 8006dfa <__lo0bits+0x32>
 8006df6:	3008      	adds	r0, #8
 8006df8:	0a1b      	lsrs	r3, r3, #8
 8006dfa:	071a      	lsls	r2, r3, #28
 8006dfc:	bf04      	itt	eq
 8006dfe:	091b      	lsreq	r3, r3, #4
 8006e00:	3004      	addeq	r0, #4
 8006e02:	079a      	lsls	r2, r3, #30
 8006e04:	bf04      	itt	eq
 8006e06:	089b      	lsreq	r3, r3, #2
 8006e08:	3002      	addeq	r0, #2
 8006e0a:	07da      	lsls	r2, r3, #31
 8006e0c:	d403      	bmi.n	8006e16 <__lo0bits+0x4e>
 8006e0e:	085b      	lsrs	r3, r3, #1
 8006e10:	f100 0001 	add.w	r0, r0, #1
 8006e14:	d005      	beq.n	8006e22 <__lo0bits+0x5a>
 8006e16:	600b      	str	r3, [r1, #0]
 8006e18:	4770      	bx	lr
 8006e1a:	4610      	mov	r0, r2
 8006e1c:	e7e9      	b.n	8006df2 <__lo0bits+0x2a>
 8006e1e:	2000      	movs	r0, #0
 8006e20:	4770      	bx	lr
 8006e22:	2020      	movs	r0, #32
 8006e24:	4770      	bx	lr
	...

08006e28 <__i2b>:
 8006e28:	b510      	push	{r4, lr}
 8006e2a:	460c      	mov	r4, r1
 8006e2c:	2101      	movs	r1, #1
 8006e2e:	f7ff ff03 	bl	8006c38 <_Balloc>
 8006e32:	4602      	mov	r2, r0
 8006e34:	b928      	cbnz	r0, 8006e42 <__i2b+0x1a>
 8006e36:	4b05      	ldr	r3, [pc, #20]	; (8006e4c <__i2b+0x24>)
 8006e38:	4805      	ldr	r0, [pc, #20]	; (8006e50 <__i2b+0x28>)
 8006e3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006e3e:	f000 fce1 	bl	8007804 <__assert_func>
 8006e42:	2301      	movs	r3, #1
 8006e44:	6144      	str	r4, [r0, #20]
 8006e46:	6103      	str	r3, [r0, #16]
 8006e48:	bd10      	pop	{r4, pc}
 8006e4a:	bf00      	nop
 8006e4c:	0800851b 	.word	0x0800851b
 8006e50:	0800852c 	.word	0x0800852c

08006e54 <__multiply>:
 8006e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e58:	4691      	mov	r9, r2
 8006e5a:	690a      	ldr	r2, [r1, #16]
 8006e5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	bfb8      	it	lt
 8006e64:	460b      	movlt	r3, r1
 8006e66:	460c      	mov	r4, r1
 8006e68:	bfbc      	itt	lt
 8006e6a:	464c      	movlt	r4, r9
 8006e6c:	4699      	movlt	r9, r3
 8006e6e:	6927      	ldr	r7, [r4, #16]
 8006e70:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006e74:	68a3      	ldr	r3, [r4, #8]
 8006e76:	6861      	ldr	r1, [r4, #4]
 8006e78:	eb07 060a 	add.w	r6, r7, sl
 8006e7c:	42b3      	cmp	r3, r6
 8006e7e:	b085      	sub	sp, #20
 8006e80:	bfb8      	it	lt
 8006e82:	3101      	addlt	r1, #1
 8006e84:	f7ff fed8 	bl	8006c38 <_Balloc>
 8006e88:	b930      	cbnz	r0, 8006e98 <__multiply+0x44>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	4b44      	ldr	r3, [pc, #272]	; (8006fa0 <__multiply+0x14c>)
 8006e8e:	4845      	ldr	r0, [pc, #276]	; (8006fa4 <__multiply+0x150>)
 8006e90:	f240 115d 	movw	r1, #349	; 0x15d
 8006e94:	f000 fcb6 	bl	8007804 <__assert_func>
 8006e98:	f100 0514 	add.w	r5, r0, #20
 8006e9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006ea0:	462b      	mov	r3, r5
 8006ea2:	2200      	movs	r2, #0
 8006ea4:	4543      	cmp	r3, r8
 8006ea6:	d321      	bcc.n	8006eec <__multiply+0x98>
 8006ea8:	f104 0314 	add.w	r3, r4, #20
 8006eac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006eb0:	f109 0314 	add.w	r3, r9, #20
 8006eb4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006eb8:	9202      	str	r2, [sp, #8]
 8006eba:	1b3a      	subs	r2, r7, r4
 8006ebc:	3a15      	subs	r2, #21
 8006ebe:	f022 0203 	bic.w	r2, r2, #3
 8006ec2:	3204      	adds	r2, #4
 8006ec4:	f104 0115 	add.w	r1, r4, #21
 8006ec8:	428f      	cmp	r7, r1
 8006eca:	bf38      	it	cc
 8006ecc:	2204      	movcc	r2, #4
 8006ece:	9201      	str	r2, [sp, #4]
 8006ed0:	9a02      	ldr	r2, [sp, #8]
 8006ed2:	9303      	str	r3, [sp, #12]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d80c      	bhi.n	8006ef2 <__multiply+0x9e>
 8006ed8:	2e00      	cmp	r6, #0
 8006eda:	dd03      	ble.n	8006ee4 <__multiply+0x90>
 8006edc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d05a      	beq.n	8006f9a <__multiply+0x146>
 8006ee4:	6106      	str	r6, [r0, #16]
 8006ee6:	b005      	add	sp, #20
 8006ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eec:	f843 2b04 	str.w	r2, [r3], #4
 8006ef0:	e7d8      	b.n	8006ea4 <__multiply+0x50>
 8006ef2:	f8b3 a000 	ldrh.w	sl, [r3]
 8006ef6:	f1ba 0f00 	cmp.w	sl, #0
 8006efa:	d024      	beq.n	8006f46 <__multiply+0xf2>
 8006efc:	f104 0e14 	add.w	lr, r4, #20
 8006f00:	46a9      	mov	r9, r5
 8006f02:	f04f 0c00 	mov.w	ip, #0
 8006f06:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006f0a:	f8d9 1000 	ldr.w	r1, [r9]
 8006f0e:	fa1f fb82 	uxth.w	fp, r2
 8006f12:	b289      	uxth	r1, r1
 8006f14:	fb0a 110b 	mla	r1, sl, fp, r1
 8006f18:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006f1c:	f8d9 2000 	ldr.w	r2, [r9]
 8006f20:	4461      	add	r1, ip
 8006f22:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f26:	fb0a c20b 	mla	r2, sl, fp, ip
 8006f2a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006f2e:	b289      	uxth	r1, r1
 8006f30:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006f34:	4577      	cmp	r7, lr
 8006f36:	f849 1b04 	str.w	r1, [r9], #4
 8006f3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f3e:	d8e2      	bhi.n	8006f06 <__multiply+0xb2>
 8006f40:	9a01      	ldr	r2, [sp, #4]
 8006f42:	f845 c002 	str.w	ip, [r5, r2]
 8006f46:	9a03      	ldr	r2, [sp, #12]
 8006f48:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006f4c:	3304      	adds	r3, #4
 8006f4e:	f1b9 0f00 	cmp.w	r9, #0
 8006f52:	d020      	beq.n	8006f96 <__multiply+0x142>
 8006f54:	6829      	ldr	r1, [r5, #0]
 8006f56:	f104 0c14 	add.w	ip, r4, #20
 8006f5a:	46ae      	mov	lr, r5
 8006f5c:	f04f 0a00 	mov.w	sl, #0
 8006f60:	f8bc b000 	ldrh.w	fp, [ip]
 8006f64:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006f68:	fb09 220b 	mla	r2, r9, fp, r2
 8006f6c:	4492      	add	sl, r2
 8006f6e:	b289      	uxth	r1, r1
 8006f70:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006f74:	f84e 1b04 	str.w	r1, [lr], #4
 8006f78:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006f7c:	f8be 1000 	ldrh.w	r1, [lr]
 8006f80:	0c12      	lsrs	r2, r2, #16
 8006f82:	fb09 1102 	mla	r1, r9, r2, r1
 8006f86:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006f8a:	4567      	cmp	r7, ip
 8006f8c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006f90:	d8e6      	bhi.n	8006f60 <__multiply+0x10c>
 8006f92:	9a01      	ldr	r2, [sp, #4]
 8006f94:	50a9      	str	r1, [r5, r2]
 8006f96:	3504      	adds	r5, #4
 8006f98:	e79a      	b.n	8006ed0 <__multiply+0x7c>
 8006f9a:	3e01      	subs	r6, #1
 8006f9c:	e79c      	b.n	8006ed8 <__multiply+0x84>
 8006f9e:	bf00      	nop
 8006fa0:	0800851b 	.word	0x0800851b
 8006fa4:	0800852c 	.word	0x0800852c

08006fa8 <__pow5mult>:
 8006fa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fac:	4615      	mov	r5, r2
 8006fae:	f012 0203 	ands.w	r2, r2, #3
 8006fb2:	4606      	mov	r6, r0
 8006fb4:	460f      	mov	r7, r1
 8006fb6:	d007      	beq.n	8006fc8 <__pow5mult+0x20>
 8006fb8:	4c25      	ldr	r4, [pc, #148]	; (8007050 <__pow5mult+0xa8>)
 8006fba:	3a01      	subs	r2, #1
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006fc2:	f7ff fe9b 	bl	8006cfc <__multadd>
 8006fc6:	4607      	mov	r7, r0
 8006fc8:	10ad      	asrs	r5, r5, #2
 8006fca:	d03d      	beq.n	8007048 <__pow5mult+0xa0>
 8006fcc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006fce:	b97c      	cbnz	r4, 8006ff0 <__pow5mult+0x48>
 8006fd0:	2010      	movs	r0, #16
 8006fd2:	f7ff fe1b 	bl	8006c0c <malloc>
 8006fd6:	4602      	mov	r2, r0
 8006fd8:	6270      	str	r0, [r6, #36]	; 0x24
 8006fda:	b928      	cbnz	r0, 8006fe8 <__pow5mult+0x40>
 8006fdc:	4b1d      	ldr	r3, [pc, #116]	; (8007054 <__pow5mult+0xac>)
 8006fde:	481e      	ldr	r0, [pc, #120]	; (8007058 <__pow5mult+0xb0>)
 8006fe0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006fe4:	f000 fc0e 	bl	8007804 <__assert_func>
 8006fe8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006fec:	6004      	str	r4, [r0, #0]
 8006fee:	60c4      	str	r4, [r0, #12]
 8006ff0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006ff4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006ff8:	b94c      	cbnz	r4, 800700e <__pow5mult+0x66>
 8006ffa:	f240 2171 	movw	r1, #625	; 0x271
 8006ffe:	4630      	mov	r0, r6
 8007000:	f7ff ff12 	bl	8006e28 <__i2b>
 8007004:	2300      	movs	r3, #0
 8007006:	f8c8 0008 	str.w	r0, [r8, #8]
 800700a:	4604      	mov	r4, r0
 800700c:	6003      	str	r3, [r0, #0]
 800700e:	f04f 0900 	mov.w	r9, #0
 8007012:	07eb      	lsls	r3, r5, #31
 8007014:	d50a      	bpl.n	800702c <__pow5mult+0x84>
 8007016:	4639      	mov	r1, r7
 8007018:	4622      	mov	r2, r4
 800701a:	4630      	mov	r0, r6
 800701c:	f7ff ff1a 	bl	8006e54 <__multiply>
 8007020:	4639      	mov	r1, r7
 8007022:	4680      	mov	r8, r0
 8007024:	4630      	mov	r0, r6
 8007026:	f7ff fe47 	bl	8006cb8 <_Bfree>
 800702a:	4647      	mov	r7, r8
 800702c:	106d      	asrs	r5, r5, #1
 800702e:	d00b      	beq.n	8007048 <__pow5mult+0xa0>
 8007030:	6820      	ldr	r0, [r4, #0]
 8007032:	b938      	cbnz	r0, 8007044 <__pow5mult+0x9c>
 8007034:	4622      	mov	r2, r4
 8007036:	4621      	mov	r1, r4
 8007038:	4630      	mov	r0, r6
 800703a:	f7ff ff0b 	bl	8006e54 <__multiply>
 800703e:	6020      	str	r0, [r4, #0]
 8007040:	f8c0 9000 	str.w	r9, [r0]
 8007044:	4604      	mov	r4, r0
 8007046:	e7e4      	b.n	8007012 <__pow5mult+0x6a>
 8007048:	4638      	mov	r0, r7
 800704a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800704e:	bf00      	nop
 8007050:	08008678 	.word	0x08008678
 8007054:	080084a9 	.word	0x080084a9
 8007058:	0800852c 	.word	0x0800852c

0800705c <__lshift>:
 800705c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007060:	460c      	mov	r4, r1
 8007062:	6849      	ldr	r1, [r1, #4]
 8007064:	6923      	ldr	r3, [r4, #16]
 8007066:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800706a:	68a3      	ldr	r3, [r4, #8]
 800706c:	4607      	mov	r7, r0
 800706e:	4691      	mov	r9, r2
 8007070:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007074:	f108 0601 	add.w	r6, r8, #1
 8007078:	42b3      	cmp	r3, r6
 800707a:	db0b      	blt.n	8007094 <__lshift+0x38>
 800707c:	4638      	mov	r0, r7
 800707e:	f7ff fddb 	bl	8006c38 <_Balloc>
 8007082:	4605      	mov	r5, r0
 8007084:	b948      	cbnz	r0, 800709a <__lshift+0x3e>
 8007086:	4602      	mov	r2, r0
 8007088:	4b2a      	ldr	r3, [pc, #168]	; (8007134 <__lshift+0xd8>)
 800708a:	482b      	ldr	r0, [pc, #172]	; (8007138 <__lshift+0xdc>)
 800708c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007090:	f000 fbb8 	bl	8007804 <__assert_func>
 8007094:	3101      	adds	r1, #1
 8007096:	005b      	lsls	r3, r3, #1
 8007098:	e7ee      	b.n	8007078 <__lshift+0x1c>
 800709a:	2300      	movs	r3, #0
 800709c:	f100 0114 	add.w	r1, r0, #20
 80070a0:	f100 0210 	add.w	r2, r0, #16
 80070a4:	4618      	mov	r0, r3
 80070a6:	4553      	cmp	r3, sl
 80070a8:	db37      	blt.n	800711a <__lshift+0xbe>
 80070aa:	6920      	ldr	r0, [r4, #16]
 80070ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80070b0:	f104 0314 	add.w	r3, r4, #20
 80070b4:	f019 091f 	ands.w	r9, r9, #31
 80070b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80070bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80070c0:	d02f      	beq.n	8007122 <__lshift+0xc6>
 80070c2:	f1c9 0e20 	rsb	lr, r9, #32
 80070c6:	468a      	mov	sl, r1
 80070c8:	f04f 0c00 	mov.w	ip, #0
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	fa02 f209 	lsl.w	r2, r2, r9
 80070d2:	ea42 020c 	orr.w	r2, r2, ip
 80070d6:	f84a 2b04 	str.w	r2, [sl], #4
 80070da:	f853 2b04 	ldr.w	r2, [r3], #4
 80070de:	4298      	cmp	r0, r3
 80070e0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80070e4:	d8f2      	bhi.n	80070cc <__lshift+0x70>
 80070e6:	1b03      	subs	r3, r0, r4
 80070e8:	3b15      	subs	r3, #21
 80070ea:	f023 0303 	bic.w	r3, r3, #3
 80070ee:	3304      	adds	r3, #4
 80070f0:	f104 0215 	add.w	r2, r4, #21
 80070f4:	4290      	cmp	r0, r2
 80070f6:	bf38      	it	cc
 80070f8:	2304      	movcc	r3, #4
 80070fa:	f841 c003 	str.w	ip, [r1, r3]
 80070fe:	f1bc 0f00 	cmp.w	ip, #0
 8007102:	d001      	beq.n	8007108 <__lshift+0xac>
 8007104:	f108 0602 	add.w	r6, r8, #2
 8007108:	3e01      	subs	r6, #1
 800710a:	4638      	mov	r0, r7
 800710c:	612e      	str	r6, [r5, #16]
 800710e:	4621      	mov	r1, r4
 8007110:	f7ff fdd2 	bl	8006cb8 <_Bfree>
 8007114:	4628      	mov	r0, r5
 8007116:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800711a:	f842 0f04 	str.w	r0, [r2, #4]!
 800711e:	3301      	adds	r3, #1
 8007120:	e7c1      	b.n	80070a6 <__lshift+0x4a>
 8007122:	3904      	subs	r1, #4
 8007124:	f853 2b04 	ldr.w	r2, [r3], #4
 8007128:	f841 2f04 	str.w	r2, [r1, #4]!
 800712c:	4298      	cmp	r0, r3
 800712e:	d8f9      	bhi.n	8007124 <__lshift+0xc8>
 8007130:	e7ea      	b.n	8007108 <__lshift+0xac>
 8007132:	bf00      	nop
 8007134:	0800851b 	.word	0x0800851b
 8007138:	0800852c 	.word	0x0800852c

0800713c <__mcmp>:
 800713c:	b530      	push	{r4, r5, lr}
 800713e:	6902      	ldr	r2, [r0, #16]
 8007140:	690c      	ldr	r4, [r1, #16]
 8007142:	1b12      	subs	r2, r2, r4
 8007144:	d10e      	bne.n	8007164 <__mcmp+0x28>
 8007146:	f100 0314 	add.w	r3, r0, #20
 800714a:	3114      	adds	r1, #20
 800714c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007150:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007154:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007158:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800715c:	42a5      	cmp	r5, r4
 800715e:	d003      	beq.n	8007168 <__mcmp+0x2c>
 8007160:	d305      	bcc.n	800716e <__mcmp+0x32>
 8007162:	2201      	movs	r2, #1
 8007164:	4610      	mov	r0, r2
 8007166:	bd30      	pop	{r4, r5, pc}
 8007168:	4283      	cmp	r3, r0
 800716a:	d3f3      	bcc.n	8007154 <__mcmp+0x18>
 800716c:	e7fa      	b.n	8007164 <__mcmp+0x28>
 800716e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007172:	e7f7      	b.n	8007164 <__mcmp+0x28>

08007174 <__mdiff>:
 8007174:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007178:	460c      	mov	r4, r1
 800717a:	4606      	mov	r6, r0
 800717c:	4611      	mov	r1, r2
 800717e:	4620      	mov	r0, r4
 8007180:	4690      	mov	r8, r2
 8007182:	f7ff ffdb 	bl	800713c <__mcmp>
 8007186:	1e05      	subs	r5, r0, #0
 8007188:	d110      	bne.n	80071ac <__mdiff+0x38>
 800718a:	4629      	mov	r1, r5
 800718c:	4630      	mov	r0, r6
 800718e:	f7ff fd53 	bl	8006c38 <_Balloc>
 8007192:	b930      	cbnz	r0, 80071a2 <__mdiff+0x2e>
 8007194:	4b3a      	ldr	r3, [pc, #232]	; (8007280 <__mdiff+0x10c>)
 8007196:	4602      	mov	r2, r0
 8007198:	f240 2132 	movw	r1, #562	; 0x232
 800719c:	4839      	ldr	r0, [pc, #228]	; (8007284 <__mdiff+0x110>)
 800719e:	f000 fb31 	bl	8007804 <__assert_func>
 80071a2:	2301      	movs	r3, #1
 80071a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80071a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ac:	bfa4      	itt	ge
 80071ae:	4643      	movge	r3, r8
 80071b0:	46a0      	movge	r8, r4
 80071b2:	4630      	mov	r0, r6
 80071b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80071b8:	bfa6      	itte	ge
 80071ba:	461c      	movge	r4, r3
 80071bc:	2500      	movge	r5, #0
 80071be:	2501      	movlt	r5, #1
 80071c0:	f7ff fd3a 	bl	8006c38 <_Balloc>
 80071c4:	b920      	cbnz	r0, 80071d0 <__mdiff+0x5c>
 80071c6:	4b2e      	ldr	r3, [pc, #184]	; (8007280 <__mdiff+0x10c>)
 80071c8:	4602      	mov	r2, r0
 80071ca:	f44f 7110 	mov.w	r1, #576	; 0x240
 80071ce:	e7e5      	b.n	800719c <__mdiff+0x28>
 80071d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80071d4:	6926      	ldr	r6, [r4, #16]
 80071d6:	60c5      	str	r5, [r0, #12]
 80071d8:	f104 0914 	add.w	r9, r4, #20
 80071dc:	f108 0514 	add.w	r5, r8, #20
 80071e0:	f100 0e14 	add.w	lr, r0, #20
 80071e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80071e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80071ec:	f108 0210 	add.w	r2, r8, #16
 80071f0:	46f2      	mov	sl, lr
 80071f2:	2100      	movs	r1, #0
 80071f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80071f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80071fc:	fa1f f883 	uxth.w	r8, r3
 8007200:	fa11 f18b 	uxtah	r1, r1, fp
 8007204:	0c1b      	lsrs	r3, r3, #16
 8007206:	eba1 0808 	sub.w	r8, r1, r8
 800720a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800720e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007212:	fa1f f888 	uxth.w	r8, r8
 8007216:	1419      	asrs	r1, r3, #16
 8007218:	454e      	cmp	r6, r9
 800721a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800721e:	f84a 3b04 	str.w	r3, [sl], #4
 8007222:	d8e7      	bhi.n	80071f4 <__mdiff+0x80>
 8007224:	1b33      	subs	r3, r6, r4
 8007226:	3b15      	subs	r3, #21
 8007228:	f023 0303 	bic.w	r3, r3, #3
 800722c:	3304      	adds	r3, #4
 800722e:	3415      	adds	r4, #21
 8007230:	42a6      	cmp	r6, r4
 8007232:	bf38      	it	cc
 8007234:	2304      	movcc	r3, #4
 8007236:	441d      	add	r5, r3
 8007238:	4473      	add	r3, lr
 800723a:	469e      	mov	lr, r3
 800723c:	462e      	mov	r6, r5
 800723e:	4566      	cmp	r6, ip
 8007240:	d30e      	bcc.n	8007260 <__mdiff+0xec>
 8007242:	f10c 0203 	add.w	r2, ip, #3
 8007246:	1b52      	subs	r2, r2, r5
 8007248:	f022 0203 	bic.w	r2, r2, #3
 800724c:	3d03      	subs	r5, #3
 800724e:	45ac      	cmp	ip, r5
 8007250:	bf38      	it	cc
 8007252:	2200      	movcc	r2, #0
 8007254:	441a      	add	r2, r3
 8007256:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800725a:	b17b      	cbz	r3, 800727c <__mdiff+0x108>
 800725c:	6107      	str	r7, [r0, #16]
 800725e:	e7a3      	b.n	80071a8 <__mdiff+0x34>
 8007260:	f856 8b04 	ldr.w	r8, [r6], #4
 8007264:	fa11 f288 	uxtah	r2, r1, r8
 8007268:	1414      	asrs	r4, r2, #16
 800726a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800726e:	b292      	uxth	r2, r2
 8007270:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007274:	f84e 2b04 	str.w	r2, [lr], #4
 8007278:	1421      	asrs	r1, r4, #16
 800727a:	e7e0      	b.n	800723e <__mdiff+0xca>
 800727c:	3f01      	subs	r7, #1
 800727e:	e7ea      	b.n	8007256 <__mdiff+0xe2>
 8007280:	0800851b 	.word	0x0800851b
 8007284:	0800852c 	.word	0x0800852c

08007288 <__d2b>:
 8007288:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800728c:	4689      	mov	r9, r1
 800728e:	2101      	movs	r1, #1
 8007290:	ec57 6b10 	vmov	r6, r7, d0
 8007294:	4690      	mov	r8, r2
 8007296:	f7ff fccf 	bl	8006c38 <_Balloc>
 800729a:	4604      	mov	r4, r0
 800729c:	b930      	cbnz	r0, 80072ac <__d2b+0x24>
 800729e:	4602      	mov	r2, r0
 80072a0:	4b25      	ldr	r3, [pc, #148]	; (8007338 <__d2b+0xb0>)
 80072a2:	4826      	ldr	r0, [pc, #152]	; (800733c <__d2b+0xb4>)
 80072a4:	f240 310a 	movw	r1, #778	; 0x30a
 80072a8:	f000 faac 	bl	8007804 <__assert_func>
 80072ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80072b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80072b4:	bb35      	cbnz	r5, 8007304 <__d2b+0x7c>
 80072b6:	2e00      	cmp	r6, #0
 80072b8:	9301      	str	r3, [sp, #4]
 80072ba:	d028      	beq.n	800730e <__d2b+0x86>
 80072bc:	4668      	mov	r0, sp
 80072be:	9600      	str	r6, [sp, #0]
 80072c0:	f7ff fd82 	bl	8006dc8 <__lo0bits>
 80072c4:	9900      	ldr	r1, [sp, #0]
 80072c6:	b300      	cbz	r0, 800730a <__d2b+0x82>
 80072c8:	9a01      	ldr	r2, [sp, #4]
 80072ca:	f1c0 0320 	rsb	r3, r0, #32
 80072ce:	fa02 f303 	lsl.w	r3, r2, r3
 80072d2:	430b      	orrs	r3, r1
 80072d4:	40c2      	lsrs	r2, r0
 80072d6:	6163      	str	r3, [r4, #20]
 80072d8:	9201      	str	r2, [sp, #4]
 80072da:	9b01      	ldr	r3, [sp, #4]
 80072dc:	61a3      	str	r3, [r4, #24]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	bf14      	ite	ne
 80072e2:	2202      	movne	r2, #2
 80072e4:	2201      	moveq	r2, #1
 80072e6:	6122      	str	r2, [r4, #16]
 80072e8:	b1d5      	cbz	r5, 8007320 <__d2b+0x98>
 80072ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80072ee:	4405      	add	r5, r0
 80072f0:	f8c9 5000 	str.w	r5, [r9]
 80072f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80072f8:	f8c8 0000 	str.w	r0, [r8]
 80072fc:	4620      	mov	r0, r4
 80072fe:	b003      	add	sp, #12
 8007300:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007304:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007308:	e7d5      	b.n	80072b6 <__d2b+0x2e>
 800730a:	6161      	str	r1, [r4, #20]
 800730c:	e7e5      	b.n	80072da <__d2b+0x52>
 800730e:	a801      	add	r0, sp, #4
 8007310:	f7ff fd5a 	bl	8006dc8 <__lo0bits>
 8007314:	9b01      	ldr	r3, [sp, #4]
 8007316:	6163      	str	r3, [r4, #20]
 8007318:	2201      	movs	r2, #1
 800731a:	6122      	str	r2, [r4, #16]
 800731c:	3020      	adds	r0, #32
 800731e:	e7e3      	b.n	80072e8 <__d2b+0x60>
 8007320:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007324:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007328:	f8c9 0000 	str.w	r0, [r9]
 800732c:	6918      	ldr	r0, [r3, #16]
 800732e:	f7ff fd2b 	bl	8006d88 <__hi0bits>
 8007332:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007336:	e7df      	b.n	80072f8 <__d2b+0x70>
 8007338:	0800851b 	.word	0x0800851b
 800733c:	0800852c 	.word	0x0800852c

08007340 <_calloc_r>:
 8007340:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007342:	fba1 2402 	umull	r2, r4, r1, r2
 8007346:	b94c      	cbnz	r4, 800735c <_calloc_r+0x1c>
 8007348:	4611      	mov	r1, r2
 800734a:	9201      	str	r2, [sp, #4]
 800734c:	f000 f87a 	bl	8007444 <_malloc_r>
 8007350:	9a01      	ldr	r2, [sp, #4]
 8007352:	4605      	mov	r5, r0
 8007354:	b930      	cbnz	r0, 8007364 <_calloc_r+0x24>
 8007356:	4628      	mov	r0, r5
 8007358:	b003      	add	sp, #12
 800735a:	bd30      	pop	{r4, r5, pc}
 800735c:	220c      	movs	r2, #12
 800735e:	6002      	str	r2, [r0, #0]
 8007360:	2500      	movs	r5, #0
 8007362:	e7f8      	b.n	8007356 <_calloc_r+0x16>
 8007364:	4621      	mov	r1, r4
 8007366:	f7fe f941 	bl	80055ec <memset>
 800736a:	e7f4      	b.n	8007356 <_calloc_r+0x16>

0800736c <_free_r>:
 800736c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800736e:	2900      	cmp	r1, #0
 8007370:	d044      	beq.n	80073fc <_free_r+0x90>
 8007372:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007376:	9001      	str	r0, [sp, #4]
 8007378:	2b00      	cmp	r3, #0
 800737a:	f1a1 0404 	sub.w	r4, r1, #4
 800737e:	bfb8      	it	lt
 8007380:	18e4      	addlt	r4, r4, r3
 8007382:	f000 fa9b 	bl	80078bc <__malloc_lock>
 8007386:	4a1e      	ldr	r2, [pc, #120]	; (8007400 <_free_r+0x94>)
 8007388:	9801      	ldr	r0, [sp, #4]
 800738a:	6813      	ldr	r3, [r2, #0]
 800738c:	b933      	cbnz	r3, 800739c <_free_r+0x30>
 800738e:	6063      	str	r3, [r4, #4]
 8007390:	6014      	str	r4, [r2, #0]
 8007392:	b003      	add	sp, #12
 8007394:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007398:	f000 ba96 	b.w	80078c8 <__malloc_unlock>
 800739c:	42a3      	cmp	r3, r4
 800739e:	d908      	bls.n	80073b2 <_free_r+0x46>
 80073a0:	6825      	ldr	r5, [r4, #0]
 80073a2:	1961      	adds	r1, r4, r5
 80073a4:	428b      	cmp	r3, r1
 80073a6:	bf01      	itttt	eq
 80073a8:	6819      	ldreq	r1, [r3, #0]
 80073aa:	685b      	ldreq	r3, [r3, #4]
 80073ac:	1949      	addeq	r1, r1, r5
 80073ae:	6021      	streq	r1, [r4, #0]
 80073b0:	e7ed      	b.n	800738e <_free_r+0x22>
 80073b2:	461a      	mov	r2, r3
 80073b4:	685b      	ldr	r3, [r3, #4]
 80073b6:	b10b      	cbz	r3, 80073bc <_free_r+0x50>
 80073b8:	42a3      	cmp	r3, r4
 80073ba:	d9fa      	bls.n	80073b2 <_free_r+0x46>
 80073bc:	6811      	ldr	r1, [r2, #0]
 80073be:	1855      	adds	r5, r2, r1
 80073c0:	42a5      	cmp	r5, r4
 80073c2:	d10b      	bne.n	80073dc <_free_r+0x70>
 80073c4:	6824      	ldr	r4, [r4, #0]
 80073c6:	4421      	add	r1, r4
 80073c8:	1854      	adds	r4, r2, r1
 80073ca:	42a3      	cmp	r3, r4
 80073cc:	6011      	str	r1, [r2, #0]
 80073ce:	d1e0      	bne.n	8007392 <_free_r+0x26>
 80073d0:	681c      	ldr	r4, [r3, #0]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	6053      	str	r3, [r2, #4]
 80073d6:	4421      	add	r1, r4
 80073d8:	6011      	str	r1, [r2, #0]
 80073da:	e7da      	b.n	8007392 <_free_r+0x26>
 80073dc:	d902      	bls.n	80073e4 <_free_r+0x78>
 80073de:	230c      	movs	r3, #12
 80073e0:	6003      	str	r3, [r0, #0]
 80073e2:	e7d6      	b.n	8007392 <_free_r+0x26>
 80073e4:	6825      	ldr	r5, [r4, #0]
 80073e6:	1961      	adds	r1, r4, r5
 80073e8:	428b      	cmp	r3, r1
 80073ea:	bf04      	itt	eq
 80073ec:	6819      	ldreq	r1, [r3, #0]
 80073ee:	685b      	ldreq	r3, [r3, #4]
 80073f0:	6063      	str	r3, [r4, #4]
 80073f2:	bf04      	itt	eq
 80073f4:	1949      	addeq	r1, r1, r5
 80073f6:	6021      	streq	r1, [r4, #0]
 80073f8:	6054      	str	r4, [r2, #4]
 80073fa:	e7ca      	b.n	8007392 <_free_r+0x26>
 80073fc:	b003      	add	sp, #12
 80073fe:	bd30      	pop	{r4, r5, pc}
 8007400:	20000360 	.word	0x20000360

08007404 <sbrk_aligned>:
 8007404:	b570      	push	{r4, r5, r6, lr}
 8007406:	4e0e      	ldr	r6, [pc, #56]	; (8007440 <sbrk_aligned+0x3c>)
 8007408:	460c      	mov	r4, r1
 800740a:	6831      	ldr	r1, [r6, #0]
 800740c:	4605      	mov	r5, r0
 800740e:	b911      	cbnz	r1, 8007416 <sbrk_aligned+0x12>
 8007410:	f000 f9e8 	bl	80077e4 <_sbrk_r>
 8007414:	6030      	str	r0, [r6, #0]
 8007416:	4621      	mov	r1, r4
 8007418:	4628      	mov	r0, r5
 800741a:	f000 f9e3 	bl	80077e4 <_sbrk_r>
 800741e:	1c43      	adds	r3, r0, #1
 8007420:	d00a      	beq.n	8007438 <sbrk_aligned+0x34>
 8007422:	1cc4      	adds	r4, r0, #3
 8007424:	f024 0403 	bic.w	r4, r4, #3
 8007428:	42a0      	cmp	r0, r4
 800742a:	d007      	beq.n	800743c <sbrk_aligned+0x38>
 800742c:	1a21      	subs	r1, r4, r0
 800742e:	4628      	mov	r0, r5
 8007430:	f000 f9d8 	bl	80077e4 <_sbrk_r>
 8007434:	3001      	adds	r0, #1
 8007436:	d101      	bne.n	800743c <sbrk_aligned+0x38>
 8007438:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800743c:	4620      	mov	r0, r4
 800743e:	bd70      	pop	{r4, r5, r6, pc}
 8007440:	20000364 	.word	0x20000364

08007444 <_malloc_r>:
 8007444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007448:	1ccd      	adds	r5, r1, #3
 800744a:	f025 0503 	bic.w	r5, r5, #3
 800744e:	3508      	adds	r5, #8
 8007450:	2d0c      	cmp	r5, #12
 8007452:	bf38      	it	cc
 8007454:	250c      	movcc	r5, #12
 8007456:	2d00      	cmp	r5, #0
 8007458:	4607      	mov	r7, r0
 800745a:	db01      	blt.n	8007460 <_malloc_r+0x1c>
 800745c:	42a9      	cmp	r1, r5
 800745e:	d905      	bls.n	800746c <_malloc_r+0x28>
 8007460:	230c      	movs	r3, #12
 8007462:	603b      	str	r3, [r7, #0]
 8007464:	2600      	movs	r6, #0
 8007466:	4630      	mov	r0, r6
 8007468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800746c:	4e2e      	ldr	r6, [pc, #184]	; (8007528 <_malloc_r+0xe4>)
 800746e:	f000 fa25 	bl	80078bc <__malloc_lock>
 8007472:	6833      	ldr	r3, [r6, #0]
 8007474:	461c      	mov	r4, r3
 8007476:	bb34      	cbnz	r4, 80074c6 <_malloc_r+0x82>
 8007478:	4629      	mov	r1, r5
 800747a:	4638      	mov	r0, r7
 800747c:	f7ff ffc2 	bl	8007404 <sbrk_aligned>
 8007480:	1c43      	adds	r3, r0, #1
 8007482:	4604      	mov	r4, r0
 8007484:	d14d      	bne.n	8007522 <_malloc_r+0xde>
 8007486:	6834      	ldr	r4, [r6, #0]
 8007488:	4626      	mov	r6, r4
 800748a:	2e00      	cmp	r6, #0
 800748c:	d140      	bne.n	8007510 <_malloc_r+0xcc>
 800748e:	6823      	ldr	r3, [r4, #0]
 8007490:	4631      	mov	r1, r6
 8007492:	4638      	mov	r0, r7
 8007494:	eb04 0803 	add.w	r8, r4, r3
 8007498:	f000 f9a4 	bl	80077e4 <_sbrk_r>
 800749c:	4580      	cmp	r8, r0
 800749e:	d13a      	bne.n	8007516 <_malloc_r+0xd2>
 80074a0:	6821      	ldr	r1, [r4, #0]
 80074a2:	3503      	adds	r5, #3
 80074a4:	1a6d      	subs	r5, r5, r1
 80074a6:	f025 0503 	bic.w	r5, r5, #3
 80074aa:	3508      	adds	r5, #8
 80074ac:	2d0c      	cmp	r5, #12
 80074ae:	bf38      	it	cc
 80074b0:	250c      	movcc	r5, #12
 80074b2:	4629      	mov	r1, r5
 80074b4:	4638      	mov	r0, r7
 80074b6:	f7ff ffa5 	bl	8007404 <sbrk_aligned>
 80074ba:	3001      	adds	r0, #1
 80074bc:	d02b      	beq.n	8007516 <_malloc_r+0xd2>
 80074be:	6823      	ldr	r3, [r4, #0]
 80074c0:	442b      	add	r3, r5
 80074c2:	6023      	str	r3, [r4, #0]
 80074c4:	e00e      	b.n	80074e4 <_malloc_r+0xa0>
 80074c6:	6822      	ldr	r2, [r4, #0]
 80074c8:	1b52      	subs	r2, r2, r5
 80074ca:	d41e      	bmi.n	800750a <_malloc_r+0xc6>
 80074cc:	2a0b      	cmp	r2, #11
 80074ce:	d916      	bls.n	80074fe <_malloc_r+0xba>
 80074d0:	1961      	adds	r1, r4, r5
 80074d2:	42a3      	cmp	r3, r4
 80074d4:	6025      	str	r5, [r4, #0]
 80074d6:	bf18      	it	ne
 80074d8:	6059      	strne	r1, [r3, #4]
 80074da:	6863      	ldr	r3, [r4, #4]
 80074dc:	bf08      	it	eq
 80074de:	6031      	streq	r1, [r6, #0]
 80074e0:	5162      	str	r2, [r4, r5]
 80074e2:	604b      	str	r3, [r1, #4]
 80074e4:	4638      	mov	r0, r7
 80074e6:	f104 060b 	add.w	r6, r4, #11
 80074ea:	f000 f9ed 	bl	80078c8 <__malloc_unlock>
 80074ee:	f026 0607 	bic.w	r6, r6, #7
 80074f2:	1d23      	adds	r3, r4, #4
 80074f4:	1af2      	subs	r2, r6, r3
 80074f6:	d0b6      	beq.n	8007466 <_malloc_r+0x22>
 80074f8:	1b9b      	subs	r3, r3, r6
 80074fa:	50a3      	str	r3, [r4, r2]
 80074fc:	e7b3      	b.n	8007466 <_malloc_r+0x22>
 80074fe:	6862      	ldr	r2, [r4, #4]
 8007500:	42a3      	cmp	r3, r4
 8007502:	bf0c      	ite	eq
 8007504:	6032      	streq	r2, [r6, #0]
 8007506:	605a      	strne	r2, [r3, #4]
 8007508:	e7ec      	b.n	80074e4 <_malloc_r+0xa0>
 800750a:	4623      	mov	r3, r4
 800750c:	6864      	ldr	r4, [r4, #4]
 800750e:	e7b2      	b.n	8007476 <_malloc_r+0x32>
 8007510:	4634      	mov	r4, r6
 8007512:	6876      	ldr	r6, [r6, #4]
 8007514:	e7b9      	b.n	800748a <_malloc_r+0x46>
 8007516:	230c      	movs	r3, #12
 8007518:	603b      	str	r3, [r7, #0]
 800751a:	4638      	mov	r0, r7
 800751c:	f000 f9d4 	bl	80078c8 <__malloc_unlock>
 8007520:	e7a1      	b.n	8007466 <_malloc_r+0x22>
 8007522:	6025      	str	r5, [r4, #0]
 8007524:	e7de      	b.n	80074e4 <_malloc_r+0xa0>
 8007526:	bf00      	nop
 8007528:	20000360 	.word	0x20000360

0800752c <__ssputs_r>:
 800752c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007530:	688e      	ldr	r6, [r1, #8]
 8007532:	429e      	cmp	r6, r3
 8007534:	4682      	mov	sl, r0
 8007536:	460c      	mov	r4, r1
 8007538:	4690      	mov	r8, r2
 800753a:	461f      	mov	r7, r3
 800753c:	d838      	bhi.n	80075b0 <__ssputs_r+0x84>
 800753e:	898a      	ldrh	r2, [r1, #12]
 8007540:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007544:	d032      	beq.n	80075ac <__ssputs_r+0x80>
 8007546:	6825      	ldr	r5, [r4, #0]
 8007548:	6909      	ldr	r1, [r1, #16]
 800754a:	eba5 0901 	sub.w	r9, r5, r1
 800754e:	6965      	ldr	r5, [r4, #20]
 8007550:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007554:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007558:	3301      	adds	r3, #1
 800755a:	444b      	add	r3, r9
 800755c:	106d      	asrs	r5, r5, #1
 800755e:	429d      	cmp	r5, r3
 8007560:	bf38      	it	cc
 8007562:	461d      	movcc	r5, r3
 8007564:	0553      	lsls	r3, r2, #21
 8007566:	d531      	bpl.n	80075cc <__ssputs_r+0xa0>
 8007568:	4629      	mov	r1, r5
 800756a:	f7ff ff6b 	bl	8007444 <_malloc_r>
 800756e:	4606      	mov	r6, r0
 8007570:	b950      	cbnz	r0, 8007588 <__ssputs_r+0x5c>
 8007572:	230c      	movs	r3, #12
 8007574:	f8ca 3000 	str.w	r3, [sl]
 8007578:	89a3      	ldrh	r3, [r4, #12]
 800757a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800757e:	81a3      	strh	r3, [r4, #12]
 8007580:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007588:	6921      	ldr	r1, [r4, #16]
 800758a:	464a      	mov	r2, r9
 800758c:	f7ff fb46 	bl	8006c1c <memcpy>
 8007590:	89a3      	ldrh	r3, [r4, #12]
 8007592:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007596:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800759a:	81a3      	strh	r3, [r4, #12]
 800759c:	6126      	str	r6, [r4, #16]
 800759e:	6165      	str	r5, [r4, #20]
 80075a0:	444e      	add	r6, r9
 80075a2:	eba5 0509 	sub.w	r5, r5, r9
 80075a6:	6026      	str	r6, [r4, #0]
 80075a8:	60a5      	str	r5, [r4, #8]
 80075aa:	463e      	mov	r6, r7
 80075ac:	42be      	cmp	r6, r7
 80075ae:	d900      	bls.n	80075b2 <__ssputs_r+0x86>
 80075b0:	463e      	mov	r6, r7
 80075b2:	6820      	ldr	r0, [r4, #0]
 80075b4:	4632      	mov	r2, r6
 80075b6:	4641      	mov	r1, r8
 80075b8:	f000 f966 	bl	8007888 <memmove>
 80075bc:	68a3      	ldr	r3, [r4, #8]
 80075be:	1b9b      	subs	r3, r3, r6
 80075c0:	60a3      	str	r3, [r4, #8]
 80075c2:	6823      	ldr	r3, [r4, #0]
 80075c4:	4433      	add	r3, r6
 80075c6:	6023      	str	r3, [r4, #0]
 80075c8:	2000      	movs	r0, #0
 80075ca:	e7db      	b.n	8007584 <__ssputs_r+0x58>
 80075cc:	462a      	mov	r2, r5
 80075ce:	f000 f981 	bl	80078d4 <_realloc_r>
 80075d2:	4606      	mov	r6, r0
 80075d4:	2800      	cmp	r0, #0
 80075d6:	d1e1      	bne.n	800759c <__ssputs_r+0x70>
 80075d8:	6921      	ldr	r1, [r4, #16]
 80075da:	4650      	mov	r0, sl
 80075dc:	f7ff fec6 	bl	800736c <_free_r>
 80075e0:	e7c7      	b.n	8007572 <__ssputs_r+0x46>
	...

080075e4 <_svfiprintf_r>:
 80075e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e8:	4698      	mov	r8, r3
 80075ea:	898b      	ldrh	r3, [r1, #12]
 80075ec:	061b      	lsls	r3, r3, #24
 80075ee:	b09d      	sub	sp, #116	; 0x74
 80075f0:	4607      	mov	r7, r0
 80075f2:	460d      	mov	r5, r1
 80075f4:	4614      	mov	r4, r2
 80075f6:	d50e      	bpl.n	8007616 <_svfiprintf_r+0x32>
 80075f8:	690b      	ldr	r3, [r1, #16]
 80075fa:	b963      	cbnz	r3, 8007616 <_svfiprintf_r+0x32>
 80075fc:	2140      	movs	r1, #64	; 0x40
 80075fe:	f7ff ff21 	bl	8007444 <_malloc_r>
 8007602:	6028      	str	r0, [r5, #0]
 8007604:	6128      	str	r0, [r5, #16]
 8007606:	b920      	cbnz	r0, 8007612 <_svfiprintf_r+0x2e>
 8007608:	230c      	movs	r3, #12
 800760a:	603b      	str	r3, [r7, #0]
 800760c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007610:	e0d1      	b.n	80077b6 <_svfiprintf_r+0x1d2>
 8007612:	2340      	movs	r3, #64	; 0x40
 8007614:	616b      	str	r3, [r5, #20]
 8007616:	2300      	movs	r3, #0
 8007618:	9309      	str	r3, [sp, #36]	; 0x24
 800761a:	2320      	movs	r3, #32
 800761c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007620:	f8cd 800c 	str.w	r8, [sp, #12]
 8007624:	2330      	movs	r3, #48	; 0x30
 8007626:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80077d0 <_svfiprintf_r+0x1ec>
 800762a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800762e:	f04f 0901 	mov.w	r9, #1
 8007632:	4623      	mov	r3, r4
 8007634:	469a      	mov	sl, r3
 8007636:	f813 2b01 	ldrb.w	r2, [r3], #1
 800763a:	b10a      	cbz	r2, 8007640 <_svfiprintf_r+0x5c>
 800763c:	2a25      	cmp	r2, #37	; 0x25
 800763e:	d1f9      	bne.n	8007634 <_svfiprintf_r+0x50>
 8007640:	ebba 0b04 	subs.w	fp, sl, r4
 8007644:	d00b      	beq.n	800765e <_svfiprintf_r+0x7a>
 8007646:	465b      	mov	r3, fp
 8007648:	4622      	mov	r2, r4
 800764a:	4629      	mov	r1, r5
 800764c:	4638      	mov	r0, r7
 800764e:	f7ff ff6d 	bl	800752c <__ssputs_r>
 8007652:	3001      	adds	r0, #1
 8007654:	f000 80aa 	beq.w	80077ac <_svfiprintf_r+0x1c8>
 8007658:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800765a:	445a      	add	r2, fp
 800765c:	9209      	str	r2, [sp, #36]	; 0x24
 800765e:	f89a 3000 	ldrb.w	r3, [sl]
 8007662:	2b00      	cmp	r3, #0
 8007664:	f000 80a2 	beq.w	80077ac <_svfiprintf_r+0x1c8>
 8007668:	2300      	movs	r3, #0
 800766a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800766e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007672:	f10a 0a01 	add.w	sl, sl, #1
 8007676:	9304      	str	r3, [sp, #16]
 8007678:	9307      	str	r3, [sp, #28]
 800767a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800767e:	931a      	str	r3, [sp, #104]	; 0x68
 8007680:	4654      	mov	r4, sl
 8007682:	2205      	movs	r2, #5
 8007684:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007688:	4851      	ldr	r0, [pc, #324]	; (80077d0 <_svfiprintf_r+0x1ec>)
 800768a:	f7f8 fda9 	bl	80001e0 <memchr>
 800768e:	9a04      	ldr	r2, [sp, #16]
 8007690:	b9d8      	cbnz	r0, 80076ca <_svfiprintf_r+0xe6>
 8007692:	06d0      	lsls	r0, r2, #27
 8007694:	bf44      	itt	mi
 8007696:	2320      	movmi	r3, #32
 8007698:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800769c:	0711      	lsls	r1, r2, #28
 800769e:	bf44      	itt	mi
 80076a0:	232b      	movmi	r3, #43	; 0x2b
 80076a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076a6:	f89a 3000 	ldrb.w	r3, [sl]
 80076aa:	2b2a      	cmp	r3, #42	; 0x2a
 80076ac:	d015      	beq.n	80076da <_svfiprintf_r+0xf6>
 80076ae:	9a07      	ldr	r2, [sp, #28]
 80076b0:	4654      	mov	r4, sl
 80076b2:	2000      	movs	r0, #0
 80076b4:	f04f 0c0a 	mov.w	ip, #10
 80076b8:	4621      	mov	r1, r4
 80076ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076be:	3b30      	subs	r3, #48	; 0x30
 80076c0:	2b09      	cmp	r3, #9
 80076c2:	d94e      	bls.n	8007762 <_svfiprintf_r+0x17e>
 80076c4:	b1b0      	cbz	r0, 80076f4 <_svfiprintf_r+0x110>
 80076c6:	9207      	str	r2, [sp, #28]
 80076c8:	e014      	b.n	80076f4 <_svfiprintf_r+0x110>
 80076ca:	eba0 0308 	sub.w	r3, r0, r8
 80076ce:	fa09 f303 	lsl.w	r3, r9, r3
 80076d2:	4313      	orrs	r3, r2
 80076d4:	9304      	str	r3, [sp, #16]
 80076d6:	46a2      	mov	sl, r4
 80076d8:	e7d2      	b.n	8007680 <_svfiprintf_r+0x9c>
 80076da:	9b03      	ldr	r3, [sp, #12]
 80076dc:	1d19      	adds	r1, r3, #4
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	9103      	str	r1, [sp, #12]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	bfbb      	ittet	lt
 80076e6:	425b      	neglt	r3, r3
 80076e8:	f042 0202 	orrlt.w	r2, r2, #2
 80076ec:	9307      	strge	r3, [sp, #28]
 80076ee:	9307      	strlt	r3, [sp, #28]
 80076f0:	bfb8      	it	lt
 80076f2:	9204      	strlt	r2, [sp, #16]
 80076f4:	7823      	ldrb	r3, [r4, #0]
 80076f6:	2b2e      	cmp	r3, #46	; 0x2e
 80076f8:	d10c      	bne.n	8007714 <_svfiprintf_r+0x130>
 80076fa:	7863      	ldrb	r3, [r4, #1]
 80076fc:	2b2a      	cmp	r3, #42	; 0x2a
 80076fe:	d135      	bne.n	800776c <_svfiprintf_r+0x188>
 8007700:	9b03      	ldr	r3, [sp, #12]
 8007702:	1d1a      	adds	r2, r3, #4
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	9203      	str	r2, [sp, #12]
 8007708:	2b00      	cmp	r3, #0
 800770a:	bfb8      	it	lt
 800770c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007710:	3402      	adds	r4, #2
 8007712:	9305      	str	r3, [sp, #20]
 8007714:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80077e0 <_svfiprintf_r+0x1fc>
 8007718:	7821      	ldrb	r1, [r4, #0]
 800771a:	2203      	movs	r2, #3
 800771c:	4650      	mov	r0, sl
 800771e:	f7f8 fd5f 	bl	80001e0 <memchr>
 8007722:	b140      	cbz	r0, 8007736 <_svfiprintf_r+0x152>
 8007724:	2340      	movs	r3, #64	; 0x40
 8007726:	eba0 000a 	sub.w	r0, r0, sl
 800772a:	fa03 f000 	lsl.w	r0, r3, r0
 800772e:	9b04      	ldr	r3, [sp, #16]
 8007730:	4303      	orrs	r3, r0
 8007732:	3401      	adds	r4, #1
 8007734:	9304      	str	r3, [sp, #16]
 8007736:	f814 1b01 	ldrb.w	r1, [r4], #1
 800773a:	4826      	ldr	r0, [pc, #152]	; (80077d4 <_svfiprintf_r+0x1f0>)
 800773c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007740:	2206      	movs	r2, #6
 8007742:	f7f8 fd4d 	bl	80001e0 <memchr>
 8007746:	2800      	cmp	r0, #0
 8007748:	d038      	beq.n	80077bc <_svfiprintf_r+0x1d8>
 800774a:	4b23      	ldr	r3, [pc, #140]	; (80077d8 <_svfiprintf_r+0x1f4>)
 800774c:	bb1b      	cbnz	r3, 8007796 <_svfiprintf_r+0x1b2>
 800774e:	9b03      	ldr	r3, [sp, #12]
 8007750:	3307      	adds	r3, #7
 8007752:	f023 0307 	bic.w	r3, r3, #7
 8007756:	3308      	adds	r3, #8
 8007758:	9303      	str	r3, [sp, #12]
 800775a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800775c:	4433      	add	r3, r6
 800775e:	9309      	str	r3, [sp, #36]	; 0x24
 8007760:	e767      	b.n	8007632 <_svfiprintf_r+0x4e>
 8007762:	fb0c 3202 	mla	r2, ip, r2, r3
 8007766:	460c      	mov	r4, r1
 8007768:	2001      	movs	r0, #1
 800776a:	e7a5      	b.n	80076b8 <_svfiprintf_r+0xd4>
 800776c:	2300      	movs	r3, #0
 800776e:	3401      	adds	r4, #1
 8007770:	9305      	str	r3, [sp, #20]
 8007772:	4619      	mov	r1, r3
 8007774:	f04f 0c0a 	mov.w	ip, #10
 8007778:	4620      	mov	r0, r4
 800777a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800777e:	3a30      	subs	r2, #48	; 0x30
 8007780:	2a09      	cmp	r2, #9
 8007782:	d903      	bls.n	800778c <_svfiprintf_r+0x1a8>
 8007784:	2b00      	cmp	r3, #0
 8007786:	d0c5      	beq.n	8007714 <_svfiprintf_r+0x130>
 8007788:	9105      	str	r1, [sp, #20]
 800778a:	e7c3      	b.n	8007714 <_svfiprintf_r+0x130>
 800778c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007790:	4604      	mov	r4, r0
 8007792:	2301      	movs	r3, #1
 8007794:	e7f0      	b.n	8007778 <_svfiprintf_r+0x194>
 8007796:	ab03      	add	r3, sp, #12
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	462a      	mov	r2, r5
 800779c:	4b0f      	ldr	r3, [pc, #60]	; (80077dc <_svfiprintf_r+0x1f8>)
 800779e:	a904      	add	r1, sp, #16
 80077a0:	4638      	mov	r0, r7
 80077a2:	f7fd ffcb 	bl	800573c <_printf_float>
 80077a6:	1c42      	adds	r2, r0, #1
 80077a8:	4606      	mov	r6, r0
 80077aa:	d1d6      	bne.n	800775a <_svfiprintf_r+0x176>
 80077ac:	89ab      	ldrh	r3, [r5, #12]
 80077ae:	065b      	lsls	r3, r3, #25
 80077b0:	f53f af2c 	bmi.w	800760c <_svfiprintf_r+0x28>
 80077b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80077b6:	b01d      	add	sp, #116	; 0x74
 80077b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077bc:	ab03      	add	r3, sp, #12
 80077be:	9300      	str	r3, [sp, #0]
 80077c0:	462a      	mov	r2, r5
 80077c2:	4b06      	ldr	r3, [pc, #24]	; (80077dc <_svfiprintf_r+0x1f8>)
 80077c4:	a904      	add	r1, sp, #16
 80077c6:	4638      	mov	r0, r7
 80077c8:	f7fe fa5c 	bl	8005c84 <_printf_i>
 80077cc:	e7eb      	b.n	80077a6 <_svfiprintf_r+0x1c2>
 80077ce:	bf00      	nop
 80077d0:	08008684 	.word	0x08008684
 80077d4:	0800868e 	.word	0x0800868e
 80077d8:	0800573d 	.word	0x0800573d
 80077dc:	0800752d 	.word	0x0800752d
 80077e0:	0800868a 	.word	0x0800868a

080077e4 <_sbrk_r>:
 80077e4:	b538      	push	{r3, r4, r5, lr}
 80077e6:	4d06      	ldr	r5, [pc, #24]	; (8007800 <_sbrk_r+0x1c>)
 80077e8:	2300      	movs	r3, #0
 80077ea:	4604      	mov	r4, r0
 80077ec:	4608      	mov	r0, r1
 80077ee:	602b      	str	r3, [r5, #0]
 80077f0:	f7fa f934 	bl	8001a5c <_sbrk>
 80077f4:	1c43      	adds	r3, r0, #1
 80077f6:	d102      	bne.n	80077fe <_sbrk_r+0x1a>
 80077f8:	682b      	ldr	r3, [r5, #0]
 80077fa:	b103      	cbz	r3, 80077fe <_sbrk_r+0x1a>
 80077fc:	6023      	str	r3, [r4, #0]
 80077fe:	bd38      	pop	{r3, r4, r5, pc}
 8007800:	20000368 	.word	0x20000368

08007804 <__assert_func>:
 8007804:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007806:	4614      	mov	r4, r2
 8007808:	461a      	mov	r2, r3
 800780a:	4b09      	ldr	r3, [pc, #36]	; (8007830 <__assert_func+0x2c>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4605      	mov	r5, r0
 8007810:	68d8      	ldr	r0, [r3, #12]
 8007812:	b14c      	cbz	r4, 8007828 <__assert_func+0x24>
 8007814:	4b07      	ldr	r3, [pc, #28]	; (8007834 <__assert_func+0x30>)
 8007816:	9100      	str	r1, [sp, #0]
 8007818:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800781c:	4906      	ldr	r1, [pc, #24]	; (8007838 <__assert_func+0x34>)
 800781e:	462b      	mov	r3, r5
 8007820:	f000 f80e 	bl	8007840 <fiprintf>
 8007824:	f000 faac 	bl	8007d80 <abort>
 8007828:	4b04      	ldr	r3, [pc, #16]	; (800783c <__assert_func+0x38>)
 800782a:	461c      	mov	r4, r3
 800782c:	e7f3      	b.n	8007816 <__assert_func+0x12>
 800782e:	bf00      	nop
 8007830:	2000000c 	.word	0x2000000c
 8007834:	08008695 	.word	0x08008695
 8007838:	080086a2 	.word	0x080086a2
 800783c:	080086d0 	.word	0x080086d0

08007840 <fiprintf>:
 8007840:	b40e      	push	{r1, r2, r3}
 8007842:	b503      	push	{r0, r1, lr}
 8007844:	4601      	mov	r1, r0
 8007846:	ab03      	add	r3, sp, #12
 8007848:	4805      	ldr	r0, [pc, #20]	; (8007860 <fiprintf+0x20>)
 800784a:	f853 2b04 	ldr.w	r2, [r3], #4
 800784e:	6800      	ldr	r0, [r0, #0]
 8007850:	9301      	str	r3, [sp, #4]
 8007852:	f000 f897 	bl	8007984 <_vfiprintf_r>
 8007856:	b002      	add	sp, #8
 8007858:	f85d eb04 	ldr.w	lr, [sp], #4
 800785c:	b003      	add	sp, #12
 800785e:	4770      	bx	lr
 8007860:	2000000c 	.word	0x2000000c

08007864 <__ascii_mbtowc>:
 8007864:	b082      	sub	sp, #8
 8007866:	b901      	cbnz	r1, 800786a <__ascii_mbtowc+0x6>
 8007868:	a901      	add	r1, sp, #4
 800786a:	b142      	cbz	r2, 800787e <__ascii_mbtowc+0x1a>
 800786c:	b14b      	cbz	r3, 8007882 <__ascii_mbtowc+0x1e>
 800786e:	7813      	ldrb	r3, [r2, #0]
 8007870:	600b      	str	r3, [r1, #0]
 8007872:	7812      	ldrb	r2, [r2, #0]
 8007874:	1e10      	subs	r0, r2, #0
 8007876:	bf18      	it	ne
 8007878:	2001      	movne	r0, #1
 800787a:	b002      	add	sp, #8
 800787c:	4770      	bx	lr
 800787e:	4610      	mov	r0, r2
 8007880:	e7fb      	b.n	800787a <__ascii_mbtowc+0x16>
 8007882:	f06f 0001 	mvn.w	r0, #1
 8007886:	e7f8      	b.n	800787a <__ascii_mbtowc+0x16>

08007888 <memmove>:
 8007888:	4288      	cmp	r0, r1
 800788a:	b510      	push	{r4, lr}
 800788c:	eb01 0402 	add.w	r4, r1, r2
 8007890:	d902      	bls.n	8007898 <memmove+0x10>
 8007892:	4284      	cmp	r4, r0
 8007894:	4623      	mov	r3, r4
 8007896:	d807      	bhi.n	80078a8 <memmove+0x20>
 8007898:	1e43      	subs	r3, r0, #1
 800789a:	42a1      	cmp	r1, r4
 800789c:	d008      	beq.n	80078b0 <memmove+0x28>
 800789e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078a6:	e7f8      	b.n	800789a <memmove+0x12>
 80078a8:	4402      	add	r2, r0
 80078aa:	4601      	mov	r1, r0
 80078ac:	428a      	cmp	r2, r1
 80078ae:	d100      	bne.n	80078b2 <memmove+0x2a>
 80078b0:	bd10      	pop	{r4, pc}
 80078b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80078b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80078ba:	e7f7      	b.n	80078ac <memmove+0x24>

080078bc <__malloc_lock>:
 80078bc:	4801      	ldr	r0, [pc, #4]	; (80078c4 <__malloc_lock+0x8>)
 80078be:	f000 bc1f 	b.w	8008100 <__retarget_lock_acquire_recursive>
 80078c2:	bf00      	nop
 80078c4:	2000036c 	.word	0x2000036c

080078c8 <__malloc_unlock>:
 80078c8:	4801      	ldr	r0, [pc, #4]	; (80078d0 <__malloc_unlock+0x8>)
 80078ca:	f000 bc1a 	b.w	8008102 <__retarget_lock_release_recursive>
 80078ce:	bf00      	nop
 80078d0:	2000036c 	.word	0x2000036c

080078d4 <_realloc_r>:
 80078d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80078d8:	4680      	mov	r8, r0
 80078da:	4614      	mov	r4, r2
 80078dc:	460e      	mov	r6, r1
 80078de:	b921      	cbnz	r1, 80078ea <_realloc_r+0x16>
 80078e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80078e4:	4611      	mov	r1, r2
 80078e6:	f7ff bdad 	b.w	8007444 <_malloc_r>
 80078ea:	b92a      	cbnz	r2, 80078f8 <_realloc_r+0x24>
 80078ec:	f7ff fd3e 	bl	800736c <_free_r>
 80078f0:	4625      	mov	r5, r4
 80078f2:	4628      	mov	r0, r5
 80078f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078f8:	f000 fc6a 	bl	80081d0 <_malloc_usable_size_r>
 80078fc:	4284      	cmp	r4, r0
 80078fe:	4607      	mov	r7, r0
 8007900:	d802      	bhi.n	8007908 <_realloc_r+0x34>
 8007902:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007906:	d812      	bhi.n	800792e <_realloc_r+0x5a>
 8007908:	4621      	mov	r1, r4
 800790a:	4640      	mov	r0, r8
 800790c:	f7ff fd9a 	bl	8007444 <_malloc_r>
 8007910:	4605      	mov	r5, r0
 8007912:	2800      	cmp	r0, #0
 8007914:	d0ed      	beq.n	80078f2 <_realloc_r+0x1e>
 8007916:	42bc      	cmp	r4, r7
 8007918:	4622      	mov	r2, r4
 800791a:	4631      	mov	r1, r6
 800791c:	bf28      	it	cs
 800791e:	463a      	movcs	r2, r7
 8007920:	f7ff f97c 	bl	8006c1c <memcpy>
 8007924:	4631      	mov	r1, r6
 8007926:	4640      	mov	r0, r8
 8007928:	f7ff fd20 	bl	800736c <_free_r>
 800792c:	e7e1      	b.n	80078f2 <_realloc_r+0x1e>
 800792e:	4635      	mov	r5, r6
 8007930:	e7df      	b.n	80078f2 <_realloc_r+0x1e>

08007932 <__sfputc_r>:
 8007932:	6893      	ldr	r3, [r2, #8]
 8007934:	3b01      	subs	r3, #1
 8007936:	2b00      	cmp	r3, #0
 8007938:	b410      	push	{r4}
 800793a:	6093      	str	r3, [r2, #8]
 800793c:	da08      	bge.n	8007950 <__sfputc_r+0x1e>
 800793e:	6994      	ldr	r4, [r2, #24]
 8007940:	42a3      	cmp	r3, r4
 8007942:	db01      	blt.n	8007948 <__sfputc_r+0x16>
 8007944:	290a      	cmp	r1, #10
 8007946:	d103      	bne.n	8007950 <__sfputc_r+0x1e>
 8007948:	f85d 4b04 	ldr.w	r4, [sp], #4
 800794c:	f000 b94a 	b.w	8007be4 <__swbuf_r>
 8007950:	6813      	ldr	r3, [r2, #0]
 8007952:	1c58      	adds	r0, r3, #1
 8007954:	6010      	str	r0, [r2, #0]
 8007956:	7019      	strb	r1, [r3, #0]
 8007958:	4608      	mov	r0, r1
 800795a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800795e:	4770      	bx	lr

08007960 <__sfputs_r>:
 8007960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007962:	4606      	mov	r6, r0
 8007964:	460f      	mov	r7, r1
 8007966:	4614      	mov	r4, r2
 8007968:	18d5      	adds	r5, r2, r3
 800796a:	42ac      	cmp	r4, r5
 800796c:	d101      	bne.n	8007972 <__sfputs_r+0x12>
 800796e:	2000      	movs	r0, #0
 8007970:	e007      	b.n	8007982 <__sfputs_r+0x22>
 8007972:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007976:	463a      	mov	r2, r7
 8007978:	4630      	mov	r0, r6
 800797a:	f7ff ffda 	bl	8007932 <__sfputc_r>
 800797e:	1c43      	adds	r3, r0, #1
 8007980:	d1f3      	bne.n	800796a <__sfputs_r+0xa>
 8007982:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007984 <_vfiprintf_r>:
 8007984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007988:	460d      	mov	r5, r1
 800798a:	b09d      	sub	sp, #116	; 0x74
 800798c:	4614      	mov	r4, r2
 800798e:	4698      	mov	r8, r3
 8007990:	4606      	mov	r6, r0
 8007992:	b118      	cbz	r0, 800799c <_vfiprintf_r+0x18>
 8007994:	6983      	ldr	r3, [r0, #24]
 8007996:	b90b      	cbnz	r3, 800799c <_vfiprintf_r+0x18>
 8007998:	f000 fb14 	bl	8007fc4 <__sinit>
 800799c:	4b89      	ldr	r3, [pc, #548]	; (8007bc4 <_vfiprintf_r+0x240>)
 800799e:	429d      	cmp	r5, r3
 80079a0:	d11b      	bne.n	80079da <_vfiprintf_r+0x56>
 80079a2:	6875      	ldr	r5, [r6, #4]
 80079a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079a6:	07d9      	lsls	r1, r3, #31
 80079a8:	d405      	bmi.n	80079b6 <_vfiprintf_r+0x32>
 80079aa:	89ab      	ldrh	r3, [r5, #12]
 80079ac:	059a      	lsls	r2, r3, #22
 80079ae:	d402      	bmi.n	80079b6 <_vfiprintf_r+0x32>
 80079b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079b2:	f000 fba5 	bl	8008100 <__retarget_lock_acquire_recursive>
 80079b6:	89ab      	ldrh	r3, [r5, #12]
 80079b8:	071b      	lsls	r3, r3, #28
 80079ba:	d501      	bpl.n	80079c0 <_vfiprintf_r+0x3c>
 80079bc:	692b      	ldr	r3, [r5, #16]
 80079be:	b9eb      	cbnz	r3, 80079fc <_vfiprintf_r+0x78>
 80079c0:	4629      	mov	r1, r5
 80079c2:	4630      	mov	r0, r6
 80079c4:	f000 f96e 	bl	8007ca4 <__swsetup_r>
 80079c8:	b1c0      	cbz	r0, 80079fc <_vfiprintf_r+0x78>
 80079ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80079cc:	07dc      	lsls	r4, r3, #31
 80079ce:	d50e      	bpl.n	80079ee <_vfiprintf_r+0x6a>
 80079d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80079d4:	b01d      	add	sp, #116	; 0x74
 80079d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079da:	4b7b      	ldr	r3, [pc, #492]	; (8007bc8 <_vfiprintf_r+0x244>)
 80079dc:	429d      	cmp	r5, r3
 80079de:	d101      	bne.n	80079e4 <_vfiprintf_r+0x60>
 80079e0:	68b5      	ldr	r5, [r6, #8]
 80079e2:	e7df      	b.n	80079a4 <_vfiprintf_r+0x20>
 80079e4:	4b79      	ldr	r3, [pc, #484]	; (8007bcc <_vfiprintf_r+0x248>)
 80079e6:	429d      	cmp	r5, r3
 80079e8:	bf08      	it	eq
 80079ea:	68f5      	ldreq	r5, [r6, #12]
 80079ec:	e7da      	b.n	80079a4 <_vfiprintf_r+0x20>
 80079ee:	89ab      	ldrh	r3, [r5, #12]
 80079f0:	0598      	lsls	r0, r3, #22
 80079f2:	d4ed      	bmi.n	80079d0 <_vfiprintf_r+0x4c>
 80079f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80079f6:	f000 fb84 	bl	8008102 <__retarget_lock_release_recursive>
 80079fa:	e7e9      	b.n	80079d0 <_vfiprintf_r+0x4c>
 80079fc:	2300      	movs	r3, #0
 80079fe:	9309      	str	r3, [sp, #36]	; 0x24
 8007a00:	2320      	movs	r3, #32
 8007a02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a06:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a0a:	2330      	movs	r3, #48	; 0x30
 8007a0c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007bd0 <_vfiprintf_r+0x24c>
 8007a10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a14:	f04f 0901 	mov.w	r9, #1
 8007a18:	4623      	mov	r3, r4
 8007a1a:	469a      	mov	sl, r3
 8007a1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a20:	b10a      	cbz	r2, 8007a26 <_vfiprintf_r+0xa2>
 8007a22:	2a25      	cmp	r2, #37	; 0x25
 8007a24:	d1f9      	bne.n	8007a1a <_vfiprintf_r+0x96>
 8007a26:	ebba 0b04 	subs.w	fp, sl, r4
 8007a2a:	d00b      	beq.n	8007a44 <_vfiprintf_r+0xc0>
 8007a2c:	465b      	mov	r3, fp
 8007a2e:	4622      	mov	r2, r4
 8007a30:	4629      	mov	r1, r5
 8007a32:	4630      	mov	r0, r6
 8007a34:	f7ff ff94 	bl	8007960 <__sfputs_r>
 8007a38:	3001      	adds	r0, #1
 8007a3a:	f000 80aa 	beq.w	8007b92 <_vfiprintf_r+0x20e>
 8007a3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a40:	445a      	add	r2, fp
 8007a42:	9209      	str	r2, [sp, #36]	; 0x24
 8007a44:	f89a 3000 	ldrb.w	r3, [sl]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	f000 80a2 	beq.w	8007b92 <_vfiprintf_r+0x20e>
 8007a4e:	2300      	movs	r3, #0
 8007a50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007a54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a58:	f10a 0a01 	add.w	sl, sl, #1
 8007a5c:	9304      	str	r3, [sp, #16]
 8007a5e:	9307      	str	r3, [sp, #28]
 8007a60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007a64:	931a      	str	r3, [sp, #104]	; 0x68
 8007a66:	4654      	mov	r4, sl
 8007a68:	2205      	movs	r2, #5
 8007a6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a6e:	4858      	ldr	r0, [pc, #352]	; (8007bd0 <_vfiprintf_r+0x24c>)
 8007a70:	f7f8 fbb6 	bl	80001e0 <memchr>
 8007a74:	9a04      	ldr	r2, [sp, #16]
 8007a76:	b9d8      	cbnz	r0, 8007ab0 <_vfiprintf_r+0x12c>
 8007a78:	06d1      	lsls	r1, r2, #27
 8007a7a:	bf44      	itt	mi
 8007a7c:	2320      	movmi	r3, #32
 8007a7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a82:	0713      	lsls	r3, r2, #28
 8007a84:	bf44      	itt	mi
 8007a86:	232b      	movmi	r3, #43	; 0x2b
 8007a88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007a8c:	f89a 3000 	ldrb.w	r3, [sl]
 8007a90:	2b2a      	cmp	r3, #42	; 0x2a
 8007a92:	d015      	beq.n	8007ac0 <_vfiprintf_r+0x13c>
 8007a94:	9a07      	ldr	r2, [sp, #28]
 8007a96:	4654      	mov	r4, sl
 8007a98:	2000      	movs	r0, #0
 8007a9a:	f04f 0c0a 	mov.w	ip, #10
 8007a9e:	4621      	mov	r1, r4
 8007aa0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007aa4:	3b30      	subs	r3, #48	; 0x30
 8007aa6:	2b09      	cmp	r3, #9
 8007aa8:	d94e      	bls.n	8007b48 <_vfiprintf_r+0x1c4>
 8007aaa:	b1b0      	cbz	r0, 8007ada <_vfiprintf_r+0x156>
 8007aac:	9207      	str	r2, [sp, #28]
 8007aae:	e014      	b.n	8007ada <_vfiprintf_r+0x156>
 8007ab0:	eba0 0308 	sub.w	r3, r0, r8
 8007ab4:	fa09 f303 	lsl.w	r3, r9, r3
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	9304      	str	r3, [sp, #16]
 8007abc:	46a2      	mov	sl, r4
 8007abe:	e7d2      	b.n	8007a66 <_vfiprintf_r+0xe2>
 8007ac0:	9b03      	ldr	r3, [sp, #12]
 8007ac2:	1d19      	adds	r1, r3, #4
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	9103      	str	r1, [sp, #12]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	bfbb      	ittet	lt
 8007acc:	425b      	neglt	r3, r3
 8007ace:	f042 0202 	orrlt.w	r2, r2, #2
 8007ad2:	9307      	strge	r3, [sp, #28]
 8007ad4:	9307      	strlt	r3, [sp, #28]
 8007ad6:	bfb8      	it	lt
 8007ad8:	9204      	strlt	r2, [sp, #16]
 8007ada:	7823      	ldrb	r3, [r4, #0]
 8007adc:	2b2e      	cmp	r3, #46	; 0x2e
 8007ade:	d10c      	bne.n	8007afa <_vfiprintf_r+0x176>
 8007ae0:	7863      	ldrb	r3, [r4, #1]
 8007ae2:	2b2a      	cmp	r3, #42	; 0x2a
 8007ae4:	d135      	bne.n	8007b52 <_vfiprintf_r+0x1ce>
 8007ae6:	9b03      	ldr	r3, [sp, #12]
 8007ae8:	1d1a      	adds	r2, r3, #4
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	9203      	str	r2, [sp, #12]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	bfb8      	it	lt
 8007af2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007af6:	3402      	adds	r4, #2
 8007af8:	9305      	str	r3, [sp, #20]
 8007afa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007be0 <_vfiprintf_r+0x25c>
 8007afe:	7821      	ldrb	r1, [r4, #0]
 8007b00:	2203      	movs	r2, #3
 8007b02:	4650      	mov	r0, sl
 8007b04:	f7f8 fb6c 	bl	80001e0 <memchr>
 8007b08:	b140      	cbz	r0, 8007b1c <_vfiprintf_r+0x198>
 8007b0a:	2340      	movs	r3, #64	; 0x40
 8007b0c:	eba0 000a 	sub.w	r0, r0, sl
 8007b10:	fa03 f000 	lsl.w	r0, r3, r0
 8007b14:	9b04      	ldr	r3, [sp, #16]
 8007b16:	4303      	orrs	r3, r0
 8007b18:	3401      	adds	r4, #1
 8007b1a:	9304      	str	r3, [sp, #16]
 8007b1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b20:	482c      	ldr	r0, [pc, #176]	; (8007bd4 <_vfiprintf_r+0x250>)
 8007b22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b26:	2206      	movs	r2, #6
 8007b28:	f7f8 fb5a 	bl	80001e0 <memchr>
 8007b2c:	2800      	cmp	r0, #0
 8007b2e:	d03f      	beq.n	8007bb0 <_vfiprintf_r+0x22c>
 8007b30:	4b29      	ldr	r3, [pc, #164]	; (8007bd8 <_vfiprintf_r+0x254>)
 8007b32:	bb1b      	cbnz	r3, 8007b7c <_vfiprintf_r+0x1f8>
 8007b34:	9b03      	ldr	r3, [sp, #12]
 8007b36:	3307      	adds	r3, #7
 8007b38:	f023 0307 	bic.w	r3, r3, #7
 8007b3c:	3308      	adds	r3, #8
 8007b3e:	9303      	str	r3, [sp, #12]
 8007b40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b42:	443b      	add	r3, r7
 8007b44:	9309      	str	r3, [sp, #36]	; 0x24
 8007b46:	e767      	b.n	8007a18 <_vfiprintf_r+0x94>
 8007b48:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b4c:	460c      	mov	r4, r1
 8007b4e:	2001      	movs	r0, #1
 8007b50:	e7a5      	b.n	8007a9e <_vfiprintf_r+0x11a>
 8007b52:	2300      	movs	r3, #0
 8007b54:	3401      	adds	r4, #1
 8007b56:	9305      	str	r3, [sp, #20]
 8007b58:	4619      	mov	r1, r3
 8007b5a:	f04f 0c0a 	mov.w	ip, #10
 8007b5e:	4620      	mov	r0, r4
 8007b60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b64:	3a30      	subs	r2, #48	; 0x30
 8007b66:	2a09      	cmp	r2, #9
 8007b68:	d903      	bls.n	8007b72 <_vfiprintf_r+0x1ee>
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d0c5      	beq.n	8007afa <_vfiprintf_r+0x176>
 8007b6e:	9105      	str	r1, [sp, #20]
 8007b70:	e7c3      	b.n	8007afa <_vfiprintf_r+0x176>
 8007b72:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b76:	4604      	mov	r4, r0
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e7f0      	b.n	8007b5e <_vfiprintf_r+0x1da>
 8007b7c:	ab03      	add	r3, sp, #12
 8007b7e:	9300      	str	r3, [sp, #0]
 8007b80:	462a      	mov	r2, r5
 8007b82:	4b16      	ldr	r3, [pc, #88]	; (8007bdc <_vfiprintf_r+0x258>)
 8007b84:	a904      	add	r1, sp, #16
 8007b86:	4630      	mov	r0, r6
 8007b88:	f7fd fdd8 	bl	800573c <_printf_float>
 8007b8c:	4607      	mov	r7, r0
 8007b8e:	1c78      	adds	r0, r7, #1
 8007b90:	d1d6      	bne.n	8007b40 <_vfiprintf_r+0x1bc>
 8007b92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007b94:	07d9      	lsls	r1, r3, #31
 8007b96:	d405      	bmi.n	8007ba4 <_vfiprintf_r+0x220>
 8007b98:	89ab      	ldrh	r3, [r5, #12]
 8007b9a:	059a      	lsls	r2, r3, #22
 8007b9c:	d402      	bmi.n	8007ba4 <_vfiprintf_r+0x220>
 8007b9e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ba0:	f000 faaf 	bl	8008102 <__retarget_lock_release_recursive>
 8007ba4:	89ab      	ldrh	r3, [r5, #12]
 8007ba6:	065b      	lsls	r3, r3, #25
 8007ba8:	f53f af12 	bmi.w	80079d0 <_vfiprintf_r+0x4c>
 8007bac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007bae:	e711      	b.n	80079d4 <_vfiprintf_r+0x50>
 8007bb0:	ab03      	add	r3, sp, #12
 8007bb2:	9300      	str	r3, [sp, #0]
 8007bb4:	462a      	mov	r2, r5
 8007bb6:	4b09      	ldr	r3, [pc, #36]	; (8007bdc <_vfiprintf_r+0x258>)
 8007bb8:	a904      	add	r1, sp, #16
 8007bba:	4630      	mov	r0, r6
 8007bbc:	f7fe f862 	bl	8005c84 <_printf_i>
 8007bc0:	e7e4      	b.n	8007b8c <_vfiprintf_r+0x208>
 8007bc2:	bf00      	nop
 8007bc4:	080087fc 	.word	0x080087fc
 8007bc8:	0800881c 	.word	0x0800881c
 8007bcc:	080087dc 	.word	0x080087dc
 8007bd0:	08008684 	.word	0x08008684
 8007bd4:	0800868e 	.word	0x0800868e
 8007bd8:	0800573d 	.word	0x0800573d
 8007bdc:	08007961 	.word	0x08007961
 8007be0:	0800868a 	.word	0x0800868a

08007be4 <__swbuf_r>:
 8007be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007be6:	460e      	mov	r6, r1
 8007be8:	4614      	mov	r4, r2
 8007bea:	4605      	mov	r5, r0
 8007bec:	b118      	cbz	r0, 8007bf6 <__swbuf_r+0x12>
 8007bee:	6983      	ldr	r3, [r0, #24]
 8007bf0:	b90b      	cbnz	r3, 8007bf6 <__swbuf_r+0x12>
 8007bf2:	f000 f9e7 	bl	8007fc4 <__sinit>
 8007bf6:	4b21      	ldr	r3, [pc, #132]	; (8007c7c <__swbuf_r+0x98>)
 8007bf8:	429c      	cmp	r4, r3
 8007bfa:	d12b      	bne.n	8007c54 <__swbuf_r+0x70>
 8007bfc:	686c      	ldr	r4, [r5, #4]
 8007bfe:	69a3      	ldr	r3, [r4, #24]
 8007c00:	60a3      	str	r3, [r4, #8]
 8007c02:	89a3      	ldrh	r3, [r4, #12]
 8007c04:	071a      	lsls	r2, r3, #28
 8007c06:	d52f      	bpl.n	8007c68 <__swbuf_r+0x84>
 8007c08:	6923      	ldr	r3, [r4, #16]
 8007c0a:	b36b      	cbz	r3, 8007c68 <__swbuf_r+0x84>
 8007c0c:	6923      	ldr	r3, [r4, #16]
 8007c0e:	6820      	ldr	r0, [r4, #0]
 8007c10:	1ac0      	subs	r0, r0, r3
 8007c12:	6963      	ldr	r3, [r4, #20]
 8007c14:	b2f6      	uxtb	r6, r6
 8007c16:	4283      	cmp	r3, r0
 8007c18:	4637      	mov	r7, r6
 8007c1a:	dc04      	bgt.n	8007c26 <__swbuf_r+0x42>
 8007c1c:	4621      	mov	r1, r4
 8007c1e:	4628      	mov	r0, r5
 8007c20:	f000 f93c 	bl	8007e9c <_fflush_r>
 8007c24:	bb30      	cbnz	r0, 8007c74 <__swbuf_r+0x90>
 8007c26:	68a3      	ldr	r3, [r4, #8]
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	60a3      	str	r3, [r4, #8]
 8007c2c:	6823      	ldr	r3, [r4, #0]
 8007c2e:	1c5a      	adds	r2, r3, #1
 8007c30:	6022      	str	r2, [r4, #0]
 8007c32:	701e      	strb	r6, [r3, #0]
 8007c34:	6963      	ldr	r3, [r4, #20]
 8007c36:	3001      	adds	r0, #1
 8007c38:	4283      	cmp	r3, r0
 8007c3a:	d004      	beq.n	8007c46 <__swbuf_r+0x62>
 8007c3c:	89a3      	ldrh	r3, [r4, #12]
 8007c3e:	07db      	lsls	r3, r3, #31
 8007c40:	d506      	bpl.n	8007c50 <__swbuf_r+0x6c>
 8007c42:	2e0a      	cmp	r6, #10
 8007c44:	d104      	bne.n	8007c50 <__swbuf_r+0x6c>
 8007c46:	4621      	mov	r1, r4
 8007c48:	4628      	mov	r0, r5
 8007c4a:	f000 f927 	bl	8007e9c <_fflush_r>
 8007c4e:	b988      	cbnz	r0, 8007c74 <__swbuf_r+0x90>
 8007c50:	4638      	mov	r0, r7
 8007c52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c54:	4b0a      	ldr	r3, [pc, #40]	; (8007c80 <__swbuf_r+0x9c>)
 8007c56:	429c      	cmp	r4, r3
 8007c58:	d101      	bne.n	8007c5e <__swbuf_r+0x7a>
 8007c5a:	68ac      	ldr	r4, [r5, #8]
 8007c5c:	e7cf      	b.n	8007bfe <__swbuf_r+0x1a>
 8007c5e:	4b09      	ldr	r3, [pc, #36]	; (8007c84 <__swbuf_r+0xa0>)
 8007c60:	429c      	cmp	r4, r3
 8007c62:	bf08      	it	eq
 8007c64:	68ec      	ldreq	r4, [r5, #12]
 8007c66:	e7ca      	b.n	8007bfe <__swbuf_r+0x1a>
 8007c68:	4621      	mov	r1, r4
 8007c6a:	4628      	mov	r0, r5
 8007c6c:	f000 f81a 	bl	8007ca4 <__swsetup_r>
 8007c70:	2800      	cmp	r0, #0
 8007c72:	d0cb      	beq.n	8007c0c <__swbuf_r+0x28>
 8007c74:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007c78:	e7ea      	b.n	8007c50 <__swbuf_r+0x6c>
 8007c7a:	bf00      	nop
 8007c7c:	080087fc 	.word	0x080087fc
 8007c80:	0800881c 	.word	0x0800881c
 8007c84:	080087dc 	.word	0x080087dc

08007c88 <__ascii_wctomb>:
 8007c88:	b149      	cbz	r1, 8007c9e <__ascii_wctomb+0x16>
 8007c8a:	2aff      	cmp	r2, #255	; 0xff
 8007c8c:	bf85      	ittet	hi
 8007c8e:	238a      	movhi	r3, #138	; 0x8a
 8007c90:	6003      	strhi	r3, [r0, #0]
 8007c92:	700a      	strbls	r2, [r1, #0]
 8007c94:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007c98:	bf98      	it	ls
 8007c9a:	2001      	movls	r0, #1
 8007c9c:	4770      	bx	lr
 8007c9e:	4608      	mov	r0, r1
 8007ca0:	4770      	bx	lr
	...

08007ca4 <__swsetup_r>:
 8007ca4:	4b32      	ldr	r3, [pc, #200]	; (8007d70 <__swsetup_r+0xcc>)
 8007ca6:	b570      	push	{r4, r5, r6, lr}
 8007ca8:	681d      	ldr	r5, [r3, #0]
 8007caa:	4606      	mov	r6, r0
 8007cac:	460c      	mov	r4, r1
 8007cae:	b125      	cbz	r5, 8007cba <__swsetup_r+0x16>
 8007cb0:	69ab      	ldr	r3, [r5, #24]
 8007cb2:	b913      	cbnz	r3, 8007cba <__swsetup_r+0x16>
 8007cb4:	4628      	mov	r0, r5
 8007cb6:	f000 f985 	bl	8007fc4 <__sinit>
 8007cba:	4b2e      	ldr	r3, [pc, #184]	; (8007d74 <__swsetup_r+0xd0>)
 8007cbc:	429c      	cmp	r4, r3
 8007cbe:	d10f      	bne.n	8007ce0 <__swsetup_r+0x3c>
 8007cc0:	686c      	ldr	r4, [r5, #4]
 8007cc2:	89a3      	ldrh	r3, [r4, #12]
 8007cc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007cc8:	0719      	lsls	r1, r3, #28
 8007cca:	d42c      	bmi.n	8007d26 <__swsetup_r+0x82>
 8007ccc:	06dd      	lsls	r5, r3, #27
 8007cce:	d411      	bmi.n	8007cf4 <__swsetup_r+0x50>
 8007cd0:	2309      	movs	r3, #9
 8007cd2:	6033      	str	r3, [r6, #0]
 8007cd4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007cd8:	81a3      	strh	r3, [r4, #12]
 8007cda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007cde:	e03e      	b.n	8007d5e <__swsetup_r+0xba>
 8007ce0:	4b25      	ldr	r3, [pc, #148]	; (8007d78 <__swsetup_r+0xd4>)
 8007ce2:	429c      	cmp	r4, r3
 8007ce4:	d101      	bne.n	8007cea <__swsetup_r+0x46>
 8007ce6:	68ac      	ldr	r4, [r5, #8]
 8007ce8:	e7eb      	b.n	8007cc2 <__swsetup_r+0x1e>
 8007cea:	4b24      	ldr	r3, [pc, #144]	; (8007d7c <__swsetup_r+0xd8>)
 8007cec:	429c      	cmp	r4, r3
 8007cee:	bf08      	it	eq
 8007cf0:	68ec      	ldreq	r4, [r5, #12]
 8007cf2:	e7e6      	b.n	8007cc2 <__swsetup_r+0x1e>
 8007cf4:	0758      	lsls	r0, r3, #29
 8007cf6:	d512      	bpl.n	8007d1e <__swsetup_r+0x7a>
 8007cf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007cfa:	b141      	cbz	r1, 8007d0e <__swsetup_r+0x6a>
 8007cfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d00:	4299      	cmp	r1, r3
 8007d02:	d002      	beq.n	8007d0a <__swsetup_r+0x66>
 8007d04:	4630      	mov	r0, r6
 8007d06:	f7ff fb31 	bl	800736c <_free_r>
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	6363      	str	r3, [r4, #52]	; 0x34
 8007d0e:	89a3      	ldrh	r3, [r4, #12]
 8007d10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d14:	81a3      	strh	r3, [r4, #12]
 8007d16:	2300      	movs	r3, #0
 8007d18:	6063      	str	r3, [r4, #4]
 8007d1a:	6923      	ldr	r3, [r4, #16]
 8007d1c:	6023      	str	r3, [r4, #0]
 8007d1e:	89a3      	ldrh	r3, [r4, #12]
 8007d20:	f043 0308 	orr.w	r3, r3, #8
 8007d24:	81a3      	strh	r3, [r4, #12]
 8007d26:	6923      	ldr	r3, [r4, #16]
 8007d28:	b94b      	cbnz	r3, 8007d3e <__swsetup_r+0x9a>
 8007d2a:	89a3      	ldrh	r3, [r4, #12]
 8007d2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007d30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d34:	d003      	beq.n	8007d3e <__swsetup_r+0x9a>
 8007d36:	4621      	mov	r1, r4
 8007d38:	4630      	mov	r0, r6
 8007d3a:	f000 fa09 	bl	8008150 <__smakebuf_r>
 8007d3e:	89a0      	ldrh	r0, [r4, #12]
 8007d40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d44:	f010 0301 	ands.w	r3, r0, #1
 8007d48:	d00a      	beq.n	8007d60 <__swsetup_r+0xbc>
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	60a3      	str	r3, [r4, #8]
 8007d4e:	6963      	ldr	r3, [r4, #20]
 8007d50:	425b      	negs	r3, r3
 8007d52:	61a3      	str	r3, [r4, #24]
 8007d54:	6923      	ldr	r3, [r4, #16]
 8007d56:	b943      	cbnz	r3, 8007d6a <__swsetup_r+0xc6>
 8007d58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007d5c:	d1ba      	bne.n	8007cd4 <__swsetup_r+0x30>
 8007d5e:	bd70      	pop	{r4, r5, r6, pc}
 8007d60:	0781      	lsls	r1, r0, #30
 8007d62:	bf58      	it	pl
 8007d64:	6963      	ldrpl	r3, [r4, #20]
 8007d66:	60a3      	str	r3, [r4, #8]
 8007d68:	e7f4      	b.n	8007d54 <__swsetup_r+0xb0>
 8007d6a:	2000      	movs	r0, #0
 8007d6c:	e7f7      	b.n	8007d5e <__swsetup_r+0xba>
 8007d6e:	bf00      	nop
 8007d70:	2000000c 	.word	0x2000000c
 8007d74:	080087fc 	.word	0x080087fc
 8007d78:	0800881c 	.word	0x0800881c
 8007d7c:	080087dc 	.word	0x080087dc

08007d80 <abort>:
 8007d80:	b508      	push	{r3, lr}
 8007d82:	2006      	movs	r0, #6
 8007d84:	f000 fa54 	bl	8008230 <raise>
 8007d88:	2001      	movs	r0, #1
 8007d8a:	f7f9 fdef 	bl	800196c <_exit>
	...

08007d90 <__sflush_r>:
 8007d90:	898a      	ldrh	r2, [r1, #12]
 8007d92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d96:	4605      	mov	r5, r0
 8007d98:	0710      	lsls	r0, r2, #28
 8007d9a:	460c      	mov	r4, r1
 8007d9c:	d458      	bmi.n	8007e50 <__sflush_r+0xc0>
 8007d9e:	684b      	ldr	r3, [r1, #4]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	dc05      	bgt.n	8007db0 <__sflush_r+0x20>
 8007da4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	dc02      	bgt.n	8007db0 <__sflush_r+0x20>
 8007daa:	2000      	movs	r0, #0
 8007dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007db0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007db2:	2e00      	cmp	r6, #0
 8007db4:	d0f9      	beq.n	8007daa <__sflush_r+0x1a>
 8007db6:	2300      	movs	r3, #0
 8007db8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007dbc:	682f      	ldr	r7, [r5, #0]
 8007dbe:	602b      	str	r3, [r5, #0]
 8007dc0:	d032      	beq.n	8007e28 <__sflush_r+0x98>
 8007dc2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007dc4:	89a3      	ldrh	r3, [r4, #12]
 8007dc6:	075a      	lsls	r2, r3, #29
 8007dc8:	d505      	bpl.n	8007dd6 <__sflush_r+0x46>
 8007dca:	6863      	ldr	r3, [r4, #4]
 8007dcc:	1ac0      	subs	r0, r0, r3
 8007dce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007dd0:	b10b      	cbz	r3, 8007dd6 <__sflush_r+0x46>
 8007dd2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007dd4:	1ac0      	subs	r0, r0, r3
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	4602      	mov	r2, r0
 8007dda:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007ddc:	6a21      	ldr	r1, [r4, #32]
 8007dde:	4628      	mov	r0, r5
 8007de0:	47b0      	blx	r6
 8007de2:	1c43      	adds	r3, r0, #1
 8007de4:	89a3      	ldrh	r3, [r4, #12]
 8007de6:	d106      	bne.n	8007df6 <__sflush_r+0x66>
 8007de8:	6829      	ldr	r1, [r5, #0]
 8007dea:	291d      	cmp	r1, #29
 8007dec:	d82c      	bhi.n	8007e48 <__sflush_r+0xb8>
 8007dee:	4a2a      	ldr	r2, [pc, #168]	; (8007e98 <__sflush_r+0x108>)
 8007df0:	40ca      	lsrs	r2, r1
 8007df2:	07d6      	lsls	r6, r2, #31
 8007df4:	d528      	bpl.n	8007e48 <__sflush_r+0xb8>
 8007df6:	2200      	movs	r2, #0
 8007df8:	6062      	str	r2, [r4, #4]
 8007dfa:	04d9      	lsls	r1, r3, #19
 8007dfc:	6922      	ldr	r2, [r4, #16]
 8007dfe:	6022      	str	r2, [r4, #0]
 8007e00:	d504      	bpl.n	8007e0c <__sflush_r+0x7c>
 8007e02:	1c42      	adds	r2, r0, #1
 8007e04:	d101      	bne.n	8007e0a <__sflush_r+0x7a>
 8007e06:	682b      	ldr	r3, [r5, #0]
 8007e08:	b903      	cbnz	r3, 8007e0c <__sflush_r+0x7c>
 8007e0a:	6560      	str	r0, [r4, #84]	; 0x54
 8007e0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e0e:	602f      	str	r7, [r5, #0]
 8007e10:	2900      	cmp	r1, #0
 8007e12:	d0ca      	beq.n	8007daa <__sflush_r+0x1a>
 8007e14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e18:	4299      	cmp	r1, r3
 8007e1a:	d002      	beq.n	8007e22 <__sflush_r+0x92>
 8007e1c:	4628      	mov	r0, r5
 8007e1e:	f7ff faa5 	bl	800736c <_free_r>
 8007e22:	2000      	movs	r0, #0
 8007e24:	6360      	str	r0, [r4, #52]	; 0x34
 8007e26:	e7c1      	b.n	8007dac <__sflush_r+0x1c>
 8007e28:	6a21      	ldr	r1, [r4, #32]
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	4628      	mov	r0, r5
 8007e2e:	47b0      	blx	r6
 8007e30:	1c41      	adds	r1, r0, #1
 8007e32:	d1c7      	bne.n	8007dc4 <__sflush_r+0x34>
 8007e34:	682b      	ldr	r3, [r5, #0]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d0c4      	beq.n	8007dc4 <__sflush_r+0x34>
 8007e3a:	2b1d      	cmp	r3, #29
 8007e3c:	d001      	beq.n	8007e42 <__sflush_r+0xb2>
 8007e3e:	2b16      	cmp	r3, #22
 8007e40:	d101      	bne.n	8007e46 <__sflush_r+0xb6>
 8007e42:	602f      	str	r7, [r5, #0]
 8007e44:	e7b1      	b.n	8007daa <__sflush_r+0x1a>
 8007e46:	89a3      	ldrh	r3, [r4, #12]
 8007e48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e4c:	81a3      	strh	r3, [r4, #12]
 8007e4e:	e7ad      	b.n	8007dac <__sflush_r+0x1c>
 8007e50:	690f      	ldr	r7, [r1, #16]
 8007e52:	2f00      	cmp	r7, #0
 8007e54:	d0a9      	beq.n	8007daa <__sflush_r+0x1a>
 8007e56:	0793      	lsls	r3, r2, #30
 8007e58:	680e      	ldr	r6, [r1, #0]
 8007e5a:	bf08      	it	eq
 8007e5c:	694b      	ldreq	r3, [r1, #20]
 8007e5e:	600f      	str	r7, [r1, #0]
 8007e60:	bf18      	it	ne
 8007e62:	2300      	movne	r3, #0
 8007e64:	eba6 0807 	sub.w	r8, r6, r7
 8007e68:	608b      	str	r3, [r1, #8]
 8007e6a:	f1b8 0f00 	cmp.w	r8, #0
 8007e6e:	dd9c      	ble.n	8007daa <__sflush_r+0x1a>
 8007e70:	6a21      	ldr	r1, [r4, #32]
 8007e72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e74:	4643      	mov	r3, r8
 8007e76:	463a      	mov	r2, r7
 8007e78:	4628      	mov	r0, r5
 8007e7a:	47b0      	blx	r6
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	dc06      	bgt.n	8007e8e <__sflush_r+0xfe>
 8007e80:	89a3      	ldrh	r3, [r4, #12]
 8007e82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e86:	81a3      	strh	r3, [r4, #12]
 8007e88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007e8c:	e78e      	b.n	8007dac <__sflush_r+0x1c>
 8007e8e:	4407      	add	r7, r0
 8007e90:	eba8 0800 	sub.w	r8, r8, r0
 8007e94:	e7e9      	b.n	8007e6a <__sflush_r+0xda>
 8007e96:	bf00      	nop
 8007e98:	20400001 	.word	0x20400001

08007e9c <_fflush_r>:
 8007e9c:	b538      	push	{r3, r4, r5, lr}
 8007e9e:	690b      	ldr	r3, [r1, #16]
 8007ea0:	4605      	mov	r5, r0
 8007ea2:	460c      	mov	r4, r1
 8007ea4:	b913      	cbnz	r3, 8007eac <_fflush_r+0x10>
 8007ea6:	2500      	movs	r5, #0
 8007ea8:	4628      	mov	r0, r5
 8007eaa:	bd38      	pop	{r3, r4, r5, pc}
 8007eac:	b118      	cbz	r0, 8007eb6 <_fflush_r+0x1a>
 8007eae:	6983      	ldr	r3, [r0, #24]
 8007eb0:	b90b      	cbnz	r3, 8007eb6 <_fflush_r+0x1a>
 8007eb2:	f000 f887 	bl	8007fc4 <__sinit>
 8007eb6:	4b14      	ldr	r3, [pc, #80]	; (8007f08 <_fflush_r+0x6c>)
 8007eb8:	429c      	cmp	r4, r3
 8007eba:	d11b      	bne.n	8007ef4 <_fflush_r+0x58>
 8007ebc:	686c      	ldr	r4, [r5, #4]
 8007ebe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d0ef      	beq.n	8007ea6 <_fflush_r+0xa>
 8007ec6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ec8:	07d0      	lsls	r0, r2, #31
 8007eca:	d404      	bmi.n	8007ed6 <_fflush_r+0x3a>
 8007ecc:	0599      	lsls	r1, r3, #22
 8007ece:	d402      	bmi.n	8007ed6 <_fflush_r+0x3a>
 8007ed0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ed2:	f000 f915 	bl	8008100 <__retarget_lock_acquire_recursive>
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	4621      	mov	r1, r4
 8007eda:	f7ff ff59 	bl	8007d90 <__sflush_r>
 8007ede:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ee0:	07da      	lsls	r2, r3, #31
 8007ee2:	4605      	mov	r5, r0
 8007ee4:	d4e0      	bmi.n	8007ea8 <_fflush_r+0xc>
 8007ee6:	89a3      	ldrh	r3, [r4, #12]
 8007ee8:	059b      	lsls	r3, r3, #22
 8007eea:	d4dd      	bmi.n	8007ea8 <_fflush_r+0xc>
 8007eec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007eee:	f000 f908 	bl	8008102 <__retarget_lock_release_recursive>
 8007ef2:	e7d9      	b.n	8007ea8 <_fflush_r+0xc>
 8007ef4:	4b05      	ldr	r3, [pc, #20]	; (8007f0c <_fflush_r+0x70>)
 8007ef6:	429c      	cmp	r4, r3
 8007ef8:	d101      	bne.n	8007efe <_fflush_r+0x62>
 8007efa:	68ac      	ldr	r4, [r5, #8]
 8007efc:	e7df      	b.n	8007ebe <_fflush_r+0x22>
 8007efe:	4b04      	ldr	r3, [pc, #16]	; (8007f10 <_fflush_r+0x74>)
 8007f00:	429c      	cmp	r4, r3
 8007f02:	bf08      	it	eq
 8007f04:	68ec      	ldreq	r4, [r5, #12]
 8007f06:	e7da      	b.n	8007ebe <_fflush_r+0x22>
 8007f08:	080087fc 	.word	0x080087fc
 8007f0c:	0800881c 	.word	0x0800881c
 8007f10:	080087dc 	.word	0x080087dc

08007f14 <std>:
 8007f14:	2300      	movs	r3, #0
 8007f16:	b510      	push	{r4, lr}
 8007f18:	4604      	mov	r4, r0
 8007f1a:	e9c0 3300 	strd	r3, r3, [r0]
 8007f1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007f22:	6083      	str	r3, [r0, #8]
 8007f24:	8181      	strh	r1, [r0, #12]
 8007f26:	6643      	str	r3, [r0, #100]	; 0x64
 8007f28:	81c2      	strh	r2, [r0, #14]
 8007f2a:	6183      	str	r3, [r0, #24]
 8007f2c:	4619      	mov	r1, r3
 8007f2e:	2208      	movs	r2, #8
 8007f30:	305c      	adds	r0, #92	; 0x5c
 8007f32:	f7fd fb5b 	bl	80055ec <memset>
 8007f36:	4b05      	ldr	r3, [pc, #20]	; (8007f4c <std+0x38>)
 8007f38:	6263      	str	r3, [r4, #36]	; 0x24
 8007f3a:	4b05      	ldr	r3, [pc, #20]	; (8007f50 <std+0x3c>)
 8007f3c:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f3e:	4b05      	ldr	r3, [pc, #20]	; (8007f54 <std+0x40>)
 8007f40:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007f42:	4b05      	ldr	r3, [pc, #20]	; (8007f58 <std+0x44>)
 8007f44:	6224      	str	r4, [r4, #32]
 8007f46:	6323      	str	r3, [r4, #48]	; 0x30
 8007f48:	bd10      	pop	{r4, pc}
 8007f4a:	bf00      	nop
 8007f4c:	08008269 	.word	0x08008269
 8007f50:	0800828b 	.word	0x0800828b
 8007f54:	080082c3 	.word	0x080082c3
 8007f58:	080082e7 	.word	0x080082e7

08007f5c <_cleanup_r>:
 8007f5c:	4901      	ldr	r1, [pc, #4]	; (8007f64 <_cleanup_r+0x8>)
 8007f5e:	f000 b8af 	b.w	80080c0 <_fwalk_reent>
 8007f62:	bf00      	nop
 8007f64:	08007e9d 	.word	0x08007e9d

08007f68 <__sfmoreglue>:
 8007f68:	b570      	push	{r4, r5, r6, lr}
 8007f6a:	2268      	movs	r2, #104	; 0x68
 8007f6c:	1e4d      	subs	r5, r1, #1
 8007f6e:	4355      	muls	r5, r2
 8007f70:	460e      	mov	r6, r1
 8007f72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007f76:	f7ff fa65 	bl	8007444 <_malloc_r>
 8007f7a:	4604      	mov	r4, r0
 8007f7c:	b140      	cbz	r0, 8007f90 <__sfmoreglue+0x28>
 8007f7e:	2100      	movs	r1, #0
 8007f80:	e9c0 1600 	strd	r1, r6, [r0]
 8007f84:	300c      	adds	r0, #12
 8007f86:	60a0      	str	r0, [r4, #8]
 8007f88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007f8c:	f7fd fb2e 	bl	80055ec <memset>
 8007f90:	4620      	mov	r0, r4
 8007f92:	bd70      	pop	{r4, r5, r6, pc}

08007f94 <__sfp_lock_acquire>:
 8007f94:	4801      	ldr	r0, [pc, #4]	; (8007f9c <__sfp_lock_acquire+0x8>)
 8007f96:	f000 b8b3 	b.w	8008100 <__retarget_lock_acquire_recursive>
 8007f9a:	bf00      	nop
 8007f9c:	2000036d 	.word	0x2000036d

08007fa0 <__sfp_lock_release>:
 8007fa0:	4801      	ldr	r0, [pc, #4]	; (8007fa8 <__sfp_lock_release+0x8>)
 8007fa2:	f000 b8ae 	b.w	8008102 <__retarget_lock_release_recursive>
 8007fa6:	bf00      	nop
 8007fa8:	2000036d 	.word	0x2000036d

08007fac <__sinit_lock_acquire>:
 8007fac:	4801      	ldr	r0, [pc, #4]	; (8007fb4 <__sinit_lock_acquire+0x8>)
 8007fae:	f000 b8a7 	b.w	8008100 <__retarget_lock_acquire_recursive>
 8007fb2:	bf00      	nop
 8007fb4:	2000036e 	.word	0x2000036e

08007fb8 <__sinit_lock_release>:
 8007fb8:	4801      	ldr	r0, [pc, #4]	; (8007fc0 <__sinit_lock_release+0x8>)
 8007fba:	f000 b8a2 	b.w	8008102 <__retarget_lock_release_recursive>
 8007fbe:	bf00      	nop
 8007fc0:	2000036e 	.word	0x2000036e

08007fc4 <__sinit>:
 8007fc4:	b510      	push	{r4, lr}
 8007fc6:	4604      	mov	r4, r0
 8007fc8:	f7ff fff0 	bl	8007fac <__sinit_lock_acquire>
 8007fcc:	69a3      	ldr	r3, [r4, #24]
 8007fce:	b11b      	cbz	r3, 8007fd8 <__sinit+0x14>
 8007fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fd4:	f7ff bff0 	b.w	8007fb8 <__sinit_lock_release>
 8007fd8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007fdc:	6523      	str	r3, [r4, #80]	; 0x50
 8007fde:	4b13      	ldr	r3, [pc, #76]	; (800802c <__sinit+0x68>)
 8007fe0:	4a13      	ldr	r2, [pc, #76]	; (8008030 <__sinit+0x6c>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	62a2      	str	r2, [r4, #40]	; 0x28
 8007fe6:	42a3      	cmp	r3, r4
 8007fe8:	bf04      	itt	eq
 8007fea:	2301      	moveq	r3, #1
 8007fec:	61a3      	streq	r3, [r4, #24]
 8007fee:	4620      	mov	r0, r4
 8007ff0:	f000 f820 	bl	8008034 <__sfp>
 8007ff4:	6060      	str	r0, [r4, #4]
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	f000 f81c 	bl	8008034 <__sfp>
 8007ffc:	60a0      	str	r0, [r4, #8]
 8007ffe:	4620      	mov	r0, r4
 8008000:	f000 f818 	bl	8008034 <__sfp>
 8008004:	2200      	movs	r2, #0
 8008006:	60e0      	str	r0, [r4, #12]
 8008008:	2104      	movs	r1, #4
 800800a:	6860      	ldr	r0, [r4, #4]
 800800c:	f7ff ff82 	bl	8007f14 <std>
 8008010:	68a0      	ldr	r0, [r4, #8]
 8008012:	2201      	movs	r2, #1
 8008014:	2109      	movs	r1, #9
 8008016:	f7ff ff7d 	bl	8007f14 <std>
 800801a:	68e0      	ldr	r0, [r4, #12]
 800801c:	2202      	movs	r2, #2
 800801e:	2112      	movs	r1, #18
 8008020:	f7ff ff78 	bl	8007f14 <std>
 8008024:	2301      	movs	r3, #1
 8008026:	61a3      	str	r3, [r4, #24]
 8008028:	e7d2      	b.n	8007fd0 <__sinit+0xc>
 800802a:	bf00      	nop
 800802c:	08008464 	.word	0x08008464
 8008030:	08007f5d 	.word	0x08007f5d

08008034 <__sfp>:
 8008034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008036:	4607      	mov	r7, r0
 8008038:	f7ff ffac 	bl	8007f94 <__sfp_lock_acquire>
 800803c:	4b1e      	ldr	r3, [pc, #120]	; (80080b8 <__sfp+0x84>)
 800803e:	681e      	ldr	r6, [r3, #0]
 8008040:	69b3      	ldr	r3, [r6, #24]
 8008042:	b913      	cbnz	r3, 800804a <__sfp+0x16>
 8008044:	4630      	mov	r0, r6
 8008046:	f7ff ffbd 	bl	8007fc4 <__sinit>
 800804a:	3648      	adds	r6, #72	; 0x48
 800804c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008050:	3b01      	subs	r3, #1
 8008052:	d503      	bpl.n	800805c <__sfp+0x28>
 8008054:	6833      	ldr	r3, [r6, #0]
 8008056:	b30b      	cbz	r3, 800809c <__sfp+0x68>
 8008058:	6836      	ldr	r6, [r6, #0]
 800805a:	e7f7      	b.n	800804c <__sfp+0x18>
 800805c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008060:	b9d5      	cbnz	r5, 8008098 <__sfp+0x64>
 8008062:	4b16      	ldr	r3, [pc, #88]	; (80080bc <__sfp+0x88>)
 8008064:	60e3      	str	r3, [r4, #12]
 8008066:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800806a:	6665      	str	r5, [r4, #100]	; 0x64
 800806c:	f000 f847 	bl	80080fe <__retarget_lock_init_recursive>
 8008070:	f7ff ff96 	bl	8007fa0 <__sfp_lock_release>
 8008074:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008078:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800807c:	6025      	str	r5, [r4, #0]
 800807e:	61a5      	str	r5, [r4, #24]
 8008080:	2208      	movs	r2, #8
 8008082:	4629      	mov	r1, r5
 8008084:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008088:	f7fd fab0 	bl	80055ec <memset>
 800808c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008090:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008094:	4620      	mov	r0, r4
 8008096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008098:	3468      	adds	r4, #104	; 0x68
 800809a:	e7d9      	b.n	8008050 <__sfp+0x1c>
 800809c:	2104      	movs	r1, #4
 800809e:	4638      	mov	r0, r7
 80080a0:	f7ff ff62 	bl	8007f68 <__sfmoreglue>
 80080a4:	4604      	mov	r4, r0
 80080a6:	6030      	str	r0, [r6, #0]
 80080a8:	2800      	cmp	r0, #0
 80080aa:	d1d5      	bne.n	8008058 <__sfp+0x24>
 80080ac:	f7ff ff78 	bl	8007fa0 <__sfp_lock_release>
 80080b0:	230c      	movs	r3, #12
 80080b2:	603b      	str	r3, [r7, #0]
 80080b4:	e7ee      	b.n	8008094 <__sfp+0x60>
 80080b6:	bf00      	nop
 80080b8:	08008464 	.word	0x08008464
 80080bc:	ffff0001 	.word	0xffff0001

080080c0 <_fwalk_reent>:
 80080c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080c4:	4606      	mov	r6, r0
 80080c6:	4688      	mov	r8, r1
 80080c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80080cc:	2700      	movs	r7, #0
 80080ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80080d2:	f1b9 0901 	subs.w	r9, r9, #1
 80080d6:	d505      	bpl.n	80080e4 <_fwalk_reent+0x24>
 80080d8:	6824      	ldr	r4, [r4, #0]
 80080da:	2c00      	cmp	r4, #0
 80080dc:	d1f7      	bne.n	80080ce <_fwalk_reent+0xe>
 80080de:	4638      	mov	r0, r7
 80080e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080e4:	89ab      	ldrh	r3, [r5, #12]
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d907      	bls.n	80080fa <_fwalk_reent+0x3a>
 80080ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80080ee:	3301      	adds	r3, #1
 80080f0:	d003      	beq.n	80080fa <_fwalk_reent+0x3a>
 80080f2:	4629      	mov	r1, r5
 80080f4:	4630      	mov	r0, r6
 80080f6:	47c0      	blx	r8
 80080f8:	4307      	orrs	r7, r0
 80080fa:	3568      	adds	r5, #104	; 0x68
 80080fc:	e7e9      	b.n	80080d2 <_fwalk_reent+0x12>

080080fe <__retarget_lock_init_recursive>:
 80080fe:	4770      	bx	lr

08008100 <__retarget_lock_acquire_recursive>:
 8008100:	4770      	bx	lr

08008102 <__retarget_lock_release_recursive>:
 8008102:	4770      	bx	lr

08008104 <__swhatbuf_r>:
 8008104:	b570      	push	{r4, r5, r6, lr}
 8008106:	460e      	mov	r6, r1
 8008108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800810c:	2900      	cmp	r1, #0
 800810e:	b096      	sub	sp, #88	; 0x58
 8008110:	4614      	mov	r4, r2
 8008112:	461d      	mov	r5, r3
 8008114:	da08      	bge.n	8008128 <__swhatbuf_r+0x24>
 8008116:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800811a:	2200      	movs	r2, #0
 800811c:	602a      	str	r2, [r5, #0]
 800811e:	061a      	lsls	r2, r3, #24
 8008120:	d410      	bmi.n	8008144 <__swhatbuf_r+0x40>
 8008122:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008126:	e00e      	b.n	8008146 <__swhatbuf_r+0x42>
 8008128:	466a      	mov	r2, sp
 800812a:	f000 f903 	bl	8008334 <_fstat_r>
 800812e:	2800      	cmp	r0, #0
 8008130:	dbf1      	blt.n	8008116 <__swhatbuf_r+0x12>
 8008132:	9a01      	ldr	r2, [sp, #4]
 8008134:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008138:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800813c:	425a      	negs	r2, r3
 800813e:	415a      	adcs	r2, r3
 8008140:	602a      	str	r2, [r5, #0]
 8008142:	e7ee      	b.n	8008122 <__swhatbuf_r+0x1e>
 8008144:	2340      	movs	r3, #64	; 0x40
 8008146:	2000      	movs	r0, #0
 8008148:	6023      	str	r3, [r4, #0]
 800814a:	b016      	add	sp, #88	; 0x58
 800814c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008150 <__smakebuf_r>:
 8008150:	898b      	ldrh	r3, [r1, #12]
 8008152:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008154:	079d      	lsls	r5, r3, #30
 8008156:	4606      	mov	r6, r0
 8008158:	460c      	mov	r4, r1
 800815a:	d507      	bpl.n	800816c <__smakebuf_r+0x1c>
 800815c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008160:	6023      	str	r3, [r4, #0]
 8008162:	6123      	str	r3, [r4, #16]
 8008164:	2301      	movs	r3, #1
 8008166:	6163      	str	r3, [r4, #20]
 8008168:	b002      	add	sp, #8
 800816a:	bd70      	pop	{r4, r5, r6, pc}
 800816c:	ab01      	add	r3, sp, #4
 800816e:	466a      	mov	r2, sp
 8008170:	f7ff ffc8 	bl	8008104 <__swhatbuf_r>
 8008174:	9900      	ldr	r1, [sp, #0]
 8008176:	4605      	mov	r5, r0
 8008178:	4630      	mov	r0, r6
 800817a:	f7ff f963 	bl	8007444 <_malloc_r>
 800817e:	b948      	cbnz	r0, 8008194 <__smakebuf_r+0x44>
 8008180:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008184:	059a      	lsls	r2, r3, #22
 8008186:	d4ef      	bmi.n	8008168 <__smakebuf_r+0x18>
 8008188:	f023 0303 	bic.w	r3, r3, #3
 800818c:	f043 0302 	orr.w	r3, r3, #2
 8008190:	81a3      	strh	r3, [r4, #12]
 8008192:	e7e3      	b.n	800815c <__smakebuf_r+0xc>
 8008194:	4b0d      	ldr	r3, [pc, #52]	; (80081cc <__smakebuf_r+0x7c>)
 8008196:	62b3      	str	r3, [r6, #40]	; 0x28
 8008198:	89a3      	ldrh	r3, [r4, #12]
 800819a:	6020      	str	r0, [r4, #0]
 800819c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081a0:	81a3      	strh	r3, [r4, #12]
 80081a2:	9b00      	ldr	r3, [sp, #0]
 80081a4:	6163      	str	r3, [r4, #20]
 80081a6:	9b01      	ldr	r3, [sp, #4]
 80081a8:	6120      	str	r0, [r4, #16]
 80081aa:	b15b      	cbz	r3, 80081c4 <__smakebuf_r+0x74>
 80081ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081b0:	4630      	mov	r0, r6
 80081b2:	f000 f8d1 	bl	8008358 <_isatty_r>
 80081b6:	b128      	cbz	r0, 80081c4 <__smakebuf_r+0x74>
 80081b8:	89a3      	ldrh	r3, [r4, #12]
 80081ba:	f023 0303 	bic.w	r3, r3, #3
 80081be:	f043 0301 	orr.w	r3, r3, #1
 80081c2:	81a3      	strh	r3, [r4, #12]
 80081c4:	89a0      	ldrh	r0, [r4, #12]
 80081c6:	4305      	orrs	r5, r0
 80081c8:	81a5      	strh	r5, [r4, #12]
 80081ca:	e7cd      	b.n	8008168 <__smakebuf_r+0x18>
 80081cc:	08007f5d 	.word	0x08007f5d

080081d0 <_malloc_usable_size_r>:
 80081d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081d4:	1f18      	subs	r0, r3, #4
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	bfbc      	itt	lt
 80081da:	580b      	ldrlt	r3, [r1, r0]
 80081dc:	18c0      	addlt	r0, r0, r3
 80081de:	4770      	bx	lr

080081e0 <_raise_r>:
 80081e0:	291f      	cmp	r1, #31
 80081e2:	b538      	push	{r3, r4, r5, lr}
 80081e4:	4604      	mov	r4, r0
 80081e6:	460d      	mov	r5, r1
 80081e8:	d904      	bls.n	80081f4 <_raise_r+0x14>
 80081ea:	2316      	movs	r3, #22
 80081ec:	6003      	str	r3, [r0, #0]
 80081ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081f2:	bd38      	pop	{r3, r4, r5, pc}
 80081f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80081f6:	b112      	cbz	r2, 80081fe <_raise_r+0x1e>
 80081f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80081fc:	b94b      	cbnz	r3, 8008212 <_raise_r+0x32>
 80081fe:	4620      	mov	r0, r4
 8008200:	f000 f830 	bl	8008264 <_getpid_r>
 8008204:	462a      	mov	r2, r5
 8008206:	4601      	mov	r1, r0
 8008208:	4620      	mov	r0, r4
 800820a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800820e:	f000 b817 	b.w	8008240 <_kill_r>
 8008212:	2b01      	cmp	r3, #1
 8008214:	d00a      	beq.n	800822c <_raise_r+0x4c>
 8008216:	1c59      	adds	r1, r3, #1
 8008218:	d103      	bne.n	8008222 <_raise_r+0x42>
 800821a:	2316      	movs	r3, #22
 800821c:	6003      	str	r3, [r0, #0]
 800821e:	2001      	movs	r0, #1
 8008220:	e7e7      	b.n	80081f2 <_raise_r+0x12>
 8008222:	2400      	movs	r4, #0
 8008224:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008228:	4628      	mov	r0, r5
 800822a:	4798      	blx	r3
 800822c:	2000      	movs	r0, #0
 800822e:	e7e0      	b.n	80081f2 <_raise_r+0x12>

08008230 <raise>:
 8008230:	4b02      	ldr	r3, [pc, #8]	; (800823c <raise+0xc>)
 8008232:	4601      	mov	r1, r0
 8008234:	6818      	ldr	r0, [r3, #0]
 8008236:	f7ff bfd3 	b.w	80081e0 <_raise_r>
 800823a:	bf00      	nop
 800823c:	2000000c 	.word	0x2000000c

08008240 <_kill_r>:
 8008240:	b538      	push	{r3, r4, r5, lr}
 8008242:	4d07      	ldr	r5, [pc, #28]	; (8008260 <_kill_r+0x20>)
 8008244:	2300      	movs	r3, #0
 8008246:	4604      	mov	r4, r0
 8008248:	4608      	mov	r0, r1
 800824a:	4611      	mov	r1, r2
 800824c:	602b      	str	r3, [r5, #0]
 800824e:	f7f9 fb7d 	bl	800194c <_kill>
 8008252:	1c43      	adds	r3, r0, #1
 8008254:	d102      	bne.n	800825c <_kill_r+0x1c>
 8008256:	682b      	ldr	r3, [r5, #0]
 8008258:	b103      	cbz	r3, 800825c <_kill_r+0x1c>
 800825a:	6023      	str	r3, [r4, #0]
 800825c:	bd38      	pop	{r3, r4, r5, pc}
 800825e:	bf00      	nop
 8008260:	20000368 	.word	0x20000368

08008264 <_getpid_r>:
 8008264:	f7f9 bb6a 	b.w	800193c <_getpid>

08008268 <__sread>:
 8008268:	b510      	push	{r4, lr}
 800826a:	460c      	mov	r4, r1
 800826c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008270:	f000 f894 	bl	800839c <_read_r>
 8008274:	2800      	cmp	r0, #0
 8008276:	bfab      	itete	ge
 8008278:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800827a:	89a3      	ldrhlt	r3, [r4, #12]
 800827c:	181b      	addge	r3, r3, r0
 800827e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008282:	bfac      	ite	ge
 8008284:	6563      	strge	r3, [r4, #84]	; 0x54
 8008286:	81a3      	strhlt	r3, [r4, #12]
 8008288:	bd10      	pop	{r4, pc}

0800828a <__swrite>:
 800828a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800828e:	461f      	mov	r7, r3
 8008290:	898b      	ldrh	r3, [r1, #12]
 8008292:	05db      	lsls	r3, r3, #23
 8008294:	4605      	mov	r5, r0
 8008296:	460c      	mov	r4, r1
 8008298:	4616      	mov	r6, r2
 800829a:	d505      	bpl.n	80082a8 <__swrite+0x1e>
 800829c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082a0:	2302      	movs	r3, #2
 80082a2:	2200      	movs	r2, #0
 80082a4:	f000 f868 	bl	8008378 <_lseek_r>
 80082a8:	89a3      	ldrh	r3, [r4, #12]
 80082aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80082b2:	81a3      	strh	r3, [r4, #12]
 80082b4:	4632      	mov	r2, r6
 80082b6:	463b      	mov	r3, r7
 80082b8:	4628      	mov	r0, r5
 80082ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80082be:	f000 b817 	b.w	80082f0 <_write_r>

080082c2 <__sseek>:
 80082c2:	b510      	push	{r4, lr}
 80082c4:	460c      	mov	r4, r1
 80082c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082ca:	f000 f855 	bl	8008378 <_lseek_r>
 80082ce:	1c43      	adds	r3, r0, #1
 80082d0:	89a3      	ldrh	r3, [r4, #12]
 80082d2:	bf15      	itete	ne
 80082d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80082d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80082da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80082de:	81a3      	strheq	r3, [r4, #12]
 80082e0:	bf18      	it	ne
 80082e2:	81a3      	strhne	r3, [r4, #12]
 80082e4:	bd10      	pop	{r4, pc}

080082e6 <__sclose>:
 80082e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082ea:	f000 b813 	b.w	8008314 <_close_r>
	...

080082f0 <_write_r>:
 80082f0:	b538      	push	{r3, r4, r5, lr}
 80082f2:	4d07      	ldr	r5, [pc, #28]	; (8008310 <_write_r+0x20>)
 80082f4:	4604      	mov	r4, r0
 80082f6:	4608      	mov	r0, r1
 80082f8:	4611      	mov	r1, r2
 80082fa:	2200      	movs	r2, #0
 80082fc:	602a      	str	r2, [r5, #0]
 80082fe:	461a      	mov	r2, r3
 8008300:	f7f9 fb5b 	bl	80019ba <_write>
 8008304:	1c43      	adds	r3, r0, #1
 8008306:	d102      	bne.n	800830e <_write_r+0x1e>
 8008308:	682b      	ldr	r3, [r5, #0]
 800830a:	b103      	cbz	r3, 800830e <_write_r+0x1e>
 800830c:	6023      	str	r3, [r4, #0]
 800830e:	bd38      	pop	{r3, r4, r5, pc}
 8008310:	20000368 	.word	0x20000368

08008314 <_close_r>:
 8008314:	b538      	push	{r3, r4, r5, lr}
 8008316:	4d06      	ldr	r5, [pc, #24]	; (8008330 <_close_r+0x1c>)
 8008318:	2300      	movs	r3, #0
 800831a:	4604      	mov	r4, r0
 800831c:	4608      	mov	r0, r1
 800831e:	602b      	str	r3, [r5, #0]
 8008320:	f7f9 fb67 	bl	80019f2 <_close>
 8008324:	1c43      	adds	r3, r0, #1
 8008326:	d102      	bne.n	800832e <_close_r+0x1a>
 8008328:	682b      	ldr	r3, [r5, #0]
 800832a:	b103      	cbz	r3, 800832e <_close_r+0x1a>
 800832c:	6023      	str	r3, [r4, #0]
 800832e:	bd38      	pop	{r3, r4, r5, pc}
 8008330:	20000368 	.word	0x20000368

08008334 <_fstat_r>:
 8008334:	b538      	push	{r3, r4, r5, lr}
 8008336:	4d07      	ldr	r5, [pc, #28]	; (8008354 <_fstat_r+0x20>)
 8008338:	2300      	movs	r3, #0
 800833a:	4604      	mov	r4, r0
 800833c:	4608      	mov	r0, r1
 800833e:	4611      	mov	r1, r2
 8008340:	602b      	str	r3, [r5, #0]
 8008342:	f7f9 fb62 	bl	8001a0a <_fstat>
 8008346:	1c43      	adds	r3, r0, #1
 8008348:	d102      	bne.n	8008350 <_fstat_r+0x1c>
 800834a:	682b      	ldr	r3, [r5, #0]
 800834c:	b103      	cbz	r3, 8008350 <_fstat_r+0x1c>
 800834e:	6023      	str	r3, [r4, #0]
 8008350:	bd38      	pop	{r3, r4, r5, pc}
 8008352:	bf00      	nop
 8008354:	20000368 	.word	0x20000368

08008358 <_isatty_r>:
 8008358:	b538      	push	{r3, r4, r5, lr}
 800835a:	4d06      	ldr	r5, [pc, #24]	; (8008374 <_isatty_r+0x1c>)
 800835c:	2300      	movs	r3, #0
 800835e:	4604      	mov	r4, r0
 8008360:	4608      	mov	r0, r1
 8008362:	602b      	str	r3, [r5, #0]
 8008364:	f7f9 fb61 	bl	8001a2a <_isatty>
 8008368:	1c43      	adds	r3, r0, #1
 800836a:	d102      	bne.n	8008372 <_isatty_r+0x1a>
 800836c:	682b      	ldr	r3, [r5, #0]
 800836e:	b103      	cbz	r3, 8008372 <_isatty_r+0x1a>
 8008370:	6023      	str	r3, [r4, #0]
 8008372:	bd38      	pop	{r3, r4, r5, pc}
 8008374:	20000368 	.word	0x20000368

08008378 <_lseek_r>:
 8008378:	b538      	push	{r3, r4, r5, lr}
 800837a:	4d07      	ldr	r5, [pc, #28]	; (8008398 <_lseek_r+0x20>)
 800837c:	4604      	mov	r4, r0
 800837e:	4608      	mov	r0, r1
 8008380:	4611      	mov	r1, r2
 8008382:	2200      	movs	r2, #0
 8008384:	602a      	str	r2, [r5, #0]
 8008386:	461a      	mov	r2, r3
 8008388:	f7f9 fb5a 	bl	8001a40 <_lseek>
 800838c:	1c43      	adds	r3, r0, #1
 800838e:	d102      	bne.n	8008396 <_lseek_r+0x1e>
 8008390:	682b      	ldr	r3, [r5, #0]
 8008392:	b103      	cbz	r3, 8008396 <_lseek_r+0x1e>
 8008394:	6023      	str	r3, [r4, #0]
 8008396:	bd38      	pop	{r3, r4, r5, pc}
 8008398:	20000368 	.word	0x20000368

0800839c <_read_r>:
 800839c:	b538      	push	{r3, r4, r5, lr}
 800839e:	4d07      	ldr	r5, [pc, #28]	; (80083bc <_read_r+0x20>)
 80083a0:	4604      	mov	r4, r0
 80083a2:	4608      	mov	r0, r1
 80083a4:	4611      	mov	r1, r2
 80083a6:	2200      	movs	r2, #0
 80083a8:	602a      	str	r2, [r5, #0]
 80083aa:	461a      	mov	r2, r3
 80083ac:	f7f9 fae8 	bl	8001980 <_read>
 80083b0:	1c43      	adds	r3, r0, #1
 80083b2:	d102      	bne.n	80083ba <_read_r+0x1e>
 80083b4:	682b      	ldr	r3, [r5, #0]
 80083b6:	b103      	cbz	r3, 80083ba <_read_r+0x1e>
 80083b8:	6023      	str	r3, [r4, #0]
 80083ba:	bd38      	pop	{r3, r4, r5, pc}
 80083bc:	20000368 	.word	0x20000368

080083c0 <_init>:
 80083c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083c2:	bf00      	nop
 80083c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083c6:	bc08      	pop	{r3}
 80083c8:	469e      	mov	lr, r3
 80083ca:	4770      	bx	lr

080083cc <_fini>:
 80083cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083ce:	bf00      	nop
 80083d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083d2:	bc08      	pop	{r3}
 80083d4:	469e      	mov	lr, r3
 80083d6:	4770      	bx	lr
