design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/alphacore,alphacore,RUN_2023.12.03_09.03.48,flow completed,0h54m40s0ms,0h46m0s0ms,89509.33341780379,0.242276410425,44754.666708901896,51.5,77.3956,1187.44,10333,0,0,0,0,0,0,0,1,1,0,-1,-1,618305,113671,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,399410836.0,0.0,60.79,62.46,43.12,46.43,18.38,9513,12196,183,2354,0,0,0,11598,562,149,380,399,1621,421,119,3612,1833,1827,27,7025,3168,8980,11308,10843,41324,225110.89920000004,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,1101.0,0.9082652134423251,1100.00,1,50,153.18,153.6,0.3,1,10,0.6,1,sky130_fd_sc_hd,AREA 0
