-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_demosaic_0_0_DebayerG is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    imgBayer_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    imgBayer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgBayer_empty_n : IN STD_LOGIC;
    imgBayer_read : OUT STD_LOGIC;
    imgG_din : OUT STD_LOGIC_VECTOR (29 downto 0);
    imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    imgG_full_n : IN STD_LOGIC;
    imgG_write : OUT STD_LOGIC;
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    width : IN STD_LOGIC_VECTOR (15 downto 0);
    bayerPhase_read : IN STD_LOGIC_VECTOR (15 downto 0);
    bayerPhase_c1_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    bayerPhase_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    bayerPhase_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    bayerPhase_c1_full_n : IN STD_LOGIC;
    bayerPhase_c1_write : OUT STD_LOGIC );
end;


architecture behav of design_1_v_demosaic_0_0_DebayerG is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv17_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv17_1FFFE : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal bayerPhase_c1_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal zext_ln274_fu_244_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln274_reg_530 : STD_LOGIC_VECTOR (16 downto 0);
    signal loopHeight_fu_248_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal loopHeight_reg_535 : STD_LOGIC_VECTOR (16 downto 0);
    signal loopWidth_fu_258_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal loopWidth_reg_540 : STD_LOGIC_VECTOR (16 downto 0);
    signal x_phase_fu_264_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_phase_reg_545 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln293_1_reg_550 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_lcssa50195052_load_reg_559 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal p_lcssa50215054_load_reg_564 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50225056_load_reg_569 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50235058_load_reg_574 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50255060_load_reg_579 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50265062_load_reg_584 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50275064_load_reg_589 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50295066_load_reg_594 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50305068_load_reg_599 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50315070_load_reg_604 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50335072_load_reg_609 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50345074_load_reg_614 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50355076_load_reg_619 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50375078_load_reg_624 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50385080_load_reg_629 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa51955201_load_reg_634 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa51965203_load_reg_639 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa51975205_load_reg_644 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa51985207_load_reg_649 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa51995209_load_reg_654 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_y_fu_357_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal out_y_reg_659 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_fu_363_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_664 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp84_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp84_reg_669 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp170_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp170_reg_674 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_fu_386_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal xor_reg_679 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal cmp689_fu_392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp689_reg_684 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_done : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_idle : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_din : STD_LOGIC_VECTOR (29 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19_ap_vld : STD_LOGIC;
    signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_lcssa51995209_fu_154 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa51985207_fu_150 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa51975205_fu_146 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa51965203_fu_142 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa51955201_fu_138 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50385080_fu_134 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50375078_fu_130 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50355076_fu_126 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50345074_fu_122 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50335072_fu_118 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50315070_fu_114 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50305068_fu_110 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50295066_fu_106 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50275064_fu_102 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50265062_fu_98 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50255060_fu_94 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50235058_fu_90 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50225056_fu_86 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50215054_fu_82 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_lcssa50195052_fu_78 : STD_LOGIC_VECTOR (9 downto 0);
    signal y_fu_74 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal y_8_fu_291_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln315_fu_286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bayerPhase_c1_write_local : STD_LOGIC;
    signal zext_ln275_fu_254_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal and226_cast_fu_383_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgBayer_dout : IN STD_LOGIC_VECTOR (9 downto 0);
        imgBayer_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        imgBayer_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        imgBayer_empty_n : IN STD_LOGIC;
        imgBayer_read : OUT STD_LOGIC;
        imgG_din : OUT STD_LOGIC_VECTOR (29 downto 0);
        imgG_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        imgG_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        imgG_full_n : IN STD_LOGIC;
        imgG_write : OUT STD_LOGIC;
        p_lcssa51995209 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa51985207 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa51975205 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa51965203 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa51955201 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50385080 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50375078 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50355076 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50345074 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50335072 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50315070 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50305068 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50295066 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50275064 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50265062 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50255060 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50235058 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50225056 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50215054 : IN STD_LOGIC_VECTOR (9 downto 0);
        p_lcssa50195052 : IN STD_LOGIC_VECTOR (9 downto 0);
        loopWidth : IN STD_LOGIC_VECTOR (16 downto 0);
        empty : IN STD_LOGIC_VECTOR (0 downto 0);
        xor_r : IN STD_LOGIC_VECTOR (14 downto 0);
        cmp689 : IN STD_LOGIC_VECTOR (0 downto 0);
        out_y : IN STD_LOGIC_VECTOR (16 downto 0);
        zext_ln275 : IN STD_LOGIC_VECTOR (15 downto 0);
        cmp170 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp84 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        p_out1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out1_ap_vld : OUT STD_LOGIC;
        p_out2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out2_ap_vld : OUT STD_LOGIC;
        p_out3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out3_ap_vld : OUT STD_LOGIC;
        p_out4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out4_ap_vld : OUT STD_LOGIC;
        p_out5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out5_ap_vld : OUT STD_LOGIC;
        p_out6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out6_ap_vld : OUT STD_LOGIC;
        p_out7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out7_ap_vld : OUT STD_LOGIC;
        p_out8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out8_ap_vld : OUT STD_LOGIC;
        p_out9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out9_ap_vld : OUT STD_LOGIC;
        p_out10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out10_ap_vld : OUT STD_LOGIC;
        p_out11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out11_ap_vld : OUT STD_LOGIC;
        p_out12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out12_ap_vld : OUT STD_LOGIC;
        p_out13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out13_ap_vld : OUT STD_LOGIC;
        p_out14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out14_ap_vld : OUT STD_LOGIC;
        p_out15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out15_ap_vld : OUT STD_LOGIC;
        p_out16 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out16_ap_vld : OUT STD_LOGIC;
        p_out17 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out17_ap_vld : OUT STD_LOGIC;
        p_out18 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out18_ap_vld : OUT STD_LOGIC;
        p_out19 : OUT STD_LOGIC_VECTOR (9 downto 0);
        p_out19_ap_vld : OUT STD_LOGIC );
    end component;



begin
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184 : component design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start,
        ap_done => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_done,
        ap_idle => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_idle,
        ap_ready => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready,
        imgBayer_dout => imgBayer_dout,
        imgBayer_num_data_valid => imgBayer_num_data_valid,
        imgBayer_fifo_cap => imgBayer_fifo_cap,
        imgBayer_empty_n => imgBayer_empty_n,
        imgBayer_read => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read,
        imgG_din => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_din,
        imgG_num_data_valid => ap_const_lv3_0,
        imgG_fifo_cap => ap_const_lv3_0,
        imgG_full_n => imgG_full_n,
        imgG_write => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write,
        p_lcssa51995209 => p_lcssa51995209_load_reg_654,
        p_lcssa51985207 => p_lcssa51985207_load_reg_649,
        p_lcssa51975205 => p_lcssa51975205_load_reg_644,
        p_lcssa51965203 => p_lcssa51965203_load_reg_639,
        p_lcssa51955201 => p_lcssa51955201_load_reg_634,
        p_lcssa50385080 => p_lcssa50385080_load_reg_629,
        p_lcssa50375078 => p_lcssa50375078_load_reg_624,
        p_lcssa50355076 => p_lcssa50355076_load_reg_619,
        p_lcssa50345074 => p_lcssa50345074_load_reg_614,
        p_lcssa50335072 => p_lcssa50335072_load_reg_609,
        p_lcssa50315070 => p_lcssa50315070_load_reg_604,
        p_lcssa50305068 => p_lcssa50305068_load_reg_599,
        p_lcssa50295066 => p_lcssa50295066_load_reg_594,
        p_lcssa50275064 => p_lcssa50275064_load_reg_589,
        p_lcssa50265062 => p_lcssa50265062_load_reg_584,
        p_lcssa50255060 => p_lcssa50255060_load_reg_579,
        p_lcssa50235058 => p_lcssa50235058_load_reg_574,
        p_lcssa50225056 => p_lcssa50225056_load_reg_569,
        p_lcssa50215054 => p_lcssa50215054_load_reg_564,
        p_lcssa50195052 => p_lcssa50195052_load_reg_559,
        loopWidth => loopWidth_reg_540,
        empty => x_phase_reg_545,
        xor_r => xor_reg_679,
        cmp689 => cmp689_reg_684,
        out_y => out_y_reg_659,
        zext_ln275 => width,
        cmp170 => cmp170_reg_674,
        cmp84 => cmp84_reg_669,
        p_out => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out,
        p_out_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out_ap_vld,
        p_out1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1,
        p_out1_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1_ap_vld,
        p_out2 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2,
        p_out2_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2_ap_vld,
        p_out3 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3,
        p_out3_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3_ap_vld,
        p_out4 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4,
        p_out4_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4_ap_vld,
        p_out5 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5,
        p_out5_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5_ap_vld,
        p_out6 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6,
        p_out6_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6_ap_vld,
        p_out7 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7,
        p_out7_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7_ap_vld,
        p_out8 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8,
        p_out8_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8_ap_vld,
        p_out9 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9,
        p_out9_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9_ap_vld,
        p_out10 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10,
        p_out10_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10_ap_vld,
        p_out11 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11,
        p_out11_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11_ap_vld,
        p_out12 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12,
        p_out12_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12_ap_vld,
        p_out13 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13,
        p_out13_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13_ap_vld,
        p_out14 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14,
        p_out14_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14_ap_vld,
        p_out15 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15,
        p_out15_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15_ap_vld,
        p_out16 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16,
        p_out16_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16_ap_vld,
        p_out17 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17,
        p_out17_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17_ap_vld,
        p_out18 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18,
        p_out18_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18_ap_vld,
        p_out19 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19,
        p_out19_ap_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln315_fu_286_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready = ap_const_logic_1)) then 
                    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    y_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                y_fu_74 <= ap_const_lv17_0;
            elsif (((icmp_ln315_fu_286_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                y_fu_74 <= y_8_fu_291_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                cmp170_reg_674 <= cmp170_fu_372_p2;
                cmp84_reg_669 <= cmp84_fu_367_p2;
                empty_reg_664 <= empty_fu_363_p1;
                out_y_reg_659 <= out_y_fu_357_p2;
                p_lcssa50195052_load_reg_559 <= p_lcssa50195052_fu_78;
                p_lcssa50215054_load_reg_564 <= p_lcssa50215054_fu_82;
                p_lcssa50225056_load_reg_569 <= p_lcssa50225056_fu_86;
                p_lcssa50235058_load_reg_574 <= p_lcssa50235058_fu_90;
                p_lcssa50255060_load_reg_579 <= p_lcssa50255060_fu_94;
                p_lcssa50265062_load_reg_584 <= p_lcssa50265062_fu_98;
                p_lcssa50275064_load_reg_589 <= p_lcssa50275064_fu_102;
                p_lcssa50295066_load_reg_594 <= p_lcssa50295066_fu_106;
                p_lcssa50305068_load_reg_599 <= p_lcssa50305068_fu_110;
                p_lcssa50315070_load_reg_604 <= p_lcssa50315070_fu_114;
                p_lcssa50335072_load_reg_609 <= p_lcssa50335072_fu_118;
                p_lcssa50345074_load_reg_614 <= p_lcssa50345074_fu_122;
                p_lcssa50355076_load_reg_619 <= p_lcssa50355076_fu_126;
                p_lcssa50375078_load_reg_624 <= p_lcssa50375078_fu_130;
                p_lcssa50385080_load_reg_629 <= p_lcssa50385080_fu_134;
                p_lcssa51955201_load_reg_634 <= p_lcssa51955201_fu_138;
                p_lcssa51965203_load_reg_639 <= p_lcssa51965203_fu_142;
                p_lcssa51975205_load_reg_644 <= p_lcssa51975205_fu_146;
                p_lcssa51985207_load_reg_649 <= p_lcssa51985207_fu_150;
                p_lcssa51995209_load_reg_654 <= p_lcssa51995209_fu_154;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                cmp689_reg_684 <= cmp689_fu_392_p2;
                xor_reg_679 <= xor_fu_386_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                loopHeight_reg_535 <= loopHeight_fu_248_p2;
                loopWidth_reg_540 <= loopWidth_fu_258_p2;
                trunc_ln293_1_reg_550 <= bayerPhase_read(15 downto 1);
                x_phase_reg_545 <= x_phase_fu_264_p1;
                    zext_ln274_reg_530(15 downto 0) <= zext_ln274_fu_244_p1(15 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50195052_fu_78 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50215054_fu_82 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50225056_fu_86 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50235058_fu_90 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50255060_fu_94 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50265062_fu_98 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50275064_fu_102 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50295066_fu_106 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50305068_fu_110 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50315070_fu_114 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50335072_fu_118 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50345074_fu_122 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50355076_fu_126 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50375078_fu_130 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa50385080_fu_134 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                p_lcssa51955201_fu_138 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3_ap_vld = ap_const_logic_1))) then
                p_lcssa51965203_fu_142 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2_ap_vld = ap_const_logic_1))) then
                p_lcssa51975205_fu_146 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1_ap_vld = ap_const_logic_1))) then
                p_lcssa51985207_fu_150 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out_ap_vld = ap_const_logic_1))) then
                p_lcssa51995209_fu_154 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out;
            end if;
        end if;
    end process;
    zext_ln274_reg_530(16) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1, ap_CS_fsm_state2, grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_done, ap_CS_fsm_state4, icmp_ln315_fu_286_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln315_fu_286_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    and226_cast_fu_383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_664),15));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_done)
    begin
        if ((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, bayerPhase_c1_full_n)
    begin
                ap_block_state1 <= ((bayerPhase_c1_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln315_fu_286_p2)
    begin
        if (((icmp_ln315_fu_286_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    bayerPhase_c1_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, bayerPhase_c1_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            bayerPhase_c1_blk_n <= bayerPhase_c1_full_n;
        else 
            bayerPhase_c1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bayerPhase_c1_din <= bayerPhase_read;
    bayerPhase_c1_write <= bayerPhase_c1_write_local;

    bayerPhase_c1_write_local_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            bayerPhase_c1_write_local <= ap_const_logic_1;
        else 
            bayerPhase_c1_write_local <= ap_const_logic_0;
        end if; 
    end process;

    cmp170_fu_372_p2 <= "0" when (y_fu_74 = ap_const_lv17_0) else "1";
    cmp689_fu_392_p2 <= "1" when (and226_cast_fu_383_p1 = trunc_ln293_1_reg_550) else "0";
    cmp84_fu_367_p2 <= "1" when (unsigned(y_fu_74) < unsigned(zext_ln274_reg_530)) else "0";
    empty_fu_363_p1 <= out_y_fu_357_p2(1 - 1 downto 0);
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
    icmp_ln315_fu_286_p2 <= "1" when (y_fu_74 = loopHeight_reg_535) else "0";

    imgBayer_read_assign_proc : process(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            imgBayer_read <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read;
        else 
            imgBayer_read <= ap_const_logic_0;
        end if; 
    end process;

    imgG_din <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_din;

    imgG_write_assign_proc : process(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            imgG_write <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write;
        else 
            imgG_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln315_fu_286_p2)
    begin
        if (((icmp_ln315_fu_286_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    loopHeight_fu_248_p2 <= std_logic_vector(unsigned(zext_ln274_fu_244_p1) + unsigned(ap_const_lv17_2));
    loopWidth_fu_258_p2 <= std_logic_vector(unsigned(zext_ln275_fu_254_p1) + unsigned(ap_const_lv17_2));
    out_y_fu_357_p2 <= std_logic_vector(unsigned(y_fu_74) + unsigned(ap_const_lv17_1FFFE));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    x_phase_fu_264_p1 <= bayerPhase_read(1 - 1 downto 0);
    xor_fu_386_p2 <= (trunc_ln293_1_reg_550 xor and226_cast_fu_383_p1);
    y_8_fu_291_p2 <= std_logic_vector(unsigned(y_fu_74) + unsigned(ap_const_lv17_1));
    zext_ln274_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(height),17));
    zext_ln275_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(width),17));
end behav;
