WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2735585 heartbeat IPC: 3.656 cumulative IPC: 3.656 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5468176 heartbeat IPC: 3.66 cumulative IPC: 3.658 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6832196 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6832196 cumulative IPC: 3.659 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 15495921 heartbeat IPC: 0.9972 cumulative IPC: 0.5771 (Simulation time: 00 hr 01 min 37 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_36.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 33007615 heartbeat IPC: 0.571 cumulative IPC: 0.5731 (Simulation time: 00 hr 02 min 54 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 50584692 heartbeat IPC: 0.5689 cumulative IPC: 0.5714 (Simulation time: 00 hr 04 min 11 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 67667638 heartbeat IPC: 0.5854 cumulative IPC: 0.5753 (Simulation time: 00 hr 05 min 26 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_36.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 85319949 heartbeat IPC: 0.5665 cumulative IPC: 0.5733 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 102781622 heartbeat IPC: 0.5727 cumulative IPC: 0.5732 (Simulation time: 00 hr 08 min 00 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 120022975 heartbeat IPC: 0.58 cumulative IPC: 0.5743 (Simulation time: 00 hr 09 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_36.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 137628318 heartbeat IPC: 0.568 cumulative IPC: 0.5734 (Simulation time: 00 hr 10 min 34 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 154927107 heartbeat IPC: 0.5781 cumulative IPC: 0.574 (Simulation time: 00 hr 11 min 50 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 172374786 heartbeat IPC: 0.5731 cumulative IPC: 0.5739 (Simulation time: 00 hr 13 min 06 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 174093773 cumulative IPC: 0.5744 (Simulation time: 00 hr 13 min 44 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 174093773 cumulative IPC: 0.5744 (Simulation time: 00 hr 13 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_36.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5744 instructions: 100000001 cycles: 174093773
CPU 0 Branch Prediction Accuracy: 91.65% MPKI: 12.77 Average ROB Occupancy at Mispredict: 31.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00018
BRANCH_INDIRECT: 8.27
BRANCH_CONDITIONAL: 3.87
BRANCH_DIRECT_CALL: 3e-05
BRANCH_INDIRECT_CALL: 0.627
BRANCH_RETURN: 0.00016

L1D TOTAL        ACCESS:   34581060 HIT:   22738870 MISS:   11842190
L1D LOAD         ACCESS:   17440727 HIT:   13476671 MISS:    3964056
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   17095592 HIT:    9247568 MISS:    7848024
L1D TRANSLATION  ACCESS:      44741 HIT:      14631 MISS:      30110
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 97.53 cycles
L1I TOTAL        ACCESS:   11595229 HIT:    7606569 MISS:    3988660
L1I LOAD         ACCESS:   11595229 HIT:    7606569 MISS:    3988660
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 11.07 cycles
L2C TOTAL        ACCESS:    8634651 HIT:    4944729 MISS:    3689922
L2C LOAD         ACCESS:    4577133 HIT:    2951123 MISS:    1626010
L2C RFO          ACCESS:    1853262 HIT:     123475 MISS:    1729787
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:    2174224 HIT:    1860137 MISS:     314087
L2C TRANSLATION  ACCESS:      30032 HIT:       9994 MISS:      20038
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 318.1 cycles
LLC TOTAL        ACCESS:    5378012 HIT:    2359275 MISS:    3018737
LLC LOAD         ACCESS:    1626010 HIT:     850561 MISS:     775449
LLC RFO          ACCESS:    1729787 HIT:     441030 MISS:    1288757
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    2002177 HIT:    1065278 MISS:     936899
LLC TRANSLATION  ACCESS:      20038 HIT:       2406 MISS:      17632
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 365.7 cycles
cpu0_DTLB TOTAL        ACCESS:   25603514 HIT:   24194209 MISS:    1409305
cpu0_DTLB LOAD         ACCESS:   25603514 HIT:   24194209 MISS:    1409305
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.784 cycles
cpu0_ITLB TOTAL        ACCESS:   10066629 HIT:    8049419 MISS:    2017210
cpu0_ITLB LOAD         ACCESS:   10066629 HIT:    8049419 MISS:    2017210
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.835 cycles
cpu0_STLB TOTAL        ACCESS:    1457775 HIT:    1417650 MISS:      40125
cpu0_STLB LOAD         ACCESS:    1457775 HIT:    1417650 MISS:      40125
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 222.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    1017042
  ROW_BUFFER_MISS:    1064454
 AVG DBUS CONGESTED CYCLE: 3.975
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      69076
  FULL:    1281824
