Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-4-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clkgen.v" in library work
Compiling verilog file "fsm_cmd_out.v" in library work
Module <clkgen> compiled
Compiling verilog file "bfm_ps2_command_in.v" in library work
Module <fsm_cmd_out> compiled
Compiling verilog file "main.v" in library work
Module <bfm_ps2_command_in> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clkgen> in library <work>.

Analyzing hierarchy for module <fsm_cmd_out> in library <work> with parameters.
	DATA0 = "0011"
	DATA1 = "0100"
	DATA2 = "0101"
	DATA3 = "0110"
	DATA4 = "0111"
	DATA5 = "1000"
	DATA6 = "1001"
	DATA7 = "1010"
	HOLD_CLOCK = "0001"
	IDLE = "0000"
	PARITY = "1011"
	STOP = "1100"
	TX_END = "1110"
	WAIT_FOR_ACK = "1101"
	WAIT_FOR_DEVICE = "0010"

Analyzing hierarchy for module <bfm_ps2_command_in> in library <work> with parameters.
	ACK = "1100"
	DATA0 = "0010"
	DATA1 = "0011"
	DATA2 = "0100"
	DATA3 = "0101"
	DATA4 = "0110"
	DATA5 = "0111"
	DATA6 = "1000"
	DATA7 = "1001"
	FINISH = "1101"
	IDLE = "0000"
	PARITY = "1010"
	START = "0001"
	STOP = "1011"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clkgen> in library <work>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  25" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  16" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  40.000000" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clkgen>.
Analyzing module <fsm_cmd_out> in library <work>.
	DATA0 = 4'b0011
	DATA1 = 4'b0100
	DATA2 = 4'b0101
	DATA3 = 4'b0110
	DATA4 = 4'b0111
	DATA5 = 4'b1000
	DATA6 = 4'b1001
	DATA7 = 4'b1010
	HOLD_CLOCK = 4'b0001
	IDLE = 4'b0000
	PARITY = 4'b1011
	STOP = 4'b1100
	TX_END = 4'b1110
	WAIT_FOR_ACK = 4'b1101
	WAIT_FOR_DEVICE = 4'b0010
WARNING:Xst:905 - "fsm_cmd_out.v" line 105: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <hold_count>, <hold_clock_en>, <the_command>, <_ps2data>, <pushbtn>
Module <fsm_cmd_out> is correct for synthesis.
 
Analyzing module <bfm_ps2_command_in> in library <work>.
	ACK = 4'b1100
	DATA0 = 4'b0010
	DATA1 = 4'b0011
	DATA2 = 4'b0100
	DATA3 = 4'b0101
	DATA4 = 4'b0110
	DATA5 = 4'b0111
	DATA6 = 4'b1000
	DATA7 = 4'b1001
	FINISH = 4'b1101
	IDLE = 4'b0000
	PARITY = 4'b1010
	START = 4'b0001
	STOP = 4'b1011
WARNING:Xst:905 - "bfm_ps2_command_in.v" line 105: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <received_cmd>, <received_parity>
Module <bfm_ps2_command_in> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <clk_write_buf> in unit <fsm_cmd_out> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <fsm_cmd_out>.
    Related source file is "fsm_cmd_out.v".
WARNING:Xst:1305 - Output <error_comm_timed_out> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <command_was_sent> is never assigned. Tied to value 0.
WARNING:Xst:1780 - Signal <timeout_count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <negedge_ps2_temp_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dataframe> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ack_received> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <posedge_ps2_temp> equivalent to <negedge_ps2_temp> has been removed
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 32                                             |
    | Inputs             | 7                                              |
    | Outputs            | 15                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <data_write_buf>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <data_write_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <clk_write_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <hold_clock_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit register for signal <debug<4:0>>.
    Found 1-bit tristate buffer for signal <ps2_clk>.
    Found 1-bit tristate buffer for signal <ps2_data>.
    Found 12-bit up counter for signal <hold_count>.
    Found 1-bit register for signal <negedge_ps2_temp>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <fsm_cmd_out> synthesized.


Synthesizing Unit <bfm_ps2_command_in>.
    Related source file is "bfm_ps2_command_in.v".
    Found finite state machine <FSM_1> for signal <curr_state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 33                                             |
    | Inputs             | 5                                              |
    | Outputs            | 16                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <received_parity>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <received_cmd_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <received_cmd_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <received_cmd_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <received_cmd_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <received_cmd_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <received_cmd_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <received_cmd_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <received_cmd_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <received_cmd_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 4-bit register for signal <debug<3:0>>.
    Found 1-bit tristate buffer for signal <ps2_data>.
    Found 1-bit tristate buffer for signal <ps2_clock>.
    Found 16-bit up counter for signal <clk_counter>.
    Found 12-bit up counter for signal <clk_pulldown_ctr>.
    Found 1-bit xor9 for signal <curr_state$xor0000> created at line 203.
    Found 1-bit register for signal <ps2_clk_sig_q>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Xor(s).
	inferred   2 Tristate(s).
Unit <bfm_ps2_command_in> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "clkgen.v".
Unit <clkgen> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <received_cmd_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <received_cmd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <garbage> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK16> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 12-bit up counter                                     : 2
 16-bit up counter                                     : 1
# Registers                                            : 11
 1-bit register                                        : 11
# Latches                                              : 14
 1-bit latch                                           : 14
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <RX_module/curr_state/FSM> on signal <curr_state[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 0000  | 00000000000001
 0001  | 00000000000010
 0010  | 00000000000100
 0011  | 00000000001000
 0100  | 00000000010000
 0101  | 00000000100000
 0110  | 00000001000000
 0111  | 00000010000000
 1000  | 00000100000000
 1001  | 00001000000000
 1010  | 00010000000000
 1011  | 00100000000000
 1100  | 01000000000000
 1101  | 10000000000000
-------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <command_module/state/FSM> on signal <state[1:15]> with one-hot encoding.
--------------------------
 State | Encoding
--------------------------
 0000  | 000000000000001
 0001  | 000000000000010
 0010  | 000000000000100
 0011  | 000000000001000
 0100  | 000000000010000
 0101  | 000000000100000
 0110  | 000000001000000
 0111  | 000000010000000
 1000  | 000000100000000
 1001  | 000001000000000
 1010  | 000010000000000
 1011  | 000100000000000
 1100  | 001000000000000
 1101  | 010000000000000
 1110  | 100000000000000
--------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 3
 12-bit up counter                                     : 2
 16-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Latches                                              : 14
 1-bit latch                                           : 14
# Xors                                                 : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <clk_counter_11> of sequential type is unconnected in block <bfm_ps2_command_in>.
WARNING:Xst:2677 - Node <clk_counter_12> of sequential type is unconnected in block <bfm_ps2_command_in>.
WARNING:Xst:2677 - Node <clk_counter_13> of sequential type is unconnected in block <bfm_ps2_command_in>.
WARNING:Xst:2677 - Node <clk_counter_14> of sequential type is unconnected in block <bfm_ps2_command_in>.
WARNING:Xst:2677 - Node <clk_counter_15> of sequential type is unconnected in block <bfm_ps2_command_in>.
WARNING:Xst:2677 - Node <command_module/debug_4> of sequential type is unconnected in block <main>.
WARNING:Xst:2677 - Node <RX_module/received_cmd_en> of sequential type is unconnected in block <main>.

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 205
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 21
#      LUT2                        : 20
#      LUT2_L                      : 2
#      LUT3                        : 24
#      LUT3_D                      : 2
#      LUT3_L                      : 5
#      LUT4                        : 45
#      LUT4_D                      : 1
#      LUT4_L                      : 6
#      MUXCY                       : 32
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 35
# FlipFlops/Latches                : 87
#      FDC                         : 40
#      FDCE                        : 12
#      FDP                         : 2
#      FDR                         : 12
#      FDS                         : 8
#      LD                          : 13
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 15
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 4
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-4 

 Number of Slices:                       69  out of    704     9%  
 Number of Slice Flip Flops:             86  out of   1408     6%  
 Number of 4 input LUTs:                133  out of   1408     9%  
 Number of IOs:                          23
 Number of bonded IOBs:                  15  out of    108    13%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------+---------------------------------------+-------+
Clock Signal                                                                  | Clock buffer(FF name)                 | Load  |
------------------------------------------------------------------------------+---------------------------------------+-------+
clk                                                                           | ClkGen_1/DCM_SP_INST:CLK0             | 74    |
command_module/data_write_buf_or0000(command_module/data_write_buf_or000019:O)| NONE(*)(command_module/data_write_buf)| 1     |
command_module/data_write_en_or0000(command_module/data_write_en_or000029:O)  | NONE(*)(command_module/data_write_en) | 2     |
command_module/data_write_en_or00005(command_module/hold_clock_en_or00001:O)  | NONE(*)(command_module/hold_clock_en) | 1     |
RX_module/curr_state_FSM_FFd4                                                 | NONE(RX_module/received_parity)       | 1     |
RX_module/received_cmd_0_or0000(RX_module/received_cmd_0_or00001:O)           | NONE(*)(RX_module/received_cmd_0)     | 1     |
RX_module/received_cmd_1_or0000(RX_module/received_cmd_1_or00001:O)           | NONE(*)(RX_module/received_cmd_1)     | 1     |
RX_module/received_cmd_2_or0000(RX_module/received_cmd_2_or00001:O)           | NONE(*)(RX_module/received_cmd_2)     | 1     |
RX_module/received_cmd_3_or0000(RX_module/received_cmd_3_or00001:O)           | NONE(*)(RX_module/received_cmd_3)     | 1     |
RX_module/received_cmd_4_or0000(RX_module/received_cmd_4_or00001:O)           | NONE(*)(RX_module/received_cmd_4)     | 1     |
RX_module/received_cmd_5_or0000(RX_module/received_cmd_5_or00001:O)           | NONE(*)(RX_module/received_cmd_5)     | 1     |
RX_module/received_cmd_6_or0000(RX_module/received_cmd_6_or00001:O)           | NONE(*)(RX_module/received_cmd_6)     | 1     |
RX_module/received_cmd_7_or0000(RX_module/received_cmd_7_or00001:O)           | NONE(*)(RX_module/received_cmd_7)     | 1     |
------------------------------------------------------------------------------+---------------------------------------+-------+
(*) These 11 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------+------------------------------+-------+
Control Signal                                                                       | Buffer(FF name)              | Load  |
-------------------------------------------------------------------------------------+------------------------------+-------+
RX_module/curr_state_FSM_Acst_FSM_inv(RX_module/curr_state_FSM_Acst_FSM_inv1_INV_0:O)| NONE(RX_module/clk_counter_0)| 54    |
-------------------------------------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.390ns (Maximum Frequency: 227.790MHz)
   Minimum input arrival time before clock: 4.950ns
   Maximum output required time after clock: 6.730ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.390ns (frequency: 227.790MHz)
  Total number of paths / destination ports: 569 / 93
-------------------------------------------------------------------------
Delay:               4.390ns (Levels of Logic = 3)
  Source:            RX_module/clk_pulldown_ctr_0 (FF)
  Destination:       RX_module/curr_state_FSM_FFd14 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RX_module/clk_pulldown_ctr_0 to RX_module/curr_state_FSM_FFd14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.590  RX_module/clk_pulldown_ctr_0 (RX_module/clk_pulldown_ctr_0)
     LUT4:I0->O            2   0.648   0.590  RX_module/clk_pulldown_100ms10 (RX_module/clk_pulldown_100ms10)
     LUT3_D:I0->O          1   0.648   0.423  RX_module/clk_pulldown_100ms42 (RX_module/clk_pulldown_100ms)
     LUT4:I3->O            1   0.648   0.000  RX_module/curr_state_FSM_FFd14-In (RX_module/curr_state_FSM_FFd14-In)
     FDP:D                     0.252          RX_module/curr_state_FSM_FFd14
    ----------------------------------------
    Total                      4.390ns (2.787ns logic, 1.603ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'command_module/data_write_en_or00005'
  Clock period: 2.290ns (frequency: 436.681MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.290ns (Levels of Logic = 1)
  Source:            command_module/hold_clock_en (LATCH)
  Destination:       command_module/hold_clock_en (LATCH)
  Source Clock:      command_module/data_write_en_or00005 falling
  Destination Clock: command_module/data_write_en_or00005 falling

  Data Path: command_module/hold_clock_en to command_module/hold_clock_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.728   0.667  command_module/hold_clock_en (command_module/hold_clock_en)
     LUT3:I1->O            1   0.643   0.000  command_module/hold_clock_en_mux00001 (command_module/hold_clock_en_mux0000)
     LD:D                      0.252          command_module/hold_clock_en
    ----------------------------------------
    Total                      2.290ns (1.623ns logic, 0.667ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 126 / 44
-------------------------------------------------------------------------
Offset:              4.950ns (Levels of Logic = 14)
  Source:            datalink<2> (PAD)
  Destination:       RX_module/clk_pulldown_ctr_11 (FF)
  Destination Clock: clk rising

  Data Path: datalink<2> to RX_module/clk_pulldown_ctr_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          14   0.849   1.080  datalink_2_IOBUF (N46)
     LUT3:I1->O            1   0.643   0.000  RX_module/Mcount_clk_pulldown_ctr_lut<0> (RX_module/Mcount_clk_pulldown_ctr_lut<0>)
     MUXCY:S->O            1   0.632   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<0> (RX_module/Mcount_clk_pulldown_ctr_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<1> (RX_module/Mcount_clk_pulldown_ctr_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<2> (RX_module/Mcount_clk_pulldown_ctr_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<3> (RX_module/Mcount_clk_pulldown_ctr_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<4> (RX_module/Mcount_clk_pulldown_ctr_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<5> (RX_module/Mcount_clk_pulldown_ctr_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<6> (RX_module/Mcount_clk_pulldown_ctr_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<7> (RX_module/Mcount_clk_pulldown_ctr_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<8> (RX_module/Mcount_clk_pulldown_ctr_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<9> (RX_module/Mcount_clk_pulldown_ctr_cy<9>)
     MUXCY:CI->O           0   0.065   0.000  RX_module/Mcount_clk_pulldown_ctr_cy<10> (RX_module/Mcount_clk_pulldown_ctr_cy<10>)
     XORCY:CI->O           1   0.844   0.000  RX_module/Mcount_clk_pulldown_ctr_xor<11> (RX_module/Mcount_clk_pulldown_ctr11)
     FDCE:D                    0.252          RX_module/clk_pulldown_ctr_11
    ----------------------------------------
    Total                      4.950ns (3.870ns logic, 1.080ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_module/curr_state_FSM_FFd4'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.084ns (Levels of Logic = 1)
  Source:            datalink<3> (PAD)
  Destination:       RX_module/received_parity (LATCH)
  Destination Clock: RX_module/curr_state_FSM_FFd4 falling

  Data Path: datalink<3> to RX_module/received_parity
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          13   0.849   0.983  datalink_3_IOBUF (N45)
     LD:D                      0.252          RX_module/received_parity
    ----------------------------------------
    Total                      2.084ns (1.101ns logic, 0.983ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_module/received_cmd_0_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            datalink<3> (PAD)
  Destination:       RX_module/received_cmd_0 (LATCH)
  Destination Clock: RX_module/received_cmd_0_or0000 falling

  Data Path: datalink<3> to RX_module/received_cmd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          13   0.849   1.063  datalink_3_IOBUF (N45)
     LUT2:I1->O            1   0.643   0.000  RX_module/received_cmd_0_mux00001 (RX_module/received_cmd_0_mux0000)
     LD:D                      0.252          RX_module/received_cmd_0
    ----------------------------------------
    Total                      2.807ns (1.744ns logic, 1.063ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_module/received_cmd_1_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            datalink<3> (PAD)
  Destination:       RX_module/received_cmd_1 (LATCH)
  Destination Clock: RX_module/received_cmd_1_or0000 falling

  Data Path: datalink<3> to RX_module/received_cmd_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          13   0.849   1.063  datalink_3_IOBUF (N45)
     LUT2:I1->O            1   0.643   0.000  RX_module/received_cmd_1_mux00001 (RX_module/received_cmd_1_mux0000)
     LD:D                      0.252          RX_module/received_cmd_1
    ----------------------------------------
    Total                      2.807ns (1.744ns logic, 1.063ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_module/received_cmd_2_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            datalink<3> (PAD)
  Destination:       RX_module/received_cmd_2 (LATCH)
  Destination Clock: RX_module/received_cmd_2_or0000 falling

  Data Path: datalink<3> to RX_module/received_cmd_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          13   0.849   1.063  datalink_3_IOBUF (N45)
     LUT2:I1->O            1   0.643   0.000  RX_module/received_cmd_2_mux00001 (RX_module/received_cmd_2_mux0000)
     LD:D                      0.252          RX_module/received_cmd_2
    ----------------------------------------
    Total                      2.807ns (1.744ns logic, 1.063ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_module/received_cmd_3_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            datalink<3> (PAD)
  Destination:       RX_module/received_cmd_3 (LATCH)
  Destination Clock: RX_module/received_cmd_3_or0000 falling

  Data Path: datalink<3> to RX_module/received_cmd_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          13   0.849   1.063  datalink_3_IOBUF (N45)
     LUT2:I1->O            1   0.643   0.000  RX_module/received_cmd_3_mux00001 (RX_module/received_cmd_3_mux0000)
     LD:D                      0.252          RX_module/received_cmd_3
    ----------------------------------------
    Total                      2.807ns (1.744ns logic, 1.063ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_module/received_cmd_4_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            datalink<3> (PAD)
  Destination:       RX_module/received_cmd_4 (LATCH)
  Destination Clock: RX_module/received_cmd_4_or0000 falling

  Data Path: datalink<3> to RX_module/received_cmd_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          13   0.849   1.063  datalink_3_IOBUF (N45)
     LUT2:I1->O            1   0.643   0.000  RX_module/received_cmd_4_mux00001 (RX_module/received_cmd_4_mux0000)
     LD:D                      0.252          RX_module/received_cmd_4
    ----------------------------------------
    Total                      2.807ns (1.744ns logic, 1.063ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_module/received_cmd_5_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            datalink<3> (PAD)
  Destination:       RX_module/received_cmd_5 (LATCH)
  Destination Clock: RX_module/received_cmd_5_or0000 falling

  Data Path: datalink<3> to RX_module/received_cmd_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          13   0.849   1.063  datalink_3_IOBUF (N45)
     LUT2:I1->O            1   0.643   0.000  RX_module/received_cmd_5_mux00001 (RX_module/received_cmd_5_mux0000)
     LD:D                      0.252          RX_module/received_cmd_5
    ----------------------------------------
    Total                      2.807ns (1.744ns logic, 1.063ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_module/received_cmd_6_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            datalink<3> (PAD)
  Destination:       RX_module/received_cmd_6 (LATCH)
  Destination Clock: RX_module/received_cmd_6_or0000 falling

  Data Path: datalink<3> to RX_module/received_cmd_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          13   0.849   1.063  datalink_3_IOBUF (N45)
     LUT2:I1->O            1   0.643   0.000  RX_module/received_cmd_6_mux00001 (RX_module/received_cmd_6_mux0000)
     LD:D                      0.252          RX_module/received_cmd_6
    ----------------------------------------
    Total                      2.807ns (1.744ns logic, 1.063ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_module/received_cmd_7_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            datalink<3> (PAD)
  Destination:       RX_module/received_cmd_7 (LATCH)
  Destination Clock: RX_module/received_cmd_7_or0000 falling

  Data Path: datalink<3> to RX_module/received_cmd_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          13   0.849   1.063  datalink_3_IOBUF (N45)
     LUT2:I1->O            1   0.643   0.000  RX_module/received_cmd_7_mux00001 (RX_module/received_cmd_7_mux0000)
     LD:D                      0.252          RX_module/received_cmd_7
    ----------------------------------------
    Total                      2.807ns (1.744ns logic, 1.063ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 10
-------------------------------------------------------------------------
Offset:              6.730ns (Levels of Logic = 2)
  Source:            RX_module/curr_state_FSM_FFd1 (FF)
  Destination:       datalink<3> (PAD)
  Source Clock:      clk rising

  Data Path: RX_module/curr_state_FSM_FFd1 to datalink<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.776  RX_module/curr_state_FSM_FFd1 (RX_module/curr_state_FSM_FFd1)
     LUT2:I0->O            1   0.648   0.420  RX_module/ps2_data_en_inv1 (RX_module/ps2_data_en_inv)
     IOBUF:T->IO               4.295          datalink_3_IOBUF (datalink<3>)
    ----------------------------------------
    Total                      6.730ns (5.534ns logic, 1.196ns route)
                                       (82.2% logic, 17.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'command_module/data_write_buf_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            command_module/data_write_buf (LATCH)
  Destination:       datalink<1> (PAD)
  Source Clock:      command_module/data_write_buf_or0000 falling

  Data Path: command_module/data_write_buf to datalink<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.420  command_module/data_write_buf (command_module/data_write_buf)
     IOBUF:I->IO               4.520          datalink_1_IOBUF (datalink<1>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'command_module/data_write_en_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              6.511ns (Levels of Logic = 2)
  Source:            command_module/data_write_en (LATCH)
  Destination:       datalink<1> (PAD)
  Source Clock:      command_module/data_write_en_or0000 falling

  Data Path: command_module/data_write_en to datalink<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.420  command_module/data_write_en (command_module/data_write_en)
     INV:I->O              1   0.648   0.420  command_module/data_write_en_inv1_INV_0 (command_module/data_write_en_inv)
     IOBUF:T->IO               4.295          datalink_1_IOBUF (datalink<1>)
    ----------------------------------------
    Total                      6.511ns (5.671ns logic, 0.840ns route)
                                       (87.1% logic, 12.9% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.86 secs
 
--> 

Total memory usage is 4568096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :   15 (   0 filtered)

