# Half Adder Project

### About:

For this project, I created a logic circuit and used VHDL code to implement the following circuit whose output is the sum and carry.

**Digtial Design Simulation**

![0](https://user-images.githubusercontent.com/89553126/136720282-64545bd5-8a01-4e51-92d9-9ad6a60663e6.PNG)

### Note:
If you use MinGW 32 bit (like I did), you would also need to use GTKWave 32 bit and GHDL 32 bit for the code to work on Windows. 

The circuit diagram was made in Simulink and the following simulation is provided in the files.

### Result:
Therefore, I know that my half adder code is logically correct. 

![0](https://user-images.githubusercontent.com/89553126/136716713-9a4b099c-b1db-4485-95f8-7093f68bfaea.PNG)

![1](https://user-images.githubusercontent.com/89553126/136716714-3cd6131b-36d9-4e3d-9847-868f1597bd40.PNG)

![1](https://user-images.githubusercontent.com/89553126/136720365-83850361-0f62-4152-ab39-8a8c79747942.PNG)

![2](https://user-images.githubusercontent.com/89553126/136716716-8e8b0e60-3517-4d14-bfea-a43b0c669565.PNG)

![2](https://user-images.githubusercontent.com/89553126/136720377-5b149233-d8b3-4828-8998-43a1c0389f48.PNG)

![3](https://user-images.githubusercontent.com/89553126/136716718-9e2f2e1e-73aa-496c-b7cf-5f4da912e051.PNG)

![3](https://user-images.githubusercontent.com/89553126/136720380-dabd5df5-c3e9-4644-bf09-5175cdb53a22.PNG)

![4](https://user-images.githubusercontent.com/89553126/136716719-2ea3dd1f-6f07-483d-bf26-dab53e9f42a9.PNG)

![4](https://user-images.githubusercontent.com/89553126/136720385-55985df6-2f6b-461c-a49b-c8cbe9c06697.PNG)
