<HTML>
<HEAD><TITLE>I/O Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Top"></A><B><U><big>I/O Timing Report</big></U></B>
Loading design for application iotiming from file sdram_uart_implementation.ncd.
Design name: sdram_uart_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: M
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
// Design: sdram_uart_top
// Package: TQFP144
// ncd File: sdram_uart_implementation.ncd
// Version: Diamond (64-bit) 3.10.0.111.2
// Written on Sun May 26 19:32:36 2019
// M: Minimum Performance Grade
// iotiming sdram_uart_Implementation.ncd sdram_uart_Implementation.prf -gui -msgset C:/lscc/sd_ram_uart/promote.xml

I/O Timing Report (All units are in ns)

Worst Case Results across Performance Grades (M, 6):

// Input Setup and Hold Times

Port    Clock Edge  Setup Performance_Grade  Hold Performance_Grade
----------------------------------------------------------------------
DB[0]   clk   R     2.672      6      -0.788     M
DB[10]  clk   R     2.733      6      -0.753     M
DB[11]  clk   R     2.765      6      -0.813     M
DB[12]  clk   R     2.541      6      -0.760     M
DB[13]  clk   R     2.235      6      -0.649     M
DB[14]  clk   R     3.209      6      -0.972     M
DB[15]  clk   R     2.788      6      -0.840     M
DB[1]   clk   R     2.323      6      -0.680     M
DB[2]   clk   R     1.668      6      -0.446     M
DB[3]   clk   R     1.668      6      -0.446     M
DB[4]   clk   R     2.695      6      -0.816     M
DB[5]   clk   R     2.743      6      -0.814     M
DB[6]   clk   R     2.700      6      -0.803     M
DB[7]   clk   R     1.987      6      -0.543     M
DB[8]   clk   R     2.906      6      -0.884     M
DB[9]   clk   R     3.103      6      -0.950     M
nreset  clk   R     8.683      6      -1.144     M
uart_rx clk   R     2.499      6      -0.726     M


// Clock to Output Delay

Port    Clock Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade
------------------------------------------------------------------------
ADR[0]  clk   R    16.119         6        2.885          M
ADR[10] clk   R    16.428         6        2.915          M
ADR[11] clk   R     9.011         6        2.551          M
ADR[12] clk   R    10.460         6        2.685          M
ADR[1]  clk   R    16.694         6        2.542          M
ADR[2]  clk   R    16.938         6        2.654          M
ADR[3]  clk   R    16.461         6        2.542          M
ADR[4]  clk   R    17.084         6        2.646          M
ADR[5]  clk   R    17.073         6        2.755          M
ADR[6]  clk   R    17.089         6        2.764          M
ADR[7]  clk   R    16.051         6        2.527          M
ADR[8]  clk   R    16.406         6        2.561          M
ADR[9]  clk   R     8.930         6        2.445          M
BA[0]   clk   R    10.943         6        3.196          M
BA[1]   clk   R    10.383         6        2.772          M
DB[0]   clk   R    12.534         6        2.710          M
DB[10]  clk   R    13.281         6        2.684          M
DB[11]  clk   R    13.281         6        2.603          M
DB[12]  clk   R    12.933         6        2.468          M
DB[13]  clk   R    12.933         6        2.506          M
DB[14]  clk   R    12.585         6        2.503          M
DB[15]  clk   R    12.585         6        2.506          M
DB[1]   clk   R    12.534         6        2.748          M
DB[2]   clk   R    12.076         6        2.581          M
DB[3]   clk   R    12.047         6        2.590          M
DB[4]   clk   R    12.047         6        2.563          M
DB[5]   clk   R    12.047         6        2.460          M
DB[6]   clk   R    12.047         6        2.477          M
DB[7]   clk   R    11.689         6        2.434          M
DB[8]   clk   R    13.549         6        2.602          M
DB[9]   clk   R    13.549         6        2.576          M
DQM[0]  clk   R     9.606         6        3.043          M
DQM[1]  clk   R    10.459         6        3.335          M
LED[0]  clk   R     9.391         6        3.168          M
LED[1]  clk   R     9.141         6        3.058          M
LED[2]  clk   R     9.085         6        3.056          M
LED[3]  clk   R     9.092         6        3.059          M
nCAS    clk   R    11.444         6        2.584          M
nRAS    clk   R    15.006         6        2.871          M
nWE     clk   R    10.212         6        2.806          M
uart_tx clk   R     8.071         6        2.647          M



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
