--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml CacheController.twx CacheController.ncd -o
CacheController.twr CacheController.pcf -ucf CacheController.ucf

Design file:              CacheController.ncd
Physical constraint file: CacheController.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y68.G3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.367ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.367ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<13> falling
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcklo                 0.580   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y64.F2      net (fanout=1)        0.374   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y64.X       Tilo                  0.612   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X50Y64.G2      net (fanout=2)        0.431   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y64.X       Tif5x                 1.000   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X48Y65.G4      net (fanout=1)        0.357   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X48Y65.X       Tif5x                 1.000   ila_inst/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y68.G3      net (fanout=1)        0.237   ila_inst/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y68.CLK     Tgck                  0.776   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (3.968ns logic, 1.399ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y65.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.336ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.336ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<13> falling
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcklo                 0.580   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y64.F2      net (fanout=1)        0.374   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y64.X       Tilo                  0.612   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X50Y65.BY      net (fanout=2)        0.437   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y65.CLK     Tdick                 0.333   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (1.525ns logic, 0.811ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y64.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.682ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<13> falling
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcklo                 0.580   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y64.F2      net (fanout=1)        0.374   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y64.CLK     Tfck                  0.728   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.682ns (1.308ns logic, 0.374ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y64.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.211ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<13> falling
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcklo                 0.464   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y64.F2      net (fanout=1)        0.299   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y64.CLK     Tckf        (-Th)    -0.448   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (0.912ns logic, 0.299ns route)
                                                       (75.3% logic, 24.7% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y65.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.735ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.735ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<13> falling
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcklo                 0.464   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y64.F2      net (fanout=1)        0.299   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y64.X       Tilo                  0.490   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X50Y65.BY      net (fanout=2)        0.350   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y65.CLK     Tckdi       (-Th)    -0.132   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.735ns (1.086ns logic, 0.649ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y68.G3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.159ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.159ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<13> falling
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y62.YQ      Tcklo                 0.464   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y64.F2      net (fanout=1)        0.299   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y64.X       Tilo                  0.490   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X50Y64.G2      net (fanout=2)        0.345   ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y64.X       Tif5x                 0.800   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X48Y65.G4      net (fanout=1)        0.285   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X48Y65.X       Tif5x                 0.800   ila_inst/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y68.G3      net (fanout=1)        0.189   ila_inst/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y68.CLK     Tckg        (-Th)    -0.487   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.159ns (3.041ns logic, 1.118ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y62.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.631ns (data path)
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.631ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X53Y83.G1      net (fanout=5)        0.946   icon_inst/U0/U_ICON/iCORE_ID<2>
    SLICE_X53Y83.Y       Tilo                  0.612   icon_inst/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X51Y70.G1      net (fanout=29)       1.527   icon_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X51Y70.Y       Tilo                  0.612   ila_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y62.CLK     net (fanout=5)        0.367   CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (1.791ns logic, 2.840ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.569ns (data path)
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.569ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.XQ      Tcko                  0.515   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y83.G2      net (fanout=4)        0.936   icon_inst/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y83.Y       Tilo                  0.612   icon_inst/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X51Y70.G1      net (fanout=29)       1.527   icon_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X51Y70.Y       Tilo                  0.612   ila_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y62.CLK     net (fanout=5)        0.367   CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (1.739ns logic, 2.830ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.332ns (data path)
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.332ns (Levels of Logic = 2)
  Source Clock:         CONTROL0<0> rising at 0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y81.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X50Y74.F1      net (fanout=17)       1.887   icon_inst/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X50Y74.X       Tilo                  0.660   icon_inst/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X51Y70.G4      net (fanout=1)        0.239   icon_inst/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X51Y70.Y       Tilo                  0.612   ila_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y62.CLK     net (fanout=5)        0.367   CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.332ns (1.839ns logic, 2.493ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.024ns.
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X53Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y90.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y87.G3      net (fanout=7)        1.141   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X55Y87.Y       Tilo                  0.612   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y81.CE      net (fanout=5)        1.221   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y81.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (1.662ns logic, 2.362ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X53Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    10.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.024ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y90.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y87.G3      net (fanout=7)        1.141   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X55Y87.Y       Tilo                  0.612   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X53Y81.CE      net (fanout=5)        1.221   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X53Y81.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (1.662ns logic, 2.362ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X52Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y90.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y87.G3      net (fanout=7)        1.141   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X55Y87.Y       Tilo                  0.612   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y83.CE      net (fanout=5)        1.028   icon_inst/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y83.CLK     Tceck                 0.483   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.831ns (1.662ns logic, 2.169ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X54Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.659ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y90.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y89.SR      net (fanout=7)        0.714   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X54Y89.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.945ns logic, 0.714ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X54Y89.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.659ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y90.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X54Y89.SR      net (fanout=7)        0.714   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X54Y89.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.659ns (0.945ns logic, 0.714ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X55Y91.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.664ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y90.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X55Y91.SR      net (fanout=7)        0.719   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X55Y91.CLK     Tcksr       (-Th)    -0.491   icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.664ns (0.945ns logic, 0.719ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.411ns.
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X62Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    icon_inst/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y90.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y90.BY      net (fanout=7)        0.511   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X62Y90.CLK     Tdick                 0.333   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.900ns logic, 0.511ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X62Y90.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.995ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_inst/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.995ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_inst/U0/iUPDATE_OUT rising
  Destination Clock:    icon_inst/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_inst/U0/U_ICON/U_iDATA_CMD to icon_inst/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y90.YQ      Tcko                  0.454   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    SLICE_X62Y90.BY      net (fanout=7)        0.409   icon_inst/U0/U_ICON/iDATA_CMD
    SLICE_X62Y90.CLK     Tckdi       (-Th)    -0.132   icon_inst/U0/U_ICON/iDATA_CMD
                                                       icon_inst/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.586ns logic, 0.409ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 118 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X34Y72.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.417ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      5.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.F5      Tregf5                3.509   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X32Y74.FXINA   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X32Y74.Y       Tif6y                 0.354   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X34Y72.SR      net (fanout=3)        0.760   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X34Y72.CLK     Tsrck                 0.794   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (4.657ns logic, 0.760ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.417ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      5.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.F5      Tregf5                3.509   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X32Y74.FXINA   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X32Y74.Y       Tif6y                 0.354   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X34Y72.SR      net (fanout=3)        0.760   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X34Y72.CLK     Tsrck                 0.794   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (4.657ns logic, 0.760ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.417ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      5.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y75.F5      Tregf5                3.509   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X32Y74.FXINB   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X32Y74.Y       Tif6y                 0.354   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X34Y72.SR      net (fanout=3)        0.760   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X34Y72.CLK     Tsrck                 0.794   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.417ns (4.657ns logic, 0.760ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X32Y72.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.415ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      5.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.F5      Tregf5                3.509   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X32Y74.FXINA   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X32Y74.Y       Tif6y                 0.354   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X32Y72.SR      net (fanout=3)        0.758   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X32Y72.CLK     Tsrck                 0.794   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (4.657ns logic, 0.758ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.415ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      5.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.F5      Tregf5                3.509   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X32Y74.FXINA   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X32Y74.Y       Tif6y                 0.354   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X32Y72.SR      net (fanout=3)        0.758   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X32Y72.CLK     Tsrck                 0.794   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (4.657ns logic, 0.758ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.415ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (FF)
  Data Path Delay:      5.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y75.F5      Tregf5                3.509   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X32Y74.FXINB   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X32Y74.Y       Tif6y                 0.354   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X32Y72.SR      net (fanout=3)        0.758   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X32Y72.CLK     Tsrck                 0.794   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (4.657ns logic, 0.758ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X30Y70.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.387ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      5.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.F5      Tregf5                3.509   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X32Y74.FXINA   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X32Y74.Y       Tif6y                 0.354   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X30Y70.SR      net (fanout=3)        0.730   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X30Y70.CLK     Tsrck                 0.794   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (4.657ns logic, 0.730ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.387ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      5.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y74.F5      Tregf5                3.509   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X32Y74.FXINA   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X32Y74.Y       Tif6y                 0.354   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X30Y70.SR      net (fanout=3)        0.730   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X30Y70.CLK     Tsrck                 0.794   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (4.657ns logic, 0.730ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.387ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (FF)
  Data Path Delay:      5.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y75.F5      Tregf5                3.509   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X32Y74.FXINB   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X32Y74.Y       Tif6y                 0.354   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X30Y70.SR      net (fanout=3)        0.730   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X30Y70.CLK     Tsrck                 0.794   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.387ns (4.657ns logic, 0.730ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X23Y70.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.141ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y68.XQ      Tcko                  0.412   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X23Y70.F4      net (fanout=2)        0.281   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X23Y70.CLK     Tckf        (-Th)    -0.448   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<5>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.860ns logic, 0.281ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X22Y70.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.188ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      1.188ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y71.XQ      Tcko                  0.411   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X22Y70.F4      net (fanout=2)        0.290   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
    SLICE_X22Y70.CLK     Tckf        (-Th)    -0.487   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.188ns (0.898ns logic, 0.290ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X25Y69.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.150ns (datapath - clock path skew - uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      1.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y68.XQ      Tcko                  0.412   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X25Y69.F4      net (fanout=2)        0.290   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X25Y69.CLK     Tckf        (-Th)    -0.448   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.150ns (0.860ns logic, 0.290ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 191 paths analyzed, 176 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y68.G3), 16 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.606ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.606ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.YQ      Tcko                  0.511   ila_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<1>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X39Y69.G3      net (fanout=1)        1.051   ila_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X39Y69.F5      Tif5                  0.759   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_11
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
    SLICE_X39Y68.FXINB   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9_f5
    SLICE_X39Y68.Y       Tif6y                 0.451   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X48Y65.F4      net (fanout=1)        0.821   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X48Y65.X       Tif5x                 1.000   ila_inst/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y68.G3      net (fanout=1)        0.237   ila_inst/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y68.CLK     Tgck                  0.776   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.606ns (3.497ns logic, 2.109ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.560ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.560ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_FULL to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y70.XQ      Tcko                  0.514   ila_inst/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X41Y64.G4      net (fanout=2)        0.573   ila_inst/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X41Y64.X       Tif5x                 0.890   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_14
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X43Y64.F2      net (fanout=1)        0.372   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X43Y64.X       Tilo                  0.612   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X48Y65.G2      net (fanout=1)        0.586   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X48Y65.X       Tif5x                 1.000   ila_inst/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y68.G3      net (fanout=1)        0.237   ila_inst/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y68.CLK     Tgck                  0.776   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.560ns (3.792ns logic, 1.768ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.488ns (data path - clock path skew + uncertainty)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.488ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.YQ      Tcko                  0.567   ila_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<7>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X39Y68.F1      net (fanout=1)        0.877   ila_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<6>
    SLICE_X39Y68.F5      Tif5                  0.759   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5
    SLICE_X39Y68.FXINA   net (fanout=1)        0.000   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5
    SLICE_X39Y68.Y       Tif6y                 0.451   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X48Y65.F4      net (fanout=1)        0.821   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6
    SLICE_X48Y65.X       Tif5x                 1.000   ila_inst/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X48Y68.G3      net (fanout=1)        0.237   ila_inst/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X48Y68.CLK     Tgck                  0.776   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.488ns (3.553ns logic, 1.935ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF2_CFGLUT4 (SLICE_X38Y76.F3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.317ns (data path)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF2_CFGLUT4 (FF)
  Data Path Delay:      2.317ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UF2_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.YQ      Tcko                  0.511   ila_inst/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X38Y76.F3      net (fanout=37)       1.806   ila_inst/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.511ns logic, 1.806ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4 (SLICE_X38Y76.G3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.317ns (data path)
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4 (FF)
  Data Path Delay:      2.317ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_S3.UG2_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.YQ      Tcko                  0.511   ila_inst/U0/I_YES_D.U_ILA/iTRIGGER
                                                       ila_inst/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X38Y76.G3      net (fanout=37)       1.806   ila_inst/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.511ns logic, 1.806ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3017 paths analyzed, 329 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.633ns.
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y68.G2), 687 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.633ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X53Y83.G1      net (fanout=5)        0.946   icon_inst/U0/U_ICON/iCORE_ID<2>
    SLICE_X53Y83.Y       Tilo                  0.612   icon_inst/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y69.G4      net (fanout=29)       3.146   icon_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X53Y75.G1      net (fanout=10)       1.643   CONTROL0<14>
    SLICE_X53Y75.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.XB      Tcinxb                0.352   CONTROL0<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y68.F1      net (fanout=3)        0.938   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y68.X       Tif5x                 1.000   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y69.G2      net (fanout=1)        0.377   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X48Y69.F3      net (fanout=1)        0.020   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X48Y69.X       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y68.G2      net (fanout=1)        0.096   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y68.CLK     Tgck                  0.776   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     13.633ns (6.467ns logic, 7.166ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.571ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.XQ      Tcko                  0.515   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y83.G2      net (fanout=4)        0.936   icon_inst/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y83.Y       Tilo                  0.612   icon_inst/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y69.G4      net (fanout=29)       3.146   icon_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X53Y75.G1      net (fanout=10)       1.643   CONTROL0<14>
    SLICE_X53Y75.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.XB      Tcinxb                0.352   CONTROL0<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y68.F1      net (fanout=3)        0.938   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y68.X       Tif5x                 1.000   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y69.G2      net (fanout=1)        0.377   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X48Y69.F3      net (fanout=1)        0.020   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X48Y69.X       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y68.G2      net (fanout=1)        0.096   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y68.CLK     Tgck                  0.776   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     13.571ns (6.415ns logic, 7.156ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.497ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X50Y76.G1      net (fanout=3)        0.677   icon_inst/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X50Y76.Y       Tilo                  0.660   CONTROL0<4>
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X18Y69.G1      net (fanout=16)       3.231   icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X18Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X53Y75.G1      net (fanout=10)       1.643   CONTROL0<14>
    SLICE_X53Y75.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.XB      Tcinxb                0.352   CONTROL0<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y68.F1      net (fanout=3)        0.938   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X50Y68.X       Tif5x                 1.000   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y69.G2      net (fanout=1)        0.377   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X48Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X48Y69.F3      net (fanout=1)        0.020   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X48Y69.X       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y68.G2      net (fanout=1)        0.096   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X48Y68.CLK     Tgck                  0.776   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     13.497ns (6.515ns logic, 6.982ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X48Y68.G4), 322 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.703ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X53Y83.G1      net (fanout=5)        0.946   icon_inst/U0/U_ICON/iCORE_ID<2>
    SLICE_X53Y83.Y       Tilo                  0.612   icon_inst/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y69.G4      net (fanout=29)       3.146   icon_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X53Y75.G1      net (fanout=10)       1.643   CONTROL0<14>
    SLICE_X53Y75.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.XB      Tcinxb                0.352   CONTROL0<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X49Y69.F4      net (fanout=3)        1.134   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X49Y69.X       Tilo                  0.612   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X48Y68.G4      net (fanout=1)        0.075   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X48Y68.CLK     Tgck                  0.776   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.703ns (4.759ns logic, 6.944ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.641ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.XQ      Tcko                  0.515   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y83.G2      net (fanout=4)        0.936   icon_inst/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y83.Y       Tilo                  0.612   icon_inst/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y69.G4      net (fanout=29)       3.146   icon_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X53Y75.G1      net (fanout=10)       1.643   CONTROL0<14>
    SLICE_X53Y75.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.XB      Tcinxb                0.352   CONTROL0<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X49Y69.F4      net (fanout=3)        1.134   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X49Y69.X       Tilo                  0.612   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X48Y68.G4      net (fanout=1)        0.075   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X48Y68.CLK     Tgck                  0.776   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.641ns (4.707ns logic, 6.934ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      11.567ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X50Y76.G1      net (fanout=3)        0.677   icon_inst/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X50Y76.Y       Tilo                  0.660   CONTROL0<4>
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X18Y69.G1      net (fanout=16)       3.231   icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X18Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X53Y75.G1      net (fanout=10)       1.643   CONTROL0<14>
    SLICE_X53Y75.COUT    Topcyg                0.871   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X53Y76.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X53Y77.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X53Y78.COUT    Tbyp                  0.103   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X53Y79.XB      Tcinxb                0.352   CONTROL0<35>
                                                       ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X49Y69.F4      net (fanout=3)        1.134   ila_inst/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X49Y69.X       Tilo                  0.612   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X48Y68.G4      net (fanout=1)        0.075   ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X48Y68.CLK     Tgck                  0.776   ila_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.567ns (4.807ns logic, 6.760ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[10].U_FDRE (SLICE_X3Y64.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[10].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.144ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X53Y83.G1      net (fanout=5)        0.946   icon_inst/U0/U_ICON/iCORE_ID<2>
    SLICE_X53Y83.Y       Tilo                  0.612   icon_inst/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y69.G4      net (fanout=29)       3.146   icon_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X18Y69.F3      net (fanout=10)       0.039   CONTROL0<14>
    SLICE_X18Y69.X       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.U_highAddr_ce
    SLICE_X3Y64.CE       net (fanout=7)        2.031   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
    SLICE_X3Y64.CLK      Tceck                 0.483   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<12>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      9.144ns (2.982ns logic, 6.162ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[10].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.082ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y83.XQ      Tcko                  0.515   icon_inst/U0/U_ICON/iCORE_ID<3>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X53Y83.G2      net (fanout=4)        0.936   icon_inst/U0/U_ICON/iCORE_ID<3>
    SLICE_X53Y83.Y       Tilo                  0.612   icon_inst/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X18Y69.G4      net (fanout=29)       3.146   icon_inst/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X18Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X18Y69.F3      net (fanout=10)       0.039   CONTROL0<14>
    SLICE_X18Y69.X       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.U_highAddr_ce
    SLICE_X3Y64.CE       net (fanout=7)        2.031   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
    SLICE_X3Y64.CLK      Tceck                 0.483   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<12>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      9.082ns (2.930ns logic, 6.152ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[10].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.008ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 0.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.YQ      Tcko                  0.567   icon_inst/U0/U_ICON/iCOMMAND_GRP<1>
                                                       icon_inst/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X50Y76.G1      net (fanout=3)        0.677   icon_inst/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X50Y76.Y       Tilo                  0.660   CONTROL0<4>
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X18Y69.G1      net (fanout=16)       3.231   icon_inst/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X18Y69.Y       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X18Y69.F3      net (fanout=10)       0.039   CONTROL0<14>
    SLICE_X18Y69.X       Tilo                  0.660   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/I_NI_GT_1.U_highAddr_ce
    SLICE_X3Y64.CE       net (fanout=7)        2.031   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
    SLICE_X3Y64.CLK      Tceck                 0.483   ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<12>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      9.008ns (3.030ns logic, 5.978ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X28Y71.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y75.XQ      Tcko                  0.412   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X28Y71.BY      net (fanout=1)        0.478   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X28Y71.CLK     Tdh         (-Th)     0.110   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.302ns logic, 0.478ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X27Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.YQ      Tcko                  0.409   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X27Y74.BX      net (fanout=1)        0.317   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X27Y74.CLK     Tckdi       (-Th)    -0.080   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (SLICE_X27Y74.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Destination:          ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0<0> rising at 30.000ns
  Destination Clock:    CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL to ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y72.XQ      Tcko                  0.412   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    SLICE_X27Y74.BY      net (fanout=1)        0.310   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
    SLICE_X27Y74.CLK     Tckdi       (-Th)    -0.117   ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>
                                                       ila_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.529ns logic, 0.310ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0/SR
  Logical resource: ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE/SR
  Location pin: SLICE_X51Y64.SR
  Clock network: ila_inst/U0/I_YES_D.U_ILA/iARM
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: ila_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0/SR
  Logical resource: ila_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE/SR
  Location pin: SLICE_X51Y64.SR
  Clock network: ila_inst/U0/I_YES_D.U_ILA/iARM
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ila_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: ila_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X53Y72.SR
  Clock network: ila_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3359 paths, 0 nets, and 976 connections

Design statistics:
   Minimum period:  13.633ns{1}   (Maximum frequency:  73.351MHz)
   Maximum path delay from/to any node:   4.024ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 21 16:17:44 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 401 MB



